
WIZ14xSR_Proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ef0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  080070d4  080070d4  000170d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800746c  0800746c  00020168  2**0
                  CONTENTS
  4 .ARM          00000000  0800746c  0800746c  00020168  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800746c  0800746c  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800746c  0800746c  0001746c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007470  08007470  00017470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  08007474  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c10  20000168  080075dc  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d78  080075dc  00020d78  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c6d  00000000  00000000  00020191  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b6d  00000000  00000000  00030dfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010a8  00000000  00000000  00033970  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f68  00000000  00000000  00034a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c188  00000000  00000000  00035980  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dc53  00000000  00000000  00051b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a0d2d  00000000  00000000  0005f75b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00100488  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d98  00000000  00000000  00100504  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000168 	.word	0x20000168
 8000200:	00000000 	.word	0x00000000
 8000204:	080070bc 	.word	0x080070bc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000016c 	.word	0x2000016c
 8000220:	080070bc 	.word	0x080070bc

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <Reset_W5300>:

#include "main.h"
#include "W5300BasicFunctions.h"

void Reset_W5300()
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RESET_W5300_GPIO_Port, RESET_W5300_Pin, GPIO_PIN_RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	2140      	movs	r1, #64	; 0x40
 800023c:	4807      	ldr	r0, [pc, #28]	; (800025c <Reset_W5300+0x28>)
 800023e:	f001 ff65 	bl	800210c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000242:	200a      	movs	r0, #10
 8000244:	f001 f880 	bl	8001348 <HAL_Delay>
	HAL_GPIO_WritePin(RESET_W5300_GPIO_Port, RESET_W5300_Pin, GPIO_PIN_SET);
 8000248:	2201      	movs	r2, #1
 800024a:	2140      	movs	r1, #64	; 0x40
 800024c:	4803      	ldr	r0, [pc, #12]	; (800025c <Reset_W5300+0x28>)
 800024e:	f001 ff5d 	bl	800210c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000252:	2064      	movs	r0, #100	; 0x64
 8000254:	f001 f878 	bl	8001348 <HAL_Delay>
}
 8000258:	bf00      	nop
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40011c00 	.word	0x40011c00

08000260 <W5300_write>:

void W5300_write(uint32_t addr, iodata_t wd)
{
 8000260:	b480      	push	{r7}
 8000262:	b083      	sub	sp, #12
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	460b      	mov	r3, r1
 800026a:	807b      	strh	r3, [r7, #2]
	*((uint16_t*)(addr << 1)) = wd;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	005b      	lsls	r3, r3, #1
 8000270:	461a      	mov	r2, r3
 8000272:	887b      	ldrh	r3, [r7, #2]
 8000274:	8013      	strh	r3, [r2, #0]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr

08000280 <W5300_read>:

iodata_t W5300_read(uint32_t addr)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	return *((uint16_t*)(addr << 1));
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	005b      	lsls	r3, r3, #1
 800028c:	881b      	ldrh	r3, [r3, #0]
}
 800028e:	4618      	mov	r0, r3
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr

08000298 <W5300Initialize>:

void W5300Initialize(unsigned char * mem_size)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*)mem_size) == -1)
 80002a0:	6879      	ldr	r1, [r7, #4]
 80002a2:	2001      	movs	r0, #1
 80002a4:	f005 f8c4 	bl	8005430 <ctlwizchip>
 80002a8:	4603      	mov	r3, r0
 80002aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80002ae:	d102      	bne.n	80002b6 <W5300Initialize+0x1e>
	{
		printf("W5300 memory initialization failed\r\n");
 80002b0:	4803      	ldr	r0, [pc, #12]	; (80002c0 <W5300Initialize+0x28>)
 80002b2:	f005 ff11 	bl	80060d8 <puts>
	}
}
 80002b6:	bf00      	nop
 80002b8:	3708      	adds	r7, #8
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	080070d4 	.word	0x080070d4

080002c4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b084      	sub	sp, #16
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	60f8      	str	r0, [r7, #12]
 80002cc:	60b9      	str	r1, [r7, #8]
 80002ce:	607a      	str	r2, [r7, #4]
//	for(i=0; i<len; i++)
//		ITM_SendChar((*ptr++));
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 10);
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	b29a      	uxth	r2, r3
 80002d4:	230a      	movs	r3, #10
 80002d6:	68b9      	ldr	r1, [r7, #8]
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <_write+0x24>)
 80002da:	f003 f820 	bl	800331e <HAL_UART_Transmit>
	return len;
 80002de:	687b      	ldr	r3, [r7, #4]
}
 80002e0:	4618      	mov	r0, r3
 80002e2:	3710      	adds	r7, #16
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	200004ec 	.word	0x200004ec

080002ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f2:	f000 ffc7 	bl	8001284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f6:	f000 f8f5 	bl	80004e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fa:	f000 fa75 	bl	80007e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80002fe:	f000 fa55 	bl	80007ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000302:	f000 f9ff 	bl	8000704 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000306:	f000 f933 	bl	8000570 <MX_TIM2_Init>
  MX_UART4_Init();
 800030a:	f000 f97d 	bl	8000608 <MX_UART4_Init>
  MX_UART5_Init();
 800030e:	f000 f9a5 	bl	800065c <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000312:	f000 f9cd 	bl	80006b0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000316:	f000 fa1f 	bl	8000758 <MX_USART3_UART_Init>
  MX_FSMC_Init();
 800031a:	f000 fb4b 	bl	80009b4 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800031e:	4850      	ldr	r0, [pc, #320]	; (8000460 <main+0x174>)
 8000320:	f002 fbde 	bl	8002ae0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  Reset_W5300();
 8000324:	f7ff ff86 	bl	8000234 <Reset_W5300>

  reg_wizchip_bus_cbfunc(W5300_read, W5300_write);
 8000328:	494e      	ldr	r1, [pc, #312]	; (8000464 <main+0x178>)
 800032a:	484f      	ldr	r0, [pc, #316]	; (8000468 <main+0x17c>)
 800032c:	f005 f856 	bl	80053dc <reg_wizchip_bus_cbfunc>

  printf("GetMR()=%04X\r\n", getMR());
 8000330:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8000334:	f003 fed4 	bl	80040e0 <WIZCHIP_READ>
 8000338:	4603      	mov	r3, r0
 800033a:	4619      	mov	r1, r3
 800033c:	484b      	ldr	r0, [pc, #300]	; (800046c <main+0x180>)
 800033e:	f005 fe57 	bl	8005ff0 <iprintf>
//  setSHAR(gWIZNETINFO.mac);
//  setSIPR(gWIZNETINFO.ip);
//  setGAR(gWIZNETINFO.gw);
//  setSUBR(gWIZNETINFO.sn);

  W5300Initialize(W5300_memsize);
 8000342:	484b      	ldr	r0, [pc, #300]	; (8000470 <main+0x184>)
 8000344:	f7ff ffa8 	bl	8000298 <W5300Initialize>
  printf("GetTMS01R()\%04X\r\n", getTMS01R());
 8000348:	484a      	ldr	r0, [pc, #296]	; (8000474 <main+0x188>)
 800034a:	f003 fec9 	bl	80040e0 <WIZCHIP_READ>
 800034e:	4603      	mov	r3, r0
 8000350:	4619      	mov	r1, r3
 8000352:	4849      	ldr	r0, [pc, #292]	; (8000478 <main+0x18c>)
 8000354:	f005 fe4c 	bl	8005ff0 <iprintf>
  printf("GetTMS23R()\%04X\r\n", getTMS23R());
 8000358:	4848      	ldr	r0, [pc, #288]	; (800047c <main+0x190>)
 800035a:	f003 fec1 	bl	80040e0 <WIZCHIP_READ>
 800035e:	4603      	mov	r3, r0
 8000360:	4619      	mov	r1, r3
 8000362:	4847      	ldr	r0, [pc, #284]	; (8000480 <main+0x194>)
 8000364:	f005 fe44 	bl	8005ff0 <iprintf>
  printf("GetTMS45R()\%04X\r\n", getTMS45R());
 8000368:	4846      	ldr	r0, [pc, #280]	; (8000484 <main+0x198>)
 800036a:	f003 feb9 	bl	80040e0 <WIZCHIP_READ>
 800036e:	4603      	mov	r3, r0
 8000370:	4619      	mov	r1, r3
 8000372:	4845      	ldr	r0, [pc, #276]	; (8000488 <main+0x19c>)
 8000374:	f005 fe3c 	bl	8005ff0 <iprintf>
  printf("GetTMS67R()\%04X\r\n", getTMS67R());
 8000378:	4844      	ldr	r0, [pc, #272]	; (800048c <main+0x1a0>)
 800037a:	f003 feb1 	bl	80040e0 <WIZCHIP_READ>
 800037e:	4603      	mov	r3, r0
 8000380:	4619      	mov	r1, r3
 8000382:	4843      	ldr	r0, [pc, #268]	; (8000490 <main+0x1a4>)
 8000384:	f005 fe34 	bl	8005ff0 <iprintf>
  printf("GetRMS01R()\%04X\r\n", getRMS01R());
 8000388:	4842      	ldr	r0, [pc, #264]	; (8000494 <main+0x1a8>)
 800038a:	f003 fea9 	bl	80040e0 <WIZCHIP_READ>
 800038e:	4603      	mov	r3, r0
 8000390:	4619      	mov	r1, r3
 8000392:	4841      	ldr	r0, [pc, #260]	; (8000498 <main+0x1ac>)
 8000394:	f005 fe2c 	bl	8005ff0 <iprintf>
  printf("GetRMS23R()\%04X\r\n", getRMS23R());
 8000398:	4840      	ldr	r0, [pc, #256]	; (800049c <main+0x1b0>)
 800039a:	f003 fea1 	bl	80040e0 <WIZCHIP_READ>
 800039e:	4603      	mov	r3, r0
 80003a0:	4619      	mov	r1, r3
 80003a2:	483f      	ldr	r0, [pc, #252]	; (80004a0 <main+0x1b4>)
 80003a4:	f005 fe24 	bl	8005ff0 <iprintf>
  printf("GetRMS45R()\%04X\r\n", getRMS45R());
 80003a8:	483e      	ldr	r0, [pc, #248]	; (80004a4 <main+0x1b8>)
 80003aa:	f003 fe99 	bl	80040e0 <WIZCHIP_READ>
 80003ae:	4603      	mov	r3, r0
 80003b0:	4619      	mov	r1, r3
 80003b2:	483d      	ldr	r0, [pc, #244]	; (80004a8 <main+0x1bc>)
 80003b4:	f005 fe1c 	bl	8005ff0 <iprintf>
  printf("GetRMS67R()\%04X\r\n", getRMS67R());
 80003b8:	483c      	ldr	r0, [pc, #240]	; (80004ac <main+0x1c0>)
 80003ba:	f003 fe91 	bl	80040e0 <WIZCHIP_READ>
 80003be:	4603      	mov	r3, r0
 80003c0:	4619      	mov	r1, r3
 80003c2:	483b      	ldr	r0, [pc, #236]	; (80004b0 <main+0x1c4>)
 80003c4:	f005 fe14 	bl	8005ff0 <iprintf>

  ctlnetwork(CN_SET_NETINFO, (void *)&gWIZNETINFO);
 80003c8:	493a      	ldr	r1, [pc, #232]	; (80004b4 <main+0x1c8>)
 80003ca:	2000      	movs	r0, #0
 80003cc:	f005 f8de 	bl	800558c <ctlnetwork>
  print_network_information();
 80003d0:	f000 fb7a 	bl	8000ac8 <print_network_information>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(onesecondElapsed)
 80003d4:	4b38      	ldr	r3, [pc, #224]	; (80004b8 <main+0x1cc>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d03a      	beq.n	8000452 <main+0x166>
	  {
		  onesecondElapsed = 0;
 80003dc:	4b36      	ldr	r3, [pc, #216]	; (80004b8 <main+0x1cc>)
 80003de:	2200      	movs	r2, #0
 80003e0:	701a      	strb	r2, [r3, #0]
		  count++;	// increment count
 80003e2:	4b36      	ldr	r3, [pc, #216]	; (80004bc <main+0x1d0>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	3301      	adds	r3, #1
 80003e8:	b2da      	uxtb	r2, r3
 80003ea:	4b34      	ldr	r3, [pc, #208]	; (80004bc <main+0x1d0>)
 80003ec:	701a      	strb	r2, [r3, #0]
//		  printf("count: %d\r\n", count);	// print count
		  HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80003ee:	2180      	movs	r1, #128	; 0x80
 80003f0:	4833      	ldr	r0, [pc, #204]	; (80004c0 <main+0x1d4>)
 80003f2:	f001 fea3 	bl	800213c <HAL_GPIO_TogglePin>
		  memset(msg, 0, 200);
 80003f6:	22c8      	movs	r2, #200	; 0xc8
 80003f8:	2100      	movs	r1, #0
 80003fa:	4832      	ldr	r0, [pc, #200]	; (80004c4 <main+0x1d8>)
 80003fc:	f005 fd49 	bl	8005e92 <memset>
		  sprintf((char *)msg, "UART1,[%d],%s\r\n", count, message);
 8000400:	4b2e      	ldr	r3, [pc, #184]	; (80004bc <main+0x1d0>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	461a      	mov	r2, r3
 8000406:	4b30      	ldr	r3, [pc, #192]	; (80004c8 <main+0x1dc>)
 8000408:	4930      	ldr	r1, [pc, #192]	; (80004cc <main+0x1e0>)
 800040a:	482e      	ldr	r0, [pc, #184]	; (80004c4 <main+0x1d8>)
 800040c:	f005 fe7c 	bl	8006108 <siprintf>
		  HAL_UART_Transmit(&huart1, msg, strlen((const char*)msg), 20);
 8000410:	482c      	ldr	r0, [pc, #176]	; (80004c4 <main+0x1d8>)
 8000412:	f7ff ff07 	bl	8000224 <strlen>
 8000416:	4603      	mov	r3, r0
 8000418:	b29a      	uxth	r2, r3
 800041a:	2314      	movs	r3, #20
 800041c:	4929      	ldr	r1, [pc, #164]	; (80004c4 <main+0x1d8>)
 800041e:	482c      	ldr	r0, [pc, #176]	; (80004d0 <main+0x1e4>)
 8000420:	f002 ff7d 	bl	800331e <HAL_UART_Transmit>
//		  sprintf((char *)msg, "UART3,[%d],%s\r\n", count, message);
//		  HAL_UART_Transmit(&huart3, msg, strlen((const char*)msg), 10);
//		  memset(msg, 0, 200);
//		  sprintf((char *)msg, "UART4,[%d],%s\r\n", count, message);
//		  HAL_UART_Transmit(&huart4, msg, strlen((const char*)msg), 10);
		  memset(dma_buf, 0, 200);
 8000424:	22c8      	movs	r2, #200	; 0xc8
 8000426:	2100      	movs	r1, #0
 8000428:	482a      	ldr	r0, [pc, #168]	; (80004d4 <main+0x1e8>)
 800042a:	f005 fd32 	bl	8005e92 <memset>
		  sprintf((char *)dma_buf, "UART4 DMA,[%d],%s\r\n", count, message);
 800042e:	4b23      	ldr	r3, [pc, #140]	; (80004bc <main+0x1d0>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	461a      	mov	r2, r3
 8000434:	4b24      	ldr	r3, [pc, #144]	; (80004c8 <main+0x1dc>)
 8000436:	4928      	ldr	r1, [pc, #160]	; (80004d8 <main+0x1ec>)
 8000438:	4826      	ldr	r0, [pc, #152]	; (80004d4 <main+0x1e8>)
 800043a:	f005 fe65 	bl	8006108 <siprintf>
		  HAL_UART_Transmit_DMA(&huart4, dma_buf, strlen((const char*)dma_buf));
 800043e:	4825      	ldr	r0, [pc, #148]	; (80004d4 <main+0x1e8>)
 8000440:	f7ff fef0 	bl	8000224 <strlen>
 8000444:	4603      	mov	r3, r0
 8000446:	b29b      	uxth	r3, r3
 8000448:	461a      	mov	r2, r3
 800044a:	4922      	ldr	r1, [pc, #136]	; (80004d4 <main+0x1e8>)
 800044c:	4823      	ldr	r0, [pc, #140]	; (80004dc <main+0x1f0>)
 800044e:	f002 fff9 	bl	8003444 <HAL_UART_Transmit_DMA>
//		  sprintf((char *)msg, "UART5,[%d],%s\r\n", count, message);
//		  HAL_UART_Transmit(&huart5, msg, strlen((const char*)msg), 10);
//		  printf("value: %d\r\n", value);

	  }
	  loopback_tcps(0, ethBuf0, 5000);
 8000452:	f241 3288 	movw	r2, #5000	; 0x1388
 8000456:	4922      	ldr	r1, [pc, #136]	; (80004e0 <main+0x1f4>)
 8000458:	2000      	movs	r0, #0
 800045a:	f003 fcdf 	bl	8003e1c <loopback_tcps>
  {
 800045e:	e7b9      	b.n	80003d4 <main+0xe8>
 8000460:	200004a4 	.word	0x200004a4
 8000464:	08000261 	.word	0x08000261
 8000468:	08000281 	.word	0x08000281
 800046c:	080070f8 	.word	0x080070f8
 8000470:	200000bc 	.word	0x200000bc
 8000474:	34000020 	.word	0x34000020
 8000478:	08007108 	.word	0x08007108
 800047c:	34000022 	.word	0x34000022
 8000480:	0800711c 	.word	0x0800711c
 8000484:	34000024 	.word	0x34000024
 8000488:	08007130 	.word	0x08007130
 800048c:	34000026 	.word	0x34000026
 8000490:	08007144 	.word	0x08007144
 8000494:	34000028 	.word	0x34000028
 8000498:	08007158 	.word	0x08007158
 800049c:	3400002a 	.word	0x3400002a
 80004a0:	0800716c 	.word	0x0800716c
 80004a4:	3400002c 	.word	0x3400002c
 80004a8:	08007180 	.word	0x08007180
 80004ac:	3400002e 	.word	0x3400002e
 80004b0:	08007194 	.word	0x08007194
 80004b4:	20000000 	.word	0x20000000
 80004b8:	20000188 	.word	0x20000188
 80004bc:	20000184 	.word	0x20000184
 80004c0:	40011c00 	.word	0x40011c00
 80004c4:	20000250 	.word	0x20000250
 80004c8:	20000018 	.word	0x20000018
 80004cc:	080071a8 	.word	0x080071a8
 80004d0:	20000420 	.word	0x20000420
 80004d4:	20000358 	.word	0x20000358
 80004d8:	080071b8 	.word	0x080071b8
 80004dc:	20000464 	.word	0x20000464
 80004e0:	20000570 	.word	0x20000570

080004e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b090      	sub	sp, #64	; 0x40
 80004e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ea:	f107 0318 	add.w	r3, r7, #24
 80004ee:	2228      	movs	r2, #40	; 0x28
 80004f0:	2100      	movs	r1, #0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f005 fccd 	bl	8005e92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f8:	1d3b      	adds	r3, r7, #4
 80004fa:	2200      	movs	r2, #0
 80004fc:	601a      	str	r2, [r3, #0]
 80004fe:	605a      	str	r2, [r3, #4]
 8000500:	609a      	str	r2, [r3, #8]
 8000502:	60da      	str	r2, [r3, #12]
 8000504:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000506:	2301      	movs	r3, #1
 8000508:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800050a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800050e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000510:	2300      	movs	r3, #0
 8000512:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000514:	2301      	movs	r3, #1
 8000516:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000518:	2302      	movs	r3, #2
 800051a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800051c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000520:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000522:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000526:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000528:	f107 0318 	add.w	r3, r7, #24
 800052c:	4618      	mov	r0, r3
 800052e:	f001 fe1f 	bl	8002170 <HAL_RCC_OscConfig>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000538:	f000 fb36 	bl	8000ba8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053c:	230f      	movs	r3, #15
 800053e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000540:	2302      	movs	r3, #2
 8000542:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000544:	2300      	movs	r3, #0
 8000546:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000548:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800054c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800054e:	2300      	movs	r3, #0
 8000550:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000552:	1d3b      	adds	r3, r7, #4
 8000554:	2102      	movs	r1, #2
 8000556:	4618      	mov	r0, r3
 8000558:	f002 f88a 	bl	8002670 <HAL_RCC_ClockConfig>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000562:	f000 fb21 	bl	8000ba8 <Error_Handler>
  }
}
 8000566:	bf00      	nop
 8000568:	3740      	adds	r7, #64	; 0x40
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
	...

08000570 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000584:	463b      	mov	r3, r7
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800058c:	4b1d      	ldr	r3, [pc, #116]	; (8000604 <MX_TIM2_Init+0x94>)
 800058e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000592:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8000594:	4b1b      	ldr	r3, [pc, #108]	; (8000604 <MX_TIM2_Init+0x94>)
 8000596:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800059a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800059c:	4b19      	ldr	r3, [pc, #100]	; (8000604 <MX_TIM2_Init+0x94>)
 800059e:	2200      	movs	r2, #0
 80005a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 72;
 80005a2:	4b18      	ldr	r3, [pc, #96]	; (8000604 <MX_TIM2_Init+0x94>)
 80005a4:	2248      	movs	r2, #72	; 0x48
 80005a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005a8:	4b16      	ldr	r3, [pc, #88]	; (8000604 <MX_TIM2_Init+0x94>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005ae:	4b15      	ldr	r3, [pc, #84]	; (8000604 <MX_TIM2_Init+0x94>)
 80005b0:	2280      	movs	r2, #128	; 0x80
 80005b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005b4:	4813      	ldr	r0, [pc, #76]	; (8000604 <MX_TIM2_Init+0x94>)
 80005b6:	f002 fa44 	bl	8002a42 <HAL_TIM_Base_Init>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80005c0:	f000 faf2 	bl	8000ba8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005ca:	f107 0308 	add.w	r3, r7, #8
 80005ce:	4619      	mov	r1, r3
 80005d0:	480c      	ldr	r0, [pc, #48]	; (8000604 <MX_TIM2_Init+0x94>)
 80005d2:	f002 fbed 	bl	8002db0 <HAL_TIM_ConfigClockSource>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80005dc:	f000 fae4 	bl	8000ba8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005e0:	2300      	movs	r3, #0
 80005e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005e8:	463b      	mov	r3, r7
 80005ea:	4619      	mov	r1, r3
 80005ec:	4805      	ldr	r0, [pc, #20]	; (8000604 <MX_TIM2_Init+0x94>)
 80005ee:	f002 fdcb 	bl	8003188 <HAL_TIMEx_MasterConfigSynchronization>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80005f8:	f000 fad6 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005fc:	bf00      	nop
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	200004a4 	.word	0x200004a4

08000608 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800060c:	4b10      	ldr	r3, [pc, #64]	; (8000650 <MX_UART4_Init+0x48>)
 800060e:	4a11      	ldr	r2, [pc, #68]	; (8000654 <MX_UART4_Init+0x4c>)
 8000610:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = BAUDRATE;
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_UART4_Init+0x48>)
 8000614:	4a10      	ldr	r2, [pc, #64]	; (8000658 <MX_UART4_Init+0x50>)
 8000616:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000618:	4b0d      	ldr	r3, [pc, #52]	; (8000650 <MX_UART4_Init+0x48>)
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_UART4_Init+0x48>)
 8000620:	2200      	movs	r2, #0
 8000622:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <MX_UART4_Init+0x48>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_UART4_Init+0x48>)
 800062c:	220c      	movs	r2, #12
 800062e:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <MX_UART4_Init+0x48>)
 8000632:	2200      	movs	r2, #0
 8000634:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_UART4_Init+0x48>)
 8000638:	2200      	movs	r2, #0
 800063a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <MX_UART4_Init+0x48>)
 800063e:	f002 fe21 	bl	8003284 <HAL_UART_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_UART4_Init+0x44>
  {
    Error_Handler();
 8000648:	f000 faae 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000464 	.word	0x20000464
 8000654:	40004c00 	.word	0x40004c00
 8000658:	001e8480 	.word	0x001e8480

0800065c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000660:	4b11      	ldr	r3, [pc, #68]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000662:	4a12      	ldr	r2, [pc, #72]	; (80006ac <MX_UART5_Init+0x50>)
 8000664:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000666:	4b10      	ldr	r3, [pc, #64]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000668:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800066c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800066e:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000674:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800067a:	4b0b      	ldr	r3, [pc, #44]	; (80006a8 <MX_UART5_Init+0x4c>)
 800067c:	2200      	movs	r2, #0
 800067e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000680:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000682:	220c      	movs	r2, #12
 8000684:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000686:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000688:	2200      	movs	r2, #0
 800068a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800068c:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <MX_UART5_Init+0x4c>)
 800068e:	2200      	movs	r2, #0
 8000690:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000692:	4805      	ldr	r0, [pc, #20]	; (80006a8 <MX_UART5_Init+0x4c>)
 8000694:	f002 fdf6 	bl	8003284 <HAL_UART_Init>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800069e:	f000 fa83 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000318 	.word	0x20000318
 80006ac:	40005000 	.word	0x40005000

080006b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006b6:	4a12      	ldr	r2, [pc, #72]	; (8000700 <MX_USART1_UART_Init+0x50>)
 80006b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ce:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006d6:	220c      	movs	r2, #12
 80006d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006da:	4b08      	ldr	r3, [pc, #32]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e0:	4b06      	ldr	r3, [pc, #24]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006e6:	4805      	ldr	r0, [pc, #20]	; (80006fc <MX_USART1_UART_Init+0x4c>)
 80006e8:	f002 fdcc 	bl	8003284 <HAL_UART_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006f2:	f000 fa59 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000420 	.word	0x20000420
 8000700:	40013800 	.word	0x40013800

08000704 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000708:	4b11      	ldr	r3, [pc, #68]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 800070a:	4a12      	ldr	r2, [pc, #72]	; (8000754 <MX_USART2_UART_Init+0x50>)
 800070c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800070e:	4b10      	ldr	r3, [pc, #64]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 8000710:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000714:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000716:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000722:	4b0b      	ldr	r3, [pc, #44]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000728:	4b09      	ldr	r3, [pc, #36]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 800072a:	220c      	movs	r2, #12
 800072c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800072e:	4b08      	ldr	r3, [pc, #32]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 8000736:	2200      	movs	r2, #0
 8000738:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073a:	4805      	ldr	r0, [pc, #20]	; (8000750 <MX_USART2_UART_Init+0x4c>)
 800073c:	f002 fda2 	bl	8003284 <HAL_UART_Init>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000746:	f000 fa2f 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	200004ec 	.word	0x200004ec
 8000754:	40004400 	.word	0x40004400

08000758 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800075c:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 800075e:	4a12      	ldr	r2, [pc, #72]	; (80007a8 <MX_USART3_UART_Init+0x50>)
 8000760:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000762:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000764:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000768:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 800077e:	220c      	movs	r2, #12
 8000780:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000782:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000790:	f002 fd78 	bl	8003284 <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800079a:	f000 fa05 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200001c8 	.word	0x200001c8
 80007a8:	40004800 	.word	0x40004800

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <MX_DMA_Init+0x38>)
 80007b4:	695b      	ldr	r3, [r3, #20]
 80007b6:	4a0b      	ldr	r2, [pc, #44]	; (80007e4 <MX_DMA_Init+0x38>)
 80007b8:	f043 0302 	orr.w	r3, r3, #2
 80007bc:	6153      	str	r3, [r2, #20]
 80007be:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <MX_DMA_Init+0x38>)
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	f003 0302 	and.w	r3, r3, #2
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2100      	movs	r1, #0
 80007ce:	203b      	movs	r0, #59	; 0x3b
 80007d0:	f000 feb3 	bl	800153a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 80007d4:	203b      	movs	r0, #59	; 0x3b
 80007d6:	f000 fecc 	bl	8001572 <HAL_NVIC_EnableIRQ>

}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40021000 	.word	0x40021000

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	; 0x30
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 0320 	add.w	r3, r7, #32
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fc:	4b68      	ldr	r3, [pc, #416]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	4a67      	ldr	r2, [pc, #412]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000802:	f043 0310 	orr.w	r3, r3, #16
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	4b65      	ldr	r3, [pc, #404]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f003 0310 	and.w	r3, r3, #16
 8000810:	61fb      	str	r3, [r7, #28]
 8000812:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000814:	4b62      	ldr	r3, [pc, #392]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	4a61      	ldr	r2, [pc, #388]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800081a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800081e:	6193      	str	r3, [r2, #24]
 8000820:	4b5f      	ldr	r3, [pc, #380]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000828:	61bb      	str	r3, [r7, #24]
 800082a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082c:	4b5c      	ldr	r3, [pc, #368]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	4a5b      	ldr	r2, [pc, #364]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000832:	f043 0304 	orr.w	r3, r3, #4
 8000836:	6193      	str	r3, [r2, #24]
 8000838:	4b59      	ldr	r3, [pc, #356]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	f003 0304 	and.w	r3, r3, #4
 8000840:	617b      	str	r3, [r7, #20]
 8000842:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000844:	4b56      	ldr	r3, [pc, #344]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	4a55      	ldr	r2, [pc, #340]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800084a:	f043 0308 	orr.w	r3, r3, #8
 800084e:	6193      	str	r3, [r2, #24]
 8000850:	4b53      	ldr	r3, [pc, #332]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	f003 0308 	and.w	r3, r3, #8
 8000858:	613b      	str	r3, [r7, #16]
 800085a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800085c:	4b50      	ldr	r3, [pc, #320]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	4a4f      	ldr	r2, [pc, #316]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000866:	6193      	str	r3, [r2, #24]
 8000868:	4b4d      	ldr	r3, [pc, #308]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000874:	4b4a      	ldr	r3, [pc, #296]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	4a49      	ldr	r2, [pc, #292]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800087a:	f043 0320 	orr.w	r3, r3, #32
 800087e:	6193      	str	r3, [r2, #24]
 8000880:	4b47      	ldr	r3, [pc, #284]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	f003 0320 	and.w	r3, r3, #32
 8000888:	60bb      	str	r3, [r7, #8]
 800088a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800088c:	4b44      	ldr	r3, [pc, #272]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a43      	ldr	r2, [pc, #268]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 8000892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b41      	ldr	r3, [pc, #260]	; (80009a0 <MX_GPIO_Init+0x1b8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80008a4:	2200      	movs	r2, #0
 80008a6:	21c0      	movs	r1, #192	; 0xc0
 80008a8:	483e      	ldr	r0, [pc, #248]	; (80009a4 <MX_GPIO_Init+0x1bc>)
 80008aa:	f001 fc2f 	bl	800210c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_9, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 7104 	mov.w	r1, #528	; 0x210
 80008b4:	483c      	ldr	r0, [pc, #240]	; (80009a8 <MX_GPIO_Init+0x1c0>)
 80008b6:	f001 fc29 	bl	800210c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80008ba:	2200      	movs	r2, #0
 80008bc:	f244 11e0 	movw	r1, #16864	; 0x41e0
 80008c0:	483a      	ldr	r0, [pc, #232]	; (80009ac <MX_GPIO_Init+0x1c4>)
 80008c2:	f001 fc23 	bl	800210c <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008cc:	4838      	ldr	r0, [pc, #224]	; (80009b0 <MX_GPIO_Init+0x1c8>)
 80008ce:	f001 fc1d 	bl	800210c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 80008d2:	f242 130f 	movw	r3, #8463	; 0x210f
 80008d6:	623b      	str	r3, [r7, #32]
                          |GPIO_PIN_3|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008e0:	f107 0320 	add.w	r3, r7, #32
 80008e4:	4619      	mov	r1, r3
 80008e6:	4830      	ldr	r0, [pc, #192]	; (80009a8 <MX_GPIO_Init+0x1c0>)
 80008e8:	f001 faa6 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008ec:	23c0      	movs	r3, #192	; 0xc0
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2302      	movs	r3, #2
 80008fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008fc:	f107 0320 	add.w	r3, r7, #32
 8000900:	4619      	mov	r1, r3
 8000902:	4828      	ldr	r0, [pc, #160]	; (80009a4 <MX_GPIO_Init+0x1bc>)
 8000904:	f001 fa98 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_9;
 8000908:	f44f 7304 	mov.w	r3, #528	; 0x210
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090e:	2301      	movs	r3, #1
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000916:	2302      	movs	r3, #2
 8000918:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800091a:	f107 0320 	add.w	r3, r7, #32
 800091e:	4619      	mov	r1, r3
 8000920:	4821      	ldr	r0, [pc, #132]	; (80009a8 <MX_GPIO_Init+0x1c0>)
 8000922:	f001 fa89 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 8000926:	f242 0301 	movw	r3, #8193	; 0x2001
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000934:	f107 0320 	add.w	r3, r7, #32
 8000938:	4619      	mov	r1, r3
 800093a:	481c      	ldr	r0, [pc, #112]	; (80009ac <MX_GPIO_Init+0x1c4>)
 800093c:	f001 fa7c 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB5 PB6 PB7
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000940:	f244 13e0 	movw	r3, #16864	; 0x41e0
 8000944:	623b      	str	r3, [r7, #32]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000946:	2301      	movs	r3, #1
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2302      	movs	r3, #2
 8000950:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000952:	f107 0320 	add.w	r3, r7, #32
 8000956:	4619      	mov	r1, r3
 8000958:	4814      	ldr	r0, [pc, #80]	; (80009ac <MX_GPIO_Init+0x1c4>)
 800095a:	f001 fa6d 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800095e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000964:	2300      	movs	r3, #0
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0320 	add.w	r3, r7, #32
 8000970:	4619      	mov	r1, r3
 8000972:	480f      	ldr	r0, [pc, #60]	; (80009b0 <MX_GPIO_Init+0x1c8>)
 8000974:	f001 fa60 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800097c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2302      	movs	r3, #2
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098a:	f107 0320 	add.w	r3, r7, #32
 800098e:	4619      	mov	r1, r3
 8000990:	4807      	ldr	r0, [pc, #28]	; (80009b0 <MX_GPIO_Init+0x1c8>)
 8000992:	f001 fa51 	bl	8001e38 <HAL_GPIO_Init>

}
 8000996:	bf00      	nop
 8000998:	3730      	adds	r7, #48	; 0x30
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000
 80009a4:	40011c00 	.word	0x40011c00
 80009a8:	40011000 	.word	0x40011000
 80009ac:	40010c00 	.word	0x40010c00
 80009b0:	40010800 	.word	0x40010800

080009b4 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
 80009c8:	615a      	str	r2, [r3, #20]
 80009ca:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 80009cc:	4b28      	ldr	r3, [pc, #160]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009ce:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80009d2:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80009d4:	4b26      	ldr	r3, [pc, #152]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009d6:	4a27      	ldr	r2, [pc, #156]	; (8000a74 <MX_FSMC_Init+0xc0>)
 80009d8:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 80009da:	4b25      	ldr	r3, [pc, #148]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009dc:	2204      	movs	r2, #4
 80009de:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80009e0:	4b23      	ldr	r3, [pc, #140]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80009e6:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80009ec:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009ee:	2210      	movs	r2, #16
 80009f0:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80009f2:	4b1f      	ldr	r3, [pc, #124]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80009f8:	4b1d      	ldr	r3, [pc, #116]	; (8000a70 <MX_FSMC_Init+0xbc>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80009fe:	4b1c      	ldr	r3, [pc, #112]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a10:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000a12:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000a18:	4b15      	ldr	r3, [pc, #84]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000a1e:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000a2e:	230f      	movs	r3, #15
 8000a30:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 3;
 8000a32:	2303      	movs	r3, #3
 8000a34:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000a3a:	2310      	movs	r3, #16
 8000a3c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000a3e:	2311      	movs	r3, #17
 8000a40:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	2200      	movs	r2, #0
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4808      	ldr	r0, [pc, #32]	; (8000a70 <MX_FSMC_Init+0xbc>)
 8000a4e:	f001 ffab 	bl	80029a8 <HAL_SRAM_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000a58:	f000 f8a6 	bl	8000ba8 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8000a5c:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <MX_FSMC_Init+0xc4>)
 8000a5e:	69db      	ldr	r3, [r3, #28]
 8000a60:	4a05      	ldr	r2, [pc, #20]	; (8000a78 <MX_FSMC_Init+0xc4>)
 8000a62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a66:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000a68:	bf00      	nop
 8000a6a:	3720      	adds	r7, #32
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000208 	.word	0x20000208
 8000a74:	a0000104 	.word	0xa0000104
 8000a78:	40010000 	.word	0x40010000

08000a7c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d110      	bne.n	8000ab2 <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		ms_count++;
 8000a90:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000a9a:	801a      	strh	r2, [r3, #0]

		if(ms_count >= 1000)
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000a9e:	881b      	ldrh	r3, [r3, #0]
 8000aa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000aa4:	d305      	bcc.n	8000ab2 <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			onesecondElapsed = 1;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	; (8000ac4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	701a      	strb	r2, [r3, #0]
			ms_count = 0;
 8000aac:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	801a      	strh	r2, [r3, #0]
		}
		/* Toggle LEDs */
	}
}
 8000ab2:	bf00      	nop
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr
 8000abc:	200004a4 	.word	0x200004a4
 8000ac0:	20000186 	.word	0x20000186
 8000ac4:	20000188 	.word	0x20000188

08000ac8 <print_network_information>:

void print_network_information(void)
{
 8000ac8:	b5b0      	push	{r4, r5, r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af04      	add	r7, sp, #16

    wizchip_getnetinfo(&gWIZNETINFO);
 8000ace:	4830      	ldr	r0, [pc, #192]	; (8000b90 <print_network_information+0xc8>)
 8000ad0:	f005 f884 	bl	8005bdc <wizchip_getnetinfo>
    printf("Mac address: %02x:%02x:%02x:%02x:%02x:%02x\n\r",gWIZNETINFO.mac[0],gWIZNETINFO.mac[1],gWIZNETINFO.mac[2],gWIZNETINFO.mac[3],gWIZNETINFO.mac[4],gWIZNETINFO.mac[5]);
 8000ad4:	4b2e      	ldr	r3, [pc, #184]	; (8000b90 <print_network_information+0xc8>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <print_network_information+0xc8>)
 8000adc:	785b      	ldrb	r3, [r3, #1]
 8000ade:	461c      	mov	r4, r3
 8000ae0:	4b2b      	ldr	r3, [pc, #172]	; (8000b90 <print_network_information+0xc8>)
 8000ae2:	789b      	ldrb	r3, [r3, #2]
 8000ae4:	461d      	mov	r5, r3
 8000ae6:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <print_network_information+0xc8>)
 8000ae8:	78db      	ldrb	r3, [r3, #3]
 8000aea:	461a      	mov	r2, r3
 8000aec:	4b28      	ldr	r3, [pc, #160]	; (8000b90 <print_network_information+0xc8>)
 8000aee:	791b      	ldrb	r3, [r3, #4]
 8000af0:	4619      	mov	r1, r3
 8000af2:	4b27      	ldr	r3, [pc, #156]	; (8000b90 <print_network_information+0xc8>)
 8000af4:	795b      	ldrb	r3, [r3, #5]
 8000af6:	9302      	str	r3, [sp, #8]
 8000af8:	9101      	str	r1, [sp, #4]
 8000afa:	9200      	str	r2, [sp, #0]
 8000afc:	462b      	mov	r3, r5
 8000afe:	4622      	mov	r2, r4
 8000b00:	4601      	mov	r1, r0
 8000b02:	4824      	ldr	r0, [pc, #144]	; (8000b94 <print_network_information+0xcc>)
 8000b04:	f005 fa74 	bl	8005ff0 <iprintf>
    printf("IP address : %d.%d.%d.%d\n\r",gWIZNETINFO.ip[0],gWIZNETINFO.ip[1],gWIZNETINFO.ip[2],gWIZNETINFO.ip[3]);
 8000b08:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <print_network_information+0xc8>)
 8000b0a:	799b      	ldrb	r3, [r3, #6]
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4b20      	ldr	r3, [pc, #128]	; (8000b90 <print_network_information+0xc8>)
 8000b10:	79db      	ldrb	r3, [r3, #7]
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <print_network_information+0xc8>)
 8000b16:	7a1b      	ldrb	r3, [r3, #8]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <print_network_information+0xc8>)
 8000b1c:	7a5b      	ldrb	r3, [r3, #9]
 8000b1e:	9300      	str	r3, [sp, #0]
 8000b20:	4603      	mov	r3, r0
 8000b22:	481d      	ldr	r0, [pc, #116]	; (8000b98 <print_network_information+0xd0>)
 8000b24:	f005 fa64 	bl	8005ff0 <iprintf>
    printf("SM Mask    : %d.%d.%d.%d\n\r",gWIZNETINFO.sn[0],gWIZNETINFO.sn[1],gWIZNETINFO.sn[2],gWIZNETINFO.sn[3]);
 8000b28:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <print_network_information+0xc8>)
 8000b2a:	7a9b      	ldrb	r3, [r3, #10]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <print_network_information+0xc8>)
 8000b30:	7adb      	ldrb	r3, [r3, #11]
 8000b32:	461a      	mov	r2, r3
 8000b34:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <print_network_information+0xc8>)
 8000b36:	7b1b      	ldrb	r3, [r3, #12]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <print_network_information+0xc8>)
 8000b3c:	7b5b      	ldrb	r3, [r3, #13]
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	4603      	mov	r3, r0
 8000b42:	4816      	ldr	r0, [pc, #88]	; (8000b9c <print_network_information+0xd4>)
 8000b44:	f005 fa54 	bl	8005ff0 <iprintf>
    printf("Gate way   : %d.%d.%d.%d\n\r",gWIZNETINFO.gw[0],gWIZNETINFO.gw[1],gWIZNETINFO.gw[2],gWIZNETINFO.gw[3]);
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <print_network_information+0xc8>)
 8000b4a:	7b9b      	ldrb	r3, [r3, #14]
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <print_network_information+0xc8>)
 8000b50:	7bdb      	ldrb	r3, [r3, #15]
 8000b52:	461a      	mov	r2, r3
 8000b54:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <print_network_information+0xc8>)
 8000b56:	7c1b      	ldrb	r3, [r3, #16]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <print_network_information+0xc8>)
 8000b5c:	7c5b      	ldrb	r3, [r3, #17]
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	4603      	mov	r3, r0
 8000b62:	480f      	ldr	r0, [pc, #60]	; (8000ba0 <print_network_information+0xd8>)
 8000b64:	f005 fa44 	bl	8005ff0 <iprintf>
    printf("DNS Server : %d.%d.%d.%d\n\r",gWIZNETINFO.dns[0],gWIZNETINFO.dns[1],gWIZNETINFO.dns[2],gWIZNETINFO.dns[3]);
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <print_network_information+0xc8>)
 8000b6a:	7c9b      	ldrb	r3, [r3, #18]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <print_network_information+0xc8>)
 8000b70:	7cdb      	ldrb	r3, [r3, #19]
 8000b72:	461a      	mov	r2, r3
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <print_network_information+0xc8>)
 8000b76:	7d1b      	ldrb	r3, [r3, #20]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <print_network_information+0xc8>)
 8000b7c:	7d5b      	ldrb	r3, [r3, #21]
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	4603      	mov	r3, r0
 8000b82:	4808      	ldr	r0, [pc, #32]	; (8000ba4 <print_network_information+0xdc>)
 8000b84:	f005 fa34 	bl	8005ff0 <iprintf>
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000000 	.word	0x20000000
 8000b94:	080071cc 	.word	0x080071cc
 8000b98:	080071fc 	.word	0x080071fc
 8000b9c:	08007218 	.word	0x08007218
 8000ba0:	08007234 	.word	0x08007234
 8000ba4:	08007250 	.word	0x08007250

08000ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr

08000bb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bba:	4b15      	ldr	r3, [pc, #84]	; (8000c10 <HAL_MspInit+0x5c>)
 8000bbc:	699b      	ldr	r3, [r3, #24]
 8000bbe:	4a14      	ldr	r2, [pc, #80]	; (8000c10 <HAL_MspInit+0x5c>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6193      	str	r3, [r2, #24]
 8000bc6:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <HAL_MspInit+0x5c>)
 8000bc8:	699b      	ldr	r3, [r3, #24]
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <HAL_MspInit+0x5c>)
 8000bd4:	69db      	ldr	r3, [r3, #28]
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	; (8000c10 <HAL_MspInit+0x5c>)
 8000bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bdc:	61d3      	str	r3, [r2, #28]
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <HAL_MspInit+0x5c>)
 8000be0:	69db      	ldr	r3, [r3, #28]
 8000be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000bea:	4b0a      	ldr	r3, [pc, #40]	; (8000c14 <HAL_MspInit+0x60>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_MspInit+0x60>)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	bf00      	nop
 8000c08:	3714      	adds	r7, #20
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr
 8000c10:	40021000 	.word	0x40021000
 8000c14:	40010000 	.word	0x40010000

08000c18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c28:	d113      	bne.n	8000c52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <HAL_TIM_Base_MspInit+0x44>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	4a0b      	ldr	r2, [pc, #44]	; (8000c5c <HAL_TIM_Base_MspInit+0x44>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	61d3      	str	r3, [r2, #28]
 8000c36:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <HAL_TIM_Base_MspInit+0x44>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2100      	movs	r1, #0
 8000c46:	201c      	movs	r0, #28
 8000c48:	f000 fc77 	bl	800153a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c4c:	201c      	movs	r0, #28
 8000c4e:	f000 fc90 	bl	8001572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c52:	bf00      	nop
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40021000 	.word	0x40021000

08000c60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b092      	sub	sp, #72	; 0x48
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a92      	ldr	r2, [pc, #584]	; (8000ec4 <HAL_UART_MspInit+0x264>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d160      	bne.n	8000d42 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000c80:	4b91      	ldr	r3, [pc, #580]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000c82:	69db      	ldr	r3, [r3, #28]
 8000c84:	4a90      	ldr	r2, [pc, #576]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000c86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c8a:	61d3      	str	r3, [r2, #28]
 8000c8c:	4b8e      	ldr	r3, [pc, #568]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000c8e:	69db      	ldr	r3, [r3, #28]
 8000c90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c94:	637b      	str	r3, [r7, #52]	; 0x34
 8000c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c98:	4b8b      	ldr	r3, [pc, #556]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	4a8a      	ldr	r2, [pc, #552]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000c9e:	f043 0310 	orr.w	r3, r3, #16
 8000ca2:	6193      	str	r3, [r2, #24]
 8000ca4:	4b88      	ldr	r3, [pc, #544]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	f003 0310 	and.w	r3, r3, #16
 8000cac:	633b      	str	r3, [r7, #48]	; 0x30
 8000cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cb4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cbe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4881      	ldr	r0, [pc, #516]	; (8000ecc <HAL_UART_MspInit+0x26c>)
 8000cc6:	f001 f8b7 	bl	8001e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000cca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cdc:	4619      	mov	r1, r3
 8000cde:	487b      	ldr	r0, [pc, #492]	; (8000ecc <HAL_UART_MspInit+0x26c>)
 8000ce0:	f001 f8aa 	bl	8001e38 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel5;
 8000ce4:	4b7a      	ldr	r3, [pc, #488]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000ce6:	4a7b      	ldr	r2, [pc, #492]	; (8000ed4 <HAL_UART_MspInit+0x274>)
 8000ce8:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cea:	4b79      	ldr	r3, [pc, #484]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000cec:	2210      	movs	r2, #16
 8000cee:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf0:	4b77      	ldr	r3, [pc, #476]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cf6:	4b76      	ldr	r3, [pc, #472]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000cf8:	2280      	movs	r2, #128	; 0x80
 8000cfa:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cfc:	4b74      	ldr	r3, [pc, #464]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d02:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8000d08:	4b71      	ldr	r3, [pc, #452]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d0e:	4b70      	ldr	r3, [pc, #448]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8000d14:	486e      	ldr	r0, [pc, #440]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000d16:	f000 fc47 	bl	80015a8 <HAL_DMA_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000d20:	f7ff ff42 	bl	8000ba8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4a6a      	ldr	r2, [pc, #424]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000d28:	631a      	str	r2, [r3, #48]	; 0x30
 8000d2a:	4a69      	ldr	r2, [pc, #420]	; (8000ed0 <HAL_UART_MspInit+0x270>)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2100      	movs	r1, #0
 8000d34:	2034      	movs	r0, #52	; 0x34
 8000d36:	f000 fc00 	bl	800153a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000d3a:	2034      	movs	r0, #52	; 0x34
 8000d3c:	f000 fc19 	bl	8001572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d40:	e113      	b.n	8000f6a <HAL_UART_MspInit+0x30a>
  else if(huart->Instance==UART5)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a64      	ldr	r2, [pc, #400]	; (8000ed8 <HAL_UART_MspInit+0x278>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d145      	bne.n	8000dd8 <HAL_UART_MspInit+0x178>
    __HAL_RCC_UART5_CLK_ENABLE();
 8000d4c:	4b5e      	ldr	r3, [pc, #376]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d4e:	69db      	ldr	r3, [r3, #28]
 8000d50:	4a5d      	ldr	r2, [pc, #372]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d56:	61d3      	str	r3, [r2, #28]
 8000d58:	4b5b      	ldr	r3, [pc, #364]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d5a:	69db      	ldr	r3, [r3, #28]
 8000d5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d64:	4b58      	ldr	r3, [pc, #352]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a57      	ldr	r2, [pc, #348]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d6a:	f043 0310 	orr.w	r3, r3, #16
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b55      	ldr	r3, [pc, #340]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0310 	and.w	r3, r3, #16
 8000d78:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d7c:	4b52      	ldr	r3, [pc, #328]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a51      	ldr	r2, [pc, #324]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d82:	f043 0320 	orr.w	r3, r3, #32
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b4f      	ldr	r3, [pc, #316]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0320 	and.w	r3, r3, #32
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
 8000d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d98:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000da6:	4619      	mov	r1, r3
 8000da8:	4848      	ldr	r0, [pc, #288]	; (8000ecc <HAL_UART_MspInit+0x26c>)
 8000daa:	f001 f845 	bl	8001e38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dae:	2304      	movs	r3, #4
 8000db0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db2:	2300      	movs	r3, #0
 8000db4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4846      	ldr	r0, [pc, #280]	; (8000edc <HAL_UART_MspInit+0x27c>)
 8000dc2:	f001 f839 	bl	8001e38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2035      	movs	r0, #53	; 0x35
 8000dcc:	f000 fbb5 	bl	800153a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8000dd0:	2035      	movs	r0, #53	; 0x35
 8000dd2:	f000 fbce 	bl	8001572 <HAL_NVIC_EnableIRQ>
}
 8000dd6:	e0c8      	b.n	8000f6a <HAL_UART_MspInit+0x30a>
  else if(huart->Instance==USART1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a40      	ldr	r2, [pc, #256]	; (8000ee0 <HAL_UART_MspInit+0x280>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d13a      	bne.n	8000e58 <HAL_UART_MspInit+0x1f8>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000de2:	4b39      	ldr	r3, [pc, #228]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	4a38      	ldr	r2, [pc, #224]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dec:	6193      	str	r3, [r2, #24]
 8000dee:	4b36      	ldr	r3, [pc, #216]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000df6:	623b      	str	r3, [r7, #32]
 8000df8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	4b33      	ldr	r3, [pc, #204]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	4a32      	ldr	r2, [pc, #200]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	6193      	str	r3, [r2, #24]
 8000e06:	4b30      	ldr	r3, [pc, #192]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e08:	699b      	ldr	r3, [r3, #24]
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	61fb      	str	r3, [r7, #28]
 8000e10:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e16:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e20:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e24:	4619      	mov	r1, r3
 8000e26:	482f      	ldr	r0, [pc, #188]	; (8000ee4 <HAL_UART_MspInit+0x284>)
 8000e28:	f001 f806 	bl	8001e38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e30:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e32:	2300      	movs	r3, #0
 8000e34:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4828      	ldr	r0, [pc, #160]	; (8000ee4 <HAL_UART_MspInit+0x284>)
 8000e42:	f000 fff9 	bl	8001e38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2025      	movs	r0, #37	; 0x25
 8000e4c:	f000 fb75 	bl	800153a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e50:	2025      	movs	r0, #37	; 0x25
 8000e52:	f000 fb8e 	bl	8001572 <HAL_NVIC_EnableIRQ>
}
 8000e56:	e088      	b.n	8000f6a <HAL_UART_MspInit+0x30a>
  else if(huart->Instance==USART2)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a22      	ldr	r2, [pc, #136]	; (8000ee8 <HAL_UART_MspInit+0x288>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d144      	bne.n	8000eec <HAL_UART_MspInit+0x28c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e62:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	4a18      	ldr	r2, [pc, #96]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e6c:	61d3      	str	r3, [r2, #28]
 8000e6e:	4b16      	ldr	r3, [pc, #88]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e70:	69db      	ldr	r3, [r3, #28]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e76:	61bb      	str	r3, [r7, #24]
 8000e78:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e7c:	699b      	ldr	r3, [r3, #24]
 8000e7e:	4a12      	ldr	r2, [pc, #72]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e80:	f043 0304 	orr.w	r3, r3, #4
 8000e84:	6193      	str	r3, [r2, #24]
 8000e86:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <HAL_UART_MspInit+0x268>)
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	f003 0304 	and.w	r3, r3, #4
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e92:	2304      	movs	r3, #4
 8000e94:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e96:	2302      	movs	r3, #2
 8000e98:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	480f      	ldr	r0, [pc, #60]	; (8000ee4 <HAL_UART_MspInit+0x284>)
 8000ea6:	f000 ffc7 	bl	8001e38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000eaa:	2308      	movs	r3, #8
 8000eac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4809      	ldr	r0, [pc, #36]	; (8000ee4 <HAL_UART_MspInit+0x284>)
 8000ebe:	f000 ffbb 	bl	8001e38 <HAL_GPIO_Init>
}
 8000ec2:	e052      	b.n	8000f6a <HAL_UART_MspInit+0x30a>
 8000ec4:	40004c00 	.word	0x40004c00
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40011000 	.word	0x40011000
 8000ed0:	2000052c 	.word	0x2000052c
 8000ed4:	40020458 	.word	0x40020458
 8000ed8:	40005000 	.word	0x40005000
 8000edc:	40011400 	.word	0x40011400
 8000ee0:	40013800 	.word	0x40013800
 8000ee4:	40010800 	.word	0x40010800
 8000ee8:	40004400 	.word	0x40004400
  else if(huart->Instance==USART3)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a20      	ldr	r2, [pc, #128]	; (8000f74 <HAL_UART_MspInit+0x314>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d139      	bne.n	8000f6a <HAL_UART_MspInit+0x30a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ef6:	4b20      	ldr	r3, [pc, #128]	; (8000f78 <HAL_UART_MspInit+0x318>)
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	4a1f      	ldr	r2, [pc, #124]	; (8000f78 <HAL_UART_MspInit+0x318>)
 8000efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f00:	61d3      	str	r3, [r2, #28]
 8000f02:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <HAL_UART_MspInit+0x318>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <HAL_UART_MspInit+0x318>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	4a19      	ldr	r2, [pc, #100]	; (8000f78 <HAL_UART_MspInit+0x318>)
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	6193      	str	r3, [r2, #24]
 8000f1a:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <HAL_UART_MspInit+0x318>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	f003 0308 	and.w	r3, r3, #8
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f2a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f30:	2303      	movs	r3, #3
 8000f32:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f34:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4810      	ldr	r0, [pc, #64]	; (8000f7c <HAL_UART_MspInit+0x31c>)
 8000f3c:	f000 ff7c 	bl	8001e38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f44:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f46:	2300      	movs	r3, #0
 8000f48:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f52:	4619      	mov	r1, r3
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <HAL_UART_MspInit+0x31c>)
 8000f56:	f000 ff6f 	bl	8001e38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	2027      	movs	r0, #39	; 0x27
 8000f60:	f000 faeb 	bl	800153a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f64:	2027      	movs	r0, #39	; 0x27
 8000f66:	f000 fb04 	bl	8001572 <HAL_NVIC_EnableIRQ>
}
 8000f6a:	bf00      	nop
 8000f6c:	3748      	adds	r7, #72	; 0x48
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40004800 	.word	0x40004800
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40010c00 	.word	0x40010c00

08000f80 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000f86:	f107 0308 	add.w	r3, r7, #8
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8000f94:	4b25      	ldr	r3, [pc, #148]	; (800102c <HAL_FSMC_MspInit+0xac>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d143      	bne.n	8001024 <HAL_FSMC_MspInit+0xa4>
    return;
  }
  FSMC_Initialized = 1;
 8000f9c:	4b23      	ldr	r3, [pc, #140]	; (800102c <HAL_FSMC_MspInit+0xac>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000fa2:	4b23      	ldr	r3, [pc, #140]	; (8001030 <HAL_FSMC_MspInit+0xb0>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	4a22      	ldr	r2, [pc, #136]	; (8001030 <HAL_FSMC_MspInit+0xb0>)
 8000fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fac:	6153      	str	r3, [r2, #20]
 8000fae:	4b20      	ldr	r3, [pc, #128]	; (8001030 <HAL_FSMC_MspInit+0xb0>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000fba:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8000fbe:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fc8:	f107 0308 	add.w	r3, r7, #8
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4819      	ldr	r0, [pc, #100]	; (8001034 <HAL_FSMC_MspInit+0xb4>)
 8000fd0:	f000 ff32 	bl	8001e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000fd4:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000fd8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fe2:	f107 0308 	add.w	r3, r7, #8
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4813      	ldr	r0, [pc, #76]	; (8001038 <HAL_FSMC_MspInit+0xb8>)
 8000fea:	f000 ff25 	bl	8001e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000fee:	f24c 7333 	movw	r3, #50995	; 0xc733
 8000ff2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffc:	f107 0308 	add.w	r3, r7, #8
 8001000:	4619      	mov	r1, r3
 8001002:	480e      	ldr	r0, [pc, #56]	; (800103c <HAL_FSMC_MspInit+0xbc>)
 8001004:	f000 ff18 	bl	8001e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001008:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800100c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	4619      	mov	r1, r3
 800101c:	4808      	ldr	r0, [pc, #32]	; (8001040 <HAL_FSMC_MspInit+0xc0>)
 800101e:	f000 ff0b 	bl	8001e38 <HAL_GPIO_Init>
 8001022:	e000      	b.n	8001026 <HAL_FSMC_MspInit+0xa6>
    return;
 8001024:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001026:	3718      	adds	r7, #24
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	2000018c 	.word	0x2000018c
 8001030:	40021000 	.word	0x40021000
 8001034:	40011c00 	.word	0x40011c00
 8001038:	40011800 	.word	0x40011800
 800103c:	40011400 	.word	0x40011400
 8001040:	40012000 	.word	0x40012000

08001044 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800104c:	f7ff ff98 	bl	8000f80 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001050:	bf00      	nop
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001068:	e7fe      	b.n	8001068 <HardFault_Handler+0x4>

0800106a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800106e:	e7fe      	b.n	800106e <MemManage_Handler+0x4>

08001070 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001074:	e7fe      	b.n	8001074 <BusFault_Handler+0x4>

08001076 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107a:	e7fe      	b.n	800107a <UsageFault_Handler+0x4>

0800107c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr

08001088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr

080010a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a4:	f000 f934 	bl	8001310 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010b0:	4802      	ldr	r0, [pc, #8]	; (80010bc <TIM2_IRQHandler+0x10>)
 80010b2:	f001 fd75 	bl	8002ba0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	200004a4 	.word	0x200004a4

080010c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010c4:	4802      	ldr	r0, [pc, #8]	; (80010d0 <USART1_IRQHandler+0x10>)
 80010c6:	f002 fa29 	bl	800351c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000420 	.word	0x20000420

080010d4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010d8:	4802      	ldr	r0, [pc, #8]	; (80010e4 <USART3_IRQHandler+0x10>)
 80010da:	f002 fa1f 	bl	800351c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200001c8 	.word	0x200001c8

080010e8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80010ec:	4802      	ldr	r0, [pc, #8]	; (80010f8 <UART4_IRQHandler+0x10>)
 80010ee:	f002 fa15 	bl	800351c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000464 	.word	0x20000464

080010fc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <UART5_IRQHandler+0x10>)
 8001102:	f002 fa0b 	bl	800351c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000318 	.word	0x20000318

08001110 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <DMA2_Channel4_5_IRQHandler+0x10>)
 8001116:	f000 fc25 	bl	8001964 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	2000052c 	.word	0x2000052c

08001124 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	e00a      	b.n	800114c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001136:	f3af 8000 	nop.w
 800113a:	4601      	mov	r1, r0
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	1c5a      	adds	r2, r3, #1
 8001140:	60ba      	str	r2, [r7, #8]
 8001142:	b2ca      	uxtb	r2, r1
 8001144:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3301      	adds	r3, #1
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	697a      	ldr	r2, [r7, #20]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	429a      	cmp	r2, r3
 8001152:	dbf0      	blt.n	8001136 <_read+0x12>
	}

return len;
 8001154:	687b      	ldr	r3, [r7, #4]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <_close>:
	}
	return len;
}

int _close(int file)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
	return -1;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800116a:	4618      	mov	r0, r3
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr

08001174 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001184:	605a      	str	r2, [r3, #4]
	return 0;
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <_isatty>:

int _isatty(int file)
{
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	return 1;
 800119a:	2301      	movs	r3, #1
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b085      	sub	sp, #20
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
	return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
	...

080011c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011c8:	4a14      	ldr	r2, [pc, #80]	; (800121c <_sbrk+0x5c>)
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <_sbrk+0x60>)
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011d4:	4b13      	ldr	r3, [pc, #76]	; (8001224 <_sbrk+0x64>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d102      	bne.n	80011e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <_sbrk+0x64>)
 80011de:	4a12      	ldr	r2, [pc, #72]	; (8001228 <_sbrk+0x68>)
 80011e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011e2:	4b10      	ldr	r3, [pc, #64]	; (8001224 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d207      	bcs.n	8001200 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f0:	f004 fe1a 	bl	8005e28 <__errno>
 80011f4:	4602      	mov	r2, r0
 80011f6:	230c      	movs	r3, #12
 80011f8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011fe:	e009      	b.n	8001214 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001200:	4b08      	ldr	r3, [pc, #32]	; (8001224 <_sbrk+0x64>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001206:	4b07      	ldr	r3, [pc, #28]	; (8001224 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	4a05      	ldr	r2, [pc, #20]	; (8001224 <_sbrk+0x64>)
 8001210:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001212:	68fb      	ldr	r3, [r7, #12]
}
 8001214:	4618      	mov	r0, r3
 8001216:	3718      	adds	r7, #24
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20010000 	.word	0x20010000
 8001220:	00000400 	.word	0x00000400
 8001224:	20000190 	.word	0x20000190
 8001228:	20000d78 	.word	0x20000d78

0800122c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr

08001238 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001238:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800123a:	e003      	b.n	8001244 <LoopCopyDataInit>

0800123c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800123c:	4b0b      	ldr	r3, [pc, #44]	; (800126c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800123e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001240:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001242:	3104      	adds	r1, #4

08001244 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001244:	480a      	ldr	r0, [pc, #40]	; (8001270 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001248:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800124a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800124c:	d3f6      	bcc.n	800123c <CopyDataInit>
  ldr r2, =_sbss
 800124e:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001250:	e002      	b.n	8001258 <LoopFillZerobss>

08001252 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001254:	f842 3b04 	str.w	r3, [r2], #4

08001258 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800125a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800125c:	d3f9      	bcc.n	8001252 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800125e:	f7ff ffe5 	bl	800122c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001262:	f004 fde7 	bl	8005e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001266:	f7ff f841 	bl	80002ec <main>
  bx lr
 800126a:	4770      	bx	lr
  ldr r3, =_sidata
 800126c:	08007474 	.word	0x08007474
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001274:	20000168 	.word	0x20000168
  ldr r2, =_sbss
 8001278:	20000168 	.word	0x20000168
  ldr r3, = _ebss
 800127c:	20000d78 	.word	0x20000d78

08001280 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001280:	e7fe      	b.n	8001280 <ADC1_2_IRQHandler>
	...

08001284 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <HAL_Init+0x28>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a07      	ldr	r2, [pc, #28]	; (80012ac <HAL_Init+0x28>)
 800128e:	f043 0310 	orr.w	r3, r3, #16
 8001292:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001294:	2003      	movs	r0, #3
 8001296:	f000 f945 	bl	8001524 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129a:	2000      	movs	r0, #0
 800129c:	f000 f808 	bl	80012b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a0:	f7ff fc88 	bl	8000bb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40022000 	.word	0x40022000

080012b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_InitTick+0x54>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_InitTick+0x58>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f95d 	bl	800158e <HAL_SYSTICK_Config>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e00e      	b.n	80012fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b0f      	cmp	r3, #15
 80012e2:	d80a      	bhi.n	80012fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e4:	2200      	movs	r2, #0
 80012e6:	6879      	ldr	r1, [r7, #4]
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012ec:	f000 f925 	bl	800153a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f0:	4a06      	ldr	r2, [pc, #24]	; (800130c <HAL_InitTick+0x5c>)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
 80012f8:	e000      	b.n	80012fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	200000cc 	.word	0x200000cc
 8001308:	200000d4 	.word	0x200000d4
 800130c:	200000d0 	.word	0x200000d0

08001310 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <HAL_IncTick+0x1c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	461a      	mov	r2, r3
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <HAL_IncTick+0x20>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4413      	add	r3, r2
 8001320:	4a03      	ldr	r2, [pc, #12]	; (8001330 <HAL_IncTick+0x20>)
 8001322:	6013      	str	r3, [r2, #0]
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr
 800132c:	200000d4 	.word	0x200000d4
 8001330:	20000d70 	.word	0x20000d70

08001334 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;
 8001338:	4b02      	ldr	r3, [pc, #8]	; (8001344 <HAL_GetTick+0x10>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr
 8001344:	20000d70 	.word	0x20000d70

08001348 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001350:	f7ff fff0 	bl	8001334 <HAL_GetTick>
 8001354:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001360:	d005      	beq.n	800136e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <HAL_Delay+0x40>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4413      	add	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800136e:	bf00      	nop
 8001370:	f7ff ffe0 	bl	8001334 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	429a      	cmp	r2, r3
 800137e:	d8f7      	bhi.n	8001370 <HAL_Delay+0x28>
  {
  }
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200000d4 	.word	0x200000d4

0800138c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <__NVIC_SetPriorityGrouping+0x44>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013a8:	4013      	ands	r3, r2
 80013aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013be:	4a04      	ldr	r2, [pc, #16]	; (80013d0 <__NVIC_SetPriorityGrouping+0x44>)
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	60d3      	str	r3, [r2, #12]
}
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <__NVIC_GetPriorityGrouping+0x18>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	0a1b      	lsrs	r3, r3, #8
 80013de:	f003 0307 	and.w	r3, r3, #7
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	db0b      	blt.n	800141a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f003 021f 	and.w	r2, r3, #31
 8001408:	4906      	ldr	r1, [pc, #24]	; (8001424 <__NVIC_EnableIRQ+0x34>)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	095b      	lsrs	r3, r3, #5
 8001410:	2001      	movs	r0, #1
 8001412:	fa00 f202 	lsl.w	r2, r0, r2
 8001416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	e000e100 	.word	0xe000e100

08001428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	6039      	str	r1, [r7, #0]
 8001432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001438:	2b00      	cmp	r3, #0
 800143a:	db0a      	blt.n	8001452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	b2da      	uxtb	r2, r3
 8001440:	490c      	ldr	r1, [pc, #48]	; (8001474 <__NVIC_SetPriority+0x4c>)
 8001442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001446:	0112      	lsls	r2, r2, #4
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	440b      	add	r3, r1
 800144c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001450:	e00a      	b.n	8001468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4908      	ldr	r1, [pc, #32]	; (8001478 <__NVIC_SetPriority+0x50>)
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	f003 030f 	and.w	r3, r3, #15
 800145e:	3b04      	subs	r3, #4
 8001460:	0112      	lsls	r2, r2, #4
 8001462:	b2d2      	uxtb	r2, r2
 8001464:	440b      	add	r3, r1
 8001466:	761a      	strb	r2, [r3, #24]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	e000e100 	.word	0xe000e100
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800147c:	b480      	push	{r7}
 800147e:	b089      	sub	sp, #36	; 0x24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f003 0307 	and.w	r3, r3, #7
 800148e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	f1c3 0307 	rsb	r3, r3, #7
 8001496:	2b04      	cmp	r3, #4
 8001498:	bf28      	it	cs
 800149a:	2304      	movcs	r3, #4
 800149c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3304      	adds	r3, #4
 80014a2:	2b06      	cmp	r3, #6
 80014a4:	d902      	bls.n	80014ac <NVIC_EncodePriority+0x30>
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3b03      	subs	r3, #3
 80014aa:	e000      	b.n	80014ae <NVIC_EncodePriority+0x32>
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	43da      	mvns	r2, r3
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	401a      	ands	r2, r3
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	fa01 f303 	lsl.w	r3, r1, r3
 80014ce:	43d9      	mvns	r1, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d4:	4313      	orrs	r3, r2
         );
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3724      	adds	r7, #36	; 0x24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	3b01      	subs	r3, #1
 80014ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014f0:	d301      	bcc.n	80014f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014f2:	2301      	movs	r3, #1
 80014f4:	e00f      	b.n	8001516 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014f6:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <SysTick_Config+0x40>)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014fe:	210f      	movs	r1, #15
 8001500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001504:	f7ff ff90 	bl	8001428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <SysTick_Config+0x40>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800150e:	4b04      	ldr	r3, [pc, #16]	; (8001520 <SysTick_Config+0x40>)
 8001510:	2207      	movs	r2, #7
 8001512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	e000e010 	.word	0xe000e010

08001524 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff ff2d 	bl	800138c <__NVIC_SetPriorityGrouping>
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800153a:	b580      	push	{r7, lr}
 800153c:	b086      	sub	sp, #24
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	607a      	str	r2, [r7, #4]
 8001546:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800154c:	f7ff ff42 	bl	80013d4 <__NVIC_GetPriorityGrouping>
 8001550:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	6978      	ldr	r0, [r7, #20]
 8001558:	f7ff ff90 	bl	800147c <NVIC_EncodePriority>
 800155c:	4602      	mov	r2, r0
 800155e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001562:	4611      	mov	r1, r2
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff5f 	bl	8001428 <__NVIC_SetPriority>
}
 800156a:	bf00      	nop
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800157c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff ff35 	bl	80013f0 <__NVIC_EnableIRQ>
}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff ffa2 	bl	80014e0 <SysTick_Config>
 800159c:	4603      	mov	r3, r0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e059      	b.n	8001672 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b2d      	ldr	r3, [pc, #180]	; (800167c <HAL_DMA_Init+0xd4>)
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d80f      	bhi.n	80015ea <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	461a      	mov	r2, r3
 80015d0:	4b2b      	ldr	r3, [pc, #172]	; (8001680 <HAL_DMA_Init+0xd8>)
 80015d2:	4413      	add	r3, r2
 80015d4:	4a2b      	ldr	r2, [pc, #172]	; (8001684 <HAL_DMA_Init+0xdc>)
 80015d6:	fba2 2303 	umull	r2, r3, r2, r3
 80015da:	091b      	lsrs	r3, r3, #4
 80015dc:	009a      	lsls	r2, r3, #2
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a28      	ldr	r2, [pc, #160]	; (8001688 <HAL_DMA_Init+0xe0>)
 80015e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80015e8:	e00e      	b.n	8001608 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b26      	ldr	r3, [pc, #152]	; (800168c <HAL_DMA_Init+0xe4>)
 80015f2:	4413      	add	r3, r2
 80015f4:	4a23      	ldr	r2, [pc, #140]	; (8001684 <HAL_DMA_Init+0xdc>)
 80015f6:	fba2 2303 	umull	r2, r3, r2, r3
 80015fa:	091b      	lsrs	r3, r3, #4
 80015fc:	009a      	lsls	r2, r3, #2
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a22      	ldr	r2, [pc, #136]	; (8001690 <HAL_DMA_Init+0xe8>)
 8001606:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2202      	movs	r2, #2
 800160c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800161e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001622:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800162c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001638:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001644:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	4313      	orrs	r3, r2
 8001650:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	40020407 	.word	0x40020407
 8001680:	bffdfff8 	.word	0xbffdfff8
 8001684:	cccccccd 	.word	0xcccccccd
 8001688:	40020000 	.word	0x40020000
 800168c:	bffdfbf8 	.word	0xbffdfbf8
 8001690:	40020400 	.word	0x40020400

08001694 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d101      	bne.n	80016b4 <HAL_DMA_Start_IT+0x20>
 80016b0:	2302      	movs	r3, #2
 80016b2:	e04a      	b.n	800174a <HAL_DMA_Start_IT+0xb6>
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2201      	movs	r2, #1
 80016b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d13a      	bne.n	800173c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2202      	movs	r2, #2
 80016ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2200      	movs	r2, #0
 80016d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 0201 	bic.w	r2, r2, #1
 80016e2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 fb76 	bl	8001ddc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d008      	beq.n	800170a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f042 020e 	orr.w	r2, r2, #14
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	e00f      	b.n	800172a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f022 0204 	bic.w	r2, r2, #4
 8001718:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f042 020a 	orr.w	r2, r2, #10
 8001728:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f042 0201 	orr.w	r2, r2, #1
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	e005      	b.n	8001748 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001744:	2302      	movs	r3, #2
 8001746:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001748:	7dfb      	ldrb	r3, [r7, #23]
}
 800174a:	4618      	mov	r0, r3
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001766:	2b02      	cmp	r3, #2
 8001768:	d005      	beq.n	8001776 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2204      	movs	r2, #4
 800176e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	73fb      	strb	r3, [r7, #15]
 8001774:	e0d6      	b.n	8001924 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 020e 	bic.w	r2, r2, #14
 8001784:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 0201 	bic.w	r2, r2, #1
 8001794:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	4b64      	ldr	r3, [pc, #400]	; (8001930 <HAL_DMA_Abort_IT+0x1dc>)
 800179e:	429a      	cmp	r2, r3
 80017a0:	d958      	bls.n	8001854 <HAL_DMA_Abort_IT+0x100>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a63      	ldr	r2, [pc, #396]	; (8001934 <HAL_DMA_Abort_IT+0x1e0>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d04f      	beq.n	800184c <HAL_DMA_Abort_IT+0xf8>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a61      	ldr	r2, [pc, #388]	; (8001938 <HAL_DMA_Abort_IT+0x1e4>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d048      	beq.n	8001848 <HAL_DMA_Abort_IT+0xf4>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a60      	ldr	r2, [pc, #384]	; (800193c <HAL_DMA_Abort_IT+0x1e8>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d040      	beq.n	8001842 <HAL_DMA_Abort_IT+0xee>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a5e      	ldr	r2, [pc, #376]	; (8001940 <HAL_DMA_Abort_IT+0x1ec>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d038      	beq.n	800183c <HAL_DMA_Abort_IT+0xe8>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a5d      	ldr	r2, [pc, #372]	; (8001944 <HAL_DMA_Abort_IT+0x1f0>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d030      	beq.n	8001836 <HAL_DMA_Abort_IT+0xe2>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a5b      	ldr	r2, [pc, #364]	; (8001948 <HAL_DMA_Abort_IT+0x1f4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d028      	beq.n	8001830 <HAL_DMA_Abort_IT+0xdc>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a53      	ldr	r2, [pc, #332]	; (8001930 <HAL_DMA_Abort_IT+0x1dc>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d020      	beq.n	800182a <HAL_DMA_Abort_IT+0xd6>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a57      	ldr	r2, [pc, #348]	; (800194c <HAL_DMA_Abort_IT+0x1f8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d019      	beq.n	8001826 <HAL_DMA_Abort_IT+0xd2>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a56      	ldr	r2, [pc, #344]	; (8001950 <HAL_DMA_Abort_IT+0x1fc>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d012      	beq.n	8001822 <HAL_DMA_Abort_IT+0xce>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a54      	ldr	r2, [pc, #336]	; (8001954 <HAL_DMA_Abort_IT+0x200>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d00a      	beq.n	800181c <HAL_DMA_Abort_IT+0xc8>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a53      	ldr	r2, [pc, #332]	; (8001958 <HAL_DMA_Abort_IT+0x204>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d102      	bne.n	8001816 <HAL_DMA_Abort_IT+0xc2>
 8001810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001814:	e01b      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001816:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800181a:	e018      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 800181c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001820:	e015      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001822:	2310      	movs	r3, #16
 8001824:	e013      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001826:	2301      	movs	r3, #1
 8001828:	e011      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 800182a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800182e:	e00e      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001830:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001834:	e00b      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001836:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800183a:	e008      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 800183c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001840:	e005      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001846:	e002      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 8001848:	2310      	movs	r3, #16
 800184a:	e000      	b.n	800184e <HAL_DMA_Abort_IT+0xfa>
 800184c:	2301      	movs	r3, #1
 800184e:	4a43      	ldr	r2, [pc, #268]	; (800195c <HAL_DMA_Abort_IT+0x208>)
 8001850:	6053      	str	r3, [r2, #4]
 8001852:	e057      	b.n	8001904 <HAL_DMA_Abort_IT+0x1b0>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a36      	ldr	r2, [pc, #216]	; (8001934 <HAL_DMA_Abort_IT+0x1e0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d04f      	beq.n	80018fe <HAL_DMA_Abort_IT+0x1aa>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a35      	ldr	r2, [pc, #212]	; (8001938 <HAL_DMA_Abort_IT+0x1e4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d048      	beq.n	80018fa <HAL_DMA_Abort_IT+0x1a6>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a33      	ldr	r2, [pc, #204]	; (800193c <HAL_DMA_Abort_IT+0x1e8>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d040      	beq.n	80018f4 <HAL_DMA_Abort_IT+0x1a0>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a32      	ldr	r2, [pc, #200]	; (8001940 <HAL_DMA_Abort_IT+0x1ec>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d038      	beq.n	80018ee <HAL_DMA_Abort_IT+0x19a>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a30      	ldr	r2, [pc, #192]	; (8001944 <HAL_DMA_Abort_IT+0x1f0>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d030      	beq.n	80018e8 <HAL_DMA_Abort_IT+0x194>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a2f      	ldr	r2, [pc, #188]	; (8001948 <HAL_DMA_Abort_IT+0x1f4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d028      	beq.n	80018e2 <HAL_DMA_Abort_IT+0x18e>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a26      	ldr	r2, [pc, #152]	; (8001930 <HAL_DMA_Abort_IT+0x1dc>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d020      	beq.n	80018dc <HAL_DMA_Abort_IT+0x188>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a2b      	ldr	r2, [pc, #172]	; (800194c <HAL_DMA_Abort_IT+0x1f8>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d019      	beq.n	80018d8 <HAL_DMA_Abort_IT+0x184>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a29      	ldr	r2, [pc, #164]	; (8001950 <HAL_DMA_Abort_IT+0x1fc>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d012      	beq.n	80018d4 <HAL_DMA_Abort_IT+0x180>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a28      	ldr	r2, [pc, #160]	; (8001954 <HAL_DMA_Abort_IT+0x200>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d00a      	beq.n	80018ce <HAL_DMA_Abort_IT+0x17a>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a26      	ldr	r2, [pc, #152]	; (8001958 <HAL_DMA_Abort_IT+0x204>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d102      	bne.n	80018c8 <HAL_DMA_Abort_IT+0x174>
 80018c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c6:	e01b      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018cc:	e018      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d2:	e015      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018d4:	2310      	movs	r3, #16
 80018d6:	e013      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018d8:	2301      	movs	r3, #1
 80018da:	e011      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018e0:	e00e      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80018e6:	e00b      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018ec:	e008      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f2:	e005      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018f8:	e002      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018fa:	2310      	movs	r3, #16
 80018fc:	e000      	b.n	8001900 <HAL_DMA_Abort_IT+0x1ac>
 80018fe:	2301      	movs	r3, #1
 8001900:	4a17      	ldr	r2, [pc, #92]	; (8001960 <HAL_DMA_Abort_IT+0x20c>)
 8001902:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2201      	movs	r2, #1
 8001908:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	4798      	blx	r3
    } 
  }
  return status;
 8001924:	7bfb      	ldrb	r3, [r7, #15]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40020080 	.word	0x40020080
 8001934:	40020008 	.word	0x40020008
 8001938:	4002001c 	.word	0x4002001c
 800193c:	40020030 	.word	0x40020030
 8001940:	40020044 	.word	0x40020044
 8001944:	40020058 	.word	0x40020058
 8001948:	4002006c 	.word	0x4002006c
 800194c:	40020408 	.word	0x40020408
 8001950:	4002041c 	.word	0x4002041c
 8001954:	40020430 	.word	0x40020430
 8001958:	40020444 	.word	0x40020444
 800195c:	40020400 	.word	0x40020400
 8001960:	40020000 	.word	0x40020000

08001964 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001980:	2204      	movs	r2, #4
 8001982:	409a      	lsls	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4013      	ands	r3, r2
 8001988:	2b00      	cmp	r3, #0
 800198a:	f000 80d6 	beq.w	8001b3a <HAL_DMA_IRQHandler+0x1d6>
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	2b00      	cmp	r3, #0
 8001996:	f000 80d0 	beq.w	8001b3a <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0320 	and.w	r3, r3, #32
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d107      	bne.n	80019b8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f022 0204 	bic.w	r2, r2, #4
 80019b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	461a      	mov	r2, r3
 80019be:	4b9b      	ldr	r3, [pc, #620]	; (8001c2c <HAL_DMA_IRQHandler+0x2c8>)
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d958      	bls.n	8001a76 <HAL_DMA_IRQHandler+0x112>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a99      	ldr	r2, [pc, #612]	; (8001c30 <HAL_DMA_IRQHandler+0x2cc>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d04f      	beq.n	8001a6e <HAL_DMA_IRQHandler+0x10a>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a98      	ldr	r2, [pc, #608]	; (8001c34 <HAL_DMA_IRQHandler+0x2d0>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d048      	beq.n	8001a6a <HAL_DMA_IRQHandler+0x106>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a96      	ldr	r2, [pc, #600]	; (8001c38 <HAL_DMA_IRQHandler+0x2d4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d040      	beq.n	8001a64 <HAL_DMA_IRQHandler+0x100>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a95      	ldr	r2, [pc, #596]	; (8001c3c <HAL_DMA_IRQHandler+0x2d8>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d038      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xfa>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a93      	ldr	r2, [pc, #588]	; (8001c40 <HAL_DMA_IRQHandler+0x2dc>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d030      	beq.n	8001a58 <HAL_DMA_IRQHandler+0xf4>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a92      	ldr	r2, [pc, #584]	; (8001c44 <HAL_DMA_IRQHandler+0x2e0>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d028      	beq.n	8001a52 <HAL_DMA_IRQHandler+0xee>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a89      	ldr	r2, [pc, #548]	; (8001c2c <HAL_DMA_IRQHandler+0x2c8>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d020      	beq.n	8001a4c <HAL_DMA_IRQHandler+0xe8>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a8e      	ldr	r2, [pc, #568]	; (8001c48 <HAL_DMA_IRQHandler+0x2e4>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d019      	beq.n	8001a48 <HAL_DMA_IRQHandler+0xe4>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a8c      	ldr	r2, [pc, #560]	; (8001c4c <HAL_DMA_IRQHandler+0x2e8>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d012      	beq.n	8001a44 <HAL_DMA_IRQHandler+0xe0>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a8b      	ldr	r2, [pc, #556]	; (8001c50 <HAL_DMA_IRQHandler+0x2ec>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d00a      	beq.n	8001a3e <HAL_DMA_IRQHandler+0xda>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a89      	ldr	r2, [pc, #548]	; (8001c54 <HAL_DMA_IRQHandler+0x2f0>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d102      	bne.n	8001a38 <HAL_DMA_IRQHandler+0xd4>
 8001a32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a36:	e01b      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001a3c:	e018      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a42:	e015      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a44:	2340      	movs	r3, #64	; 0x40
 8001a46:	e013      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a48:	2304      	movs	r3, #4
 8001a4a:	e011      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a4c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a50:	e00e      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a56:	e00b      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001a5c:	e008      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a62:	e005      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a68:	e002      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a6a:	2340      	movs	r3, #64	; 0x40
 8001a6c:	e000      	b.n	8001a70 <HAL_DMA_IRQHandler+0x10c>
 8001a6e:	2304      	movs	r3, #4
 8001a70:	4a79      	ldr	r2, [pc, #484]	; (8001c58 <HAL_DMA_IRQHandler+0x2f4>)
 8001a72:	6053      	str	r3, [r2, #4]
 8001a74:	e057      	b.n	8001b26 <HAL_DMA_IRQHandler+0x1c2>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a6d      	ldr	r2, [pc, #436]	; (8001c30 <HAL_DMA_IRQHandler+0x2cc>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d04f      	beq.n	8001b20 <HAL_DMA_IRQHandler+0x1bc>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a6b      	ldr	r2, [pc, #428]	; (8001c34 <HAL_DMA_IRQHandler+0x2d0>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d048      	beq.n	8001b1c <HAL_DMA_IRQHandler+0x1b8>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a6a      	ldr	r2, [pc, #424]	; (8001c38 <HAL_DMA_IRQHandler+0x2d4>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d040      	beq.n	8001b16 <HAL_DMA_IRQHandler+0x1b2>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a68      	ldr	r2, [pc, #416]	; (8001c3c <HAL_DMA_IRQHandler+0x2d8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d038      	beq.n	8001b10 <HAL_DMA_IRQHandler+0x1ac>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a67      	ldr	r2, [pc, #412]	; (8001c40 <HAL_DMA_IRQHandler+0x2dc>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d030      	beq.n	8001b0a <HAL_DMA_IRQHandler+0x1a6>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a65      	ldr	r2, [pc, #404]	; (8001c44 <HAL_DMA_IRQHandler+0x2e0>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d028      	beq.n	8001b04 <HAL_DMA_IRQHandler+0x1a0>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a5d      	ldr	r2, [pc, #372]	; (8001c2c <HAL_DMA_IRQHandler+0x2c8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d020      	beq.n	8001afe <HAL_DMA_IRQHandler+0x19a>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a61      	ldr	r2, [pc, #388]	; (8001c48 <HAL_DMA_IRQHandler+0x2e4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d019      	beq.n	8001afa <HAL_DMA_IRQHandler+0x196>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a60      	ldr	r2, [pc, #384]	; (8001c4c <HAL_DMA_IRQHandler+0x2e8>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d012      	beq.n	8001af6 <HAL_DMA_IRQHandler+0x192>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a5e      	ldr	r2, [pc, #376]	; (8001c50 <HAL_DMA_IRQHandler+0x2ec>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00a      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x18c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a5d      	ldr	r2, [pc, #372]	; (8001c54 <HAL_DMA_IRQHandler+0x2f0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d102      	bne.n	8001aea <HAL_DMA_IRQHandler+0x186>
 8001ae4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ae8:	e01b      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001aea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001aee:	e018      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001af0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001af4:	e015      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001af6:	2340      	movs	r3, #64	; 0x40
 8001af8:	e013      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001afa:	2304      	movs	r3, #4
 8001afc:	e011      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001afe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b02:	e00e      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001b04:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b08:	e00b      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001b0a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b0e:	e008      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001b10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b14:	e005      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b1a:	e002      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001b1c:	2340      	movs	r3, #64	; 0x40
 8001b1e:	e000      	b.n	8001b22 <HAL_DMA_IRQHandler+0x1be>
 8001b20:	2304      	movs	r3, #4
 8001b22:	4a4e      	ldr	r2, [pc, #312]	; (8001c5c <HAL_DMA_IRQHandler+0x2f8>)
 8001b24:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 8136 	beq.w	8001d9c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001b38:	e130      	b.n	8001d9c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3e:	2202      	movs	r2, #2
 8001b40:	409a      	lsls	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4013      	ands	r3, r2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 80f8 	beq.w	8001d3c <HAL_DMA_IRQHandler+0x3d8>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 80f2 	beq.w	8001d3c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0320 	and.w	r3, r3, #32
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10b      	bne.n	8001b7e <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 020a 	bic.w	r2, r2, #10
 8001b74:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	461a      	mov	r2, r3
 8001b84:	4b29      	ldr	r3, [pc, #164]	; (8001c2c <HAL_DMA_IRQHandler+0x2c8>)
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d973      	bls.n	8001c72 <HAL_DMA_IRQHandler+0x30e>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a28      	ldr	r2, [pc, #160]	; (8001c30 <HAL_DMA_IRQHandler+0x2cc>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d06a      	beq.n	8001c6a <HAL_DMA_IRQHandler+0x306>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a26      	ldr	r2, [pc, #152]	; (8001c34 <HAL_DMA_IRQHandler+0x2d0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d063      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x302>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a25      	ldr	r2, [pc, #148]	; (8001c38 <HAL_DMA_IRQHandler+0x2d4>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05b      	beq.n	8001c60 <HAL_DMA_IRQHandler+0x2fc>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a23      	ldr	r2, [pc, #140]	; (8001c3c <HAL_DMA_IRQHandler+0x2d8>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d038      	beq.n	8001c24 <HAL_DMA_IRQHandler+0x2c0>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a22      	ldr	r2, [pc, #136]	; (8001c40 <HAL_DMA_IRQHandler+0x2dc>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d030      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x2ba>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a20      	ldr	r2, [pc, #128]	; (8001c44 <HAL_DMA_IRQHandler+0x2e0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d028      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x2b4>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a18      	ldr	r2, [pc, #96]	; (8001c2c <HAL_DMA_IRQHandler+0x2c8>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d020      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x2ae>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	; (8001c48 <HAL_DMA_IRQHandler+0x2e4>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d019      	beq.n	8001c0e <HAL_DMA_IRQHandler+0x2aa>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a1b      	ldr	r2, [pc, #108]	; (8001c4c <HAL_DMA_IRQHandler+0x2e8>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d012      	beq.n	8001c0a <HAL_DMA_IRQHandler+0x2a6>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <HAL_DMA_IRQHandler+0x2ec>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d00a      	beq.n	8001c04 <HAL_DMA_IRQHandler+0x2a0>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a18      	ldr	r2, [pc, #96]	; (8001c54 <HAL_DMA_IRQHandler+0x2f0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d102      	bne.n	8001bfe <HAL_DMA_IRQHandler+0x29a>
 8001bf8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bfc:	e036      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c02:	e033      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c08:	e030      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c0a:	2320      	movs	r3, #32
 8001c0c:	e02e      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	e02c      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c16:	e029      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c18:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c1c:	e026      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c22:	e023      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c28:	e020      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c2a:	bf00      	nop
 8001c2c:	40020080 	.word	0x40020080
 8001c30:	40020008 	.word	0x40020008
 8001c34:	4002001c 	.word	0x4002001c
 8001c38:	40020030 	.word	0x40020030
 8001c3c:	40020044 	.word	0x40020044
 8001c40:	40020058 	.word	0x40020058
 8001c44:	4002006c 	.word	0x4002006c
 8001c48:	40020408 	.word	0x40020408
 8001c4c:	4002041c 	.word	0x4002041c
 8001c50:	40020430 	.word	0x40020430
 8001c54:	40020444 	.word	0x40020444
 8001c58:	40020400 	.word	0x40020400
 8001c5c:	40020000 	.word	0x40020000
 8001c60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c64:	e002      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c66:	2320      	movs	r3, #32
 8001c68:	e000      	b.n	8001c6c <HAL_DMA_IRQHandler+0x308>
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	4a4e      	ldr	r2, [pc, #312]	; (8001da8 <HAL_DMA_IRQHandler+0x444>)
 8001c6e:	6053      	str	r3, [r2, #4]
 8001c70:	e057      	b.n	8001d22 <HAL_DMA_IRQHandler+0x3be>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a4d      	ldr	r2, [pc, #308]	; (8001dac <HAL_DMA_IRQHandler+0x448>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d04f      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x3b8>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a4b      	ldr	r2, [pc, #300]	; (8001db0 <HAL_DMA_IRQHandler+0x44c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d048      	beq.n	8001d18 <HAL_DMA_IRQHandler+0x3b4>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a4a      	ldr	r2, [pc, #296]	; (8001db4 <HAL_DMA_IRQHandler+0x450>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d040      	beq.n	8001d12 <HAL_DMA_IRQHandler+0x3ae>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a48      	ldr	r2, [pc, #288]	; (8001db8 <HAL_DMA_IRQHandler+0x454>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d038      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x3a8>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a47      	ldr	r2, [pc, #284]	; (8001dbc <HAL_DMA_IRQHandler+0x458>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d030      	beq.n	8001d06 <HAL_DMA_IRQHandler+0x3a2>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a45      	ldr	r2, [pc, #276]	; (8001dc0 <HAL_DMA_IRQHandler+0x45c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d028      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x39c>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a44      	ldr	r2, [pc, #272]	; (8001dc4 <HAL_DMA_IRQHandler+0x460>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d020      	beq.n	8001cfa <HAL_DMA_IRQHandler+0x396>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a42      	ldr	r2, [pc, #264]	; (8001dc8 <HAL_DMA_IRQHandler+0x464>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d019      	beq.n	8001cf6 <HAL_DMA_IRQHandler+0x392>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a41      	ldr	r2, [pc, #260]	; (8001dcc <HAL_DMA_IRQHandler+0x468>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d012      	beq.n	8001cf2 <HAL_DMA_IRQHandler+0x38e>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a3f      	ldr	r2, [pc, #252]	; (8001dd0 <HAL_DMA_IRQHandler+0x46c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d00a      	beq.n	8001cec <HAL_DMA_IRQHandler+0x388>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a3e      	ldr	r2, [pc, #248]	; (8001dd4 <HAL_DMA_IRQHandler+0x470>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d102      	bne.n	8001ce6 <HAL_DMA_IRQHandler+0x382>
 8001ce0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ce4:	e01b      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001ce6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cea:	e018      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cf0:	e015      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001cf2:	2320      	movs	r3, #32
 8001cf4:	e013      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e011      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001cfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cfe:	e00e      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001d00:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d04:	e00b      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001d06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d0a:	e008      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001d0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d10:	e005      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001d12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d16:	e002      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001d18:	2320      	movs	r3, #32
 8001d1a:	e000      	b.n	8001d1e <HAL_DMA_IRQHandler+0x3ba>
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	4a2e      	ldr	r2, [pc, #184]	; (8001dd8 <HAL_DMA_IRQHandler+0x474>)
 8001d20:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d034      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d3a:	e02f      	b.n	8001d9c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d40:	2208      	movs	r2, #8
 8001d42:	409a      	lsls	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d028      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x43a>
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d023      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 020e 	bic.w	r2, r2, #14
 8001d64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f202 	lsl.w	r2, r1, r2
 8001d74:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d004      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	4798      	blx	r3
    }
  }
  return;
 8001d9c:	bf00      	nop
 8001d9e:	bf00      	nop
}
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40020400 	.word	0x40020400
 8001dac:	40020008 	.word	0x40020008
 8001db0:	4002001c 	.word	0x4002001c
 8001db4:	40020030 	.word	0x40020030
 8001db8:	40020044 	.word	0x40020044
 8001dbc:	40020058 	.word	0x40020058
 8001dc0:	4002006c 	.word	0x4002006c
 8001dc4:	40020080 	.word	0x40020080
 8001dc8:	40020408 	.word	0x40020408
 8001dcc:	4002041c 	.word	0x4002041c
 8001dd0:	40020430 	.word	0x40020430
 8001dd4:	40020444 	.word	0x40020444
 8001dd8:	40020000 	.word	0x40020000

08001ddc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
 8001de8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001df2:	2101      	movs	r1, #1
 8001df4:	fa01 f202 	lsl.w	r2, r1, r2
 8001df8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b10      	cmp	r3, #16
 8001e08:	d108      	bne.n	8001e1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e1a:	e007      	b.n	8001e2c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68ba      	ldr	r2, [r7, #8]
 8001e22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	60da      	str	r2, [r3, #12]
}
 8001e2c:	bf00      	nop
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr
	...

08001e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b08b      	sub	sp, #44	; 0x2c
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e42:	2300      	movs	r3, #0
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e46:	2300      	movs	r3, #0
 8001e48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e4a:	e133      	b.n	80020b4 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	69fa      	ldr	r2, [r7, #28]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	f040 8122 	bne.w	80020ae <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b12      	cmp	r3, #18
 8001e70:	d034      	beq.n	8001edc <HAL_GPIO_Init+0xa4>
 8001e72:	2b12      	cmp	r3, #18
 8001e74:	d80d      	bhi.n	8001e92 <HAL_GPIO_Init+0x5a>
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d02b      	beq.n	8001ed2 <HAL_GPIO_Init+0x9a>
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d804      	bhi.n	8001e88 <HAL_GPIO_Init+0x50>
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d031      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d01c      	beq.n	8001ec0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e86:	e048      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d043      	beq.n	8001f14 <HAL_GPIO_Init+0xdc>
 8001e8c:	2b11      	cmp	r3, #17
 8001e8e:	d01b      	beq.n	8001ec8 <HAL_GPIO_Init+0x90>
          break;
 8001e90:	e043      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001e92:	4a8f      	ldr	r2, [pc, #572]	; (80020d0 <HAL_GPIO_Init+0x298>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d026      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
 8001e98:	4a8d      	ldr	r2, [pc, #564]	; (80020d0 <HAL_GPIO_Init+0x298>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d806      	bhi.n	8001eac <HAL_GPIO_Init+0x74>
 8001e9e:	4a8d      	ldr	r2, [pc, #564]	; (80020d4 <HAL_GPIO_Init+0x29c>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d020      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
 8001ea4:	4a8c      	ldr	r2, [pc, #560]	; (80020d8 <HAL_GPIO_Init+0x2a0>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d01d      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
          break;
 8001eaa:	e036      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001eac:	4a8b      	ldr	r2, [pc, #556]	; (80020dc <HAL_GPIO_Init+0x2a4>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d019      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
 8001eb2:	4a8b      	ldr	r2, [pc, #556]	; (80020e0 <HAL_GPIO_Init+0x2a8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d016      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
 8001eb8:	4a8a      	ldr	r2, [pc, #552]	; (80020e4 <HAL_GPIO_Init+0x2ac>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d013      	beq.n	8001ee6 <HAL_GPIO_Init+0xae>
          break;
 8001ebe:	e02c      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	623b      	str	r3, [r7, #32]
          break;
 8001ec6:	e028      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	623b      	str	r3, [r7, #32]
          break;
 8001ed0:	e023      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	3308      	adds	r3, #8
 8001ed8:	623b      	str	r3, [r7, #32]
          break;
 8001eda:	e01e      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	330c      	adds	r3, #12
 8001ee2:	623b      	str	r3, [r7, #32]
          break;
 8001ee4:	e019      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d102      	bne.n	8001ef4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eee:	2304      	movs	r3, #4
 8001ef0:	623b      	str	r3, [r7, #32]
          break;
 8001ef2:	e012      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d105      	bne.n	8001f08 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001efc:	2308      	movs	r3, #8
 8001efe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69fa      	ldr	r2, [r7, #28]
 8001f04:	611a      	str	r2, [r3, #16]
          break;
 8001f06:	e008      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f08:	2308      	movs	r3, #8
 8001f0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69fa      	ldr	r2, [r7, #28]
 8001f10:	615a      	str	r2, [r3, #20]
          break;
 8001f12:	e002      	b.n	8001f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f14:	2300      	movs	r3, #0
 8001f16:	623b      	str	r3, [r7, #32]
          break;
 8001f18:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	2bff      	cmp	r3, #255	; 0xff
 8001f1e:	d801      	bhi.n	8001f24 <HAL_GPIO_Init+0xec>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	e001      	b.n	8001f28 <HAL_GPIO_Init+0xf0>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3304      	adds	r3, #4
 8001f28:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	2bff      	cmp	r3, #255	; 0xff
 8001f2e:	d802      	bhi.n	8001f36 <HAL_GPIO_Init+0xfe>
 8001f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	e002      	b.n	8001f3c <HAL_GPIO_Init+0x104>
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	3b08      	subs	r3, #8
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	210f      	movs	r1, #15
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	401a      	ands	r2, r3
 8001f4e:	6a39      	ldr	r1, [r7, #32]
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	fa01 f303 	lsl.w	r3, r1, r3
 8001f56:	431a      	orrs	r2, r3
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 80a2 	beq.w	80020ae <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f6a:	4b5f      	ldr	r3, [pc, #380]	; (80020e8 <HAL_GPIO_Init+0x2b0>)
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	4a5e      	ldr	r2, [pc, #376]	; (80020e8 <HAL_GPIO_Init+0x2b0>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6193      	str	r3, [r2, #24]
 8001f76:	4b5c      	ldr	r3, [pc, #368]	; (80020e8 <HAL_GPIO_Init+0x2b0>)
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f82:	4a5a      	ldr	r2, [pc, #360]	; (80020ec <HAL_GPIO_Init+0x2b4>)
 8001f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f86:	089b      	lsrs	r3, r3, #2
 8001f88:	3302      	adds	r3, #2
 8001f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	220f      	movs	r2, #15
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a51      	ldr	r2, [pc, #324]	; (80020f0 <HAL_GPIO_Init+0x2b8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d01f      	beq.n	8001fee <HAL_GPIO_Init+0x1b6>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a50      	ldr	r2, [pc, #320]	; (80020f4 <HAL_GPIO_Init+0x2bc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d019      	beq.n	8001fea <HAL_GPIO_Init+0x1b2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a4f      	ldr	r2, [pc, #316]	; (80020f8 <HAL_GPIO_Init+0x2c0>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d013      	beq.n	8001fe6 <HAL_GPIO_Init+0x1ae>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a4e      	ldr	r2, [pc, #312]	; (80020fc <HAL_GPIO_Init+0x2c4>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d00d      	beq.n	8001fe2 <HAL_GPIO_Init+0x1aa>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a4d      	ldr	r2, [pc, #308]	; (8002100 <HAL_GPIO_Init+0x2c8>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d007      	beq.n	8001fde <HAL_GPIO_Init+0x1a6>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a4c      	ldr	r2, [pc, #304]	; (8002104 <HAL_GPIO_Init+0x2cc>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d101      	bne.n	8001fda <HAL_GPIO_Init+0x1a2>
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	e00a      	b.n	8001ff0 <HAL_GPIO_Init+0x1b8>
 8001fda:	2306      	movs	r3, #6
 8001fdc:	e008      	b.n	8001ff0 <HAL_GPIO_Init+0x1b8>
 8001fde:	2304      	movs	r3, #4
 8001fe0:	e006      	b.n	8001ff0 <HAL_GPIO_Init+0x1b8>
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e004      	b.n	8001ff0 <HAL_GPIO_Init+0x1b8>
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	e002      	b.n	8001ff0 <HAL_GPIO_Init+0x1b8>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <HAL_GPIO_Init+0x1b8>
 8001fee:	2300      	movs	r3, #0
 8001ff0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ff2:	f002 0203 	and.w	r2, r2, #3
 8001ff6:	0092      	lsls	r2, r2, #2
 8001ff8:	4093      	lsls	r3, r2
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002000:	493a      	ldr	r1, [pc, #232]	; (80020ec <HAL_GPIO_Init+0x2b4>)
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	089b      	lsrs	r3, r3, #2
 8002006:	3302      	adds	r3, #2
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d006      	beq.n	8002028 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800201a:	4b3b      	ldr	r3, [pc, #236]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	493a      	ldr	r1, [pc, #232]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	600b      	str	r3, [r1, #0]
 8002026:	e006      	b.n	8002036 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002028:	4b37      	ldr	r3, [pc, #220]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	43db      	mvns	r3, r3
 8002030:	4935      	ldr	r1, [pc, #212]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002032:	4013      	ands	r3, r2
 8002034:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d006      	beq.n	8002050 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002042:	4b31      	ldr	r3, [pc, #196]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	4930      	ldr	r1, [pc, #192]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	4313      	orrs	r3, r2
 800204c:	604b      	str	r3, [r1, #4]
 800204e:	e006      	b.n	800205e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002050:	4b2d      	ldr	r3, [pc, #180]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	43db      	mvns	r3, r3
 8002058:	492b      	ldr	r1, [pc, #172]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 800205a:	4013      	ands	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d006      	beq.n	8002078 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800206a:	4b27      	ldr	r3, [pc, #156]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	4926      	ldr	r1, [pc, #152]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
 8002076:	e006      	b.n	8002086 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002078:	4b23      	ldr	r3, [pc, #140]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	43db      	mvns	r3, r3
 8002080:	4921      	ldr	r1, [pc, #132]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002082:	4013      	ands	r3, r2
 8002084:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d006      	beq.n	80020a0 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002092:	4b1d      	ldr	r3, [pc, #116]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002094:	68da      	ldr	r2, [r3, #12]
 8002096:	491c      	ldr	r1, [pc, #112]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	60cb      	str	r3, [r1, #12]
 800209e:	e006      	b.n	80020ae <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020a0:	4b19      	ldr	r3, [pc, #100]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	4917      	ldr	r1, [pc, #92]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 80020aa:	4013      	ands	r3, r2
 80020ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b0:	3301      	adds	r3, #1
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ba:	fa22 f303 	lsr.w	r3, r2, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f47f aec4 	bne.w	8001e4c <HAL_GPIO_Init+0x14>
  }
}
 80020c4:	bf00      	nop
 80020c6:	372c      	adds	r7, #44	; 0x2c
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	10210000 	.word	0x10210000
 80020d4:	10110000 	.word	0x10110000
 80020d8:	10120000 	.word	0x10120000
 80020dc:	10310000 	.word	0x10310000
 80020e0:	10320000 	.word	0x10320000
 80020e4:	10220000 	.word	0x10220000
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40010000 	.word	0x40010000
 80020f0:	40010800 	.word	0x40010800
 80020f4:	40010c00 	.word	0x40010c00
 80020f8:	40011000 	.word	0x40011000
 80020fc:	40011400 	.word	0x40011400
 8002100:	40011800 	.word	0x40011800
 8002104:	40011c00 	.word	0x40011c00
 8002108:	40010400 	.word	0x40010400

0800210c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	807b      	strh	r3, [r7, #2]
 8002118:	4613      	mov	r3, r2
 800211a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800211c:	787b      	ldrb	r3, [r7, #1]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002122:	887a      	ldrh	r2, [r7, #2]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002128:	e003      	b.n	8002132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800212a:	887b      	ldrh	r3, [r7, #2]
 800212c:	041a      	lsls	r2, r3, #16
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	611a      	str	r2, [r3, #16]
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800214e:	887a      	ldrh	r2, [r7, #2]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4013      	ands	r3, r2
 8002154:	041a      	lsls	r2, r3, #16
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	43d9      	mvns	r1, r3
 800215a:	887b      	ldrh	r3, [r7, #2]
 800215c:	400b      	ands	r3, r1
 800215e:	431a      	orrs	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	611a      	str	r2, [r3, #16]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	bc80      	pop	{r7}
 800216c:	4770      	bx	lr
	...

08002170 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e26c      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8087 	beq.w	800229e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002190:	4b92      	ldr	r3, [pc, #584]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 030c 	and.w	r3, r3, #12
 8002198:	2b04      	cmp	r3, #4
 800219a:	d00c      	beq.n	80021b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800219c:	4b8f      	ldr	r3, [pc, #572]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 030c 	and.w	r3, r3, #12
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d112      	bne.n	80021ce <HAL_RCC_OscConfig+0x5e>
 80021a8:	4b8c      	ldr	r3, [pc, #560]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b4:	d10b      	bne.n	80021ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b6:	4b89      	ldr	r3, [pc, #548]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d06c      	beq.n	800229c <HAL_RCC_OscConfig+0x12c>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d168      	bne.n	800229c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e246      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x76>
 80021d8:	4b80      	ldr	r3, [pc, #512]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a7f      	ldr	r2, [pc, #508]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	e02e      	b.n	8002244 <HAL_RCC_OscConfig+0xd4>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10c      	bne.n	8002208 <HAL_RCC_OscConfig+0x98>
 80021ee:	4b7b      	ldr	r3, [pc, #492]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a7a      	ldr	r2, [pc, #488]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	4b78      	ldr	r3, [pc, #480]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a77      	ldr	r2, [pc, #476]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002200:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	e01d      	b.n	8002244 <HAL_RCC_OscConfig+0xd4>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002210:	d10c      	bne.n	800222c <HAL_RCC_OscConfig+0xbc>
 8002212:	4b72      	ldr	r3, [pc, #456]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a71      	ldr	r2, [pc, #452]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	4b6f      	ldr	r3, [pc, #444]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a6e      	ldr	r2, [pc, #440]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	e00b      	b.n	8002244 <HAL_RCC_OscConfig+0xd4>
 800222c:	4b6b      	ldr	r3, [pc, #428]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a6a      	ldr	r2, [pc, #424]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	4b68      	ldr	r3, [pc, #416]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a67      	ldr	r2, [pc, #412]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800223e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002242:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d013      	beq.n	8002274 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224c:	f7ff f872 	bl	8001334 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002254:	f7ff f86e 	bl	8001334 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b64      	cmp	r3, #100	; 0x64
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e1fa      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	4b5d      	ldr	r3, [pc, #372]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0xe4>
 8002272:	e014      	b.n	800229e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff f85e 	bl	8001334 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff f85a 	bl	8001334 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	; 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e1e6      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	4b53      	ldr	r3, [pc, #332]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x10c>
 800229a:	e000      	b.n	800229e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800229c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d063      	beq.n	8002372 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022aa:	4b4c      	ldr	r3, [pc, #304]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00b      	beq.n	80022ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022b6:	4b49      	ldr	r3, [pc, #292]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d11c      	bne.n	80022fc <HAL_RCC_OscConfig+0x18c>
 80022c2:	4b46      	ldr	r3, [pc, #280]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d116      	bne.n	80022fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	4b43      	ldr	r3, [pc, #268]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d005      	beq.n	80022e6 <HAL_RCC_OscConfig+0x176>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e1ba      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e6:	4b3d      	ldr	r3, [pc, #244]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4939      	ldr	r1, [pc, #228]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fa:	e03a      	b.n	8002372 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d020      	beq.n	8002346 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002304:	4b36      	ldr	r3, [pc, #216]	; (80023e0 <HAL_RCC_OscConfig+0x270>)
 8002306:	2201      	movs	r2, #1
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7ff f813 	bl	8001334 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002312:	f7ff f80f 	bl	8001334 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e19b      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f0      	beq.n	8002312 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002330:	4b2a      	ldr	r3, [pc, #168]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	4927      	ldr	r1, [pc, #156]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002340:	4313      	orrs	r3, r2
 8002342:	600b      	str	r3, [r1, #0]
 8002344:	e015      	b.n	8002372 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002346:	4b26      	ldr	r3, [pc, #152]	; (80023e0 <HAL_RCC_OscConfig+0x270>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7fe fff2 	bl	8001334 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002354:	f7fe ffee 	bl	8001334 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e17a      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002366:	4b1d      	ldr	r3, [pc, #116]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d03a      	beq.n	80023f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d019      	beq.n	80023ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002386:	4b17      	ldr	r3, [pc, #92]	; (80023e4 <HAL_RCC_OscConfig+0x274>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800238c:	f7fe ffd2 	bl	8001334 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002394:	f7fe ffce 	bl	8001334 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e15a      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a6:	4b0d      	ldr	r3, [pc, #52]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f0      	beq.n	8002394 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023b2:	2001      	movs	r0, #1
 80023b4:	f000 fada 	bl	800296c <RCC_Delay>
 80023b8:	e01c      	b.n	80023f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ba:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <HAL_RCC_OscConfig+0x274>)
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c0:	f7fe ffb8 	bl	8001334 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c6:	e00f      	b.n	80023e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023c8:	f7fe ffb4 	bl	8001334 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d908      	bls.n	80023e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e140      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
 80023da:	bf00      	nop
 80023dc:	40021000 	.word	0x40021000
 80023e0:	42420000 	.word	0x42420000
 80023e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e8:	4b9e      	ldr	r3, [pc, #632]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d1e9      	bne.n	80023c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 80a6 	beq.w	800254e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002402:	2300      	movs	r3, #0
 8002404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002406:	4b97      	ldr	r3, [pc, #604]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10d      	bne.n	800242e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	4b94      	ldr	r3, [pc, #592]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	4a93      	ldr	r2, [pc, #588]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	61d3      	str	r3, [r2, #28]
 800241e:	4b91      	ldr	r3, [pc, #580]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242a:	2301      	movs	r3, #1
 800242c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242e:	4b8e      	ldr	r3, [pc, #568]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002436:	2b00      	cmp	r3, #0
 8002438:	d118      	bne.n	800246c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243a:	4b8b      	ldr	r3, [pc, #556]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a8a      	ldr	r2, [pc, #552]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 8002440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002446:	f7fe ff75 	bl	8001334 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244e:	f7fe ff71 	bl	8001334 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b64      	cmp	r3, #100	; 0x64
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e0fd      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	4b81      	ldr	r3, [pc, #516]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x312>
 8002474:	4b7b      	ldr	r3, [pc, #492]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	4a7a      	ldr	r2, [pc, #488]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6213      	str	r3, [r2, #32]
 8002480:	e02d      	b.n	80024de <HAL_RCC_OscConfig+0x36e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x334>
 800248a:	4b76      	ldr	r3, [pc, #472]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	4a75      	ldr	r2, [pc, #468]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	6213      	str	r3, [r2, #32]
 8002496:	4b73      	ldr	r3, [pc, #460]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	4a72      	ldr	r2, [pc, #456]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800249c:	f023 0304 	bic.w	r3, r3, #4
 80024a0:	6213      	str	r3, [r2, #32]
 80024a2:	e01c      	b.n	80024de <HAL_RCC_OscConfig+0x36e>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	2b05      	cmp	r3, #5
 80024aa:	d10c      	bne.n	80024c6 <HAL_RCC_OscConfig+0x356>
 80024ac:	4b6d      	ldr	r3, [pc, #436]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	4a6c      	ldr	r2, [pc, #432]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024b2:	f043 0304 	orr.w	r3, r3, #4
 80024b6:	6213      	str	r3, [r2, #32]
 80024b8:	4b6a      	ldr	r3, [pc, #424]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	4a69      	ldr	r2, [pc, #420]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6213      	str	r3, [r2, #32]
 80024c4:	e00b      	b.n	80024de <HAL_RCC_OscConfig+0x36e>
 80024c6:	4b67      	ldr	r3, [pc, #412]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024c8:	6a1b      	ldr	r3, [r3, #32]
 80024ca:	4a66      	ldr	r2, [pc, #408]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	6213      	str	r3, [r2, #32]
 80024d2:	4b64      	ldr	r3, [pc, #400]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	4a63      	ldr	r2, [pc, #396]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024d8:	f023 0304 	bic.w	r3, r3, #4
 80024dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d015      	beq.n	8002512 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e6:	f7fe ff25 	bl	8001334 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ec:	e00a      	b.n	8002504 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ee:	f7fe ff21 	bl	8001334 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e0ab      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002504:	4b57      	ldr	r3, [pc, #348]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0ee      	beq.n	80024ee <HAL_RCC_OscConfig+0x37e>
 8002510:	e014      	b.n	800253c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002512:	f7fe ff0f 	bl	8001334 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002518:	e00a      	b.n	8002530 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251a:	f7fe ff0b 	bl	8001334 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	; 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e095      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002530:	4b4c      	ldr	r3, [pc, #304]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1ee      	bne.n	800251a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800253c:	7dfb      	ldrb	r3, [r7, #23]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d105      	bne.n	800254e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002542:	4b48      	ldr	r3, [pc, #288]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	4a47      	ldr	r2, [pc, #284]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800254c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 8081 	beq.w	800265a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002558:	4b42      	ldr	r3, [pc, #264]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f003 030c 	and.w	r3, r3, #12
 8002560:	2b08      	cmp	r3, #8
 8002562:	d061      	beq.n	8002628 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69db      	ldr	r3, [r3, #28]
 8002568:	2b02      	cmp	r3, #2
 800256a:	d146      	bne.n	80025fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256c:	4b3f      	ldr	r3, [pc, #252]	; (800266c <HAL_RCC_OscConfig+0x4fc>)
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7fe fedf 	bl	8001334 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257a:	f7fe fedb 	bl	8001334 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e067      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258c:	4b35      	ldr	r3, [pc, #212]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025a0:	d108      	bne.n	80025b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025a2:	4b30      	ldr	r3, [pc, #192]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	492d      	ldr	r1, [pc, #180]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025b4:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a19      	ldr	r1, [r3, #32]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c4:	430b      	orrs	r3, r1
 80025c6:	4927      	ldr	r1, [pc, #156]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025cc:	4b27      	ldr	r3, [pc, #156]	; (800266c <HAL_RCC_OscConfig+0x4fc>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d2:	f7fe feaf 	bl	8001334 <HAL_GetTick>
 80025d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025da:	f7fe feab 	bl	8001334 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e037      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ec:	4b1d      	ldr	r3, [pc, #116]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d0f0      	beq.n	80025da <HAL_RCC_OscConfig+0x46a>
 80025f8:	e02f      	b.n	800265a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fa:	4b1c      	ldr	r3, [pc, #112]	; (800266c <HAL_RCC_OscConfig+0x4fc>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7fe fe98 	bl	8001334 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002608:	f7fe fe94 	bl	8001334 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e020      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800261a:	4b12      	ldr	r3, [pc, #72]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f0      	bne.n	8002608 <HAL_RCC_OscConfig+0x498>
 8002626:	e018      	b.n	800265a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e013      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002634:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	429a      	cmp	r2, r3
 8002646:	d106      	bne.n	8002656 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002652:	429a      	cmp	r2, r3
 8002654:	d001      	beq.n	800265a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e000      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40021000 	.word	0x40021000
 8002668:	40007000 	.word	0x40007000
 800266c:	42420060 	.word	0x42420060

08002670 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0d0      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002684:	4b6a      	ldr	r3, [pc, #424]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0307 	and.w	r3, r3, #7
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d910      	bls.n	80026b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002692:	4b67      	ldr	r3, [pc, #412]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 0207 	bic.w	r2, r3, #7
 800269a:	4965      	ldr	r1, [pc, #404]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	4313      	orrs	r3, r2
 80026a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a2:	4b63      	ldr	r3, [pc, #396]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d001      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0b8      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d020      	beq.n	8002702 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026cc:	4b59      	ldr	r3, [pc, #356]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	4a58      	ldr	r2, [pc, #352]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026e4:	4b53      	ldr	r3, [pc, #332]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4a52      	ldr	r2, [pc, #328]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f0:	4b50      	ldr	r3, [pc, #320]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	494d      	ldr	r1, [pc, #308]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	d040      	beq.n	8002790 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d107      	bne.n	8002726 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002716:	4b47      	ldr	r3, [pc, #284]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d115      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e07f      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b02      	cmp	r3, #2
 800272c:	d107      	bne.n	800273e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800272e:	4b41      	ldr	r3, [pc, #260]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d109      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e073      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273e:	4b3d      	ldr	r3, [pc, #244]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e06b      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800274e:	4b39      	ldr	r3, [pc, #228]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f023 0203 	bic.w	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	4936      	ldr	r1, [pc, #216]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 800275c:	4313      	orrs	r3, r2
 800275e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002760:	f7fe fde8 	bl	8001334 <HAL_GetTick>
 8002764:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002766:	e00a      	b.n	800277e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002768:	f7fe fde4 	bl	8001334 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	f241 3288 	movw	r2, #5000	; 0x1388
 8002776:	4293      	cmp	r3, r2
 8002778:	d901      	bls.n	800277e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e053      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277e:	4b2d      	ldr	r3, [pc, #180]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 020c 	and.w	r2, r3, #12
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	429a      	cmp	r2, r3
 800278e:	d1eb      	bne.n	8002768 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002790:	4b27      	ldr	r3, [pc, #156]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d210      	bcs.n	80027c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279e:	4b24      	ldr	r3, [pc, #144]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 0207 	bic.w	r2, r3, #7
 80027a6:	4922      	ldr	r1, [pc, #136]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ae:	4b20      	ldr	r3, [pc, #128]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e032      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d008      	beq.n	80027de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027cc:	4b19      	ldr	r3, [pc, #100]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4916      	ldr	r1, [pc, #88]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d009      	beq.n	80027fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ea:	4b12      	ldr	r3, [pc, #72]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	490e      	ldr	r1, [pc, #56]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027fe:	f000 f821 	bl	8002844 <HAL_RCC_GetSysClockFreq>
 8002802:	4601      	mov	r1, r0
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	091b      	lsrs	r3, r3, #4
 800280a:	f003 030f 	and.w	r3, r3, #15
 800280e:	4a0a      	ldr	r2, [pc, #40]	; (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002810:	5cd3      	ldrb	r3, [r2, r3]
 8002812:	fa21 f303 	lsr.w	r3, r1, r3
 8002816:	4a09      	ldr	r2, [pc, #36]	; (800283c <HAL_RCC_ClockConfig+0x1cc>)
 8002818:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800281a:	4b09      	ldr	r3, [pc, #36]	; (8002840 <HAL_RCC_ClockConfig+0x1d0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f7fe fd46 	bl	80012b0 <HAL_InitTick>

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40022000 	.word	0x40022000
 8002834:	40021000 	.word	0x40021000
 8002838:	080073bc 	.word	0x080073bc
 800283c:	200000cc 	.word	0x200000cc
 8002840:	200000d0 	.word	0x200000d0

08002844 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002844:	b490      	push	{r4, r7}
 8002846:	b08a      	sub	sp, #40	; 0x28
 8002848:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800284a:	4b2a      	ldr	r3, [pc, #168]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800284c:	1d3c      	adds	r4, r7, #4
 800284e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002850:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002854:	4b28      	ldr	r3, [pc, #160]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	2300      	movs	r3, #0
 8002864:	627b      	str	r3, [r7, #36]	; 0x24
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800286a:	2300      	movs	r3, #0
 800286c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800286e:	4b23      	ldr	r3, [pc, #140]	; (80028fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b04      	cmp	r3, #4
 800287c:	d002      	beq.n	8002884 <HAL_RCC_GetSysClockFreq+0x40>
 800287e:	2b08      	cmp	r3, #8
 8002880:	d003      	beq.n	800288a <HAL_RCC_GetSysClockFreq+0x46>
 8002882:	e02d      	b.n	80028e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002884:	4b1e      	ldr	r3, [pc, #120]	; (8002900 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002886:	623b      	str	r3, [r7, #32]
      break;
 8002888:	e02d      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	0c9b      	lsrs	r3, r3, #18
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002896:	4413      	add	r3, r2
 8002898:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800289c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d013      	beq.n	80028d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028a8:	4b14      	ldr	r3, [pc, #80]	; (80028fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	0c5b      	lsrs	r3, r3, #17
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028b6:	4413      	add	r3, r2
 80028b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	4a0f      	ldr	r2, [pc, #60]	; (8002900 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028c2:	fb02 f203 	mul.w	r2, r2, r3
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028cc:	627b      	str	r3, [r7, #36]	; 0x24
 80028ce:	e004      	b.n	80028da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	4a0c      	ldr	r2, [pc, #48]	; (8002904 <HAL_RCC_GetSysClockFreq+0xc0>)
 80028d4:	fb02 f303 	mul.w	r3, r2, r3
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	623b      	str	r3, [r7, #32]
      break;
 80028de:	e002      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028e0:	4b07      	ldr	r3, [pc, #28]	; (8002900 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028e2:	623b      	str	r3, [r7, #32]
      break;
 80028e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028e6:	6a3b      	ldr	r3, [r7, #32]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3728      	adds	r7, #40	; 0x28
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc90      	pop	{r4, r7}
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	0800726c 	.word	0x0800726c
 80028f8:	0800727c 	.word	0x0800727c
 80028fc:	40021000 	.word	0x40021000
 8002900:	007a1200 	.word	0x007a1200
 8002904:	003d0900 	.word	0x003d0900

08002908 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800290c:	4b02      	ldr	r3, [pc, #8]	; (8002918 <HAL_RCC_GetHCLKFreq+0x10>)
 800290e:	681b      	ldr	r3, [r3, #0]
}
 8002910:	4618      	mov	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr
 8002918:	200000cc 	.word	0x200000cc

0800291c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002920:	f7ff fff2 	bl	8002908 <HAL_RCC_GetHCLKFreq>
 8002924:	4601      	mov	r1, r0
 8002926:	4b05      	ldr	r3, [pc, #20]	; (800293c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	0a1b      	lsrs	r3, r3, #8
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	4a03      	ldr	r2, [pc, #12]	; (8002940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002932:	5cd3      	ldrb	r3, [r2, r3]
 8002934:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000
 8002940:	080073cc 	.word	0x080073cc

08002944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002948:	f7ff ffde 	bl	8002908 <HAL_RCC_GetHCLKFreq>
 800294c:	4601      	mov	r1, r0
 800294e:	4b05      	ldr	r3, [pc, #20]	; (8002964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	0adb      	lsrs	r3, r3, #11
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	4a03      	ldr	r2, [pc, #12]	; (8002968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800295a:	5cd3      	ldrb	r3, [r2, r3]
 800295c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002960:	4618      	mov	r0, r3
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000
 8002968:	080073cc 	.word	0x080073cc

0800296c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002974:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <RCC_Delay+0x34>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a0a      	ldr	r2, [pc, #40]	; (80029a4 <RCC_Delay+0x38>)
 800297a:	fba2 2303 	umull	r2, r3, r2, r3
 800297e:	0a5b      	lsrs	r3, r3, #9
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002988:	bf00      	nop
  }
  while (Delay --);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	1e5a      	subs	r2, r3, #1
 800298e:	60fa      	str	r2, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1f9      	bne.n	8002988 <RCC_Delay+0x1c>
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	200000cc 	.word	0x200000cc
 80029a4:	10624dd3 	.word	0x10624dd3

080029a8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_SRAM_Init+0x1c>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029c2:	d101      	bne.n	80029c8 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e038      	b.n	8002a3a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d106      	bne.n	80029e2 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f7fe fb31 	bl	8001044 <HAL_SRAM_MspInit>
#endif
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	3308      	adds	r3, #8
 80029ea:	4619      	mov	r1, r3
 80029ec:	4610      	mov	r0, r2
 80029ee:	f001 f93f 	bl	8003c70 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6818      	ldr	r0, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	461a      	mov	r2, r3
 80029fc:	68b9      	ldr	r1, [r7, #8]
 80029fe:	f001 f9a1 	bl	8003d44 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6858      	ldr	r0, [r3, #4]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	f001 f9cc 	bl	8003dac <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	6892      	ldr	r2, [r2, #8]
 8002a1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	6892      	ldr	r2, [r2, #8]
 8002a28:	f041 0101 	orr.w	r1, r1, #1
 8002a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e041      	b.n	8002ad8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d106      	bne.n	8002a6e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7fe f8d5 	bl	8000c18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2202      	movs	r2, #2
 8002a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4610      	mov	r0, r2
 8002a82:	f000 fa71 	bl	8002f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d001      	beq.n	8002af8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e044      	b.n	8002b82 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0201 	orr.w	r2, r2, #1
 8002b0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a1d      	ldr	r2, [pc, #116]	; (8002b8c <HAL_TIM_Base_Start_IT+0xac>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d018      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x6c>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a1c      	ldr	r2, [pc, #112]	; (8002b90 <HAL_TIM_Base_Start_IT+0xb0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d013      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x6c>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b2c:	d00e      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x6c>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a18      	ldr	r2, [pc, #96]	; (8002b94 <HAL_TIM_Base_Start_IT+0xb4>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d009      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x6c>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a16      	ldr	r2, [pc, #88]	; (8002b98 <HAL_TIM_Base_Start_IT+0xb8>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x6c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a15      	ldr	r2, [pc, #84]	; (8002b9c <HAL_TIM_Base_Start_IT+0xbc>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d111      	bne.n	8002b70 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b06      	cmp	r3, #6
 8002b5c:	d010      	beq.n	8002b80 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f042 0201 	orr.w	r2, r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b6e:	e007      	b.n	8002b80 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3714      	adds	r7, #20
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr
 8002b8c:	40012c00 	.word	0x40012c00
 8002b90:	40013400 	.word	0x40013400
 8002b94:	40000400 	.word	0x40000400
 8002b98:	40000800 	.word	0x40000800
 8002b9c:	40000c00 	.word	0x40000c00

08002ba0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d122      	bne.n	8002bfc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d11b      	bne.n	8002bfc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f06f 0202 	mvn.w	r2, #2
 8002bcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f9a4 	bl	8002f30 <HAL_TIM_IC_CaptureCallback>
 8002be8:	e005      	b.n	8002bf6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f997 	bl	8002f1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 f9a6 	bl	8002f42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d122      	bne.n	8002c50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	d11b      	bne.n	8002c50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f06f 0204 	mvn.w	r2, #4
 8002c20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2202      	movs	r2, #2
 8002c26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f97a 	bl	8002f30 <HAL_TIM_IC_CaptureCallback>
 8002c3c:	e005      	b.n	8002c4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f96d 	bl	8002f1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f97c 	bl	8002f42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	2b08      	cmp	r3, #8
 8002c5c:	d122      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d11b      	bne.n	8002ca4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0208 	mvn.w	r2, #8
 8002c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2204      	movs	r2, #4
 8002c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f950 	bl	8002f30 <HAL_TIM_IC_CaptureCallback>
 8002c90:	e005      	b.n	8002c9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f943 	bl	8002f1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f952 	bl	8002f42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	2b10      	cmp	r3, #16
 8002cb0:	d122      	bne.n	8002cf8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	f003 0310 	and.w	r3, r3, #16
 8002cbc:	2b10      	cmp	r3, #16
 8002cbe:	d11b      	bne.n	8002cf8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f06f 0210 	mvn.w	r2, #16
 8002cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2208      	movs	r2, #8
 8002cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f926 	bl	8002f30 <HAL_TIM_IC_CaptureCallback>
 8002ce4:	e005      	b.n	8002cf2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f919 	bl	8002f1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f928 	bl	8002f42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d10e      	bne.n	8002d24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d107      	bne.n	8002d24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f06f 0201 	mvn.w	r2, #1
 8002d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7fd feac 	bl	8000a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2e:	2b80      	cmp	r3, #128	; 0x80
 8002d30:	d10e      	bne.n	8002d50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d3c:	2b80      	cmp	r3, #128	; 0x80
 8002d3e:	d107      	bne.n	8002d50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 fa91 	bl	8003272 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d10e      	bne.n	8002d7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d68:	2b40      	cmp	r3, #64	; 0x40
 8002d6a:	d107      	bne.n	8002d7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f8ec 	bl	8002f54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	d10e      	bne.n	8002da8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	f003 0320 	and.w	r3, r3, #32
 8002d94:	2b20      	cmp	r3, #32
 8002d96:	d107      	bne.n	8002da8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0220 	mvn.w	r2, #32
 8002da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fa5c 	bl	8003260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002da8:	bf00      	nop
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_TIM_ConfigClockSource+0x18>
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	e0a6      	b.n	8002f16 <HAL_TIM_ConfigClockSource+0x166>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002de6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b40      	cmp	r3, #64	; 0x40
 8002dfe:	d067      	beq.n	8002ed0 <HAL_TIM_ConfigClockSource+0x120>
 8002e00:	2b40      	cmp	r3, #64	; 0x40
 8002e02:	d80b      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x6c>
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	d073      	beq.n	8002ef0 <HAL_TIM_ConfigClockSource+0x140>
 8002e08:	2b10      	cmp	r3, #16
 8002e0a:	d802      	bhi.n	8002e12 <HAL_TIM_ConfigClockSource+0x62>
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d06f      	beq.n	8002ef0 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002e10:	e078      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e12:	2b20      	cmp	r3, #32
 8002e14:	d06c      	beq.n	8002ef0 <HAL_TIM_ConfigClockSource+0x140>
 8002e16:	2b30      	cmp	r3, #48	; 0x30
 8002e18:	d06a      	beq.n	8002ef0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002e1a:	e073      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e1c:	2b70      	cmp	r3, #112	; 0x70
 8002e1e:	d00d      	beq.n	8002e3c <HAL_TIM_ConfigClockSource+0x8c>
 8002e20:	2b70      	cmp	r3, #112	; 0x70
 8002e22:	d804      	bhi.n	8002e2e <HAL_TIM_ConfigClockSource+0x7e>
 8002e24:	2b50      	cmp	r3, #80	; 0x50
 8002e26:	d033      	beq.n	8002e90 <HAL_TIM_ConfigClockSource+0xe0>
 8002e28:	2b60      	cmp	r3, #96	; 0x60
 8002e2a:	d041      	beq.n	8002eb0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002e2c:	e06a      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e32:	d066      	beq.n	8002f02 <HAL_TIM_ConfigClockSource+0x152>
 8002e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e38:	d017      	beq.n	8002e6a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002e3a:	e063      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	6899      	ldr	r1, [r3, #8]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	f000 f97d 	bl	800314a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e5e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	609a      	str	r2, [r3, #8]
      break;
 8002e68:	e04c      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6818      	ldr	r0, [r3, #0]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	6899      	ldr	r1, [r3, #8]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f000 f966 	bl	800314a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e8c:	609a      	str	r2, [r3, #8]
      break;
 8002e8e:	e039      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6818      	ldr	r0, [r3, #0]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	6859      	ldr	r1, [r3, #4]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	f000 f8dd 	bl	800305c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2150      	movs	r1, #80	; 0x50
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f000 f934 	bl	8003116 <TIM_ITRx_SetConfig>
      break;
 8002eae:	e029      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6818      	ldr	r0, [r3, #0]
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	f000 f8fb 	bl	80030b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2160      	movs	r1, #96	; 0x60
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 f924 	bl	8003116 <TIM_ITRx_SetConfig>
      break;
 8002ece:	e019      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6818      	ldr	r0, [r3, #0]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	6859      	ldr	r1, [r3, #4]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	461a      	mov	r2, r3
 8002ede:	f000 f8bd 	bl	800305c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2140      	movs	r1, #64	; 0x40
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 f914 	bl	8003116 <TIM_ITRx_SetConfig>
      break;
 8002eee:	e009      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4610      	mov	r0, r2
 8002efc:	f000 f90b 	bl	8003116 <TIM_ITRx_SetConfig>
        break;
 8002f00:	e000      	b.n	8002f04 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002f02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr

08002f30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr

08002f42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr

08002f54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
	...

08002f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a33      	ldr	r2, [pc, #204]	; (8003048 <TIM_Base_SetConfig+0xe0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d013      	beq.n	8002fa8 <TIM_Base_SetConfig+0x40>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a32      	ldr	r2, [pc, #200]	; (800304c <TIM_Base_SetConfig+0xe4>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d00f      	beq.n	8002fa8 <TIM_Base_SetConfig+0x40>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f8e:	d00b      	beq.n	8002fa8 <TIM_Base_SetConfig+0x40>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a2f      	ldr	r2, [pc, #188]	; (8003050 <TIM_Base_SetConfig+0xe8>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d007      	beq.n	8002fa8 <TIM_Base_SetConfig+0x40>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a2e      	ldr	r2, [pc, #184]	; (8003054 <TIM_Base_SetConfig+0xec>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d003      	beq.n	8002fa8 <TIM_Base_SetConfig+0x40>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a2d      	ldr	r2, [pc, #180]	; (8003058 <TIM_Base_SetConfig+0xf0>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d108      	bne.n	8002fba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a22      	ldr	r2, [pc, #136]	; (8003048 <TIM_Base_SetConfig+0xe0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d013      	beq.n	8002fea <TIM_Base_SetConfig+0x82>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a21      	ldr	r2, [pc, #132]	; (800304c <TIM_Base_SetConfig+0xe4>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d00f      	beq.n	8002fea <TIM_Base_SetConfig+0x82>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd0:	d00b      	beq.n	8002fea <TIM_Base_SetConfig+0x82>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <TIM_Base_SetConfig+0xe8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d007      	beq.n	8002fea <TIM_Base_SetConfig+0x82>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a1d      	ldr	r2, [pc, #116]	; (8003054 <TIM_Base_SetConfig+0xec>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d003      	beq.n	8002fea <TIM_Base_SetConfig+0x82>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <TIM_Base_SetConfig+0xf0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d108      	bne.n	8002ffc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ff0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	4313      	orrs	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a09      	ldr	r2, [pc, #36]	; (8003048 <TIM_Base_SetConfig+0xe0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d003      	beq.n	8003030 <TIM_Base_SetConfig+0xc8>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a08      	ldr	r2, [pc, #32]	; (800304c <TIM_Base_SetConfig+0xe4>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d103      	bne.n	8003038 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	691a      	ldr	r2, [r3, #16]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	615a      	str	r2, [r3, #20]
}
 800303e:	bf00      	nop
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	40012c00 	.word	0x40012c00
 800304c:	40013400 	.word	0x40013400
 8003050:	40000400 	.word	0x40000400
 8003054:	40000800 	.word	0x40000800
 8003058:	40000c00 	.word	0x40000c00

0800305c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	f023 0201 	bic.w	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4313      	orrs	r3, r2
 8003090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f023 030a 	bic.w	r3, r3, #10
 8003098:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	4313      	orrs	r3, r2
 80030a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	621a      	str	r2, [r3, #32]
}
 80030ae:	bf00      	nop
 80030b0:	371c      	adds	r7, #28
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bc80      	pop	{r7}
 80030b6:	4770      	bx	lr

080030b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	f023 0210 	bic.w	r2, r3, #16
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	031b      	lsls	r3, r3, #12
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	621a      	str	r2, [r3, #32]
}
 800310c:	bf00      	nop
 800310e:	371c      	adds	r7, #28
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr

08003116 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003116:	b480      	push	{r7}
 8003118:	b085      	sub	sp, #20
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
 800311e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800312c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4313      	orrs	r3, r2
 8003134:	f043 0307 	orr.w	r3, r3, #7
 8003138:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	609a      	str	r2, [r3, #8]
}
 8003140:	bf00      	nop
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr

0800314a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800314a:	b480      	push	{r7}
 800314c:	b087      	sub	sp, #28
 800314e:	af00      	add	r7, sp, #0
 8003150:	60f8      	str	r0, [r7, #12]
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003164:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	021a      	lsls	r2, r3, #8
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	431a      	orrs	r2, r3
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	4313      	orrs	r3, r2
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	4313      	orrs	r3, r2
 8003176:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	609a      	str	r2, [r3, #8]
}
 800317e:	bf00      	nop
 8003180:	371c      	adds	r7, #28
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr

08003188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003198:	2b01      	cmp	r3, #1
 800319a:	d101      	bne.n	80031a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800319c:	2302      	movs	r3, #2
 800319e:	e050      	b.n	8003242 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2202      	movs	r2, #2
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a1b      	ldr	r2, [pc, #108]	; (800324c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d018      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a19      	ldr	r2, [pc, #100]	; (8003250 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d013      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031f6:	d00e      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a15      	ldr	r2, [pc, #84]	; (8003254 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d009      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a14      	ldr	r2, [pc, #80]	; (8003258 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d004      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a12      	ldr	r2, [pc, #72]	; (800325c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10c      	bne.n	8003230 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800321c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	4313      	orrs	r3, r2
 8003226:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr
 800324c:	40012c00 	.word	0x40012c00
 8003250:	40013400 	.word	0x40013400
 8003254:	40000400 	.word	0x40000400
 8003258:	40000800 	.word	0x40000800
 800325c:	40000c00 	.word	0x40000c00

08003260 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr

08003272 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003272:	b480      	push	{r7}
 8003274:	b083      	sub	sp, #12
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr

08003284 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e03f      	b.n	8003316 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fd fcd8 	bl	8000c60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2224      	movs	r2, #36	; 0x24
 80032b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 fc43 	bl	8003b54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	695a      	ldr	r2, [r3, #20]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68da      	ldr	r2, [r3, #12]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b08a      	sub	sp, #40	; 0x28
 8003322:	af02      	add	r7, sp, #8
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	4613      	mov	r3, r2
 800332c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b20      	cmp	r3, #32
 800333c:	d17c      	bne.n	8003438 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d002      	beq.n	800334a <HAL_UART_Transmit+0x2c>
 8003344:	88fb      	ldrh	r3, [r7, #6]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e075      	b.n	800343a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003354:	2b01      	cmp	r3, #1
 8003356:	d101      	bne.n	800335c <HAL_UART_Transmit+0x3e>
 8003358:	2302      	movs	r3, #2
 800335a:	e06e      	b.n	800343a <HAL_UART_Transmit+0x11c>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2221      	movs	r2, #33	; 0x21
 800336e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003372:	f7fd ffdf 	bl	8001334 <HAL_GetTick>
 8003376:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	88fa      	ldrh	r2, [r7, #6]
 800337c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	88fa      	ldrh	r2, [r7, #6]
 8003382:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800338c:	d108      	bne.n	80033a0 <HAL_UART_Transmit+0x82>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d104      	bne.n	80033a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003396:	2300      	movs	r3, #0
 8003398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	61bb      	str	r3, [r7, #24]
 800339e:	e003      	b.n	80033a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80033b0:	e02a      	b.n	8003408 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	2200      	movs	r2, #0
 80033ba:	2180      	movs	r1, #128	; 0x80
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 fa52 	bl	8003866 <UART_WaitOnFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e036      	b.n	800343a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10b      	bne.n	80033ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	881b      	ldrh	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	3302      	adds	r3, #2
 80033e6:	61bb      	str	r3, [r7, #24]
 80033e8:	e007      	b.n	80033fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	781a      	ldrb	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	3301      	adds	r3, #1
 80033f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033fe:	b29b      	uxth	r3, r3
 8003400:	3b01      	subs	r3, #1
 8003402:	b29a      	uxth	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800340c:	b29b      	uxth	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1cf      	bne.n	80033b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2200      	movs	r2, #0
 800341a:	2140      	movs	r1, #64	; 0x40
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 fa22 	bl	8003866 <UART_WaitOnFlagUntilTimeout>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e006      	b.n	800343a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2220      	movs	r2, #32
 8003430:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	e000      	b.n	800343a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003438:	2302      	movs	r3, #2
  }
}
 800343a:	4618      	mov	r0, r3
 800343c:	3720      	adds	r7, #32
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	4613      	mov	r3, r2
 8003450:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b20      	cmp	r3, #32
 800345c:	d153      	bne.n	8003506 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <HAL_UART_Transmit_DMA+0x26>
 8003464:	88fb      	ldrh	r3, [r7, #6]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e04c      	b.n	8003508 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_UART_Transmit_DMA+0x38>
 8003478:	2302      	movs	r3, #2
 800347a:	e045      	b.n	8003508 <HAL_UART_Transmit_DMA+0xc4>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	88fa      	ldrh	r2, [r7, #6]
 800348e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	88fa      	ldrh	r2, [r7, #6]
 8003494:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2221      	movs	r2, #33	; 0x21
 80034a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a8:	4a19      	ldr	r2, [pc, #100]	; (8003510 <HAL_UART_Transmit_DMA+0xcc>)
 80034aa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b0:	4a18      	ldr	r2, [pc, #96]	; (8003514 <HAL_UART_Transmit_DMA+0xd0>)
 80034b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b8:	4a17      	ldr	r2, [pc, #92]	; (8003518 <HAL_UART_Transmit_DMA+0xd4>)
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c0:	2200      	movs	r2, #0
 80034c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80034c4:	f107 0308 	add.w	r3, r7, #8
 80034c8:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	6819      	ldr	r1, [r3, #0]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	3304      	adds	r3, #4
 80034d8:	461a      	mov	r2, r3
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	f7fe f8da 	bl	8001694 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034e8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695a      	ldr	r2, [r3, #20]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003500:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	e000      	b.n	8003508 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8003506:	2302      	movs	r3, #2
  }
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	08003765 	.word	0x08003765
 8003514:	080037b7 	.word	0x080037b7
 8003518:	080037d3 	.word	0x080037d3

0800351c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b088      	sub	sp, #32
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800353c:	2300      	movs	r3, #0
 800353e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003540:	2300      	movs	r3, #0
 8003542:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10d      	bne.n	800356e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d008      	beq.n	800356e <HAL_UART_IRQHandler+0x52>
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fa74 	bl	8003a54 <UART_Receive_IT>
      return;
 800356c:	e0d1      	b.n	8003712 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 80b0 	beq.w	80036d6 <HAL_UART_IRQHandler+0x1ba>
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d105      	bne.n	800358c <HAL_UART_IRQHandler+0x70>
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 80a5 	beq.w	80036d6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00a      	beq.n	80035ac <HAL_UART_IRQHandler+0x90>
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359c:	2b00      	cmp	r3, #0
 800359e:	d005      	beq.n	80035ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a4:	f043 0201 	orr.w	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_UART_IRQHandler+0xb0>
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c4:	f043 0202 	orr.w	r2, r3, #2
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00a      	beq.n	80035ec <HAL_UART_IRQHandler+0xd0>
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e4:	f043 0204 	orr.w	r2, r3, #4
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00f      	beq.n	8003616 <HAL_UART_IRQHandler+0xfa>
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	f003 0320 	and.w	r3, r3, #32
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d104      	bne.n	800360a <HAL_UART_IRQHandler+0xee>
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360e:	f043 0208 	orr.w	r2, r3, #8
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361a:	2b00      	cmp	r3, #0
 800361c:	d078      	beq.n	8003710 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	f003 0320 	and.w	r3, r3, #32
 8003624:	2b00      	cmp	r3, #0
 8003626:	d007      	beq.n	8003638 <HAL_UART_IRQHandler+0x11c>
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	f003 0320 	and.w	r3, r3, #32
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fa0e 	bl	8003a54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003642:	2b00      	cmp	r3, #0
 8003644:	bf14      	ite	ne
 8003646:	2301      	movne	r3, #1
 8003648:	2300      	moveq	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003652:	f003 0308 	and.w	r3, r3, #8
 8003656:	2b00      	cmp	r3, #0
 8003658:	d102      	bne.n	8003660 <HAL_UART_IRQHandler+0x144>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d031      	beq.n	80036c4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f95f 	bl	8003924 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003670:	2b00      	cmp	r3, #0
 8003672:	d023      	beq.n	80036bc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695a      	ldr	r2, [r3, #20]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003682:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003688:	2b00      	cmp	r3, #0
 800368a:	d013      	beq.n	80036b4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003690:	4a21      	ldr	r2, [pc, #132]	; (8003718 <HAL_UART_IRQHandler+0x1fc>)
 8003692:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003698:	4618      	mov	r0, r3
 800369a:	f7fe f85b 	bl	8001754 <HAL_DMA_Abort_IT>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d016      	beq.n	80036d2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036ae:	4610      	mov	r0, r2
 80036b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036b2:	e00e      	b.n	80036d2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f84c 	bl	8003752 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ba:	e00a      	b.n	80036d2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f848 	bl	8003752 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c2:	e006      	b.n	80036d2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 f844 	bl	8003752 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80036d0:	e01e      	b.n	8003710 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d2:	bf00      	nop
    return;
 80036d4:	e01c      	b.n	8003710 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d008      	beq.n	80036f2 <HAL_UART_IRQHandler+0x1d6>
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f94b 	bl	8003986 <UART_Transmit_IT>
    return;
 80036f0:	e00f      	b.n	8003712 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00a      	beq.n	8003712 <HAL_UART_IRQHandler+0x1f6>
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003702:	2b00      	cmp	r3, #0
 8003704:	d005      	beq.n	8003712 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f98c 	bl	8003a24 <UART_EndTransmit_IT>
    return;
 800370c:	bf00      	nop
 800370e:	e000      	b.n	8003712 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003710:	bf00      	nop
  }
}
 8003712:	3720      	adds	r7, #32
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	0800395f 	.word	0x0800395f

0800371c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr

0800372e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr

08003752 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr

08003764 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0320 	and.w	r3, r3, #32
 800377c:	2b00      	cmp	r3, #0
 800377e:	d113      	bne.n	80037a8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695a      	ldr	r2, [r3, #20]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003794:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037a4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80037a6:	e002      	b.n	80037ae <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f7ff ffb7 	bl	800371c <HAL_UART_TxCpltCallback>
}
 80037ae:	bf00      	nop
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b084      	sub	sp, #16
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f7ff ffb2 	bl	800372e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037ca:	bf00      	nop
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b084      	sub	sp, #16
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80037da:	2300      	movs	r3, #0
 80037dc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	bf14      	ite	ne
 80037f2:	2301      	movne	r3, #1
 80037f4:	2300      	moveq	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b21      	cmp	r3, #33	; 0x21
 8003804:	d108      	bne.n	8003818 <UART_DMAError+0x46>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d005      	beq.n	8003818 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2200      	movs	r2, #0
 8003810:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003812:	68b8      	ldr	r0, [r7, #8]
 8003814:	f000 f871 	bl	80038fa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003822:	2b00      	cmp	r3, #0
 8003824:	bf14      	ite	ne
 8003826:	2301      	movne	r3, #1
 8003828:	2300      	moveq	r3, #0
 800382a:	b2db      	uxtb	r3, r3
 800382c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b22      	cmp	r3, #34	; 0x22
 8003838:	d108      	bne.n	800384c <UART_DMAError+0x7a>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2200      	movs	r2, #0
 8003844:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003846:	68b8      	ldr	r0, [r7, #8]
 8003848:	f000 f86c 	bl	8003924 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003850:	f043 0210 	orr.w	r2, r3, #16
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003858:	68b8      	ldr	r0, [r7, #8]
 800385a:	f7ff ff7a 	bl	8003752 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800385e:	bf00      	nop
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b084      	sub	sp, #16
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	603b      	str	r3, [r7, #0]
 8003872:	4613      	mov	r3, r2
 8003874:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003876:	e02c      	b.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800387e:	d028      	beq.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d007      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0x30>
 8003886:	f7fd fd55 	bl	8001334 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	429a      	cmp	r2, r3
 8003894:	d21d      	bcs.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68da      	ldr	r2, [r3, #12]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80038a4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695a      	ldr	r2, [r3, #20]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0201 	bic.w	r2, r2, #1
 80038b4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2220      	movs	r2, #32
 80038ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e00f      	b.n	80038f2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	4013      	ands	r3, r2
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	429a      	cmp	r2, r3
 80038e0:	bf0c      	ite	eq
 80038e2:	2301      	moveq	r3, #1
 80038e4:	2300      	movne	r3, #0
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	461a      	mov	r2, r3
 80038ea:	79fb      	ldrb	r3, [r7, #7]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d0c3      	beq.n	8003878 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b083      	sub	sp, #12
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68da      	ldr	r2, [r3, #12]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003910:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2220      	movs	r2, #32
 8003916:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800391a:	bf00      	nop
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr

08003924 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68da      	ldr	r2, [r3, #12]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800393a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	695a      	ldr	r2, [r3, #20]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0201 	bic.w	r2, r2, #1
 800394a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr

0800395e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b084      	sub	sp, #16
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f7ff feea 	bl	8003752 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800397e:	bf00      	nop
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003986:	b480      	push	{r7}
 8003988:	b085      	sub	sp, #20
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b21      	cmp	r3, #33	; 0x21
 8003998:	d13e      	bne.n	8003a18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a2:	d114      	bne.n	80039ce <UART_Transmit_IT+0x48>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d110      	bne.n	80039ce <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	881b      	ldrh	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	1c9a      	adds	r2, r3, #2
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	621a      	str	r2, [r3, #32]
 80039cc:	e008      	b.n	80039e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	1c59      	adds	r1, r3, #1
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6211      	str	r1, [r2, #32]
 80039d8:	781a      	ldrb	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	4619      	mov	r1, r3
 80039ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10f      	bne.n	8003a14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68da      	ldr	r2, [r3, #12]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	e000      	b.n	8003a1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003a18:	2302      	movs	r3, #2
  }
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68da      	ldr	r2, [r3, #12]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2220      	movs	r2, #32
 8003a40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7ff fe69 	bl	800371c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b22      	cmp	r3, #34	; 0x22
 8003a66:	d170      	bne.n	8003b4a <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a70:	d117      	bne.n	8003aa2 <UART_Receive_IT+0x4e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d113      	bne.n	8003aa2 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a9a:	1c9a      	adds	r2, r3, #2
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	629a      	str	r2, [r3, #40]	; 0x28
 8003aa0:	e026      	b.n	8003af0 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab4:	d007      	beq.n	8003ac6 <UART_Receive_IT+0x72>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10a      	bne.n	8003ad4 <UART_Receive_IT+0x80>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d106      	bne.n	8003ad4 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	701a      	strb	r2, [r3, #0]
 8003ad2:	e008      	b.n	8003ae6 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aea:	1c5a      	adds	r2, r3, #1
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	4619      	mov	r1, r3
 8003afe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d120      	bne.n	8003b46 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68da      	ldr	r2, [r3, #12]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0220 	bic.w	r2, r2, #32
 8003b12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68da      	ldr	r2, [r3, #12]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695a      	ldr	r2, [r3, #20]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0201 	bic.w	r2, r2, #1
 8003b32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7ff fdff 	bl	8003740 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003b42:	2300      	movs	r3, #0
 8003b44:	e002      	b.n	8003b4c <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8003b46:	2300      	movs	r3, #0
 8003b48:	e000      	b.n	8003b4c <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8003b4a:	2302      	movs	r3, #2
  }
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003b8e:	f023 030c 	bic.w	r3, r3, #12
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	68b9      	ldr	r1, [r7, #8]
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699a      	ldr	r2, [r3, #24]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a2c      	ldr	r2, [pc, #176]	; (8003c68 <UART_SetConfig+0x114>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d103      	bne.n	8003bc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bbc:	f7fe fec2 	bl	8002944 <HAL_RCC_GetPCLK2Freq>
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	e002      	b.n	8003bca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bc4:	f7fe feaa 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 8003bc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4413      	add	r3, r2
 8003bd2:	009a      	lsls	r2, r3, #2
 8003bd4:	441a      	add	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be0:	4a22      	ldr	r2, [pc, #136]	; (8003c6c <UART_SetConfig+0x118>)
 8003be2:	fba2 2303 	umull	r2, r3, r2, r3
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	0119      	lsls	r1, r3, #4
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	4613      	mov	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	009a      	lsls	r2, r3, #2
 8003bf4:	441a      	add	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c00:	4b1a      	ldr	r3, [pc, #104]	; (8003c6c <UART_SetConfig+0x118>)
 8003c02:	fba3 0302 	umull	r0, r3, r3, r2
 8003c06:	095b      	lsrs	r3, r3, #5
 8003c08:	2064      	movs	r0, #100	; 0x64
 8003c0a:	fb00 f303 	mul.w	r3, r0, r3
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	011b      	lsls	r3, r3, #4
 8003c12:	3332      	adds	r3, #50	; 0x32
 8003c14:	4a15      	ldr	r2, [pc, #84]	; (8003c6c <UART_SetConfig+0x118>)
 8003c16:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1a:	095b      	lsrs	r3, r3, #5
 8003c1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c20:	4419      	add	r1, r3
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	4613      	mov	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4413      	add	r3, r2
 8003c2a:	009a      	lsls	r2, r3, #2
 8003c2c:	441a      	add	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c38:	4b0c      	ldr	r3, [pc, #48]	; (8003c6c <UART_SetConfig+0x118>)
 8003c3a:	fba3 0302 	umull	r0, r3, r3, r2
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	2064      	movs	r0, #100	; 0x64
 8003c42:	fb00 f303 	mul.w	r3, r0, r3
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	3332      	adds	r3, #50	; 0x32
 8003c4c:	4a07      	ldr	r2, [pc, #28]	; (8003c6c <UART_SetConfig+0x118>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	f003 020f 	and.w	r2, r3, #15
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	440a      	add	r2, r1
 8003c5e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c60:	bf00      	nop
 8003c62:	3710      	adds	r7, #16
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40013800 	.word	0x40013800
 8003c6c:	51eb851f 	.word	0x51eb851f

08003c70 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b087      	sub	sp, #28
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	6812      	ldr	r2, [r2, #0]
 8003c88:	f023 0101 	bic.w	r1, r3, #1
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b08      	cmp	r3, #8
 8003c98:	d102      	bne.n	8003ca0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8003c9a:	2340      	movs	r3, #64	; 0x40
 8003c9c:	617b      	str	r3, [r7, #20]
 8003c9e:	e001      	b.n	8003ca4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8003cb0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8003cb6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8003cbc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8003cc2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8003cc8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8003cce:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8003cd4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8003cda:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8003ce0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <FSMC_NORSRAM_Init+0xd0>)
 8003d00:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d08:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8003d10:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	ea02 0103 	and.w	r1, r2, r3
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	4319      	orrs	r1, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	371c      	adds	r7, #28
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	0008fb7f 	.word	0x0008fb7f

08003d44 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d5a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	021b      	lsls	r3, r3, #8
 8003d70:	431a      	orrs	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	041b      	lsls	r3, r3, #16
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	051b      	lsls	r3, r3, #20
 8003d82:	431a      	orrs	r2, r3
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	3b02      	subs	r3, #2
 8003d8a:	061b      	lsls	r3, r3, #24
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	3201      	adds	r2, #1
 8003d98:	4319      	orrs	r1, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bc80      	pop	{r7}
 8003daa:	4770      	bx	lr

08003dac <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003dc0:	d11d      	bne.n	8003dfe <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003dca:	4b13      	ldr	r3, [pc, #76]	; (8003e18 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8003dcc:	4013      	ands	r3, r2
 8003dce:	68ba      	ldr	r2, [r7, #8]
 8003dd0:	6811      	ldr	r1, [r2, #0]
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	6852      	ldr	r2, [r2, #4]
 8003dd6:	0112      	lsls	r2, r2, #4
 8003dd8:	4311      	orrs	r1, r2
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	6892      	ldr	r2, [r2, #8]
 8003dde:	0212      	lsls	r2, r2, #8
 8003de0:	4311      	orrs	r1, r2
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	6992      	ldr	r2, [r2, #24]
 8003de6:	4311      	orrs	r1, r2
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	68d2      	ldr	r2, [r2, #12]
 8003dec:	0412      	lsls	r2, r2, #16
 8003dee:	430a      	orrs	r2, r1
 8003df0:	ea43 0102 	orr.w	r1, r3, r2
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003dfc:	e005      	b.n	8003e0a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003e06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bc80      	pop	{r7}
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	cff00000 	.word	0xcff00000

08003e1c <loopback_tcps>:
#include "wizchip_conf.h"

#if LOOPBACK_MODE == LOOPBACK_MAIN_NOBLCOK

int32_t loopback_tcps(uint8_t sn, uint8_t* buf, uint16_t port)
{
 8003e1c:	b5b0      	push	{r4, r5, r7, lr}
 8003e1e:	b08a      	sub	sp, #40	; 0x28
 8003e20:	af04      	add	r7, sp, #16
 8003e22:	4603      	mov	r3, r0
 8003e24:	6039      	str	r1, [r7, #0]
 8003e26:	71fb      	strb	r3, [r7, #7]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint16_t size = 0, sentsize=0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	82fb      	strh	r3, [r7, #22]
 8003e30:	2300      	movs	r3, #0
 8003e32:	82bb      	strh	r3, [r7, #20]
#ifdef _LOOPBACK_DEBUG_
   uint8_t destip[4];
   uint16_t destport;
#endif

   switch(getSn_SR(sn))
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003e3a:	3308      	adds	r3, #8
 8003e3c:	019b      	lsls	r3, r3, #6
 8003e3e:	3308      	adds	r3, #8
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 f94d 	bl	80040e0 <WIZCHIP_READ>
 8003e46:	4603      	mov	r3, r0
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b1c      	cmp	r3, #28
 8003e4c:	f200 8118 	bhi.w	8004080 <loopback_tcps+0x264>
 8003e50:	a201      	add	r2, pc, #4	; (adr r2, 8003e58 <loopback_tcps+0x3c>)
 8003e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e56:	bf00      	nop
 8003e58:	08004065 	.word	0x08004065
 8003e5c:	08004081 	.word	0x08004081
 8003e60:	08004081 	.word	0x08004081
 8003e64:	08004081 	.word	0x08004081
 8003e68:	08004081 	.word	0x08004081
 8003e6c:	08004081 	.word	0x08004081
 8003e70:	08004081 	.word	0x08004081
 8003e74:	08004081 	.word	0x08004081
 8003e78:	08004081 	.word	0x08004081
 8003e7c:	08004081 	.word	0x08004081
 8003e80:	08004081 	.word	0x08004081
 8003e84:	08004081 	.word	0x08004081
 8003e88:	08004081 	.word	0x08004081
 8003e8c:	08004081 	.word	0x08004081
 8003e90:	08004081 	.word	0x08004081
 8003e94:	08004081 	.word	0x08004081
 8003e98:	08004081 	.word	0x08004081
 8003e9c:	08004081 	.word	0x08004081
 8003ea0:	08004081 	.word	0x08004081
 8003ea4:	08004043 	.word	0x08004043
 8003ea8:	08004081 	.word	0x08004081
 8003eac:	08004081 	.word	0x08004081
 8003eb0:	08004081 	.word	0x08004081
 8003eb4:	08003ecd 	.word	0x08003ecd
 8003eb8:	08004081 	.word	0x08004081
 8003ebc:	08004081 	.word	0x08004081
 8003ec0:	08004081 	.word	0x08004081
 8003ec4:	08004081 	.word	0x08004081
 8003ec8:	08004021 	.word	0x08004021
   {
      case SOCK_ESTABLISHED :
         if(getSn_IR(sn) & Sn_IR_CON)
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003ed2:	3308      	adds	r3, #8
 8003ed4:	019b      	lsls	r3, r3, #6
 8003ed6:	3306      	adds	r3, #6
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 f901 	bl	80040e0 <WIZCHIP_READ>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d05a      	beq.n	8003fa0 <loopback_tcps+0x184>
         {
#ifdef _LOOPBACK_DEBUG_
			getSn_DIPR(sn, destip);
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003ef0:	3308      	adds	r3, #8
 8003ef2:	019b      	lsls	r3, r3, #6
 8003ef4:	3314      	adds	r3, #20
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 f8f2 	bl	80040e0 <WIZCHIP_READ>
 8003efc:	4603      	mov	r3, r0
 8003efe:	0a1b      	lsrs	r3, r3, #8
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	723b      	strb	r3, [r7, #8]
 8003f06:	79fb      	ldrb	r3, [r7, #7]
 8003f08:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003f0c:	3308      	adds	r3, #8
 8003f0e:	019b      	lsls	r3, r3, #6
 8003f10:	3314      	adds	r3, #20
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 f8e4 	bl	80040e0 <WIZCHIP_READ>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	727b      	strb	r3, [r7, #9]
 8003f1e:	79fb      	ldrb	r3, [r7, #7]
 8003f20:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003f24:	3308      	adds	r3, #8
 8003f26:	019b      	lsls	r3, r3, #6
 8003f28:	3316      	adds	r3, #22
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 f8d8 	bl	80040e0 <WIZCHIP_READ>
 8003f30:	4603      	mov	r3, r0
 8003f32:	0a1b      	lsrs	r3, r3, #8
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	72bb      	strb	r3, [r7, #10]
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003f40:	3308      	adds	r3, #8
 8003f42:	019b      	lsls	r3, r3, #6
 8003f44:	3316      	adds	r3, #22
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 f8ca 	bl	80040e0 <WIZCHIP_READ>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	72fb      	strb	r3, [r7, #11]
			destport = getSn_DPORT(sn);
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003f58:	3308      	adds	r3, #8
 8003f5a:	019b      	lsls	r3, r3, #6
 8003f5c:	3312      	adds	r3, #18
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 f8be 	bl	80040e0 <WIZCHIP_READ>
 8003f64:	4603      	mov	r3, r0
 8003f66:	81fb      	strh	r3, [r7, #14]

			printf("%d:Connected - %d.%d.%d.%d : %d\r\n",sn, destip[0], destip[1], destip[2], destip[3], destport);
 8003f68:	79f9      	ldrb	r1, [r7, #7]
 8003f6a:	7a3b      	ldrb	r3, [r7, #8]
 8003f6c:	461c      	mov	r4, r3
 8003f6e:	7a7b      	ldrb	r3, [r7, #9]
 8003f70:	461d      	mov	r5, r3
 8003f72:	7abb      	ldrb	r3, [r7, #10]
 8003f74:	461a      	mov	r2, r3
 8003f76:	7afb      	ldrb	r3, [r7, #11]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	89fb      	ldrh	r3, [r7, #14]
 8003f7c:	9302      	str	r3, [sp, #8]
 8003f7e:	9001      	str	r0, [sp, #4]
 8003f80:	9200      	str	r2, [sp, #0]
 8003f82:	462b      	mov	r3, r5
 8003f84:	4622      	mov	r2, r4
 8003f86:	4844      	ldr	r0, [pc, #272]	; (8004098 <loopback_tcps+0x27c>)
 8003f88:	f002 f832 	bl	8005ff0 <iprintf>
#endif
			setSn_IR(sn,Sn_IR_CON);
 8003f8c:	79fb      	ldrb	r3, [r7, #7]
 8003f8e:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8003f92:	3308      	adds	r3, #8
 8003f94:	019b      	lsls	r3, r3, #6
 8003f96:	3306      	adds	r3, #6
 8003f98:	2101      	movs	r1, #1
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 f882 	bl	80040a4 <WIZCHIP_WRITE>
         }
		 if((size = getSn_RX_RSR(sn)) > 0) // Don't need to check SOCKERR_BUSY because it doesn't not occur.
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f9b0 	bl	8004308 <getSn_RX_RSR>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	82fb      	strh	r3, [r7, #22]
 8003fac:	8afb      	ldrh	r3, [r7, #22]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d068      	beq.n	8004084 <loopback_tcps+0x268>
         {
			if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 8003fb2:	8afb      	ldrh	r3, [r7, #22]
 8003fb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fb8:	d902      	bls.n	8003fc0 <loopback_tcps+0x1a4>
 8003fba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fbe:	82fb      	strh	r3, [r7, #22]
			ret = recv(sn, buf, size);
 8003fc0:	8afa      	ldrh	r2, [r7, #22]
 8003fc2:	79fb      	ldrb	r3, [r7, #7]
 8003fc4:	6839      	ldr	r1, [r7, #0]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fe34 	bl	8004c34 <recv>
 8003fcc:	6138      	str	r0, [r7, #16]

			if(ret <= 0) return ret;      // check SOCKERR_BUSY & SOCKERR_XXX. For showing the occurrence of SOCKERR_BUSY.
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	dc01      	bgt.n	8003fd8 <loopback_tcps+0x1bc>
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	e05b      	b.n	8004090 <loopback_tcps+0x274>
			size = (uint16_t) ret;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	82fb      	strh	r3, [r7, #22]
			sentsize = 0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	82bb      	strh	r3, [r7, #20]

			while(size != sentsize)
 8003fe0:	e019      	b.n	8004016 <loopback_tcps+0x1fa>
			{
				ret = send(sn, buf+sentsize, size-sentsize);
 8003fe2:	8abb      	ldrh	r3, [r7, #20]
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	18d1      	adds	r1, r2, r3
 8003fe8:	8afa      	ldrh	r2, [r7, #22]
 8003fea:	8abb      	ldrh	r3, [r7, #20]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f000 fd10 	bl	8004a18 <send>
 8003ff8:	6138      	str	r0, [r7, #16]
				if(ret < 0)
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	da05      	bge.n	800400c <loopback_tcps+0x1f0>
				{
					close(sn);
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fb58 	bl	80046b8 <close>
					return ret;
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	e041      	b.n	8004090 <loopback_tcps+0x274>
				}
				sentsize += ret; // Don't care SOCKERR_BUSY, because it is zero.
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	b29a      	uxth	r2, r3
 8004010:	8abb      	ldrh	r3, [r7, #20]
 8004012:	4413      	add	r3, r2
 8004014:	82bb      	strh	r3, [r7, #20]
			while(size != sentsize)
 8004016:	8afa      	ldrh	r2, [r7, #22]
 8004018:	8abb      	ldrh	r3, [r7, #20]
 800401a:	429a      	cmp	r2, r3
 800401c:	d1e1      	bne.n	8003fe2 <loopback_tcps+0x1c6>
			}
         }
         break;
 800401e:	e031      	b.n	8004084 <loopback_tcps+0x268>
      case SOCK_CLOSE_WAIT :
#ifdef _LOOPBACK_DEBUG_
         //printf("%d:CloseWait\r\n",sn);
#endif
         if((ret = disconnect(sn)) != SOCK_OK) return ret;
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	4618      	mov	r0, r3
 8004024:	f000 fc7e 	bl	8004924 <disconnect>
 8004028:	4603      	mov	r3, r0
 800402a:	613b      	str	r3, [r7, #16]
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d001      	beq.n	8004036 <loopback_tcps+0x21a>
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	e02c      	b.n	8004090 <loopback_tcps+0x274>
#ifdef _LOOPBACK_DEBUG_
         printf("%d:Socket Closed\r\n", sn);
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	4619      	mov	r1, r3
 800403a:	4818      	ldr	r0, [pc, #96]	; (800409c <loopback_tcps+0x280>)
 800403c:	f001 ffd8 	bl	8005ff0 <iprintf>
#endif
         break;
 8004040:	e025      	b.n	800408e <loopback_tcps+0x272>
      case SOCK_INIT :
#ifdef _LOOPBACK_DEBUG_
    	 printf("%d:Listen, TCP server loopback, port [%d]\r\n", sn, port);
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	88ba      	ldrh	r2, [r7, #4]
 8004046:	4619      	mov	r1, r3
 8004048:	4815      	ldr	r0, [pc, #84]	; (80040a0 <loopback_tcps+0x284>)
 800404a:	f001 ffd1 	bl	8005ff0 <iprintf>
#endif
         if( (ret = listen(sn)) != SOCK_OK) return ret;
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	4618      	mov	r0, r3
 8004052:	f000 fc09 	bl	8004868 <listen>
 8004056:	4603      	mov	r3, r0
 8004058:	613b      	str	r3, [r7, #16]
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d013      	beq.n	8004088 <loopback_tcps+0x26c>
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	e015      	b.n	8004090 <loopback_tcps+0x274>
         break;
      case SOCK_CLOSED:
#ifdef _LOOPBACK_DEBUG_
         //printf("%d:TCP server loopback start\r\n",sn);
#endif
         if((ret = socket(sn, Sn_MR_TCP, port, 0x00)) != sn) return ret;
 8004064:	88ba      	ldrh	r2, [r7, #4]
 8004066:	79f8      	ldrb	r0, [r7, #7]
 8004068:	2300      	movs	r3, #0
 800406a:	2101      	movs	r1, #1
 800406c:	f000 f9fa 	bl	8004464 <socket>
 8004070:	4603      	mov	r3, r0
 8004072:	613b      	str	r3, [r7, #16]
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	429a      	cmp	r2, r3
 800407a:	d007      	beq.n	800408c <loopback_tcps+0x270>
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	e007      	b.n	8004090 <loopback_tcps+0x274>
#ifdef _LOOPBACK_DEBUG_
         //printf("%d:Socket opened\r\n",sn);
#endif
         break;
      default:
         break;
 8004080:	bf00      	nop
 8004082:	e004      	b.n	800408e <loopback_tcps+0x272>
         break;
 8004084:	bf00      	nop
 8004086:	e002      	b.n	800408e <loopback_tcps+0x272>
         break;
 8004088:	bf00      	nop
 800408a:	e000      	b.n	800408e <loopback_tcps+0x272>
         break;
 800408c:	bf00      	nop
   }
   return 1;
 800408e:	2301      	movs	r3, #1
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bdb0      	pop	{r4, r5, r7, pc}
 8004098:	08007280 	.word	0x08007280
 800409c:	080072a4 	.word	0x080072a4
 80040a0:	080072b8 	.word	0x080072b8

080040a4 <WIZCHIP_WRITE>:
/***********************
 * Basic I/O  Function *
 ***********************/
 
void     WIZCHIP_WRITE(uint32_t AddrSel, uint16_t wb )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	460b      	mov	r3, r1
 80040ae:	807b      	strh	r3, [r7, #2]
   WIZCHIP_CRITICAL_ENTER();
 80040b0:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <WIZCHIP_WRITE+0x38>)
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	4798      	blx	r3
   WIZCHIP.CS._select();
 80040b6:	4b09      	ldr	r3, [pc, #36]	; (80040dc <WIZCHIP_WRITE+0x38>)
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	4798      	blx	r3
#if ( (_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_) )
   #if(_WIZCHIP_IO_BUS_WIDTH_ == 8)
      WIZCHIP.IF.BUS._write_data(AddrSel,  (uint8_t)(wb>>8));
      WIZCHIP.IF.BUS._write_data(WIZCHIP_OFFSET_INC(AddrSel,1),(uint8_t)wb);
   #elif(_WIZCHIP_IO_BUS_WIDTH_ == 16)
      WIZCHIP.IF.BUS._write_data(AddrSel,  wb);   
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <WIZCHIP_WRITE+0x38>)
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	887a      	ldrh	r2, [r7, #2]
 80040c2:	4611      	mov	r1, r2
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	4798      	blx	r3
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5300. !!!"
#endif

   WIZCHIP.CS._deselect();
 80040c8:	4b04      	ldr	r3, [pc, #16]	; (80040dc <WIZCHIP_WRITE+0x38>)
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80040ce:	4b03      	ldr	r3, [pc, #12]	; (80040dc <WIZCHIP_WRITE+0x38>)
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	4798      	blx	r3
}
 80040d4:	bf00      	nop
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	200000d8 	.word	0x200000d8

080040e0 <WIZCHIP_READ>:

uint16_t WIZCHIP_READ(uint32_t AddrSel)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
   uint16_t ret;

   WIZCHIP_CRITICAL_ENTER();
 80040e8:	4b0b      	ldr	r3, [pc, #44]	; (8004118 <WIZCHIP_READ+0x38>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	4798      	blx	r3
   WIZCHIP.CS._select();
 80040ee:	4b0a      	ldr	r3, [pc, #40]	; (8004118 <WIZCHIP_READ+0x38>)
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	4798      	blx	r3
#if ( (_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_) )
   #if (_WIZCHIP_IO_BUS_WIDTH_ == 8)
      ret = (((uint16_t)WIZCHIP.IF.BUS._read_data(AddrSel)) << 8) | 
            (((uint16_t)WIZCHIP.IF.BUS._read_data(WIZCHIP_OFFSET_INC(AddrSel,1))) & 0x00FF) ;   
   #elif(_WIZCHIP_IO_BUS_WIDTH_ == 16)
      ret = WIZCHIP.IF.BUS._read_data(AddrSel);
 80040f4:	4b08      	ldr	r3, [pc, #32]	; (8004118 <WIZCHIP_READ+0x38>)
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	4798      	blx	r3
 80040fc:	4603      	mov	r3, r0
 80040fe:	81fb      	strh	r3, [r7, #14]
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5300. !!!"
#endif

   WIZCHIP.CS._deselect();
 8004100:	4b05      	ldr	r3, [pc, #20]	; (8004118 <WIZCHIP_READ+0x38>)
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004106:	4b04      	ldr	r3, [pc, #16]	; (8004118 <WIZCHIP_READ+0x38>)
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	4798      	blx	r3
   return ret;
 800410c:	89fb      	ldrh	r3, [r7, #14]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	200000d8 	.word	0x200000d8

0800411c <setTMSR>:


void setTMSR(uint8_t sn,uint8_t tmsr)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	460a      	mov	r2, r1
 8004126:	71fb      	strb	r3, [r7, #7]
 8004128:	4613      	mov	r3, r2
 800412a:	71bb      	strb	r3, [r7, #6]
   uint16_t tmem;
   tmem = WIZCHIP_READ(WIZCHIP_OFFSET_INC(TMS01R, (sn & 0xFE)));
 800412c:	79fb      	ldrb	r3, [r7, #7]
 800412e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004132:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 8004136:	3320      	adds	r3, #32
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff ffd1 	bl	80040e0 <WIZCHIP_READ>
 800413e:	4603      	mov	r3, r0
 8004140:	81fb      	strh	r3, [r7, #14]
   if(sn & 0x01)  tmem = (tmem & 0xFF00) | (((uint16_t)tmsr ) & 0x00FF) ;
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <setTMSR+0x46>
 800414c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004150:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004154:	b21a      	sxth	r2, r3
 8004156:	79bb      	ldrb	r3, [r7, #6]
 8004158:	b21b      	sxth	r3, r3
 800415a:	4313      	orrs	r3, r2
 800415c:	b21b      	sxth	r3, r3
 800415e:	81fb      	strh	r3, [r7, #14]
 8004160:	e009      	b.n	8004176 <setTMSR+0x5a>
   else tmem =  (tmem & 0x00FF) | (((uint16_t)tmsr) << 8) ;
 8004162:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004166:	b2db      	uxtb	r3, r3
 8004168:	b21a      	sxth	r2, r3
 800416a:	79bb      	ldrb	r3, [r7, #6]
 800416c:	021b      	lsls	r3, r3, #8
 800416e:	b21b      	sxth	r3, r3
 8004170:	4313      	orrs	r3, r2
 8004172:	b21b      	sxth	r3, r3
 8004174:	81fb      	strh	r3, [r7, #14]
   WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(TMS01R, (sn & 0xFE)),tmem);
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800417c:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 8004180:	3320      	adds	r3, #32
 8004182:	461a      	mov	r2, r3
 8004184:	89fb      	ldrh	r3, [r7, #14]
 8004186:	4619      	mov	r1, r3
 8004188:	4610      	mov	r0, r2
 800418a:	f7ff ff8b 	bl	80040a4 <WIZCHIP_WRITE>
}
 800418e:	bf00      	nop
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <getTMSR>:
   
uint8_t getTMSR(uint8_t sn)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	4603      	mov	r3, r0
 800419e:	71fb      	strb	r3, [r7, #7]
   if(sn & 0x01)
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00b      	beq.n	80041c2 <getTMSR+0x2c>
      return (uint8_t)(WIZCHIP_READ(WIZCHIP_OFFSET_INC(TMS01R, (sn & 0xFE))) & 0x00FF);
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80041b0:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 80041b4:	3320      	adds	r3, #32
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff ff92 	bl	80040e0 <WIZCHIP_READ>
 80041bc:	4603      	mov	r3, r0
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	e00c      	b.n	80041dc <getTMSR+0x46>
   return (uint8_t)(WIZCHIP_READ(WIZCHIP_OFFSET_INC(TMS01R, (sn & 0xFE))) >> 8);
 80041c2:	79fb      	ldrb	r3, [r7, #7]
 80041c4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80041c8:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 80041cc:	3320      	adds	r3, #32
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff ff86 	bl	80040e0 <WIZCHIP_READ>
 80041d4:	4603      	mov	r3, r0
 80041d6:	0a1b      	lsrs	r3, r3, #8
 80041d8:	b29b      	uxth	r3, r3
 80041da:	b2db      	uxtb	r3, r3
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3708      	adds	r7, #8
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <setRMSR>:

void setRMSR(uint8_t sn,uint8_t rmsr)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	460a      	mov	r2, r1
 80041ee:	71fb      	strb	r3, [r7, #7]
 80041f0:	4613      	mov	r3, r2
 80041f2:	71bb      	strb	r3, [r7, #6]
   uint16_t rmem;
   rmem = WIZCHIP_READ(WIZCHIP_OFFSET_INC(RMS01R, (sn & 0xFE)));
 80041f4:	79fb      	ldrb	r3, [r7, #7]
 80041f6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80041fa:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 80041fe:	3328      	adds	r3, #40	; 0x28
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff ff6d 	bl	80040e0 <WIZCHIP_READ>
 8004206:	4603      	mov	r3, r0
 8004208:	81fb      	strh	r3, [r7, #14]
   if(sn & 0x01)  rmem = (rmem & 0xFF00) | (((uint16_t)rmsr ) & 0x00FF) ;
 800420a:	79fb      	ldrb	r3, [r7, #7]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <setRMSR+0x46>
 8004214:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004218:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800421c:	b21a      	sxth	r2, r3
 800421e:	79bb      	ldrb	r3, [r7, #6]
 8004220:	b21b      	sxth	r3, r3
 8004222:	4313      	orrs	r3, r2
 8004224:	b21b      	sxth	r3, r3
 8004226:	81fb      	strh	r3, [r7, #14]
 8004228:	e009      	b.n	800423e <setRMSR+0x5a>
   else rmem =  (rmem & 0x00FF) | (((uint16_t)rmsr) << 8) ;
 800422a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800422e:	b2db      	uxtb	r3, r3
 8004230:	b21a      	sxth	r2, r3
 8004232:	79bb      	ldrb	r3, [r7, #6]
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	b21b      	sxth	r3, r3
 8004238:	4313      	orrs	r3, r2
 800423a:	b21b      	sxth	r3, r3
 800423c:	81fb      	strh	r3, [r7, #14]
   WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(RMS01R, (sn & 0xFE)),rmem);
 800423e:	79fb      	ldrb	r3, [r7, #7]
 8004240:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004244:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 8004248:	3328      	adds	r3, #40	; 0x28
 800424a:	461a      	mov	r2, r3
 800424c:	89fb      	ldrh	r3, [r7, #14]
 800424e:	4619      	mov	r1, r3
 8004250:	4610      	mov	r0, r2
 8004252:	f7ff ff27 	bl	80040a4 <WIZCHIP_WRITE>
}
 8004256:	bf00      	nop
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <getRMSR>:
   
uint8_t getRMSR(uint8_t sn)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b082      	sub	sp, #8
 8004262:	af00      	add	r7, sp, #0
 8004264:	4603      	mov	r3, r0
 8004266:	71fb      	strb	r3, [r7, #7]
   if(sn & 0x01)
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00b      	beq.n	800428a <getRMSR+0x2c>
      return (uint8_t)(WIZCHIP_READ(WIZCHIP_OFFSET_INC(RMS01R, (sn & 0xFE))) & 0x00FF);
 8004272:	79fb      	ldrb	r3, [r7, #7]
 8004274:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004278:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 800427c:	3328      	adds	r3, #40	; 0x28
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff ff2e 	bl	80040e0 <WIZCHIP_READ>
 8004284:	4603      	mov	r3, r0
 8004286:	b2db      	uxtb	r3, r3
 8004288:	e00c      	b.n	80042a4 <getRMSR+0x46>
   return (uint8_t)(WIZCHIP_READ(WIZCHIP_OFFSET_INC(RMS01R, (sn & 0xFE))) >> 8);
 800428a:	79fb      	ldrb	r3, [r7, #7]
 800428c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004290:	f103 5350 	add.w	r3, r3, #872415232	; 0x34000000
 8004294:	3328      	adds	r3, #40	; 0x28
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff ff22 	bl	80040e0 <WIZCHIP_READ>
 800429c:	4603      	mov	r3, r0
 800429e:	0a1b      	lsrs	r3, r3, #8
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	b2db      	uxtb	r3, r3
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3708      	adds	r7, #8
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <getSn_TX_FSR>:

uint32_t getSn_TX_FSR(uint8_t sn)
{
 80042ac:	b590      	push	{r4, r7, lr}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	71fb      	strb	r3, [r7, #7]
   uint32_t free_tx_size=0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	60bb      	str	r3, [r7, #8]
   uint32_t free_tx_size1=1;
 80042ba:	2301      	movs	r3, #1
 80042bc:	60fb      	str	r3, [r7, #12]
   while(1)
   {
      free_tx_size = (((uint32_t)WIZCHIP_READ(Sn_TX_FSR(sn))) << 16) | 
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80042c4:	3308      	adds	r3, #8
 80042c6:	019b      	lsls	r3, r3, #6
 80042c8:	3324      	adds	r3, #36	; 0x24
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff ff08 	bl	80040e0 <WIZCHIP_READ>
 80042d0:	4603      	mov	r3, r0
 80042d2:	041c      	lsls	r4, r3, #16
                     (((uint32_t)WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),2))) & 0x0000FFFF);                           // read
 80042d4:	79fb      	ldrb	r3, [r7, #7]
 80042d6:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80042da:	3308      	adds	r3, #8
 80042dc:	019b      	lsls	r3, r3, #6
 80042de:	3326      	adds	r3, #38	; 0x26
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff fefd 	bl	80040e0 <WIZCHIP_READ>
 80042e6:	4603      	mov	r3, r0
      free_tx_size = (((uint32_t)WIZCHIP_READ(Sn_TX_FSR(sn))) << 16) | 
 80042e8:	4323      	orrs	r3, r4
 80042ea:	60bb      	str	r3, [r7, #8]
      if(free_tx_size == free_tx_size1) break;  // if first == sencond, Sn_TX_FSR value is valid.                                                          
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d002      	beq.n	80042fa <getSn_TX_FSR+0x4e>
      free_tx_size1 = free_tx_size;             // save second value into first                                                   
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	60fb      	str	r3, [r7, #12]
      free_tx_size = (((uint32_t)WIZCHIP_READ(Sn_TX_FSR(sn))) << 16) | 
 80042f8:	e7e1      	b.n	80042be <getSn_TX_FSR+0x12>
      if(free_tx_size == free_tx_size1) break;  // if first == sencond, Sn_TX_FSR value is valid.                                                          
 80042fa:	bf00      	nop
   }                                                                       
   return free_tx_size;                                                    
 80042fc:	68bb      	ldr	r3, [r7, #8]
}                                                                          
 80042fe:	4618      	mov	r0, r3
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	bd90      	pop	{r4, r7, pc}
	...

08004308 <getSn_RX_RSR>:

uint32_t getSn_RX_RSR(uint8_t sn)
{
 8004308:	b590      	push	{r4, r7, lr}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	4603      	mov	r3, r0
 8004310:	71fb      	strb	r3, [r7, #7]
   uint32_t received_rx_size=0;
 8004312:	2300      	movs	r3, #0
 8004314:	60bb      	str	r3, [r7, #8]
   uint32_t received_rx_size1=1;
 8004316:	2301      	movs	r3, #1
 8004318:	60fb      	str	r3, [r7, #12]
   while(1)
   {
      received_rx_size = (((uint32_t)WIZCHIP_READ(Sn_RX_RSR(sn))) << 16) | 
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004320:	3308      	adds	r3, #8
 8004322:	019b      	lsls	r3, r3, #6
 8004324:	3328      	adds	r3, #40	; 0x28
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff feda 	bl	80040e0 <WIZCHIP_READ>
 800432c:	4603      	mov	r3, r0
 800432e:	041c      	lsls	r4, r3, #16
                         (((uint32_t)WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),2))) & 0x0000FFFF);
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004336:	3308      	adds	r3, #8
 8004338:	019b      	lsls	r3, r3, #6
 800433a:	332a      	adds	r3, #42	; 0x2a
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff fecf 	bl	80040e0 <WIZCHIP_READ>
 8004342:	4603      	mov	r3, r0
      received_rx_size = (((uint32_t)WIZCHIP_READ(Sn_RX_RSR(sn))) << 16) | 
 8004344:	4323      	orrs	r3, r4
 8004346:	60bb      	str	r3, [r7, #8]
      if(received_rx_size == received_rx_size1) break;                                                                         
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	429a      	cmp	r2, r3
 800434e:	d002      	beq.n	8004356 <getSn_RX_RSR+0x4e>
      received_rx_size1 = received_rx_size;                                      // if first == sencond, Sn_RX_RSR value is valid.
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	60fb      	str	r3, [r7, #12]
      received_rx_size = (((uint32_t)WIZCHIP_READ(Sn_RX_RSR(sn))) << 16) | 
 8004354:	e7e1      	b.n	800431a <getSn_RX_RSR+0x12>
      if(received_rx_size == received_rx_size1) break;                                                                         
 8004356:	bf00      	nop
   }                                                                             // save second value into first                
   return received_rx_size + (uint32_t)((sock_pack_info[sn] & 0x02) ? 1 : 0);   
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	4a05      	ldr	r2, [pc, #20]	; (8004370 <getSn_RX_RSR+0x68>)
 800435c:	5cd3      	ldrb	r3, [r2, r3]
 800435e:	105b      	asrs	r3, r3, #1
 8004360:	f003 0201 	and.w	r2, r3, #1
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4413      	add	r3, r2
}
 8004368:	4618      	mov	r0, r3
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	bd90      	pop	{r4, r7, pc}
 8004370:	200001a8 	.word	0x200001a8

08004374 <wiz_send_data>:


void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint32_t len)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	73fb      	strb	r3, [r7, #15]
   uint32_t i = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	617b      	str	r3, [r7, #20]
   if(len == 0)  return;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d023      	beq.n	80043d4 <wiz_send_data+0x60>
   
   for(i = 0; i < len ; i += 2)
 800438c:	2300      	movs	r3, #0
 800438e:	617b      	str	r3, [r7, #20]
 8004390:	e01b      	b.n	80043ca <wiz_send_data+0x56>
      setSn_TX_FIFOR(sn, (((uint16_t)wizdata[i]) << 8) | (((uint16_t)wizdata[i+1]) & 0x00FF))
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004398:	3308      	adds	r3, #8
 800439a:	019b      	lsls	r3, r3, #6
 800439c:	332e      	adds	r3, #46	; 0x2e
 800439e:	4618      	mov	r0, r3
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	4413      	add	r3, r2
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	021b      	lsls	r3, r3, #8
 80043aa:	b21a      	sxth	r2, r3
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	3301      	adds	r3, #1
 80043b0:	68b9      	ldr	r1, [r7, #8]
 80043b2:	440b      	add	r3, r1
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	b21b      	sxth	r3, r3
 80043b8:	4313      	orrs	r3, r2
 80043ba:	b21b      	sxth	r3, r3
 80043bc:	b29b      	uxth	r3, r3
 80043be:	4619      	mov	r1, r3
 80043c0:	f7ff fe70 	bl	80040a4 <WIZCHIP_WRITE>
   for(i = 0; i < len ; i += 2)
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	3302      	adds	r3, #2
 80043c8:	617b      	str	r3, [r7, #20]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d3df      	bcc.n	8004392 <wiz_send_data+0x1e>
 80043d2:	e000      	b.n	80043d6 <wiz_send_data+0x62>
   if(len == 0)  return;
 80043d4:	bf00      	nop
}
 80043d6:	3718      	adds	r7, #24
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint32_t len)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	73fb      	strb	r3, [r7, #15]
   uint16_t rd = 0;
 80043ea:	2300      	movs	r3, #0
 80043ec:	82fb      	strh	r3, [r7, #22]
   uint32_t i = 0;
 80043ee:	2300      	movs	r3, #0
 80043f0:	613b      	str	r3, [r7, #16]
   
   if(len == 0) return;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d02e      	beq.n	8004456 <wiz_recv_data+0x7a>
      
   for(i = 0; i < len; i++)
 80043f8:	2300      	movs	r3, #0
 80043fa:	613b      	str	r3, [r7, #16]
 80043fc:	e021      	b.n	8004442 <wiz_recv_data+0x66>
   {
      if((i & 0x01)==0)
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	2b00      	cmp	r3, #0
 8004406:	d113      	bne.n	8004430 <wiz_recv_data+0x54>
      {
         rd = getSn_RX_FIFOR(sn);
 8004408:	7bfb      	ldrb	r3, [r7, #15]
 800440a:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800440e:	3308      	adds	r3, #8
 8004410:	019b      	lsls	r3, r3, #6
 8004412:	3330      	adds	r3, #48	; 0x30
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff fe63 	bl	80040e0 <WIZCHIP_READ>
 800441a:	4603      	mov	r3, r0
 800441c:	82fb      	strh	r3, [r7, #22]
         wizdata[i]   = (uint8_t)(rd >> 8);
 800441e:	8afb      	ldrh	r3, [r7, #22]
 8004420:	0a1b      	lsrs	r3, r3, #8
 8004422:	b299      	uxth	r1, r3
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4413      	add	r3, r2
 800442a:	b2ca      	uxtb	r2, r1
 800442c:	701a      	strb	r2, [r3, #0]
 800442e:	e005      	b.n	800443c <wiz_recv_data+0x60>
      }
      else  wizdata[i] = (uint8_t)rd;  // For checking the memory access violation
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	4413      	add	r3, r2
 8004436:	8afa      	ldrh	r2, [r7, #22]
 8004438:	b2d2      	uxtb	r2, r2
 800443a:	701a      	strb	r2, [r3, #0]
   for(i = 0; i < len; i++)
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	3301      	adds	r3, #1
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	429a      	cmp	r2, r3
 8004448:	d3d9      	bcc.n	80043fe <wiz_recv_data+0x22>
   }
   sock_remained_byte[sn] = (uint8_t)rd; // back up the remaind fifo byte.
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	8afa      	ldrh	r2, [r7, #22]
 800444e:	b2d1      	uxtb	r1, r2
 8004450:	4a03      	ldr	r2, [pc, #12]	; (8004460 <wiz_recv_data+0x84>)
 8004452:	54d1      	strb	r1, [r2, r3]
 8004454:	e000      	b.n	8004458 <wiz_recv_data+0x7c>
   if(len == 0) return;
 8004456:	bf00      	nop
}
 8004458:	3718      	adds	r7, #24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	200001b0 	.word	0x200001b0

08004464 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8004464:	b590      	push	{r4, r7, lr}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	4604      	mov	r4, r0
 800446c:	4608      	mov	r0, r1
 800446e:	4611      	mov	r1, r2
 8004470:	461a      	mov	r2, r3
 8004472:	4623      	mov	r3, r4
 8004474:	71fb      	strb	r3, [r7, #7]
 8004476:	4603      	mov	r3, r0
 8004478:	71bb      	strb	r3, [r7, #6]
 800447a:	460b      	mov	r3, r1
 800447c:	80bb      	strh	r3, [r7, #4]
 800447e:	4613      	mov	r3, r2
 8004480:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8004482:	79fb      	ldrb	r3, [r7, #7]
 8004484:	2b08      	cmp	r3, #8
 8004486:	d902      	bls.n	800448e <socket+0x2a>
 8004488:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800448c:	e101      	b.n	8004692 <socket+0x22e>
	switch(protocol)
 800448e:	79bb      	ldrb	r3, [r7, #6]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d004      	beq.n	800449e <socket+0x3a>
 8004494:	2b01      	cmp	r3, #1
 8004496:	db31      	blt.n	80044fc <socket+0x98>
 8004498:	2b04      	cmp	r3, #4
 800449a:	dc2f      	bgt.n	80044fc <socket+0x98>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800449c:	e032      	b.n	8004504 <socket+0xa0>
            getSIPR((uint8_t*)&taddr);
 800449e:	487f      	ldr	r0, [pc, #508]	; (800469c <socket+0x238>)
 80044a0:	f7ff fe1e 	bl	80040e0 <WIZCHIP_READ>
 80044a4:	4603      	mov	r3, r0
 80044a6:	0a1b      	lsrs	r3, r3, #8
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	f107 030c 	add.w	r3, r7, #12
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	701a      	strb	r2, [r3, #0]
 80044b2:	487a      	ldr	r0, [pc, #488]	; (800469c <socket+0x238>)
 80044b4:	f7ff fe14 	bl	80040e0 <WIZCHIP_READ>
 80044b8:	4603      	mov	r3, r0
 80044ba:	461a      	mov	r2, r3
 80044bc:	f107 030c 	add.w	r3, r7, #12
 80044c0:	3301      	adds	r3, #1
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	701a      	strb	r2, [r3, #0]
 80044c6:	4876      	ldr	r0, [pc, #472]	; (80046a0 <socket+0x23c>)
 80044c8:	f7ff fe0a 	bl	80040e0 <WIZCHIP_READ>
 80044cc:	4603      	mov	r3, r0
 80044ce:	0a1b      	lsrs	r3, r3, #8
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	f107 030c 	add.w	r3, r7, #12
 80044d6:	3302      	adds	r3, #2
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	701a      	strb	r2, [r3, #0]
 80044dc:	4870      	ldr	r0, [pc, #448]	; (80046a0 <socket+0x23c>)
 80044de:	f7ff fdff 	bl	80040e0 <WIZCHIP_READ>
 80044e2:	4603      	mov	r3, r0
 80044e4:	461a      	mov	r2, r3
 80044e6:	f107 030c 	add.w	r3, r7, #12
 80044ea:	3303      	adds	r3, #3
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	701a      	strb	r2, [r3, #0]
            if(taddr == 0) return SOCKERR_SOCKINIT;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d105      	bne.n	8004502 <socket+0x9e>
 80044f6:	f06f 0302 	mvn.w	r3, #2
 80044fa:	e0ca      	b.n	8004692 <socket+0x22e>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 80044fc:	f06f 0304 	mvn.w	r3, #4
 8004500:	e0c7      	b.n	8004692 <socket+0x22e>
	    break;
 8004502:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	f003 0304 	and.w	r3, r3, #4
 800450a:	2b00      	cmp	r3, #0
 800450c:	d002      	beq.n	8004514 <socket+0xb0>
 800450e:	f06f 0305 	mvn.w	r3, #5
 8004512:	e0be      	b.n	8004692 <socket+0x22e>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8004514:	78fb      	ldrb	r3, [r7, #3]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d019      	beq.n	800454e <socket+0xea>
	{
   	switch(protocol)
 800451a:	79bb      	ldrb	r3, [r7, #6]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d002      	beq.n	8004526 <socket+0xc2>
 8004520:	2b02      	cmp	r3, #2
 8004522:	d008      	beq.n	8004536 <socket+0xd2>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8004524:	e018      	b.n	8004558 <socket+0xf4>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK|SF_TCP_ALIGN))==0) return SOCKERR_SOCKFLAG;
 8004526:	78fb      	ldrb	r3, [r7, #3]
 8004528:	f003 0323 	and.w	r3, r3, #35	; 0x23
 800452c:	2b00      	cmp	r3, #0
 800452e:	d110      	bne.n	8004552 <socket+0xee>
 8004530:	f06f 0305 	mvn.w	r3, #5
 8004534:	e0ad      	b.n	8004692 <socket+0x22e>
   	      if(flag & SF_IGMP_VER2)
 8004536:	78fb      	ldrb	r3, [r7, #3]
 8004538:	f003 0320 	and.w	r3, r3, #32
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <socket+0xf2>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004540:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004544:	2b00      	cmp	r3, #0
 8004546:	db06      	blt.n	8004556 <socket+0xf2>
 8004548:	f06f 0305 	mvn.w	r3, #5
 800454c:	e0a1      	b.n	8004692 <socket+0x22e>
   	}
   }
 800454e:	bf00      	nop
 8004550:	e002      	b.n	8004558 <socket+0xf4>
   	      break;
 8004552:	bf00      	nop
 8004554:	e000      	b.n	8004558 <socket+0xf4>
   	      break;
 8004556:	bf00      	nop
	close(sn);
 8004558:	79fb      	ldrb	r3, [r7, #7]
 800455a:	4618      	mov	r0, r3
 800455c:	f000 f8ac 	bl	80046b8 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004566:	3308      	adds	r3, #8
 8004568:	019b      	lsls	r3, r3, #6
 800456a:	4618      	mov	r0, r3
 800456c:	79bb      	ldrb	r3, [r7, #6]
 800456e:	b21a      	sxth	r2, r3
 8004570:	78fb      	ldrb	r3, [r7, #3]
 8004572:	b21b      	sxth	r3, r3
 8004574:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004578:	b21b      	sxth	r3, r3
 800457a:	4313      	orrs	r3, r2
 800457c:	b21a      	sxth	r2, r3
 800457e:	78fb      	ldrb	r3, [r7, #3]
 8004580:	01db      	lsls	r3, r3, #7
 8004582:	b21b      	sxth	r3, r3
 8004584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004588:	b21b      	sxth	r3, r3
 800458a:	4313      	orrs	r3, r2
 800458c:	b21b      	sxth	r3, r3
 800458e:	b29b      	uxth	r3, r3
 8004590:	4619      	mov	r1, r3
 8004592:	f7ff fd87 	bl	80040a4 <WIZCHIP_WRITE>
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
    #endif
	if(!port)
 8004596:	88bb      	ldrh	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d110      	bne.n	80045be <socket+0x15a>
	{
	   port = sock_any_port++;
 800459c:	4b41      	ldr	r3, [pc, #260]	; (80046a4 <socket+0x240>)
 800459e:	881b      	ldrh	r3, [r3, #0]
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	b291      	uxth	r1, r2
 80045a4:	4a3f      	ldr	r2, [pc, #252]	; (80046a4 <socket+0x240>)
 80045a6:	8011      	strh	r1, [r2, #0]
 80045a8:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80045aa:	4b3e      	ldr	r3, [pc, #248]	; (80046a4 <socket+0x240>)
 80045ac:	881b      	ldrh	r3, [r3, #0]
 80045ae:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d103      	bne.n	80045be <socket+0x15a>
 80045b6:	4b3b      	ldr	r3, [pc, #236]	; (80046a4 <socket+0x240>)
 80045b8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80045bc:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80045be:	79fb      	ldrb	r3, [r7, #7]
 80045c0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80045c4:	3308      	adds	r3, #8
 80045c6:	019b      	lsls	r3, r3, #6
 80045c8:	330a      	adds	r3, #10
 80045ca:	461a      	mov	r2, r3
 80045cc:	88bb      	ldrh	r3, [r7, #4]
 80045ce:	4619      	mov	r1, r3
 80045d0:	4610      	mov	r0, r2
 80045d2:	f7ff fd67 	bl	80040a4 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80045dc:	3308      	adds	r3, #8
 80045de:	019b      	lsls	r3, r3, #6
 80045e0:	3302      	adds	r3, #2
 80045e2:	2101      	movs	r1, #1
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7ff fd5d 	bl	80040a4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80045ea:	bf00      	nop
 80045ec:	79fb      	ldrb	r3, [r7, #7]
 80045ee:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80045f2:	3308      	adds	r3, #8
 80045f4:	019b      	lsls	r3, r3, #6
 80045f6:	3302      	adds	r3, #2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fd71 	bl	80040e0 <WIZCHIP_READ>
 80045fe:	4603      	mov	r3, r0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f2      	bne.n	80045ec <socket+0x188>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8004606:	79fb      	ldrb	r3, [r7, #7]
 8004608:	2201      	movs	r2, #1
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	b21b      	sxth	r3, r3
 8004610:	43db      	mvns	r3, r3
 8004612:	b21a      	sxth	r2, r3
 8004614:	4b24      	ldr	r3, [pc, #144]	; (80046a8 <socket+0x244>)
 8004616:	881b      	ldrh	r3, [r3, #0]
 8004618:	b21b      	sxth	r3, r3
 800461a:	4013      	ands	r3, r2
 800461c:	b21b      	sxth	r3, r3
 800461e:	b29a      	uxth	r2, r3
 8004620:	4b21      	ldr	r3, [pc, #132]	; (80046a8 <socket+0x244>)
 8004622:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	f003 0201 	and.w	r2, r3, #1
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	fa02 f303 	lsl.w	r3, r2, r3
 8004630:	b21a      	sxth	r2, r3
 8004632:	4b1d      	ldr	r3, [pc, #116]	; (80046a8 <socket+0x244>)
 8004634:	881b      	ldrh	r3, [r3, #0]
 8004636:	b21b      	sxth	r3, r3
 8004638:	4313      	orrs	r3, r2
 800463a:	b21b      	sxth	r3, r3
 800463c:	b29a      	uxth	r2, r3
 800463e:	4b1a      	ldr	r3, [pc, #104]	; (80046a8 <socket+0x244>)
 8004640:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	2201      	movs	r2, #1
 8004646:	fa02 f303 	lsl.w	r3, r2, r3
 800464a:	b21b      	sxth	r3, r3
 800464c:	43db      	mvns	r3, r3
 800464e:	b21a      	sxth	r2, r3
 8004650:	4b16      	ldr	r3, [pc, #88]	; (80046ac <socket+0x248>)
 8004652:	881b      	ldrh	r3, [r3, #0]
 8004654:	b21b      	sxth	r3, r3
 8004656:	4013      	ands	r3, r2
 8004658:	b21b      	sxth	r3, r3
 800465a:	b29a      	uxth	r2, r3
 800465c:	4b13      	ldr	r3, [pc, #76]	; (80046ac <socket+0x248>)
 800465e:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8004660:	79fb      	ldrb	r3, [r7, #7]
 8004662:	4a13      	ldr	r2, [pc, #76]	; (80046b0 <socket+0x24c>)
 8004664:	2100      	movs	r1, #0
 8004666:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	4a11      	ldr	r2, [pc, #68]	; (80046b4 <socket+0x250>)
 800466e:	2100      	movs	r1, #0
 8004670:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004672:	bf00      	nop
 8004674:	79fb      	ldrb	r3, [r7, #7]
 8004676:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800467a:	3308      	adds	r3, #8
 800467c:	019b      	lsls	r3, r3, #6
 800467e:	3308      	adds	r3, #8
 8004680:	4618      	mov	r0, r3
 8004682:	f7ff fd2d 	bl	80040e0 <WIZCHIP_READ>
 8004686:	4603      	mov	r3, r0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f2      	beq.n	8004674 <socket+0x210>
   return (int8_t)sn;
 800468e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	bd90      	pop	{r4, r7, pc}
 800469a:	bf00      	nop
 800469c:	34000018 	.word	0x34000018
 80046a0:	3400001a 	.word	0x3400001a
 80046a4:	200000d6 	.word	0x200000d6
 80046a8:	20000194 	.word	0x20000194
 80046ac:	20000196 	.word	0x20000196
 80046b0:	20000198 	.word	0x20000198
 80046b4:	200001a8 	.word	0x200001a8

080046b8 <close>:

int8_t close(uint8_t sn)
{
 80046b8:	b590      	push	{r4, r7, lr}
 80046ba:	b087      	sub	sp, #28
 80046bc:	af02      	add	r7, sp, #8
 80046be:	4603      	mov	r3, r0
 80046c0:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d902      	bls.n	80046ce <close+0x16>
 80046c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80046cc:	e0bf      	b.n	800484e <close+0x196>
//A20160426 : Applied the erratum 1 of W5300
#if   (_WIZCHIP_ == 5300) 
   //M20160503 : Wrong socket parameter. s -> sn 
   //if( ((getSn_MR(s)& 0x0F) == Sn_MR_TCP) && (getSn_TX_FSR(s) != getSn_TxMAX(s)) ) 
   if( ((getSn_MR(sn)& 0x0F) == Sn_MR_TCP) && (getSn_TX_FSR(sn) != getSn_TxMAX(sn)) ) 
 80046ce:	79fb      	ldrb	r3, [r7, #7]
 80046d0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80046d4:	3308      	adds	r3, #8
 80046d6:	019b      	lsls	r3, r3, #6
 80046d8:	4618      	mov	r0, r3
 80046da:	f7ff fd01 	bl	80040e0 <WIZCHIP_READ>
 80046de:	4603      	mov	r3, r0
 80046e0:	f003 030f 	and.w	r3, r3, #15
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d15a      	bne.n	800479e <close+0xe6>
 80046e8:	79fb      	ldrb	r3, [r7, #7]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7ff fdde 	bl	80042ac <getSn_TX_FSR>
 80046f0:	4604      	mov	r4, r0
 80046f2:	79fb      	ldrb	r3, [r7, #7]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7ff fd4e 	bl	8004196 <getTMSR>
 80046fa:	4603      	mov	r3, r0
 80046fc:	029b      	lsls	r3, r3, #10
 80046fe:	429c      	cmp	r4, r3
 8004700:	d04d      	beq.n	800479e <close+0xe6>
   { 
      uint8_t destip[4] = {0, 0, 0, 1};
 8004702:	2300      	movs	r3, #0
 8004704:	733b      	strb	r3, [r7, #12]
 8004706:	2300      	movs	r3, #0
 8004708:	737b      	strb	r3, [r7, #13]
 800470a:	2300      	movs	r3, #0
 800470c:	73bb      	strb	r3, [r7, #14]
 800470e:	2301      	movs	r3, #1
 8004710:	73fb      	strb	r3, [r7, #15]
      //     if (getSn_TX_FSR(s) == getSn_TxMAX(s)) continue;
      // 
      //M20160503 : The socket() of close() calls close() itself again. It occures a infinite loop - close()->socket()->close()->socket()-> ~
      //socket(s,Sn_MR_UDP,0x3000,0);
      //sendto(s,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
      setSn_MR(sn,Sn_MR_UDP);
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004718:	3308      	adds	r3, #8
 800471a:	019b      	lsls	r3, r3, #6
 800471c:	2102      	movs	r1, #2
 800471e:	4618      	mov	r0, r3
 8004720:	f7ff fcc0 	bl	80040a4 <WIZCHIP_WRITE>
      setSn_PORTR(sn, 0x3000);
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800472a:	3308      	adds	r3, #8
 800472c:	019b      	lsls	r3, r3, #6
 800472e:	330a      	adds	r3, #10
 8004730:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004734:	4618      	mov	r0, r3
 8004736:	f7ff fcb5 	bl	80040a4 <WIZCHIP_WRITE>
      setSn_CR(sn,Sn_CR_OPEN);
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004740:	3308      	adds	r3, #8
 8004742:	019b      	lsls	r3, r3, #6
 8004744:	3302      	adds	r3, #2
 8004746:	2101      	movs	r1, #1
 8004748:	4618      	mov	r0, r3
 800474a:	f7ff fcab 	bl	80040a4 <WIZCHIP_WRITE>
      while(getSn_CR(sn) != 0);
 800474e:	bf00      	nop
 8004750:	79fb      	ldrb	r3, [r7, #7]
 8004752:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004756:	3308      	adds	r3, #8
 8004758:	019b      	lsls	r3, r3, #6
 800475a:	3302      	adds	r3, #2
 800475c:	4618      	mov	r0, r3
 800475e:	f7ff fcbf 	bl	80040e0 <WIZCHIP_READ>
 8004762:	4603      	mov	r3, r0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f2      	bne.n	8004750 <close+0x98>
      while(getSn_SR(sn) != SOCK_UDP);
 800476a:	bf00      	nop
 800476c:	79fb      	ldrb	r3, [r7, #7]
 800476e:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004772:	3308      	adds	r3, #8
 8004774:	019b      	lsls	r3, r3, #6
 8004776:	3308      	adds	r3, #8
 8004778:	4618      	mov	r0, r3
 800477a:	f7ff fcb1 	bl	80040e0 <WIZCHIP_READ>
 800477e:	4603      	mov	r3, r0
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b22      	cmp	r3, #34	; 0x22
 8004784:	d1f2      	bne.n	800476c <close+0xb4>
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
 8004786:	f107 020c 	add.w	r2, r7, #12
 800478a:	f107 010c 	add.w	r1, r7, #12
 800478e:	79f8      	ldrb	r0, [r7, #7]
 8004790:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	4613      	mov	r3, r2
 8004798:	2201      	movs	r2, #1
 800479a:	f000 fbbf 	bl	8004f1c <sendto>
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 800479e:	79fb      	ldrb	r3, [r7, #7]
 80047a0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80047a4:	3308      	adds	r3, #8
 80047a6:	019b      	lsls	r3, r3, #6
 80047a8:	3302      	adds	r3, #2
 80047aa:	2110      	movs	r1, #16
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff fc79 	bl	80040a4 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80047b2:	bf00      	nop
 80047b4:	79fb      	ldrb	r3, [r7, #7]
 80047b6:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80047ba:	3308      	adds	r3, #8
 80047bc:	019b      	lsls	r3, r3, #6
 80047be:	3302      	adds	r3, #2
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7ff fc8d 	bl	80040e0 <WIZCHIP_READ>
 80047c6:	4603      	mov	r3, r0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f2      	bne.n	80047b4 <close+0xfc>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 80047ce:	79fb      	ldrb	r3, [r7, #7]
 80047d0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80047d4:	3308      	adds	r3, #8
 80047d6:	019b      	lsls	r3, r3, #6
 80047d8:	3306      	adds	r3, #6
 80047da:	21ff      	movs	r1, #255	; 0xff
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff fc61 	bl	80040a4 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 80047e2:	79fb      	ldrb	r3, [r7, #7]
 80047e4:	2201      	movs	r2, #1
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	b21b      	sxth	r3, r3
 80047ec:	43db      	mvns	r3, r3
 80047ee:	b21a      	sxth	r2, r3
 80047f0:	4b19      	ldr	r3, [pc, #100]	; (8004858 <close+0x1a0>)
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	b21b      	sxth	r3, r3
 80047f6:	4013      	ands	r3, r2
 80047f8:	b21b      	sxth	r3, r3
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	4b16      	ldr	r3, [pc, #88]	; (8004858 <close+0x1a0>)
 80047fe:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8004800:	79fb      	ldrb	r3, [r7, #7]
 8004802:	2201      	movs	r2, #1
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	b21b      	sxth	r3, r3
 800480a:	43db      	mvns	r3, r3
 800480c:	b21a      	sxth	r2, r3
 800480e:	4b13      	ldr	r3, [pc, #76]	; (800485c <close+0x1a4>)
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	b21b      	sxth	r3, r3
 8004814:	4013      	ands	r3, r2
 8004816:	b21b      	sxth	r3, r3
 8004818:	b29a      	uxth	r2, r3
 800481a:	4b10      	ldr	r3, [pc, #64]	; (800485c <close+0x1a4>)
 800481c:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800481e:	79fb      	ldrb	r3, [r7, #7]
 8004820:	4a0f      	ldr	r2, [pc, #60]	; (8004860 <close+0x1a8>)
 8004822:	2100      	movs	r1, #0
 8004824:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8004828:	79fb      	ldrb	r3, [r7, #7]
 800482a:	4a0e      	ldr	r2, [pc, #56]	; (8004864 <close+0x1ac>)
 800482c:	2100      	movs	r1, #0
 800482e:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8004830:	bf00      	nop
 8004832:	79fb      	ldrb	r3, [r7, #7]
 8004834:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004838:	3308      	adds	r3, #8
 800483a:	019b      	lsls	r3, r3, #6
 800483c:	3308      	adds	r3, #8
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff fc4e 	bl	80040e0 <WIZCHIP_READ>
 8004844:	4603      	mov	r3, r0
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1f2      	bne.n	8004832 <close+0x17a>
	return SOCK_OK;
 800484c:	2301      	movs	r3, #1
}
 800484e:	4618      	mov	r0, r3
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	bd90      	pop	{r4, r7, pc}
 8004856:	bf00      	nop
 8004858:	20000194 	.word	0x20000194
 800485c:	20000196 	.word	0x20000196
 8004860:	20000198 	.word	0x20000198
 8004864:	200001a8 	.word	0x200001a8

08004868 <listen>:

int8_t listen(uint8_t sn)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	4603      	mov	r3, r0
 8004870:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8004872:	79fb      	ldrb	r3, [r7, #7]
 8004874:	2b08      	cmp	r3, #8
 8004876:	d902      	bls.n	800487e <listen+0x16>
 8004878:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800487c:	e04d      	b.n	800491a <listen+0xb2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004884:	3308      	adds	r3, #8
 8004886:	019b      	lsls	r3, r3, #6
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff fc29 	bl	80040e0 <WIZCHIP_READ>
 800488e:	4603      	mov	r3, r0
 8004890:	f003 030f 	and.w	r3, r3, #15
 8004894:	2b01      	cmp	r3, #1
 8004896:	d002      	beq.n	800489e <listen+0x36>
 8004898:	f06f 0304 	mvn.w	r3, #4
 800489c:	e03d      	b.n	800491a <listen+0xb2>
	CHECK_SOCKINIT();
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80048a4:	3308      	adds	r3, #8
 80048a6:	019b      	lsls	r3, r3, #6
 80048a8:	3308      	adds	r3, #8
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fc18 	bl	80040e0 <WIZCHIP_READ>
 80048b0:	4603      	mov	r3, r0
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b13      	cmp	r3, #19
 80048b6:	d002      	beq.n	80048be <listen+0x56>
 80048b8:	f06f 0302 	mvn.w	r3, #2
 80048bc:	e02d      	b.n	800491a <listen+0xb2>
	setSn_CR(sn,Sn_CR_LISTEN);
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80048c4:	3308      	adds	r3, #8
 80048c6:	019b      	lsls	r3, r3, #6
 80048c8:	3302      	adds	r3, #2
 80048ca:	2102      	movs	r1, #2
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7ff fbe9 	bl	80040a4 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 80048d2:	bf00      	nop
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80048da:	3308      	adds	r3, #8
 80048dc:	019b      	lsls	r3, r3, #6
 80048de:	3302      	adds	r3, #2
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7ff fbfd 	bl	80040e0 <WIZCHIP_READ>
 80048e6:	4603      	mov	r3, r0
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1f2      	bne.n	80048d4 <listen+0x6c>
   while(getSn_SR(sn) != SOCK_LISTEN)
 80048ee:	e006      	b.n	80048fe <listen+0x96>
   {
         close(sn);
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff fee0 	bl	80046b8 <close>
         return SOCKERR_SOCKCLOSED;
 80048f8:	f06f 0303 	mvn.w	r3, #3
 80048fc:	e00d      	b.n	800491a <listen+0xb2>
   while(getSn_SR(sn) != SOCK_LISTEN)
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004904:	3308      	adds	r3, #8
 8004906:	019b      	lsls	r3, r3, #6
 8004908:	3308      	adds	r3, #8
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff fbe8 	bl	80040e0 <WIZCHIP_READ>
 8004910:	4603      	mov	r3, r0
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b14      	cmp	r3, #20
 8004916:	d1eb      	bne.n	80048f0 <listen+0x88>
   }
   return SOCK_OK;
 8004918:	2301      	movs	r3, #1
}
 800491a:	4618      	mov	r0, r3
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	2b08      	cmp	r3, #8
 8004932:	d902      	bls.n	800493a <disconnect+0x16>
 8004934:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004938:	e066      	b.n	8004a08 <disconnect+0xe4>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004940:	3308      	adds	r3, #8
 8004942:	019b      	lsls	r3, r3, #6
 8004944:	4618      	mov	r0, r3
 8004946:	f7ff fbcb 	bl	80040e0 <WIZCHIP_READ>
 800494a:	4603      	mov	r3, r0
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	2b01      	cmp	r3, #1
 8004952:	d002      	beq.n	800495a <disconnect+0x36>
 8004954:	f06f 0304 	mvn.w	r3, #4
 8004958:	e056      	b.n	8004a08 <disconnect+0xe4>
	setSn_CR(sn,Sn_CR_DISCON);
 800495a:	79fb      	ldrb	r3, [r7, #7]
 800495c:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004960:	3308      	adds	r3, #8
 8004962:	019b      	lsls	r3, r3, #6
 8004964:	3302      	adds	r3, #2
 8004966:	2108      	movs	r1, #8
 8004968:	4618      	mov	r0, r3
 800496a:	f7ff fb9b 	bl	80040a4 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 800496e:	bf00      	nop
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004976:	3308      	adds	r3, #8
 8004978:	019b      	lsls	r3, r3, #6
 800497a:	3302      	adds	r3, #2
 800497c:	4618      	mov	r0, r3
 800497e:	f7ff fbaf 	bl	80040e0 <WIZCHIP_READ>
 8004982:	4603      	mov	r3, r0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f2      	bne.n	8004970 <disconnect+0x4c>
	sock_is_sending &= ~(1<<sn);
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	2201      	movs	r2, #1
 800498e:	fa02 f303 	lsl.w	r3, r2, r3
 8004992:	b21b      	sxth	r3, r3
 8004994:	43db      	mvns	r3, r3
 8004996:	b21a      	sxth	r2, r3
 8004998:	4b1d      	ldr	r3, [pc, #116]	; (8004a10 <disconnect+0xec>)
 800499a:	881b      	ldrh	r3, [r3, #0]
 800499c:	b21b      	sxth	r3, r3
 800499e:	4013      	ands	r3, r2
 80049a0:	b21b      	sxth	r3, r3
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	4b1a      	ldr	r3, [pc, #104]	; (8004a10 <disconnect+0xec>)
 80049a6:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 80049a8:	4b1a      	ldr	r3, [pc, #104]	; (8004a14 <disconnect+0xf0>)
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	79fb      	ldrb	r3, [r7, #7]
 80049b0:	fa42 f303 	asr.w	r3, r2, r3
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d017      	beq.n	80049ec <disconnect+0xc8>
 80049bc:	2300      	movs	r3, #0
 80049be:	e023      	b.n	8004a08 <disconnect+0xe4>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80049c6:	3308      	adds	r3, #8
 80049c8:	019b      	lsls	r3, r3, #6
 80049ca:	3306      	adds	r3, #6
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff fb87 	bl	80040e0 <WIZCHIP_READ>
 80049d2:	4603      	mov	r3, r0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d006      	beq.n	80049ec <disconnect+0xc8>
	   {
	      close(sn);
 80049de:	79fb      	ldrb	r3, [r7, #7]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff fe69 	bl	80046b8 <close>
	      return SOCKERR_TIMEOUT;
 80049e6:	f06f 030c 	mvn.w	r3, #12
 80049ea:	e00d      	b.n	8004a08 <disconnect+0xe4>
	while(getSn_SR(sn) != SOCK_CLOSED)
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80049f2:	3308      	adds	r3, #8
 80049f4:	019b      	lsls	r3, r3, #6
 80049f6:	3308      	adds	r3, #8
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7ff fb71 	bl	80040e0 <WIZCHIP_READ>
 80049fe:	4603      	mov	r3, r0
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1dc      	bne.n	80049c0 <disconnect+0x9c>
	   }
	}
	return SOCK_OK;
 8004a06:	2301      	movs	r3, #1
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	20000196 	.word	0x20000196
 8004a14:	20000194 	.word	0x20000194

08004a18 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	4603      	mov	r3, r0
 8004a20:	6039      	str	r1, [r7, #0]
 8004a22:	71fb      	strb	r3, [r7, #7]
 8004a24:	4613      	mov	r3, r2
 8004a26:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8004a30:	79fb      	ldrb	r3, [r7, #7]
 8004a32:	2b08      	cmp	r3, #8
 8004a34:	d902      	bls.n	8004a3c <send+0x24>
 8004a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a3a:	e0f3      	b.n	8004c24 <send+0x20c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004a42:	3308      	adds	r3, #8
 8004a44:	019b      	lsls	r3, r3, #6
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff fb4a 	bl	80040e0 <WIZCHIP_READ>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d002      	beq.n	8004a5c <send+0x44>
 8004a56:	f06f 0304 	mvn.w	r3, #4
 8004a5a:	e0e3      	b.n	8004c24 <send+0x20c>
   CHECK_SOCKDATA();
 8004a5c:	88bb      	ldrh	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d102      	bne.n	8004a68 <send+0x50>
 8004a62:	f06f 030d 	mvn.w	r3, #13
 8004a66:	e0dd      	b.n	8004c24 <send+0x20c>
   tmp = getSn_SR(sn);
 8004a68:	79fb      	ldrb	r3, [r7, #7]
 8004a6a:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004a6e:	3308      	adds	r3, #8
 8004a70:	019b      	lsls	r3, r3, #6
 8004a72:	3308      	adds	r3, #8
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7ff fb33 	bl	80040e0 <WIZCHIP_READ>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
 8004a80:	2b17      	cmp	r3, #23
 8004a82:	d005      	beq.n	8004a90 <send+0x78>
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	2b1c      	cmp	r3, #28
 8004a88:	d002      	beq.n	8004a90 <send+0x78>
 8004a8a:	f06f 0306 	mvn.w	r3, #6
 8004a8e:	e0c9      	b.n	8004c24 <send+0x20c>
   if( sock_is_sending & (1<<sn) )
 8004a90:	4b66      	ldr	r3, [pc, #408]	; (8004c2c <send+0x214>)
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	461a      	mov	r2, r3
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	fa42 f303 	asr.w	r3, r2, r3
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d037      	beq.n	8004b14 <send+0xfc>
   {
      tmp = getSn_IR(sn);
 8004aa4:	79fb      	ldrb	r3, [r7, #7]
 8004aa6:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004aaa:	3308      	adds	r3, #8
 8004aac:	019b      	lsls	r3, r3, #6
 8004aae:	3306      	adds	r3, #6
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f7ff fb15 	bl	80040e0 <WIZCHIP_READ>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8004aba:	7bfb      	ldrb	r3, [r7, #15]
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d019      	beq.n	8004af8 <send+0xe0>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
 8004ac6:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004aca:	3308      	adds	r3, #8
 8004acc:	019b      	lsls	r3, r3, #6
 8004ace:	3306      	adds	r3, #6
 8004ad0:	2110      	movs	r1, #16
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff fae6 	bl	80040a4 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8004ad8:	79fb      	ldrb	r3, [r7, #7]
 8004ada:	2201      	movs	r2, #1
 8004adc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae0:	b21b      	sxth	r3, r3
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	b21a      	sxth	r2, r3
 8004ae6:	4b51      	ldr	r3, [pc, #324]	; (8004c2c <send+0x214>)
 8004ae8:	881b      	ldrh	r3, [r3, #0]
 8004aea:	b21b      	sxth	r3, r3
 8004aec:	4013      	ands	r3, r2
 8004aee:	b21b      	sxth	r3, r3
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	4b4e      	ldr	r3, [pc, #312]	; (8004c2c <send+0x214>)
 8004af4:	801a      	strh	r2, [r3, #0]
 8004af6:	e00d      	b.n	8004b14 <send+0xfc>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d006      	beq.n	8004b10 <send+0xf8>
      {
         close(sn);
 8004b02:	79fb      	ldrb	r3, [r7, #7]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff fdd7 	bl	80046b8 <close>
         return SOCKERR_TIMEOUT;
 8004b0a:	f06f 030c 	mvn.w	r3, #12
 8004b0e:	e089      	b.n	8004c24 <send+0x20c>
      }
      else return SOCK_BUSY;
 8004b10:	2300      	movs	r3, #0
 8004b12:	e087      	b.n	8004c24 <send+0x20c>
   }
   freesize = getSn_TxMAX(sn);
 8004b14:	79fb      	ldrb	r3, [r7, #7]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff fb3d 	bl	8004196 <getTMSR>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	029b      	lsls	r3, r3, #10
 8004b22:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8004b24:	88ba      	ldrh	r2, [r7, #4]
 8004b26:	89bb      	ldrh	r3, [r7, #12]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d901      	bls.n	8004b30 <send+0x118>
 8004b2c:	89bb      	ldrh	r3, [r7, #12]
 8004b2e:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8004b30:	79fb      	ldrb	r3, [r7, #7]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7ff fbba 	bl	80042ac <getSn_TX_FSR>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
 8004b3e:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004b42:	3308      	adds	r3, #8
 8004b44:	019b      	lsls	r3, r3, #6
 8004b46:	3308      	adds	r3, #8
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff fac9 	bl	80040e0 <WIZCHIP_READ>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	2b17      	cmp	r3, #23
 8004b56:	d009      	beq.n	8004b6c <send+0x154>
 8004b58:	7bfb      	ldrb	r3, [r7, #15]
 8004b5a:	2b1c      	cmp	r3, #28
 8004b5c:	d006      	beq.n	8004b6c <send+0x154>
      {
         close(sn);
 8004b5e:	79fb      	ldrb	r3, [r7, #7]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7ff fda9 	bl	80046b8 <close>
         return SOCKERR_SOCKSTATUS;
 8004b66:	f06f 0306 	mvn.w	r3, #6
 8004b6a:	e05b      	b.n	8004c24 <send+0x20c>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004b6c:	4b30      	ldr	r3, [pc, #192]	; (8004c30 <send+0x218>)
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	fa42 f303 	asr.w	r3, r2, r3
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <send+0x174>
 8004b80:	88ba      	ldrh	r2, [r7, #4]
 8004b82:	89bb      	ldrh	r3, [r7, #12]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d901      	bls.n	8004b8c <send+0x174>
 8004b88:	2300      	movs	r3, #0
 8004b8a:	e04b      	b.n	8004c24 <send+0x20c>
      if(len <= freesize) break;
 8004b8c:	88ba      	ldrh	r2, [r7, #4]
 8004b8e:	89bb      	ldrh	r3, [r7, #12]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d900      	bls.n	8004b96 <send+0x17e>
      freesize = getSn_TX_FSR(sn);
 8004b94:	e7cc      	b.n	8004b30 <send+0x118>
      if(len <= freesize) break;
 8004b96:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8004b98:	88ba      	ldrh	r2, [r7, #4]
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	6839      	ldr	r1, [r7, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7ff fbe8 	bl	8004374 <wiz_send_data>
   #if _WIZCHIP_ == 5200
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
   #endif

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
 8004ba6:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004baa:	3308      	adds	r3, #8
 8004bac:	019b      	lsls	r3, r3, #6
 8004bae:	3320      	adds	r3, #32
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	88bb      	ldrh	r3, [r7, #4]
 8004bb4:	0c1b      	lsrs	r3, r3, #16
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4610      	mov	r0, r2
 8004bbc:	f7ff fa72 	bl	80040a4 <WIZCHIP_WRITE>
 8004bc0:	79fb      	ldrb	r3, [r7, #7]
 8004bc2:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004bc6:	3308      	adds	r3, #8
 8004bc8:	019b      	lsls	r3, r3, #6
 8004bca:	3322      	adds	r3, #34	; 0x22
 8004bcc:	461a      	mov	r2, r3
 8004bce:	88bb      	ldrh	r3, [r7, #4]
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4610      	mov	r0, r2
 8004bd4:	f7ff fa66 	bl	80040a4 <WIZCHIP_WRITE>
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
 8004bda:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004bde:	3308      	adds	r3, #8
 8004be0:	019b      	lsls	r3, r3, #6
 8004be2:	3302      	adds	r3, #2
 8004be4:	2120      	movs	r1, #32
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff fa5c 	bl	80040a4 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8004bec:	bf00      	nop
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	019b      	lsls	r3, r3, #6
 8004bf8:	3302      	adds	r3, #2
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7ff fa70 	bl	80040e0 <WIZCHIP_READ>
 8004c00:	4603      	mov	r3, r0
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1f2      	bne.n	8004bee <send+0x1d6>
   sock_is_sending |= (1 << sn);
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c10:	b21a      	sxth	r2, r3
 8004c12:	4b06      	ldr	r3, [pc, #24]	; (8004c2c <send+0x214>)
 8004c14:	881b      	ldrh	r3, [r3, #0]
 8004c16:	b21b      	sxth	r3, r3
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	b21b      	sxth	r3, r3
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	4b03      	ldr	r3, [pc, #12]	; (8004c2c <send+0x214>)
 8004c20:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004c22:	88bb      	ldrh	r3, [r7, #4]
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	20000196 	.word	0x20000196
 8004c30:	20000194 	.word	0x20000194

08004c34 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8004c34:	b590      	push	{r4, r7, lr}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	6039      	str	r1, [r7, #0]
 8004c3e:	71fb      	strb	r3, [r7, #7]
 8004c40:	4613      	mov	r3, r2
 8004c42:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	737b      	strb	r3, [r7, #13]
   uint16_t recvsize = 0;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	81fb      	strh	r3, [r7, #14]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	2b08      	cmp	r3, #8
 8004c50:	d902      	bls.n	8004c58 <recv+0x24>
 8004c52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c56:	e154      	b.n	8004f02 <recv+0x2ce>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004c58:	79fb      	ldrb	r3, [r7, #7]
 8004c5a:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004c5e:	3308      	adds	r3, #8
 8004c60:	019b      	lsls	r3, r3, #6
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff fa3c 	bl	80040e0 <WIZCHIP_READ>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d002      	beq.n	8004c78 <recv+0x44>
 8004c72:	f06f 0304 	mvn.w	r3, #4
 8004c76:	e144      	b.n	8004f02 <recv+0x2ce>
   CHECK_SOCKDATA();
 8004c78:	88bb      	ldrh	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d102      	bne.n	8004c84 <recv+0x50>
 8004c7e:	f06f 030d 	mvn.w	r3, #13
 8004c82:	e13e      	b.n	8004f02 <recv+0x2ce>
   
   recvsize = getSn_RxMAX(sn);
 8004c84:	79fb      	ldrb	r3, [r7, #7]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7ff fae9 	bl	800425e <getRMSR>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	029b      	lsls	r3, r3, #10
 8004c92:	81fb      	strh	r3, [r7, #14]
   if(recvsize < len) len = recvsize;
 8004c94:	89fa      	ldrh	r2, [r7, #14]
 8004c96:	88bb      	ldrh	r3, [r7, #4]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d201      	bcs.n	8004ca0 <recv+0x6c>
 8004c9c:	89fb      	ldrh	r3, [r7, #14]
 8004c9e:	80bb      	strh	r3, [r7, #4]
      
//A20150601 : For Integrating with W5300
#if _WIZCHIP_ == 5300
   //sock_pack_info[sn] = PACK_COMPLETED;    // for clear      
   if(sock_remained_size[sn] == 0)
 8004ca0:	79fb      	ldrb	r3, [r7, #7]
 8004ca2:	4a9a      	ldr	r2, [pc, #616]	; (8004f0c <recv+0x2d8>)
 8004ca4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d14a      	bne.n	8004d42 <recv+0x10e>
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8004cac:	79fb      	ldrb	r3, [r7, #7]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fb2a 	bl	8004308 <getSn_RX_RSR>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	81fb      	strh	r3, [r7, #14]
         tmp = getSn_SR(sn);
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004cbe:	3308      	adds	r3, #8
 8004cc0:	019b      	lsls	r3, r3, #6
 8004cc2:	3308      	adds	r3, #8
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7ff fa0b 	bl	80040e0 <WIZCHIP_READ>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	737b      	strb	r3, [r7, #13]
         if (tmp != SOCK_ESTABLISHED)
 8004cce:	7b7b      	ldrb	r3, [r7, #13]
 8004cd0:	2b17      	cmp	r3, #23
 8004cd2:	d020      	beq.n	8004d16 <recv+0xe2>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8004cd4:	7b7b      	ldrb	r3, [r7, #13]
 8004cd6:	2b1c      	cmp	r3, #28
 8004cd8:	d116      	bne.n	8004d08 <recv+0xd4>
            {
               if(recvsize != 0) break;
 8004cda:	89fb      	ldrh	r3, [r7, #14]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d12d      	bne.n	8004d3c <recv+0x108>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004ce0:	79fb      	ldrb	r3, [r7, #7]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff fae2 	bl	80042ac <getSn_TX_FSR>
 8004ce8:	4604      	mov	r4, r0
 8004cea:	79fb      	ldrb	r3, [r7, #7]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff fa52 	bl	8004196 <getTMSR>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	029b      	lsls	r3, r3, #10
 8004cf6:	429c      	cmp	r4, r3
 8004cf8:	d10d      	bne.n	8004d16 <recv+0xe2>
               {
                  close(sn);
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7ff fcdb 	bl	80046b8 <close>
                  return SOCKERR_SOCKSTATUS;
 8004d02:	f06f 0306 	mvn.w	r3, #6
 8004d06:	e0fc      	b.n	8004f02 <recv+0x2ce>
               }
            }
            else
            {
               close(sn);
 8004d08:	79fb      	ldrb	r3, [r7, #7]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7ff fcd4 	bl	80046b8 <close>
               return SOCKERR_SOCKSTATUS;
 8004d10:	f06f 0306 	mvn.w	r3, #6
 8004d14:	e0f5      	b.n	8004f02 <recv+0x2ce>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8004d16:	4b7e      	ldr	r3, [pc, #504]	; (8004f10 <recv+0x2dc>)
 8004d18:	881b      	ldrh	r3, [r3, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	79fb      	ldrb	r3, [r7, #7]
 8004d1e:	fa42 f303 	asr.w	r3, r2, r3
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d004      	beq.n	8004d34 <recv+0x100>
 8004d2a:	89fb      	ldrh	r3, [r7, #14]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <recv+0x100>
 8004d30:	2300      	movs	r3, #0
 8004d32:	e0e6      	b.n	8004f02 <recv+0x2ce>
         if(recvsize != 0) break;
 8004d34:	89fb      	ldrh	r3, [r7, #14]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d102      	bne.n	8004d40 <recv+0x10c>
         recvsize = getSn_RX_RSR(sn);
 8004d3a:	e7b7      	b.n	8004cac <recv+0x78>
               if(recvsize != 0) break;
 8004d3c:	bf00      	nop
 8004d3e:	e000      	b.n	8004d42 <recv+0x10e>
         if(recvsize != 0) break;
 8004d40:	bf00      	nop
   }
#endif

//A20150601 : For integrating with W5300
#if _WIZCHIP_ == 5300
   if((sock_remained_size[sn] == 0) || (getSn_MR(sn) & Sn_MR_ALIGN))
 8004d42:	79fb      	ldrb	r3, [r7, #7]
 8004d44:	4a71      	ldr	r2, [pc, #452]	; (8004f0c <recv+0x2d8>)
 8004d46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00c      	beq.n	8004d68 <recv+0x134>
 8004d4e:	79fb      	ldrb	r3, [r7, #7]
 8004d50:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004d54:	3308      	adds	r3, #8
 8004d56:	019b      	lsls	r3, r3, #6
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7ff f9c1 	bl	80040e0 <WIZCHIP_READ>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d038      	beq.n	8004dda <recv+0x1a6>
   {
      mr = getMR();
 8004d68:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8004d6c:	f7ff f9b8 	bl	80040e0 <WIZCHIP_READ>
 8004d70:	4603      	mov	r3, r0
 8004d72:	817b      	strh	r3, [r7, #10]
      if((getSn_MR(sn) & Sn_MR_ALIGN)==0)
 8004d74:	79fb      	ldrb	r3, [r7, #7]
 8004d76:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004d7a:	3308      	adds	r3, #8
 8004d7c:	019b      	lsls	r3, r3, #6
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff f9ae 	bl	80040e0 <WIZCHIP_READ>
 8004d84:	4603      	mov	r3, r0
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d120      	bne.n	8004dd0 <recv+0x19c>
      {
         wiz_recv_data(sn,head,2);
 8004d8e:	f107 0108 	add.w	r1, r7, #8
 8004d92:	79fb      	ldrb	r3, [r7, #7]
 8004d94:	2202      	movs	r2, #2
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7ff fb20 	bl	80043dc <wiz_recv_data>
         if(mr & MR_FS)
 8004d9c:	897b      	ldrh	r3, [r7, #10]
 8004d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d008      	beq.n	8004db8 <recv+0x184>
            recvsize = (((uint16_t)head[1]) << 8) | ((uint16_t)head[0]);
 8004da6:	7a7b      	ldrb	r3, [r7, #9]
 8004da8:	021b      	lsls	r3, r3, #8
 8004daa:	b21a      	sxth	r2, r3
 8004dac:	7a3b      	ldrb	r3, [r7, #8]
 8004dae:	b21b      	sxth	r3, r3
 8004db0:	4313      	orrs	r3, r2
 8004db2:	b21b      	sxth	r3, r3
 8004db4:	81fb      	strh	r3, [r7, #14]
 8004db6:	e007      	b.n	8004dc8 <recv+0x194>
         else
            recvsize = (((uint16_t)head[0]) << 8) | ((uint16_t)head[1]);
 8004db8:	7a3b      	ldrb	r3, [r7, #8]
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	b21a      	sxth	r2, r3
 8004dbe:	7a7b      	ldrb	r3, [r7, #9]
 8004dc0:	b21b      	sxth	r3, r3
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	b21b      	sxth	r3, r3
 8004dc6:	81fb      	strh	r3, [r7, #14]
         sock_pack_info[sn] = PACK_FIRST;
 8004dc8:	79fb      	ldrb	r3, [r7, #7]
 8004dca:	4a52      	ldr	r2, [pc, #328]	; (8004f14 <recv+0x2e0>)
 8004dcc:	2180      	movs	r1, #128	; 0x80
 8004dce:	54d1      	strb	r1, [r2, r3]
      }
      sock_remained_size[sn] = recvsize;
 8004dd0:	79fb      	ldrb	r3, [r7, #7]
 8004dd2:	494e      	ldr	r1, [pc, #312]	; (8004f0c <recv+0x2d8>)
 8004dd4:	89fa      	ldrh	r2, [r7, #14]
 8004dd6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
   }
   if(len > sock_remained_size[sn]) len = sock_remained_size[sn];
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	4a4b      	ldr	r2, [pc, #300]	; (8004f0c <recv+0x2d8>)
 8004dde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004de2:	88ba      	ldrh	r2, [r7, #4]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d904      	bls.n	8004df2 <recv+0x1be>
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	4a48      	ldr	r2, [pc, #288]	; (8004f0c <recv+0x2d8>)
 8004dec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004df0:	80bb      	strh	r3, [r7, #4]
   recvsize = len;   
 8004df2:	88bb      	ldrh	r3, [r7, #4]
 8004df4:	81fb      	strh	r3, [r7, #14]
   if(sock_pack_info[sn] & PACK_FIFOBYTE)
 8004df6:	79fb      	ldrb	r3, [r7, #7]
 8004df8:	4a46      	ldr	r2, [pc, #280]	; (8004f14 <recv+0x2e0>)
 8004dfa:	5cd3      	ldrb	r3, [r2, r3]
 8004dfc:	f003 0302 	and.w	r3, r3, #2
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d01d      	beq.n	8004e40 <recv+0x20c>
   {
      *buf = sock_remained_byte[sn];
 8004e04:	79fb      	ldrb	r3, [r7, #7]
 8004e06:	4a44      	ldr	r2, [pc, #272]	; (8004f18 <recv+0x2e4>)
 8004e08:	5cd2      	ldrb	r2, [r2, r3]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	701a      	strb	r2, [r3, #0]
      buf++;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	3301      	adds	r3, #1
 8004e12:	603b      	str	r3, [r7, #0]
      sock_pack_info[sn] &= ~(PACK_FIFOBYTE);
 8004e14:	79fb      	ldrb	r3, [r7, #7]
 8004e16:	4a3f      	ldr	r2, [pc, #252]	; (8004f14 <recv+0x2e0>)
 8004e18:	5cd2      	ldrb	r2, [r2, r3]
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	f022 0202 	bic.w	r2, r2, #2
 8004e20:	b2d1      	uxtb	r1, r2
 8004e22:	4a3c      	ldr	r2, [pc, #240]	; (8004f14 <recv+0x2e0>)
 8004e24:	54d1      	strb	r1, [r2, r3]
      recvsize -= 1;
 8004e26:	89fb      	ldrh	r3, [r7, #14]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	81fb      	strh	r3, [r7, #14]
      sock_remained_size[sn] -= 1;
 8004e2c:	79fb      	ldrb	r3, [r7, #7]
 8004e2e:	4a37      	ldr	r2, [pc, #220]	; (8004f0c <recv+0x2d8>)
 8004e30:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004e34:	79fb      	ldrb	r3, [r7, #7]
 8004e36:	3a01      	subs	r2, #1
 8004e38:	b291      	uxth	r1, r2
 8004e3a:	4a34      	ldr	r2, [pc, #208]	; (8004f0c <recv+0x2d8>)
 8004e3c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   }
   if(recvsize != 0)
 8004e40:	89fb      	ldrh	r3, [r7, #14]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d01d      	beq.n	8004e82 <recv+0x24e>
   {
      wiz_recv_data(sn, buf, recvsize);
 8004e46:	89fa      	ldrh	r2, [r7, #14]
 8004e48:	79fb      	ldrb	r3, [r7, #7]
 8004e4a:	6839      	ldr	r1, [r7, #0]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff fac5 	bl	80043dc <wiz_recv_data>
      setSn_CR(sn,Sn_CR_RECV);
 8004e52:	79fb      	ldrb	r3, [r7, #7]
 8004e54:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004e58:	3308      	adds	r3, #8
 8004e5a:	019b      	lsls	r3, r3, #6
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	2140      	movs	r1, #64	; 0x40
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff f91f 	bl	80040a4 <WIZCHIP_WRITE>
      while(getSn_CR(sn));
 8004e66:	bf00      	nop
 8004e68:	79fb      	ldrb	r3, [r7, #7]
 8004e6a:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004e6e:	3308      	adds	r3, #8
 8004e70:	019b      	lsls	r3, r3, #6
 8004e72:	3302      	adds	r3, #2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7ff f933 	bl	80040e0 <WIZCHIP_READ>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f2      	bne.n	8004e68 <recv+0x234>
   }
   sock_remained_size[sn] -= recvsize;
 8004e82:	79fb      	ldrb	r3, [r7, #7]
 8004e84:	4a21      	ldr	r2, [pc, #132]	; (8004f0c <recv+0x2d8>)
 8004e86:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004e8a:	79fb      	ldrb	r3, [r7, #7]
 8004e8c:	89fa      	ldrh	r2, [r7, #14]
 8004e8e:	1a8a      	subs	r2, r1, r2
 8004e90:	b291      	uxth	r1, r2
 8004e92:	4a1e      	ldr	r2, [pc, #120]	; (8004f0c <recv+0x2d8>)
 8004e94:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   if(sock_remained_size[sn] != 0)
 8004e98:	79fb      	ldrb	r3, [r7, #7]
 8004e9a:	4a1c      	ldr	r2, [pc, #112]	; (8004f0c <recv+0x2d8>)
 8004e9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d017      	beq.n	8004ed4 <recv+0x2a0>
   {
      sock_pack_info[sn] |= PACK_REMAINED;
 8004ea4:	79fb      	ldrb	r3, [r7, #7]
 8004ea6:	4a1b      	ldr	r2, [pc, #108]	; (8004f14 <recv+0x2e0>)
 8004ea8:	5cd2      	ldrb	r2, [r2, r3]
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	f042 0201 	orr.w	r2, r2, #1
 8004eb0:	b2d1      	uxtb	r1, r2
 8004eb2:	4a18      	ldr	r2, [pc, #96]	; (8004f14 <recv+0x2e0>)
 8004eb4:	54d1      	strb	r1, [r2, r3]
      if(recvsize & 0x1) sock_pack_info[sn] |= PACK_FIFOBYTE;
 8004eb6:	89fb      	ldrh	r3, [r7, #14]
 8004eb8:	f003 0301 	and.w	r3, r3, #1
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00d      	beq.n	8004edc <recv+0x2a8>
 8004ec0:	79fb      	ldrb	r3, [r7, #7]
 8004ec2:	4a14      	ldr	r2, [pc, #80]	; (8004f14 <recv+0x2e0>)
 8004ec4:	5cd2      	ldrb	r2, [r2, r3]
 8004ec6:	79fb      	ldrb	r3, [r7, #7]
 8004ec8:	f042 0202 	orr.w	r2, r2, #2
 8004ecc:	b2d1      	uxtb	r1, r2
 8004ece:	4a11      	ldr	r2, [pc, #68]	; (8004f14 <recv+0x2e0>)
 8004ed0:	54d1      	strb	r1, [r2, r3]
 8004ed2:	e003      	b.n	8004edc <recv+0x2a8>
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
 8004ed4:	79fb      	ldrb	r3, [r7, #7]
 8004ed6:	4a0f      	ldr	r2, [pc, #60]	; (8004f14 <recv+0x2e0>)
 8004ed8:	2100      	movs	r1, #0
 8004eda:	54d1      	strb	r1, [r2, r3]
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
 8004edc:	79fb      	ldrb	r3, [r7, #7]
 8004ede:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004ee2:	3308      	adds	r3, #8
 8004ee4:	019b      	lsls	r3, r3, #6
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7ff f8fa 	bl	80040e0 <WIZCHIP_READ>
 8004eec:	4603      	mov	r3, r0
 8004eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d004      	beq.n	8004f00 <recv+0x2cc>
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	4a04      	ldr	r2, [pc, #16]	; (8004f0c <recv+0x2d8>)
 8004efa:	2100      	movs	r1, #0
 8004efc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   while(getSn_CR(sn));
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004f00:	88bb      	ldrh	r3, [r7, #4]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd90      	pop	{r4, r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	20000198 	.word	0x20000198
 8004f10:	20000194 	.word	0x20000194
 8004f14:	200001a8 	.word	0x200001a8
 8004f18:	200001b0 	.word	0x200001b0

08004f1c <sendto>:

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607b      	str	r3, [r7, #4]
 8004f26:	4603      	mov	r3, r0
 8004f28:	73fb      	strb	r3, [r7, #15]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8004f32:	2300      	movs	r3, #0
 8004f34:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d902      	bls.n	8004f42 <sendto+0x26>
 8004f3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f40:	e204      	b.n	800534c <sendto+0x430>
   switch(getSn_MR(sn) & 0x0F)
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
 8004f44:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004f48:	3308      	adds	r3, #8
 8004f4a:	019b      	lsls	r3, r3, #6
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff f8c7 	bl	80040e0 <WIZCHIP_READ>
 8004f52:	4603      	mov	r3, r0
 8004f54:	f003 030f 	and.w	r3, r3, #15
 8004f58:	3b02      	subs	r3, #2
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d902      	bls.n	8004f64 <sendto+0x48>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 8004f5e:	f06f 0304 	mvn.w	r3, #4
 8004f62:	e1f3      	b.n	800534c <sendto+0x430>
         break;
 8004f64:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8004f66:	89bb      	ldrh	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d102      	bne.n	8004f72 <sendto+0x56>
 8004f6c:	f06f 030d 	mvn.w	r3, #13
 8004f70:	e1ec      	b.n	800534c <sendto+0x430>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	021b      	lsls	r3, r3, #8
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	3201      	adds	r2, #1
 8004f80:	7812      	ldrb	r2, [r2, #0]
 8004f82:	4413      	add	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	021b      	lsls	r3, r3, #8
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	3202      	adds	r2, #2
 8004f8e:	7812      	ldrb	r2, [r2, #0]
 8004f90:	4413      	add	r3, r2
 8004f92:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	021b      	lsls	r3, r3, #8
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	3203      	adds	r2, #3
 8004f9c:	7812      	ldrb	r2, [r2, #0]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10f      	bne.n	8004fc8 <sendto+0xac>
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004fae:	3308      	adds	r3, #8
 8004fb0:	019b      	lsls	r3, r3, #6
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff f894 	bl	80040e0 <WIZCHIP_READ>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	f003 0304 	and.w	r3, r3, #4
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d002      	beq.n	8004fc8 <sendto+0xac>
 8004fc2:	f06f 030b 	mvn.w	r3, #11
 8004fc6:	e1c1      	b.n	800534c <sendto+0x430>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8004fc8:	8c3b      	ldrh	r3, [r7, #32]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10f      	bne.n	8004fee <sendto+0xd2>
 8004fce:	7bfb      	ldrb	r3, [r7, #15]
 8004fd0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004fd4:	3308      	adds	r3, #8
 8004fd6:	019b      	lsls	r3, r3, #6
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7ff f881 	bl	80040e0 <WIZCHIP_READ>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d002      	beq.n	8004fee <sendto+0xd2>
 8004fe8:	f06f 030a 	mvn.w	r3, #10
 8004fec:	e1ae      	b.n	800534c <sendto+0x430>
   tmp = getSn_SR(sn);
 8004fee:	7bfb      	ldrb	r3, [r7, #15]
 8004ff0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	019b      	lsls	r3, r3, #6
 8004ff8:	3308      	adds	r3, #8
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7ff f870 	bl	80040e0 <WIZCHIP_READ>
 8005000:	4603      	mov	r3, r0
 8005002:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8005004:	7dfb      	ldrb	r3, [r7, #23]
 8005006:	2b42      	cmp	r3, #66	; 0x42
 8005008:	d008      	beq.n	800501c <sendto+0x100>
 800500a:	7dfb      	ldrb	r3, [r7, #23]
 800500c:	2b22      	cmp	r3, #34	; 0x22
 800500e:	d005      	beq.n	800501c <sendto+0x100>
 8005010:	7dfb      	ldrb	r3, [r7, #23]
 8005012:	2b32      	cmp	r3, #50	; 0x32
 8005014:	d002      	beq.n	800501c <sendto+0x100>
 8005016:	f06f 0306 	mvn.w	r3, #6
 800501a:	e197      	b.n	800534c <sendto+0x430>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 800501c:	7bfb      	ldrb	r3, [r7, #15]
 800501e:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8005022:	3308      	adds	r3, #8
 8005024:	019b      	lsls	r3, r3, #6
 8005026:	3314      	adds	r3, #20
 8005028:	4618      	mov	r0, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	b29b      	uxth	r3, r3
 8005030:	021b      	lsls	r3, r3, #8
 8005032:	b29a      	uxth	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3301      	adds	r3, #1
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	b29b      	uxth	r3, r3
 800503c:	4413      	add	r3, r2
 800503e:	b29b      	uxth	r3, r3
 8005040:	4619      	mov	r1, r3
 8005042:	f7ff f82f 	bl	80040a4 <WIZCHIP_WRITE>
 8005046:	7bfb      	ldrb	r3, [r7, #15]
 8005048:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800504c:	3308      	adds	r3, #8
 800504e:	019b      	lsls	r3, r3, #6
 8005050:	3316      	adds	r3, #22
 8005052:	4618      	mov	r0, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	3302      	adds	r3, #2
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	b29b      	uxth	r3, r3
 800505c:	021b      	lsls	r3, r3, #8
 800505e:	b29a      	uxth	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3303      	adds	r3, #3
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	b29b      	uxth	r3, r3
 8005068:	4413      	add	r3, r2
 800506a:	b29b      	uxth	r3, r3
 800506c:	4619      	mov	r1, r3
 800506e:	f7ff f819 	bl	80040a4 <WIZCHIP_WRITE>
   setSn_DPORT(sn,port);      
 8005072:	7bfb      	ldrb	r3, [r7, #15]
 8005074:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8005078:	3308      	adds	r3, #8
 800507a:	019b      	lsls	r3, r3, #6
 800507c:	3312      	adds	r3, #18
 800507e:	461a      	mov	r2, r3
 8005080:	8c3b      	ldrh	r3, [r7, #32]
 8005082:	4619      	mov	r1, r3
 8005084:	4610      	mov	r0, r2
 8005086:	f7ff f80d 	bl	80040a4 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 800508a:	7bfb      	ldrb	r3, [r7, #15]
 800508c:	4618      	mov	r0, r3
 800508e:	f7ff f882 	bl	8004196 <getTMSR>
 8005092:	4603      	mov	r3, r0
 8005094:	b29b      	uxth	r3, r3
 8005096:	029b      	lsls	r3, r3, #10
 8005098:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800509a:	89ba      	ldrh	r2, [r7, #12]
 800509c:	8abb      	ldrh	r3, [r7, #20]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d901      	bls.n	80050a6 <sendto+0x18a>
 80050a2:	8abb      	ldrh	r3, [r7, #20]
 80050a4:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f7ff f8ff 	bl	80042ac <getSn_TX_FSR>
 80050ae:	4603      	mov	r3, r0
 80050b0:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80050b2:	7bfb      	ldrb	r3, [r7, #15]
 80050b4:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80050b8:	3308      	adds	r3, #8
 80050ba:	019b      	lsls	r3, r3, #6
 80050bc:	3308      	adds	r3, #8
 80050be:	4618      	mov	r0, r3
 80050c0:	f7ff f80e 	bl	80040e0 <WIZCHIP_READ>
 80050c4:	4603      	mov	r3, r0
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d102      	bne.n	80050d2 <sendto+0x1b6>
 80050cc:	f06f 0303 	mvn.w	r3, #3
 80050d0:	e13c      	b.n	800534c <sendto+0x430>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80050d2:	4ba0      	ldr	r3, [pc, #640]	; (8005354 <sendto+0x438>)
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	fa42 f303 	asr.w	r3, r2, r3
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d005      	beq.n	80050f2 <sendto+0x1d6>
 80050e6:	89ba      	ldrh	r2, [r7, #12]
 80050e8:	8abb      	ldrh	r3, [r7, #20]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d901      	bls.n	80050f2 <sendto+0x1d6>
 80050ee:	2300      	movs	r3, #0
 80050f0:	e12c      	b.n	800534c <sendto+0x430>
      if(len <= freesize) break;
 80050f2:	89ba      	ldrh	r2, [r7, #12]
 80050f4:	8abb      	ldrh	r3, [r7, #20]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d900      	bls.n	80050fc <sendto+0x1e0>
      freesize = getSn_TX_FSR(sn);
 80050fa:	e7d4      	b.n	80050a6 <sendto+0x18a>
      if(len <= freesize) break;
 80050fc:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 80050fe:	89ba      	ldrh	r2, [r7, #12]
 8005100:	7bfb      	ldrb	r3, [r7, #15]
 8005102:	68b9      	ldr	r1, [r7, #8]
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff f935 	bl	8004374 <wiz_send_data>

   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      getSIPR((uint8_t*)&taddr);
 800510a:	4893      	ldr	r0, [pc, #588]	; (8005358 <sendto+0x43c>)
 800510c:	f7fe ffe8 	bl	80040e0 <WIZCHIP_READ>
 8005110:	4603      	mov	r3, r0
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	b29a      	uxth	r2, r3
 8005116:	f107 0310 	add.w	r3, r7, #16
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	488e      	ldr	r0, [pc, #568]	; (8005358 <sendto+0x43c>)
 8005120:	f7fe ffde 	bl	80040e0 <WIZCHIP_READ>
 8005124:	4603      	mov	r3, r0
 8005126:	461a      	mov	r2, r3
 8005128:	f107 0310 	add.w	r3, r7, #16
 800512c:	3301      	adds	r3, #1
 800512e:	b2d2      	uxtb	r2, r2
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	488a      	ldr	r0, [pc, #552]	; (800535c <sendto+0x440>)
 8005134:	f7fe ffd4 	bl	80040e0 <WIZCHIP_READ>
 8005138:	4603      	mov	r3, r0
 800513a:	0a1b      	lsrs	r3, r3, #8
 800513c:	b29a      	uxth	r2, r3
 800513e:	f107 0310 	add.w	r3, r7, #16
 8005142:	3302      	adds	r3, #2
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	4884      	ldr	r0, [pc, #528]	; (800535c <sendto+0x440>)
 800514a:	f7fe ffc9 	bl	80040e0 <WIZCHIP_READ>
 800514e:	4603      	mov	r3, r0
 8005150:	461a      	mov	r2, r3
 8005152:	f107 0310 	add.w	r3, r7, #16
 8005156:	3303      	adds	r3, #3
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	701a      	strb	r2, [r3, #0]
      if(taddr == 0)
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d145      	bne.n	80051ee <sendto+0x2d2>
      {
         getSUBR((uint8_t*)&taddr);
 8005162:	487f      	ldr	r0, [pc, #508]	; (8005360 <sendto+0x444>)
 8005164:	f7fe ffbc 	bl	80040e0 <WIZCHIP_READ>
 8005168:	4603      	mov	r3, r0
 800516a:	0a1b      	lsrs	r3, r3, #8
 800516c:	b29a      	uxth	r2, r3
 800516e:	f107 0310 	add.w	r3, r7, #16
 8005172:	b2d2      	uxtb	r2, r2
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	487a      	ldr	r0, [pc, #488]	; (8005360 <sendto+0x444>)
 8005178:	f7fe ffb2 	bl	80040e0 <WIZCHIP_READ>
 800517c:	4603      	mov	r3, r0
 800517e:	461a      	mov	r2, r3
 8005180:	f107 0310 	add.w	r3, r7, #16
 8005184:	3301      	adds	r3, #1
 8005186:	b2d2      	uxtb	r2, r2
 8005188:	701a      	strb	r2, [r3, #0]
 800518a:	4876      	ldr	r0, [pc, #472]	; (8005364 <sendto+0x448>)
 800518c:	f7fe ffa8 	bl	80040e0 <WIZCHIP_READ>
 8005190:	4603      	mov	r3, r0
 8005192:	0a1b      	lsrs	r3, r3, #8
 8005194:	b29a      	uxth	r2, r3
 8005196:	f107 0310 	add.w	r3, r7, #16
 800519a:	3302      	adds	r3, #2
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	701a      	strb	r2, [r3, #0]
 80051a0:	4870      	ldr	r0, [pc, #448]	; (8005364 <sendto+0x448>)
 80051a2:	f7fe ff9d 	bl	80040e0 <WIZCHIP_READ>
 80051a6:	4603      	mov	r3, r0
 80051a8:	461a      	mov	r2, r3
 80051aa:	f107 0310 	add.w	r3, r7, #16
 80051ae:	3303      	adds	r3, #3
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	701a      	strb	r2, [r3, #0]
         setSUBR((uint8_t*)"\x00\x00\x00\x00");
 80051b4:	4b6c      	ldr	r3, [pc, #432]	; (8005368 <sendto+0x44c>)
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	021b      	lsls	r3, r3, #8
 80051bc:	b29a      	uxth	r2, r3
 80051be:	4b6b      	ldr	r3, [pc, #428]	; (800536c <sendto+0x450>)
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	4413      	add	r3, r2
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	4619      	mov	r1, r3
 80051ca:	4865      	ldr	r0, [pc, #404]	; (8005360 <sendto+0x444>)
 80051cc:	f7fe ff6a 	bl	80040a4 <WIZCHIP_WRITE>
 80051d0:	4b67      	ldr	r3, [pc, #412]	; (8005370 <sendto+0x454>)
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	b29a      	uxth	r2, r3
 80051da:	4b66      	ldr	r3, [pc, #408]	; (8005374 <sendto+0x458>)
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	b29b      	uxth	r3, r3
 80051e0:	4413      	add	r3, r2
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	4619      	mov	r1, r3
 80051e6:	485f      	ldr	r0, [pc, #380]	; (8005364 <sendto+0x448>)
 80051e8:	f7fe ff5c 	bl	80040a4 <WIZCHIP_WRITE>
 80051ec:	e001      	b.n	80051f2 <sendto+0x2d6>
      }
      else taddr = 0;
 80051ee:	2300      	movs	r3, #0
 80051f0:	613b      	str	r3, [r7, #16]
   #endif

//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
 80051f2:	7bfb      	ldrb	r3, [r7, #15]
 80051f4:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80051f8:	3308      	adds	r3, #8
 80051fa:	019b      	lsls	r3, r3, #6
 80051fc:	3320      	adds	r3, #32
 80051fe:	461a      	mov	r2, r3
 8005200:	89bb      	ldrh	r3, [r7, #12]
 8005202:	0c1b      	lsrs	r3, r3, #16
 8005204:	b29b      	uxth	r3, r3
 8005206:	4619      	mov	r1, r3
 8005208:	4610      	mov	r0, r2
 800520a:	f7fe ff4b 	bl	80040a4 <WIZCHIP_WRITE>
 800520e:	7bfb      	ldrb	r3, [r7, #15]
 8005210:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8005214:	3308      	adds	r3, #8
 8005216:	019b      	lsls	r3, r3, #6
 8005218:	3322      	adds	r3, #34	; 0x22
 800521a:	461a      	mov	r2, r3
 800521c:	89bb      	ldrh	r3, [r7, #12]
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f7fe ff3f 	bl	80040a4 <WIZCHIP_WRITE>
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 8005226:	7bfb      	ldrb	r3, [r7, #15]
 8005228:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800522c:	3308      	adds	r3, #8
 800522e:	019b      	lsls	r3, r3, #6
 8005230:	3302      	adds	r3, #2
 8005232:	2120      	movs	r1, #32
 8005234:	4618      	mov	r0, r3
 8005236:	f7fe ff35 	bl	80040a4 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 800523a:	bf00      	nop
 800523c:	7bfb      	ldrb	r3, [r7, #15]
 800523e:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 8005242:	3308      	adds	r3, #8
 8005244:	019b      	lsls	r3, r3, #6
 8005246:	3302      	adds	r3, #2
 8005248:	4618      	mov	r0, r3
 800524a:	f7fe ff49 	bl	80040e0 <WIZCHIP_READ>
 800524e:	4603      	mov	r3, r0
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1f2      	bne.n	800523c <sendto+0x320>
   while(1)
   {
      tmp = getSn_IR(sn);
 8005256:	7bfb      	ldrb	r3, [r7, #15]
 8005258:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800525c:	3308      	adds	r3, #8
 800525e:	019b      	lsls	r3, r3, #6
 8005260:	3306      	adds	r3, #6
 8005262:	4618      	mov	r0, r3
 8005264:	f7fe ff3c 	bl	80040e0 <WIZCHIP_READ>
 8005268:	4603      	mov	r3, r0
 800526a:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 800526c:	7dfb      	ldrb	r3, [r7, #23]
 800526e:	f003 0310 	and.w	r3, r3, #16
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00e      	beq.n	8005294 <sendto+0x378>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8005276:	7bfb      	ldrb	r3, [r7, #15]
 8005278:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 800527c:	3308      	adds	r3, #8
 800527e:	019b      	lsls	r3, r3, #6
 8005280:	3306      	adds	r3, #6
 8005282:	2110      	movs	r1, #16
 8005284:	4618      	mov	r0, r3
 8005286:	f7fe ff0d 	bl	80040a4 <WIZCHIP_WRITE>
         break;
 800528a:	bf00      	nop
         return SOCKERR_TIMEOUT;
      }
      ////////////
   }
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d05b      	beq.n	800534a <sendto+0x42e>
 8005292:	e037      	b.n	8005304 <sendto+0x3e8>
      else if(tmp & Sn_IR_TIMEOUT)
 8005294:	7dfb      	ldrb	r3, [r7, #23]
 8005296:	f003 0308 	and.w	r3, r3, #8
 800529a:	2b00      	cmp	r3, #0
 800529c:	d0db      	beq.n	8005256 <sendto+0x33a>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 800529e:	7bfb      	ldrb	r3, [r7, #15]
 80052a0:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
 80052a4:	3308      	adds	r3, #8
 80052a6:	019b      	lsls	r3, r3, #6
 80052a8:	3306      	adds	r3, #6
 80052aa:	2108      	movs	r1, #8
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7fe fef9 	bl	80040a4 <WIZCHIP_WRITE>
            if(taddr) setSUBR((uint8_t*)&taddr);
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d022      	beq.n	80052fe <sendto+0x3e2>
 80052b8:	f107 0310 	add.w	r3, r7, #16
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	b29b      	uxth	r3, r3
 80052c0:	021b      	lsls	r3, r3, #8
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	f107 0310 	add.w	r3, r7, #16
 80052c8:	3301      	adds	r3, #1
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	4413      	add	r3, r2
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	4619      	mov	r1, r3
 80052d4:	4822      	ldr	r0, [pc, #136]	; (8005360 <sendto+0x444>)
 80052d6:	f7fe fee5 	bl	80040a4 <WIZCHIP_WRITE>
 80052da:	f107 0310 	add.w	r3, r7, #16
 80052de:	3302      	adds	r3, #2
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	021b      	lsls	r3, r3, #8
 80052e6:	b29a      	uxth	r2, r3
 80052e8:	f107 0310 	add.w	r3, r7, #16
 80052ec:	3303      	adds	r3, #3
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	4413      	add	r3, r2
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	4619      	mov	r1, r3
 80052f8:	481a      	ldr	r0, [pc, #104]	; (8005364 <sendto+0x448>)
 80052fa:	f7fe fed3 	bl	80040a4 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 80052fe:	f06f 030c 	mvn.w	r3, #12
 8005302:	e023      	b.n	800534c <sendto+0x430>
      if(taddr) setSUBR((uint8_t*)&taddr);
 8005304:	f107 0310 	add.w	r3, r7, #16
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	b29b      	uxth	r3, r3
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	b29a      	uxth	r2, r3
 8005310:	f107 0310 	add.w	r3, r7, #16
 8005314:	3301      	adds	r3, #1
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	b29b      	uxth	r3, r3
 800531a:	4413      	add	r3, r2
 800531c:	b29b      	uxth	r3, r3
 800531e:	4619      	mov	r1, r3
 8005320:	480f      	ldr	r0, [pc, #60]	; (8005360 <sendto+0x444>)
 8005322:	f7fe febf 	bl	80040a4 <WIZCHIP_WRITE>
 8005326:	f107 0310 	add.w	r3, r7, #16
 800532a:	3302      	adds	r3, #2
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	b29b      	uxth	r3, r3
 8005330:	021b      	lsls	r3, r3, #8
 8005332:	b29a      	uxth	r2, r3
 8005334:	f107 0310 	add.w	r3, r7, #16
 8005338:	3303      	adds	r3, #3
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	b29b      	uxth	r3, r3
 800533e:	4413      	add	r3, r2
 8005340:	b29b      	uxth	r3, r3
 8005342:	4619      	mov	r1, r3
 8005344:	4807      	ldr	r0, [pc, #28]	; (8005364 <sendto+0x448>)
 8005346:	f7fe fead 	bl	80040a4 <WIZCHIP_WRITE>
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800534a:	89bb      	ldrh	r3, [r7, #12]
}
 800534c:	4618      	mov	r0, r3
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	20000194 	.word	0x20000194
 8005358:	34000018 	.word	0x34000018
 800535c:	3400001a 	.word	0x3400001a
 8005360:	34000014 	.word	0x34000014
 8005364:	34000016 	.word	0x34000016
 8005368:	08007394 	.word	0x08007394
 800536c:	08007395 	.word	0x08007395
 8005370:	08007396 	.word	0x08007396
 8005374:	08007397 	.word	0x08007397

08005378 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
 800537c:	bf00      	nop
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr

08005384 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8005384:	b480      	push	{r7}
 8005386:	af00      	add	r7, sp, #0
 8005388:	bf00      	nop
 800538a:	46bd      	mov	sp, r7
 800538c:	bc80      	pop	{r7}
 800538e:	4770      	bx	lr

08005390 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8005390:	b480      	push	{r7}
 8005392:	af00      	add	r7, sp, #0
 8005394:	bf00      	nop
 8005396:	46bd      	mov	sp, r7
 8005398:	bc80      	pop	{r7}
 800539a:	4770      	bx	lr

0800539c <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
 80053a0:	bf00      	nop
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bc80      	pop	{r7}
 80053a6:	4770      	bx	lr

080053a8 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	881b      	ldrh	r3, [r3, #0]
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	4618      	mov	r0, r3
 80053b8:	370c      	adds	r7, #12
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bc80      	pop	{r7}
 80053be:	4770      	bx	lr

080053c0 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	460b      	mov	r3, r1
 80053ca:	807b      	strh	r3, [r7, #2]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	887a      	ldrh	r2, [r7, #2]
 80053d0:	801a      	strh	r2, [r3, #0]
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bc80      	pop	{r7}
 80053da:	4770      	bx	lr

080053dc <reg_wizchip_bus_cbfunc>:
}

//M20150515 : For integrating with W5300
//void reg_wizchip_bus_cbfunc(uint8_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, uint8_t wb))
void reg_wizchip_bus_cbfunc(iodata_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, iodata_t wb))
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_BUS_));
 80053e6:	bf00      	nop
 80053e8:	4b0e      	ldr	r3, [pc, #56]	; (8005424 <reg_wizchip_bus_cbfunc+0x48>)
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0f9      	beq.n	80053e8 <reg_wizchip_bus_cbfunc+0xc>
   {
      WIZCHIP.IF.BUS._read_byte   = bus_rb;
      WIZCHIP.IF.BUS._write_byte  = bus_wb;
   }
   */
   if(!bus_rb || !bus_wb)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d002      	beq.n	8005400 <reg_wizchip_bus_cbfunc+0x24>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d106      	bne.n	800540e <reg_wizchip_bus_cbfunc+0x32>
   {
      WIZCHIP.IF.BUS._read_data   = wizchip_bus_readdata;
 8005400:	4b08      	ldr	r3, [pc, #32]	; (8005424 <reg_wizchip_bus_cbfunc+0x48>)
 8005402:	4a09      	ldr	r2, [pc, #36]	; (8005428 <reg_wizchip_bus_cbfunc+0x4c>)
 8005404:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.BUS._write_data  = wizchip_bus_writedata;
 8005406:	4b07      	ldr	r3, [pc, #28]	; (8005424 <reg_wizchip_bus_cbfunc+0x48>)
 8005408:	4a08      	ldr	r2, [pc, #32]	; (800542c <reg_wizchip_bus_cbfunc+0x50>)
 800540a:	621a      	str	r2, [r3, #32]
 800540c:	e005      	b.n	800541a <reg_wizchip_bus_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.BUS._read_data   = bus_rb;
 800540e:	4a05      	ldr	r2, [pc, #20]	; (8005424 <reg_wizchip_bus_cbfunc+0x48>)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.BUS._write_data  = bus_wb;
 8005414:	4a03      	ldr	r2, [pc, #12]	; (8005424 <reg_wizchip_bus_cbfunc+0x48>)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	6213      	str	r3, [r2, #32]
   }
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	bc80      	pop	{r7}
 8005422:	4770      	bx	lr
 8005424:	200000d8 	.word	0x200000d8
 8005428:	080053a9 	.word	0x080053a9
 800542c:	080053c1 	.word	0x080053c1

08005430 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	4603      	mov	r3, r0
 8005438:	6039      	str	r1, [r7, #0]
 800543a:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
#endif
   uint8_t* ptmp[2] = {0,0};
 800543c:	2300      	movs	r3, #0
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	2300      	movs	r3, #0
 8005442:	613b      	str	r3, [r7, #16]
   uint8_t i;
   switch(cwtype)
 8005444:	79fb      	ldrb	r3, [r7, #7]
 8005446:	2b08      	cmp	r3, #8
 8005448:	f200 808e 	bhi.w	8005568 <ctlwizchip+0x138>
 800544c:	a201      	add	r2, pc, #4	; (adr r2, 8005454 <ctlwizchip+0x24>)
 800544e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005452:	bf00      	nop
 8005454:	08005479 	.word	0x08005479
 8005458:	0800547f 	.word	0x0800547f
 800545c:	08005507 	.word	0x08005507
 8005460:	080054fb 	.word	0x080054fb
 8005464:	08005515 	.word	0x08005515
 8005468:	08005521 	.word	0x08005521
 800546c:	08005569 	.word	0x08005569
 8005470:	08005569 	.word	0x08005569
 8005474:	0800552f 	.word	0x0800552f
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8005478:	f000 f8c6 	bl	8005608 <wizchip_sw_reset>
         break;
 800547c:	e077      	b.n	800556e <ctlwizchip+0x13e>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d004      	beq.n	800548e <ctlwizchip+0x5e>
         {
            ptmp[0] = (uint8_t*)arg;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	3308      	adds	r3, #8
 800548c:	613b      	str	r3, [r7, #16]
         }
         printf("tx mem: ");
 800548e:	483a      	ldr	r0, [pc, #232]	; (8005578 <ctlwizchip+0x148>)
 8005490:	f000 fdae 	bl	8005ff0 <iprintf>
         for(i=0; i<_WIZCHIP_SOCK_NUM_; i++)
 8005494:	2300      	movs	r3, #0
 8005496:	75fb      	strb	r3, [r7, #23]
 8005498:	e00a      	b.n	80054b0 <ctlwizchip+0x80>
         {
        	 printf("%d,", ptmp[0][i]);
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	7dfb      	ldrb	r3, [r7, #23]
 800549e:	4413      	add	r3, r2
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	4619      	mov	r1, r3
 80054a4:	4835      	ldr	r0, [pc, #212]	; (800557c <ctlwizchip+0x14c>)
 80054a6:	f000 fda3 	bl	8005ff0 <iprintf>
         for(i=0; i<_WIZCHIP_SOCK_NUM_; i++)
 80054aa:	7dfb      	ldrb	r3, [r7, #23]
 80054ac:	3301      	adds	r3, #1
 80054ae:	75fb      	strb	r3, [r7, #23]
 80054b0:	7dfb      	ldrb	r3, [r7, #23]
 80054b2:	2b07      	cmp	r3, #7
 80054b4:	d9f1      	bls.n	800549a <ctlwizchip+0x6a>
         }
         printf("\r\n");
 80054b6:	4832      	ldr	r0, [pc, #200]	; (8005580 <ctlwizchip+0x150>)
 80054b8:	f000 fe0e 	bl	80060d8 <puts>
         printf("rx mem: ");
 80054bc:	4831      	ldr	r0, [pc, #196]	; (8005584 <ctlwizchip+0x154>)
 80054be:	f000 fd97 	bl	8005ff0 <iprintf>
         for(i=0; i<_WIZCHIP_SOCK_NUM_; i++)
 80054c2:	2300      	movs	r3, #0
 80054c4:	75fb      	strb	r3, [r7, #23]
 80054c6:	e00a      	b.n	80054de <ctlwizchip+0xae>
         {
        	 printf("%d,", ptmp[1][i]);
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	7dfb      	ldrb	r3, [r7, #23]
 80054cc:	4413      	add	r3, r2
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	4619      	mov	r1, r3
 80054d2:	482a      	ldr	r0, [pc, #168]	; (800557c <ctlwizchip+0x14c>)
 80054d4:	f000 fd8c 	bl	8005ff0 <iprintf>
         for(i=0; i<_WIZCHIP_SOCK_NUM_; i++)
 80054d8:	7dfb      	ldrb	r3, [r7, #23]
 80054da:	3301      	adds	r3, #1
 80054dc:	75fb      	strb	r3, [r7, #23]
 80054de:	7dfb      	ldrb	r3, [r7, #23]
 80054e0:	2b07      	cmp	r3, #7
 80054e2:	d9f1      	bls.n	80054c8 <ctlwizchip+0x98>
         }
         printf("\r\n");
 80054e4:	4826      	ldr	r0, [pc, #152]	; (8005580 <ctlwizchip+0x150>)
 80054e6:	f000 fdf7 	bl	80060d8 <puts>
         return wizchip_init(ptmp[0], ptmp[1]);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4611      	mov	r1, r2
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 f995 	bl	8005820 <wizchip_init>
 80054f6:	4603      	mov	r3, r0
 80054f8:	e03a      	b.n	8005570 <ctlwizchip+0x140>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	881b      	ldrh	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fa24 	bl	800594c <wizchip_clrinterrupt>
         break;
 8005504:	e033      	b.n	800556e <ctlwizchip+0x13e>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8005506:	f000 fa45 	bl	8005994 <wizchip_getinterrupt>
 800550a:	4603      	mov	r3, r0
 800550c:	461a      	mov	r2, r3
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	801a      	strh	r2, [r3, #0]
         break;
 8005512:	e02c      	b.n	800556e <ctlwizchip+0x13e>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	881b      	ldrh	r3, [r3, #0]
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fa61 	bl	80059e0 <wizchip_setinterruptmask>
         break;         
 800551e:	e026      	b.n	800556e <ctlwizchip+0x13e>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8005520:	f000 fa82 	bl	8005a28 <wizchip_getinterruptmask>
 8005524:	4603      	mov	r3, r0
 8005526:	461a      	mov	r2, r3
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	801a      	strh	r2, [r3, #0]
         break;
 800552c:	e01f      	b.n	800556e <ctlwizchip+0x13e>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
         break;
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800552e:	4b16      	ldr	r3, [pc, #88]	; (8005588 <ctlwizchip+0x158>)
 8005530:	789a      	ldrb	r2, [r3, #2]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	3301      	adds	r3, #1
 800553a:	4a13      	ldr	r2, [pc, #76]	; (8005588 <ctlwizchip+0x158>)
 800553c:	78d2      	ldrb	r2, [r2, #3]
 800553e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	3302      	adds	r3, #2
 8005544:	4a10      	ldr	r2, [pc, #64]	; (8005588 <ctlwizchip+0x158>)
 8005546:	7912      	ldrb	r2, [r2, #4]
 8005548:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	3303      	adds	r3, #3
 800554e:	4a0e      	ldr	r2, [pc, #56]	; (8005588 <ctlwizchip+0x158>)
 8005550:	7952      	ldrb	r2, [r2, #5]
 8005552:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	3304      	adds	r3, #4
 8005558:	4a0b      	ldr	r2, [pc, #44]	; (8005588 <ctlwizchip+0x158>)
 800555a:	7992      	ldrb	r2, [r2, #6]
 800555c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	3305      	adds	r3, #5
 8005562:	2200      	movs	r2, #0
 8005564:	701a      	strb	r2, [r3, #0]
         break;
 8005566:	e002      	b.n	800556e <ctlwizchip+0x13e>
         if((int8_t)tmp == -1) return -1;
         *(uint8_t*)arg = tmp;
         break;
   #endif      
      default:
         return -1;
 8005568:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800556c:	e000      	b.n	8005570 <ctlwizchip+0x140>
   }
   return 0;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	0800739c 	.word	0x0800739c
 800557c:	080073a8 	.word	0x080073a8
 8005580:	080073ac 	.word	0x080073ac
 8005584:	080073b0 	.word	0x080073b0
 8005588:	200000d8 	.word	0x200000d8

0800558c <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	4603      	mov	r3, r0
 8005594:	6039      	str	r1, [r7, #0]
 8005596:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	2b05      	cmp	r3, #5
 800559c:	d82c      	bhi.n	80055f8 <ctlnetwork+0x6c>
 800559e:	a201      	add	r2, pc, #4	; (adr r2, 80055a4 <ctlnetwork+0x18>)
 80055a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a4:	080055bd 	.word	0x080055bd
 80055a8:	080055c5 	.word	0x080055c5
 80055ac:	080055cd 	.word	0x080055cd
 80055b0:	080055db 	.word	0x080055db
 80055b4:	080055e9 	.word	0x080055e9
 80055b8:	080055f1 	.word	0x080055f1
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 80055bc:	6838      	ldr	r0, [r7, #0]
 80055be:	f000 fa5d 	bl	8005a7c <wizchip_setnetinfo>
         break;
 80055c2:	e01c      	b.n	80055fe <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 80055c4:	6838      	ldr	r0, [r7, #0]
 80055c6:	f000 fb09 	bl	8005bdc <wizchip_getnetinfo>
         break;
 80055ca:	e018      	b.n	80055fe <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 fbc5 	bl	8005d60 <wizchip_setnetmode>
 80055d6:	4603      	mov	r3, r0
 80055d8:	e012      	b.n	8005600 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 80055da:	f000 fbe6 	bl	8005daa <wizchip_getnetmode>
 80055de:	4603      	mov	r3, r0
 80055e0:	461a      	mov	r2, r3
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	701a      	strb	r2, [r3, #0]
         break;
 80055e6:	e00a      	b.n	80055fe <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80055e8:	6838      	ldr	r0, [r7, #0]
 80055ea:	f000 fbe9 	bl	8005dc0 <wizchip_settimeout>
         break;
 80055ee:	e006      	b.n	80055fe <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80055f0:	6838      	ldr	r0, [r7, #0]
 80055f2:	f000 fbff 	bl	8005df4 <wizchip_gettimeout>
         break;
 80055f6:	e002      	b.n	80055fe <ctlnetwork+0x72>
      default:
         return -1;
 80055f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055fc:	e000      	b.n	8005600 <ctlnetwork+0x74>
   }
   return 0;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800560e:	487b      	ldr	r0, [pc, #492]	; (80057fc <wizchip_sw_reset+0x1f4>)
 8005610:	f7fe fd66 	bl	80040e0 <WIZCHIP_READ>
 8005614:	4603      	mov	r3, r0
 8005616:	0a1b      	lsrs	r3, r3, #8
 8005618:	b29b      	uxth	r3, r3
 800561a:	b2db      	uxtb	r3, r3
 800561c:	713b      	strb	r3, [r7, #4]
 800561e:	4877      	ldr	r0, [pc, #476]	; (80057fc <wizchip_sw_reset+0x1f4>)
 8005620:	f7fe fd5e 	bl	80040e0 <WIZCHIP_READ>
 8005624:	4603      	mov	r3, r0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	717b      	strb	r3, [r7, #5]
 800562a:	4875      	ldr	r0, [pc, #468]	; (8005800 <wizchip_sw_reset+0x1f8>)
 800562c:	f7fe fd58 	bl	80040e0 <WIZCHIP_READ>
 8005630:	4603      	mov	r3, r0
 8005632:	0a1b      	lsrs	r3, r3, #8
 8005634:	b29b      	uxth	r3, r3
 8005636:	b2db      	uxtb	r3, r3
 8005638:	71bb      	strb	r3, [r7, #6]
 800563a:	4871      	ldr	r0, [pc, #452]	; (8005800 <wizchip_sw_reset+0x1f8>)
 800563c:	f7fe fd50 	bl	80040e0 <WIZCHIP_READ>
 8005640:	4603      	mov	r3, r0
 8005642:	b2db      	uxtb	r3, r3
 8005644:	71fb      	strb	r3, [r7, #7]
 8005646:	486f      	ldr	r0, [pc, #444]	; (8005804 <wizchip_sw_reset+0x1fc>)
 8005648:	f7fe fd4a 	bl	80040e0 <WIZCHIP_READ>
 800564c:	4603      	mov	r3, r0
 800564e:	0a1b      	lsrs	r3, r3, #8
 8005650:	b29b      	uxth	r3, r3
 8005652:	b2db      	uxtb	r3, r3
 8005654:	723b      	strb	r3, [r7, #8]
 8005656:	486b      	ldr	r0, [pc, #428]	; (8005804 <wizchip_sw_reset+0x1fc>)
 8005658:	f7fe fd42 	bl	80040e0 <WIZCHIP_READ>
 800565c:	4603      	mov	r3, r0
 800565e:	b2db      	uxtb	r3, r3
 8005660:	727b      	strb	r3, [r7, #9]
   getSIPR(sip);
 8005662:	4869      	ldr	r0, [pc, #420]	; (8005808 <wizchip_sw_reset+0x200>)
 8005664:	f7fe fd3c 	bl	80040e0 <WIZCHIP_READ>
 8005668:	4603      	mov	r3, r0
 800566a:	0a1b      	lsrs	r3, r3, #8
 800566c:	b29b      	uxth	r3, r3
 800566e:	b2db      	uxtb	r3, r3
 8005670:	733b      	strb	r3, [r7, #12]
 8005672:	4865      	ldr	r0, [pc, #404]	; (8005808 <wizchip_sw_reset+0x200>)
 8005674:	f7fe fd34 	bl	80040e0 <WIZCHIP_READ>
 8005678:	4603      	mov	r3, r0
 800567a:	b2db      	uxtb	r3, r3
 800567c:	737b      	strb	r3, [r7, #13]
 800567e:	4863      	ldr	r0, [pc, #396]	; (800580c <wizchip_sw_reset+0x204>)
 8005680:	f7fe fd2e 	bl	80040e0 <WIZCHIP_READ>
 8005684:	4603      	mov	r3, r0
 8005686:	0a1b      	lsrs	r3, r3, #8
 8005688:	b29b      	uxth	r3, r3
 800568a:	b2db      	uxtb	r3, r3
 800568c:	73bb      	strb	r3, [r7, #14]
 800568e:	485f      	ldr	r0, [pc, #380]	; (800580c <wizchip_sw_reset+0x204>)
 8005690:	f7fe fd26 	bl	80040e0 <WIZCHIP_READ>
 8005694:	4603      	mov	r3, r0
 8005696:	b2db      	uxtb	r3, r3
 8005698:	73fb      	strb	r3, [r7, #15]
   getGAR(gw);
 800569a:	485d      	ldr	r0, [pc, #372]	; (8005810 <wizchip_sw_reset+0x208>)
 800569c:	f7fe fd20 	bl	80040e0 <WIZCHIP_READ>
 80056a0:	4603      	mov	r3, r0
 80056a2:	0a1b      	lsrs	r3, r3, #8
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	753b      	strb	r3, [r7, #20]
 80056aa:	4859      	ldr	r0, [pc, #356]	; (8005810 <wizchip_sw_reset+0x208>)
 80056ac:	f7fe fd18 	bl	80040e0 <WIZCHIP_READ>
 80056b0:	4603      	mov	r3, r0
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	757b      	strb	r3, [r7, #21]
 80056b6:	4857      	ldr	r0, [pc, #348]	; (8005814 <wizchip_sw_reset+0x20c>)
 80056b8:	f7fe fd12 	bl	80040e0 <WIZCHIP_READ>
 80056bc:	4603      	mov	r3, r0
 80056be:	0a1b      	lsrs	r3, r3, #8
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	75bb      	strb	r3, [r7, #22]
 80056c6:	4853      	ldr	r0, [pc, #332]	; (8005814 <wizchip_sw_reset+0x20c>)
 80056c8:	f7fe fd0a 	bl	80040e0 <WIZCHIP_READ>
 80056cc:	4603      	mov	r3, r0
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	75fb      	strb	r3, [r7, #23]
   getSUBR(sn);
 80056d2:	4851      	ldr	r0, [pc, #324]	; (8005818 <wizchip_sw_reset+0x210>)
 80056d4:	f7fe fd04 	bl	80040e0 <WIZCHIP_READ>
 80056d8:	4603      	mov	r3, r0
 80056da:	0a1b      	lsrs	r3, r3, #8
 80056dc:	b29b      	uxth	r3, r3
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	743b      	strb	r3, [r7, #16]
 80056e2:	484d      	ldr	r0, [pc, #308]	; (8005818 <wizchip_sw_reset+0x210>)
 80056e4:	f7fe fcfc 	bl	80040e0 <WIZCHIP_READ>
 80056e8:	4603      	mov	r3, r0
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	747b      	strb	r3, [r7, #17]
 80056ee:	484b      	ldr	r0, [pc, #300]	; (800581c <wizchip_sw_reset+0x214>)
 80056f0:	f7fe fcf6 	bl	80040e0 <WIZCHIP_READ>
 80056f4:	4603      	mov	r3, r0
 80056f6:	0a1b      	lsrs	r3, r3, #8
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	74bb      	strb	r3, [r7, #18]
 80056fe:	4847      	ldr	r0, [pc, #284]	; (800581c <wizchip_sw_reset+0x214>)
 8005700:	f7fe fcee 	bl	80040e0 <WIZCHIP_READ>
 8005704:	4603      	mov	r3, r0
 8005706:	b2db      	uxtb	r3, r3
 8005708:	74fb      	strb	r3, [r7, #19]
   setMR(MR_RST);
 800570a:	2180      	movs	r1, #128	; 0x80
 800570c:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8005710:	f7fe fcc8 	bl	80040a4 <WIZCHIP_WRITE>
   getMR(); // for delay
 8005714:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8005718:	f7fe fce2 	bl	80040e0 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800571c:	793b      	ldrb	r3, [r7, #4]
 800571e:	b29b      	uxth	r3, r3
 8005720:	021b      	lsls	r3, r3, #8
 8005722:	b29a      	uxth	r2, r3
 8005724:	797b      	ldrb	r3, [r7, #5]
 8005726:	b29b      	uxth	r3, r3
 8005728:	4413      	add	r3, r2
 800572a:	b29b      	uxth	r3, r3
 800572c:	4619      	mov	r1, r3
 800572e:	4833      	ldr	r0, [pc, #204]	; (80057fc <wizchip_sw_reset+0x1f4>)
 8005730:	f7fe fcb8 	bl	80040a4 <WIZCHIP_WRITE>
 8005734:	79bb      	ldrb	r3, [r7, #6]
 8005736:	b29b      	uxth	r3, r3
 8005738:	021b      	lsls	r3, r3, #8
 800573a:	b29a      	uxth	r2, r3
 800573c:	79fb      	ldrb	r3, [r7, #7]
 800573e:	b29b      	uxth	r3, r3
 8005740:	4413      	add	r3, r2
 8005742:	b29b      	uxth	r3, r3
 8005744:	4619      	mov	r1, r3
 8005746:	482e      	ldr	r0, [pc, #184]	; (8005800 <wizchip_sw_reset+0x1f8>)
 8005748:	f7fe fcac 	bl	80040a4 <WIZCHIP_WRITE>
 800574c:	7a3b      	ldrb	r3, [r7, #8]
 800574e:	b29b      	uxth	r3, r3
 8005750:	021b      	lsls	r3, r3, #8
 8005752:	b29a      	uxth	r2, r3
 8005754:	7a7b      	ldrb	r3, [r7, #9]
 8005756:	b29b      	uxth	r3, r3
 8005758:	4413      	add	r3, r2
 800575a:	b29b      	uxth	r3, r3
 800575c:	4619      	mov	r1, r3
 800575e:	4829      	ldr	r0, [pc, #164]	; (8005804 <wizchip_sw_reset+0x1fc>)
 8005760:	f7fe fca0 	bl	80040a4 <WIZCHIP_WRITE>
   setGAR(gw);
 8005764:	7d3b      	ldrb	r3, [r7, #20]
 8005766:	b29b      	uxth	r3, r3
 8005768:	021b      	lsls	r3, r3, #8
 800576a:	b29a      	uxth	r2, r3
 800576c:	7d7b      	ldrb	r3, [r7, #21]
 800576e:	b29b      	uxth	r3, r3
 8005770:	4413      	add	r3, r2
 8005772:	b29b      	uxth	r3, r3
 8005774:	4619      	mov	r1, r3
 8005776:	4826      	ldr	r0, [pc, #152]	; (8005810 <wizchip_sw_reset+0x208>)
 8005778:	f7fe fc94 	bl	80040a4 <WIZCHIP_WRITE>
 800577c:	7dbb      	ldrb	r3, [r7, #22]
 800577e:	b29b      	uxth	r3, r3
 8005780:	021b      	lsls	r3, r3, #8
 8005782:	b29a      	uxth	r2, r3
 8005784:	7dfb      	ldrb	r3, [r7, #23]
 8005786:	b29b      	uxth	r3, r3
 8005788:	4413      	add	r3, r2
 800578a:	b29b      	uxth	r3, r3
 800578c:	4619      	mov	r1, r3
 800578e:	4821      	ldr	r0, [pc, #132]	; (8005814 <wizchip_sw_reset+0x20c>)
 8005790:	f7fe fc88 	bl	80040a4 <WIZCHIP_WRITE>
   setSUBR(sn);
 8005794:	7c3b      	ldrb	r3, [r7, #16]
 8005796:	b29b      	uxth	r3, r3
 8005798:	021b      	lsls	r3, r3, #8
 800579a:	b29a      	uxth	r2, r3
 800579c:	7c7b      	ldrb	r3, [r7, #17]
 800579e:	b29b      	uxth	r3, r3
 80057a0:	4413      	add	r3, r2
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	4619      	mov	r1, r3
 80057a6:	481c      	ldr	r0, [pc, #112]	; (8005818 <wizchip_sw_reset+0x210>)
 80057a8:	f7fe fc7c 	bl	80040a4 <WIZCHIP_WRITE>
 80057ac:	7cbb      	ldrb	r3, [r7, #18]
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	021b      	lsls	r3, r3, #8
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	7cfb      	ldrb	r3, [r7, #19]
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	4413      	add	r3, r2
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	4619      	mov	r1, r3
 80057be:	4817      	ldr	r0, [pc, #92]	; (800581c <wizchip_sw_reset+0x214>)
 80057c0:	f7fe fc70 	bl	80040a4 <WIZCHIP_WRITE>
   setSIPR(sip);
 80057c4:	7b3b      	ldrb	r3, [r7, #12]
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	b29a      	uxth	r2, r3
 80057cc:	7b7b      	ldrb	r3, [r7, #13]
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	4413      	add	r3, r2
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	4619      	mov	r1, r3
 80057d6:	480c      	ldr	r0, [pc, #48]	; (8005808 <wizchip_sw_reset+0x200>)
 80057d8:	f7fe fc64 	bl	80040a4 <WIZCHIP_WRITE>
 80057dc:	7bbb      	ldrb	r3, [r7, #14]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	021b      	lsls	r3, r3, #8
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4413      	add	r3, r2
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	4619      	mov	r1, r3
 80057ee:	4807      	ldr	r0, [pc, #28]	; (800580c <wizchip_sw_reset+0x204>)
 80057f0:	f7fe fc58 	bl	80040a4 <WIZCHIP_WRITE>
}
 80057f4:	bf00      	nop
 80057f6:	3718      	adds	r7, #24
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	34000008 	.word	0x34000008
 8005800:	3400000a 	.word	0x3400000a
 8005804:	3400000c 	.word	0x3400000c
 8005808:	34000018 	.word	0x34000018
 800580c:	3400001a 	.word	0x3400001a
 8005810:	34000010 	.word	0x34000010
 8005814:	34000012 	.word	0x34000012
 8005818:	34000014 	.word	0x34000014
 800581c:	34000016 	.word	0x34000016

08005820 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800582a:	2300      	movs	r3, #0
 800582c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800582e:	f7ff feeb 	bl	8005608 <wizchip_sw_reset>
   if(txsize)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d040      	beq.n	80058ba <wizchip_init+0x9a>
   {
      tmp = 0;
 8005838:	2300      	movs	r3, #0
 800583a:	73bb      	strb	r3, [r7, #14]
   //M20150601 : For integrating with W5300
   #if _WIZCHIP_ == W5300
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]
 8005840:	e018      	b.n	8005874 <wizchip_init+0x54>
		{
			if(txsize[i] >= 64) return -1;   //No use 64KB even if W5300 support max 64KB memory allocation
 8005842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	4413      	add	r3, r2
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	2b3f      	cmp	r3, #63	; 0x3f
 800584e:	d902      	bls.n	8005856 <wizchip_init+0x36>
 8005850:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005854:	e076      	b.n	8005944 <wizchip_init+0x124>
			tmp += txsize[i];
 8005856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	4413      	add	r3, r2
 800585e:	781a      	ldrb	r2, [r3, #0]
 8005860:	7bbb      	ldrb	r3, [r7, #14]
 8005862:	4413      	add	r3, r2
 8005864:	b2db      	uxtb	r3, r3
 8005866:	73bb      	strb	r3, [r7, #14]
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005868:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800586c:	b2db      	uxtb	r3, r3
 800586e:	3301      	adds	r3, #1
 8005870:	b2db      	uxtb	r3, r3
 8005872:	73fb      	strb	r3, [r7, #15]
 8005874:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005878:	2b07      	cmp	r3, #7
 800587a:	dde2      	ble.n	8005842 <wizchip_init+0x22>
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
 800587c:	7bbb      	ldrb	r3, [r7, #14]
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	b2db      	uxtb	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	d002      	beq.n	800588e <wizchip_init+0x6e>
 8005888:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800588c:	e05a      	b.n	8005944 <wizchip_init+0x124>
		#else
			if(tmp > 16) return -1;
		#endif
		}
	#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800588e:	2300      	movs	r3, #0
 8005890:	73fb      	strb	r3, [r7, #15]
 8005892:	e00e      	b.n	80058b2 <wizchip_init+0x92>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8005894:	7bf8      	ldrb	r0, [r7, #15]
 8005896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	4413      	add	r3, r2
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	4619      	mov	r1, r3
 80058a2:	f7fe fc3b 	bl	800411c <setTMSR>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80058a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	3301      	adds	r3, #1
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	73fb      	strb	r3, [r7, #15]
 80058b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058b6:	2b07      	cmp	r3, #7
 80058b8:	ddec      	ble.n	8005894 <wizchip_init+0x74>
		#endif
		}

   }

   if(rxsize)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d040      	beq.n	8005942 <wizchip_init+0x122>
   {
      tmp = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	73bb      	strb	r3, [r7, #14]
   #if _WIZCHIP_ == W5300
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80058c4:	2300      	movs	r3, #0
 80058c6:	73fb      	strb	r3, [r7, #15]
 80058c8:	e018      	b.n	80058fc <wizchip_init+0xdc>
		{
			if(rxsize[i] >= 64) return -1;   //No use 64KB even if W5300 support max 64KB memory allocation
 80058ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	4413      	add	r3, r2
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	2b3f      	cmp	r3, #63	; 0x3f
 80058d6:	d902      	bls.n	80058de <wizchip_init+0xbe>
 80058d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058dc:	e032      	b.n	8005944 <wizchip_init+0x124>
			tmp += rxsize[i];
 80058de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058e2:	683a      	ldr	r2, [r7, #0]
 80058e4:	4413      	add	r3, r2
 80058e6:	781a      	ldrb	r2, [r3, #0]
 80058e8:	7bbb      	ldrb	r3, [r7, #14]
 80058ea:	4413      	add	r3, r2
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80058f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	3301      	adds	r3, #1
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	73fb      	strb	r3, [r7, #15]
 80058fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005900:	2b07      	cmp	r3, #7
 8005902:	dde2      	ble.n	80058ca <wizchip_init+0xaa>
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
 8005904:	7bbb      	ldrb	r3, [r7, #14]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <wizchip_init+0xf6>
 8005910:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005914:	e016      	b.n	8005944 <wizchip_init+0x124>
			if(tmp > 16) return -1;
		#endif
		}
	#endif

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005916:	2300      	movs	r3, #0
 8005918:	73fb      	strb	r3, [r7, #15]
 800591a:	e00e      	b.n	800593a <wizchip_init+0x11a>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800591c:	7bf8      	ldrb	r0, [r7, #15]
 800591e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005922:	683a      	ldr	r2, [r7, #0]
 8005924:	4413      	add	r3, r2
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	4619      	mov	r1, r3
 800592a:	f7fe fc5b 	bl	80041e4 <setRMSR>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800592e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005932:	b2db      	uxtb	r3, r3
 8005934:	3301      	adds	r3, #1
 8005936:	b2db      	uxtb	r3, r3
 8005938:	73fb      	strb	r3, [r7, #15]
 800593a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800593e:	2b07      	cmp	r3, #7
 8005940:	ddec      	ble.n	800591c <wizchip_init+0xfc>
		#endif
		}
   }
   return 0;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	4603      	mov	r3, r0
 8005954:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8005956:	88fb      	ldrh	r3, [r7, #6]
 8005958:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800595a:	88fb      	ldrh	r3, [r7, #6]
 800595c:	0a1b      	lsrs	r3, r3, #8
 800595e:	b29b      	uxth	r3, r3
 8005960:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5500
   ir |= (1<<4); // IK_WOL
 8005962:	7bfb      	ldrb	r3, [r7, #15]
 8005964:	f043 0310 	orr.w	r3, r3, #16
 8005968:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ <= W5100S
   ir |= sir;
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
 800596a:	7bfb      	ldrb	r3, [r7, #15]
 800596c:	021b      	lsls	r3, r3, #8
 800596e:	b21a      	sxth	r2, r3
 8005970:	7bbb      	ldrb	r3, [r7, #14]
 8005972:	b21b      	sxth	r3, r3
 8005974:	4313      	orrs	r3, r2
 8005976:	b21b      	sxth	r3, r3
 8005978:	b29b      	uxth	r3, r3
 800597a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800597e:	b29b      	uxth	r3, r3
 8005980:	4619      	mov	r1, r3
 8005982:	4803      	ldr	r0, [pc, #12]	; (8005990 <wizchip_clrinterrupt+0x44>)
 8005984:	f7fe fb8e 	bl	80040a4 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
   }

#endif   
}
 8005988:	bf00      	nop
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	34000002 	.word	0x34000002

08005994 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 800599a:	2300      	movs	r3, #0
 800599c:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 800599e:	2300      	movs	r3, #0
 80059a0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80059a2:	2300      	movs	r3, #0
 80059a4:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ <= W5100S
   ir = getIR();
   sir = ir & 0x0F;
//A20150601 : For integrating with W5300
#elif _WIZCHIP_  == W5300
   ret = getIR();
 80059a6:	480d      	ldr	r0, [pc, #52]	; (80059dc <wizchip_getinterrupt+0x48>)
 80059a8:	f7fe fb9a 	bl	80040e0 <WIZCHIP_READ>
 80059ac:	4603      	mov	r3, r0
 80059ae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80059b2:	80bb      	strh	r3, [r7, #4]
   ir = (uint8_t)(ret >> 8);
 80059b4:	88bb      	ldrh	r3, [r7, #4]
 80059b6:	0a1b      	lsrs	r3, r3, #8
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	71fb      	strb	r3, [r7, #7]
   sir = (uint8_t)ret;
 80059bc:	88bb      	ldrh	r3, [r7, #4]
 80059be:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80059c0:	79bb      	ldrb	r3, [r7, #6]
 80059c2:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80059c4:	88bb      	ldrh	r3, [r7, #4]
 80059c6:	021b      	lsls	r3, r3, #8
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	79fb      	ldrb	r3, [r7, #7]
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	4413      	add	r3, r2
 80059d0:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80059d2:	88bb      	ldrh	r3, [r7, #4]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	34000002 	.word	0x34000002

080059e0 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	4603      	mov	r3, r0
 80059e8:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 80059ea:	88fb      	ldrh	r3, [r7, #6]
 80059ec:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 80059ee:	88fb      	ldrh	r3, [r7, #6]
 80059f0:	0a1b      	lsrs	r3, r3, #8
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5500
   imr &= ~(1<<4); // IK_WOL
 80059f6:	7bfb      	ldrb	r3, [r7, #15]
 80059f8:	f023 0310 	bic.w	r3, r3, #16
 80059fc:	73fb      	strb	r3, [r7, #15]
   simr &= 0x0F;
   imr |= simr;
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
 80059fe:	7bfb      	ldrb	r3, [r7, #15]
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	b21a      	sxth	r2, r3
 8005a04:	7bbb      	ldrb	r3, [r7, #14]
 8005a06:	b21b      	sxth	r3, r3
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	b21b      	sxth	r3, r3
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	4619      	mov	r1, r3
 8005a16:	4803      	ldr	r0, [pc, #12]	; (8005a24 <wizchip_setinterruptmask+0x44>)
 8005a18:	f7fe fb44 	bl	80040a4 <WIZCHIP_WRITE>
#else
   setIMR(imr);
   setSIMR(simr);
#endif   
}
 8005a1c:	bf00      	nop
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	34000004 	.word	0x34000004

08005a28 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8005a32:	2300      	movs	r3, #0
 8005a34:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8005a36:	2300      	movs	r3, #0
 8005a38:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ < W5200
   imr  = getIMR();
   simr = imr & 0x0F;
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   ret = getIMR();
 8005a3a:	480f      	ldr	r0, [pc, #60]	; (8005a78 <wizchip_getinterruptmask+0x50>)
 8005a3c:	f7fe fb50 	bl	80040e0 <WIZCHIP_READ>
 8005a40:	4603      	mov	r3, r0
 8005a42:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a46:	80bb      	strh	r3, [r7, #4]
   imr = (uint8_t)(ret >> 8);
 8005a48:	88bb      	ldrh	r3, [r7, #4]
 8005a4a:	0a1b      	lsrs	r3, r3, #8
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	71fb      	strb	r3, [r7, #7]
   simr = (uint8_t)ret;
 8005a50:	88bb      	ldrh	r3, [r7, #4]
 8005a52:	71bb      	strb	r3, [r7, #6]
   imr  = getIMR();
   simr = getSIMR();
#endif         

#if _WIZCHIP_ < W5500
   imr &= ~(1<<4); // IK_WOL
 8005a54:	79fb      	ldrb	r3, [r7, #7]
 8005a56:	f023 0310 	bic.w	r3, r3, #16
 8005a5a:	71fb      	strb	r3, [r7, #7]
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8005a5c:	79bb      	ldrb	r3, [r7, #6]
 8005a5e:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8005a60:	88bb      	ldrh	r3, [r7, #4]
 8005a62:	021b      	lsls	r3, r3, #8
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	79fb      	ldrb	r3, [r7, #7]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	4413      	add	r3, r2
 8005a6c:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8005a6e:	88bb      	ldrh	r3, [r7, #4]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	34000004 	.word	0x34000004

08005a7c <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b082      	sub	sp, #8
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	021b      	lsls	r3, r3, #8
 8005a8c:	b29a      	uxth	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	785b      	ldrb	r3, [r3, #1]
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	4413      	add	r3, r2
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4845      	ldr	r0, [pc, #276]	; (8005bb0 <wizchip_setnetinfo+0x134>)
 8005a9c:	f7fe fb02 	bl	80040a4 <WIZCHIP_WRITE>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	789b      	ldrb	r3, [r3, #2]
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	021b      	lsls	r3, r3, #8
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	78db      	ldrb	r3, [r3, #3]
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	4413      	add	r3, r2
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	483f      	ldr	r0, [pc, #252]	; (8005bb4 <wizchip_setnetinfo+0x138>)
 8005ab8:	f7fe faf4 	bl	80040a4 <WIZCHIP_WRITE>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	791b      	ldrb	r3, [r3, #4]
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	021b      	lsls	r3, r3, #8
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	795b      	ldrb	r3, [r3, #5]
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	4413      	add	r3, r2
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4839      	ldr	r0, [pc, #228]	; (8005bb8 <wizchip_setnetinfo+0x13c>)
 8005ad4:	f7fe fae6 	bl	80040a4 <WIZCHIP_WRITE>
   setGAR(pnetinfo->gw);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	7b9b      	ldrb	r3, [r3, #14]
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	021b      	lsls	r3, r3, #8
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	7bdb      	ldrb	r3, [r3, #15]
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	4413      	add	r3, r2
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	4619      	mov	r1, r3
 8005aee:	4833      	ldr	r0, [pc, #204]	; (8005bbc <wizchip_setnetinfo+0x140>)
 8005af0:	f7fe fad8 	bl	80040a4 <WIZCHIP_WRITE>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	7c1b      	ldrb	r3, [r3, #16]
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	021b      	lsls	r3, r3, #8
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	7c5b      	ldrb	r3, [r3, #17]
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	4413      	add	r3, r2
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	4619      	mov	r1, r3
 8005b0a:	482d      	ldr	r0, [pc, #180]	; (8005bc0 <wizchip_setnetinfo+0x144>)
 8005b0c:	f7fe faca 	bl	80040a4 <WIZCHIP_WRITE>
   setSUBR(pnetinfo->sn);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	7a9b      	ldrb	r3, [r3, #10]
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	021b      	lsls	r3, r3, #8
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	7adb      	ldrb	r3, [r3, #11]
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	4413      	add	r3, r2
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	4619      	mov	r1, r3
 8005b26:	4827      	ldr	r0, [pc, #156]	; (8005bc4 <wizchip_setnetinfo+0x148>)
 8005b28:	f7fe fabc 	bl	80040a4 <WIZCHIP_WRITE>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	7b1b      	ldrb	r3, [r3, #12]
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	021b      	lsls	r3, r3, #8
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	7b5b      	ldrb	r3, [r3, #13]
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	4413      	add	r3, r2
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	4619      	mov	r1, r3
 8005b42:	4821      	ldr	r0, [pc, #132]	; (8005bc8 <wizchip_setnetinfo+0x14c>)
 8005b44:	f7fe faae 	bl	80040a4 <WIZCHIP_WRITE>
   setSIPR(pnetinfo->ip);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	799b      	ldrb	r3, [r3, #6]
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	021b      	lsls	r3, r3, #8
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	79db      	ldrb	r3, [r3, #7]
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	4413      	add	r3, r2
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	481b      	ldr	r0, [pc, #108]	; (8005bcc <wizchip_setnetinfo+0x150>)
 8005b60:	f7fe faa0 	bl	80040a4 <WIZCHIP_WRITE>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	7a1b      	ldrb	r3, [r3, #8]
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	021b      	lsls	r3, r3, #8
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	7a5b      	ldrb	r3, [r3, #9]
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	4413      	add	r3, r2
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4815      	ldr	r0, [pc, #84]	; (8005bd0 <wizchip_setnetinfo+0x154>)
 8005b7c:	f7fe fa92 	bl	80040a4 <WIZCHIP_WRITE>
   _DNS_[0] = pnetinfo->dns[0];
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	7c9a      	ldrb	r2, [r3, #18]
 8005b84:	4b13      	ldr	r3, [pc, #76]	; (8005bd4 <wizchip_setnetinfo+0x158>)
 8005b86:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	7cda      	ldrb	r2, [r3, #19]
 8005b8c:	4b11      	ldr	r3, [pc, #68]	; (8005bd4 <wizchip_setnetinfo+0x158>)
 8005b8e:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	7d1a      	ldrb	r2, [r3, #20]
 8005b94:	4b0f      	ldr	r3, [pc, #60]	; (8005bd4 <wizchip_setnetinfo+0x158>)
 8005b96:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	7d5a      	ldrb	r2, [r3, #21]
 8005b9c:	4b0d      	ldr	r3, [pc, #52]	; (8005bd4 <wizchip_setnetinfo+0x158>)
 8005b9e:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	7d9a      	ldrb	r2, [r3, #22]
 8005ba4:	4b0c      	ldr	r3, [pc, #48]	; (8005bd8 <wizchip_setnetinfo+0x15c>)
 8005ba6:	701a      	strb	r2, [r3, #0]
}
 8005ba8:	bf00      	nop
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	34000008 	.word	0x34000008
 8005bb4:	3400000a 	.word	0x3400000a
 8005bb8:	3400000c 	.word	0x3400000c
 8005bbc:	34000010 	.word	0x34000010
 8005bc0:	34000012 	.word	0x34000012
 8005bc4:	34000014 	.word	0x34000014
 8005bc8:	34000016 	.word	0x34000016
 8005bcc:	34000018 	.word	0x34000018
 8005bd0:	3400001a 	.word	0x3400001a
 8005bd4:	200001b8 	.word	0x200001b8
 8005bd8:	200001bc 	.word	0x200001bc

08005bdc <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8005be4:	4853      	ldr	r0, [pc, #332]	; (8005d34 <wizchip_getnetinfo+0x158>)
 8005be6:	f7fe fa7b 	bl	80040e0 <WIZCHIP_READ>
 8005bea:	4603      	mov	r3, r0
 8005bec:	0a1b      	lsrs	r3, r3, #8
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	b2da      	uxtb	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	701a      	strb	r2, [r3, #0]
 8005bf6:	484f      	ldr	r0, [pc, #316]	; (8005d34 <wizchip_getnetinfo+0x158>)
 8005bf8:	f7fe fa72 	bl	80040e0 <WIZCHIP_READ>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	b2da      	uxtb	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	705a      	strb	r2, [r3, #1]
 8005c04:	484c      	ldr	r0, [pc, #304]	; (8005d38 <wizchip_getnetinfo+0x15c>)
 8005c06:	f7fe fa6b 	bl	80040e0 <WIZCHIP_READ>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	0a1b      	lsrs	r3, r3, #8
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	b2da      	uxtb	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	709a      	strb	r2, [r3, #2]
 8005c16:	4848      	ldr	r0, [pc, #288]	; (8005d38 <wizchip_getnetinfo+0x15c>)
 8005c18:	f7fe fa62 	bl	80040e0 <WIZCHIP_READ>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	70da      	strb	r2, [r3, #3]
 8005c24:	4845      	ldr	r0, [pc, #276]	; (8005d3c <wizchip_getnetinfo+0x160>)
 8005c26:	f7fe fa5b 	bl	80040e0 <WIZCHIP_READ>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	0a1b      	lsrs	r3, r3, #8
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	711a      	strb	r2, [r3, #4]
 8005c36:	4841      	ldr	r0, [pc, #260]	; (8005d3c <wizchip_getnetinfo+0x160>)
 8005c38:	f7fe fa52 	bl	80040e0 <WIZCHIP_READ>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	b2da      	uxtb	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	715a      	strb	r2, [r3, #5]
   getGAR(pnetinfo->gw);
 8005c44:	483e      	ldr	r0, [pc, #248]	; (8005d40 <wizchip_getnetinfo+0x164>)
 8005c46:	f7fe fa4b 	bl	80040e0 <WIZCHIP_READ>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	0a1b      	lsrs	r3, r3, #8
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	739a      	strb	r2, [r3, #14]
 8005c56:	483a      	ldr	r0, [pc, #232]	; (8005d40 <wizchip_getnetinfo+0x164>)
 8005c58:	f7fe fa42 	bl	80040e0 <WIZCHIP_READ>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	73da      	strb	r2, [r3, #15]
 8005c64:	4837      	ldr	r0, [pc, #220]	; (8005d44 <wizchip_getnetinfo+0x168>)
 8005c66:	f7fe fa3b 	bl	80040e0 <WIZCHIP_READ>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	0a1b      	lsrs	r3, r3, #8
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	741a      	strb	r2, [r3, #16]
 8005c76:	4833      	ldr	r0, [pc, #204]	; (8005d44 <wizchip_getnetinfo+0x168>)
 8005c78:	f7fe fa32 	bl	80040e0 <WIZCHIP_READ>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	745a      	strb	r2, [r3, #17]
   getSUBR(pnetinfo->sn);
 8005c84:	4830      	ldr	r0, [pc, #192]	; (8005d48 <wizchip_getnetinfo+0x16c>)
 8005c86:	f7fe fa2b 	bl	80040e0 <WIZCHIP_READ>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	0a1b      	lsrs	r3, r3, #8
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	729a      	strb	r2, [r3, #10]
 8005c96:	482c      	ldr	r0, [pc, #176]	; (8005d48 <wizchip_getnetinfo+0x16c>)
 8005c98:	f7fe fa22 	bl	80040e0 <WIZCHIP_READ>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	b2da      	uxtb	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	72da      	strb	r2, [r3, #11]
 8005ca4:	4829      	ldr	r0, [pc, #164]	; (8005d4c <wizchip_getnetinfo+0x170>)
 8005ca6:	f7fe fa1b 	bl	80040e0 <WIZCHIP_READ>
 8005caa:	4603      	mov	r3, r0
 8005cac:	0a1b      	lsrs	r3, r3, #8
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	731a      	strb	r2, [r3, #12]
 8005cb6:	4825      	ldr	r0, [pc, #148]	; (8005d4c <wizchip_getnetinfo+0x170>)
 8005cb8:	f7fe fa12 	bl	80040e0 <WIZCHIP_READ>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	b2da      	uxtb	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	735a      	strb	r2, [r3, #13]
   getSIPR(pnetinfo->ip);
 8005cc4:	4822      	ldr	r0, [pc, #136]	; (8005d50 <wizchip_getnetinfo+0x174>)
 8005cc6:	f7fe fa0b 	bl	80040e0 <WIZCHIP_READ>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	0a1b      	lsrs	r3, r3, #8
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	719a      	strb	r2, [r3, #6]
 8005cd6:	481e      	ldr	r0, [pc, #120]	; (8005d50 <wizchip_getnetinfo+0x174>)
 8005cd8:	f7fe fa02 	bl	80040e0 <WIZCHIP_READ>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	71da      	strb	r2, [r3, #7]
 8005ce4:	481b      	ldr	r0, [pc, #108]	; (8005d54 <wizchip_getnetinfo+0x178>)
 8005ce6:	f7fe f9fb 	bl	80040e0 <WIZCHIP_READ>
 8005cea:	4603      	mov	r3, r0
 8005cec:	0a1b      	lsrs	r3, r3, #8
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	721a      	strb	r2, [r3, #8]
 8005cf6:	4817      	ldr	r0, [pc, #92]	; (8005d54 <wizchip_getnetinfo+0x178>)
 8005cf8:	f7fe f9f2 	bl	80040e0 <WIZCHIP_READ>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	725a      	strb	r2, [r3, #9]
   pnetinfo->dns[0]= _DNS_[0];
 8005d04:	4b14      	ldr	r3, [pc, #80]	; (8005d58 <wizchip_getnetinfo+0x17c>)
 8005d06:	781a      	ldrb	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8005d0c:	4b12      	ldr	r3, [pc, #72]	; (8005d58 <wizchip_getnetinfo+0x17c>)
 8005d0e:	785a      	ldrb	r2, [r3, #1]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8005d14:	4b10      	ldr	r3, [pc, #64]	; (8005d58 <wizchip_getnetinfo+0x17c>)
 8005d16:	789a      	ldrb	r2, [r3, #2]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8005d1c:	4b0e      	ldr	r3, [pc, #56]	; (8005d58 <wizchip_getnetinfo+0x17c>)
 8005d1e:	78da      	ldrb	r2, [r3, #3]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8005d24:	4b0d      	ldr	r3, [pc, #52]	; (8005d5c <wizchip_getnetinfo+0x180>)
 8005d26:	781a      	ldrb	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	759a      	strb	r2, [r3, #22]
}
 8005d2c:	bf00      	nop
 8005d2e:	3708      	adds	r7, #8
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	34000008 	.word	0x34000008
 8005d38:	3400000a 	.word	0x3400000a
 8005d3c:	3400000c 	.word	0x3400000c
 8005d40:	34000010 	.word	0x34000010
 8005d44:	34000012 	.word	0x34000012
 8005d48:	34000014 	.word	0x34000014
 8005d4c:	34000016 	.word	0x34000016
 8005d50:	34000018 	.word	0x34000018
 8005d54:	3400001a 	.word	0x3400001a
 8005d58:	200001b8 	.word	0x200001b8
 8005d5c:	200001bc 	.word	0x200001bc

08005d60 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	4603      	mov	r3, r0
 8005d68:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
 8005d6e:	79fb      	ldrb	r3, [r7, #7]
 8005d70:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d002      	beq.n	8005d7e <wizchip_setnetmode+0x1e>
 8005d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d7c:	e011      	b.n	8005da2 <wizchip_setnetmode+0x42>
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
#endif      
   tmp = getMR();
 8005d7e:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8005d82:	f7fe f9ad 	bl	80040e0 <WIZCHIP_READ>
 8005d86:	4603      	mov	r3, r0
 8005d88:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8005d8a:	7bfa      	ldrb	r2, [r7, #15]
 8005d8c:	79fb      	ldrb	r3, [r7, #7]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	4619      	mov	r1, r3
 8005d98:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8005d9c:	f7fe f982 	bl	80040a4 <WIZCHIP_WRITE>
   return 0;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8005dae:	f04f 5050 	mov.w	r0, #872415232	; 0x34000000
 8005db2:	f7fe f995 	bl	80040e0 <WIZCHIP_READ>
 8005db6:	4603      	mov	r3, r0
 8005db8:	b2db      	uxtb	r3, r3
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	bd80      	pop	{r7, pc}
	...

08005dc0 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	4619      	mov	r1, r3
 8005dd0:	4806      	ldr	r0, [pc, #24]	; (8005dec <wizchip_settimeout+0x2c>)
 8005dd2:	f7fe f967 	bl	80040a4 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	885b      	ldrh	r3, [r3, #2]
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4804      	ldr	r0, [pc, #16]	; (8005df0 <wizchip_settimeout+0x30>)
 8005dde:	f7fe f961 	bl	80040a4 <WIZCHIP_WRITE>
}
 8005de2:	bf00      	nop
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	3400001e 	.word	0x3400001e
 8005df0:	3400001c 	.word	0x3400001c

08005df4 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8005dfc:	4808      	ldr	r0, [pc, #32]	; (8005e20 <wizchip_gettimeout+0x2c>)
 8005dfe:	f7fe f96f 	bl	80040e0 <WIZCHIP_READ>
 8005e02:	4603      	mov	r3, r0
 8005e04:	b2da      	uxtb	r2, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8005e0a:	4806      	ldr	r0, [pc, #24]	; (8005e24 <wizchip_gettimeout+0x30>)
 8005e0c:	f7fe f968 	bl	80040e0 <WIZCHIP_READ>
 8005e10:	4603      	mov	r3, r0
 8005e12:	461a      	mov	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	805a      	strh	r2, [r3, #2]
}
 8005e18:	bf00      	nop
 8005e1a:	3708      	adds	r7, #8
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	3400001e 	.word	0x3400001e
 8005e24:	3400001c 	.word	0x3400001c

08005e28 <__errno>:
 8005e28:	4b01      	ldr	r3, [pc, #4]	; (8005e30 <__errno+0x8>)
 8005e2a:	6818      	ldr	r0, [r3, #0]
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	20000104 	.word	0x20000104

08005e34 <__libc_init_array>:
 8005e34:	b570      	push	{r4, r5, r6, lr}
 8005e36:	2500      	movs	r5, #0
 8005e38:	4e0c      	ldr	r6, [pc, #48]	; (8005e6c <__libc_init_array+0x38>)
 8005e3a:	4c0d      	ldr	r4, [pc, #52]	; (8005e70 <__libc_init_array+0x3c>)
 8005e3c:	1ba4      	subs	r4, r4, r6
 8005e3e:	10a4      	asrs	r4, r4, #2
 8005e40:	42a5      	cmp	r5, r4
 8005e42:	d109      	bne.n	8005e58 <__libc_init_array+0x24>
 8005e44:	f001 f93a 	bl	80070bc <_init>
 8005e48:	2500      	movs	r5, #0
 8005e4a:	4e0a      	ldr	r6, [pc, #40]	; (8005e74 <__libc_init_array+0x40>)
 8005e4c:	4c0a      	ldr	r4, [pc, #40]	; (8005e78 <__libc_init_array+0x44>)
 8005e4e:	1ba4      	subs	r4, r4, r6
 8005e50:	10a4      	asrs	r4, r4, #2
 8005e52:	42a5      	cmp	r5, r4
 8005e54:	d105      	bne.n	8005e62 <__libc_init_array+0x2e>
 8005e56:	bd70      	pop	{r4, r5, r6, pc}
 8005e58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e5c:	4798      	blx	r3
 8005e5e:	3501      	adds	r5, #1
 8005e60:	e7ee      	b.n	8005e40 <__libc_init_array+0xc>
 8005e62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e66:	4798      	blx	r3
 8005e68:	3501      	adds	r5, #1
 8005e6a:	e7f2      	b.n	8005e52 <__libc_init_array+0x1e>
 8005e6c:	0800746c 	.word	0x0800746c
 8005e70:	0800746c 	.word	0x0800746c
 8005e74:	0800746c 	.word	0x0800746c
 8005e78:	08007470 	.word	0x08007470

08005e7c <memcpy>:
 8005e7c:	b510      	push	{r4, lr}
 8005e7e:	1e43      	subs	r3, r0, #1
 8005e80:	440a      	add	r2, r1
 8005e82:	4291      	cmp	r1, r2
 8005e84:	d100      	bne.n	8005e88 <memcpy+0xc>
 8005e86:	bd10      	pop	{r4, pc}
 8005e88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e90:	e7f7      	b.n	8005e82 <memcpy+0x6>

08005e92 <memset>:
 8005e92:	4603      	mov	r3, r0
 8005e94:	4402      	add	r2, r0
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d100      	bne.n	8005e9c <memset+0xa>
 8005e9a:	4770      	bx	lr
 8005e9c:	f803 1b01 	strb.w	r1, [r3], #1
 8005ea0:	e7f9      	b.n	8005e96 <memset+0x4>
	...

08005ea4 <_free_r>:
 8005ea4:	b538      	push	{r3, r4, r5, lr}
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	d043      	beq.n	8005f34 <_free_r+0x90>
 8005eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005eb0:	1f0c      	subs	r4, r1, #4
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	bfb8      	it	lt
 8005eb6:	18e4      	addlt	r4, r4, r3
 8005eb8:	f000 fc5c 	bl	8006774 <__malloc_lock>
 8005ebc:	4a1e      	ldr	r2, [pc, #120]	; (8005f38 <_free_r+0x94>)
 8005ebe:	6813      	ldr	r3, [r2, #0]
 8005ec0:	4610      	mov	r0, r2
 8005ec2:	b933      	cbnz	r3, 8005ed2 <_free_r+0x2e>
 8005ec4:	6063      	str	r3, [r4, #4]
 8005ec6:	6014      	str	r4, [r2, #0]
 8005ec8:	4628      	mov	r0, r5
 8005eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ece:	f000 bc52 	b.w	8006776 <__malloc_unlock>
 8005ed2:	42a3      	cmp	r3, r4
 8005ed4:	d90b      	bls.n	8005eee <_free_r+0x4a>
 8005ed6:	6821      	ldr	r1, [r4, #0]
 8005ed8:	1862      	adds	r2, r4, r1
 8005eda:	4293      	cmp	r3, r2
 8005edc:	bf01      	itttt	eq
 8005ede:	681a      	ldreq	r2, [r3, #0]
 8005ee0:	685b      	ldreq	r3, [r3, #4]
 8005ee2:	1852      	addeq	r2, r2, r1
 8005ee4:	6022      	streq	r2, [r4, #0]
 8005ee6:	6063      	str	r3, [r4, #4]
 8005ee8:	6004      	str	r4, [r0, #0]
 8005eea:	e7ed      	b.n	8005ec8 <_free_r+0x24>
 8005eec:	4613      	mov	r3, r2
 8005eee:	685a      	ldr	r2, [r3, #4]
 8005ef0:	b10a      	cbz	r2, 8005ef6 <_free_r+0x52>
 8005ef2:	42a2      	cmp	r2, r4
 8005ef4:	d9fa      	bls.n	8005eec <_free_r+0x48>
 8005ef6:	6819      	ldr	r1, [r3, #0]
 8005ef8:	1858      	adds	r0, r3, r1
 8005efa:	42a0      	cmp	r0, r4
 8005efc:	d10b      	bne.n	8005f16 <_free_r+0x72>
 8005efe:	6820      	ldr	r0, [r4, #0]
 8005f00:	4401      	add	r1, r0
 8005f02:	1858      	adds	r0, r3, r1
 8005f04:	4282      	cmp	r2, r0
 8005f06:	6019      	str	r1, [r3, #0]
 8005f08:	d1de      	bne.n	8005ec8 <_free_r+0x24>
 8005f0a:	6810      	ldr	r0, [r2, #0]
 8005f0c:	6852      	ldr	r2, [r2, #4]
 8005f0e:	4401      	add	r1, r0
 8005f10:	6019      	str	r1, [r3, #0]
 8005f12:	605a      	str	r2, [r3, #4]
 8005f14:	e7d8      	b.n	8005ec8 <_free_r+0x24>
 8005f16:	d902      	bls.n	8005f1e <_free_r+0x7a>
 8005f18:	230c      	movs	r3, #12
 8005f1a:	602b      	str	r3, [r5, #0]
 8005f1c:	e7d4      	b.n	8005ec8 <_free_r+0x24>
 8005f1e:	6820      	ldr	r0, [r4, #0]
 8005f20:	1821      	adds	r1, r4, r0
 8005f22:	428a      	cmp	r2, r1
 8005f24:	bf01      	itttt	eq
 8005f26:	6811      	ldreq	r1, [r2, #0]
 8005f28:	6852      	ldreq	r2, [r2, #4]
 8005f2a:	1809      	addeq	r1, r1, r0
 8005f2c:	6021      	streq	r1, [r4, #0]
 8005f2e:	6062      	str	r2, [r4, #4]
 8005f30:	605c      	str	r4, [r3, #4]
 8005f32:	e7c9      	b.n	8005ec8 <_free_r+0x24>
 8005f34:	bd38      	pop	{r3, r4, r5, pc}
 8005f36:	bf00      	nop
 8005f38:	200001c0 	.word	0x200001c0

08005f3c <_malloc_r>:
 8005f3c:	b570      	push	{r4, r5, r6, lr}
 8005f3e:	1ccd      	adds	r5, r1, #3
 8005f40:	f025 0503 	bic.w	r5, r5, #3
 8005f44:	3508      	adds	r5, #8
 8005f46:	2d0c      	cmp	r5, #12
 8005f48:	bf38      	it	cc
 8005f4a:	250c      	movcc	r5, #12
 8005f4c:	2d00      	cmp	r5, #0
 8005f4e:	4606      	mov	r6, r0
 8005f50:	db01      	blt.n	8005f56 <_malloc_r+0x1a>
 8005f52:	42a9      	cmp	r1, r5
 8005f54:	d903      	bls.n	8005f5e <_malloc_r+0x22>
 8005f56:	230c      	movs	r3, #12
 8005f58:	6033      	str	r3, [r6, #0]
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	bd70      	pop	{r4, r5, r6, pc}
 8005f5e:	f000 fc09 	bl	8006774 <__malloc_lock>
 8005f62:	4a21      	ldr	r2, [pc, #132]	; (8005fe8 <_malloc_r+0xac>)
 8005f64:	6814      	ldr	r4, [r2, #0]
 8005f66:	4621      	mov	r1, r4
 8005f68:	b991      	cbnz	r1, 8005f90 <_malloc_r+0x54>
 8005f6a:	4c20      	ldr	r4, [pc, #128]	; (8005fec <_malloc_r+0xb0>)
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	b91b      	cbnz	r3, 8005f78 <_malloc_r+0x3c>
 8005f70:	4630      	mov	r0, r6
 8005f72:	f000 f8b9 	bl	80060e8 <_sbrk_r>
 8005f76:	6020      	str	r0, [r4, #0]
 8005f78:	4629      	mov	r1, r5
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	f000 f8b4 	bl	80060e8 <_sbrk_r>
 8005f80:	1c43      	adds	r3, r0, #1
 8005f82:	d124      	bne.n	8005fce <_malloc_r+0x92>
 8005f84:	230c      	movs	r3, #12
 8005f86:	4630      	mov	r0, r6
 8005f88:	6033      	str	r3, [r6, #0]
 8005f8a:	f000 fbf4 	bl	8006776 <__malloc_unlock>
 8005f8e:	e7e4      	b.n	8005f5a <_malloc_r+0x1e>
 8005f90:	680b      	ldr	r3, [r1, #0]
 8005f92:	1b5b      	subs	r3, r3, r5
 8005f94:	d418      	bmi.n	8005fc8 <_malloc_r+0x8c>
 8005f96:	2b0b      	cmp	r3, #11
 8005f98:	d90f      	bls.n	8005fba <_malloc_r+0x7e>
 8005f9a:	600b      	str	r3, [r1, #0]
 8005f9c:	18cc      	adds	r4, r1, r3
 8005f9e:	50cd      	str	r5, [r1, r3]
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f000 fbe8 	bl	8006776 <__malloc_unlock>
 8005fa6:	f104 000b 	add.w	r0, r4, #11
 8005faa:	1d23      	adds	r3, r4, #4
 8005fac:	f020 0007 	bic.w	r0, r0, #7
 8005fb0:	1ac3      	subs	r3, r0, r3
 8005fb2:	d0d3      	beq.n	8005f5c <_malloc_r+0x20>
 8005fb4:	425a      	negs	r2, r3
 8005fb6:	50e2      	str	r2, [r4, r3]
 8005fb8:	e7d0      	b.n	8005f5c <_malloc_r+0x20>
 8005fba:	684b      	ldr	r3, [r1, #4]
 8005fbc:	428c      	cmp	r4, r1
 8005fbe:	bf16      	itet	ne
 8005fc0:	6063      	strne	r3, [r4, #4]
 8005fc2:	6013      	streq	r3, [r2, #0]
 8005fc4:	460c      	movne	r4, r1
 8005fc6:	e7eb      	b.n	8005fa0 <_malloc_r+0x64>
 8005fc8:	460c      	mov	r4, r1
 8005fca:	6849      	ldr	r1, [r1, #4]
 8005fcc:	e7cc      	b.n	8005f68 <_malloc_r+0x2c>
 8005fce:	1cc4      	adds	r4, r0, #3
 8005fd0:	f024 0403 	bic.w	r4, r4, #3
 8005fd4:	42a0      	cmp	r0, r4
 8005fd6:	d005      	beq.n	8005fe4 <_malloc_r+0xa8>
 8005fd8:	1a21      	subs	r1, r4, r0
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f000 f884 	bl	80060e8 <_sbrk_r>
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	d0cf      	beq.n	8005f84 <_malloc_r+0x48>
 8005fe4:	6025      	str	r5, [r4, #0]
 8005fe6:	e7db      	b.n	8005fa0 <_malloc_r+0x64>
 8005fe8:	200001c0 	.word	0x200001c0
 8005fec:	200001c4 	.word	0x200001c4

08005ff0 <iprintf>:
 8005ff0:	b40f      	push	{r0, r1, r2, r3}
 8005ff2:	4b0a      	ldr	r3, [pc, #40]	; (800601c <iprintf+0x2c>)
 8005ff4:	b513      	push	{r0, r1, r4, lr}
 8005ff6:	681c      	ldr	r4, [r3, #0]
 8005ff8:	b124      	cbz	r4, 8006004 <iprintf+0x14>
 8005ffa:	69a3      	ldr	r3, [r4, #24]
 8005ffc:	b913      	cbnz	r3, 8006004 <iprintf+0x14>
 8005ffe:	4620      	mov	r0, r4
 8006000:	f000 fab8 	bl	8006574 <__sinit>
 8006004:	ab05      	add	r3, sp, #20
 8006006:	9a04      	ldr	r2, [sp, #16]
 8006008:	68a1      	ldr	r1, [r4, #8]
 800600a:	4620      	mov	r0, r4
 800600c:	9301      	str	r3, [sp, #4]
 800600e:	f000 fd2d 	bl	8006a6c <_vfiprintf_r>
 8006012:	b002      	add	sp, #8
 8006014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006018:	b004      	add	sp, #16
 800601a:	4770      	bx	lr
 800601c:	20000104 	.word	0x20000104

08006020 <_puts_r>:
 8006020:	b570      	push	{r4, r5, r6, lr}
 8006022:	460e      	mov	r6, r1
 8006024:	4605      	mov	r5, r0
 8006026:	b118      	cbz	r0, 8006030 <_puts_r+0x10>
 8006028:	6983      	ldr	r3, [r0, #24]
 800602a:	b90b      	cbnz	r3, 8006030 <_puts_r+0x10>
 800602c:	f000 faa2 	bl	8006574 <__sinit>
 8006030:	69ab      	ldr	r3, [r5, #24]
 8006032:	68ac      	ldr	r4, [r5, #8]
 8006034:	b913      	cbnz	r3, 800603c <_puts_r+0x1c>
 8006036:	4628      	mov	r0, r5
 8006038:	f000 fa9c 	bl	8006574 <__sinit>
 800603c:	4b23      	ldr	r3, [pc, #140]	; (80060cc <_puts_r+0xac>)
 800603e:	429c      	cmp	r4, r3
 8006040:	d117      	bne.n	8006072 <_puts_r+0x52>
 8006042:	686c      	ldr	r4, [r5, #4]
 8006044:	89a3      	ldrh	r3, [r4, #12]
 8006046:	071b      	lsls	r3, r3, #28
 8006048:	d51d      	bpl.n	8006086 <_puts_r+0x66>
 800604a:	6923      	ldr	r3, [r4, #16]
 800604c:	b1db      	cbz	r3, 8006086 <_puts_r+0x66>
 800604e:	3e01      	subs	r6, #1
 8006050:	68a3      	ldr	r3, [r4, #8]
 8006052:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006056:	3b01      	subs	r3, #1
 8006058:	60a3      	str	r3, [r4, #8]
 800605a:	b9e9      	cbnz	r1, 8006098 <_puts_r+0x78>
 800605c:	2b00      	cmp	r3, #0
 800605e:	da2e      	bge.n	80060be <_puts_r+0x9e>
 8006060:	4622      	mov	r2, r4
 8006062:	210a      	movs	r1, #10
 8006064:	4628      	mov	r0, r5
 8006066:	f000 f8b3 	bl	80061d0 <__swbuf_r>
 800606a:	3001      	adds	r0, #1
 800606c:	d011      	beq.n	8006092 <_puts_r+0x72>
 800606e:	200a      	movs	r0, #10
 8006070:	e011      	b.n	8006096 <_puts_r+0x76>
 8006072:	4b17      	ldr	r3, [pc, #92]	; (80060d0 <_puts_r+0xb0>)
 8006074:	429c      	cmp	r4, r3
 8006076:	d101      	bne.n	800607c <_puts_r+0x5c>
 8006078:	68ac      	ldr	r4, [r5, #8]
 800607a:	e7e3      	b.n	8006044 <_puts_r+0x24>
 800607c:	4b15      	ldr	r3, [pc, #84]	; (80060d4 <_puts_r+0xb4>)
 800607e:	429c      	cmp	r4, r3
 8006080:	bf08      	it	eq
 8006082:	68ec      	ldreq	r4, [r5, #12]
 8006084:	e7de      	b.n	8006044 <_puts_r+0x24>
 8006086:	4621      	mov	r1, r4
 8006088:	4628      	mov	r0, r5
 800608a:	f000 f905 	bl	8006298 <__swsetup_r>
 800608e:	2800      	cmp	r0, #0
 8006090:	d0dd      	beq.n	800604e <_puts_r+0x2e>
 8006092:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006096:	bd70      	pop	{r4, r5, r6, pc}
 8006098:	2b00      	cmp	r3, #0
 800609a:	da04      	bge.n	80060a6 <_puts_r+0x86>
 800609c:	69a2      	ldr	r2, [r4, #24]
 800609e:	429a      	cmp	r2, r3
 80060a0:	dc06      	bgt.n	80060b0 <_puts_r+0x90>
 80060a2:	290a      	cmp	r1, #10
 80060a4:	d004      	beq.n	80060b0 <_puts_r+0x90>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	1c5a      	adds	r2, r3, #1
 80060aa:	6022      	str	r2, [r4, #0]
 80060ac:	7019      	strb	r1, [r3, #0]
 80060ae:	e7cf      	b.n	8006050 <_puts_r+0x30>
 80060b0:	4622      	mov	r2, r4
 80060b2:	4628      	mov	r0, r5
 80060b4:	f000 f88c 	bl	80061d0 <__swbuf_r>
 80060b8:	3001      	adds	r0, #1
 80060ba:	d1c9      	bne.n	8006050 <_puts_r+0x30>
 80060bc:	e7e9      	b.n	8006092 <_puts_r+0x72>
 80060be:	200a      	movs	r0, #10
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	6022      	str	r2, [r4, #0]
 80060c6:	7018      	strb	r0, [r3, #0]
 80060c8:	e7e5      	b.n	8006096 <_puts_r+0x76>
 80060ca:	bf00      	nop
 80060cc:	080073f8 	.word	0x080073f8
 80060d0:	08007418 	.word	0x08007418
 80060d4:	080073d8 	.word	0x080073d8

080060d8 <puts>:
 80060d8:	4b02      	ldr	r3, [pc, #8]	; (80060e4 <puts+0xc>)
 80060da:	4601      	mov	r1, r0
 80060dc:	6818      	ldr	r0, [r3, #0]
 80060de:	f7ff bf9f 	b.w	8006020 <_puts_r>
 80060e2:	bf00      	nop
 80060e4:	20000104 	.word	0x20000104

080060e8 <_sbrk_r>:
 80060e8:	b538      	push	{r3, r4, r5, lr}
 80060ea:	2300      	movs	r3, #0
 80060ec:	4c05      	ldr	r4, [pc, #20]	; (8006104 <_sbrk_r+0x1c>)
 80060ee:	4605      	mov	r5, r0
 80060f0:	4608      	mov	r0, r1
 80060f2:	6023      	str	r3, [r4, #0]
 80060f4:	f7fb f864 	bl	80011c0 <_sbrk>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d102      	bne.n	8006102 <_sbrk_r+0x1a>
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	b103      	cbz	r3, 8006102 <_sbrk_r+0x1a>
 8006100:	602b      	str	r3, [r5, #0]
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	20000d74 	.word	0x20000d74

08006108 <siprintf>:
 8006108:	b40e      	push	{r1, r2, r3}
 800610a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800610e:	b500      	push	{lr}
 8006110:	b09c      	sub	sp, #112	; 0x70
 8006112:	ab1d      	add	r3, sp, #116	; 0x74
 8006114:	9002      	str	r0, [sp, #8]
 8006116:	9006      	str	r0, [sp, #24]
 8006118:	9107      	str	r1, [sp, #28]
 800611a:	9104      	str	r1, [sp, #16]
 800611c:	4808      	ldr	r0, [pc, #32]	; (8006140 <siprintf+0x38>)
 800611e:	4909      	ldr	r1, [pc, #36]	; (8006144 <siprintf+0x3c>)
 8006120:	f853 2b04 	ldr.w	r2, [r3], #4
 8006124:	9105      	str	r1, [sp, #20]
 8006126:	6800      	ldr	r0, [r0, #0]
 8006128:	a902      	add	r1, sp, #8
 800612a:	9301      	str	r3, [sp, #4]
 800612c:	f000 fb7e 	bl	800682c <_svfiprintf_r>
 8006130:	2200      	movs	r2, #0
 8006132:	9b02      	ldr	r3, [sp, #8]
 8006134:	701a      	strb	r2, [r3, #0]
 8006136:	b01c      	add	sp, #112	; 0x70
 8006138:	f85d eb04 	ldr.w	lr, [sp], #4
 800613c:	b003      	add	sp, #12
 800613e:	4770      	bx	lr
 8006140:	20000104 	.word	0x20000104
 8006144:	ffff0208 	.word	0xffff0208

08006148 <__sread>:
 8006148:	b510      	push	{r4, lr}
 800614a:	460c      	mov	r4, r1
 800614c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006150:	f000 ff2a 	bl	8006fa8 <_read_r>
 8006154:	2800      	cmp	r0, #0
 8006156:	bfab      	itete	ge
 8006158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800615a:	89a3      	ldrhlt	r3, [r4, #12]
 800615c:	181b      	addge	r3, r3, r0
 800615e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006162:	bfac      	ite	ge
 8006164:	6563      	strge	r3, [r4, #84]	; 0x54
 8006166:	81a3      	strhlt	r3, [r4, #12]
 8006168:	bd10      	pop	{r4, pc}

0800616a <__swrite>:
 800616a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800616e:	461f      	mov	r7, r3
 8006170:	898b      	ldrh	r3, [r1, #12]
 8006172:	4605      	mov	r5, r0
 8006174:	05db      	lsls	r3, r3, #23
 8006176:	460c      	mov	r4, r1
 8006178:	4616      	mov	r6, r2
 800617a:	d505      	bpl.n	8006188 <__swrite+0x1e>
 800617c:	2302      	movs	r3, #2
 800617e:	2200      	movs	r2, #0
 8006180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006184:	f000 fa80 	bl	8006688 <_lseek_r>
 8006188:	89a3      	ldrh	r3, [r4, #12]
 800618a:	4632      	mov	r2, r6
 800618c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006190:	81a3      	strh	r3, [r4, #12]
 8006192:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006196:	463b      	mov	r3, r7
 8006198:	4628      	mov	r0, r5
 800619a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800619e:	f000 b869 	b.w	8006274 <_write_r>

080061a2 <__sseek>:
 80061a2:	b510      	push	{r4, lr}
 80061a4:	460c      	mov	r4, r1
 80061a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061aa:	f000 fa6d 	bl	8006688 <_lseek_r>
 80061ae:	1c43      	adds	r3, r0, #1
 80061b0:	89a3      	ldrh	r3, [r4, #12]
 80061b2:	bf15      	itete	ne
 80061b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80061b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061be:	81a3      	strheq	r3, [r4, #12]
 80061c0:	bf18      	it	ne
 80061c2:	81a3      	strhne	r3, [r4, #12]
 80061c4:	bd10      	pop	{r4, pc}

080061c6 <__sclose>:
 80061c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ca:	f000 b8d3 	b.w	8006374 <_close_r>
	...

080061d0 <__swbuf_r>:
 80061d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d2:	460e      	mov	r6, r1
 80061d4:	4614      	mov	r4, r2
 80061d6:	4605      	mov	r5, r0
 80061d8:	b118      	cbz	r0, 80061e2 <__swbuf_r+0x12>
 80061da:	6983      	ldr	r3, [r0, #24]
 80061dc:	b90b      	cbnz	r3, 80061e2 <__swbuf_r+0x12>
 80061de:	f000 f9c9 	bl	8006574 <__sinit>
 80061e2:	4b21      	ldr	r3, [pc, #132]	; (8006268 <__swbuf_r+0x98>)
 80061e4:	429c      	cmp	r4, r3
 80061e6:	d12a      	bne.n	800623e <__swbuf_r+0x6e>
 80061e8:	686c      	ldr	r4, [r5, #4]
 80061ea:	69a3      	ldr	r3, [r4, #24]
 80061ec:	60a3      	str	r3, [r4, #8]
 80061ee:	89a3      	ldrh	r3, [r4, #12]
 80061f0:	071a      	lsls	r2, r3, #28
 80061f2:	d52e      	bpl.n	8006252 <__swbuf_r+0x82>
 80061f4:	6923      	ldr	r3, [r4, #16]
 80061f6:	b363      	cbz	r3, 8006252 <__swbuf_r+0x82>
 80061f8:	6923      	ldr	r3, [r4, #16]
 80061fa:	6820      	ldr	r0, [r4, #0]
 80061fc:	b2f6      	uxtb	r6, r6
 80061fe:	1ac0      	subs	r0, r0, r3
 8006200:	6963      	ldr	r3, [r4, #20]
 8006202:	4637      	mov	r7, r6
 8006204:	4283      	cmp	r3, r0
 8006206:	dc04      	bgt.n	8006212 <__swbuf_r+0x42>
 8006208:	4621      	mov	r1, r4
 800620a:	4628      	mov	r0, r5
 800620c:	f000 f948 	bl	80064a0 <_fflush_r>
 8006210:	bb28      	cbnz	r0, 800625e <__swbuf_r+0x8e>
 8006212:	68a3      	ldr	r3, [r4, #8]
 8006214:	3001      	adds	r0, #1
 8006216:	3b01      	subs	r3, #1
 8006218:	60a3      	str	r3, [r4, #8]
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	6022      	str	r2, [r4, #0]
 8006220:	701e      	strb	r6, [r3, #0]
 8006222:	6963      	ldr	r3, [r4, #20]
 8006224:	4283      	cmp	r3, r0
 8006226:	d004      	beq.n	8006232 <__swbuf_r+0x62>
 8006228:	89a3      	ldrh	r3, [r4, #12]
 800622a:	07db      	lsls	r3, r3, #31
 800622c:	d519      	bpl.n	8006262 <__swbuf_r+0x92>
 800622e:	2e0a      	cmp	r6, #10
 8006230:	d117      	bne.n	8006262 <__swbuf_r+0x92>
 8006232:	4621      	mov	r1, r4
 8006234:	4628      	mov	r0, r5
 8006236:	f000 f933 	bl	80064a0 <_fflush_r>
 800623a:	b190      	cbz	r0, 8006262 <__swbuf_r+0x92>
 800623c:	e00f      	b.n	800625e <__swbuf_r+0x8e>
 800623e:	4b0b      	ldr	r3, [pc, #44]	; (800626c <__swbuf_r+0x9c>)
 8006240:	429c      	cmp	r4, r3
 8006242:	d101      	bne.n	8006248 <__swbuf_r+0x78>
 8006244:	68ac      	ldr	r4, [r5, #8]
 8006246:	e7d0      	b.n	80061ea <__swbuf_r+0x1a>
 8006248:	4b09      	ldr	r3, [pc, #36]	; (8006270 <__swbuf_r+0xa0>)
 800624a:	429c      	cmp	r4, r3
 800624c:	bf08      	it	eq
 800624e:	68ec      	ldreq	r4, [r5, #12]
 8006250:	e7cb      	b.n	80061ea <__swbuf_r+0x1a>
 8006252:	4621      	mov	r1, r4
 8006254:	4628      	mov	r0, r5
 8006256:	f000 f81f 	bl	8006298 <__swsetup_r>
 800625a:	2800      	cmp	r0, #0
 800625c:	d0cc      	beq.n	80061f8 <__swbuf_r+0x28>
 800625e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006262:	4638      	mov	r0, r7
 8006264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006266:	bf00      	nop
 8006268:	080073f8 	.word	0x080073f8
 800626c:	08007418 	.word	0x08007418
 8006270:	080073d8 	.word	0x080073d8

08006274 <_write_r>:
 8006274:	b538      	push	{r3, r4, r5, lr}
 8006276:	4605      	mov	r5, r0
 8006278:	4608      	mov	r0, r1
 800627a:	4611      	mov	r1, r2
 800627c:	2200      	movs	r2, #0
 800627e:	4c05      	ldr	r4, [pc, #20]	; (8006294 <_write_r+0x20>)
 8006280:	6022      	str	r2, [r4, #0]
 8006282:	461a      	mov	r2, r3
 8006284:	f7fa f81e 	bl	80002c4 <_write>
 8006288:	1c43      	adds	r3, r0, #1
 800628a:	d102      	bne.n	8006292 <_write_r+0x1e>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	b103      	cbz	r3, 8006292 <_write_r+0x1e>
 8006290:	602b      	str	r3, [r5, #0]
 8006292:	bd38      	pop	{r3, r4, r5, pc}
 8006294:	20000d74 	.word	0x20000d74

08006298 <__swsetup_r>:
 8006298:	4b32      	ldr	r3, [pc, #200]	; (8006364 <__swsetup_r+0xcc>)
 800629a:	b570      	push	{r4, r5, r6, lr}
 800629c:	681d      	ldr	r5, [r3, #0]
 800629e:	4606      	mov	r6, r0
 80062a0:	460c      	mov	r4, r1
 80062a2:	b125      	cbz	r5, 80062ae <__swsetup_r+0x16>
 80062a4:	69ab      	ldr	r3, [r5, #24]
 80062a6:	b913      	cbnz	r3, 80062ae <__swsetup_r+0x16>
 80062a8:	4628      	mov	r0, r5
 80062aa:	f000 f963 	bl	8006574 <__sinit>
 80062ae:	4b2e      	ldr	r3, [pc, #184]	; (8006368 <__swsetup_r+0xd0>)
 80062b0:	429c      	cmp	r4, r3
 80062b2:	d10f      	bne.n	80062d4 <__swsetup_r+0x3c>
 80062b4:	686c      	ldr	r4, [r5, #4]
 80062b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	0715      	lsls	r5, r2, #28
 80062be:	d42c      	bmi.n	800631a <__swsetup_r+0x82>
 80062c0:	06d0      	lsls	r0, r2, #27
 80062c2:	d411      	bmi.n	80062e8 <__swsetup_r+0x50>
 80062c4:	2209      	movs	r2, #9
 80062c6:	6032      	str	r2, [r6, #0]
 80062c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062cc:	81a3      	strh	r3, [r4, #12]
 80062ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062d2:	e03e      	b.n	8006352 <__swsetup_r+0xba>
 80062d4:	4b25      	ldr	r3, [pc, #148]	; (800636c <__swsetup_r+0xd4>)
 80062d6:	429c      	cmp	r4, r3
 80062d8:	d101      	bne.n	80062de <__swsetup_r+0x46>
 80062da:	68ac      	ldr	r4, [r5, #8]
 80062dc:	e7eb      	b.n	80062b6 <__swsetup_r+0x1e>
 80062de:	4b24      	ldr	r3, [pc, #144]	; (8006370 <__swsetup_r+0xd8>)
 80062e0:	429c      	cmp	r4, r3
 80062e2:	bf08      	it	eq
 80062e4:	68ec      	ldreq	r4, [r5, #12]
 80062e6:	e7e6      	b.n	80062b6 <__swsetup_r+0x1e>
 80062e8:	0751      	lsls	r1, r2, #29
 80062ea:	d512      	bpl.n	8006312 <__swsetup_r+0x7a>
 80062ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062ee:	b141      	cbz	r1, 8006302 <__swsetup_r+0x6a>
 80062f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062f4:	4299      	cmp	r1, r3
 80062f6:	d002      	beq.n	80062fe <__swsetup_r+0x66>
 80062f8:	4630      	mov	r0, r6
 80062fa:	f7ff fdd3 	bl	8005ea4 <_free_r>
 80062fe:	2300      	movs	r3, #0
 8006300:	6363      	str	r3, [r4, #52]	; 0x34
 8006302:	89a3      	ldrh	r3, [r4, #12]
 8006304:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006308:	81a3      	strh	r3, [r4, #12]
 800630a:	2300      	movs	r3, #0
 800630c:	6063      	str	r3, [r4, #4]
 800630e:	6923      	ldr	r3, [r4, #16]
 8006310:	6023      	str	r3, [r4, #0]
 8006312:	89a3      	ldrh	r3, [r4, #12]
 8006314:	f043 0308 	orr.w	r3, r3, #8
 8006318:	81a3      	strh	r3, [r4, #12]
 800631a:	6923      	ldr	r3, [r4, #16]
 800631c:	b94b      	cbnz	r3, 8006332 <__swsetup_r+0x9a>
 800631e:	89a3      	ldrh	r3, [r4, #12]
 8006320:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006324:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006328:	d003      	beq.n	8006332 <__swsetup_r+0x9a>
 800632a:	4621      	mov	r1, r4
 800632c:	4630      	mov	r0, r6
 800632e:	f000 f9e1 	bl	80066f4 <__smakebuf_r>
 8006332:	89a2      	ldrh	r2, [r4, #12]
 8006334:	f012 0301 	ands.w	r3, r2, #1
 8006338:	d00c      	beq.n	8006354 <__swsetup_r+0xbc>
 800633a:	2300      	movs	r3, #0
 800633c:	60a3      	str	r3, [r4, #8]
 800633e:	6963      	ldr	r3, [r4, #20]
 8006340:	425b      	negs	r3, r3
 8006342:	61a3      	str	r3, [r4, #24]
 8006344:	6923      	ldr	r3, [r4, #16]
 8006346:	b953      	cbnz	r3, 800635e <__swsetup_r+0xc6>
 8006348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800634c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006350:	d1ba      	bne.n	80062c8 <__swsetup_r+0x30>
 8006352:	bd70      	pop	{r4, r5, r6, pc}
 8006354:	0792      	lsls	r2, r2, #30
 8006356:	bf58      	it	pl
 8006358:	6963      	ldrpl	r3, [r4, #20]
 800635a:	60a3      	str	r3, [r4, #8]
 800635c:	e7f2      	b.n	8006344 <__swsetup_r+0xac>
 800635e:	2000      	movs	r0, #0
 8006360:	e7f7      	b.n	8006352 <__swsetup_r+0xba>
 8006362:	bf00      	nop
 8006364:	20000104 	.word	0x20000104
 8006368:	080073f8 	.word	0x080073f8
 800636c:	08007418 	.word	0x08007418
 8006370:	080073d8 	.word	0x080073d8

08006374 <_close_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	2300      	movs	r3, #0
 8006378:	4c05      	ldr	r4, [pc, #20]	; (8006390 <_close_r+0x1c>)
 800637a:	4605      	mov	r5, r0
 800637c:	4608      	mov	r0, r1
 800637e:	6023      	str	r3, [r4, #0]
 8006380:	f7fa feed 	bl	800115e <_close>
 8006384:	1c43      	adds	r3, r0, #1
 8006386:	d102      	bne.n	800638e <_close_r+0x1a>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	b103      	cbz	r3, 800638e <_close_r+0x1a>
 800638c:	602b      	str	r3, [r5, #0]
 800638e:	bd38      	pop	{r3, r4, r5, pc}
 8006390:	20000d74 	.word	0x20000d74

08006394 <__sflush_r>:
 8006394:	898a      	ldrh	r2, [r1, #12]
 8006396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800639a:	4605      	mov	r5, r0
 800639c:	0710      	lsls	r0, r2, #28
 800639e:	460c      	mov	r4, r1
 80063a0:	d458      	bmi.n	8006454 <__sflush_r+0xc0>
 80063a2:	684b      	ldr	r3, [r1, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	dc05      	bgt.n	80063b4 <__sflush_r+0x20>
 80063a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	dc02      	bgt.n	80063b4 <__sflush_r+0x20>
 80063ae:	2000      	movs	r0, #0
 80063b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063b6:	2e00      	cmp	r6, #0
 80063b8:	d0f9      	beq.n	80063ae <__sflush_r+0x1a>
 80063ba:	2300      	movs	r3, #0
 80063bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063c0:	682f      	ldr	r7, [r5, #0]
 80063c2:	6a21      	ldr	r1, [r4, #32]
 80063c4:	602b      	str	r3, [r5, #0]
 80063c6:	d032      	beq.n	800642e <__sflush_r+0x9a>
 80063c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063ca:	89a3      	ldrh	r3, [r4, #12]
 80063cc:	075a      	lsls	r2, r3, #29
 80063ce:	d505      	bpl.n	80063dc <__sflush_r+0x48>
 80063d0:	6863      	ldr	r3, [r4, #4]
 80063d2:	1ac0      	subs	r0, r0, r3
 80063d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063d6:	b10b      	cbz	r3, 80063dc <__sflush_r+0x48>
 80063d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063da:	1ac0      	subs	r0, r0, r3
 80063dc:	2300      	movs	r3, #0
 80063de:	4602      	mov	r2, r0
 80063e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063e2:	6a21      	ldr	r1, [r4, #32]
 80063e4:	4628      	mov	r0, r5
 80063e6:	47b0      	blx	r6
 80063e8:	1c43      	adds	r3, r0, #1
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	d106      	bne.n	80063fc <__sflush_r+0x68>
 80063ee:	6829      	ldr	r1, [r5, #0]
 80063f0:	291d      	cmp	r1, #29
 80063f2:	d848      	bhi.n	8006486 <__sflush_r+0xf2>
 80063f4:	4a29      	ldr	r2, [pc, #164]	; (800649c <__sflush_r+0x108>)
 80063f6:	40ca      	lsrs	r2, r1
 80063f8:	07d6      	lsls	r6, r2, #31
 80063fa:	d544      	bpl.n	8006486 <__sflush_r+0xf2>
 80063fc:	2200      	movs	r2, #0
 80063fe:	6062      	str	r2, [r4, #4]
 8006400:	6922      	ldr	r2, [r4, #16]
 8006402:	04d9      	lsls	r1, r3, #19
 8006404:	6022      	str	r2, [r4, #0]
 8006406:	d504      	bpl.n	8006412 <__sflush_r+0x7e>
 8006408:	1c42      	adds	r2, r0, #1
 800640a:	d101      	bne.n	8006410 <__sflush_r+0x7c>
 800640c:	682b      	ldr	r3, [r5, #0]
 800640e:	b903      	cbnz	r3, 8006412 <__sflush_r+0x7e>
 8006410:	6560      	str	r0, [r4, #84]	; 0x54
 8006412:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006414:	602f      	str	r7, [r5, #0]
 8006416:	2900      	cmp	r1, #0
 8006418:	d0c9      	beq.n	80063ae <__sflush_r+0x1a>
 800641a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800641e:	4299      	cmp	r1, r3
 8006420:	d002      	beq.n	8006428 <__sflush_r+0x94>
 8006422:	4628      	mov	r0, r5
 8006424:	f7ff fd3e 	bl	8005ea4 <_free_r>
 8006428:	2000      	movs	r0, #0
 800642a:	6360      	str	r0, [r4, #52]	; 0x34
 800642c:	e7c0      	b.n	80063b0 <__sflush_r+0x1c>
 800642e:	2301      	movs	r3, #1
 8006430:	4628      	mov	r0, r5
 8006432:	47b0      	blx	r6
 8006434:	1c41      	adds	r1, r0, #1
 8006436:	d1c8      	bne.n	80063ca <__sflush_r+0x36>
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0c5      	beq.n	80063ca <__sflush_r+0x36>
 800643e:	2b1d      	cmp	r3, #29
 8006440:	d001      	beq.n	8006446 <__sflush_r+0xb2>
 8006442:	2b16      	cmp	r3, #22
 8006444:	d101      	bne.n	800644a <__sflush_r+0xb6>
 8006446:	602f      	str	r7, [r5, #0]
 8006448:	e7b1      	b.n	80063ae <__sflush_r+0x1a>
 800644a:	89a3      	ldrh	r3, [r4, #12]
 800644c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006450:	81a3      	strh	r3, [r4, #12]
 8006452:	e7ad      	b.n	80063b0 <__sflush_r+0x1c>
 8006454:	690f      	ldr	r7, [r1, #16]
 8006456:	2f00      	cmp	r7, #0
 8006458:	d0a9      	beq.n	80063ae <__sflush_r+0x1a>
 800645a:	0793      	lsls	r3, r2, #30
 800645c:	bf18      	it	ne
 800645e:	2300      	movne	r3, #0
 8006460:	680e      	ldr	r6, [r1, #0]
 8006462:	bf08      	it	eq
 8006464:	694b      	ldreq	r3, [r1, #20]
 8006466:	eba6 0807 	sub.w	r8, r6, r7
 800646a:	600f      	str	r7, [r1, #0]
 800646c:	608b      	str	r3, [r1, #8]
 800646e:	f1b8 0f00 	cmp.w	r8, #0
 8006472:	dd9c      	ble.n	80063ae <__sflush_r+0x1a>
 8006474:	4643      	mov	r3, r8
 8006476:	463a      	mov	r2, r7
 8006478:	6a21      	ldr	r1, [r4, #32]
 800647a:	4628      	mov	r0, r5
 800647c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800647e:	47b0      	blx	r6
 8006480:	2800      	cmp	r0, #0
 8006482:	dc06      	bgt.n	8006492 <__sflush_r+0xfe>
 8006484:	89a3      	ldrh	r3, [r4, #12]
 8006486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800648a:	81a3      	strh	r3, [r4, #12]
 800648c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006490:	e78e      	b.n	80063b0 <__sflush_r+0x1c>
 8006492:	4407      	add	r7, r0
 8006494:	eba8 0800 	sub.w	r8, r8, r0
 8006498:	e7e9      	b.n	800646e <__sflush_r+0xda>
 800649a:	bf00      	nop
 800649c:	20400001 	.word	0x20400001

080064a0 <_fflush_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	690b      	ldr	r3, [r1, #16]
 80064a4:	4605      	mov	r5, r0
 80064a6:	460c      	mov	r4, r1
 80064a8:	b1db      	cbz	r3, 80064e2 <_fflush_r+0x42>
 80064aa:	b118      	cbz	r0, 80064b4 <_fflush_r+0x14>
 80064ac:	6983      	ldr	r3, [r0, #24]
 80064ae:	b90b      	cbnz	r3, 80064b4 <_fflush_r+0x14>
 80064b0:	f000 f860 	bl	8006574 <__sinit>
 80064b4:	4b0c      	ldr	r3, [pc, #48]	; (80064e8 <_fflush_r+0x48>)
 80064b6:	429c      	cmp	r4, r3
 80064b8:	d109      	bne.n	80064ce <_fflush_r+0x2e>
 80064ba:	686c      	ldr	r4, [r5, #4]
 80064bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064c0:	b17b      	cbz	r3, 80064e2 <_fflush_r+0x42>
 80064c2:	4621      	mov	r1, r4
 80064c4:	4628      	mov	r0, r5
 80064c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064ca:	f7ff bf63 	b.w	8006394 <__sflush_r>
 80064ce:	4b07      	ldr	r3, [pc, #28]	; (80064ec <_fflush_r+0x4c>)
 80064d0:	429c      	cmp	r4, r3
 80064d2:	d101      	bne.n	80064d8 <_fflush_r+0x38>
 80064d4:	68ac      	ldr	r4, [r5, #8]
 80064d6:	e7f1      	b.n	80064bc <_fflush_r+0x1c>
 80064d8:	4b05      	ldr	r3, [pc, #20]	; (80064f0 <_fflush_r+0x50>)
 80064da:	429c      	cmp	r4, r3
 80064dc:	bf08      	it	eq
 80064de:	68ec      	ldreq	r4, [r5, #12]
 80064e0:	e7ec      	b.n	80064bc <_fflush_r+0x1c>
 80064e2:	2000      	movs	r0, #0
 80064e4:	bd38      	pop	{r3, r4, r5, pc}
 80064e6:	bf00      	nop
 80064e8:	080073f8 	.word	0x080073f8
 80064ec:	08007418 	.word	0x08007418
 80064f0:	080073d8 	.word	0x080073d8

080064f4 <std>:
 80064f4:	2300      	movs	r3, #0
 80064f6:	b510      	push	{r4, lr}
 80064f8:	4604      	mov	r4, r0
 80064fa:	e9c0 3300 	strd	r3, r3, [r0]
 80064fe:	6083      	str	r3, [r0, #8]
 8006500:	8181      	strh	r1, [r0, #12]
 8006502:	6643      	str	r3, [r0, #100]	; 0x64
 8006504:	81c2      	strh	r2, [r0, #14]
 8006506:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800650a:	6183      	str	r3, [r0, #24]
 800650c:	4619      	mov	r1, r3
 800650e:	2208      	movs	r2, #8
 8006510:	305c      	adds	r0, #92	; 0x5c
 8006512:	f7ff fcbe 	bl	8005e92 <memset>
 8006516:	4b05      	ldr	r3, [pc, #20]	; (800652c <std+0x38>)
 8006518:	6224      	str	r4, [r4, #32]
 800651a:	6263      	str	r3, [r4, #36]	; 0x24
 800651c:	4b04      	ldr	r3, [pc, #16]	; (8006530 <std+0x3c>)
 800651e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006520:	4b04      	ldr	r3, [pc, #16]	; (8006534 <std+0x40>)
 8006522:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006524:	4b04      	ldr	r3, [pc, #16]	; (8006538 <std+0x44>)
 8006526:	6323      	str	r3, [r4, #48]	; 0x30
 8006528:	bd10      	pop	{r4, pc}
 800652a:	bf00      	nop
 800652c:	08006149 	.word	0x08006149
 8006530:	0800616b 	.word	0x0800616b
 8006534:	080061a3 	.word	0x080061a3
 8006538:	080061c7 	.word	0x080061c7

0800653c <_cleanup_r>:
 800653c:	4901      	ldr	r1, [pc, #4]	; (8006544 <_cleanup_r+0x8>)
 800653e:	f000 b885 	b.w	800664c <_fwalk_reent>
 8006542:	bf00      	nop
 8006544:	080064a1 	.word	0x080064a1

08006548 <__sfmoreglue>:
 8006548:	b570      	push	{r4, r5, r6, lr}
 800654a:	2568      	movs	r5, #104	; 0x68
 800654c:	1e4a      	subs	r2, r1, #1
 800654e:	4355      	muls	r5, r2
 8006550:	460e      	mov	r6, r1
 8006552:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006556:	f7ff fcf1 	bl	8005f3c <_malloc_r>
 800655a:	4604      	mov	r4, r0
 800655c:	b140      	cbz	r0, 8006570 <__sfmoreglue+0x28>
 800655e:	2100      	movs	r1, #0
 8006560:	e9c0 1600 	strd	r1, r6, [r0]
 8006564:	300c      	adds	r0, #12
 8006566:	60a0      	str	r0, [r4, #8]
 8006568:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800656c:	f7ff fc91 	bl	8005e92 <memset>
 8006570:	4620      	mov	r0, r4
 8006572:	bd70      	pop	{r4, r5, r6, pc}

08006574 <__sinit>:
 8006574:	6983      	ldr	r3, [r0, #24]
 8006576:	b510      	push	{r4, lr}
 8006578:	4604      	mov	r4, r0
 800657a:	bb33      	cbnz	r3, 80065ca <__sinit+0x56>
 800657c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006580:	6503      	str	r3, [r0, #80]	; 0x50
 8006582:	4b12      	ldr	r3, [pc, #72]	; (80065cc <__sinit+0x58>)
 8006584:	4a12      	ldr	r2, [pc, #72]	; (80065d0 <__sinit+0x5c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6282      	str	r2, [r0, #40]	; 0x28
 800658a:	4298      	cmp	r0, r3
 800658c:	bf04      	itt	eq
 800658e:	2301      	moveq	r3, #1
 8006590:	6183      	streq	r3, [r0, #24]
 8006592:	f000 f81f 	bl	80065d4 <__sfp>
 8006596:	6060      	str	r0, [r4, #4]
 8006598:	4620      	mov	r0, r4
 800659a:	f000 f81b 	bl	80065d4 <__sfp>
 800659e:	60a0      	str	r0, [r4, #8]
 80065a0:	4620      	mov	r0, r4
 80065a2:	f000 f817 	bl	80065d4 <__sfp>
 80065a6:	2200      	movs	r2, #0
 80065a8:	60e0      	str	r0, [r4, #12]
 80065aa:	2104      	movs	r1, #4
 80065ac:	6860      	ldr	r0, [r4, #4]
 80065ae:	f7ff ffa1 	bl	80064f4 <std>
 80065b2:	2201      	movs	r2, #1
 80065b4:	2109      	movs	r1, #9
 80065b6:	68a0      	ldr	r0, [r4, #8]
 80065b8:	f7ff ff9c 	bl	80064f4 <std>
 80065bc:	2202      	movs	r2, #2
 80065be:	2112      	movs	r1, #18
 80065c0:	68e0      	ldr	r0, [r4, #12]
 80065c2:	f7ff ff97 	bl	80064f4 <std>
 80065c6:	2301      	movs	r3, #1
 80065c8:	61a3      	str	r3, [r4, #24]
 80065ca:	bd10      	pop	{r4, pc}
 80065cc:	080073d4 	.word	0x080073d4
 80065d0:	0800653d 	.word	0x0800653d

080065d4 <__sfp>:
 80065d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d6:	4b1b      	ldr	r3, [pc, #108]	; (8006644 <__sfp+0x70>)
 80065d8:	4607      	mov	r7, r0
 80065da:	681e      	ldr	r6, [r3, #0]
 80065dc:	69b3      	ldr	r3, [r6, #24]
 80065de:	b913      	cbnz	r3, 80065e6 <__sfp+0x12>
 80065e0:	4630      	mov	r0, r6
 80065e2:	f7ff ffc7 	bl	8006574 <__sinit>
 80065e6:	3648      	adds	r6, #72	; 0x48
 80065e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80065ec:	3b01      	subs	r3, #1
 80065ee:	d503      	bpl.n	80065f8 <__sfp+0x24>
 80065f0:	6833      	ldr	r3, [r6, #0]
 80065f2:	b133      	cbz	r3, 8006602 <__sfp+0x2e>
 80065f4:	6836      	ldr	r6, [r6, #0]
 80065f6:	e7f7      	b.n	80065e8 <__sfp+0x14>
 80065f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065fc:	b16d      	cbz	r5, 800661a <__sfp+0x46>
 80065fe:	3468      	adds	r4, #104	; 0x68
 8006600:	e7f4      	b.n	80065ec <__sfp+0x18>
 8006602:	2104      	movs	r1, #4
 8006604:	4638      	mov	r0, r7
 8006606:	f7ff ff9f 	bl	8006548 <__sfmoreglue>
 800660a:	6030      	str	r0, [r6, #0]
 800660c:	2800      	cmp	r0, #0
 800660e:	d1f1      	bne.n	80065f4 <__sfp+0x20>
 8006610:	230c      	movs	r3, #12
 8006612:	4604      	mov	r4, r0
 8006614:	603b      	str	r3, [r7, #0]
 8006616:	4620      	mov	r0, r4
 8006618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800661a:	4b0b      	ldr	r3, [pc, #44]	; (8006648 <__sfp+0x74>)
 800661c:	6665      	str	r5, [r4, #100]	; 0x64
 800661e:	e9c4 5500 	strd	r5, r5, [r4]
 8006622:	60a5      	str	r5, [r4, #8]
 8006624:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006628:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800662c:	2208      	movs	r2, #8
 800662e:	4629      	mov	r1, r5
 8006630:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006634:	f7ff fc2d 	bl	8005e92 <memset>
 8006638:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800663c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006640:	e7e9      	b.n	8006616 <__sfp+0x42>
 8006642:	bf00      	nop
 8006644:	080073d4 	.word	0x080073d4
 8006648:	ffff0001 	.word	0xffff0001

0800664c <_fwalk_reent>:
 800664c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006650:	4680      	mov	r8, r0
 8006652:	4689      	mov	r9, r1
 8006654:	2600      	movs	r6, #0
 8006656:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800665a:	b914      	cbnz	r4, 8006662 <_fwalk_reent+0x16>
 800665c:	4630      	mov	r0, r6
 800665e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006662:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006666:	3f01      	subs	r7, #1
 8006668:	d501      	bpl.n	800666e <_fwalk_reent+0x22>
 800666a:	6824      	ldr	r4, [r4, #0]
 800666c:	e7f5      	b.n	800665a <_fwalk_reent+0xe>
 800666e:	89ab      	ldrh	r3, [r5, #12]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d907      	bls.n	8006684 <_fwalk_reent+0x38>
 8006674:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006678:	3301      	adds	r3, #1
 800667a:	d003      	beq.n	8006684 <_fwalk_reent+0x38>
 800667c:	4629      	mov	r1, r5
 800667e:	4640      	mov	r0, r8
 8006680:	47c8      	blx	r9
 8006682:	4306      	orrs	r6, r0
 8006684:	3568      	adds	r5, #104	; 0x68
 8006686:	e7ee      	b.n	8006666 <_fwalk_reent+0x1a>

08006688 <_lseek_r>:
 8006688:	b538      	push	{r3, r4, r5, lr}
 800668a:	4605      	mov	r5, r0
 800668c:	4608      	mov	r0, r1
 800668e:	4611      	mov	r1, r2
 8006690:	2200      	movs	r2, #0
 8006692:	4c05      	ldr	r4, [pc, #20]	; (80066a8 <_lseek_r+0x20>)
 8006694:	6022      	str	r2, [r4, #0]
 8006696:	461a      	mov	r2, r3
 8006698:	f7fa fd85 	bl	80011a6 <_lseek>
 800669c:	1c43      	adds	r3, r0, #1
 800669e:	d102      	bne.n	80066a6 <_lseek_r+0x1e>
 80066a0:	6823      	ldr	r3, [r4, #0]
 80066a2:	b103      	cbz	r3, 80066a6 <_lseek_r+0x1e>
 80066a4:	602b      	str	r3, [r5, #0]
 80066a6:	bd38      	pop	{r3, r4, r5, pc}
 80066a8:	20000d74 	.word	0x20000d74

080066ac <__swhatbuf_r>:
 80066ac:	b570      	push	{r4, r5, r6, lr}
 80066ae:	460e      	mov	r6, r1
 80066b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b4:	b096      	sub	sp, #88	; 0x58
 80066b6:	2900      	cmp	r1, #0
 80066b8:	4614      	mov	r4, r2
 80066ba:	461d      	mov	r5, r3
 80066bc:	da07      	bge.n	80066ce <__swhatbuf_r+0x22>
 80066be:	2300      	movs	r3, #0
 80066c0:	602b      	str	r3, [r5, #0]
 80066c2:	89b3      	ldrh	r3, [r6, #12]
 80066c4:	061a      	lsls	r2, r3, #24
 80066c6:	d410      	bmi.n	80066ea <__swhatbuf_r+0x3e>
 80066c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066cc:	e00e      	b.n	80066ec <__swhatbuf_r+0x40>
 80066ce:	466a      	mov	r2, sp
 80066d0:	f000 fc7c 	bl	8006fcc <_fstat_r>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	dbf2      	blt.n	80066be <__swhatbuf_r+0x12>
 80066d8:	9a01      	ldr	r2, [sp, #4]
 80066da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80066de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80066e2:	425a      	negs	r2, r3
 80066e4:	415a      	adcs	r2, r3
 80066e6:	602a      	str	r2, [r5, #0]
 80066e8:	e7ee      	b.n	80066c8 <__swhatbuf_r+0x1c>
 80066ea:	2340      	movs	r3, #64	; 0x40
 80066ec:	2000      	movs	r0, #0
 80066ee:	6023      	str	r3, [r4, #0]
 80066f0:	b016      	add	sp, #88	; 0x58
 80066f2:	bd70      	pop	{r4, r5, r6, pc}

080066f4 <__smakebuf_r>:
 80066f4:	898b      	ldrh	r3, [r1, #12]
 80066f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80066f8:	079d      	lsls	r5, r3, #30
 80066fa:	4606      	mov	r6, r0
 80066fc:	460c      	mov	r4, r1
 80066fe:	d507      	bpl.n	8006710 <__smakebuf_r+0x1c>
 8006700:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	6123      	str	r3, [r4, #16]
 8006708:	2301      	movs	r3, #1
 800670a:	6163      	str	r3, [r4, #20]
 800670c:	b002      	add	sp, #8
 800670e:	bd70      	pop	{r4, r5, r6, pc}
 8006710:	ab01      	add	r3, sp, #4
 8006712:	466a      	mov	r2, sp
 8006714:	f7ff ffca 	bl	80066ac <__swhatbuf_r>
 8006718:	9900      	ldr	r1, [sp, #0]
 800671a:	4605      	mov	r5, r0
 800671c:	4630      	mov	r0, r6
 800671e:	f7ff fc0d 	bl	8005f3c <_malloc_r>
 8006722:	b948      	cbnz	r0, 8006738 <__smakebuf_r+0x44>
 8006724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006728:	059a      	lsls	r2, r3, #22
 800672a:	d4ef      	bmi.n	800670c <__smakebuf_r+0x18>
 800672c:	f023 0303 	bic.w	r3, r3, #3
 8006730:	f043 0302 	orr.w	r3, r3, #2
 8006734:	81a3      	strh	r3, [r4, #12]
 8006736:	e7e3      	b.n	8006700 <__smakebuf_r+0xc>
 8006738:	4b0d      	ldr	r3, [pc, #52]	; (8006770 <__smakebuf_r+0x7c>)
 800673a:	62b3      	str	r3, [r6, #40]	; 0x28
 800673c:	89a3      	ldrh	r3, [r4, #12]
 800673e:	6020      	str	r0, [r4, #0]
 8006740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006744:	81a3      	strh	r3, [r4, #12]
 8006746:	9b00      	ldr	r3, [sp, #0]
 8006748:	6120      	str	r0, [r4, #16]
 800674a:	6163      	str	r3, [r4, #20]
 800674c:	9b01      	ldr	r3, [sp, #4]
 800674e:	b15b      	cbz	r3, 8006768 <__smakebuf_r+0x74>
 8006750:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006754:	4630      	mov	r0, r6
 8006756:	f000 fc4b 	bl	8006ff0 <_isatty_r>
 800675a:	b128      	cbz	r0, 8006768 <__smakebuf_r+0x74>
 800675c:	89a3      	ldrh	r3, [r4, #12]
 800675e:	f023 0303 	bic.w	r3, r3, #3
 8006762:	f043 0301 	orr.w	r3, r3, #1
 8006766:	81a3      	strh	r3, [r4, #12]
 8006768:	89a3      	ldrh	r3, [r4, #12]
 800676a:	431d      	orrs	r5, r3
 800676c:	81a5      	strh	r5, [r4, #12]
 800676e:	e7cd      	b.n	800670c <__smakebuf_r+0x18>
 8006770:	0800653d 	.word	0x0800653d

08006774 <__malloc_lock>:
 8006774:	4770      	bx	lr

08006776 <__malloc_unlock>:
 8006776:	4770      	bx	lr

08006778 <__ssputs_r>:
 8006778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800677c:	688e      	ldr	r6, [r1, #8]
 800677e:	4682      	mov	sl, r0
 8006780:	429e      	cmp	r6, r3
 8006782:	460c      	mov	r4, r1
 8006784:	4690      	mov	r8, r2
 8006786:	4699      	mov	r9, r3
 8006788:	d837      	bhi.n	80067fa <__ssputs_r+0x82>
 800678a:	898a      	ldrh	r2, [r1, #12]
 800678c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006790:	d031      	beq.n	80067f6 <__ssputs_r+0x7e>
 8006792:	2302      	movs	r3, #2
 8006794:	6825      	ldr	r5, [r4, #0]
 8006796:	6909      	ldr	r1, [r1, #16]
 8006798:	1a6f      	subs	r7, r5, r1
 800679a:	6965      	ldr	r5, [r4, #20]
 800679c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80067a0:	fb95 f5f3 	sdiv	r5, r5, r3
 80067a4:	f109 0301 	add.w	r3, r9, #1
 80067a8:	443b      	add	r3, r7
 80067aa:	429d      	cmp	r5, r3
 80067ac:	bf38      	it	cc
 80067ae:	461d      	movcc	r5, r3
 80067b0:	0553      	lsls	r3, r2, #21
 80067b2:	d530      	bpl.n	8006816 <__ssputs_r+0x9e>
 80067b4:	4629      	mov	r1, r5
 80067b6:	f7ff fbc1 	bl	8005f3c <_malloc_r>
 80067ba:	4606      	mov	r6, r0
 80067bc:	b950      	cbnz	r0, 80067d4 <__ssputs_r+0x5c>
 80067be:	230c      	movs	r3, #12
 80067c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067c4:	f8ca 3000 	str.w	r3, [sl]
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067ce:	81a3      	strh	r3, [r4, #12]
 80067d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067d4:	463a      	mov	r2, r7
 80067d6:	6921      	ldr	r1, [r4, #16]
 80067d8:	f7ff fb50 	bl	8005e7c <memcpy>
 80067dc:	89a3      	ldrh	r3, [r4, #12]
 80067de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80067e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067e6:	81a3      	strh	r3, [r4, #12]
 80067e8:	6126      	str	r6, [r4, #16]
 80067ea:	443e      	add	r6, r7
 80067ec:	6026      	str	r6, [r4, #0]
 80067ee:	464e      	mov	r6, r9
 80067f0:	6165      	str	r5, [r4, #20]
 80067f2:	1bed      	subs	r5, r5, r7
 80067f4:	60a5      	str	r5, [r4, #8]
 80067f6:	454e      	cmp	r6, r9
 80067f8:	d900      	bls.n	80067fc <__ssputs_r+0x84>
 80067fa:	464e      	mov	r6, r9
 80067fc:	4632      	mov	r2, r6
 80067fe:	4641      	mov	r1, r8
 8006800:	6820      	ldr	r0, [r4, #0]
 8006802:	f000 fc13 	bl	800702c <memmove>
 8006806:	68a3      	ldr	r3, [r4, #8]
 8006808:	2000      	movs	r0, #0
 800680a:	1b9b      	subs	r3, r3, r6
 800680c:	60a3      	str	r3, [r4, #8]
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	441e      	add	r6, r3
 8006812:	6026      	str	r6, [r4, #0]
 8006814:	e7dc      	b.n	80067d0 <__ssputs_r+0x58>
 8006816:	462a      	mov	r2, r5
 8006818:	f000 fc21 	bl	800705e <_realloc_r>
 800681c:	4606      	mov	r6, r0
 800681e:	2800      	cmp	r0, #0
 8006820:	d1e2      	bne.n	80067e8 <__ssputs_r+0x70>
 8006822:	6921      	ldr	r1, [r4, #16]
 8006824:	4650      	mov	r0, sl
 8006826:	f7ff fb3d 	bl	8005ea4 <_free_r>
 800682a:	e7c8      	b.n	80067be <__ssputs_r+0x46>

0800682c <_svfiprintf_r>:
 800682c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006830:	461d      	mov	r5, r3
 8006832:	898b      	ldrh	r3, [r1, #12]
 8006834:	b09d      	sub	sp, #116	; 0x74
 8006836:	061f      	lsls	r7, r3, #24
 8006838:	4680      	mov	r8, r0
 800683a:	460c      	mov	r4, r1
 800683c:	4616      	mov	r6, r2
 800683e:	d50f      	bpl.n	8006860 <_svfiprintf_r+0x34>
 8006840:	690b      	ldr	r3, [r1, #16]
 8006842:	b96b      	cbnz	r3, 8006860 <_svfiprintf_r+0x34>
 8006844:	2140      	movs	r1, #64	; 0x40
 8006846:	f7ff fb79 	bl	8005f3c <_malloc_r>
 800684a:	6020      	str	r0, [r4, #0]
 800684c:	6120      	str	r0, [r4, #16]
 800684e:	b928      	cbnz	r0, 800685c <_svfiprintf_r+0x30>
 8006850:	230c      	movs	r3, #12
 8006852:	f8c8 3000 	str.w	r3, [r8]
 8006856:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800685a:	e0c8      	b.n	80069ee <_svfiprintf_r+0x1c2>
 800685c:	2340      	movs	r3, #64	; 0x40
 800685e:	6163      	str	r3, [r4, #20]
 8006860:	2300      	movs	r3, #0
 8006862:	9309      	str	r3, [sp, #36]	; 0x24
 8006864:	2320      	movs	r3, #32
 8006866:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800686a:	2330      	movs	r3, #48	; 0x30
 800686c:	f04f 0b01 	mov.w	fp, #1
 8006870:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006874:	9503      	str	r5, [sp, #12]
 8006876:	4637      	mov	r7, r6
 8006878:	463d      	mov	r5, r7
 800687a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800687e:	b10b      	cbz	r3, 8006884 <_svfiprintf_r+0x58>
 8006880:	2b25      	cmp	r3, #37	; 0x25
 8006882:	d13e      	bne.n	8006902 <_svfiprintf_r+0xd6>
 8006884:	ebb7 0a06 	subs.w	sl, r7, r6
 8006888:	d00b      	beq.n	80068a2 <_svfiprintf_r+0x76>
 800688a:	4653      	mov	r3, sl
 800688c:	4632      	mov	r2, r6
 800688e:	4621      	mov	r1, r4
 8006890:	4640      	mov	r0, r8
 8006892:	f7ff ff71 	bl	8006778 <__ssputs_r>
 8006896:	3001      	adds	r0, #1
 8006898:	f000 80a4 	beq.w	80069e4 <_svfiprintf_r+0x1b8>
 800689c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800689e:	4453      	add	r3, sl
 80068a0:	9309      	str	r3, [sp, #36]	; 0x24
 80068a2:	783b      	ldrb	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 809d 	beq.w	80069e4 <_svfiprintf_r+0x1b8>
 80068aa:	2300      	movs	r3, #0
 80068ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	9307      	str	r3, [sp, #28]
 80068b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068bc:	931a      	str	r3, [sp, #104]	; 0x68
 80068be:	462f      	mov	r7, r5
 80068c0:	2205      	movs	r2, #5
 80068c2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80068c6:	4850      	ldr	r0, [pc, #320]	; (8006a08 <_svfiprintf_r+0x1dc>)
 80068c8:	f000 fba2 	bl	8007010 <memchr>
 80068cc:	9b04      	ldr	r3, [sp, #16]
 80068ce:	b9d0      	cbnz	r0, 8006906 <_svfiprintf_r+0xda>
 80068d0:	06d9      	lsls	r1, r3, #27
 80068d2:	bf44      	itt	mi
 80068d4:	2220      	movmi	r2, #32
 80068d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80068da:	071a      	lsls	r2, r3, #28
 80068dc:	bf44      	itt	mi
 80068de:	222b      	movmi	r2, #43	; 0x2b
 80068e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80068e4:	782a      	ldrb	r2, [r5, #0]
 80068e6:	2a2a      	cmp	r2, #42	; 0x2a
 80068e8:	d015      	beq.n	8006916 <_svfiprintf_r+0xea>
 80068ea:	462f      	mov	r7, r5
 80068ec:	2000      	movs	r0, #0
 80068ee:	250a      	movs	r5, #10
 80068f0:	9a07      	ldr	r2, [sp, #28]
 80068f2:	4639      	mov	r1, r7
 80068f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068f8:	3b30      	subs	r3, #48	; 0x30
 80068fa:	2b09      	cmp	r3, #9
 80068fc:	d94d      	bls.n	800699a <_svfiprintf_r+0x16e>
 80068fe:	b1b8      	cbz	r0, 8006930 <_svfiprintf_r+0x104>
 8006900:	e00f      	b.n	8006922 <_svfiprintf_r+0xf6>
 8006902:	462f      	mov	r7, r5
 8006904:	e7b8      	b.n	8006878 <_svfiprintf_r+0x4c>
 8006906:	4a40      	ldr	r2, [pc, #256]	; (8006a08 <_svfiprintf_r+0x1dc>)
 8006908:	463d      	mov	r5, r7
 800690a:	1a80      	subs	r0, r0, r2
 800690c:	fa0b f000 	lsl.w	r0, fp, r0
 8006910:	4318      	orrs	r0, r3
 8006912:	9004      	str	r0, [sp, #16]
 8006914:	e7d3      	b.n	80068be <_svfiprintf_r+0x92>
 8006916:	9a03      	ldr	r2, [sp, #12]
 8006918:	1d11      	adds	r1, r2, #4
 800691a:	6812      	ldr	r2, [r2, #0]
 800691c:	9103      	str	r1, [sp, #12]
 800691e:	2a00      	cmp	r2, #0
 8006920:	db01      	blt.n	8006926 <_svfiprintf_r+0xfa>
 8006922:	9207      	str	r2, [sp, #28]
 8006924:	e004      	b.n	8006930 <_svfiprintf_r+0x104>
 8006926:	4252      	negs	r2, r2
 8006928:	f043 0302 	orr.w	r3, r3, #2
 800692c:	9207      	str	r2, [sp, #28]
 800692e:	9304      	str	r3, [sp, #16]
 8006930:	783b      	ldrb	r3, [r7, #0]
 8006932:	2b2e      	cmp	r3, #46	; 0x2e
 8006934:	d10c      	bne.n	8006950 <_svfiprintf_r+0x124>
 8006936:	787b      	ldrb	r3, [r7, #1]
 8006938:	2b2a      	cmp	r3, #42	; 0x2a
 800693a:	d133      	bne.n	80069a4 <_svfiprintf_r+0x178>
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	3702      	adds	r7, #2
 8006940:	1d1a      	adds	r2, r3, #4
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	9203      	str	r2, [sp, #12]
 8006946:	2b00      	cmp	r3, #0
 8006948:	bfb8      	it	lt
 800694a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800694e:	9305      	str	r3, [sp, #20]
 8006950:	4d2e      	ldr	r5, [pc, #184]	; (8006a0c <_svfiprintf_r+0x1e0>)
 8006952:	2203      	movs	r2, #3
 8006954:	7839      	ldrb	r1, [r7, #0]
 8006956:	4628      	mov	r0, r5
 8006958:	f000 fb5a 	bl	8007010 <memchr>
 800695c:	b138      	cbz	r0, 800696e <_svfiprintf_r+0x142>
 800695e:	2340      	movs	r3, #64	; 0x40
 8006960:	1b40      	subs	r0, r0, r5
 8006962:	fa03 f000 	lsl.w	r0, r3, r0
 8006966:	9b04      	ldr	r3, [sp, #16]
 8006968:	3701      	adds	r7, #1
 800696a:	4303      	orrs	r3, r0
 800696c:	9304      	str	r3, [sp, #16]
 800696e:	7839      	ldrb	r1, [r7, #0]
 8006970:	2206      	movs	r2, #6
 8006972:	4827      	ldr	r0, [pc, #156]	; (8006a10 <_svfiprintf_r+0x1e4>)
 8006974:	1c7e      	adds	r6, r7, #1
 8006976:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800697a:	f000 fb49 	bl	8007010 <memchr>
 800697e:	2800      	cmp	r0, #0
 8006980:	d038      	beq.n	80069f4 <_svfiprintf_r+0x1c8>
 8006982:	4b24      	ldr	r3, [pc, #144]	; (8006a14 <_svfiprintf_r+0x1e8>)
 8006984:	bb13      	cbnz	r3, 80069cc <_svfiprintf_r+0x1a0>
 8006986:	9b03      	ldr	r3, [sp, #12]
 8006988:	3307      	adds	r3, #7
 800698a:	f023 0307 	bic.w	r3, r3, #7
 800698e:	3308      	adds	r3, #8
 8006990:	9303      	str	r3, [sp, #12]
 8006992:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006994:	444b      	add	r3, r9
 8006996:	9309      	str	r3, [sp, #36]	; 0x24
 8006998:	e76d      	b.n	8006876 <_svfiprintf_r+0x4a>
 800699a:	fb05 3202 	mla	r2, r5, r2, r3
 800699e:	2001      	movs	r0, #1
 80069a0:	460f      	mov	r7, r1
 80069a2:	e7a6      	b.n	80068f2 <_svfiprintf_r+0xc6>
 80069a4:	2300      	movs	r3, #0
 80069a6:	250a      	movs	r5, #10
 80069a8:	4619      	mov	r1, r3
 80069aa:	3701      	adds	r7, #1
 80069ac:	9305      	str	r3, [sp, #20]
 80069ae:	4638      	mov	r0, r7
 80069b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069b4:	3a30      	subs	r2, #48	; 0x30
 80069b6:	2a09      	cmp	r2, #9
 80069b8:	d903      	bls.n	80069c2 <_svfiprintf_r+0x196>
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d0c8      	beq.n	8006950 <_svfiprintf_r+0x124>
 80069be:	9105      	str	r1, [sp, #20]
 80069c0:	e7c6      	b.n	8006950 <_svfiprintf_r+0x124>
 80069c2:	fb05 2101 	mla	r1, r5, r1, r2
 80069c6:	2301      	movs	r3, #1
 80069c8:	4607      	mov	r7, r0
 80069ca:	e7f0      	b.n	80069ae <_svfiprintf_r+0x182>
 80069cc:	ab03      	add	r3, sp, #12
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	4622      	mov	r2, r4
 80069d2:	4b11      	ldr	r3, [pc, #68]	; (8006a18 <_svfiprintf_r+0x1ec>)
 80069d4:	a904      	add	r1, sp, #16
 80069d6:	4640      	mov	r0, r8
 80069d8:	f3af 8000 	nop.w
 80069dc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80069e0:	4681      	mov	r9, r0
 80069e2:	d1d6      	bne.n	8006992 <_svfiprintf_r+0x166>
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	065b      	lsls	r3, r3, #25
 80069e8:	f53f af35 	bmi.w	8006856 <_svfiprintf_r+0x2a>
 80069ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069ee:	b01d      	add	sp, #116	; 0x74
 80069f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069f4:	ab03      	add	r3, sp, #12
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	4622      	mov	r2, r4
 80069fa:	4b07      	ldr	r3, [pc, #28]	; (8006a18 <_svfiprintf_r+0x1ec>)
 80069fc:	a904      	add	r1, sp, #16
 80069fe:	4640      	mov	r0, r8
 8006a00:	f000 f9c0 	bl	8006d84 <_printf_i>
 8006a04:	e7ea      	b.n	80069dc <_svfiprintf_r+0x1b0>
 8006a06:	bf00      	nop
 8006a08:	08007438 	.word	0x08007438
 8006a0c:	0800743e 	.word	0x0800743e
 8006a10:	08007442 	.word	0x08007442
 8006a14:	00000000 	.word	0x00000000
 8006a18:	08006779 	.word	0x08006779

08006a1c <__sfputc_r>:
 8006a1c:	6893      	ldr	r3, [r2, #8]
 8006a1e:	b410      	push	{r4}
 8006a20:	3b01      	subs	r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	6093      	str	r3, [r2, #8]
 8006a26:	da07      	bge.n	8006a38 <__sfputc_r+0x1c>
 8006a28:	6994      	ldr	r4, [r2, #24]
 8006a2a:	42a3      	cmp	r3, r4
 8006a2c:	db01      	blt.n	8006a32 <__sfputc_r+0x16>
 8006a2e:	290a      	cmp	r1, #10
 8006a30:	d102      	bne.n	8006a38 <__sfputc_r+0x1c>
 8006a32:	bc10      	pop	{r4}
 8006a34:	f7ff bbcc 	b.w	80061d0 <__swbuf_r>
 8006a38:	6813      	ldr	r3, [r2, #0]
 8006a3a:	1c58      	adds	r0, r3, #1
 8006a3c:	6010      	str	r0, [r2, #0]
 8006a3e:	7019      	strb	r1, [r3, #0]
 8006a40:	4608      	mov	r0, r1
 8006a42:	bc10      	pop	{r4}
 8006a44:	4770      	bx	lr

08006a46 <__sfputs_r>:
 8006a46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a48:	4606      	mov	r6, r0
 8006a4a:	460f      	mov	r7, r1
 8006a4c:	4614      	mov	r4, r2
 8006a4e:	18d5      	adds	r5, r2, r3
 8006a50:	42ac      	cmp	r4, r5
 8006a52:	d101      	bne.n	8006a58 <__sfputs_r+0x12>
 8006a54:	2000      	movs	r0, #0
 8006a56:	e007      	b.n	8006a68 <__sfputs_r+0x22>
 8006a58:	463a      	mov	r2, r7
 8006a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5e:	4630      	mov	r0, r6
 8006a60:	f7ff ffdc 	bl	8006a1c <__sfputc_r>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d1f3      	bne.n	8006a50 <__sfputs_r+0xa>
 8006a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a6c <_vfiprintf_r>:
 8006a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a70:	460c      	mov	r4, r1
 8006a72:	b09d      	sub	sp, #116	; 0x74
 8006a74:	4617      	mov	r7, r2
 8006a76:	461d      	mov	r5, r3
 8006a78:	4606      	mov	r6, r0
 8006a7a:	b118      	cbz	r0, 8006a84 <_vfiprintf_r+0x18>
 8006a7c:	6983      	ldr	r3, [r0, #24]
 8006a7e:	b90b      	cbnz	r3, 8006a84 <_vfiprintf_r+0x18>
 8006a80:	f7ff fd78 	bl	8006574 <__sinit>
 8006a84:	4b7c      	ldr	r3, [pc, #496]	; (8006c78 <_vfiprintf_r+0x20c>)
 8006a86:	429c      	cmp	r4, r3
 8006a88:	d158      	bne.n	8006b3c <_vfiprintf_r+0xd0>
 8006a8a:	6874      	ldr	r4, [r6, #4]
 8006a8c:	89a3      	ldrh	r3, [r4, #12]
 8006a8e:	0718      	lsls	r0, r3, #28
 8006a90:	d55e      	bpl.n	8006b50 <_vfiprintf_r+0xe4>
 8006a92:	6923      	ldr	r3, [r4, #16]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d05b      	beq.n	8006b50 <_vfiprintf_r+0xe4>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a9c:	2320      	movs	r3, #32
 8006a9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aa2:	2330      	movs	r3, #48	; 0x30
 8006aa4:	f04f 0b01 	mov.w	fp, #1
 8006aa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006aac:	9503      	str	r5, [sp, #12]
 8006aae:	46b8      	mov	r8, r7
 8006ab0:	4645      	mov	r5, r8
 8006ab2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006ab6:	b10b      	cbz	r3, 8006abc <_vfiprintf_r+0x50>
 8006ab8:	2b25      	cmp	r3, #37	; 0x25
 8006aba:	d154      	bne.n	8006b66 <_vfiprintf_r+0xfa>
 8006abc:	ebb8 0a07 	subs.w	sl, r8, r7
 8006ac0:	d00b      	beq.n	8006ada <_vfiprintf_r+0x6e>
 8006ac2:	4653      	mov	r3, sl
 8006ac4:	463a      	mov	r2, r7
 8006ac6:	4621      	mov	r1, r4
 8006ac8:	4630      	mov	r0, r6
 8006aca:	f7ff ffbc 	bl	8006a46 <__sfputs_r>
 8006ace:	3001      	adds	r0, #1
 8006ad0:	f000 80c2 	beq.w	8006c58 <_vfiprintf_r+0x1ec>
 8006ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ad6:	4453      	add	r3, sl
 8006ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8006ada:	f898 3000 	ldrb.w	r3, [r8]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f000 80ba 	beq.w	8006c58 <_vfiprintf_r+0x1ec>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aee:	9304      	str	r3, [sp, #16]
 8006af0:	9307      	str	r3, [sp, #28]
 8006af2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006af6:	931a      	str	r3, [sp, #104]	; 0x68
 8006af8:	46a8      	mov	r8, r5
 8006afa:	2205      	movs	r2, #5
 8006afc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006b00:	485e      	ldr	r0, [pc, #376]	; (8006c7c <_vfiprintf_r+0x210>)
 8006b02:	f000 fa85 	bl	8007010 <memchr>
 8006b06:	9b04      	ldr	r3, [sp, #16]
 8006b08:	bb78      	cbnz	r0, 8006b6a <_vfiprintf_r+0xfe>
 8006b0a:	06d9      	lsls	r1, r3, #27
 8006b0c:	bf44      	itt	mi
 8006b0e:	2220      	movmi	r2, #32
 8006b10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b14:	071a      	lsls	r2, r3, #28
 8006b16:	bf44      	itt	mi
 8006b18:	222b      	movmi	r2, #43	; 0x2b
 8006b1a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b1e:	782a      	ldrb	r2, [r5, #0]
 8006b20:	2a2a      	cmp	r2, #42	; 0x2a
 8006b22:	d02a      	beq.n	8006b7a <_vfiprintf_r+0x10e>
 8006b24:	46a8      	mov	r8, r5
 8006b26:	2000      	movs	r0, #0
 8006b28:	250a      	movs	r5, #10
 8006b2a:	9a07      	ldr	r2, [sp, #28]
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b32:	3b30      	subs	r3, #48	; 0x30
 8006b34:	2b09      	cmp	r3, #9
 8006b36:	d969      	bls.n	8006c0c <_vfiprintf_r+0x1a0>
 8006b38:	b360      	cbz	r0, 8006b94 <_vfiprintf_r+0x128>
 8006b3a:	e024      	b.n	8006b86 <_vfiprintf_r+0x11a>
 8006b3c:	4b50      	ldr	r3, [pc, #320]	; (8006c80 <_vfiprintf_r+0x214>)
 8006b3e:	429c      	cmp	r4, r3
 8006b40:	d101      	bne.n	8006b46 <_vfiprintf_r+0xda>
 8006b42:	68b4      	ldr	r4, [r6, #8]
 8006b44:	e7a2      	b.n	8006a8c <_vfiprintf_r+0x20>
 8006b46:	4b4f      	ldr	r3, [pc, #316]	; (8006c84 <_vfiprintf_r+0x218>)
 8006b48:	429c      	cmp	r4, r3
 8006b4a:	bf08      	it	eq
 8006b4c:	68f4      	ldreq	r4, [r6, #12]
 8006b4e:	e79d      	b.n	8006a8c <_vfiprintf_r+0x20>
 8006b50:	4621      	mov	r1, r4
 8006b52:	4630      	mov	r0, r6
 8006b54:	f7ff fba0 	bl	8006298 <__swsetup_r>
 8006b58:	2800      	cmp	r0, #0
 8006b5a:	d09d      	beq.n	8006a98 <_vfiprintf_r+0x2c>
 8006b5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b60:	b01d      	add	sp, #116	; 0x74
 8006b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b66:	46a8      	mov	r8, r5
 8006b68:	e7a2      	b.n	8006ab0 <_vfiprintf_r+0x44>
 8006b6a:	4a44      	ldr	r2, [pc, #272]	; (8006c7c <_vfiprintf_r+0x210>)
 8006b6c:	4645      	mov	r5, r8
 8006b6e:	1a80      	subs	r0, r0, r2
 8006b70:	fa0b f000 	lsl.w	r0, fp, r0
 8006b74:	4318      	orrs	r0, r3
 8006b76:	9004      	str	r0, [sp, #16]
 8006b78:	e7be      	b.n	8006af8 <_vfiprintf_r+0x8c>
 8006b7a:	9a03      	ldr	r2, [sp, #12]
 8006b7c:	1d11      	adds	r1, r2, #4
 8006b7e:	6812      	ldr	r2, [r2, #0]
 8006b80:	9103      	str	r1, [sp, #12]
 8006b82:	2a00      	cmp	r2, #0
 8006b84:	db01      	blt.n	8006b8a <_vfiprintf_r+0x11e>
 8006b86:	9207      	str	r2, [sp, #28]
 8006b88:	e004      	b.n	8006b94 <_vfiprintf_r+0x128>
 8006b8a:	4252      	negs	r2, r2
 8006b8c:	f043 0302 	orr.w	r3, r3, #2
 8006b90:	9207      	str	r2, [sp, #28]
 8006b92:	9304      	str	r3, [sp, #16]
 8006b94:	f898 3000 	ldrb.w	r3, [r8]
 8006b98:	2b2e      	cmp	r3, #46	; 0x2e
 8006b9a:	d10e      	bne.n	8006bba <_vfiprintf_r+0x14e>
 8006b9c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ba2:	d138      	bne.n	8006c16 <_vfiprintf_r+0x1aa>
 8006ba4:	9b03      	ldr	r3, [sp, #12]
 8006ba6:	f108 0802 	add.w	r8, r8, #2
 8006baa:	1d1a      	adds	r2, r3, #4
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	9203      	str	r2, [sp, #12]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	bfb8      	it	lt
 8006bb4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006bb8:	9305      	str	r3, [sp, #20]
 8006bba:	4d33      	ldr	r5, [pc, #204]	; (8006c88 <_vfiprintf_r+0x21c>)
 8006bbc:	2203      	movs	r2, #3
 8006bbe:	f898 1000 	ldrb.w	r1, [r8]
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	f000 fa24 	bl	8007010 <memchr>
 8006bc8:	b140      	cbz	r0, 8006bdc <_vfiprintf_r+0x170>
 8006bca:	2340      	movs	r3, #64	; 0x40
 8006bcc:	1b40      	subs	r0, r0, r5
 8006bce:	fa03 f000 	lsl.w	r0, r3, r0
 8006bd2:	9b04      	ldr	r3, [sp, #16]
 8006bd4:	f108 0801 	add.w	r8, r8, #1
 8006bd8:	4303      	orrs	r3, r0
 8006bda:	9304      	str	r3, [sp, #16]
 8006bdc:	f898 1000 	ldrb.w	r1, [r8]
 8006be0:	2206      	movs	r2, #6
 8006be2:	482a      	ldr	r0, [pc, #168]	; (8006c8c <_vfiprintf_r+0x220>)
 8006be4:	f108 0701 	add.w	r7, r8, #1
 8006be8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bec:	f000 fa10 	bl	8007010 <memchr>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	d037      	beq.n	8006c64 <_vfiprintf_r+0x1f8>
 8006bf4:	4b26      	ldr	r3, [pc, #152]	; (8006c90 <_vfiprintf_r+0x224>)
 8006bf6:	bb1b      	cbnz	r3, 8006c40 <_vfiprintf_r+0x1d4>
 8006bf8:	9b03      	ldr	r3, [sp, #12]
 8006bfa:	3307      	adds	r3, #7
 8006bfc:	f023 0307 	bic.w	r3, r3, #7
 8006c00:	3308      	adds	r3, #8
 8006c02:	9303      	str	r3, [sp, #12]
 8006c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c06:	444b      	add	r3, r9
 8006c08:	9309      	str	r3, [sp, #36]	; 0x24
 8006c0a:	e750      	b.n	8006aae <_vfiprintf_r+0x42>
 8006c0c:	fb05 3202 	mla	r2, r5, r2, r3
 8006c10:	2001      	movs	r0, #1
 8006c12:	4688      	mov	r8, r1
 8006c14:	e78a      	b.n	8006b2c <_vfiprintf_r+0xc0>
 8006c16:	2300      	movs	r3, #0
 8006c18:	250a      	movs	r5, #10
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	f108 0801 	add.w	r8, r8, #1
 8006c20:	9305      	str	r3, [sp, #20]
 8006c22:	4640      	mov	r0, r8
 8006c24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c28:	3a30      	subs	r2, #48	; 0x30
 8006c2a:	2a09      	cmp	r2, #9
 8006c2c:	d903      	bls.n	8006c36 <_vfiprintf_r+0x1ca>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d0c3      	beq.n	8006bba <_vfiprintf_r+0x14e>
 8006c32:	9105      	str	r1, [sp, #20]
 8006c34:	e7c1      	b.n	8006bba <_vfiprintf_r+0x14e>
 8006c36:	fb05 2101 	mla	r1, r5, r1, r2
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	4680      	mov	r8, r0
 8006c3e:	e7f0      	b.n	8006c22 <_vfiprintf_r+0x1b6>
 8006c40:	ab03      	add	r3, sp, #12
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	4622      	mov	r2, r4
 8006c46:	4b13      	ldr	r3, [pc, #76]	; (8006c94 <_vfiprintf_r+0x228>)
 8006c48:	a904      	add	r1, sp, #16
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	f3af 8000 	nop.w
 8006c50:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006c54:	4681      	mov	r9, r0
 8006c56:	d1d5      	bne.n	8006c04 <_vfiprintf_r+0x198>
 8006c58:	89a3      	ldrh	r3, [r4, #12]
 8006c5a:	065b      	lsls	r3, r3, #25
 8006c5c:	f53f af7e 	bmi.w	8006b5c <_vfiprintf_r+0xf0>
 8006c60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c62:	e77d      	b.n	8006b60 <_vfiprintf_r+0xf4>
 8006c64:	ab03      	add	r3, sp, #12
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	4622      	mov	r2, r4
 8006c6a:	4b0a      	ldr	r3, [pc, #40]	; (8006c94 <_vfiprintf_r+0x228>)
 8006c6c:	a904      	add	r1, sp, #16
 8006c6e:	4630      	mov	r0, r6
 8006c70:	f000 f888 	bl	8006d84 <_printf_i>
 8006c74:	e7ec      	b.n	8006c50 <_vfiprintf_r+0x1e4>
 8006c76:	bf00      	nop
 8006c78:	080073f8 	.word	0x080073f8
 8006c7c:	08007438 	.word	0x08007438
 8006c80:	08007418 	.word	0x08007418
 8006c84:	080073d8 	.word	0x080073d8
 8006c88:	0800743e 	.word	0x0800743e
 8006c8c:	08007442 	.word	0x08007442
 8006c90:	00000000 	.word	0x00000000
 8006c94:	08006a47 	.word	0x08006a47

08006c98 <_printf_common>:
 8006c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c9c:	4691      	mov	r9, r2
 8006c9e:	461f      	mov	r7, r3
 8006ca0:	688a      	ldr	r2, [r1, #8]
 8006ca2:	690b      	ldr	r3, [r1, #16]
 8006ca4:	4606      	mov	r6, r0
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	bfb8      	it	lt
 8006caa:	4613      	movlt	r3, r2
 8006cac:	f8c9 3000 	str.w	r3, [r9]
 8006cb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006cb4:	460c      	mov	r4, r1
 8006cb6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006cba:	b112      	cbz	r2, 8006cc2 <_printf_common+0x2a>
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	f8c9 3000 	str.w	r3, [r9]
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	0699      	lsls	r1, r3, #26
 8006cc6:	bf42      	ittt	mi
 8006cc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006ccc:	3302      	addmi	r3, #2
 8006cce:	f8c9 3000 	strmi.w	r3, [r9]
 8006cd2:	6825      	ldr	r5, [r4, #0]
 8006cd4:	f015 0506 	ands.w	r5, r5, #6
 8006cd8:	d107      	bne.n	8006cea <_printf_common+0x52>
 8006cda:	f104 0a19 	add.w	sl, r4, #25
 8006cde:	68e3      	ldr	r3, [r4, #12]
 8006ce0:	f8d9 2000 	ldr.w	r2, [r9]
 8006ce4:	1a9b      	subs	r3, r3, r2
 8006ce6:	42ab      	cmp	r3, r5
 8006ce8:	dc29      	bgt.n	8006d3e <_printf_common+0xa6>
 8006cea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	3300      	adds	r3, #0
 8006cf2:	bf18      	it	ne
 8006cf4:	2301      	movne	r3, #1
 8006cf6:	0692      	lsls	r2, r2, #26
 8006cf8:	d42e      	bmi.n	8006d58 <_printf_common+0xc0>
 8006cfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cfe:	4639      	mov	r1, r7
 8006d00:	4630      	mov	r0, r6
 8006d02:	47c0      	blx	r8
 8006d04:	3001      	adds	r0, #1
 8006d06:	d021      	beq.n	8006d4c <_printf_common+0xb4>
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	68e5      	ldr	r5, [r4, #12]
 8006d0c:	f003 0306 	and.w	r3, r3, #6
 8006d10:	2b04      	cmp	r3, #4
 8006d12:	bf18      	it	ne
 8006d14:	2500      	movne	r5, #0
 8006d16:	f8d9 2000 	ldr.w	r2, [r9]
 8006d1a:	f04f 0900 	mov.w	r9, #0
 8006d1e:	bf08      	it	eq
 8006d20:	1aad      	subeq	r5, r5, r2
 8006d22:	68a3      	ldr	r3, [r4, #8]
 8006d24:	6922      	ldr	r2, [r4, #16]
 8006d26:	bf08      	it	eq
 8006d28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	bfc4      	itt	gt
 8006d30:	1a9b      	subgt	r3, r3, r2
 8006d32:	18ed      	addgt	r5, r5, r3
 8006d34:	341a      	adds	r4, #26
 8006d36:	454d      	cmp	r5, r9
 8006d38:	d11a      	bne.n	8006d70 <_printf_common+0xd8>
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	e008      	b.n	8006d50 <_printf_common+0xb8>
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4652      	mov	r2, sl
 8006d42:	4639      	mov	r1, r7
 8006d44:	4630      	mov	r0, r6
 8006d46:	47c0      	blx	r8
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d103      	bne.n	8006d54 <_printf_common+0xbc>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d54:	3501      	adds	r5, #1
 8006d56:	e7c2      	b.n	8006cde <_printf_common+0x46>
 8006d58:	2030      	movs	r0, #48	; 0x30
 8006d5a:	18e1      	adds	r1, r4, r3
 8006d5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d60:	1c5a      	adds	r2, r3, #1
 8006d62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d66:	4422      	add	r2, r4
 8006d68:	3302      	adds	r3, #2
 8006d6a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d6e:	e7c4      	b.n	8006cfa <_printf_common+0x62>
 8006d70:	2301      	movs	r3, #1
 8006d72:	4622      	mov	r2, r4
 8006d74:	4639      	mov	r1, r7
 8006d76:	4630      	mov	r0, r6
 8006d78:	47c0      	blx	r8
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d0e6      	beq.n	8006d4c <_printf_common+0xb4>
 8006d7e:	f109 0901 	add.w	r9, r9, #1
 8006d82:	e7d8      	b.n	8006d36 <_printf_common+0x9e>

08006d84 <_printf_i>:
 8006d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d88:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	7e09      	ldrb	r1, [r1, #24]
 8006d90:	b085      	sub	sp, #20
 8006d92:	296e      	cmp	r1, #110	; 0x6e
 8006d94:	4617      	mov	r7, r2
 8006d96:	4606      	mov	r6, r0
 8006d98:	4698      	mov	r8, r3
 8006d9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d9c:	f000 80b3 	beq.w	8006f06 <_printf_i+0x182>
 8006da0:	d822      	bhi.n	8006de8 <_printf_i+0x64>
 8006da2:	2963      	cmp	r1, #99	; 0x63
 8006da4:	d036      	beq.n	8006e14 <_printf_i+0x90>
 8006da6:	d80a      	bhi.n	8006dbe <_printf_i+0x3a>
 8006da8:	2900      	cmp	r1, #0
 8006daa:	f000 80b9 	beq.w	8006f20 <_printf_i+0x19c>
 8006dae:	2958      	cmp	r1, #88	; 0x58
 8006db0:	f000 8083 	beq.w	8006eba <_printf_i+0x136>
 8006db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006db8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006dbc:	e032      	b.n	8006e24 <_printf_i+0xa0>
 8006dbe:	2964      	cmp	r1, #100	; 0x64
 8006dc0:	d001      	beq.n	8006dc6 <_printf_i+0x42>
 8006dc2:	2969      	cmp	r1, #105	; 0x69
 8006dc4:	d1f6      	bne.n	8006db4 <_printf_i+0x30>
 8006dc6:	6820      	ldr	r0, [r4, #0]
 8006dc8:	6813      	ldr	r3, [r2, #0]
 8006dca:	0605      	lsls	r5, r0, #24
 8006dcc:	f103 0104 	add.w	r1, r3, #4
 8006dd0:	d52a      	bpl.n	8006e28 <_printf_i+0xa4>
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	6011      	str	r1, [r2, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	da03      	bge.n	8006de2 <_printf_i+0x5e>
 8006dda:	222d      	movs	r2, #45	; 0x2d
 8006ddc:	425b      	negs	r3, r3
 8006dde:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006de2:	486f      	ldr	r0, [pc, #444]	; (8006fa0 <_printf_i+0x21c>)
 8006de4:	220a      	movs	r2, #10
 8006de6:	e039      	b.n	8006e5c <_printf_i+0xd8>
 8006de8:	2973      	cmp	r1, #115	; 0x73
 8006dea:	f000 809d 	beq.w	8006f28 <_printf_i+0x1a4>
 8006dee:	d808      	bhi.n	8006e02 <_printf_i+0x7e>
 8006df0:	296f      	cmp	r1, #111	; 0x6f
 8006df2:	d020      	beq.n	8006e36 <_printf_i+0xb2>
 8006df4:	2970      	cmp	r1, #112	; 0x70
 8006df6:	d1dd      	bne.n	8006db4 <_printf_i+0x30>
 8006df8:	6823      	ldr	r3, [r4, #0]
 8006dfa:	f043 0320 	orr.w	r3, r3, #32
 8006dfe:	6023      	str	r3, [r4, #0]
 8006e00:	e003      	b.n	8006e0a <_printf_i+0x86>
 8006e02:	2975      	cmp	r1, #117	; 0x75
 8006e04:	d017      	beq.n	8006e36 <_printf_i+0xb2>
 8006e06:	2978      	cmp	r1, #120	; 0x78
 8006e08:	d1d4      	bne.n	8006db4 <_printf_i+0x30>
 8006e0a:	2378      	movs	r3, #120	; 0x78
 8006e0c:	4865      	ldr	r0, [pc, #404]	; (8006fa4 <_printf_i+0x220>)
 8006e0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e12:	e055      	b.n	8006ec0 <_printf_i+0x13c>
 8006e14:	6813      	ldr	r3, [r2, #0]
 8006e16:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e1a:	1d19      	adds	r1, r3, #4
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6011      	str	r1, [r2, #0]
 8006e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e24:	2301      	movs	r3, #1
 8006e26:	e08c      	b.n	8006f42 <_printf_i+0x1be>
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e2e:	6011      	str	r1, [r2, #0]
 8006e30:	bf18      	it	ne
 8006e32:	b21b      	sxthne	r3, r3
 8006e34:	e7cf      	b.n	8006dd6 <_printf_i+0x52>
 8006e36:	6813      	ldr	r3, [r2, #0]
 8006e38:	6825      	ldr	r5, [r4, #0]
 8006e3a:	1d18      	adds	r0, r3, #4
 8006e3c:	6010      	str	r0, [r2, #0]
 8006e3e:	0628      	lsls	r0, r5, #24
 8006e40:	d501      	bpl.n	8006e46 <_printf_i+0xc2>
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	e002      	b.n	8006e4c <_printf_i+0xc8>
 8006e46:	0668      	lsls	r0, r5, #25
 8006e48:	d5fb      	bpl.n	8006e42 <_printf_i+0xbe>
 8006e4a:	881b      	ldrh	r3, [r3, #0]
 8006e4c:	296f      	cmp	r1, #111	; 0x6f
 8006e4e:	bf14      	ite	ne
 8006e50:	220a      	movne	r2, #10
 8006e52:	2208      	moveq	r2, #8
 8006e54:	4852      	ldr	r0, [pc, #328]	; (8006fa0 <_printf_i+0x21c>)
 8006e56:	2100      	movs	r1, #0
 8006e58:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e5c:	6865      	ldr	r5, [r4, #4]
 8006e5e:	2d00      	cmp	r5, #0
 8006e60:	60a5      	str	r5, [r4, #8]
 8006e62:	f2c0 8095 	blt.w	8006f90 <_printf_i+0x20c>
 8006e66:	6821      	ldr	r1, [r4, #0]
 8006e68:	f021 0104 	bic.w	r1, r1, #4
 8006e6c:	6021      	str	r1, [r4, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d13d      	bne.n	8006eee <_printf_i+0x16a>
 8006e72:	2d00      	cmp	r5, #0
 8006e74:	f040 808e 	bne.w	8006f94 <_printf_i+0x210>
 8006e78:	4665      	mov	r5, ip
 8006e7a:	2a08      	cmp	r2, #8
 8006e7c:	d10b      	bne.n	8006e96 <_printf_i+0x112>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	07db      	lsls	r3, r3, #31
 8006e82:	d508      	bpl.n	8006e96 <_printf_i+0x112>
 8006e84:	6923      	ldr	r3, [r4, #16]
 8006e86:	6862      	ldr	r2, [r4, #4]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	bfde      	ittt	le
 8006e8c:	2330      	movle	r3, #48	; 0x30
 8006e8e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e92:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006e96:	ebac 0305 	sub.w	r3, ip, r5
 8006e9a:	6123      	str	r3, [r4, #16]
 8006e9c:	f8cd 8000 	str.w	r8, [sp]
 8006ea0:	463b      	mov	r3, r7
 8006ea2:	aa03      	add	r2, sp, #12
 8006ea4:	4621      	mov	r1, r4
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f7ff fef6 	bl	8006c98 <_printf_common>
 8006eac:	3001      	adds	r0, #1
 8006eae:	d14d      	bne.n	8006f4c <_printf_i+0x1c8>
 8006eb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006eb4:	b005      	add	sp, #20
 8006eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006eba:	4839      	ldr	r0, [pc, #228]	; (8006fa0 <_printf_i+0x21c>)
 8006ebc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006ec0:	6813      	ldr	r3, [r2, #0]
 8006ec2:	6821      	ldr	r1, [r4, #0]
 8006ec4:	1d1d      	adds	r5, r3, #4
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6015      	str	r5, [r2, #0]
 8006eca:	060a      	lsls	r2, r1, #24
 8006ecc:	d50b      	bpl.n	8006ee6 <_printf_i+0x162>
 8006ece:	07ca      	lsls	r2, r1, #31
 8006ed0:	bf44      	itt	mi
 8006ed2:	f041 0120 	orrmi.w	r1, r1, #32
 8006ed6:	6021      	strmi	r1, [r4, #0]
 8006ed8:	b91b      	cbnz	r3, 8006ee2 <_printf_i+0x15e>
 8006eda:	6822      	ldr	r2, [r4, #0]
 8006edc:	f022 0220 	bic.w	r2, r2, #32
 8006ee0:	6022      	str	r2, [r4, #0]
 8006ee2:	2210      	movs	r2, #16
 8006ee4:	e7b7      	b.n	8006e56 <_printf_i+0xd2>
 8006ee6:	064d      	lsls	r5, r1, #25
 8006ee8:	bf48      	it	mi
 8006eea:	b29b      	uxthmi	r3, r3
 8006eec:	e7ef      	b.n	8006ece <_printf_i+0x14a>
 8006eee:	4665      	mov	r5, ip
 8006ef0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ef4:	fb02 3311 	mls	r3, r2, r1, r3
 8006ef8:	5cc3      	ldrb	r3, [r0, r3]
 8006efa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006efe:	460b      	mov	r3, r1
 8006f00:	2900      	cmp	r1, #0
 8006f02:	d1f5      	bne.n	8006ef0 <_printf_i+0x16c>
 8006f04:	e7b9      	b.n	8006e7a <_printf_i+0xf6>
 8006f06:	6813      	ldr	r3, [r2, #0]
 8006f08:	6825      	ldr	r5, [r4, #0]
 8006f0a:	1d18      	adds	r0, r3, #4
 8006f0c:	6961      	ldr	r1, [r4, #20]
 8006f0e:	6010      	str	r0, [r2, #0]
 8006f10:	0628      	lsls	r0, r5, #24
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	d501      	bpl.n	8006f1a <_printf_i+0x196>
 8006f16:	6019      	str	r1, [r3, #0]
 8006f18:	e002      	b.n	8006f20 <_printf_i+0x19c>
 8006f1a:	066a      	lsls	r2, r5, #25
 8006f1c:	d5fb      	bpl.n	8006f16 <_printf_i+0x192>
 8006f1e:	8019      	strh	r1, [r3, #0]
 8006f20:	2300      	movs	r3, #0
 8006f22:	4665      	mov	r5, ip
 8006f24:	6123      	str	r3, [r4, #16]
 8006f26:	e7b9      	b.n	8006e9c <_printf_i+0x118>
 8006f28:	6813      	ldr	r3, [r2, #0]
 8006f2a:	1d19      	adds	r1, r3, #4
 8006f2c:	6011      	str	r1, [r2, #0]
 8006f2e:	681d      	ldr	r5, [r3, #0]
 8006f30:	6862      	ldr	r2, [r4, #4]
 8006f32:	2100      	movs	r1, #0
 8006f34:	4628      	mov	r0, r5
 8006f36:	f000 f86b 	bl	8007010 <memchr>
 8006f3a:	b108      	cbz	r0, 8006f40 <_printf_i+0x1bc>
 8006f3c:	1b40      	subs	r0, r0, r5
 8006f3e:	6060      	str	r0, [r4, #4]
 8006f40:	6863      	ldr	r3, [r4, #4]
 8006f42:	6123      	str	r3, [r4, #16]
 8006f44:	2300      	movs	r3, #0
 8006f46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f4a:	e7a7      	b.n	8006e9c <_printf_i+0x118>
 8006f4c:	6923      	ldr	r3, [r4, #16]
 8006f4e:	462a      	mov	r2, r5
 8006f50:	4639      	mov	r1, r7
 8006f52:	4630      	mov	r0, r6
 8006f54:	47c0      	blx	r8
 8006f56:	3001      	adds	r0, #1
 8006f58:	d0aa      	beq.n	8006eb0 <_printf_i+0x12c>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	079b      	lsls	r3, r3, #30
 8006f5e:	d413      	bmi.n	8006f88 <_printf_i+0x204>
 8006f60:	68e0      	ldr	r0, [r4, #12]
 8006f62:	9b03      	ldr	r3, [sp, #12]
 8006f64:	4298      	cmp	r0, r3
 8006f66:	bfb8      	it	lt
 8006f68:	4618      	movlt	r0, r3
 8006f6a:	e7a3      	b.n	8006eb4 <_printf_i+0x130>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	464a      	mov	r2, r9
 8006f70:	4639      	mov	r1, r7
 8006f72:	4630      	mov	r0, r6
 8006f74:	47c0      	blx	r8
 8006f76:	3001      	adds	r0, #1
 8006f78:	d09a      	beq.n	8006eb0 <_printf_i+0x12c>
 8006f7a:	3501      	adds	r5, #1
 8006f7c:	68e3      	ldr	r3, [r4, #12]
 8006f7e:	9a03      	ldr	r2, [sp, #12]
 8006f80:	1a9b      	subs	r3, r3, r2
 8006f82:	42ab      	cmp	r3, r5
 8006f84:	dcf2      	bgt.n	8006f6c <_printf_i+0x1e8>
 8006f86:	e7eb      	b.n	8006f60 <_printf_i+0x1dc>
 8006f88:	2500      	movs	r5, #0
 8006f8a:	f104 0919 	add.w	r9, r4, #25
 8006f8e:	e7f5      	b.n	8006f7c <_printf_i+0x1f8>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1ac      	bne.n	8006eee <_printf_i+0x16a>
 8006f94:	7803      	ldrb	r3, [r0, #0]
 8006f96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f9a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f9e:	e76c      	b.n	8006e7a <_printf_i+0xf6>
 8006fa0:	08007449 	.word	0x08007449
 8006fa4:	0800745a 	.word	0x0800745a

08006fa8 <_read_r>:
 8006fa8:	b538      	push	{r3, r4, r5, lr}
 8006faa:	4605      	mov	r5, r0
 8006fac:	4608      	mov	r0, r1
 8006fae:	4611      	mov	r1, r2
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	4c05      	ldr	r4, [pc, #20]	; (8006fc8 <_read_r+0x20>)
 8006fb4:	6022      	str	r2, [r4, #0]
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	f7fa f8b4 	bl	8001124 <_read>
 8006fbc:	1c43      	adds	r3, r0, #1
 8006fbe:	d102      	bne.n	8006fc6 <_read_r+0x1e>
 8006fc0:	6823      	ldr	r3, [r4, #0]
 8006fc2:	b103      	cbz	r3, 8006fc6 <_read_r+0x1e>
 8006fc4:	602b      	str	r3, [r5, #0]
 8006fc6:	bd38      	pop	{r3, r4, r5, pc}
 8006fc8:	20000d74 	.word	0x20000d74

08006fcc <_fstat_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	2300      	movs	r3, #0
 8006fd0:	4c06      	ldr	r4, [pc, #24]	; (8006fec <_fstat_r+0x20>)
 8006fd2:	4605      	mov	r5, r0
 8006fd4:	4608      	mov	r0, r1
 8006fd6:	4611      	mov	r1, r2
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	f7fa f8cb 	bl	8001174 <_fstat>
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	d102      	bne.n	8006fe8 <_fstat_r+0x1c>
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	b103      	cbz	r3, 8006fe8 <_fstat_r+0x1c>
 8006fe6:	602b      	str	r3, [r5, #0]
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
 8006fea:	bf00      	nop
 8006fec:	20000d74 	.word	0x20000d74

08006ff0 <_isatty_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	4c05      	ldr	r4, [pc, #20]	; (800700c <_isatty_r+0x1c>)
 8006ff6:	4605      	mov	r5, r0
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	6023      	str	r3, [r4, #0]
 8006ffc:	f7fa f8c9 	bl	8001192 <_isatty>
 8007000:	1c43      	adds	r3, r0, #1
 8007002:	d102      	bne.n	800700a <_isatty_r+0x1a>
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	b103      	cbz	r3, 800700a <_isatty_r+0x1a>
 8007008:	602b      	str	r3, [r5, #0]
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	20000d74 	.word	0x20000d74

08007010 <memchr>:
 8007010:	b510      	push	{r4, lr}
 8007012:	b2c9      	uxtb	r1, r1
 8007014:	4402      	add	r2, r0
 8007016:	4290      	cmp	r0, r2
 8007018:	4603      	mov	r3, r0
 800701a:	d101      	bne.n	8007020 <memchr+0x10>
 800701c:	2300      	movs	r3, #0
 800701e:	e003      	b.n	8007028 <memchr+0x18>
 8007020:	781c      	ldrb	r4, [r3, #0]
 8007022:	3001      	adds	r0, #1
 8007024:	428c      	cmp	r4, r1
 8007026:	d1f6      	bne.n	8007016 <memchr+0x6>
 8007028:	4618      	mov	r0, r3
 800702a:	bd10      	pop	{r4, pc}

0800702c <memmove>:
 800702c:	4288      	cmp	r0, r1
 800702e:	b510      	push	{r4, lr}
 8007030:	eb01 0302 	add.w	r3, r1, r2
 8007034:	d807      	bhi.n	8007046 <memmove+0x1a>
 8007036:	1e42      	subs	r2, r0, #1
 8007038:	4299      	cmp	r1, r3
 800703a:	d00a      	beq.n	8007052 <memmove+0x26>
 800703c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007040:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007044:	e7f8      	b.n	8007038 <memmove+0xc>
 8007046:	4283      	cmp	r3, r0
 8007048:	d9f5      	bls.n	8007036 <memmove+0xa>
 800704a:	1881      	adds	r1, r0, r2
 800704c:	1ad2      	subs	r2, r2, r3
 800704e:	42d3      	cmn	r3, r2
 8007050:	d100      	bne.n	8007054 <memmove+0x28>
 8007052:	bd10      	pop	{r4, pc}
 8007054:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007058:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800705c:	e7f7      	b.n	800704e <memmove+0x22>

0800705e <_realloc_r>:
 800705e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007060:	4607      	mov	r7, r0
 8007062:	4614      	mov	r4, r2
 8007064:	460e      	mov	r6, r1
 8007066:	b921      	cbnz	r1, 8007072 <_realloc_r+0x14>
 8007068:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800706c:	4611      	mov	r1, r2
 800706e:	f7fe bf65 	b.w	8005f3c <_malloc_r>
 8007072:	b922      	cbnz	r2, 800707e <_realloc_r+0x20>
 8007074:	f7fe ff16 	bl	8005ea4 <_free_r>
 8007078:	4625      	mov	r5, r4
 800707a:	4628      	mov	r0, r5
 800707c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800707e:	f000 f814 	bl	80070aa <_malloc_usable_size_r>
 8007082:	42a0      	cmp	r0, r4
 8007084:	d20f      	bcs.n	80070a6 <_realloc_r+0x48>
 8007086:	4621      	mov	r1, r4
 8007088:	4638      	mov	r0, r7
 800708a:	f7fe ff57 	bl	8005f3c <_malloc_r>
 800708e:	4605      	mov	r5, r0
 8007090:	2800      	cmp	r0, #0
 8007092:	d0f2      	beq.n	800707a <_realloc_r+0x1c>
 8007094:	4631      	mov	r1, r6
 8007096:	4622      	mov	r2, r4
 8007098:	f7fe fef0 	bl	8005e7c <memcpy>
 800709c:	4631      	mov	r1, r6
 800709e:	4638      	mov	r0, r7
 80070a0:	f7fe ff00 	bl	8005ea4 <_free_r>
 80070a4:	e7e9      	b.n	800707a <_realloc_r+0x1c>
 80070a6:	4635      	mov	r5, r6
 80070a8:	e7e7      	b.n	800707a <_realloc_r+0x1c>

080070aa <_malloc_usable_size_r>:
 80070aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ae:	1f18      	subs	r0, r3, #4
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	bfbc      	itt	lt
 80070b4:	580b      	ldrlt	r3, [r1, r0]
 80070b6:	18c0      	addlt	r0, r0, r3
 80070b8:	4770      	bx	lr
	...

080070bc <_init>:
 80070bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070be:	bf00      	nop
 80070c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070c2:	bc08      	pop	{r3}
 80070c4:	469e      	mov	lr, r3
 80070c6:	4770      	bx	lr

080070c8 <_fini>:
 80070c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ca:	bf00      	nop
 80070cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ce:	bc08      	pop	{r3}
 80070d0:	469e      	mov	lr, r3
 80070d2:	4770      	bx	lr
