$date
	Sun Oct 23 03:26:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#717169
b10010 !
1"
#717170
b10010 &
b10010 %
1$
#717171
0"
#717174
b1001 &
b1001 %
#717178
b11100 &
b11100 %
#717182
b1110 &
b1110 %
#717186
b111 &
b111 %
#717190
b10110 &
b10110 %
#717194
b1011 &
b1011 %
#717198
b100010 &
b100010 %
#717202
b10001 &
b10001 %
#717206
b110100 &
b110100 %
#717210
b11010 &
b11010 %
#717214
b1101 &
b1101 %
#717218
b101000 &
b101000 %
#717222
b10100 &
b10100 %
#717226
b1010 &
b1010 %
#717230
b101 &
b101 %
#717234
b10000 &
b10000 %
#717238
b1000 &
b1000 %
#717242
b100 &
b100 %
#717246
b10 &
b10 %
#717250
b1 &
b1 %
1#
#717254
b0 &
0#
b0 %
0$
#1752757
b10000 !
1"
#1752758
b10000 &
b10000 %
1$
#1752759
0"
#1752762
b1000 &
b1000 %
#1752766
b100 &
b100 %
#1752770
b10 &
b10 %
#1752774
b1 &
1#
b1 %
#1752778
b0 &
b0 %
0#
0$
#2777069
b1 !
1"
#2777070
b1 &
b1 %
1$
#2777071
0"
#2777074
1#
#2777078
b0 &
0#
b0 %
0$
#4500012
