{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696893483285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696893483285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 18:18:03 2023 " "Processing started: Mon Oct  9 18:18:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696893483285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893483285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1_CSS244 -c Project1_CSS244 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1_CSS244 -c Project1_CSS244" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893483286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696893483682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696893483682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/d_ff_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/d_ff_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_neg " "Found entity 1: D_FF_neg" {  } { { "source_code/D_FF_neg.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/D_FF_neg.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893490980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893490980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "source_code/debouncer.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893490996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893490996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/project1_csc244.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/project1_csc244.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project1_CSC244 " "Found entity 1: Project1_CSC244" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893490999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893490999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/encoder3_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/encoder3_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder3_2 " "Found entity 1: Encoder3_2" {  } { { "source_code/Encoder3_2.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Encoder3_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893491008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893491008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/nextstatelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/nextstatelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NextStateLogic " "Found entity 1: NextStateLogic" {  } { { "source_code/NextStateLogic.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/NextStateLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893491018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893491018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/statebits.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/statebits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateBits " "Found entity 1: StateBits" {  } { { "source_code/StateBits.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/StateBits.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893491026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893491026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "source_code/seven_seg.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/seven_seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893491036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893491036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/decoder4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/decoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "source_code/decoder4_16.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/decoder4_16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893491061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893491061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/outputlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/outputlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OutputLogic " "Found entity 1: OutputLogic" {  } { { "source_code/OutputLogic.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/OutputLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696893491071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893491071 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(19) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(19): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491074 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(21) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(21): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491075 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(30) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(30): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(33) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(33): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(34) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(34): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(35) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(35): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(36) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(36): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(40) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(40): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(47) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(47): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(53) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(53): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696893491077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1_CSC244 " "Elaborating entity \"Project1_CSC244\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696893491132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_3\"" {  } { { "source_code/Project1_CSC244.sv" "comb_3" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder3_2 Encoder3_2:encoder3_2 " "Elaborating entity \"Encoder3_2\" for hierarchy \"Encoder3_2:encoder3_2\"" {  } { { "source_code/Project1_CSC244.sv" "encoder3_2" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextStateLogic NextStateLogic:comb_5 " "Elaborating entity \"NextStateLogic\" for hierarchy \"NextStateLogic:comb_5\"" {  } { { "source_code/Project1_CSC244.sv" "comb_5" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_neg D_FF_neg:comb_6 " "Elaborating entity \"D_FF_neg\" for hierarchy \"D_FF_neg:comb_6\"" {  } { { "source_code/Project1_CSC244.sv" "comb_6" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:state " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:state\"" {  } { { "source_code/Project1_CSC244.sv" "state" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491216 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y\[15..9\] 0 seven_seg.sv(5) " "Net \"y\[15..9\]\" at seven_seg.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "source_code/seven_seg.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/seven_seg.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696893491227 "|Project1_CSC244|seven_seg:state"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dot_out seven_seg.sv(3) " "Output port \"dot_out\" at seven_seg.sv(3) has no driver" {  } { { "source_code/seven_seg.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/seven_seg.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696893491227 "|Project1_CSC244|seven_seg:state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateBits StateBits:comb_10 " "Elaborating entity \"StateBits\" for hierarchy \"StateBits:comb_10\"" {  } { { "source_code/Project1_CSC244.sv" "comb_10" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_16 decoder4_16:comb_11 " "Elaborating entity \"decoder4_16\" for hierarchy \"decoder4_16:comb_11\"" {  } { { "source_code/Project1_CSC244.sv" "comb_11" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputLogic OutputLogic:comb_12 " "Elaborating entity \"OutputLogic\" for hierarchy \"OutputLogic:comb_12\"" {  } { { "source_code/Project1_CSC244.sv" "comb_12" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893491252 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696893491737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[0\] GND " "Pin \"Change1\[0\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[1\] GND " "Pin \"Change1\[1\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[2\] GND " "Pin \"Change1\[2\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[3\] GND " "Pin \"Change1\[3\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[4\] GND " "Pin \"Change1\[4\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[5\] GND " "Pin \"Change1\[5\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change1\[6\] VCC " "Pin \"Change1\[6\]\" is stuck at VCC" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change2\[0\] GND " "Pin \"Change2\[0\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change3\[0\] GND " "Pin \"Change3\[0\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change3\[2\] GND " "Pin \"Change3\[2\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change3\[3\] GND " "Pin \"Change3\[3\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change3\[5\] GND " "Pin \"Change3\[5\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|Change3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOT GND " "Pin \"DOT\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696893491788 "|Project1_CSC244|DOT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696893491788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696893491842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696893492637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696893492637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696893492782 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696893492782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696893492782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696893492782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696893492799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 18:18:12 2023 " "Processing ended: Mon Oct  9 18:18:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696893492799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696893492799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696893492799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696893492799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696893494251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696893494251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 18:18:13 2023 " "Processing started: Mon Oct  9 18:18:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696893494251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696893494251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project1_CSS244 -c Project1_CSS244 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1_CSS244 -c Project1_CSS244" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696893494251 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696893495464 ""}
{ "Info" "0" "" "Project  = Project1_CSS244" {  } {  } 0 0 "Project  = Project1_CSS244" 0 0 "Fitter" 0 0 1696893495464 ""}
{ "Info" "0" "" "Revision = Project1_CSS244" {  } {  } 0 0 "Revision = Project1_CSS244" 0 0 "Fitter" 0 0 1696893495464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696893495553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696893495554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project1_CSS244 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Project1_CSS244\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696893495561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696893495599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696893495599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696893495870 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696893495916 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696893496309 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696893496309 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696893496355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696893496355 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696893496357 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696893496357 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696893496357 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696893496357 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696893496368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project1_CSS244.sdc " "Synopsys Design Constraints File file not found: 'Project1_CSS244.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696893497227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696893497228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696893497229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696893497231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696893497232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50MHZ~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK50MHZ~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696893497252 ""}  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696893497252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:comb_3\|A  " "Automatically promoted node debouncer:comb_3\|A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696893497252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:comb_3\|A~0 " "Destination node debouncer:comb_3\|A~0" {  } { { "source_code/debouncer.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/debouncer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696893497252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:comb_3\|t_r " "Destination node debouncer:comb_3\|t_r" {  } { { "source_code/debouncer.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/debouncer.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696893497252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696893497252 ""}  } { { "source_code/debouncer.sv" "" { Text "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/source_code/debouncer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696893497252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696893497597 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696893497598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696893497598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696893497600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696893497600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696893497601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696893497601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696893497601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696893497602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696893497603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696893497603 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696893497699 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696893497721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696893498905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696893499010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696893499051 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696893502351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696893502351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696893502795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696893504095 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696893504095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696893504603 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696893504603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696893504606 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.57 " "Total time spent on timing analysis during the Fitter is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696893504765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696893504777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696893505021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696893505021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696893505360 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696893505837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/output_files/Project1_CSS244.fit.smsg " "Generated suppressed messages file C:/Users/TrungNguyen/OneDrive - South Dakota State University - SDSU/1. On Going/CSC 244 - Digital Logic/CSC 244 - Digital Logic Lab/Project/Project 1/PROJECT_1_CSC244/output_files/Project1_CSS244.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696893506140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696893506501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 18:18:26 2023 " "Processing ended: Mon Oct  9 18:18:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696893506501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696893506501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696893506501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696893506501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696893507567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696893507567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 18:18:27 2023 " "Processing started: Mon Oct  9 18:18:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696893507567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696893507567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project1_CSS244 -c Project1_CSS244 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project1_CSS244 -c Project1_CSS244" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696893507568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696893507795 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696893509090 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696893509203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696893510100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 18:18:30 2023 " "Processing ended: Mon Oct  9 18:18:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696893510100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696893510100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696893510100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696893510100 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696893510804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696893511373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696893511373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 18:18:31 2023 " "Processing started: Mon Oct  9 18:18:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696893511373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696893511373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project1_CSS244 -c Project1_CSS244 " "Command: quartus_sta Project1_CSS244 -c Project1_CSS244" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696893511374 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696893511523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696893511649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696893511649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project1_CSS244.sdc " "Synopsys Design Constraints File file not found: 'Project1_CSS244.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696893511870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511870 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK50MHZ CLK50MHZ " "create_clock -period 1.000 -name CLK50MHZ CLK50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696893511871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:comb_3\|A debouncer:comb_3\|A " "create_clock -period 1.000 -name debouncer:comb_3\|A debouncer:comb_3\|A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696893511871 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696893511871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696893511872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696893511872 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696893511873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696893511888 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1696893511893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696893511895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.614 " "Worst-case setup slack is -3.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614             -98.149 CLK50MHZ  " "   -3.614             -98.149 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052              -6.731 debouncer:comb_3\|A  " "   -2.052              -6.731 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.628 " "Worst-case hold slack is 0.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 CLK50MHZ  " "    0.628               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 debouncer:comb_3\|A  " "    1.225               0.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.125 " "Worst-case recovery slack is -2.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125              -8.500 debouncer:comb_3\|A  " "   -2.125              -8.500 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.561 " "Worst-case removal slack is 2.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.561               0.000 debouncer:comb_3\|A  " "    2.561               0.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.702 CLK50MHZ  " "   -3.000             -50.702 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 debouncer:comb_3\|A  " "   -1.403              -5.612 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893511911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893511911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696893511932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696893511956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696893512387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696893512440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696893512447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.290 " "Worst-case setup slack is -3.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290             -88.528 CLK50MHZ  " "   -3.290             -88.528 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813              -5.917 debouncer:comb_3\|A  " "   -1.813              -5.917 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.580 " "Worst-case hold slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 CLK50MHZ  " "    0.580               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097               0.000 debouncer:comb_3\|A  " "    1.097               0.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.972 " "Worst-case recovery slack is -1.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972              -7.888 debouncer:comb_3\|A  " "   -1.972              -7.888 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.401 " "Worst-case removal slack is 2.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.401               0.000 debouncer:comb_3\|A  " "    2.401               0.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.702 CLK50MHZ  " "   -3.000             -50.702 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 debouncer:comb_3\|A  " "   -1.403              -5.612 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512466 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696893512491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696893512622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696893512624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.044 " "Worst-case setup slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044             -22.438 CLK50MHZ  " "   -1.044             -22.438 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -0.631 debouncer:comb_3\|A  " "   -0.253              -0.631 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 CLK50MHZ  " "    0.243               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 debouncer:comb_3\|A  " "    0.468               0.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.707 " "Worst-case recovery slack is -0.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707              -2.828 debouncer:comb_3\|A  " "   -0.707              -2.828 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.344 " "Worst-case removal slack is 1.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 debouncer:comb_3\|A  " "    1.344               0.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.167 CLK50MHZ  " "   -3.000             -38.167 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 debouncer:comb_3\|A  " "   -1.000              -4.000 debouncer:comb_3\|A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696893512639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696893512639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696893513290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696893513290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696893513344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 18:18:33 2023 " "Processing ended: Mon Oct  9 18:18:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696893513344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696893513344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696893513344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696893513344 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696893514034 ""}
