EDA Netlist Writer report for dat
Wed Nov 08 16:26:38 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Wed Nov 08 16:26:38 2017 ;
; Revision Name             ; dat                               ;
; Top-level Entity Name     ; data_reg_nbit                     ;
; Family                    ; Cyclone IV E                      ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Nov 08 16:26:36 2017
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab7_task2 -c dat --vector_source="H:/ece 370/ece 370 github/lab 7/task 2/Waveform.vwf" --testbench_file="H:/ece 370/ece 370 github/lab 7/task 2/simulation/qsim/Waveform.vwf.vht"
Info (119004): Automatically selected device EP4CE6E22C6 for design dat
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Error (201009): Bus port "D" specified in vector source file has width of 4, which does not match width 2 of top level port of same name
Warning (201007): Can't find port "D[3]" in design
Warning (201007): Can't find port "D[2]" in design
Warning (201005): Ignoring output pin "Q" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "Q[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "Q[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "Q[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "Q[0]" in vector source file when writing test bench files
Info (201002): Generated VHDL Test Bench File H:/ece 370/ece 370 github/lab 7/task 2/simulation/qsim/Waveform.vwf.vht for simulation
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 8 warnings
    Error: Peak virtual memory: 530 megabytes
    Error: Processing ended: Wed Nov 08 16:26:38 2017
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


