{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560193871340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560193871353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 15:11:11 2019 " "Processing started: Mon Jun 10 15:11:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560193871353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1560193871353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc R32V2020 -c R32V2020 " "Command: quartus_drc R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1560193871353 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560193873356 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560193873356 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560193873356 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1560193873356 ""}
{ "Info" "ISTA_SDC_FOUND" "../SDC1.sdc " "Reading SDC File: '../SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1560193873380 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLOCK_50 i_CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLOCK_50 i_CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1560193873383 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Peripherals\|clockGen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{Peripherals\|clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Peripherals\|clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Peripherals\|clockGen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{Peripherals\|clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Peripherals\|clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1560193873383 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1560193873383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1560193873383 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[10\] is being clocked by PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560193873403 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1560193873403 "|top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|ram_block3a24~porta_address_reg0 " "Node: BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PeripheralInterface:Peripherals\|bufferedUART:UART\|dataOut\[6\] BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|ram_block3a24~porta_address_reg0 " "Register PeripheralInterface:Peripherals\|bufferedUART:UART\|dataOut\[6\] is being clocked by BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|ram_block3a24~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560193873404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1560193873404 "|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_b864:auto_generated|altsyncram_rm63:altsyncram1|ram_block3a24~porta_address_reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1560193873430 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 2 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PeripheralInterface:Peripherals\|comb~1 " "Node  \"PeripheralInterface:Peripherals\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874482 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PeripheralInterface:Peripherals\|comb~0 " "Node  \"PeripheralInterface:Peripherals\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874482 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560193874482 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 10 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 10 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[4\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[4\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[3\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[3\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[3\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[3\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[4\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[4\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[0\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[0\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[2\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[2\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[5\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[5\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[1\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|Pre_Q\[1\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[2\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[2\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[0\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[0\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874485 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560193874485 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 2 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PeripheralInterface:Peripherals\|comb~1 " "Node  \"PeripheralInterface:Peripherals\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874487 ""} { "Warning" "WDRC_NODES_WARNING" " PeripheralInterface:Peripherals\|comb~0 " "Node  \"PeripheralInterface:Peripherals\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874487 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560193874487 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result\"" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874488 ""} { "Warning" "WDRC_NODES_WARNING" " PeripheralInterface:Peripherals\|comb~1 " "Node  \"PeripheralInterface:Peripherals\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874488 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1560193874488 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i_CLOCK_50 " "Node  \"i_CLOCK_50\"" {  } { { "../../Components/R32V2020/top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874490 ""} { "Warning" "WDRC_NODES_WARNING" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result\"" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874490 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560193874490 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " n_reset " "Node  \"n_reset\"" {  } { { "../../Components/R32V2020/top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874492 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560193874492 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 62 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 62 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[12\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[12\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[13\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[13\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[14\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[14\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[15\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[15\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[16\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[16\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[17\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[17\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[18\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[18\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[19\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[19\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[26\]~1 " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[26\]~1\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 564 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_vur3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[26\]~1 " "Node  \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_vur3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[26\]~1\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_vur3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_vur3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[24\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[24\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[25\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[25\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[26\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[26\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[27\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[27\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[4\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[4\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " i_CLOCK_50~inputclkctrl " "Node  \"i_CLOCK_50~inputclkctrl\"" {  } { { "../../Components/R32V2020/top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|RegisterFile:RegisterFile\|COUNT_32:programCounter\|Pre_Q~50 " "Node  \"R32V2020:RISC_CPU\|RegisterFile:RegisterFile\|COUNT_32:programCounter\|Pre_Q~50\"" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|RegisterFile:RegisterFile\|comb~1 " "Node  \"R32V2020:RISC_CPU\|RegisterFile:RegisterFile\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|OpCodeDecoder:opcodeDecoder\|Op_RTS~0 " "Node  \"R32V2020:RISC_CPU\|OpCodeDecoder:opcodeDecoder\|Op_RTS~0\"" {  } { { "../../Components/R32V2020/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|OpCodeDecoder:opcodeDecoder\|Op_LIU " "Node  \"R32V2020:RISC_CPU\|OpCodeDecoder:opcodeDecoder\|Op_LIU\"" {  } { { "../../Components/R32V2020/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|w_dataIntoRegisterFile\[6\]~123 " "Node  \"R32V2020:RISC_CPU\|w_dataIntoRegisterFile\[6\]~123\"" {  } { { "../../Components/R32V2020/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 6131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|RegisterFile:RegisterFile\|COUNT_32:peripheralAddress\|Pre_Q\[12\] " "Node  \"R32V2020:RISC_CPU\|RegisterFile:RegisterFile\|COUNT_32:peripheralAddress\|Pre_Q\[12\]\"" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874494 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1560193874494 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1560193874494 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_CLOCK_50~inputclkctrl " "Node  \"i_CLOCK_50~inputclkctrl\"" {  } { { "../../Components/R32V2020/top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|vertLineCount\[2\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|vertLineCount\[2\]\"" {  } { { "../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[1\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2sq3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[0\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2sq3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|vertLineCount\[3\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|vertLineCount\[3\]\"" {  } { { "../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|vertLineCount\[1\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|vertLineCount\[1\]\"" {  } { { "../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[2\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2sq3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[12\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[12\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[16\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[16\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[3\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[3\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|horizCount\[2\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|horizCount\[2\]\"" {  } { { "../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[24\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[24\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[13\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[13\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[17\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[17\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|horizCount\[1\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|horizCount\[1\]\"" {  } { { "../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[4\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[4\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[0\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[0\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[26\] " "Node  \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_b864:auto_generated\|altsyncram_rm63:altsyncram1\|q_a\[26\]\"" {  } { { "db/altsyncram_rm63.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_rm63.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[1\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[1\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[4\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2sq3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[5\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[5\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[3\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2sq3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|horizCount\[3\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|Video_XVGA_64x32:Video_XVGA_64x32\|horizCount\[3\]\"" {  } { { "../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[6\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[6\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[2\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[2\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[7\] " "Node  \"PeripheralInterface:Peripherals\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_code\[7\]\"" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[4\] " "Node  \"R32V2020:RISC_CPU\|OneHotStateMachine:StateMachine\|state\[4\]\"" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 9215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_NODES_INFO" " PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[5\] " "Node  \"PeripheralInterface:Peripherals\|Mem_Mapped_XVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_2sq3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2sq3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/db/altsyncram_2sq3.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_A4_CE6/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560193874507 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1560193874507 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1560193874507 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "112 19 " "Design Assistant information: finished post-fitting analysis of current design -- generated 112 information messages and 19 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1560193874513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 27 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560193874615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 15:11:14 2019 " "Processing ended: Mon Jun 10 15:11:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560193874615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560193874615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560193874615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1560193874615 ""}
