{
    "DESIGN_NAME": "digital_locked_loop",
    "VERILOG_FILES": [
	"dir::../../verilog/rtl/digital_locked_loop.v"
    ],
    "DESIGN_IS_CORE": 0,
    "CLOCK_PORT": "",
    "RUN_CTS": 0,
    "RUN_LINTER": 0,
    "SYNTH_CAP_LOAD": 52,
    "SYNTH_READ_BLACKBOX_LIB": 1,
    "SYNTH_MAX_FANOUT": 7,
    "SYNTH_BUFFERING": 0,
    "SYNTH_SIZING": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "BASE_SDC_FILE": "dir::base.sdc",
    "RCX_SDC_FILE": "dir::rcx.sdc",
    "NO_SYNTH_CELL_LIST": "dir::no_synth.list",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 75",
    "TOP_MARGIN_MULT": 2,
    "BOTTOM_MARGIN_MULT": 2,
    "DIODE_PADDING": 0,
    "DPL_CELL_PADDING": 2,
    "DRT_CELL_PADDING": 4,
    "FP_PDN_VPITCH": 40,
    "FP_PDN_HPITCH": 40,
    "FP_PDN_HOFFSET": 16.41,
    "FP_PDN_HSPACING": 18.4,
    "FP_PDN_VSPACING": 18.4,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "PL_TARGET_DENSITY": 0.68,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GRT_ADJUSTMENT": 0,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 80,
    "STA_WRITE_LIB": 1,
    "FP_PDN_SKIPTRIM": 1,
    "RUN_CVC": 0,
    "RUN_KLAYOUT_XOR": 0
}
