
---------- Begin Simulation Statistics ----------
final_tick                                80474423500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 871864                       # Number of bytes of host memory used
host_op_rate                                   104340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1822.98                       # Real time elapsed on the host
host_tick_rate                               44144481                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080474                       # Number of seconds simulated
sim_ticks                                 80474423500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 110672454                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 67662159                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.609488                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.609488                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5191403                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3699647                       # number of floating regfile writes
system.cpu.idleCycles                        13323094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1526496                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23318682                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.427794                       # Inst execution rate
system.cpu.iew.exec_refs                     52244209                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20466155                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7906322                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33502929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              14908                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             89499                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21973114                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           243348899                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31778054                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2101403                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             229801724                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  66813                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4410495                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1413332                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4497040                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          42726                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1192083                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         334413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 249337085                       # num instructions consuming a value
system.cpu.iew.wb_count                     227112224                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641797                       # average fanout of values written-back
system.cpu.iew.wb_producers                 160023735                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.411083                       # insts written-back per cycle
system.cpu.iew.wb_sent                      229004401                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                333132666                       # number of integer regfile reads
system.cpu.int_regfile_writes               177478571                       # number of integer regfile writes
system.cpu.ipc                               0.621315                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.621315                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4447339      1.92%      1.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             173531088     74.83%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               172858      0.07%     76.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26859      0.01%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              127766      0.06%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17588      0.01%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               190764      0.08%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                87998      0.04%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              371521      0.16%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3485      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             151      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             963      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              91      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            192      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29320818     12.64%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16973033      7.32%     97.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2901267      1.25%     98.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3729118      1.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              231903127                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8359340                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            15917182                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7415024                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13334846                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3838878                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016554                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2313261     60.26%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8110      0.21%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    594      0.02%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   488      0.01%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 245888      6.41%     66.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                470391     12.25%     79.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            670678     17.47%     96.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           129368      3.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              222935326                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          599559641                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    219697200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         283194788                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  243274396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 231903127                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               74503                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        53139394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            205937                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          47559                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     49145360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     147625754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.570885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.210717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82411942     55.82%     55.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12421525      8.41%     64.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11565370      7.83%     72.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10584674      7.17%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9878154      6.69%     85.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7771366      5.26%     91.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6841141      4.63%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4032108      2.73%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2119474      1.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       147625754                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.440850                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1945097                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2546898                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33502929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21973114                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               104592033                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        160948848                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1435904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       240108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        488407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         9955                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4087200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8178446                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1993                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                28318679                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21387370                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1633602                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12097847                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11026901                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.147631                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1622687                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3445                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1629242                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             547185                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1082057                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       318515                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     12514588                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      3645768                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      6015105                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        80249                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        30472                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      9504445                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       346658                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        50750                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        15779                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        93394                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       165669                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        45589                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1366646                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      1048070                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      1275246                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       963261                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5       690580                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       509918                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7       278047                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8       197247                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       102030                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        43602                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        11968                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         6147                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      3251413                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       754534                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       709331                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       699942                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4       435537                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5       255113                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       191000                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7       109364                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        56021                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        19308                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         8083                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11         3116                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        50669112                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1257464                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    140264589                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.356076                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.368050                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        88363459     63.00%     63.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14288056     10.19%     73.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7264879      5.18%     78.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10712801      7.64%     86.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4027582      2.87%     88.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2293006      1.63%     90.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1712887      1.22%     91.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1414764      1.01%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10187155      7.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    140264589                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10187155                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42184742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42184742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42827998                       # number of overall hits
system.cpu.dcache.overall_hits::total        42827998                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1351298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1351298                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1364305                       # number of overall misses
system.cpu.dcache.overall_misses::total       1364305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31600251477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31600251477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31600251477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31600251477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43536040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43536040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44192303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44192303                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030872                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030872                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23385.109337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23385.109337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23162.160570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23162.160570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106701                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1880                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.803470                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.739130                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626459                       # number of writebacks
system.cpu.dcache.writebacks::total            626459                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       414942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       414942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       414942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       414942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       936356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       936356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       946259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       946259                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21384288979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21384288979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21658324479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21658324479                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021412                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021412                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22837.776422                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22837.776422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22888.368279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22888.368279                       # average overall mshr miss latency
system.cpu.dcache.replacements                 944008                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27309071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27309071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1122388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1122388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22036849000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22036849000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28431459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28431459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19633.895765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19633.895765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       404916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       404916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       717472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       717472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12204347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12204347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17010.207367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17010.207367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14875671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14875671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       228910                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       228910                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9563402477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9563402477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41778.002171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41778.002171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       218884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       218884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9179941479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9179941479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41939.755665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41939.755665                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       643256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        643256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        13007                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13007                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       656263                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       656263                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.019820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9903                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9903                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    274035500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    274035500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015090                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015090                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27671.968090                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27671.968090                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.799011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43775759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            944520                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.347096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.799011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999607                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89329126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89329126                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 78456973                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27811463                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  38050863                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1893123                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1413332                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10968811                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                386293                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              254219512                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1691997                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31786218                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    20470181                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        208842                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         57355                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           82226982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      138159859                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    28318679                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13196773                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      63542754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3590510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        150                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7240                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         52373                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          984                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  21348259                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                970405                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          147625754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.805427                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.083513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                104663040     70.90%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2005236      1.36%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2872367      1.95%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2850613      1.93%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3245072      2.20%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3499587      2.37%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2743469      1.86%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2684314      1.82%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23062056     15.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            147625754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.175948                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.858408                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     18047805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18047805                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18047805                       # number of overall hits
system.cpu.icache.overall_hits::total        18047805                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3300447                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3300447                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3300447                       # number of overall misses
system.cpu.icache.overall_misses::total       3300447                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48564204458                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48564204458                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48564204458                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48564204458                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21348252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21348252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21348252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21348252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.154600                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.154600                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.154600                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.154600                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14714.432457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14714.432457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14714.432457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14714.432457                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20926                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1042                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.082534                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3143032                       # number of writebacks
system.cpu.icache.writebacks::total           3143032                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       155300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       155300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       155300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       155300                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3145147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3145147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3145147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3145147                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  43589613471                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  43589613471                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  43589613471                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  43589613471                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.147326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.147326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.147326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.147326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13859.324690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13859.324690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13859.324690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13859.324690                       # average overall mshr miss latency
system.cpu.icache.replacements                3143032                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18047805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18047805                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3300447                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3300447                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48564204458                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48564204458                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21348252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21348252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.154600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.154600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14714.432457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14714.432457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       155300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       155300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3145147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3145147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  43589613471                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  43589613471                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.147326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.147326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13859.324690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13859.324690                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.588440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21192951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3145146                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.738304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.588440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999196                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999196                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45841650                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45841650                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    21359798                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        326883                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2547157                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8718261                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                10231                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               42726                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                6870283                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85488                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  80474423500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1413332                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 79770258                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                14695903                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8863                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  38410971                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13326427                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              249785127                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                172129                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1554608                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 263581                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11145297                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           271808668                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   615516993                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                368855078                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5682087                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 59229932                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     182                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 170                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8579984                       # count of insts added to the skid buffer
system.cpu.rob.reads                        369416272                       # The number of ROB reads
system.cpu.rob.writes                       489144873                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3057261                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               782261                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3839522                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3057261                       # number of overall hits
system.l2.overall_hits::.cpu.data              782261                       # number of overall hits
system.l2.overall_hits::total                 3839522                       # number of overall hits
system.l2.demand_misses::.cpu.inst              86044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             162259                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             86044                       # number of overall misses
system.l2.overall_misses::.cpu.data            162259                       # number of overall misses
system.l2.overall_misses::total                248303                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6463956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11897844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18361800500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6463956500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11897844000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18361800500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3143305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           944520                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4087825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3143305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          944520                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4087825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.171790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.171790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75123.849426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73326.250008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73949.168959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75123.849426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73326.250008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73949.168959                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              126473                       # number of writebacks
system.l2.writebacks::total                    126473                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         86044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        162259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        86044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       162259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5586954500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10242574750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15829529250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5586954500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10242574750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15829529250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.171790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.171790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64931.366510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63124.848236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63750.857823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64931.366510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63124.848236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63750.857823                       # average overall mshr miss latency
system.l2.replacements                         241290                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626459                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3141994                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3141994                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3141994                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3141994                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          393                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           393                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1736                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1736                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.001725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.001725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            108088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                108088                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109303                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7684119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7684119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        217391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            217391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.502795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70301.080483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70301.080483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6566889750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6566889750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.502795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60079.684455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60079.684455                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3057261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3057261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        86044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6463956500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6463956500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3143305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3143305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75123.849426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75123.849426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        86044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        86044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5586954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5586954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64931.366510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64931.366510                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        674173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            674173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4213725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4213725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       727129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        727129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79570.303648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79570.303648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3675685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3675685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69410.170708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69410.170708                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.162560                       # Cycle average of tags in use
system.l2.tags.total_refs                     8174820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.767174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     187.769213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3550.203964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4428.189383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.433375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.540550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996846                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2330                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  65651210                       # Number of tag accesses
system.l2.tags.data_accesses                 65651210                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    126470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     86044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    161841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001026773500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              632744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             118974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126473                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248303                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126473                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    418                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126473                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  217100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.665656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.399664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.916901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7585     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5110     67.34%     67.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.36%     68.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2204     29.05%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7588                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   26752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15891392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8094272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    197.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80474029500                       # Total gap between requests
system.mem_ctrls.avgGap                     214725.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5506816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10357824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8092096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 68429393.594848185778                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 128709514.768999859691                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 100554880.023464843631                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        86044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       162259                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       126473                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2747452750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4891915500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1927188519250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31930.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30148.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15237944.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5506816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10384576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15891392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5506816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5506816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8094272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8094272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        86044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       162259                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         248303                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       126473                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        126473                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     68429394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    129041943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        197471337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     68429394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     68429394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    100581920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       100581920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    100581920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     68429394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    129041943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       298053257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               247885                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              126439                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8498                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2991524500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1239425000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7639368250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12068.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30818.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              170908                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72771                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.55                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       130644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.373687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.351405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   218.249028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67425     51.61%     51.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        35611     27.26%     78.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10961      8.39%     87.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5111      3.91%     91.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3253      2.49%     93.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1903      1.46%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1327      1.02%     96.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          919      0.70%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4134      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       130644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15864640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8092096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              197.138908                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              100.554880                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       464942520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       247122810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      889108500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     330420780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6352304400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23454450060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11151062880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42889411950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.957057                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  28745426250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2687100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49041897250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       467862780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       248671170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      880790400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     329590800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6352304400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23599551540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11028872160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42907643250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.183605                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28423820250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2687100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49363503250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             139000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126473                       # Transaction distribution
system.membus.trans_dist::CleanEvict           113628                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109303                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        139000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       736710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       736710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 736710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23985664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     23985664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23985664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            248306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  248306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              248306                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           248574750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          310378750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3872275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       752932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3143032                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          432366                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           217391                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          217391                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3145147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       727129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9431483                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2836526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12268009                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    402325504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    100542656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              502868160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          243132                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8212160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4332696                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002759                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4320745     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11950      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4332696                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80474423500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7858714000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4718956520                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1418157482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
