INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:55:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.086ns (22.205%)  route 3.805ns (77.795%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1800, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X11Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[0]/Q
                         net (fo=6, routed)           0.612     1.336    lsq2/handshake_lsq_lsq2_core/stq_addr_4_q[0]
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.379 f  lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_59/O
                         net (fo=1, routed)           0.339     1.718    lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_59_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I2_O)        0.043     1.761 r  lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_33/O
                         net (fo=4, routed)           0.391     2.152    lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_33_n_0
    SLICE_X19Y113        LUT4 (Prop_lut4_I1_O)        0.043     2.195 r  lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_11/O
                         net (fo=6, routed)           0.272     2.467    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_1_4
    SLICE_X18Y112        LUT4 (Prop_lut4_I0_O)        0.043     2.510 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_24/O
                         net (fo=1, routed)           0.000     2.510    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_24_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.756 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.756    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[31]_i_11_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.806 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.806    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[31]_i_10_n_0
    SLICE_X18Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.958 f  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[31]_i_14/O[1]
                         net (fo=1, routed)           0.359     3.317    lsq2/handshake_lsq_lsq2_core/TEMP_33_double_out1[9]
    SLICE_X19Y110        LUT3 (Prop_lut3_I1_O)        0.121     3.438 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[30]_i_5__0/O
                         net (fo=33, routed)          0.304     3.742    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[30]_i_5__0_n_0
    SLICE_X18Y109        LUT6 (Prop_lut6_I3_O)        0.043     3.785 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_13/O
                         net (fo=1, routed)           0.251     4.036    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_13_n_0
    SLICE_X19Y109        LUT6 (Prop_lut6_I1_O)        0.043     4.079 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_5/O
                         net (fo=2, routed)           0.362     4.441    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_5_n_0
    SLICE_X22Y105        LUT6 (Prop_lut6_I4_O)        0.043     4.484 r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q[31]_i_1/O
                         net (fo=33, routed)          0.915     5.399    lsq2/handshake_lsq_lsq2_core/p_19_in
    SLICE_X38Y88         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1800, unset)         0.483     6.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X38Y88         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X38Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.978    lsq2/handshake_lsq_lsq2_core/ldq_data_1_q_reg[11]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  0.579    




