$date
	Sun Nov 12 14:29:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xorgate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ p $end
$var wire 1 % q $end
$var wire 1 & r $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
1$
0#
0"
0!
$end
#5
1!
0&
1#
#10
1&
0%
0#
1"
#15
0!
1%
0$
1&
1#
#20
1$
0#
0"
#25
