##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                 | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1(FFB)            | N/A                   | Target: 0.00 MHz   | 
Clock: CyHFClk                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFClk                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1               | N/A                   | Target: 24.00 MHz  | 
Clock: CySysClk                | N/A                   | Target: 24.00 MHz  | 
Clock: GLCD_SPIM_UDB_IntClock  | Frequency: 61.57 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
GLCD_SPIM_UDB_IntClock  GLCD_SPIM_UDB_IntClock  83333.3          67091       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase          
------------------  ------------  ------------------------  
R_LED(0)_PAD        21835         Clock_1(FFB):R            
\GLCD:MOSI(0)_PAD\  25224         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SCLK(0)_PAD\  22533         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SS(0)_PAD\    23571         GLCD_SPIM_UDB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
****************************************************
Clock: GLCD_SPIM_UDB_IntClock
Frequency: 61.57 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 67091p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14672
-------------------------------------   ----- 
End-of-path arrival time (ps)           14672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      3725   9005  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12355  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2318  14672  67091  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 67091p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14672
-------------------------------------   ----- 
End-of-path arrival time (ps)           14672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      3725   9005  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12355  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2318  14672  67091  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 67091p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14672
-------------------------------------   ----- 
End-of-path arrival time (ps)           14672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell4      3725   9005  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell4      3350  12355  67091  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2318  14672  67091  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 68570p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  68570  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_3               macrocell9      5973  11253  68570  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \GLCD:Net_41\/main_4
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 68686p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11137
-------------------------------------   ----- 
End-of-path arrival time (ps)           11137
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   8300   8300  68686  RISE       1
\GLCD:Net_41\/main_4                      macrocell6      2837  11137  68686  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 68834p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4   count7cell      2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_0  macrocell1      2733   4843  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1      3350   8193  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   4457  12650  68834  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 69104p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4   count7cell     2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_0  macrocell1     2733   4843  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1     3350   8193  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3    statusicell1   4467  12659  69104  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 70128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4   count7cell      2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_0  macrocell1      2733   4843  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell1      3350   8193  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3162  11355  70128  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 70506p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11257
-------------------------------------   ----- 
End-of-path arrival time (ps)           11257
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q           macrocell7     1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/main_0  macrocell2     4332   5582  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/q       macrocell2     3350   8932  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0   statusicell1   2326  11257  70506  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 71314p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell9      1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   4469   5719  71314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 71314p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell9      1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   4469   5719  71314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 71987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  68570  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_8               macrocell7      2557   7837  71987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 71987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  68570  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_8               macrocell8      2557   7837  71987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72335p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell7      1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   3448   4698  72335  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72471p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell7      1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   3313   4563  72471  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 73064p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell8      1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   2719   3969  73064  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 73229p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell8      1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   2554   3804  73229  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74088p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell9    1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_2  macrocell7    4486   5736  74088  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74088p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell9    1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_2  macrocell8    4486   5736  74088  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74097p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q         macrocell9    1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_2  macrocell11   4477   5727  74097  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74097p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q        macrocell9    1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2  macrocell12   4477   5727  74097  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:Net_41\/main_5
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74117p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  68834  RISE       1
\GLCD:Net_41\/main_5                      macrocell6    3596   5706  74117  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:Net_41\/main_9
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74135p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  68873  RISE       1
\GLCD:Net_41\/main_9                      macrocell6    3579   5689  74135  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:Net_41\/main_7
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74145p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  68865  RISE       1
\GLCD:Net_41\/main_7                      macrocell6    3568   5678  74145  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:Net_41\/main_8
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74148p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  68870  RISE       1
\GLCD:Net_41\/main_8                      macrocell6    3565   5675  74148  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:Net_41\/main_6
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74149p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  68860  RISE       1
\GLCD:Net_41\/main_6                      macrocell6    3564   5674  74149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_43\/main_0
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 74213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell7    1250   1250  70506  RISE       1
\GLCD:Net_43\/main_0             macrocell10   4360   5610  74213  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_42\/main_0
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell7    1250   1250  70506  RISE       1
\GLCD:Net_42\/main_0             macrocell14   4360   5610  74213  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 74232p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell7    1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_0  macrocell9    4341   5591  74232  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 74232p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q          macrocell7    1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0  macrocell13   4341   5591  74232  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_41\/main_1
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74241p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell7    1250   1250  70506  RISE       1
\GLCD:Net_41\/main_1             macrocell6    4332   5582  74241  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_43\/main_1
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 74781p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell8    1250   1250  71065  RISE       1
\GLCD:Net_43\/main_1             macrocell10   3792   5042  74781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_42\/main_1
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74781p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell8    1250   1250  71065  RISE       1
\GLCD:Net_42\/main_1             macrocell14   3792   5042  74781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_41\/main_2
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74800p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell8    1250   1250  71065  RISE       1
\GLCD:Net_41\/main_2             macrocell6    3773   5023  74800  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 74801p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell8    1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_1  macrocell9    3773   5023  74801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 74801p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q          macrocell8    1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1  macrocell13   3773   5023  74801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:Net_41\/main_10
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q  macrocell12   1250   1250  74972  RISE       1
\GLCD:Net_41\/main_10             macrocell6    3601   4851  74972  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_3      macrocell7    2733   4843  74981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_3      macrocell8    2733   4843  74981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74995p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_3    macrocell11   2718   4828  74995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74995p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  68834  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3     macrocell12   2718   4828  74995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75006p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  68873  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_7    macrocell11   2707   4817  75006  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75006p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  68873  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7     macrocell12   2707   4817  75006  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75007p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  68860  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_4      macrocell7    2706   4816  75007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75007p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  68860  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_4      macrocell8    2706   4816  75007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75012p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  68865  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_5      macrocell7    2701   4811  75012  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75012p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  68865  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_5      macrocell8    2701   4811  75012  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  68870  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_6      macrocell7    2696   4806  75017  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  68870  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_6      macrocell8    2696   4806  75017  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  68870  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_6    macrocell11   2696   4806  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  68870  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6     macrocell12   2696   4806  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  68865  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_5    macrocell11   2695   4805  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  68865  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5     macrocell12   2695   4805  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  68860  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_4    macrocell11   2694   4804  75019  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  68860  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4     macrocell12   2694   4804  75019  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75020p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  68873  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_7      macrocell7    2694   4804  75020  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75020p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  68873  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_7      macrocell8    2694   4804  75020  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_41\/q
Path End       : \GLCD:Net_41\/main_0
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75074p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_41\/q       macrocell6    1250   1250  75074  RISE       1
\GLCD:Net_41\/main_0  macrocell6    3500   4750  75074  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_43\/q
Path End       : \GLCD:Net_43\/main_3
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75096p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_43\/q       macrocell10   1250   1250  75096  RISE       1
\GLCD:Net_43\/main_3  macrocell10   3477   4727  75096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_42\/q
Path End       : \GLCD:Net_42\/main_3
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75114p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_42\/q       macrocell14   1250   1250  75114  RISE       1
\GLCD:Net_42\/main_3  macrocell14   3459   4709  75114  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75137p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q         macrocell7    1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_0  macrocell11   3437   4687  75137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75137p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q        macrocell7    1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0  macrocell12   3437   4687  75137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 75143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6540
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               76793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1   1650   1650  75143  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0   1650  75143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75297p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell7    1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_0  macrocell7    3277   4527  75297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75297p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell7    1250   1250  70506  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_0  macrocell8    3277   4527  75297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75492p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell9    1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_2  macrocell9    3082   4332  75492  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 75492p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q          macrocell9    1250   1250  71314  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2  macrocell13   3082   4332  75492  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_41\/main_3
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75492p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell9    1250   1250  71314  RISE       1
\GLCD:Net_41\/main_3             macrocell6    3081   4331  75492  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:BitCounter\/enable
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:BitCounter\/clock
Path slack     : 75573p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3340
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell13   1250   1250  75573  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/enable  count7cell    3170   4420  75573  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_43\/main_2
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75650p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell9    1250   1250  71314  RISE       1
\GLCD:Net_43\/main_2             macrocell10   2924   4174  75650  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_42\/main_2
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75650p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell9    1250   1250  71314  RISE       1
\GLCD:Net_42\/main_2             macrocell14   2924   4174  75650  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell12   1250   1250  74972  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_9  macrocell7    2716   3966  75858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell12   1250   1250  74972  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_9  macrocell8    2716   3966  75858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75872p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q       macrocell12   1250   1250  74972  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8  macrocell12   2701   3951  75872  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75879p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q         macrocell8    1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_1  macrocell11   2694   3944  75879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75879p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q        macrocell8    1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1  macrocell12   2694   3944  75879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 76032p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell8    1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_1  macrocell7    2541   3791  76032  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 76032p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell8    1250   1250  71065  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_1  macrocell8    2541   3791  76032  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell13   1250   1250  75573  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3  macrocell13   2308   3558  76265  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:load_cond\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:load_cond\/q       macrocell11   1250   1250  76330  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_8  macrocell11   2244   3494  76330  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

