# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TIMING-MADD-REV02.srcs/sources_1/new/CURVE_PACK.vhd" \
"../../../../TIMING-MADD-REV02.srcs/sources_1/new/MSUB.vhd" \
"../../../../TIMING-MADD-REV02.srcs/sim_1/new/MSUB_tb.vhd" \

# Do not sort compile order
nosort
