{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:40:34 2010 " "Info: Processing started: Wed Jul 14 16:40:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pe6 " "Info: Assuming node \"pe6\" is an undefined clock" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ifclk register cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46 register cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\] 5.943 ns " "Info: Slack time is 5.943 ns for clock \"ifclk\" between source register \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46\" and destination register \"cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "93.26 MHz 10.723 ns " "Info: Fmax is 93.26 MHz (period= 10.723 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.428 ns + Largest register register " "Info: + Largest register to register requirement is 16.428 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.666 ns + " "Info: + Setup relationship between source and destination is 16.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.666 ns " "Info: + Latch edge is 16.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.141 ns + Shortest register " "Info: + Shortest clock path from clock \"ifclk\" to destination register is 3.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 3.141 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\] 4 REG FF_X50_Y26_N29 31 " "Info: 4: + IC(1.257 ns) + CELL(0.680 ns) = 3.141 ns; Loc. = FF_X50_Y26_N29; Fanout = 31; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.93 % ) " "Info: Total cell delay = 1.694 ns ( 53.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 46.07 % ) " "Info: Total interconnect delay = 1.447 ns ( 46.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.139 ns - Longest register " "Info: - Longest clock path from clock \"ifclk\" to source register is 3.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.139 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46 4 REG FF_X52_Y22_N11 2 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.139 ns; Loc. = FF_X52_Y22_N11; Fanout = 2; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 364 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.97 % ) " "Info: Total cell delay = 1.694 ns ( 53.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 46.03 % ) " "Info: Total interconnect delay = 1.445 ns ( 46.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 364 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.485 ns - Longest register register " "Info: - Longest register to register delay is 10.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46 1 REG FF_X52_Y22_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X52_Y22_N11; Fanout = 2; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 364 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.552 ns) 1.760 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[2\]~5 2 COMB LCCOMB_X50_Y21_N4 2 " "Info: 2: + IC(1.208 ns) + CELL(0.552 ns) = 1.760 ns; Loc. = LCCOMB_X50_Y21_N4; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 39 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.833 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[3\]~7 3 COMB LCCOMB_X50_Y21_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.833 ns; Loc. = LCCOMB_X50_Y21_N6; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 39 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 2.440 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[4\]~8 4 COMB LCCOMB_X50_Y21_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.607 ns) = 2.440 ns; Loc. = LCCOMB_X50_Y21_N8; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[4\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 39 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.552 ns) 4.202 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[10\]~21 5 COMB LCCOMB_X51_Y24_N26 2 " "Info: 5: + IC(1.210 ns) + CELL(0.552 ns) = 4.202 ns; Loc. = LCCOMB_X51_Y24_N26; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 36 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.275 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[11\]~23 6 COMB LCCOMB_X51_Y24_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 4.275 ns; Loc. = LCCOMB_X51_Y24_N28; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 36 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 4.882 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[12\]~24 7 COMB LCCOMB_X51_Y24_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.607 ns) = 4.882 ns; Loc. = LCCOMB_X51_Y24_N30; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 36 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.552 ns) 6.538 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~29 8 COMB LCCOMB_X50_Y23_N0 2 " "Info: 8: + IC(1.104 ns) + CELL(0.552 ns) = 6.538 ns; Loc. = LCCOMB_X50_Y23_N0; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.611 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~31 9 COMB LCCOMB_X50_Y23_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 6.611 ns; Loc. = LCCOMB_X50_Y23_N2; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.684 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~33 10 COMB LCCOMB_X50_Y23_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 6.684 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.757 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~35 11 COMB LCCOMB_X50_Y23_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 6.757 ns; Loc. = LCCOMB_X50_Y23_N6; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.830 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~37 12 COMB LCCOMB_X50_Y23_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 6.830 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.903 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~39 13 COMB LCCOMB_X50_Y23_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 6.903 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.976 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~41 14 COMB LCCOMB_X50_Y23_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.976 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.049 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~43 15 COMB LCCOMB_X50_Y23_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 7.049 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.122 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~45 16 COMB LCCOMB_X50_Y23_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 7.122 ns; Loc. = LCCOMB_X50_Y23_N16; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.195 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~47 17 COMB LCCOMB_X50_Y23_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 7.195 ns; Loc. = LCCOMB_X50_Y23_N18; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 7.802 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~48 18 COMB LCCOMB_X50_Y23_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.607 ns) = 7.802 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.565 ns) 9.544 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[27\]~115 19 COMB LCCOMB_X50_Y26_N20 2 " "Info: 19: + IC(1.177 ns) + CELL(0.565 ns) = 9.544 ns; Loc. = LCCOMB_X50_Y26_N20; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[27\]~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 9.617 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[28\]~117 20 COMB LCCOMB_X50_Y26_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 9.617 ns; Loc. = LCCOMB_X50_Y26_N22; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[28\]~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 9.690 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[29\]~119 21 COMB LCCOMB_X50_Y26_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 9.690 ns; Loc. = LCCOMB_X50_Y26_N24; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[29\]~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 9.763 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[30\]~121 22 COMB LCCOMB_X50_Y26_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 9.763 ns; Loc. = LCCOMB_X50_Y26_N26; Fanout = 1; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[30\]~121'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 10.370 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]~122 23 COMB LCCOMB_X50_Y26_N28 1 " "Info: 23: + IC(0.000 ns) + CELL(0.607 ns) = 10.370 ns; Loc. = LCCOMB_X50_Y26_N28; Fanout = 1; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]~122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 10.485 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\] 24 REG FF_X50_Y26_N29 31 " "Info: 24: + IC(0.000 ns) + CELL(0.115 ns) = 10.485 ns; Loc. = FF_X50_Y26_N29; Fanout = 31; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.786 ns ( 55.18 % ) " "Info: Total cell delay = 5.786 ns ( 55.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 44.82 % ) " "Info: Total interconnect delay = 4.699 ns ( 44.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 {} cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 {} cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 {} cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 {} cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 1.208ns 0.000ns 0.000ns 1.210ns 0.000ns 0.000ns 1.104ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.177ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.565ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 {} cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 {} cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 {} cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 {} cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 1.208ns 0.000ns 0.000ns 1.210ns 0.000ns 0.000ns 1.104ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.177ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.565ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sclk register reset_all register sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\] 1.578 ns " "Info: Slack time is 1.578 ns for clock \"sclk\" between source register \"reset_all\" and destination register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "148.04 MHz 6.755 ns " "Info: Fmax is 148.04 MHz (period= 6.755 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.103 ns + Largest register register " "Info: + Largest register to register requirement is 8.103 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.333 ns " "Info: + Latch edge is 8.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns + Largest " "Info: + Largest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.134 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.680 ns) 3.134 ns sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\] 4 REG FF_X4_Y3_N9 1 " "Info: 4: + IC(1.283 ns) + CELL(0.680 ns) = 3.134 ns; Loc. = FF_X4_Y3_N9; Fanout = 1; REG Node = 'sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.00 % ) " "Info: Total cell delay = 1.661 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.473 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.473 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.124 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 3.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.680 ns) 3.124 ns reset_all 4 REG FF_X43_Y29_N11 1753 " "Info: 4: + IC(1.273 ns) + CELL(0.680 ns) = 3.124 ns; Loc. = FF_X43_Y29_N11; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.17 % ) " "Info: Total cell delay = 1.661 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 46.83 % ) " "Info: Total interconnect delay = 1.463 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.525 ns - Longest register register " "Info: - Longest register to register delay is 6.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG FF_X43_Y29_N11 1753 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X43_Y29_N11; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.839 ns) + CELL(0.491 ns) 3.330 ns sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_1_n_6_n\|data_out\[14\]~32 2 COMB LCCOMB_X12_Y14_N20 768 " "Info: 2: + IC(2.839 ns) + CELL(0.491 ns) = 3.330 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 768; COMB Node = 'sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_1_n_6_n\|data_out\[14\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { reset_all sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 } "NODE_NAME" } } { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.795 ns) 6.525 ns sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\] 3 REG FF_X4_Y3_N9 1 " "Info: 3: + IC(2.400 ns) + CELL(0.795 ns) = 6.525 ns; Loc. = FF_X4_Y3_N9; Fanout = 1; REG Node = 'sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 19.71 % ) " "Info: Total cell delay = 1.286 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 80.29 % ) " "Info: Total interconnect delay = 5.239 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { reset_all sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { reset_all {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 2.839ns 2.400ns } { 0.000ns 0.491ns 0.795ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { reset_all sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { reset_all {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 2.839ns 2.400ns } { 0.000ns 0.491ns 0.795ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sclk(n) " "Info: No valid register-to-register data paths exist for clock \"sclk(n)\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pe6 register md\[16\] register md\[15\] 7.235 ns " "Info: Slack time is 7.235 ns for clock \"pe6\" between source register \"md\[16\]\" and destination register \"md\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "250.0 MHz " "Info: Fmax is restricted to 250.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.092 ns + Largest register register " "Info: + Largest register to register requirement is 8.092 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.333 ns " "Info: + Latch edge is 8.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.175 ns + Shortest register " "Info: + Shortest clock path from clock \"pe6\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[15\] 4 REG FF_X50_Y13_N23 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N23; Fanout = 1; REG Node = 'md\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[15] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 source 3.176 ns - Longest register " "Info: - Longest clock path from clock \"pe6\" to source register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.680 ns) 3.176 ns md\[16\] 4 REG FF_X51_Y13_N5 1 " "Info: 4: + IC(1.256 ns) + CELL(0.680 ns) = 3.176 ns; Loc. = FF_X51_Y13_N5; Fanout = 1; REG Node = 'md\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { pe6~inputclkctrl md[16] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.45 % ) " "Info: Total cell delay = 1.920 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.256 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.857 ns - Longest register register " "Info: - Longest register to register delay is 0.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns md\[16\] 1 REG FF_X51_Y13_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X51_Y13_N5; Fanout = 1; REG Node = 'md\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { md[16] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.177 ns) 0.742 ns md\[15\]~feeder 2 COMB LCCOMB_X50_Y13_N22 1 " "Info: 2: + IC(0.565 ns) + CELL(0.177 ns) = 0.742 ns; Loc. = LCCOMB_X50_Y13_N22; Fanout = 1; COMB Node = 'md\[15\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { md[16] md[15]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.857 ns md\[15\] 3 REG FF_X50_Y13_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.857 ns; Loc. = FF_X50_Y13_N23; Fanout = 1; REG Node = 'md\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { md[15]~feeder md[15] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 34.07 % ) " "Info: Total cell delay = 0.292 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 65.93 % ) " "Info: Total interconnect delay = 0.565 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { md[16] md[15]~feeder md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.857 ns" { md[16] {} md[15]~feeder {} md[15] {} } { 0.000ns 0.565ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { md[16] md[15]~feeder md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.857 ns" { md[16] {} md[15]~feeder {} md[15] {} } { 0.000ns 0.565ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ifclk register fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\] memory fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 546 ps " "Info: Minimum slack time is 546 ps for clock \"ifclk\" between source register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\]\" and destination memory \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.976 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\] 1 REG FF_X32_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y9_N9; Fanout = 1; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.087 ns) 0.976 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 2 MEM M9K_X33_Y11_N0 0 " "Info: 2: + IC(0.889 ns) + CELL(0.087 ns) = 0.976 ns; Loc. = M9K_X33_Y11_N0; Fanout = 0; MEM Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.087 ns ( 8.91 % ) " "Info: Total cell delay = 0.087 ns ( 8.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.889 ns ( 91.09 % ) " "Info: Total interconnect delay = 0.889 ns ( 91.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.889ns } { 0.000ns 0.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.430 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.430 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.437 ns + Smallest " "Info: + Smallest clock skew is 0.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.571 ns + Longest memory " "Info: + Longest clock path from clock \"ifclk\" to destination memory is 3.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(1.111 ns) 3.571 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 4 MEM M9K_X33_Y11_N0 0 " "Info: 4: + IC(1.256 ns) + CELL(1.111 ns) = 3.571 ns; Loc. = M9K_X33_Y11_N0; Fanout = 0; MEM Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.125 ns ( 59.51 % ) " "Info: Total cell delay = 2.125 ns ( 59.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 40.49 % ) " "Info: Total interconnect delay = 1.446 ns ( 40.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.134 ns - Shortest register " "Info: - Shortest clock path from clock \"ifclk\" to source register is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.680 ns) 3.134 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\] 4 REG FF_X32_Y9_N9 1 " "Info: 4: + IC(1.250 ns) + CELL(0.680 ns) = 3.134 ns; Loc. = FF_X32_Y9_N9; Fanout = 1; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.05 % ) " "Info: Total cell delay = 1.694 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 45.95 % ) " "Info: Total interconnect delay = 1.440 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.254 ns + " "Info: + Micro hold delay of destination is 0.254 ns" {  } { { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.889ns } { 0.000ns 0.087ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sclk register sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\] memory sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0 545 ps " "Info: Minimum slack time is 545 ps for clock \"sclk\" between source register \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\]\" and destination memory \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.966 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\] 1 REG FF_X34_Y29_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y29_N27; Fanout = 2; REG Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.087 ns) 0.966 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M9K_X33_Y29_N0 16 " "Info: 2: + IC(0.879 ns) + CELL(0.087 ns) = 0.966 ns; Loc. = M9K_X33_Y29_N0; Fanout = 16; MEM Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.087 ns ( 9.01 % ) " "Info: Total cell delay = 0.087 ns ( 9.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 90.99 % ) " "Info: Total interconnect delay = 0.879 ns ( 90.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.879ns } { 0.000ns 0.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.421 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.421 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.428 ns + Smallest " "Info: + Smallest clock skew is 0.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.555 ns + Longest memory " "Info: + Longest clock path from clock \"sclk\" to destination memory is 3.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(1.106 ns) 3.555 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M9K_X33_Y29_N0 16 " "Info: 4: + IC(1.278 ns) + CELL(1.106 ns) = 3.555 ns; Loc. = M9K_X33_Y29_N0; Fanout = 16; MEM Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.087 ns ( 58.71 % ) " "Info: Total cell delay = 2.087 ns ( 58.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.468 ns ( 41.29 % ) " "Info: Total interconnect delay = 1.468 ns ( 41.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.127 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to source register is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.680 ns) 3.127 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\] 4 REG FF_X34_Y29_N27 2 " "Info: 4: + IC(1.276 ns) + CELL(0.680 ns) = 3.127 ns; Loc. = FF_X34_Y29_N27; Fanout = 2; REG Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.12 % ) " "Info: Total cell delay = 1.661 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.466 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.254 ns + " "Info: + Micro hold delay of destination is 0.254 ns" {  } { { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.879ns } { 0.000ns 0.087ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pe6 register md\[14\] register md\[13\] 706 ps " "Info: Minimum slack time is 706 ps for clock \"pe6\" between source register \"md\[14\]\" and destination register \"md\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.657 ns + Shortest register register " "Info: + Shortest register to register delay is 0.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns md\[14\] 1 REG FF_X50_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X50_Y13_N1; Fanout = 1; REG Node = 'md\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { md[14] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.177 ns) 0.542 ns md\[13\]~feeder 2 COMB LCCOMB_X50_Y13_N6 1 " "Info: 2: + IC(0.365 ns) + CELL(0.177 ns) = 0.542 ns; Loc. = LCCOMB_X50_Y13_N6; Fanout = 1; COMB Node = 'md\[13\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { md[14] md[13]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.657 ns md\[13\] 3 REG FF_X50_Y13_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.657 ns; Loc. = FF_X50_Y13_N7; Fanout = 1; REG Node = 'md\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { md[13]~feeder md[13] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 44.44 % ) " "Info: Total cell delay = 0.292 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.365 ns ( 55.56 % ) " "Info: Total interconnect delay = 0.365 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { md[14] md[13]~feeder md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { md[14] {} md[13]~feeder {} md[13] {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.175 ns + Longest register " "Info: + Longest clock path from clock \"pe6\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[13\] 4 REG FF_X50_Y13_N7 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N7; Fanout = 1; REG Node = 'md\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[13] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 source 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"pe6\" to source register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[14\] 4 REG FF_X50_Y13_N1 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N1; Fanout = 1; REG Node = 'md\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[14] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { md[14] md[13]~feeder md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { md[14] {} md[13]~feeder {} md[13] {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "md\[7\] pe7 pe6 2.652 ns register " "Info: tsu for register \"md\[7\]\" (data pin = \"pe7\", clock pin = \"pe6\") is 2.652 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.848 ns + Longest pin register " "Info: + Longest pin to register delay is 5.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe7 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'pe7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe7 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe7~input 2 COMB IOIBUF_X53_Y12_N1 26 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y12_N1; Fanout = 26; COMB Node = 'pe7~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe7 pe7~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.039 ns) + CELL(0.795 ns) 5.848 ns md\[7\] 3 REG FF_X50_Y13_N3 1 " "Info: 3: + IC(4.039 ns) + CELL(0.795 ns) = 5.848 ns; Loc. = FF_X50_Y13_N3; Fanout = 1; REG Node = 'md\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { pe7~input md[7] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 30.93 % ) " "Info: Total cell delay = 1.809 ns ( 30.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.039 ns ( 69.07 % ) " "Info: Total interconnect delay = 4.039 ns ( 69.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { pe7 pe7~input md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { pe7 {} pe7~input {} md[7] {} } { 0.000ns 0.000ns 4.039ns } { 0.000ns 1.014ns 0.795ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"pe6\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[7\] 4 REG FF_X50_Y13_N3 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N3; Fanout = 1; REG Node = 'md\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[7] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[7] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { pe7 pe7~input md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { pe7 {} pe7~input {} md[7] {} } { 0.000ns 0.000ns 4.039ns } { 0.000ns 1.014ns 0.795ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[7] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ifclk fd\[1\] cypres:cyp_inst\|fd\[1\] 10.772 ns register " "Info: tco from clock \"ifclk\" to destination pin \"fd\[1\]\" through register \"cypres:cyp_inst\|fd\[1\]\" is 10.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.131 ns + Longest register " "Info: + Longest clock path from clock \"ifclk\" to source register is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.680 ns) 3.131 ns cypres:cyp_inst\|fd\[1\] 4 REG FF_X52_Y9_N9 1 " "Info: 4: + IC(1.247 ns) + CELL(0.680 ns) = 3.131 ns; Loc. = FF_X52_Y9_N9; Fanout = 1; REG Node = 'cypres:cyp_inst\|fd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { ifclk~inputclkctrl cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.10 % ) " "Info: Total cell delay = 1.694 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 45.90 % ) " "Info: Total interconnect delay = 1.437 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|fd[1] {} } { 0.000ns 0.000ns 0.190ns 1.247ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.380 ns + Longest register pin " "Info: + Longest register to pin delay is 7.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cypres:cyp_inst\|fd\[1\] 1 REG FF_X52_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X52_Y9_N9; Fanout = 1; REG Node = 'cypres:cyp_inst\|fd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(5.338 ns) 7.380 ns fd\[1\]~output 2 COMB IOOBUF_X53_Y24_N23 1 " "Info: 2: + IC(2.042 ns) + CELL(5.338 ns) = 7.380 ns; Loc. = IOOBUF_X53_Y24_N23; Fanout = 1; COMB Node = 'fd\[1\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { cypres:cyp_inst|fd[1] fd[1]~output } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.380 ns fd\[1\] 3 PIN PIN_169 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 7.380 ns; Loc. = PIN_169; Fanout = 0; PIN Node = 'fd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { fd[1]~output fd[1] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.338 ns ( 72.33 % ) " "Info: Total cell delay = 5.338 ns ( 72.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 27.67 % ) " "Info: Total interconnect delay = 2.042 ns ( 27.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { cypres:cyp_inst|fd[1] fd[1]~output fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.380 ns" { cypres:cyp_inst|fd[1] {} fd[1]~output {} fd[1] {} } { 0.000ns 2.042ns 0.000ns } { 0.000ns 5.338ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|fd[1] {} } { 0.000ns 0.000ns 0.190ns 1.247ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { cypres:cyp_inst|fd[1] fd[1]~output fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.380 ns" { cypres:cyp_inst|fd[1] {} fd[1]~output {} fd[1] {} } { 0.000ns 2.042ns 0.000ns } { 0.000ns 5.338ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cypres:cyp_inst\|m1.011 flaga ifclk -1.560 ns register " "Info: th for register \"cypres:cyp_inst\|m1.011\" (data pin = \"flaga\", clock pin = \"ifclk\") is -1.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.142 ns + Longest register " "Info: + Longest clock path from clock \"ifclk\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.680 ns) 3.142 ns cypres:cyp_inst\|m1.011 4 REG FF_X52_Y19_N31 1 " "Info: 4: + IC(1.258 ns) + CELL(0.680 ns) = 3.142 ns; Loc. = FF_X52_Y19_N31; Fanout = 1; REG Node = 'cypres:cyp_inst\|m1.011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ifclk~inputclkctrl cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.91 % ) " "Info: Total cell delay = 1.694 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 46.09 % ) " "Info: Total interconnect delay = 1.448 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.142 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 0.190ns 1.258ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.914 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flaga 1 PIN PIN_160 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_160; Fanout = 1; PIN Node = 'flaga'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flaga } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns flaga~input 2 COMB IOIBUF_X53_Y20_N15 5 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y20_N15; Fanout = 5; COMB Node = 'flaga~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { flaga flaga~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.608 ns) + CELL(0.177 ns) 4.799 ns cypres:cyp_inst\|m1~27 3 COMB LCCOMB_X52_Y19_N30 1 " "Info: 3: + IC(3.608 ns) + CELL(0.177 ns) = 4.799 ns; Loc. = LCCOMB_X52_Y19_N30; Fanout = 1; COMB Node = 'cypres:cyp_inst\|m1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { flaga~input cypres:cyp_inst|m1~27 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.914 ns cypres:cyp_inst\|m1.011 4 REG FF_X52_Y19_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 4.914 ns; Loc. = FF_X52_Y19_N31; Fanout = 1; REG Node = 'cypres:cyp_inst\|m1.011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { cypres:cyp_inst|m1~27 cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 26.58 % ) " "Info: Total cell delay = 1.306 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.608 ns ( 73.42 % ) " "Info: Total interconnect delay = 3.608 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { flaga flaga~input cypres:cyp_inst|m1~27 cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { flaga {} flaga~input {} cypres:cyp_inst|m1~27 {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 3.608ns 0.000ns } { 0.000ns 1.014ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.142 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 0.190ns 1.258ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { flaga flaga~input cypres:cyp_inst|m1~27 cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { flaga {} flaga~input {} cypres:cyp_inst|m1~27 {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 3.608ns 0.000ns } { 0.000ns 1.014ns 0.177ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:40:50 2010 " "Info: Processing ended: Wed Jul 14 16:40:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
