module top_module(
	output reg one);

	initial begin
		one = 1'b1;
	end
	
endmodule
