<?xml version="1.0" encoding="UTF-8" ?>
<!--
AUTOGENERATED FILE - DO NOT EDIT
DRM SCRIPT VERSION 2.0.0
DRM HDK VERSION 3.2.2.0
DRM VERSION 3.2.2
COPYRIGHT (C) ALGODONE
-->
<spirit:component
    xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd"
    xmlns:qp="https://www.quickplay.io"
    xmlns:lgdn="http://www.algodone.com">
    <spirit:vendor>algodone.com</spirit:vendor>
    <spirit:library>lgdn.components</spirit:library>
    <spirit:name>drm_ip_activator_0x1003000e00050001</spirit:name>
    <spirit:version>3.2.2</spirit:version>
    <spirit:busInterfaces>
        <!-- DRM bus common slave interface -->
        <spirit:busInterface>
            <spirit:name>drm_ip_activator_0x1003000e00050001_drm_bus_common</spirit:name>
            <spirit:busType spirit:vendor="algodone.com" spirit:library="algodone" spirit:name="drm_bus_common" spirit:version="1.0" />
            <spirit:abstractionType spirit:vendor="algodone.com" spirit:library="algodone" spirit:name="drm_bus_common_rtl" spirit:version="1.0" />
            <spirit:slave/>
            <spirit:portMaps>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_aclk</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                        <spirit:name>drm_aclk</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_arstn</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                        <spirit:name>drm_arstn</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_cyc</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                        <spirit:name>drm_bus_slave_i_cyc</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_we</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                        <spirit:name>drm_bus_slave_i_we</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_adr</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                        <spirit:name>drm_bus_slave_i_adr</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_dat_o</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                        <spirit:name>drm_bus_slave_i_dat</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
            </spirit:portMaps>
        </spirit:busInterface>
        <!-- DRM Bus activator slave interface -->
        <spirit:busInterface>
            <spirit:name>drm_ip_activator_0x1003000e00050001_drm_bus_activator</spirit:name>
            <spirit:busType spirit:vendor="algodone.com" spirit:library="algodone" spirit:name="drm_bus_activator" spirit:version="1.0" />
            <spirit:abstractionType spirit:vendor="algodone.com" spirit:library="algodone" spirit:name="drm_bus_activator_rtl" spirit:version="1.0" />
            <spirit:slave/>
            <spirit:portMaps>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_cs</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                            <spirit:name>drm_bus_slave_i_cs</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_dat_i</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                            <spirit:name>drm_bus_slave_o_dat</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_ack</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                            <spirit:name>drm_bus_slave_o_ack</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_intr</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                            <spirit:name>drm_bus_slave_o_intr</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
                <spirit:portMap>
                    <spirit:logicalPort>
                        <spirit:name>drm_bus_sta</spirit:name>
                    </spirit:logicalPort>
                    <spirit:physicalPort>
                            <spirit:name>drm_bus_slave_o_sta</spirit:name>
                    </spirit:physicalPort>
                </spirit:portMap>
            </spirit:portMaps>
        </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
        <spirit:views>
            <spirit:view>
                <spirit:name>quickplay_simulation</spirit:name>
                <spirit:modelName>drm_ip_activator_0x1003000e00050001</spirit:modelName>
                <spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
                <spirit:fileSetRef>
                    <spirit:localName>modelsimFileSet</spirit:localName>
                </spirit:fileSetRef>
            </spirit:view>
            <spirit:view>
                <spirit:name>quickplay_altera_synthesis</spirit:name>
                <spirit:modelName>drm_ip_activator_0x1003000e00050001</spirit:modelName>
                <spirit:envIdentifier>:quartus.altera.com:</spirit:envIdentifier>
                <spirit:fileSetRef>
                    <spirit:localName>alterFileSet</spirit:localName>
                </spirit:fileSetRef>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>vhdlSource</spirit:fileType>
                    <spirit:command>set_global_assignment</spirit:command>
                    <spirit:flags>-name VHDL_FILE</spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>verilogSource</spirit:fileType>
                    <spirit:command>set_global_assignment</spirit:command>
                    <spirit:flags>-name VERILOG_FILE</spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>systemVerilogSource</spirit:fileType>
                    <spirit:command>set_global_assignment</spirit:command>
                    <spirit:flags>-name SYSTEMVERILOG_FILE</spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:userFileType>QIP</spirit:userFileType>
                    <spirit:command>set_global_assignment</spirit:command>
                    <spirit:flags>-name QIP_FILE</spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>SDC</spirit:fileType>
                    <spirit:command>set_global_assignment</spirit:command>
                    <spirit:flags>-name SDC_FILE</spirit:flags>
                </spirit:defaultFileBuilder>
            </spirit:view>
            <spirit:view>
                <spirit:name>quickplay_xilinx_synthesis</spirit:name>
                <spirit:modelName>drm_ip_activator_0x1003000e00050001</spirit:modelName>
                <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
                <spirit:fileSetRef>
                    <spirit:localName>xilinxFileSet</spirit:localName>
                </spirit:fileSetRef>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>vhdlSource</spirit:fileType>
                    <spirit:command>add_files</spirit:command>
                    <spirit:flags></spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>verilogSource</spirit:fileType>
                    <spirit:command>add_files</spirit:command>
                    <spirit:flags></spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:fileType>systemVerilogSource</spirit:fileType>
                    <spirit:command>add_files</spirit:command>
                    <spirit:flags></spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:userFileType>TCL</spirit:userFileType>
                    <spirit:command>source</spirit:command>
                    <spirit:flags></spirit:flags>
                </spirit:defaultFileBuilder>
                <spirit:defaultFileBuilder>
                    <spirit:userFileType>XDC</spirit:userFileType>
                    <spirit:command>add_files</spirit:command>
                    <spirit:flags>-fileset constrs_1 -norecurse</spirit:flags>
                </spirit:defaultFileBuilder>
            </spirit:view>
        </spirit:views>
        <spirit:ports>
            <!-- DRM Bus Clock and Reset -->
            <spirit:port>
                <spirit:name>drm_aclk</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
            <spirit:name>drm_arstn</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <!-- DRM Bus Common Socket -->
            <spirit:port>
            <spirit:name>drm_bus_slave_i_cyc</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
            <spirit:name>drm_bus_slave_i_we</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
            <spirit:name>drm_bus_slave_i_adr</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>drm_bus_slave_i_dat</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>0</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                </spirit:wire>
            </spirit:port>
            <!-- DRM Bus Dedicated Socket -->
            <spirit:port>
                <spirit:name>drm_bus_slave_i_cs</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>drm_bus_slave_o_dat</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>0</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>drm_bus_slave_o_ack</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>drm_bus_slave_o_intr</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>drm_bus_slave_o_sta</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <!-- IP CORE Clock and Reset -->
            <spirit:port>
                <spirit:name>ip_core_aclk</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ip_core_arstn</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <!-- IP CORE Interface -->
            <spirit:port>
                <spirit:name>drm_event</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>drm_arst</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>activation_code_ready</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>demo_mode</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>activation_code</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>127</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                </spirit:wire>
            </spirit:port>
        </spirit:ports>
    </spirit:model>
    <!-- FileSets -->
    <spirit:fileSets>
        <spirit:fileSet>
            <spirit:name>modelsimFileSet</spirit:name>
            <spirit:file>
                <spirit:name>simu/modelsim/drm_all_components.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
                <spirit:logicalName>drm_library</spirit:logicalName>
            </spirit:file>
            <spirit:file>
                <spirit:name>simu/modelsim/drm_license_package.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>simu/modelsim/drm_controller_bfm.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>simu/modelsim/drm_controller_bfm.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_ip_activator_0x1003000e00050001.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_ip_activator_0x1003000e00050001.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_activation_code_package_0x1003000e00050001.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_activation_code_package_0x1003000e00050001.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
        </spirit:fileSet>
        <spirit:fileSet>
            <spirit:name>alteraFileSet</spirit:name>
            <spirit:file>
                <spirit:name>rtl/altera/drm_all_components.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
                <spirit:logicalName>drm_library</spirit:logicalName>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_ip_activator_0x1003000e00050001.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_ip_activator_0x1003000e00050001.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_activation_code_package_0x1003000e00050001.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_activation_code_package_0x1003000e00050001.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
        </spirit:fileSet>
        <spirit:fileSet>
            <spirit:name>xilinxFileSet</spirit:name>
            <spirit:file>
                <spirit:name>rtl/xilinx/drm_all_components.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
                <spirit:logicalName>drm_library</spirit:logicalName>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_ip_activator_0x1003000e00050001.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_ip_activator_0x1003000e00050001.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_activation_code_package_0x1003000e00050001.vhdl</spirit:name>
                <spirit:fileType>vhdlSource</spirit:fileType>
            </spirit:file>
            <spirit:file>
                <spirit:name>rtl/drm_activation_code_package_0x1003000e00050001.v</spirit:name>
                <spirit:fileType>verilogSource</spirit:fileType>
            </spirit:file>
        </spirit:fileSet>
    </spirit:fileSets>
</spirit:component>
