{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610792316425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610792316435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:18:36 2021 " "Processing started: Sat Jan 16 13:18:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610792316435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1610792316435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cross_bar -c cross_bar " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1610792316435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_7_1200mv_85c_slow.vo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_7_1200mv_85c_slow.vo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_7_1200mv_0c_slow.vo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_7_1200mv_0c_slow.vo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_min_1200mv_0c_fast.vo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_min_1200mv_0c_fast.vo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar.vo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar.vo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_7_1200mv_85c_v_slow.sdo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_7_1200mv_85c_v_slow.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318367 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_7_1200mv_0c_v_slow.sdo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_7_1200mv_0c_v_slow.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_min_1200mv_0c_v_fast.sdo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_min_1200mv_0c_v_fast.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cross_bar_v.sdo C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/ simulation " "Generated file cross_bar_v.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GHRelease/TrailTask_Syntacore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610792318514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610792318567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:18:38 2021 " "Processing ended: Sat Jan 16 13:18:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610792318567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610792318567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610792318567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1610792318567 ""}
