

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Sep 24 12:35:46 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ fir                            |     -|  1.63|      102|  1.020e+03|         -|      103|     -|        no|  4 (1%)|  4 (~0%)|  424 (~0%)|  570 (~0%)|    -|
    | + fir_Pipeline_VITIS_LOOP_24_1  |     -|  1.63|      100|  1.000e+03|         -|      100|     -|        no|  4 (1%)|  4 (~0%)|  389 (~0%)|  511 (~0%)|    -|
    |  o VITIS_LOOP_24_1              |     -|  7.30|       98|    980.000|         6|        3|    32|       yes|       -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------+-----+--------+------------+-----+--------+---------+
| + fir                           | 4   |        |            |     |        |         |
|   mul_fu_81_p2                  | -   |        | mul        | add | fabric | 0       |
|  + fir_Pipeline_VITIS_LOOP_24_1 | 4   |        |            |     |        |         |
|    add_ln31_fu_235_p2           | -   |        | add_ln31   | add | fabric | 0       |
|    mul_6s_32s_32_1_1_U2         | 1   |        | mul_ln32   | mul | auto   | 0       |
|    add_ln31_1_fu_316_p2         | -   |        | add_ln31_1 | add | fabric | 0       |
|    mul_6s_32s_32_1_1_U4         | 1   |        | mul_ln32_1 | mul | auto   | 0       |
|    add_ln31_2_fu_336_p2         | -   |        | add_ln31_2 | add | fabric | 0       |
|    add_ln31_4_fu_261_p2         | -   |        | add_ln31_4 | add | fabric | 0       |
|    mul_6s_32s_32_1_1_U3         | 1   |        | mul_ln32_2 | mul | auto   | 0       |
|    add_ln31_3_fu_352_p2         | -   |        | add_ln31_3 | add | fabric | 0       |
|    add_ln27_fu_357_p2           | -   |        | add_ln27   | add | fabric | 0       |
|    mul_6s_32s_32_1_1_U5         | 1   |        | mul_ln32_3 | mul | auto   | 0       |
|    add_ln22_fu_395_p2           | -   |        | add_ln22   | add | fabric | 0       |
|    add_ln22_1_fu_408_p2         | -   |        | add_ln22_1 | add | fabric | 0       |
+---------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+---------------------------------+------+------+--------+-------------------------+---------+------+---------+
| + fir                           | 4    | 0    |        |                         |         |      |         |
|  + fir_Pipeline_VITIS_LOOP_24_1 | 4    | 0    |        |                         |         |      |         |
|    fir_int_int_shift_reg_1_U    | 1    | -    |        | fir_int_int_shift_reg_1 | ram_1p  | auto | 1       |
|    fir_int_int_shift_reg_U      | 2    | -    |        | fir_int_int_shift_reg   | ram_t2p | auto | 1       |
|    fir_int_int_c_U              | 1    | -    |        | fir_int_int_c           | rom_2p  | auto | 1       |
+---------------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+-------------------+
| Type     | Options  | Location          |
+----------+----------+-------------------+
| pipeline | II=3     | fir.cpp:25 in fir |
| unroll   | factor=4 | fir.cpp:26 in fir |
+----------+----------+-------------------+


