# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work ans3 -2002  $dsn/src/TestBench/ans3_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans3.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/ans3.vhd
# Compile Entity "ans3"
# Compile Architecture "ans3" of Entity "ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\ans3_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_ans3 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:35, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg a
wave -noreg b
wave -noreg enter_out
wave -noreg exit_out
wave -noreg in_counter
wave -noreg out_counter
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans3_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans3 
# 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 140569870 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_ans3 testbench_for_ans3
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:36, 19 May, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_ans3 testbench_for_ans3
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:37, 19 May, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_ans3 testbench_for_ans3
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:37, 19 May, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work ans3 -2002  $dsn/src/TestBench/ans3_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans3.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/ans3.vhd
# Compile Entity "ans3"
# Compile Architecture "ans3" of Entity "ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ans3_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ans3 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:39, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg a
wave -noreg b
wave -noreg enter_out
wave -noreg exit_out
wave -noreg in_counter
wave -noreg out_counter
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans3_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans3 
# 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 104583965 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work ans3 -2002  $dsn/src/TestBench/ans3_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans3.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/ans3.vhd
# Compile Entity "ans3"
# Compile Architecture "ans3" of Entity "ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ans3_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ans3 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:40, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg a
wave -noreg b
wave -noreg enter_out
wave -noreg exit_out
wave -noreg in_counter
wave -noreg out_counter
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans3_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans3 
# 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 115998455 ns
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\ans3.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/ans3.vhd
# Compile Entity "ans3"
# Compile Architecture "ans3" of Entity "ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ans3_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.3/ans3/src/TestBench/ans3_TB.vhd
# Compile Entity "ans3_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans3_tb"
# Compile Configuration "TESTBENCH_FOR_ans3"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ans3 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6596 kB (elbread=427 elab2=6030 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.3\ans3\src\wave.asdb
#  08:41, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg a
wave -noreg b
wave -noreg enter_out
wave -noreg exit_out
wave -noreg in_counter
wave -noreg out_counter
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans3_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans3 
# 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.3/ans3/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 483266865 ns
# VSIM: Simulation has finished.
