# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../LogAn_v2.srcs/sources_1/ip/clk_wiz_1" \
"sym_top_func_impl.v" \
"../../../../../LogAn_v2.srcs/sources_1/new/timer1.v" \
"../../../../../LogAn_v2.srcs/sim_1/new/sym_top.v" \

# Do not sort compile order
nosort
