{
  "module_name": "sym_defs.h",
  "hash_id": "1d9d66de17d7ecd118a196bc2bcd2951af37b410bc8f2d3386e5534e402746e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/sym53c8xx_2/sym_defs.h",
  "human_readable_source": " \n \n\n#ifndef SYM_DEFS_H\n#define SYM_DEFS_H\n\n#define SYM_VERSION \"2.2.3\"\n#define SYM_DRIVER_NAME\t\"sym-\" SYM_VERSION\n\n \nstruct sym_chip {\n\tu_short\tdevice_id;\n\tu_short\trevision_id;\n\tchar\t*name;\n\tu_char\tburst_max;\t \n\tu_char\toffset_max;\n\tu_char\tnr_divisor;\n\tu_char\tlp_probe_bit;\n\tu_int\tfeatures;\n#define FE_LED0\t\t(1<<0)\n#define FE_WIDE\t\t(1<<1)     \n#define FE_ULTRA\t(1<<2)\t   \n#define FE_ULTRA2\t(1<<3)\t   \n#define FE_DBLR\t\t(1<<4)\t   \n#define FE_QUAD\t\t(1<<5)\t   \n#define FE_ERL\t\t(1<<6)     \n#define FE_CLSE\t\t(1<<7)     \n#define FE_WRIE\t\t(1<<8)     \n#define FE_ERMP\t\t(1<<9)     \n#define FE_BOF\t\t(1<<10)    \n#define FE_DFS\t\t(1<<11)    \n#define FE_PFEN\t\t(1<<12)    \n#define FE_LDSTR\t(1<<13)    \n#define FE_RAM\t\t(1<<14)    \n#define FE_VARCLK\t(1<<15)    \n#define FE_RAM8K\t(1<<16)    \n#define FE_64BIT\t(1<<17)    \n#define FE_IO256\t(1<<18)    \n#define FE_NOPM\t\t(1<<19)    \n#define FE_LEDC\t\t(1<<20)    \n#define FE_ULTRA3\t(1<<21)\t   \n#define FE_66MHZ\t(1<<22)\t   \n#define FE_CRC\t\t(1<<23)\t   \n#define FE_DIFF\t\t(1<<24)\t   \n#define FE_DFBC\t\t(1<<25)\t   \n#define FE_LCKFRQ\t(1<<26)\t   \n#define FE_C10\t\t(1<<27)\t   \n#define FE_U3EN\t\t(1<<28)\t   \n#define FE_DAC\t\t(1<<29)\t   \n#define FE_ISTAT1 \t(1<<30)    \n\n#define FE_CACHE_SET\t(FE_ERL|FE_CLSE|FE_WRIE|FE_ERMP)\n#define FE_CACHE0_SET\t(FE_CACHE_SET & ~FE_ERL)\n};\n\n \nstruct sym_reg {\n   u8\tnc_scntl0;\t \n\n   u8\tnc_scntl1;\t \n        #define   ISCON   0x10   \n        #define   CRST    0x08   \n        #define   IARB    0x02   \n\n   u8\tnc_scntl2;\t \n\t#define   SDU     0x80   \n\t#define   CHM     0x40   \n\t#define   WSS     0x08   \n\t#define   WSR     0x01   \n\n   u8\tnc_scntl3;\t \n\t#define   EWS     0x08   \n\t#define   ULTRA   0x80   \n\t\t\t\t \n\n   u8\tnc_scid;\t \n\t#define   RRE     0x40   \n\t#define   SRE     0x20   \n\n   u8\tnc_sxfer;\t \n\t\t\t\t \n\n   u8\tnc_sdid;\t \n\n   u8\tnc_gpreg;\t \n\n   u8\tnc_sfbr;\t \n\n   u8\tnc_socl;\n\t#define   CREQ\t  0x80\t \n\t#define   CACK\t  0x40\t \n\t#define   CBSY\t  0x20\t \n\t#define   CSEL\t  0x10\t \n\t#define   CATN\t  0x08\t \n\t#define   CMSG\t  0x04\t \n\t#define   CC_D\t  0x02\t \n\t#define   CI_O\t  0x01\t \n\n   u8\tnc_ssid;\n\n   u8\tnc_sbcl;\n\n   u8\tnc_dstat;\n        #define   DFE     0x80   \n        #define   MDPE    0x40   \n        #define   BF      0x20   \n        #define   ABRT    0x10   \n        #define   SSI     0x08   \n        #define   SIR     0x04   \n        #define   IID     0x01   \n\n   u8\tnc_sstat0;\n        #define   ILF     0x80   \n        #define   ORF     0x40   \n        #define   OLF     0x20   \n        #define   AIP     0x10   \n        #define   LOA     0x08   \n        #define   WOA     0x04   \n        #define   IRST    0x02   \n        #define   SDP     0x01   \n\n   u8\tnc_sstat1;\n\t#define   FF3210  0xf0\t \n\n   u8\tnc_sstat2;\n        #define   ILF1    0x80   \n        #define   ORF1    0x40   \n        #define   OLF1    0x20   \n        #define   DM      0x04   \n        #define   LDSC    0x02   \n\n   u8\tnc_dsa;\t\t \n   u8\tnc_dsa1;\n   u8\tnc_dsa2;\n   u8\tnc_dsa3;\n\n   u8\tnc_istat;\t \n        #define   CABRT   0x80   \n        #define   SRST    0x40   \n        #define   SIGP    0x20   \n        #define   SEM     0x10   \n        #define   CON     0x08   \n        #define   INTF    0x04   \n        #define   SIP     0x02   \n        #define   DIP     0x01   \n\n   u8\tnc_istat1;\t \n        #define   FLSH    0x04   \n        #define   SCRUN   0x02   \n        #define   SIRQD   0x01   \n\n   u8\tnc_mbox0;\t \n   u8\tnc_mbox1;\t \n\n \tu8\tnc_ctest0;\n   u8\tnc_ctest1;\n\n   u8\tnc_ctest2;\n\t#define   CSIGP   0x40\n\t\t\t\t \n\n   u8\tnc_ctest3;\n\t#define   FLF     0x08   \n\t#define   CLF\t  0x04\t \n\t#define   FM      0x02   \n\t#define   WRIE    0x01   \n\t\t\t\t \n\n   u32\tnc_temp;\t \n\n \tu8\tnc_dfifo;\n   u8\tnc_ctest4;\n\t#define   BDIS    0x80   \n\t#define   MPEE    0x08   \n\n   u8\tnc_ctest5;\n\t#define   DFS     0x20   \n\t\t\t\t \n\n   u8\tnc_ctest6;\n\n   u32\tnc_dbc;\t\t \n   u32\tnc_dnad;\t \n   u32\tnc_dsp;\t\t \n   u32\tnc_dsps;\t \n\n   u8\tnc_scratcha;\t \n   u8\tnc_scratcha1;\n   u8\tnc_scratcha2;\n   u8\tnc_scratcha3;\n\n   u8\tnc_dmode;\n\t#define   BL_2    0x80   \n\t#define   BL_1    0x40   \n\t#define   ERL     0x08   \n\t#define   ERMP    0x04   \n\t#define   BOF     0x02   \n\n   u8\tnc_dien;\n   u8\tnc_sbr;\n\n   u8\tnc_dcntl;\t \n\t#define   CLSE    0x80   \n\t#define   PFF     0x40   \n\t#define   PFEN    0x20   \n\t#define   SSM     0x10   \n\t#define   IRQM    0x08   \n\t#define   STD     0x04   \n\t#define   IRQD    0x02   \n \t#define\t  NOCOM   0x01\t \n\t\t\t\t \n\n   u32\tnc_adder;\n\n   u16\tnc_sien;\t \n   u16\tnc_sist;\t \n        #define   SBMC    0x1000 \n        #define   STO     0x0400 \n        #define   GEN     0x0200 \n        #define   HTH     0x0100 \n        #define   MA      0x80   \n        #define   CMP     0x40   \n        #define   SEL     0x20   \n        #define   RSL     0x10   \n        #define   SGE     0x08   \n        #define   UDC     0x04   \n        #define   RST     0x02   \n        #define   PAR     0x01   \n\n   u8\tnc_slpar;\n   u8\tnc_swide;\n   u8\tnc_macntl;\n   u8\tnc_gpcntl;\n   u8\tnc_stime0;\t \n   u8\tnc_stime1;\t \n   u16\tnc_respid;\t \n\n   u8\tnc_stest0;\n\n   u8\tnc_stest1;\n\t#define   SCLK    0x80\t \n\t#define   DBLEN   0x08\t \n\t#define   DBLSEL  0x04\t \n  \n\n   u8\tnc_stest2;\n\t#define   ROF     0x40\t \n\t#define   EXT     0x02   \n\n   u8\tnc_stest3;\n\t#define   TE     0x80\t \n\t#define   HSC    0x20\t \n\t#define   CSF    0x02\t \n\n   u16\tnc_sidl;\t \n   u8\tnc_stest4;\n\t#define   SMODE  0xc0\t \n\t#define    SMODE_HVD 0x40\t \n\t#define    SMODE_SE  0x80\t \n\t#define    SMODE_LVD 0xc0\t \n\t#define   LCKFRQ 0x20\t \n\t\t\t\t \n\n   u8\tnc_53_;\n   u16\tnc_sodl;\t \n \tu8\tnc_ccntl0;\t \n\t#define   ENPMJ  0x80\t \n\t#define   PMJCTL 0x40\t \n\t#define   ENNDJ  0x20\t \n\t#define   DISFC  0x10\t \n\t#define   DILS   0x02\t \n\t#define   DPR    0x01\t \n\n \tu8\tnc_ccntl1;\t \n\t#define   ZMOD   0x80\t \n\t#define   DDAC   0x08\t \n\t#define   XTIMOD 0x04\t \n\t#define   EXTIBMV 0x02\t \n\t#define   EXDBMV 0x01\t \n\n   u16\tnc_sbdl;\t \n   u16\tnc_5a_;\n\n   u8\tnc_scr0;\t \n   u8\tnc_scr1;\n   u8\tnc_scr2;\n   u8\tnc_scr3;\n\n   u8\tnc_scrx[64];\t \n \tu32\tnc_mmrs;\t \n \tu32\tnc_mmws;\t \n \tu32\tnc_sfs;\t\t \n \tu32\tnc_drs;\t\t \n \tu32\tnc_sbms;\t \n \tu32\tnc_dbms;\t \n \tu32\tnc_dnad64;\t \n \tu16\tnc_scntl4;\t \n\t#define   U3EN    0x80\t \n\t#define   AIPCKEN 0x40   \n\t\t\t\t \n\t#define   XCLKH_DT 0x08  \n\t#define   XCLKH_ST 0x04  \n\t#define   XCLKS_DT 0x02  \n\t#define   XCLKS_ST 0x01  \n \tu8\tnc_aipcntl0;\t \n \tu8\tnc_aipcntl1;\t \n\t#define DISAIP  0x08\t \n \tu32\tnc_pmjad1;\t \n \tu32\tnc_pmjad2;\t \n \tu8\tnc_rbc;\t\t \n \tu8\tnc_rbc1;\n \tu8\tnc_rbc2;\n \tu8\tnc_rbc3;\n\n \tu8\tnc_ua;\t\t \n \tu8\tnc_ua1;\n \tu8\tnc_ua2;\n \tu8\tnc_ua3;\n \tu32\tnc_esa;\t\t \n \tu8\tnc_ia;\t\t \n \tu8\tnc_ia1;\n \tu8\tnc_ia2;\n \tu8\tnc_ia3;\n \tu32\tnc_sbc;\t\t \n \tu32\tnc_csbc;\t \n                                 \n \tu16    nc_crcpad;\t \n \tu8     nc_crccntl0;\t \n\t#define   SNDCRC  0x10\t \n \tu8     nc_crccntl1;\t \n \tu32    nc_crcdata;\t \n \tu32    nc_e8_;\n \tu32    nc_ec_;\n \tu16    nc_dfbc;\t\t  \n};\n\n \n\n#define REGJ(p,r) (offsetof(struct sym_reg, p ## r))\n#define REG(r) REGJ (nc_, r)\n\n \n\n#define\tSCR_DATA_OUT\t0x00000000\n#define\tSCR_DATA_IN\t0x01000000\n#define\tSCR_COMMAND\t0x02000000\n#define\tSCR_STATUS\t0x03000000\n#define\tSCR_DT_DATA_OUT\t0x04000000\n#define\tSCR_DT_DATA_IN\t0x05000000\n#define SCR_MSG_OUT\t0x06000000\n#define SCR_MSG_IN      0x07000000\n \n#define SCR_ILG_OUT\t0x04000000\n#define SCR_ILG_IN\t0x05000000\n\n \n\n#define OPC_MOVE          0x08000000\n\n#define SCR_MOVE_ABS(l) ((0x00000000 | OPC_MOVE) | (l))\n \n#define SCR_MOVE_TBL     (0x10000000 | OPC_MOVE)\n\n#define SCR_CHMOV_ABS(l) ((0x00000000) | (l))\n \n#define SCR_CHMOV_TBL     (0x10000000)\n\n#ifdef SYM_CONF_TARGET_ROLE_SUPPORT\n \n\n#define OPC_TCHMOVE        0x08000000\n\n#define SCR_TCHMOVE_ABS(l) ((0x20000000 | OPC_TCHMOVE) | (l))\n#define SCR_TCHMOVE_TBL     (0x30000000 | OPC_TCHMOVE)\n\n#define SCR_TMOV_ABS(l)    ((0x20000000) | (l))\n#define SCR_TMOV_TBL        (0x30000000)\n#endif\n\nstruct sym_tblmove {\n        u32  size;\n        u32  addr;\n};\n\n \n\n#define\tSCR_SEL_ABS\t0x40000000\n#define\tSCR_SEL_ABS_ATN\t0x41000000\n#define\tSCR_SEL_TBL\t0x42000000\n#define\tSCR_SEL_TBL_ATN\t0x43000000\n\n#ifdef SYM_CONF_TARGET_ROLE_SUPPORT\n#define\tSCR_RESEL_ABS     0x40000000\n#define\tSCR_RESEL_ABS_ATN 0x41000000\n#define\tSCR_RESEL_TBL     0x42000000\n#define\tSCR_RESEL_TBL_ATN 0x43000000\n#endif\n\nstruct sym_tblsel {\n        u_char  sel_scntl4;\t \n        u_char  sel_sxfer;\n        u_char  sel_id;\n        u_char  sel_scntl3;\n};\n\n#define SCR_JMP_REL     0x04000000\n#define SCR_ID(id)\t(((u32)(id)) << 16)\n\n \n\n#define\tSCR_WAIT_DISC\t0x48000000\n#define SCR_WAIT_RESEL  0x50000000\n\n#ifdef SYM_CONF_TARGET_ROLE_SUPPORT\n#define\tSCR_DISCONNECT\t0x48000000\n#endif\n\n \n\n#define SCR_SET(f)     (0x58000000 | (f))\n#define SCR_CLR(f)     (0x60000000 | (f))\n\n#define\tSCR_CARRY\t0x00000400\n#define\tSCR_TRG\t\t0x00000200\n#define\tSCR_ACK\t\t0x00000040\n#define\tSCR_ATN\t\t0x00000008\n\n\n \n\n#define SCR_NO_FLUSH 0x01000000\n\n#define SCR_COPY(n) (0xc0000000 | SCR_NO_FLUSH | (n))\n#define SCR_COPY_F(n) (0xc0000000 | (n))\n\n \n\n#define SCR_REG_OFS(ofs) ((((ofs) & 0x7f) << 16ul) + ((ofs) & 0x80)) \n\n#define SCR_SFBR_REG(reg,op,data) \\\n        (0x68000000 | (SCR_REG_OFS(REG(reg))) | (op) | (((data)&0xff)<<8ul))\n\n#define SCR_REG_SFBR(reg,op,data) \\\n        (0x70000000 | (SCR_REG_OFS(REG(reg))) | (op) | (((data)&0xff)<<8ul))\n\n#define SCR_REG_REG(reg,op,data) \\\n        (0x78000000 | (SCR_REG_OFS(REG(reg))) | (op) | (((data)&0xff)<<8ul))\n\n\n#define      SCR_LOAD   0x00000000\n#define      SCR_SHL    0x01000000\n#define      SCR_OR     0x02000000\n#define      SCR_XOR    0x03000000\n#define      SCR_AND    0x04000000\n#define      SCR_SHR    0x05000000\n#define      SCR_ADD    0x06000000\n#define      SCR_ADDC   0x07000000\n\n#define      SCR_SFBR_DATA   (0x00800000>>8ul)\t \n\n \n\n#define\tSCR_FROM_REG(reg) \\\n\tSCR_REG_SFBR(reg,SCR_OR,0)\n\n#define\tSCR_TO_REG(reg) \\\n\tSCR_SFBR_REG(reg,SCR_OR,0)\n\n#define\tSCR_LOAD_REG(reg,data) \\\n\tSCR_REG_REG(reg,SCR_LOAD,data)\n\n#define SCR_LOAD_SFBR(data) \\\n        (SCR_REG_SFBR (gpreg, SCR_LOAD, data))\n\n \n\n#define SCR_REG_OFS2(ofs) (((ofs) & 0xff) << 16ul)\n#define SCR_NO_FLUSH2\t0x02000000\n#define SCR_DSA_REL2\t0x10000000\n\n#define SCR_LOAD_R(reg, how, n) \\\n        (0xe1000000 | how | (SCR_REG_OFS2(REG(reg))) | (n))\n\n#define SCR_STORE_R(reg, how, n) \\\n        (0xe0000000 | how | (SCR_REG_OFS2(REG(reg))) | (n))\n\n#define SCR_LOAD_ABS(reg, n)\tSCR_LOAD_R(reg, SCR_NO_FLUSH2, n)\n#define SCR_LOAD_REL(reg, n)\tSCR_LOAD_R(reg, SCR_NO_FLUSH2|SCR_DSA_REL2, n)\n#define SCR_LOAD_ABS_F(reg, n)\tSCR_LOAD_R(reg, 0, n)\n#define SCR_LOAD_REL_F(reg, n)\tSCR_LOAD_R(reg, SCR_DSA_REL2, n)\n\n#define SCR_STORE_ABS(reg, n)\tSCR_STORE_R(reg, SCR_NO_FLUSH2, n)\n#define SCR_STORE_REL(reg, n)\tSCR_STORE_R(reg, SCR_NO_FLUSH2|SCR_DSA_REL2,n)\n#define SCR_STORE_ABS_F(reg, n)\tSCR_STORE_R(reg, 0, n)\n#define SCR_STORE_REL_F(reg, n)\tSCR_STORE_R(reg, SCR_DSA_REL2, n)\n\n\n \n\n#define SCR_NO_OP       0x80000000\n#define SCR_JUMP        0x80080000\n#define SCR_JUMP64      0x80480000\n#define SCR_JUMPR       0x80880000\n#define SCR_CALL        0x88080000\n#define SCR_CALLR       0x88880000\n#define SCR_RETURN      0x90080000\n#define SCR_INT         0x98080000\n#define SCR_INT_FLY     0x98180000\n\n#define IFFALSE(arg)   (0x00080000 | (arg))\n#define IFTRUE(arg)    (0x00000000 | (arg))\n\n#define WHEN(phase)    (0x00030000 | (phase))\n#define IF(phase)      (0x00020000 | (phase))\n\n#define DATA(D)        (0x00040000 | ((D) & 0xff))\n#define MASK(D,M)      (0x00040000 | (((M ^ 0xff) & 0xff) << 8ul)|((D) & 0xff))\n\n#define CARRYSET       (0x00200000)\n\n \n\n \n\n#define\tM_COMPLETE\tCOMMAND_COMPLETE\n#define\tM_EXTENDED\tEXTENDED_MESSAGE\n#define\tM_SAVE_DP\tSAVE_POINTERS\n#define\tM_RESTORE_DP\tRESTORE_POINTERS\n#define\tM_DISCONNECT\tDISCONNECT\n#define\tM_ID_ERROR\tINITIATOR_ERROR\n#define\tM_ABORT\t\tABORT_TASK_SET\n#define\tM_REJECT\tMESSAGE_REJECT\n#define\tM_NOOP\t\tNOP\n#define\tM_PARITY\tMSG_PARITY_ERROR\n#define\tM_LCOMPLETE\tLINKED_CMD_COMPLETE\n#define\tM_FCOMPLETE\tLINKED_FLG_CMD_COMPLETE\n#define\tM_RESET\t\tTARGET_RESET\n#define\tM_ABORT_TAG\tABORT_TASK\n#define\tM_CLEAR_QUEUE\tCLEAR_TASK_SET\n#define\tM_INIT_REC\tINITIATE_RECOVERY\n#define\tM_REL_REC\tRELEASE_RECOVERY\n#define\tM_TERMINATE\t(0x11)\n#define\tM_SIMPLE_TAG\tSIMPLE_QUEUE_TAG\n#define\tM_HEAD_TAG\tHEAD_OF_QUEUE_TAG\n#define\tM_ORDERED_TAG\tORDERED_QUEUE_TAG\n#define\tM_IGN_RESIDUE\tIGNORE_WIDE_RESIDUE\n\n#define\tM_X_MODIFY_DP\tEXTENDED_MODIFY_DATA_POINTER\n#define\tM_X_SYNC_REQ\tEXTENDED_SDTR\n#define\tM_X_WIDE_REQ\tEXTENDED_WDTR\n#define\tM_X_PPR_REQ\tEXTENDED_PPR\n\n \n#define\tPPR_OPT_IU\t(0x01)\n#define\tPPR_OPT_DT\t(0x02)\n#define\tPPR_OPT_QAS\t(0x04)\n#define PPR_OPT_MASK\t(0x07)\n\n \n\n#define\tS_GOOD\t\tSAM_STAT_GOOD\n#define\tS_CHECK_COND\tSAM_STAT_CHECK_CONDITION\n#define\tS_COND_MET\tSAM_STAT_CONDITION_MET\n#define\tS_BUSY\t\tSAM_STAT_BUSY\n#define\tS_INT\t\tSAM_STAT_INTERMEDIATE\n#define\tS_INT_COND_MET\tSAM_STAT_INTERMEDIATE_CONDITION_MET\n#define\tS_CONFLICT\tSAM_STAT_RESERVATION_CONFLICT\n#define\tS_TERMINATED\tSAM_STAT_COMMAND_TERMINATED\n#define\tS_QUEUE_FULL\tSAM_STAT_TASK_SET_FULL\n#define\tS_ILLEGAL\t(0xff)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}