Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 29 11:06:25 2018
| Host         : owner running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+---------------+------------------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG |               |                              |                2 |              2 |
|  clk_div1/CLK         |               |                              |                2 |              3 |
|  clk_div2/r_reg[1]    | mfr/p_0_in[6] | rst_IBUF                     |                1 |              4 |
|  clk_div2/r_reg[1]    | mfr/p_0_in[0] | rst_IBUF                     |                1 |              4 |
|  clk_100MHz_IBUF_BUFG |               | clk_div2/count0_carry__1_n_1 |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |               | clk_div1/clear               |                8 |             32 |
+-----------------------+---------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


