Loading plugins phase: Elapsed time ==> 0s.202ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -d CY8C3246PVI-147 -s J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.761ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  peaberry.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -dcpsoc3 peaberry.v -verilog
======================================================================

======================================================================
Compiling:  peaberry.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -dcpsoc3 peaberry.v -verilog
======================================================================

======================================================================
Compiling:  peaberry.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -dcpsoc3 -verilog peaberry.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 22 22:07:14 2015


======================================================================
Compiling:  peaberry.v
Program  :   vpp
Options  :    -yv2 -q10 peaberry.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 22 22:07:14 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\SyncSOF\SyncSOF.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'peaberry.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 346, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 348, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 350, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 371, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 371, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 372, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 372, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 373, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 373, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 374, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v (line 374, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v (line 39, col 38):  Note: Substituting module 'add_vv_vv' for '+'.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v (line 40, col 38):  Note: Substituting module 'add_vv_vv' for '+'.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v (line 58, col 46):  Note: Substituting module 'add_vv_vv' for '+'.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v (line 58, col 68):  Note: Substituting module 'add_vv_vv' for '+'.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v (line 58, col 81):  Note: Substituting module 'add_vv_vv' for '+'.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\SyncSOF\SyncSOF.v (line 93, col 39):  Note: Substituting module 'add_vi_vv' for '+'.
J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\SyncSOF\SyncSOF.v (line 101, col 34):  Note: Substituting module 'cmp_vv_vv' for '/='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  peaberry.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -dcpsoc3 -verilog peaberry.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 22 22:07:14 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\codegentemp\peaberry.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\codegentemp\peaberry.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\SyncSOF\SyncSOF.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  peaberry.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -dcpsoc3 -verilog peaberry.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 22 22:07:15 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\codegentemp\peaberry.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\codegentemp\peaberry.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2S_v2_60\bI2S_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\FracN\FracN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\SyncSOF\SyncSOF.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBFS:EP17_DMA_Done_SR:status_7\
	\USBFS:EP8_DMA_Done_SR:status_7\
	\USBFS:Net_1499\
	\USBFS:Net_1561\
	\I2C:udb_clk\
	Net_7572
	\I2C:Net_1187\
	Net_7573
	\I2C:Net_1188\
	\I2C:timeout_clk\
	Net_7578
	\I2C:Net_1191\
	Net_7577
	Net_7576
	\I2S:bI2S:dyn_data_width_1\
	\I2S:bI2S:dyn_data_width_0\
	\I2S:bI2S:tx_stereo_data\
	\I2S:bI2S:rx_stereo_data\
	\I2S:bI2S:data_trunc\
	Net_7584
	\I2S:tx_drq1_0\
	Net_7583
	\I2S:rx_drq1_0\
	\I2S:Net_1_1\
	\I2S:rx_line_1\
	\I2S:Net_1_2\
	\I2S:rx_line_2\
	\I2S:Net_1_3\
	\I2S:rx_line_3\
	\I2S:Net_1_4\
	\I2S:rx_line_4\
	\I2S:sdo_4\
	\I2S:sdo_3\
	\I2S:sdo_2\
	\I2S:sdo_1\
	\I2S:rx_dma0_4\
	\I2S:rx_dma0_3\
	\I2S:rx_dma0_2\
	\I2S:rx_dma0_1\
	\I2S:rx_dma1_4\
	\I2S:rx_dma1_3\
	\I2S:rx_dma1_2\
	\I2S:rx_dma1_1\
	Net_8303_0
	\I2S:tx_dma0_4\
	\I2S:tx_dma0_3\
	\I2S:tx_dma0_2\
	\I2S:tx_dma0_1\
	\I2S:tx_dma1_4\
	\I2S:tx_dma1_3\
	\I2S:tx_dma1_2\
	\I2S:tx_dma1_1\
	Net_8304_0
	\I2S:clip_4\
	\I2S:clip_3\
	\I2S:clip_2\
	\I2S:clip_1\
	Net_8305_0
	\FracN:MODULE_1:g1:a0:g0:u0:switch\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_15\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_15\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_14\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_13\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_12\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_11\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_10\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_9\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\FracN:MODULE_1:g1:a0:g0:u0:c(0)_0\
	\FracN:MODULE_1:g1:a0:g0:u0:c(1)_0\
	\FracN:MODULE_1:g1:a0:g0:u0:cout\
	\FracN:MODULE_1:g1:a0:g0:u0:aov\
	\FracN:MODULE_1:g1:a0:g0:u0:bov\
	\FracN:MODULE_1:g1:a0:g0:u0:sov\
	\FracN:MODULE_1:g1:a0:g0:u0:overflow\
	\FracN:MODULE_2:g1:a0:g0:u0:switch\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_15\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_15\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_14\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_13\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_12\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_11\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_10\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_9\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\FracN:MODULE_2:g1:a0:g0:u0:c(0)_0\
	\FracN:MODULE_2:g1:a0:g0:u0:c(1)_0\
	\FracN:MODULE_2:g1:a0:g0:u0:cout\
	\FracN:MODULE_2:g1:a0:g0:u0:aov\
	\FracN:MODULE_2:g1:a0:g0:u0:bov\
	\FracN:MODULE_2:g1:a0:g0:u0:sov\
	\FracN:MODULE_2:g1:a0:g0:u0:overflow\
	\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_7\
	\FracN:MODULE_4:g1:a0:g0:u0:switch\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\FracN:MODULE_4:g1:a0:g0:u0:c(0)_0\
	\FracN:MODULE_4:g1:a0:g0:u0:c(1)_0\
	\FracN:MODULE_4:g1:a0:g0:u0:cout\
	\FracN:MODULE_4:g1:a0:g0:u0:aov\
	\FracN:MODULE_4:g1:a0:g0:u0:bov\
	\FracN:MODULE_4:g1:a0:g0:u0:sov\
	\FracN:MODULE_4:g1:a0:g0:u0:overflow\
	\FracN:MODULE_5:g1:a0:s_7\
	\FracN:MODULE_5:g1:a0:g0:u0:switch\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_7\
	\FracN:MODULE_5:g1:a0:g0:u0:c(0)_0\
	\FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_7\
	\FracN:MODULE_5:g1:a0:g0:u0:c(1)_0\
	\FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_7\
	\FracN:MODULE_5:g1:a0:g0:u0:cout\
	\FracN:MODULE_5:g1:a0:g0:u0:aov\
	\FracN:MODULE_5:g1:a0:g0:u0:bov\
	\FracN:MODULE_5:g1:a0:g0:u0:sov\
	\FracN:MODULE_5:g1:a0:g0:u0:overflow\
	\SyncSOF:MODULE_6:b_31\
	\SyncSOF:MODULE_6:b_30\
	\SyncSOF:MODULE_6:b_29\
	\SyncSOF:MODULE_6:b_28\
	\SyncSOF:MODULE_6:b_27\
	\SyncSOF:MODULE_6:b_26\
	\SyncSOF:MODULE_6:b_25\
	\SyncSOF:MODULE_6:b_24\
	\SyncSOF:MODULE_6:b_23\
	\SyncSOF:MODULE_6:b_22\
	\SyncSOF:MODULE_6:b_21\
	\SyncSOF:MODULE_6:b_20\
	\SyncSOF:MODULE_6:b_19\
	\SyncSOF:MODULE_6:b_18\
	\SyncSOF:MODULE_6:b_17\
	\SyncSOF:MODULE_6:b_16\
	\SyncSOF:MODULE_6:b_15\
	\SyncSOF:MODULE_6:b_14\
	\SyncSOF:MODULE_6:b_13\
	\SyncSOF:MODULE_6:b_12\
	\SyncSOF:MODULE_6:b_11\
	\SyncSOF:MODULE_6:b_10\
	\SyncSOF:MODULE_6:b_9\
	\SyncSOF:MODULE_6:b_8\
	\SyncSOF:MODULE_6:b_7\
	\SyncSOF:MODULE_6:b_6\
	\SyncSOF:MODULE_6:b_5\
	\SyncSOF:MODULE_6:b_4\
	\SyncSOF:MODULE_6:b_3\
	\SyncSOF:MODULE_6:b_2\
	\SyncSOF:MODULE_6:b_1\
	\SyncSOF:MODULE_6:b_0\
	\SyncSOF:MODULE_6:g2:a0:a_31\
	\SyncSOF:MODULE_6:g2:a0:a_30\
	\SyncSOF:MODULE_6:g2:a0:a_29\
	\SyncSOF:MODULE_6:g2:a0:a_28\
	\SyncSOF:MODULE_6:g2:a0:a_27\
	\SyncSOF:MODULE_6:g2:a0:a_26\
	\SyncSOF:MODULE_6:g2:a0:a_25\
	\SyncSOF:MODULE_6:g2:a0:a_24\
	\SyncSOF:MODULE_6:g2:a0:b_31\
	\SyncSOF:MODULE_6:g2:a0:b_30\
	\SyncSOF:MODULE_6:g2:a0:b_29\
	\SyncSOF:MODULE_6:g2:a0:b_28\
	\SyncSOF:MODULE_6:g2:a0:b_27\
	\SyncSOF:MODULE_6:g2:a0:b_26\
	\SyncSOF:MODULE_6:g2:a0:b_25\
	\SyncSOF:MODULE_6:g2:a0:b_24\
	\SyncSOF:MODULE_6:g2:a0:b_23\
	\SyncSOF:MODULE_6:g2:a0:b_22\
	\SyncSOF:MODULE_6:g2:a0:b_21\
	\SyncSOF:MODULE_6:g2:a0:b_20\
	\SyncSOF:MODULE_6:g2:a0:b_19\
	\SyncSOF:MODULE_6:g2:a0:b_18\
	\SyncSOF:MODULE_6:g2:a0:b_17\
	\SyncSOF:MODULE_6:g2:a0:b_16\
	\SyncSOF:MODULE_6:g2:a0:b_15\
	\SyncSOF:MODULE_6:g2:a0:b_14\
	\SyncSOF:MODULE_6:g2:a0:b_13\
	\SyncSOF:MODULE_6:g2:a0:b_12\
	\SyncSOF:MODULE_6:g2:a0:b_11\
	\SyncSOF:MODULE_6:g2:a0:b_10\
	\SyncSOF:MODULE_6:g2:a0:b_9\
	\SyncSOF:MODULE_6:g2:a0:b_8\
	\SyncSOF:MODULE_6:g2:a0:b_7\
	\SyncSOF:MODULE_6:g2:a0:b_6\
	\SyncSOF:MODULE_6:g2:a0:b_5\
	\SyncSOF:MODULE_6:g2:a0:b_4\
	\SyncSOF:MODULE_6:g2:a0:b_3\
	\SyncSOF:MODULE_6:g2:a0:b_2\
	\SyncSOF:MODULE_6:g2:a0:b_1\
	\SyncSOF:MODULE_6:g2:a0:b_0\
	\SyncSOF:MODULE_6:g2:a0:s_31\
	\SyncSOF:MODULE_6:g2:a0:s_30\
	\SyncSOF:MODULE_6:g2:a0:s_29\
	\SyncSOF:MODULE_6:g2:a0:s_28\
	\SyncSOF:MODULE_6:g2:a0:s_27\
	\SyncSOF:MODULE_6:g2:a0:s_26\
	\SyncSOF:MODULE_6:g2:a0:s_25\
	\SyncSOF:MODULE_6:g2:a0:s_24\
	\SyncSOF:MODULE_6:g2:a0:s_23\
	\SyncSOF:MODULE_6:g2:a0:s_22\
	\SyncSOF:MODULE_6:g2:a0:s_21\
	\SyncSOF:MODULE_6:g2:a0:s_20\
	\SyncSOF:MODULE_6:g2:a0:s_19\
	\SyncSOF:MODULE_6:g2:a0:s_18\
	\SyncSOF:MODULE_6:g2:a0:s_17\
	\SyncSOF:MODULE_6:g2:a0:s_16\
	\SyncSOF:MODULE_6:g2:a0:s_15\
	\SyncSOF:MODULE_6:g2:a0:s_14\
	\SyncSOF:MODULE_6:g2:a0:s_13\
	\SyncSOF:MODULE_6:g2:a0:s_12\
	\SyncSOF:MODULE_6:g2:a0:s_11\
	\SyncSOF:MODULE_6:g2:a0:s_10\
	\SyncSOF:MODULE_6:g2:a0:s_9\
	\SyncSOF:MODULE_6:g2:a0:s_8\
	\SyncSOF:MODULE_6:g2:a0:s_7\
	\SyncSOF:MODULE_6:g2:a0:s_6\
	\SyncSOF:MODULE_6:g2:a0:s_5\
	\SyncSOF:MODULE_6:g2:a0:s_4\
	\SyncSOF:MODULE_6:g2:a0:s_3\
	\SyncSOF:MODULE_6:g2:a0:s_2\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:albi_1\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:agbi_1\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:lt_0\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:gt_0\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:lti_0\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:gti_0\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:albi_0\
	\SyncSOF:MODULE_7:g1:a0:gx:u0:agbi_0\
	\SyncSOF:MODULE_7:g1:a0:xeq\
	\SyncSOF:MODULE_7:g1:a0:xlt\
	\SyncSOF:MODULE_7:g1:a0:xlte\
	\SyncSOF:MODULE_7:g1:a0:xgt\
	\SyncSOF:MODULE_7:g1:a0:xgte\
	\SyncSOF:MODULE_7:lt\
	\SyncSOF:MODULE_7:eq\
	\SyncSOF:MODULE_7:gt\
	\SyncSOF:MODULE_7:gte\
	\SyncSOF:MODULE_7:lte\
	Net_8941
	Net_8942
	Net_8943
	Net_8944
	Net_8945
	Net_8946
	Net_8947
	Net_8934
	Net_8939
	Net_8928
	Net_8926
	\Iambic_Counter:Net_49\
	\Iambic_Counter:Net_82\
	\Iambic_Counter:Net_95\
	\Iambic_Counter:Net_91\
	\Iambic_Counter:Net_102\
	\Iambic_Counter:CounterUDB:ctrl_cmod_2\
	\Iambic_Counter:CounterUDB:ctrl_cmod_1\
	\Iambic_Counter:CounterUDB:ctrl_cmod_0\
	Net_8927

    Synthesized names
	\FracN:add_vv_vv_MODGEN_5_7\
	\SyncSOF:add_vi_vv_MODGEN_6_31\
	\SyncSOF:add_vi_vv_MODGEN_6_30\
	\SyncSOF:add_vi_vv_MODGEN_6_29\
	\SyncSOF:add_vi_vv_MODGEN_6_28\
	\SyncSOF:add_vi_vv_MODGEN_6_27\
	\SyncSOF:add_vi_vv_MODGEN_6_26\
	\SyncSOF:add_vi_vv_MODGEN_6_25\
	\SyncSOF:add_vi_vv_MODGEN_6_24\
	\SyncSOF:add_vi_vv_MODGEN_6_23\
	\SyncSOF:add_vi_vv_MODGEN_6_22\
	\SyncSOF:add_vi_vv_MODGEN_6_21\
	\SyncSOF:add_vi_vv_MODGEN_6_20\
	\SyncSOF:add_vi_vv_MODGEN_6_19\
	\SyncSOF:add_vi_vv_MODGEN_6_18\
	\SyncSOF:add_vi_vv_MODGEN_6_17\
	\SyncSOF:add_vi_vv_MODGEN_6_16\
	\SyncSOF:add_vi_vv_MODGEN_6_15\
	\SyncSOF:add_vi_vv_MODGEN_6_14\
	\SyncSOF:add_vi_vv_MODGEN_6_13\
	\SyncSOF:add_vi_vv_MODGEN_6_12\
	\SyncSOF:add_vi_vv_MODGEN_6_11\
	\SyncSOF:add_vi_vv_MODGEN_6_10\
	\SyncSOF:add_vi_vv_MODGEN_6_9\
	\SyncSOF:add_vi_vv_MODGEN_6_8\
	\SyncSOF:add_vi_vv_MODGEN_6_7\
	\SyncSOF:add_vi_vv_MODGEN_6_6\
	\SyncSOF:add_vi_vv_MODGEN_6_5\
	\SyncSOF:add_vi_vv_MODGEN_6_4\
	\SyncSOF:add_vi_vv_MODGEN_6_3\
	\SyncSOF:add_vi_vv_MODGEN_6_2\

Deleted 301 User equations/components.
Deleted 31 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBFS:tmpOE__VBUS_net_0\
Aliasing \USBFS:tmpOE__Dm_net_0\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \USBFS:tmpOE__Dp_net_0\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \USBFS:EP8_DMA_Done_SR:status_2\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_3\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_4\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_5\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_6\ to zero
Aliasing \USBFS:Net_1494\ to zero
Aliasing \USBFS:Net_1568\ to zero
Aliasing \USBFS:Net_1582\ to zero
Aliasing \USBFS:Net_1583\ to zero
Aliasing \USBFS:Net_1753\ to zero
Aliasing \USBFS:Net_1754\ to zero
Aliasing \I2C:Net_1084\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2C:Net_1085\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__LRCK1_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__BCK1_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__DOUT_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__SCL_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__SDA_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:tx_lch_active\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:tx_rch_active\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:rx_lch_active\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:rx_rch_active\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:data_width_8\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:data_width_16\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:data_width_24\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:data_width_32\ to zero
Aliasing \I2S:bI2S:tx_swap_done\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:Tx:STS[0]:status_2\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_5\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_4\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_3\ to zero
Aliasing \I2S:tx_drq0_0\ to \I2S:bI2S:Tx:STS[0]:status_1\
Aliasing \I2S:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2S:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2S:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2S:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2S:rx_drq0_0\ to \I2S:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__DIN_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__BCK2_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__LRCK2_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__RX_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__SCK2_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__TX_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing \Status:status_5\ to zero
Aliasing \Status:status_6\ to zero
Aliasing \Status:status_7\ to zero
Aliasing tmpOE__SCK1_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__XK_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing \FracN:MODULE_1:g1:a0:a_14\ to zero
Aliasing \FracN:MODULE_1:g1:a0:b_14\ to zero
Aliasing \FracN:MODULE_1:g1:a0:g0:u0:ci_0\ to zero
Aliasing \FracN:MODULE_2:g1:a0:a_14\ to zero
Aliasing \FracN:MODULE_2:g1:a0:b_14\ to zero
Aliasing \FracN:MODIN4_13\ to \FracN:MODIN1_13\
Aliasing \FracN:MODIN4_12\ to \FracN:MODIN1_12\
Aliasing \FracN:MODIN4_11\ to \FracN:MODIN1_11\
Aliasing \FracN:MODIN4_10\ to \FracN:MODIN1_10\
Aliasing \FracN:MODIN4_9\ to \FracN:MODIN1_9\
Aliasing \FracN:MODIN4_8\ to \FracN:MODIN1_8\
Aliasing \FracN:MODIN4_7\ to \FracN:MODIN1_7\
Aliasing \FracN:MODIN4_6\ to \FracN:MODIN1_6\
Aliasing \FracN:MODIN4_5\ to \FracN:MODIN1_5\
Aliasing \FracN:MODIN4_4\ to \FracN:MODIN1_4\
Aliasing \FracN:MODIN4_3\ to \FracN:MODIN1_3\
Aliasing \FracN:MODIN4_2\ to \FracN:MODIN1_2\
Aliasing \FracN:MODIN4_1\ to \FracN:MODIN1_1\
Aliasing \FracN:MODIN4_0\ to \FracN:MODIN1_0\
Aliasing \FracN:MODULE_2:g1:a0:g0:u0:ci_0\ to zero
Aliasing \FracN:MODULE_3:g3:a0:a_7\ to zero
Aliasing \FracN:MODIN5_6\ to zero
Aliasing \FracN:MODIN5_5\ to zero
Aliasing \FracN:MODIN5_4\ to zero
Aliasing \FracN:MODIN5_3\ to zero
Aliasing \FracN:MODIN5_2\ to zero
Aliasing \FracN:MODIN5_1\ to zero
Aliasing \FracN:MODULE_3:g3:a0:b_7\ to zero
Aliasing \FracN:MODULE_3:g3:a0:b_6\ to zero
Aliasing \FracN:MODULE_3:g3:a0:b_5\ to zero
Aliasing \FracN:MODULE_3:g3:a0:b_4\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \FracN:MODULE_3:g3:a0:b_3\ to zero
Aliasing \FracN:MODULE_3:g3:a0:b_2\ to zero
Aliasing \FracN:MODULE_3:g3:a0:b_1\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \FracN:MODULE_3:g3:a0:b_0\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \FracN:MODULE_4:g1:a0:b_7\ to zero
Aliasing \FracN:MODIN7_6\ to zero
Aliasing \FracN:MODIN7_5\ to zero
Aliasing \FracN:MODIN7_4\ to zero
Aliasing \FracN:MODIN7_3\ to zero
Aliasing \FracN:MODIN7_2\ to zero
Aliasing \FracN:MODIN7_1\ to zero
Aliasing \FracN:MODULE_4:g1:a0:g0:u0:ci_0\ to zero
Aliasing \FracN:MODULE_5:g1:a0:b_7\ to zero
Aliasing \FracN:MODIN9_5\ to \FracN:MODIN9_6\
Aliasing \FracN:MODIN9_4\ to \FracN:MODIN9_6\
Aliasing \FracN:MODIN9_3\ to \FracN:MODIN9_6\
Aliasing \FracN:MODIN9_2\ to \FracN:MODIN9_6\
Aliasing \FracN:MODIN9_1\ to \FracN:MODIN9_6\
Aliasing \FracN:MODIN9_0\ to \FracN:MODIN9_6\
Aliasing \FracN:MODULE_5:g1:a0:g0:u0:ci_0\ to zero
Aliasing \Control:clk\ to zero
Aliasing \Control:rst\ to zero
Aliasing \SyncSOF:buffer_1\\S\ to zero
Aliasing \SyncSOF:buffer_0\\R\ to zero
Aliasing \SyncSOF:buffer_0\\S\ to \SyncSOF:buffer_1\\R\
Aliasing \SyncSOF:MODULE_6:g2:a0:a_23\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_22\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_21\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_20\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_19\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_18\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_17\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_16\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_15\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_14\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_13\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_12\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_11\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_10\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_9\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_8\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_7\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_6\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_5\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_4\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_3\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:a_2\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \SyncSOF:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__ATU_1_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__BOOT_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__LED1_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__LED2_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__AMP_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__KEY_0_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing tmpOE__KEY_1_net_0 to \USBFS:tmpOE__VBUS_net_0\
Aliasing Net_8751 to \USBFS:tmpOE__VBUS_net_0\
Aliasing \CW_Control:rst\ to zero
Aliasing \CW_Hold_Timer:Net_260\ to zero
Aliasing \CW_Hold_Timer:Net_102\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \Iambic_Counter:Net_89\ to \USBFS:tmpOE__VBUS_net_0\
Aliasing \Iambic_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Iambic_Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Iambic_Counter:CounterUDB:capt_rising\ to zero
Aliasing Net_8915 to zero
Aliasing \Iambic_Counter:CounterUDB:tc_i\ to \Iambic_Counter:CounterUDB:reload_tc\
Aliasing Net_8904 to \USBFS:tmpOE__VBUS_net_0\
Aliasing \I2S:bI2S:tx_swap_done_reg\\D\ to zero
Aliasing \I2S:bI2S:d0_load\\D\ to zero
Aliasing \I2S:bI2S:rx_f1_load\\D\ to zero
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Key_wire_0
Aliasing Net_8989D to zero
Aliasing Net_8987D to zero
Aliasing Net_8988D to zero
Aliasing \FracN:minus1\\D\ to \FracN:MODIN7_0\
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to Key_wire_1
Aliasing Net_8998D to zero
Aliasing Net_8996D to zero
Aliasing Net_8997D to zero
Aliasing \Iambic_Counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \Iambic_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Iambic_Counter:CounterUDB:prevCompare\\D\
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_6\[7] = \USBFS:dma_nrq_sync_6\[8]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_5\[9] = \USBFS:dma_nrq_sync_5\[10]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_4\[11] = \USBFS:dma_nrq_sync_4\[12]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_3\[13] = \USBFS:dma_nrq_sync_3\[14]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_2\[15] = \USBFS:dma_nrq_sync_2\[16]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_1\[17] = \USBFS:dma_nrq_sync_1\[18]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_0\[19] = \USBFS:dma_nrq_sync_0\[20]
Removing Rhs of wire one[35] = \USBFS:tmpOE__VBUS_net_0\[31]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[38] = one[35]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[45] = one[35]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_0\[75] = \USBFS:Net_1768\[24]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_1\[76] = \USBFS:dma_nrq_sync_7\[77]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_2\[78] = zero[22]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_3\[79] = zero[22]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_4\[80] = zero[22]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_5\[81] = zero[22]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_6\[82] = zero[22]
Removing Lhs of wire \USBFS:dma_nrq_0\[91] = zero[22]
Removing Lhs of wire \USBFS:Net_1494\[92] = zero[22]
Removing Lhs of wire \USBFS:dma_nrq_1\[93] = \USBFS:Net_1498\[27]
Removing Lhs of wire \USBFS:dma_nrq_2\[95] = \USBFS:Net_1559\[5]
Removing Lhs of wire \USBFS:dma_nrq_3\[97] = zero[22]
Removing Lhs of wire \USBFS:Net_1568\[98] = zero[22]
Removing Lhs of wire \USBFS:dma_nrq_4\[99] = zero[22]
Removing Lhs of wire \USBFS:Net_1582\[100] = zero[22]
Removing Lhs of wire \USBFS:dma_nrq_5\[101] = zero[22]
Removing Lhs of wire \USBFS:Net_1583\[102] = zero[22]
Removing Lhs of wire \USBFS:dma_nrq_6\[103] = zero[22]
Removing Lhs of wire \USBFS:Net_1753\[104] = zero[22]
Removing Lhs of wire \USBFS:dma_nrq_7\[105] = zero[22]
Removing Lhs of wire \USBFS:Net_1754\[106] = zero[22]
Removing Rhs of wire \I2C:Net_1109_0\[119] = \I2C:scl_yfb\[134]
Removing Rhs of wire \I2C:Net_1109_1\[120] = \I2C:sda_yfb\[128]
Removing Lhs of wire \I2C:sda_x_wire\[125] = \I2C:Net_643_1\[122]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[126] = one[35]
Removing Lhs of wire \I2C:Net_1084\[129] = one[35]
Removing Lhs of wire \I2C:scl_x_wire\[131] = \I2C:Net_643_0\[121]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[132] = one[35]
Removing Lhs of wire \I2C:Net_1085\[135] = one[35]
Removing Lhs of wire \I2C:Net_697\[137] = \I2C:Net_643_2\[123]
Removing Lhs of wire tmpOE__LRCK1_net_0[151] = one[35]
Removing Rhs of wire Net_6748[152] = \I2S:bI2S:channel\[204]
Removing Lhs of wire tmpOE__BCK1_net_0[158] = one[35]
Removing Rhs of wire Net_7720[159] = \I2S:bI2S:count_0\[203]
Removing Lhs of wire tmpOE__DOUT_net_0[165] = one[35]
Removing Lhs of wire tmpOE__SCL_net_0[171] = one[35]
Removing Lhs of wire tmpOE__SDA_net_0[176] = one[35]
Removing Lhs of wire \I2S:Net_2\[181] = Net_7580[342]
Removing Lhs of wire \I2S:bI2S:enable\[194] = \I2S:bI2S:ctrl_2\[191]
Removing Lhs of wire \I2S:bI2S:tx_lch_active\[205] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_rch_active\[206] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_lch_active\[208] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_rch_active\[209] = one[35]
Removing Lhs of wire \I2S:bI2S:data_width_8\[211] = one[35]
Removing Lhs of wire \I2S:bI2S:data_width_16\[212] = one[35]
Removing Lhs of wire \I2S:bI2S:data_width_24\[213] = one[35]
Removing Lhs of wire \I2S:bI2S:data_width_32\[214] = zero[22]
Removing Lhs of wire \I2S:bI2S:tx_lch_load_2\[216] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_lch_load_1\[217] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_lch_load_0\[218] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_rch_load_2\[220] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_rch_load_1\[221] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_rch_load_0\[222] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_lch_load_2\[224] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_lch_load_1\[225] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_lch_load_0\[226] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_rch_load_2\[228] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_rch_load_1\[229] = one[35]
Removing Lhs of wire \I2S:bI2S:rx_rch_load_0\[230] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_swap_done\[237] = one[35]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_0\[241] = \I2S:bI2S:tx_underflow_0\[233]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_1\[242] = \I2S:bI2S:tx_f0_n_full_0\[243]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_2\[244] = zero[22]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_5\[245] = zero[22]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_4\[246] = zero[22]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_3\[247] = zero[22]
Removing Rhs of wire \I2S:tx_drq0_0\[253] = \I2S:bI2S:tx_f0_n_full_0\[243]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_0\[295] = \I2S:bI2S:rx_overflow_0\[293]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_1\[296] = \I2S:bI2S:rx_f0_n_empty_0\[297]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_2\[298] = zero[22]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_5\[299] = zero[22]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_4\[300] = zero[22]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_3\[301] = zero[22]
Removing Rhs of wire \I2S:rx_drq0_0\[307] = \I2S:bI2S:rx_f0_n_empty_0\[297]
Removing Rhs of wire \I2S:Net_1_0\[311] = \I2S:rx_line_0\[343]
Removing Lhs of wire \I2S:Net_1_0\[311] = Net_7579[166]
Removing Rhs of wire Net_6655_0[360] = \I2S:tx_line_0\[256]
Removing Rhs of wire Net_4293_0[369] = \I2S:rx_drq0_0\[307]
Removing Rhs of wire Net_4292_0[387] = \I2S:tx_drq0_0\[253]
Removing Lhs of wire tmpOE__DIN_net_0[408] = one[35]
Removing Lhs of wire tmpOE__BCK2_net_0[414] = one[35]
Removing Rhs of wire tmpOE__ATU_0_net_0[421] = Net_7707[427]
Removing Rhs of wire tmpOE__ATU_0_net_0[421] = \Control:control_out_6\[1718]
Removing Rhs of wire tmpOE__ATU_0_net_0[421] = \Control:control_6\[1723]
Removing Rhs of wire Net_7699[422] = \Control:control_out_5\[1717]
Removing Rhs of wire Net_7699[422] = \Control:control_5\[1724]
Removing Lhs of wire tmpOE__LRCK2_net_0[429] = one[35]
Removing Lhs of wire tmpOE__RX_net_0[435] = one[35]
Removing Rhs of wire Net_7597[436] = \Control:control_out_1\[1712]
Removing Rhs of wire Net_7597[436] = \Control:control_1\[1728]
Removing Lhs of wire tmpOE__SCK2_net_0[442] = one[35]
Removing Lhs of wire tmpOE__TX_net_0[449] = one[35]
Removing Rhs of wire Net_7267[450] = \Control:control_out_2\[1713]
Removing Rhs of wire Net_7267[450] = \Control:control_2\[1727]
Removing Lhs of wire \Status:status_0\[455] = Key_wire_0[456]
Removing Rhs of wire Key_wire_0[456] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[471]
Removing Lhs of wire \Status:status_1\[457] = Key_wire_1[458]
Removing Rhs of wire Key_wire_1[458] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[1702]
Removing Lhs of wire \Status:status_2\[459] = Net_7589[460]
Removing Lhs of wire \Status:status_3\[461] = Net_9004[462]
Removing Lhs of wire \Status:status_4\[463] = Net_8968[423]
Removing Lhs of wire \Status:status_5\[464] = zero[22]
Removing Lhs of wire \Status:status_6\[465] = zero[22]
Removing Lhs of wire \Status:status_7\[466] = zero[22]
Removing Lhs of wire tmpOE__SCK1_net_0[478] = one[35]
Removing Lhs of wire tmpOE__XK_net_0[485] = one[35]
Removing Rhs of wire Net_7603[486] = \Control:control_out_4\[1716]
Removing Rhs of wire Net_7603[486] = \Control:control_4\[1725]
Removing Rhs of wire \FracN:frac_13\[491] = \FracN:fHigh_5\[492]
Removing Rhs of wire \FracN:frac_12\[493] = \FracN:fHigh_4\[494]
Removing Rhs of wire \FracN:frac_11\[495] = \FracN:fHigh_3\[496]
Removing Rhs of wire \FracN:frac_10\[497] = \FracN:fHigh_2\[498]
Removing Rhs of wire \FracN:frac_9\[499] = \FracN:fHigh_1\[500]
Removing Rhs of wire \FracN:frac_8\[501] = \FracN:fHigh_0\[502]
Removing Rhs of wire \FracN:frac_7\[503] = \FracN:fLow_7\[504]
Removing Rhs of wire \FracN:frac_6\[505] = \FracN:fLow_6\[506]
Removing Rhs of wire \FracN:frac_5\[507] = \FracN:fLow_5\[508]
Removing Rhs of wire \FracN:frac_4\[509] = \FracN:fLow_4\[510]
Removing Rhs of wire \FracN:frac_3\[511] = \FracN:fLow_3\[512]
Removing Rhs of wire \FracN:frac_2\[513] = \FracN:fLow_2\[514]
Removing Rhs of wire \FracN:frac_1\[515] = \FracN:fLow_1\[516]
Removing Rhs of wire \FracN:frac_0\[517] = \FracN:fLow_0\[518]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:add_vv_vv_MODGEN_1_14\[520]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:MODULE_1:g1:a0:s_14\[686]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_14\[934]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_14\[918]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_14\[902]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_14\[871]
Removing Rhs of wire \FracN:adder1_14\[519] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_14\[866]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:add_vv_vv_MODGEN_1_13\[522]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:MODULE_1:g1:a0:s_13\[687]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_13\[935]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_13\[919]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_13\[903]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_13\[872]
Removing Rhs of wire \FracN:adder1_13\[521] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_13\[863]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:add_vv_vv_MODGEN_1_12\[524]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:MODULE_1:g1:a0:s_12\[688]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_12\[936]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_12\[920]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_12\[904]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_12\[873]
Removing Rhs of wire \FracN:adder1_12\[523] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_12\[860]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:add_vv_vv_MODGEN_1_11\[526]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:MODULE_1:g1:a0:s_11\[689]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_11\[937]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_11\[921]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_11\[905]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_11\[874]
Removing Rhs of wire \FracN:adder1_11\[525] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_11\[857]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:add_vv_vv_MODGEN_1_10\[528]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:MODULE_1:g1:a0:s_10\[690]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_10\[938]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_10\[922]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_10\[906]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_10\[875]
Removing Rhs of wire \FracN:adder1_10\[527] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_10\[854]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:add_vv_vv_MODGEN_1_9\[530]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:MODULE_1:g1:a0:s_9\[691]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_9\[939]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_9\[923]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_9\[907]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_9\[876]
Removing Rhs of wire \FracN:adder1_9\[529] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_9\[851]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:add_vv_vv_MODGEN_1_8\[532]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:MODULE_1:g1:a0:s_8\[692]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_8\[940]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_8\[924]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_8\[908]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\[877]
Removing Rhs of wire \FracN:adder1_8\[531] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\[848]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:add_vv_vv_MODGEN_1_7\[534]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:MODULE_1:g1:a0:s_7\[693]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_7\[941]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_7\[925]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_7\[909]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\[878]
Removing Rhs of wire \FracN:adder1_7\[533] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\[845]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:add_vv_vv_MODGEN_1_6\[536]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:MODULE_1:g1:a0:s_6\[694]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_6\[942]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_6\[926]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_6\[910]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[879]
Removing Rhs of wire \FracN:adder1_6\[535] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[842]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:add_vv_vv_MODGEN_1_5\[538]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:MODULE_1:g1:a0:s_5\[695]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_5\[943]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_5\[927]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_5\[911]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[880]
Removing Rhs of wire \FracN:adder1_5\[537] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[839]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:add_vv_vv_MODGEN_1_4\[540]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:MODULE_1:g1:a0:s_4\[696]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_4\[944]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_4\[928]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_4\[912]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[881]
Removing Rhs of wire \FracN:adder1_4\[539] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[836]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:add_vv_vv_MODGEN_1_3\[542]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:MODULE_1:g1:a0:s_3\[697]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_3\[945]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_3\[929]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_3\[913]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[882]
Removing Rhs of wire \FracN:adder1_3\[541] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[833]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:add_vv_vv_MODGEN_1_2\[544]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:MODULE_1:g1:a0:s_2\[698]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_2\[946]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_2\[930]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_2\[914]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[883]
Removing Rhs of wire \FracN:adder1_2\[543] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[830]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:add_vv_vv_MODGEN_1_1\[546]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:MODULE_1:g1:a0:s_1\[699]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_1\[947]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_1\[931]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_1\[915]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[884]
Removing Rhs of wire \FracN:adder1_1\[545] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[827]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:add_vv_vv_MODGEN_1_0\[548]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:MODULE_1:g1:a0:s_0\[700]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_0\[948]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_0\[932]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_0\[916]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[885]
Removing Rhs of wire \FracN:adder1_0\[547] = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[824]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:add_vv_vv_MODGEN_2_14\[550]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:MODULE_2:g1:a0:s_14\[1012]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_14\[1260]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_14\[1244]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_14\[1228]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_14\[1197]
Removing Rhs of wire \FracN:adder2_14\[549] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_14\[1192]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:add_vv_vv_MODGEN_2_13\[552]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:MODULE_2:g1:a0:s_13\[1013]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_13\[1261]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_13\[1245]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_13\[1229]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_13\[1198]
Removing Rhs of wire \FracN:adder2_13\[551] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_13\[1189]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:add_vv_vv_MODGEN_2_12\[554]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:MODULE_2:g1:a0:s_12\[1014]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_12\[1262]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_12\[1246]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_12\[1230]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_12\[1199]
Removing Rhs of wire \FracN:adder2_12\[553] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_12\[1186]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:add_vv_vv_MODGEN_2_11\[556]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:MODULE_2:g1:a0:s_11\[1015]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_11\[1263]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_11\[1247]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_11\[1231]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_11\[1200]
Removing Rhs of wire \FracN:adder2_11\[555] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_11\[1183]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:add_vv_vv_MODGEN_2_10\[558]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:MODULE_2:g1:a0:s_10\[1016]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_10\[1264]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_10\[1248]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_10\[1232]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_10\[1201]
Removing Rhs of wire \FracN:adder2_10\[557] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_10\[1180]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:add_vv_vv_MODGEN_2_9\[560]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:MODULE_2:g1:a0:s_9\[1017]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_9\[1265]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_9\[1249]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_9\[1233]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_9\[1202]
Removing Rhs of wire \FracN:adder2_9\[559] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_9\[1177]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:add_vv_vv_MODGEN_2_8\[562]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:MODULE_2:g1:a0:s_8\[1018]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_8\[1266]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_8\[1250]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_8\[1234]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\[1203]
Removing Rhs of wire \FracN:adder2_8\[561] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\[1174]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:add_vv_vv_MODGEN_2_7\[564]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:MODULE_2:g1:a0:s_7\[1019]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_7\[1267]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_7\[1251]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_7\[1235]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\[1204]
Removing Rhs of wire \FracN:adder2_7\[563] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\[1171]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:add_vv_vv_MODGEN_2_6\[566]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:MODULE_2:g1:a0:s_6\[1020]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_6\[1268]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_6\[1252]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_6\[1236]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[1205]
Removing Rhs of wire \FracN:adder2_6\[565] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[1168]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:add_vv_vv_MODGEN_2_5\[568]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:MODULE_2:g1:a0:s_5\[1021]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_5\[1269]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_5\[1253]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_5\[1237]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[1206]
Removing Rhs of wire \FracN:adder2_5\[567] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[1165]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:add_vv_vv_MODGEN_2_4\[570]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:MODULE_2:g1:a0:s_4\[1022]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_4\[1270]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_4\[1254]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_4\[1238]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[1207]
Removing Rhs of wire \FracN:adder2_4\[569] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[1162]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:add_vv_vv_MODGEN_2_3\[572]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:MODULE_2:g1:a0:s_3\[1023]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_3\[1271]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_3\[1255]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_3\[1239]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[1208]
Removing Rhs of wire \FracN:adder2_3\[571] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[1159]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:add_vv_vv_MODGEN_2_2\[574]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:MODULE_2:g1:a0:s_2\[1024]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_2\[1272]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_2\[1256]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_2\[1240]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[1209]
Removing Rhs of wire \FracN:adder2_2\[573] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[1156]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:add_vv_vv_MODGEN_2_1\[576]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:MODULE_2:g1:a0:s_1\[1025]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_1\[1273]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_1\[1257]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_1\[1241]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[1210]
Removing Rhs of wire \FracN:adder2_1\[575] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[1153]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:add_vv_vv_MODGEN_2_0\[578]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:MODULE_2:g1:a0:s_0\[1026]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_0\[1274]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_0\[1258]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_0\[1242]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[1211]
Removing Rhs of wire \FracN:adder2_0\[577] = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[1150]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_6\[621] = \FracN:MODULE_5:g1:a0:s_6\[1548]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_5\[622] = \FracN:MODULE_5:g1:a0:s_5\[1549]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_4\[623] = \FracN:MODULE_5:g1:a0:s_4\[1550]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_3\[624] = \FracN:MODULE_5:g1:a0:s_3\[1551]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_2\[625] = \FracN:MODULE_5:g1:a0:s_2\[1552]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_1\[626] = \FracN:MODULE_5:g1:a0:s_1\[1553]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_5_0\[627] = \FracN:MODULE_5:g1:a0:s_0\[1554]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_14\[628] = zero[22]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_13\[629] = \FracN:MODIN1_13\[630]
Removing Lhs of wire \FracN:MODIN1_13\[630] = \FracN:acc1_13\[592]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_12\[631] = \FracN:MODIN1_12\[632]
Removing Lhs of wire \FracN:MODIN1_12\[632] = \FracN:acc1_12\[593]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_11\[633] = \FracN:MODIN1_11\[634]
Removing Lhs of wire \FracN:MODIN1_11\[634] = \FracN:acc1_11\[594]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_10\[635] = \FracN:MODIN1_10\[636]
Removing Lhs of wire \FracN:MODIN1_10\[636] = \FracN:acc1_10\[595]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_9\[637] = \FracN:MODIN1_9\[638]
Removing Lhs of wire \FracN:MODIN1_9\[638] = \FracN:acc1_9\[596]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_8\[639] = \FracN:MODIN1_8\[640]
Removing Lhs of wire \FracN:MODIN1_8\[640] = \FracN:acc1_8\[597]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_7\[641] = \FracN:MODIN1_7\[642]
Removing Lhs of wire \FracN:MODIN1_7\[642] = \FracN:acc1_7\[598]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_6\[643] = \FracN:MODIN1_6\[644]
Removing Lhs of wire \FracN:MODIN1_6\[644] = \FracN:acc1_6\[599]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_5\[645] = \FracN:MODIN1_5\[646]
Removing Lhs of wire \FracN:MODIN1_5\[646] = \FracN:acc1_5\[600]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_4\[647] = \FracN:MODIN1_4\[648]
Removing Lhs of wire \FracN:MODIN1_4\[648] = \FracN:acc1_4\[601]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_3\[649] = \FracN:MODIN1_3\[650]
Removing Lhs of wire \FracN:MODIN1_3\[650] = \FracN:acc1_3\[602]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_2\[651] = \FracN:MODIN1_2\[652]
Removing Lhs of wire \FracN:MODIN1_2\[652] = \FracN:acc1_2\[603]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_1\[653] = \FracN:MODIN1_1\[654]
Removing Lhs of wire \FracN:MODIN1_1\[654] = \FracN:acc1_1\[604]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:a_0\[655] = \FracN:MODIN1_0\[656]
Removing Lhs of wire \FracN:MODIN1_0\[656] = \FracN:acc1_0\[605]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_14\[657] = zero[22]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_13\[658] = \FracN:MODIN2_13\[659]
Removing Lhs of wire \FracN:MODIN2_13\[659] = \FracN:frac_13\[491]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_12\[660] = \FracN:MODIN2_12\[661]
Removing Lhs of wire \FracN:MODIN2_12\[661] = \FracN:frac_12\[493]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_11\[662] = \FracN:MODIN2_11\[663]
Removing Lhs of wire \FracN:MODIN2_11\[663] = \FracN:frac_11\[495]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_10\[664] = \FracN:MODIN2_10\[665]
Removing Lhs of wire \FracN:MODIN2_10\[665] = \FracN:frac_10\[497]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_9\[666] = \FracN:MODIN2_9\[667]
Removing Lhs of wire \FracN:MODIN2_9\[667] = \FracN:frac_9\[499]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_8\[668] = \FracN:MODIN2_8\[669]
Removing Lhs of wire \FracN:MODIN2_8\[669] = \FracN:frac_8\[501]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_7\[670] = \FracN:MODIN2_7\[671]
Removing Lhs of wire \FracN:MODIN2_7\[671] = \FracN:frac_7\[503]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_6\[672] = \FracN:MODIN2_6\[673]
Removing Lhs of wire \FracN:MODIN2_6\[673] = \FracN:frac_6\[505]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_5\[674] = \FracN:MODIN2_5\[675]
Removing Lhs of wire \FracN:MODIN2_5\[675] = \FracN:frac_5\[507]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_4\[676] = \FracN:MODIN2_4\[677]
Removing Lhs of wire \FracN:MODIN2_4\[677] = \FracN:frac_4\[509]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_3\[678] = \FracN:MODIN2_3\[679]
Removing Lhs of wire \FracN:MODIN2_3\[679] = \FracN:frac_3\[511]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_2\[680] = \FracN:MODIN2_2\[681]
Removing Lhs of wire \FracN:MODIN2_2\[681] = \FracN:frac_2\[513]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_1\[682] = \FracN:MODIN2_1\[683]
Removing Lhs of wire \FracN:MODIN2_1\[683] = \FracN:frac_1\[515]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:b_0\[684] = \FracN:MODIN2_0\[685]
Removing Lhs of wire \FracN:MODIN2_0\[685] = \FracN:frac_0\[517]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_14\[702] = zero[22]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_13\[703] = \FracN:acc1_13\[592]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_12\[704] = \FracN:acc1_12\[593]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_11\[705] = \FracN:acc1_11\[594]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_10\[706] = \FracN:acc1_10\[595]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_9\[707] = \FracN:acc1_9\[596]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_8\[708] = \FracN:acc1_8\[597]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_7\[709] = \FracN:acc1_7\[598]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_6\[710] = \FracN:acc1_6\[599]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_5\[711] = \FracN:acc1_5\[600]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_4\[712] = \FracN:acc1_4\[601]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_3\[713] = \FracN:acc1_3\[602]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_2\[714] = \FracN:acc1_2\[603]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_1\[715] = \FracN:acc1_1\[604]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:atmp_0\[716] = \FracN:acc1_0\[605]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_14\[717] = zero[22]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_13\[718] = \FracN:frac_13\[491]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_12\[719] = \FracN:frac_12\[493]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_11\[720] = \FracN:frac_11\[495]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_10\[721] = \FracN:frac_10\[497]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_9\[722] = \FracN:frac_9\[499]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_8\[723] = \FracN:frac_8\[501]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_7\[724] = \FracN:frac_7\[503]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_6\[725] = \FracN:frac_6\[505]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_5\[726] = \FracN:frac_5\[507]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_4\[727] = \FracN:frac_4\[509]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_3\[728] = \FracN:frac_3\[511]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_2\[729] = \FracN:frac_2\[513]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_1\[730] = \FracN:frac_1\[515]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:btmp_0\[731] = \FracN:frac_0\[517]
Removing Lhs of wire \FracN:MODULE_1:g1:a0:g0:u0:ci_0\[732] = zero[22]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_14\[954] = zero[22]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_13\[955] = \FracN:MODIN3_13\[956]
Removing Lhs of wire \FracN:MODIN3_13\[956] = \FracN:acc2_13\[606]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_12\[957] = \FracN:MODIN3_12\[958]
Removing Lhs of wire \FracN:MODIN3_12\[958] = \FracN:acc2_12\[607]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_11\[959] = \FracN:MODIN3_11\[960]
Removing Lhs of wire \FracN:MODIN3_11\[960] = \FracN:acc2_11\[608]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_10\[961] = \FracN:MODIN3_10\[962]
Removing Lhs of wire \FracN:MODIN3_10\[962] = \FracN:acc2_10\[609]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_9\[963] = \FracN:MODIN3_9\[964]
Removing Lhs of wire \FracN:MODIN3_9\[964] = \FracN:acc2_9\[610]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_8\[965] = \FracN:MODIN3_8\[966]
Removing Lhs of wire \FracN:MODIN3_8\[966] = \FracN:acc2_8\[611]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_7\[967] = \FracN:MODIN3_7\[968]
Removing Lhs of wire \FracN:MODIN3_7\[968] = \FracN:acc2_7\[612]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_6\[969] = \FracN:MODIN3_6\[970]
Removing Lhs of wire \FracN:MODIN3_6\[970] = \FracN:acc2_6\[613]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_5\[971] = \FracN:MODIN3_5\[972]
Removing Lhs of wire \FracN:MODIN3_5\[972] = \FracN:acc2_5\[614]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_4\[973] = \FracN:MODIN3_4\[974]
Removing Lhs of wire \FracN:MODIN3_4\[974] = \FracN:acc2_4\[615]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_3\[975] = \FracN:MODIN3_3\[976]
Removing Lhs of wire \FracN:MODIN3_3\[976] = \FracN:acc2_3\[616]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_2\[977] = \FracN:MODIN3_2\[978]
Removing Lhs of wire \FracN:MODIN3_2\[978] = \FracN:acc2_2\[617]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_1\[979] = \FracN:MODIN3_1\[980]
Removing Lhs of wire \FracN:MODIN3_1\[980] = \FracN:acc2_1\[618]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:a_0\[981] = \FracN:MODIN3_0\[982]
Removing Lhs of wire \FracN:MODIN3_0\[982] = \FracN:acc2_0\[619]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_14\[983] = zero[22]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_13\[984] = \FracN:acc1_13\[592]
Removing Lhs of wire \FracN:MODIN4_13\[985] = \FracN:acc1_13\[592]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_12\[986] = \FracN:acc1_12\[593]
Removing Lhs of wire \FracN:MODIN4_12\[987] = \FracN:acc1_12\[593]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_11\[988] = \FracN:acc1_11\[594]
Removing Lhs of wire \FracN:MODIN4_11\[989] = \FracN:acc1_11\[594]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_10\[990] = \FracN:acc1_10\[595]
Removing Lhs of wire \FracN:MODIN4_10\[991] = \FracN:acc1_10\[595]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_9\[992] = \FracN:acc1_9\[596]
Removing Lhs of wire \FracN:MODIN4_9\[993] = \FracN:acc1_9\[596]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_8\[994] = \FracN:acc1_8\[597]
Removing Lhs of wire \FracN:MODIN4_8\[995] = \FracN:acc1_8\[597]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_7\[996] = \FracN:acc1_7\[598]
Removing Lhs of wire \FracN:MODIN4_7\[997] = \FracN:acc1_7\[598]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_6\[998] = \FracN:acc1_6\[599]
Removing Lhs of wire \FracN:MODIN4_6\[999] = \FracN:acc1_6\[599]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_5\[1000] = \FracN:acc1_5\[600]
Removing Lhs of wire \FracN:MODIN4_5\[1001] = \FracN:acc1_5\[600]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_4\[1002] = \FracN:acc1_4\[601]
Removing Lhs of wire \FracN:MODIN4_4\[1003] = \FracN:acc1_4\[601]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_3\[1004] = \FracN:acc1_3\[602]
Removing Lhs of wire \FracN:MODIN4_3\[1005] = \FracN:acc1_3\[602]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_2\[1006] = \FracN:acc1_2\[603]
Removing Lhs of wire \FracN:MODIN4_2\[1007] = \FracN:acc1_2\[603]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_1\[1008] = \FracN:acc1_1\[604]
Removing Lhs of wire \FracN:MODIN4_1\[1009] = \FracN:acc1_1\[604]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:b_0\[1010] = \FracN:acc1_0\[605]
Removing Lhs of wire \FracN:MODIN4_0\[1011] = \FracN:acc1_0\[605]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_14\[1028] = zero[22]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_13\[1029] = \FracN:acc2_13\[606]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_12\[1030] = \FracN:acc2_12\[607]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_11\[1031] = \FracN:acc2_11\[608]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_10\[1032] = \FracN:acc2_10\[609]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_9\[1033] = \FracN:acc2_9\[610]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_8\[1034] = \FracN:acc2_8\[611]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_7\[1035] = \FracN:acc2_7\[612]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_6\[1036] = \FracN:acc2_6\[613]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_5\[1037] = \FracN:acc2_5\[614]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_4\[1038] = \FracN:acc2_4\[615]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_3\[1039] = \FracN:acc2_3\[616]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_2\[1040] = \FracN:acc2_2\[617]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_1\[1041] = \FracN:acc2_1\[618]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:atmp_0\[1042] = \FracN:acc2_0\[619]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_14\[1043] = zero[22]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_13\[1044] = \FracN:acc1_13\[592]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_12\[1045] = \FracN:acc1_12\[593]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_11\[1046] = \FracN:acc1_11\[594]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_10\[1047] = \FracN:acc1_10\[595]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_9\[1048] = \FracN:acc1_9\[596]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_8\[1049] = \FracN:acc1_8\[597]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_7\[1050] = \FracN:acc1_7\[598]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_6\[1051] = \FracN:acc1_6\[599]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_5\[1052] = \FracN:acc1_5\[600]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_4\[1053] = \FracN:acc1_4\[601]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_3\[1054] = \FracN:acc1_3\[602]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_2\[1055] = \FracN:acc1_2\[603]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_1\[1056] = \FracN:acc1_1\[604]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:btmp_0\[1057] = \FracN:acc1_0\[605]
Removing Lhs of wire \FracN:MODULE_2:g1:a0:g0:u0:ci_0\[1058] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_7\[1280] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_6\[1281] = zero[22]
Removing Lhs of wire \FracN:MODIN5_6\[1282] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_5\[1283] = zero[22]
Removing Lhs of wire \FracN:MODIN5_5\[1284] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_4\[1285] = zero[22]
Removing Lhs of wire \FracN:MODIN5_4\[1286] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_3\[1287] = zero[22]
Removing Lhs of wire \FracN:MODIN5_3\[1288] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_2\[1289] = zero[22]
Removing Lhs of wire \FracN:MODIN5_2\[1290] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_1\[1291] = zero[22]
Removing Lhs of wire \FracN:MODIN5_1\[1292] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:a_0\[1293] = \FracN:MODIN5_0\[1294]
Removing Lhs of wire \FracN:MODIN5_0\[1294] = \FracN:adder1_14\[519]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_7\[1295] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_6\[1296] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_5\[1297] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_4\[1298] = one[35]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_3\[1299] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_2\[1300] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_1\[1301] = one[35]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:b_0\[1302] = one[35]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_7\[1303] = \FracN:MODULE_3:g3:a0:s_7\[1304]
Removing Rhs of wire \FracN:MODULE_3:g3:a0:s_7\[1304] = \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_6\[1325]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_6\[1305] = \FracN:MODULE_3:g3:a0:s_6\[1306]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_5\[1307] = \FracN:MODULE_3:g3:a0:s_5\[1308]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_4\[1309] = \FracN:MODULE_3:g3:a0:s_4\[1310]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_3\[1311] = \FracN:MODULE_3:g3:a0:s_3\[1312]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_2\[1313] = \FracN:MODULE_3:g3:a0:s_2\[1314]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_1\[1315] = \FracN:MODULE_3:g3:a0:s_1\[1316]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_3_0\[1317] = \FracN:MODULE_3:g3:a0:s_0\[1318]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_7\[1327] = \FracN:MODIN6_7\[1328]
Removing Lhs of wire \FracN:MODIN6_7\[1328] = \FracN:MODULE_3:g3:a0:s_7\[1304]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_6\[1329] = \FracN:MODIN6_6\[1330]
Removing Lhs of wire \FracN:MODIN6_6\[1330] = \FracN:MODULE_3:g3:a0:s_6\[1306]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_5\[1331] = \FracN:MODIN6_5\[1332]
Removing Lhs of wire \FracN:MODIN6_5\[1332] = \FracN:MODULE_3:g3:a0:s_5\[1308]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_4\[1333] = \FracN:MODIN6_4\[1334]
Removing Lhs of wire \FracN:MODIN6_4\[1334] = \FracN:MODULE_3:g3:a0:s_4\[1310]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_3\[1335] = \FracN:MODIN6_3\[1336]
Removing Lhs of wire \FracN:MODIN6_3\[1336] = \FracN:MODULE_3:g3:a0:s_3\[1312]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_2\[1337] = \FracN:MODIN6_2\[1338]
Removing Lhs of wire \FracN:MODIN6_2\[1338] = \FracN:MODULE_3:g3:a0:s_2\[1314]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_1\[1339] = \FracN:MODIN6_1\[1340]
Removing Lhs of wire \FracN:MODIN6_1\[1340] = \FracN:MODULE_3:g3:a0:s_1\[1316]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:a_0\[1341] = \FracN:MODIN6_0\[1342]
Removing Lhs of wire \FracN:MODIN6_0\[1342] = \FracN:MODULE_3:g3:a0:s_0\[1318]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_7\[1343] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_6\[1344] = zero[22]
Removing Lhs of wire \FracN:MODIN7_6\[1345] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_5\[1346] = zero[22]
Removing Lhs of wire \FracN:MODIN7_5\[1347] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_4\[1348] = zero[22]
Removing Lhs of wire \FracN:MODIN7_4\[1349] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_3\[1350] = zero[22]
Removing Lhs of wire \FracN:MODIN7_3\[1351] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_2\[1352] = zero[22]
Removing Lhs of wire \FracN:MODIN7_2\[1353] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_1\[1354] = zero[22]
Removing Lhs of wire \FracN:MODIN7_1\[1355] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:b_0\[1356] = \FracN:MODIN7_0\[1357]
Removing Lhs of wire \FracN:MODIN7_0\[1357] = \FracN:adder2_14\[549]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_7\[1358] = \FracN:MODULE_4:g1:a0:s_7\[1359]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_7\[1359] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_7\[1502]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_7\[1359] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_7\[1493]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_7\[1359] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_7\[1484]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_7\[1359] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\[1467]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_7\[1359] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\[1462]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_6\[1360] = \FracN:MODULE_4:g1:a0:s_6\[1361]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_6\[1361] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_6\[1503]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_6\[1361] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_6\[1494]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_6\[1361] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_6\[1485]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_6\[1361] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[1468]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_6\[1361] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[1459]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_5\[1362] = \FracN:MODULE_4:g1:a0:s_5\[1363]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_5\[1363] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_5\[1504]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_5\[1363] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_5\[1495]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_5\[1363] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_5\[1486]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_5\[1363] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[1469]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_5\[1363] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[1456]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_4\[1364] = \FracN:MODULE_4:g1:a0:s_4\[1365]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_4\[1365] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_4\[1505]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_4\[1365] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_4\[1496]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_4\[1365] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_4\[1487]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_4\[1365] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[1470]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_4\[1365] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[1453]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_3\[1366] = \FracN:MODULE_4:g1:a0:s_3\[1367]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_3\[1367] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_3\[1506]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_3\[1367] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_3\[1497]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_3\[1367] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_3\[1488]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_3\[1367] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[1471]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_3\[1367] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[1450]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_2\[1368] = \FracN:MODULE_4:g1:a0:s_2\[1369]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_2\[1369] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_2\[1507]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_2\[1369] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_2\[1498]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_2\[1369] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_2\[1489]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_2\[1369] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[1472]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_2\[1369] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[1447]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_1\[1370] = \FracN:MODULE_4:g1:a0:s_1\[1371]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_1\[1371] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_1\[1508]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_1\[1371] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_1\[1499]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_1\[1371] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_1\[1490]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_1\[1371] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[1473]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_1\[1371] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[1444]
Removing Lhs of wire \FracN:add_vv_vv_MODGEN_4_0\[1372] = \FracN:MODULE_4:g1:a0:s_0\[1373]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_0\[1373] = \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_0\[1509]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_0\[1373] = \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_0\[1500]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_0\[1373] = \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_0\[1491]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_0\[1373] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[1474]
Removing Rhs of wire \FracN:MODULE_4:g1:a0:s_0\[1373] = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[1441]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_7\[1375] = \FracN:MODULE_3:g3:a0:s_7\[1304]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_6\[1376] = \FracN:MODULE_3:g3:a0:s_6\[1306]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_5\[1377] = \FracN:MODULE_3:g3:a0:s_5\[1308]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_4\[1378] = \FracN:MODULE_3:g3:a0:s_4\[1310]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_3\[1379] = \FracN:MODULE_3:g3:a0:s_3\[1312]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_2\[1380] = \FracN:MODULE_3:g3:a0:s_2\[1314]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_1\[1381] = \FracN:MODULE_3:g3:a0:s_1\[1316]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:atmp_0\[1382] = \FracN:MODULE_3:g3:a0:s_0\[1318]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_7\[1383] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_6\[1384] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_5\[1385] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_4\[1386] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_3\[1387] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_2\[1388] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_1\[1389] = zero[22]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:btmp_0\[1390] = \FracN:adder2_14\[549]
Removing Lhs of wire \FracN:MODULE_4:g1:a0:g0:u0:ci_0\[1391] = zero[22]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_7\[1515] = \FracN:MODIN8_7\[1516]
Removing Lhs of wire \FracN:MODIN8_7\[1516] = \FracN:MODULE_4:g1:a0:s_7\[1359]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_6\[1517] = \FracN:MODIN8_6\[1518]
Removing Lhs of wire \FracN:MODIN8_6\[1518] = \FracN:MODULE_4:g1:a0:s_6\[1361]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_5\[1519] = \FracN:MODIN8_5\[1520]
Removing Lhs of wire \FracN:MODIN8_5\[1520] = \FracN:MODULE_4:g1:a0:s_5\[1363]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_4\[1521] = \FracN:MODIN8_4\[1522]
Removing Lhs of wire \FracN:MODIN8_4\[1522] = \FracN:MODULE_4:g1:a0:s_4\[1365]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_3\[1523] = \FracN:MODIN8_3\[1524]
Removing Lhs of wire \FracN:MODIN8_3\[1524] = \FracN:MODULE_4:g1:a0:s_3\[1367]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_2\[1525] = \FracN:MODIN8_2\[1526]
Removing Lhs of wire \FracN:MODIN8_2\[1526] = \FracN:MODULE_4:g1:a0:s_2\[1369]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_1\[1527] = \FracN:MODIN8_1\[1528]
Removing Lhs of wire \FracN:MODIN8_1\[1528] = \FracN:MODULE_4:g1:a0:s_1\[1371]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:a_0\[1529] = \FracN:MODIN8_0\[1530]
Removing Lhs of wire \FracN:MODIN8_0\[1530] = \FracN:MODULE_4:g1:a0:s_0\[1373]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_7\[1531] = zero[22]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_6\[1532] = \FracN:MODIN9_6\[1533]
Removing Lhs of wire \FracN:MODIN9_6\[1533] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_5\[1534] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODIN9_5\[1535] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_4\[1536] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODIN9_4\[1537] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_3\[1538] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODIN9_3\[1539] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_2\[1540] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODIN9_2\[1541] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_1\[1542] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODIN9_1\[1543] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:b_0\[1544] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODIN9_0\[1545] = \FracN:minus1\[620]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_6\[1548] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_6\[1684]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_6\[1548] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_6\[1675]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_6\[1548] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_6\[1666]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_6\[1548] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[1649]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_6\[1548] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[1640]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_5\[1549] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_5\[1685]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_5\[1549] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_5\[1676]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_5\[1549] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_5\[1667]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_5\[1549] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[1650]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_5\[1549] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[1637]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_4\[1550] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_4\[1686]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_4\[1550] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_4\[1677]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_4\[1550] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_4\[1668]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_4\[1550] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[1651]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_4\[1550] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[1634]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_3\[1551] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_3\[1687]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_3\[1551] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_3\[1678]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_3\[1551] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_3\[1669]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_3\[1551] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[1652]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_3\[1551] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[1631]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_2\[1552] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_2\[1688]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_2\[1552] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_2\[1679]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_2\[1552] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_2\[1670]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_2\[1552] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[1653]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_2\[1552] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[1628]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_1\[1553] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_1\[1689]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_1\[1553] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_1\[1680]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_1\[1553] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_1\[1671]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_1\[1553] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[1654]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_1\[1553] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[1625]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_0\[1554] = \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_0\[1690]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_0\[1554] = \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_0\[1681]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_0\[1554] = \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_0\[1672]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_0\[1554] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[1655]
Removing Rhs of wire \FracN:MODULE_5:g1:a0:s_0\[1554] = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[1622]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_7\[1556] = \FracN:MODULE_4:g1:a0:s_7\[1359]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_6\[1557] = \FracN:MODULE_4:g1:a0:s_6\[1361]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_5\[1558] = \FracN:MODULE_4:g1:a0:s_5\[1363]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_4\[1559] = \FracN:MODULE_4:g1:a0:s_4\[1365]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_3\[1560] = \FracN:MODULE_4:g1:a0:s_3\[1367]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_2\[1561] = \FracN:MODULE_4:g1:a0:s_2\[1369]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_1\[1562] = \FracN:MODULE_4:g1:a0:s_1\[1371]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:atmp_0\[1563] = \FracN:MODULE_4:g1:a0:s_0\[1373]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_7\[1564] = zero[22]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_6\[1565] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_5\[1566] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_4\[1567] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_3\[1568] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_2\[1569] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_1\[1570] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:btmp_0\[1571] = \FracN:minus1\[620]
Removing Lhs of wire \FracN:MODULE_5:g1:a0:g0:u0:ci_0\[1572] = zero[22]
Removing Lhs of wire \Control:clk\[1708] = zero[22]
Removing Lhs of wire \Control:rst\[1709] = zero[22]
Removing Rhs of wire Net_7604[1710] = \Control:control_out_0\[1711]
Removing Rhs of wire Net_7604[1710] = \Control:control_0\[1729]
Removing Rhs of wire Net_7265[1714] = \Control:control_out_3\[1715]
Removing Rhs of wire Net_7265[1714] = \Control:control_3\[1726]
Removing Rhs of wire Net_8259[1719] = \Control:control_out_7\[1720]
Removing Rhs of wire Net_8259[1719] = \Control:control_7\[1722]
Removing Lhs of wire \SyncSOF:add_vi_vv_MODGEN_6_1\[1779] = \SyncSOF:MODULE_6:g2:a0:s_1\[1945]
Removing Lhs of wire \SyncSOF:add_vi_vv_MODGEN_6_0\[1780] = \SyncSOF:MODULE_6:g2:a0:s_0\[1946]
Removing Lhs of wire \SyncSOF:buffer_1\\R\[1781] = Net_7872[1731]
Removing Lhs of wire \SyncSOF:buffer_1\\S\[1782] = zero[22]
Removing Lhs of wire \SyncSOF:buffer_0\\R\[1783] = zero[22]
Removing Lhs of wire \SyncSOF:buffer_0\\S\[1784] = Net_7872[1731]
Removing Lhs of wire \SyncSOF:cmp_vv_vv_MODGEN_7\[1786] = \SyncSOF:MODULE_7:g1:a0:xneq\[2006]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_23\[1827] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_22\[1828] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_21\[1829] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_20\[1830] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_19\[1831] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_18\[1832] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_17\[1833] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_16\[1834] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_15\[1835] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_14\[1836] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_13\[1837] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_12\[1838] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_11\[1839] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_10\[1840] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_9\[1841] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_8\[1842] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_7\[1843] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_6\[1844] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_5\[1845] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_4\[1846] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_3\[1847] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_2\[1848] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_1\[1849] = \SyncSOF:MODIN10_1\[1850]
Removing Lhs of wire \SyncSOF:MODIN10_1\[1850] = \SyncSOF:buffer_1\[1776]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:a_0\[1851] = \SyncSOF:MODIN10_0\[1852]
Removing Lhs of wire \SyncSOF:MODIN10_0\[1852] = \SyncSOF:buffer_0\[1777]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1984] = one[35]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1985] = one[35]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:newa_0\[1986] = \SyncSOF:sof_sync\[1778]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:newb_0\[1987] = \SyncSOF:sof_prev\[1785]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:dataa_0\[1988] = \SyncSOF:sof_sync\[1778]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:datab_0\[1989] = \SyncSOF:sof_prev\[1785]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:gx:u0:a_0\[1990] = \SyncSOF:sof_sync\[1778]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:gx:u0:b_0\[1991] = \SyncSOF:sof_prev\[1785]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:gx:u0:aeqb_0\[1993] = one[35]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:gx:u0:eq_0\[1994] = \SyncSOF:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1992]
Removing Lhs of wire \SyncSOF:MODULE_7:g1:a0:gx:u0:eqi_0\[1995] = \SyncSOF:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1992]
Removing Lhs of wire tmpOE__ATU_1_net_0[2020] = one[35]
Removing Lhs of wire tmpOE__BOOT_net_0[2026] = one[35]
Removing Lhs of wire tmpOE__LED1_net_0[2036] = one[35]
Removing Lhs of wire tmpOE__LED2_net_0[2042] = one[35]
Removing Lhs of wire tmpOE__AMP_net_0[2048] = one[35]
Removing Lhs of wire tmpOE__KEY_0_net_0[2055] = one[35]
Removing Lhs of wire tmpOE__KEY_1_net_0[2060] = one[35]
Removing Lhs of wire Net_8751[2065] = one[35]
Removing Lhs of wire Net_8948[2068] = cy_tff_1[2067]
Removing Lhs of wire \CW_Control:clk\[2069] = cy_tff_1[2067]
Removing Lhs of wire \CW_Control:rst\[2070] = zero[22]
Removing Rhs of wire Net_12[2071] = \CW_Control:control_out_0\[2072]
Removing Rhs of wire Net_12[2071] = \CW_Control:control_0\[2095]
Removing Lhs of wire \CW_Hold_Timer:Net_260\[2098] = zero[22]
Removing Lhs of wire \CW_Hold_Timer:Net_266\[2099] = one[35]
Removing Lhs of wire \CW_Hold_Timer:Net_102\[2105] = one[35]
Removing Lhs of wire \Iambic_Counter:Net_89\[2113] = one[35]
Removing Lhs of wire \Iambic_Counter:CounterUDB:ctrl_capmode_1\[2122] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:ctrl_capmode_0\[2123] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:ctrl_enable\[2135] = \Iambic_Counter:CounterUDB:control_7\[2127]
Removing Lhs of wire \Iambic_Counter:CounterUDB:capt_rising\[2137] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:capt_falling\[2138] = \Iambic_Counter:CounterUDB:prevCapture\[2136]
Removing Rhs of wire \Iambic_Counter:CounterUDB:reload\[2141] = \Iambic_Counter:CounterUDB:reload_tc\[2142]
Removing Lhs of wire \Iambic_Counter:CounterUDB:final_enable\[2143] = \Iambic_Counter:CounterUDB:control_7\[2127]
Removing Lhs of wire \Iambic_Counter:CounterUDB:counter_enable\[2144] = \Iambic_Counter:CounterUDB:control_7\[2127]
Removing Rhs of wire \Iambic_Counter:CounterUDB:status_0\[2145] = \Iambic_Counter:CounterUDB:cmp_out_status\[2146]
Removing Rhs of wire \Iambic_Counter:CounterUDB:status_1\[2147] = \Iambic_Counter:CounterUDB:per_zero\[2148]
Removing Rhs of wire \Iambic_Counter:CounterUDB:status_2\[2149] = \Iambic_Counter:CounterUDB:overflow_status\[2150]
Removing Rhs of wire \Iambic_Counter:CounterUDB:status_3\[2151] = \Iambic_Counter:CounterUDB:underflow_status\[2152]
Removing Lhs of wire \Iambic_Counter:CounterUDB:status_4\[2153] = \Iambic_Counter:CounterUDB:hwCapture\[2140]
Removing Rhs of wire \Iambic_Counter:CounterUDB:status_5\[2154] = \Iambic_Counter:CounterUDB:fifo_full\[2155]
Removing Rhs of wire \Iambic_Counter:CounterUDB:status_6\[2156] = \Iambic_Counter:CounterUDB:fifo_nempty\[2157]
Removing Lhs of wire Net_8915[2159] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:dp_dir\[2161] = one[35]
Removing Lhs of wire \Iambic_Counter:CounterUDB:tc_i\[2166] = \Iambic_Counter:CounterUDB:reload\[2141]
Removing Rhs of wire \Iambic_Counter:CounterUDB:cmp_out_i\[2168] = \Iambic_Counter:CounterUDB:cmp_equal\[2169]
Removing Lhs of wire \Iambic_Counter:CounterUDB:cs_addr_2\[2176] = one[35]
Removing Lhs of wire \Iambic_Counter:CounterUDB:cs_addr_1\[2177] = \Iambic_Counter:CounterUDB:count_enable\[2175]
Removing Lhs of wire \Iambic_Counter:CounterUDB:cs_addr_0\[2178] = \Iambic_Counter:CounterUDB:reload\[2141]
Removing Rhs of wire Net_217[2354] = cy_tff_2[2356]
Removing Lhs of wire Net_8904[2355] = one[35]
Removing Lhs of wire \I2S:bI2S:tx_swap_done_reg\\D\[2361] = zero[22]
Removing Lhs of wire \I2S:bI2S:d0_load\\D\[2362] = zero[22]
Removing Lhs of wire \I2S:bI2S:tx_int_reg\\D\[2366] = \I2S:bI2S:tx_int_out_0\[249]
Removing Lhs of wire \I2S:bI2S:rx_f1_load\\D\[2372] = zero[22]
Removing Lhs of wire \I2S:bI2S:rx_int_reg\\D\[2375] = \I2S:bI2S:rx_int_out_0\[303]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[2377] = Net_8153[472]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[2378] = Key_wire_0[456]
Removing Lhs of wire Net_8989D[2379] = zero[22]
Removing Lhs of wire Net_8987D[2380] = zero[22]
Removing Lhs of wire Net_8988D[2381] = zero[22]
Removing Lhs of wire \FracN:pOut_6\\D\[2382] = \FracN:MODULE_5:g1:a0:s_6\[1548]
Removing Lhs of wire \FracN:pOut_5\\D\[2383] = \FracN:MODULE_5:g1:a0:s_5\[1549]
Removing Lhs of wire \FracN:pOut_4\\D\[2384] = \FracN:MODULE_5:g1:a0:s_4\[1550]
Removing Lhs of wire \FracN:pOut_3\\D\[2385] = \FracN:MODULE_5:g1:a0:s_3\[1551]
Removing Lhs of wire \FracN:pOut_2\\D\[2386] = \FracN:MODULE_5:g1:a0:s_2\[1552]
Removing Lhs of wire \FracN:pOut_1\\D\[2387] = \FracN:MODULE_5:g1:a0:s_1\[1553]
Removing Lhs of wire \FracN:pOut_0\\D\[2388] = \FracN:MODULE_5:g1:a0:s_0\[1554]
Removing Lhs of wire \FracN:acc1_13\\D\[2389] = \FracN:adder1_13\[521]
Removing Lhs of wire \FracN:acc1_12\\D\[2390] = \FracN:adder1_12\[523]
Removing Lhs of wire \FracN:acc1_11\\D\[2391] = \FracN:adder1_11\[525]
Removing Lhs of wire \FracN:acc1_10\\D\[2392] = \FracN:adder1_10\[527]
Removing Lhs of wire \FracN:acc1_9\\D\[2393] = \FracN:adder1_9\[529]
Removing Lhs of wire \FracN:acc1_8\\D\[2394] = \FracN:adder1_8\[531]
Removing Lhs of wire \FracN:acc1_7\\D\[2395] = \FracN:adder1_7\[533]
Removing Lhs of wire \FracN:acc1_6\\D\[2396] = \FracN:adder1_6\[535]
Removing Lhs of wire \FracN:acc1_5\\D\[2397] = \FracN:adder1_5\[537]
Removing Lhs of wire \FracN:acc1_4\\D\[2398] = \FracN:adder1_4\[539]
Removing Lhs of wire \FracN:acc1_3\\D\[2399] = \FracN:adder1_3\[541]
Removing Lhs of wire \FracN:acc1_2\\D\[2400] = \FracN:adder1_2\[543]
Removing Lhs of wire \FracN:acc1_1\\D\[2401] = \FracN:adder1_1\[545]
Removing Lhs of wire \FracN:acc1_0\\D\[2402] = \FracN:adder1_0\[547]
Removing Lhs of wire \FracN:acc2_13\\D\[2403] = \FracN:adder2_13\[551]
Removing Lhs of wire \FracN:acc2_12\\D\[2404] = \FracN:adder2_12\[553]
Removing Lhs of wire \FracN:acc2_11\\D\[2405] = \FracN:adder2_11\[555]
Removing Lhs of wire \FracN:acc2_10\\D\[2406] = \FracN:adder2_10\[557]
Removing Lhs of wire \FracN:acc2_9\\D\[2407] = \FracN:adder2_9\[559]
Removing Lhs of wire \FracN:acc2_8\\D\[2408] = \FracN:adder2_8\[561]
Removing Lhs of wire \FracN:acc2_7\\D\[2409] = \FracN:adder2_7\[563]
Removing Lhs of wire \FracN:acc2_6\\D\[2410] = \FracN:adder2_6\[565]
Removing Lhs of wire \FracN:acc2_5\\D\[2411] = \FracN:adder2_5\[567]
Removing Lhs of wire \FracN:acc2_4\\D\[2412] = \FracN:adder2_4\[569]
Removing Lhs of wire \FracN:acc2_3\\D\[2413] = \FracN:adder2_3\[571]
Removing Lhs of wire \FracN:acc2_2\\D\[2414] = \FracN:adder2_2\[573]
Removing Lhs of wire \FracN:acc2_1\\D\[2415] = \FracN:adder2_1\[575]
Removing Lhs of wire \FracN:acc2_0\\D\[2416] = \FracN:adder2_0\[577]
Removing Lhs of wire \FracN:minus1\\D\[2417] = \FracN:adder2_14\[549]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[2418] = Net_8984[1703]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[2419] = Key_wire_1[458]
Removing Lhs of wire Net_8998D[2420] = zero[22]
Removing Lhs of wire Net_8996D[2421] = zero[22]
Removing Lhs of wire Net_8997D[2422] = zero[22]
Removing Lhs of wire \SyncSOF:frame_pos_ready\\D\[2438] = \SyncSOF:MODULE_7:g1:a0:xneq\[2006]
Removing Lhs of wire \Iambic_Counter:CounterUDB:prevCapture\\D\[2444] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:overflow_reg_i\\D\[2445] = \Iambic_Counter:CounterUDB:overflow\[2160]
Removing Lhs of wire \Iambic_Counter:CounterUDB:underflow_reg_i\\D\[2446] = \Iambic_Counter:CounterUDB:underflow\[2163]
Removing Lhs of wire \Iambic_Counter:CounterUDB:tc_reg_i\\D\[2447] = \Iambic_Counter:CounterUDB:reload\[2141]
Removing Lhs of wire \Iambic_Counter:CounterUDB:prevCompare\\D\[2448] = \Iambic_Counter:CounterUDB:cmp_out_i\[2168]
Removing Lhs of wire \Iambic_Counter:CounterUDB:cmp_out_reg_i\\D\[2449] = \Iambic_Counter:CounterUDB:cmp_out_i\[2168]
Removing Lhs of wire \Iambic_Counter:CounterUDB:count_stored_i\\D\[2450] = Net_206[2174]

------------------------------------------------------
Aliased 0 equations, 890 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\I2S:bI2S:tx_lch_load_3\' (cost = 0):
\I2S:bI2S:tx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:tx_rch_load_3\' (cost = 0):
\I2S:bI2S:tx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:rx_lch_load_3\' (cost = 0):
\I2S:bI2S:rx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:rx_rch_load_3\' (cost = 0):
\I2S:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:tx_underflow_0\' (cost = 1):
\I2S:bI2S:tx_underflow_0\ <= ((not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and \I2S:bI2S:tx_state_0\ and \I2S:bI2S:tx_f0_empty_0\));

Note:  Expanding virtual equation for '\I2S:bI2S:rx_overflow_0\' (cost = 1):
\I2S:bI2S:rx_overflow_0\ <= ((\I2S:bI2S:rx_f0_load\ and \I2S:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_0\' (cost = 0):
\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_0\ <= (\FracN:adder1_14\);

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SyncSOF:buffer_0\);

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:s_0\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:s_0\ <= (not \SyncSOF:buffer_0\);

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\SyncSOF:buffer_1\ and \SyncSOF:buffer_0\));

Note:  Expanding virtual equation for '\SyncSOF:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\SyncSOF:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \SyncSOF:sof_sync\ and not \SyncSOF:sof_prev\)
	OR (\SyncSOF:sof_sync\ and \SyncSOF:sof_prev\));

Note:  Expanding virtual equation for '\SyncSOF:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\SyncSOF:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \SyncSOF:sof_sync\ and not \SyncSOF:sof_prev\)
	OR (\SyncSOF:sof_sync\ and \SyncSOF:sof_prev\));

Note:  Expanding virtual equation for '\Iambic_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Iambic_Counter:CounterUDB:capt_either_edge\ <= (\Iambic_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Iambic_Counter:CounterUDB:overflow\' (cost = 0):
\Iambic_Counter:CounterUDB:overflow\ <= (\Iambic_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Iambic_Counter:CounterUDB:underflow\' (cost = 0):
\Iambic_Counter:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_3\' (cost = 0):
\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_5\' (cost = 0):
\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_4\' (cost = 0):
\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_2\' (cost = 0):
\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_1\' (cost = 0):
\FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_1\ <= (\FracN:adder1_14\);

Note:  Virtual signal \SyncSOF:MODULE_7:g1:a0:xneq\ with ( cost: 1088 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\SyncSOF:MODULE_7:g1:a0:xneq\ <= ((not \SyncSOF:sof_prev\ and \SyncSOF:sof_sync\)
	OR (not \SyncSOF:sof_sync\ and \SyncSOF:sof_prev\));

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:s_1\' (cost = 4):
\SyncSOF:MODULE_6:g2:a0:s_1\ <= ((not \SyncSOF:buffer_0\ and \SyncSOF:buffer_1\)
	OR (not \SyncSOF:buffer_1\ and \SyncSOF:buffer_0\));

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 42 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FracN:MODULE_3:g3:a0:s_7\ to zero
Aliasing \FracN:MODULE_3:g3:a0:s_6\ to zero
Aliasing \FracN:MODULE_3:g3:a0:s_5\ to zero
Aliasing \FracN:MODULE_3:g3:a0:s_4\ to one
Aliasing \FracN:MODULE_3:g3:a0:s_3\ to zero
Aliasing \FracN:MODULE_3:g3:a0:s_0\ to \FracN:MODULE_3:g3:a0:s_1\
Aliasing \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Iambic_Counter:CounterUDB:hwCapture\ to zero
Aliasing \Iambic_Counter:CounterUDB:status_3\ to zero
Aliasing \Iambic_Counter:CounterUDB:underflow\ to zero
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_7\[1304] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_6\[1306] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_5\[1308] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_4\[1310] = one[35]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_3\[1312] = zero[22]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_2\[1314] = \FracN:adder1_14\[519]
Removing Lhs of wire \FracN:MODULE_3:g3:a0:s_0\[1318] = \FracN:MODULE_3:g3:a0:s_1\[1316]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1955] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1965] = zero[22]
Removing Lhs of wire \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1975] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:hwCapture\[2140] = zero[22]
Removing Rhs of wire \Iambic_Counter:CounterUDB:reload\[2141] = \Iambic_Counter:CounterUDB:per_equal\[2162]
Removing Lhs of wire \Iambic_Counter:CounterUDB:status_3\[2151] = zero[22]
Removing Lhs of wire \Iambic_Counter:CounterUDB:underflow\[2163] = zero[22]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya "-.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj" -dcpsoc3 peaberry.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.981ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Thursday, 22 October 2015 22:07:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry.cyprj -d CY8C3246PVI-147 peaberry.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ kept zero
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\ kept zero
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ kept \FracN:acc1_13\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\ kept \FracN:frac_13\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ kept \FracN:acc1_12\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\ kept \FracN:frac_12\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ kept \FracN:acc1_11\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\ kept \FracN:frac_11\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ kept \FracN:acc1_10\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\ kept \FracN:frac_10\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ kept \FracN:acc1_9\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\ kept \FracN:frac_9\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ kept \FracN:acc1_8\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\ kept \FracN:frac_8\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept \FracN:acc1_7\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept \FracN:frac_7\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept \FracN:acc1_6\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept \FracN:frac_6\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept \FracN:acc1_5\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept \FracN:frac_5\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept \FracN:acc1_4\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept \FracN:frac_4\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept \FracN:acc1_3\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept \FracN:frac_3\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept \FracN:acc1_2\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept \FracN:frac_2\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept \FracN:acc1_1\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept \FracN:frac_1\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept \FracN:acc1_0\
    Removed wire end \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept \FracN:frac_0\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ kept zero
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\ kept zero
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ kept \FracN:acc2_13\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\ kept \FracN:acc1_13\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ kept \FracN:acc2_12\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\ kept \FracN:acc1_12\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ kept \FracN:acc2_11\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\ kept \FracN:acc1_11\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ kept \FracN:acc2_10\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\ kept \FracN:acc1_10\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ kept \FracN:acc2_9\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\ kept \FracN:acc1_9\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ kept \FracN:acc2_8\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\ kept \FracN:acc1_8\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept \FracN:acc2_7\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept \FracN:acc1_7\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept \FracN:acc2_6\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept \FracN:acc1_6\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept \FracN:acc2_5\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept \FracN:acc1_5\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept \FracN:acc2_4\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept \FracN:acc1_4\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept \FracN:acc2_3\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept \FracN:acc1_3\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept \FracN:acc2_2\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept \FracN:acc1_2\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept \FracN:acc2_1\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept \FracN:acc1_1\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept \FracN:acc2_0\
    Removed wire end \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept \FracN:acc1_0\
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept one
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept \FracN:adder1_14\
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept \FracN:MODULE_3:g3:a0:s_1\
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept zero
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept \FracN:MODULE_3:g3:a0:s_1\
    Removed wire end \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept \FracN:adder2_14\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept \FracN:MODULE_4:g1:a0:s_7\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept zero
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept \FracN:MODULE_4:g1:a0:s_6\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept \FracN:minus1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept \FracN:MODULE_4:g1:a0:s_5\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept \FracN:minus1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept \FracN:MODULE_4:g1:a0:s_4\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept \FracN:minus1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept \FracN:MODULE_4:g1:a0:s_3\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept \FracN:minus1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept \FracN:MODULE_4:g1:a0:s_2\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept \FracN:minus1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept \FracN:MODULE_4:g1:a0:s_1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept \FracN:minus1\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept \FracN:MODULE_4:g1:a0:s_0\
    Removed wire end \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept \FracN:minus1\
    Removed wire end \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \I2S:bI2S:tx_swap_done_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2S:bI2S:d0_load\ from registered to combinatorial
    Converted constant MacroCell: \I2S:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: Net_8989 from registered to combinatorial
    Converted constant MacroCell: Net_8987 from registered to combinatorial
    Converted constant MacroCell: Net_8988 from registered to combinatorial
    Converted constant MacroCell: Net_8998 from registered to combinatorial
    Converted constant MacroCell: Net_8996 from registered to combinatorial
    Converted constant MacroCell: Net_8997 from registered to combinatorial
    Converted constant MacroCell: \Iambic_Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Iambic_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock USBFS_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus_1 to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus_2 to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus_3 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock My_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'FRAC_CLK'. Fanout=37, Signal=Net_7639
    Digital Clock 1: Automatic-assigning  clock 'I2S_CLK'. Fanout=1, Signal=Net_7580
    Digital Clock 2: Automatic-assigning  clock 'Iambic_Clock_1'. Fanout=3, Signal=Net_8914
    Digital Clock 3: Automatic-assigning  clock 'Iambic_Clock_Main'. Fanout=1, Signal=Net_8919
    Digital Clock 4: Automatic-assigning  clock 'CW_Clock'. Fanout=2, Signal=Net_8748
    Digital Clock 5: Automatic-assigning  clock 'BEAT_CLK'. Fanout=1, Signal=Net_9004
    Digital Clock 6: Automatic-assigning  clock 'Debounce_Clock'. Fanout=2, Signal=Net_8985
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2S:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: I2S_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2S_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Iambic_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Iambic_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Iambic_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Iambic_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Iambic_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Iambic_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \SyncSOF:Counter0\:count7cell.tc
        Effective Clock: BUS_CLK
        Enable Signal: \SyncSOF:Counter0\:count7cell.tc
    Routed Clock: \SyncSOF:Counter1\:count7cell.tc
        Effective Clock: BUS_CLK
        Enable Signal: \SyncSOF:Counter1\:count7cell.tc
    Routed Clock: cy_tff_1:macrocell.q
        Effective Clock: CW_Clock
        Enable Signal: cy_tff_1:macrocell.q
    Routed Clock: \USBFS:USB\:usbcell.sof_int
        Effective Clock: \USBFS:USB\:usbcell.sof_int
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBFS:VBUS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:VBUS(0)\__PA ,
            pad => \USBFS:VBUS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LRCK1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LRCK1(0)__PA ,
            input => Net_6748 ,
            pad => LRCK1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCK1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCK1(0)__PA ,
            input => Net_7720 ,
            pad => BCK1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOUT(0)__PA ,
            fb => Net_7579 ,
            pad => DOUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:Net_643_1\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIN(0)__PA ,
            input => Net_6655_0 ,
            pad => DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BCK2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BCK2(0)__PA ,
            input => Net_7720 ,
            pad => BCK2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ATU_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ATU_0(0)__PA ,
            oe => tmpOE__ATU_0_net_0 ,
            input => Net_7699 ,
            fb => Net_8968 ,
            pad => ATU_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LRCK2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LRCK2(0)__PA ,
            input => Net_6748 ,
            pad => LRCK2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            input => Net_7597 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCK2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCK2(0)__PA ,
            input => ClockBlock_BUS_CLK_local ,
            pad => SCK2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            input => Net_7267 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCK1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCK1(0)__PA ,
            input => ClockBlock_BUS_CLK_local ,
            pad => SCK1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => XK(0)__PA ,
            input => Net_7603 ,
            pad => XK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ATU_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ATU_1(0)__PA ,
            input => Net_8259 ,
            pad => ATU_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOOT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BOOT(0)__PA ,
            fb => Net_7589 ,
            pad => BOOT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            input => Net_7604 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            input => Net_7604 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AMP(0)__PA ,
            input => Net_7265 ,
            pad => AMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_0(0)__PA ,
            fb => Net_8153 ,
            pad => KEY_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_1(0)__PA ,
            fb => Net_8984 ,
            pad => KEY_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\FracN:adder1_0\, Mode=(D-Register, Carry-Chain-Start)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_0\ * \FracN:acc1_0\)
            Cpt1 Equation   = (!\FracN:frac_0\ * !\FracN:acc1_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_0\ * !\FracN:acc1_0\
            + \FracN:frac_0\ * \FracN:acc1_0\
        );
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:acc1_0\ (fanout=6)

    MacroCell: Name=\FracN:adder1_1\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_1\ * \FracN:acc1_1\)
            Cpt1 Equation   = (!\FracN:frac_1\ * !\FracN:acc1_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_1\ * !\FracN:acc1_1\
            + \FracN:frac_1\ * \FracN:acc1_1\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:acc1_1\ (fanout=6)

    MacroCell: Name=\FracN:adder1_2\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_2\ * \FracN:acc1_2\)
            Cpt1 Equation   = (!\FracN:frac_2\ * !\FracN:acc1_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_2\ * !\FracN:acc1_2\
            + \FracN:frac_2\ * \FracN:acc1_2\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:acc1_2\ (fanout=6)

    MacroCell: Name=\FracN:adder1_3\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_3\ * \FracN:acc1_3\)
            Cpt1 Equation   = (!\FracN:frac_3\ * !\FracN:acc1_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_3\ * !\FracN:acc1_3\
            + \FracN:frac_3\ * \FracN:acc1_3\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:acc1_3\ (fanout=6)

    MacroCell: Name=\FracN:adder1_4\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_4\ * \FracN:acc1_4\)
            Cpt1 Equation   = (!\FracN:frac_4\ * !\FracN:acc1_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_4\ * !\FracN:acc1_4\
            + \FracN:frac_4\ * \FracN:acc1_4\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:acc1_4\ (fanout=6)

    MacroCell: Name=\FracN:adder1_5\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_5\ * \FracN:acc1_5\)
            Cpt1 Equation   = (!\FracN:frac_5\ * !\FracN:acc1_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_5\ * !\FracN:acc1_5\
            + \FracN:frac_5\ * \FracN:acc1_5\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:acc1_5\ (fanout=6)

    MacroCell: Name=\FracN:adder1_6\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_6\ * \FracN:acc1_6\)
            Cpt1 Equation   = (!\FracN:frac_6\ * !\FracN:acc1_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_6\ * !\FracN:acc1_6\
            + \FracN:frac_6\ * \FracN:acc1_6\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:acc1_6\ (fanout=6)

    MacroCell: Name=\FracN:adder1_7\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_7\ * \FracN:acc1_7\)
            Cpt1 Equation   = (!\FracN:frac_7\ * !\FracN:acc1_7\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_7\ * !\FracN:acc1_7\
            + \FracN:frac_7\ * \FracN:acc1_7\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = \FracN:acc1_7\ (fanout=6)

    MacroCell: Name=\FracN:adder1_8\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_8\ * \FracN:acc1_8\)
            Cpt1 Equation   = (!\FracN:frac_8\ * !\FracN:acc1_8\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_8\ * !\FracN:acc1_8\
            + \FracN:frac_8\ * \FracN:acc1_8\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Output = \FracN:acc1_8\ (fanout=6)

    MacroCell: Name=\FracN:adder1_9\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_9\ * \FracN:acc1_9\)
            Cpt1 Equation   = (!\FracN:frac_9\ * !\FracN:acc1_9\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_9\ * !\FracN:acc1_9\
            + \FracN:frac_9\ * \FracN:acc1_9\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Output = \FracN:acc1_9\ (fanout=6)

    MacroCell: Name=\FracN:adder1_10\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_10\ * \FracN:acc1_10\)
            Cpt1 Equation   = (!\FracN:frac_10\ * !\FracN:acc1_10\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_10\ * !\FracN:acc1_10\
            + \FracN:frac_10\ * \FracN:acc1_10\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Output = \FracN:acc1_10\ (fanout=6)

    MacroCell: Name=\FracN:adder1_11\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_11\ * \FracN:acc1_11\)
            Cpt1 Equation   = (!\FracN:frac_11\ * !\FracN:acc1_11\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_11\ * !\FracN:acc1_11\
            + \FracN:frac_11\ * \FracN:acc1_11\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Output = \FracN:acc1_11\ (fanout=6)

    MacroCell: Name=\FracN:adder1_12\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_12\ * \FracN:acc1_12\)
            Cpt1 Equation   = (!\FracN:frac_12\ * !\FracN:acc1_12\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_12\ * !\FracN:acc1_12\
            + \FracN:frac_12\ * \FracN:acc1_12\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Output = \FracN:acc1_12\ (fanout=6)

    MacroCell: Name=\FracN:adder1_13\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_13\ * \FracN:acc1_13\)
            Cpt1 Equation   = (!\FracN:frac_13\ * !\FracN:acc1_13\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_13\ * !\FracN:acc1_13\
            + \FracN:frac_13\ * \FracN:acc1_13\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Output = \FracN:acc1_13\ (fanout=6)

    MacroCell: Name=\FracN:adder1_14\, Mode=(Combinatorial, Carry-Chain-Last)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Cout = \FracN:adder1_14_cout\
        Output = \FracN:adder1_14\ (fanout=7)

    MacroCell: Name=\FracN:adder2_0\, Mode=(D-Register, Carry-Chain-Start)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_0\ * \FracN:acc2_0\)
            Cpt1 Equation   = (!\FracN:acc1_0\ * !\FracN:acc2_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_0\ * !\FracN:acc2_0\
            + \FracN:acc1_0\ * \FracN:acc2_0\
        );
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:acc2_0\ (fanout=3)

    MacroCell: Name=\FracN:adder2_1\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_1\ * \FracN:acc2_1\)
            Cpt1 Equation   = (!\FracN:acc1_1\ * !\FracN:acc2_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_1\ * !\FracN:acc2_1\
            + \FracN:acc1_1\ * \FracN:acc2_1\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:acc2_1\ (fanout=3)

    MacroCell: Name=\FracN:adder2_2\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_2\ * \FracN:acc2_2\)
            Cpt1 Equation   = (!\FracN:acc1_2\ * !\FracN:acc2_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_2\ * !\FracN:acc2_2\
            + \FracN:acc1_2\ * \FracN:acc2_2\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:acc2_2\ (fanout=3)

    MacroCell: Name=\FracN:adder2_3\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_3\ * \FracN:acc2_3\)
            Cpt1 Equation   = (!\FracN:acc1_3\ * !\FracN:acc2_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_3\ * !\FracN:acc2_3\
            + \FracN:acc1_3\ * \FracN:acc2_3\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:acc2_3\ (fanout=3)

    MacroCell: Name=\FracN:adder2_4\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_4\ * \FracN:acc2_4\)
            Cpt1 Equation   = (!\FracN:acc1_4\ * !\FracN:acc2_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_4\ * !\FracN:acc2_4\
            + \FracN:acc1_4\ * \FracN:acc2_4\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:acc2_4\ (fanout=3)

    MacroCell: Name=\FracN:adder2_5\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_5\ * \FracN:acc2_5\)
            Cpt1 Equation   = (!\FracN:acc1_5\ * !\FracN:acc2_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_5\ * !\FracN:acc2_5\
            + \FracN:acc1_5\ * \FracN:acc2_5\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:acc2_5\ (fanout=3)

    MacroCell: Name=\FracN:adder2_6\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_6\ * \FracN:acc2_6\)
            Cpt1 Equation   = (!\FracN:acc1_6\ * !\FracN:acc2_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_6\ * !\FracN:acc2_6\
            + \FracN:acc1_6\ * \FracN:acc2_6\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:acc2_6\ (fanout=3)

    MacroCell: Name=\FracN:adder2_7\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_7\ * \FracN:acc2_7\)
            Cpt1 Equation   = (!\FracN:acc1_7\ * !\FracN:acc2_7\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_7\ * !\FracN:acc2_7\
            + \FracN:acc1_7\ * \FracN:acc2_7\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = \FracN:acc2_7\ (fanout=3)

    MacroCell: Name=\FracN:adder2_8\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_8\ * \FracN:acc2_8\)
            Cpt1 Equation   = (!\FracN:acc1_8\ * !\FracN:acc2_8\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_8\ * !\FracN:acc2_8\
            + \FracN:acc1_8\ * \FracN:acc2_8\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Output = \FracN:acc2_8\ (fanout=3)

    MacroCell: Name=\FracN:adder2_9\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_9\ * \FracN:acc2_9\)
            Cpt1 Equation   = (!\FracN:acc1_9\ * !\FracN:acc2_9\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_9\ * !\FracN:acc2_9\
            + \FracN:acc1_9\ * \FracN:acc2_9\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Output = \FracN:acc2_9\ (fanout=3)

    MacroCell: Name=\FracN:adder2_10\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_10\ * \FracN:acc2_10\)
            Cpt1 Equation   = (!\FracN:acc1_10\ * !\FracN:acc2_10\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_10\ * !\FracN:acc2_10\
            + \FracN:acc1_10\ * \FracN:acc2_10\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Output = \FracN:acc2_10\ (fanout=3)

    MacroCell: Name=\FracN:adder2_11\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_11\ * \FracN:acc2_11\)
            Cpt1 Equation   = (!\FracN:acc1_11\ * !\FracN:acc2_11\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_11\ * !\FracN:acc2_11\
            + \FracN:acc1_11\ * \FracN:acc2_11\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Output = \FracN:acc2_11\ (fanout=3)

    MacroCell: Name=\FracN:adder2_12\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_12\ * \FracN:acc2_12\)
            Cpt1 Equation   = (!\FracN:acc1_12\ * !\FracN:acc2_12\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_12\ * !\FracN:acc2_12\
            + \FracN:acc1_12\ * \FracN:acc2_12\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Output = \FracN:acc2_12\ (fanout=3)

    MacroCell: Name=\FracN:adder2_13\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_13\ * \FracN:acc2_13\)
            Cpt1 Equation   = (!\FracN:acc1_13\ * !\FracN:acc2_13\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_13\ * !\FracN:acc2_13\
            + \FracN:acc1_13\ * \FracN:acc2_13\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Output = \FracN:acc2_13\ (fanout=3)

    MacroCell: Name=\FracN:adder2_14\, Mode=(Combinatorial, Carry-Chain-Last)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Cout = \FracN:adder2_14_cout\
        Output = \FracN:adder2_14\ (fanout=4)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_0\, Mode=(Combinatorial, Carry-Chain-Start)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (!\FracN:adder1_14\ * \FracN:adder2_14\)
            Cpt1 Equation   = (\FracN:adder1_14\ * !\FracN:adder2_14\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:adder1_14\ * \FracN:adder2_14\
            + \FracN:adder1_14\ * !\FracN:adder2_14\
        );
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:MODULE_4:g1:a0:s_0\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_1\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (\FracN:adder1_14\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FracN:adder1_14\
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:MODULE_4:g1:a0:s_1\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_2\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (!\FracN:adder1_14\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FracN:adder1_14\
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:MODULE_4:g1:a0:s_2\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_3\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:MODULE_4:g1:a0:s_3\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_4\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:MODULE_4:g1:a0:s_4\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_5\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:MODULE_4:g1:a0:s_5\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_6\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:MODULE_4:g1:a0:s_6\ (fanout=3)

    MacroCell: Name=\FracN:MODULE_4:g1:a0:s_7\, Mode=(Combinatorial, Carry-Chain-Last)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_4:g1:a0:s_7_cout\
        Output = \FracN:MODULE_4:g1:a0:s_7\ (fanout=2)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_0\, Mode=(D-Register, Carry-Chain-Start)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_0\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_0\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_0\
        );
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:pOut_0\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_1\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_1\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_1\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_1\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:pOut_1\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_2\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_2\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_2\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_2\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:pOut_2\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_3\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_3\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_3\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_3\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:pOut_3\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_4\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_4\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_4\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_4\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:pOut_4\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_5\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_5\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_5\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_5\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:pOut_5\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:s_6\, Mode=(D-Register, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_6\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_6\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_6\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:pOut_6\ (fanout=1)

    MacroCell: Name=\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\, Mode=(Combinatorial, Carry-Chain-Last)
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (!\FracN:MODULE_4:g1:a0:s_7\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FracN:MODULE_4:g1:a0:s_7\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7_cout\
        Output = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ (fanout=0)

    MacroCell: Name=\I2S:bI2S:tx_underflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              \I2S:bI2S:tx_state_0\ * \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_0\ (fanout=1)

    MacroCell: Name=\I2S:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_f0_load\ * \I2S:bI2S:rx_f0_full_0\
        );
        Output = \I2S:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\SyncSOF:MODULE_7:g1:a0:xneq\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SyncSOF:sof_sync\ * \SyncSOF:sof_prev\
            + \SyncSOF:sof_sync\ * !\SyncSOF:sof_prev\
        );
        Output = \SyncSOF:MODULE_7:g1:a0:xneq\ (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Iambic_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:cmp_out_i\ * 
              !\Iambic_Counter:CounterUDB:prevCompare\
        );
        Output = \Iambic_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Iambic_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:reload\ * 
              !\Iambic_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Iambic_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Iambic_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:control_7\ * 
              !\Iambic_Counter:CounterUDB:count_stored_i\ * Net_206
        );
        Output = \Iambic_Counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)

    MacroCell: Name=\I2S:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:ctrl_2\
        );
        Output = \I2S:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_6748, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:reset\ * !\I2S:bI2S:count_6\
        );
        Output = Net_6748 (fanout=2)

    MacroCell: Name=\I2S:bI2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_0\ * \I2S:bI2S:tx_underflow_sticky\
            + \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * \I2S:bI2S:tx_state_0\ * 
              \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:bI2S:txenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7720 * \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:count_6\ * 
              !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_underflow_sticky\
            + Net_7720 * \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:tx_underflow_sticky\ * 
              \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_6\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_5\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_4\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_3\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:txenable\ (fanout=4)

    MacroCell: Name=\I2S:bI2S:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_2\ (fanout=5)

    MacroCell: Name=\I2S:bI2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_3\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_2\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_1\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_1\ (fanout=5)

    MacroCell: Name=\I2S:bI2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
            + \I2S:bI2S:tx_state_2\ * \I2S:bI2S:tx_state_1\ * 
              \I2S:bI2S:tx_state_0\
        );
        Output = \I2S:bI2S:tx_state_0\ (fanout=5)

    MacroCell: Name=Net_6655_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7720 * Net_6655_0
            + Net_7720 * \I2S:bI2S:tx_data_out_0\
        );
        Output = Net_6655_0 (fanout=2)

    MacroCell: Name=\I2S:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\
            + \I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\
        );
        Output = \I2S:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2S:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2S:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              !\I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              !\I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2S:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:rx_state_2\ * \I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2S:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_f0_load\ * 
              \I2S:bI2S:rx_f0_full_0\
            + \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_6\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_5\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_2\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_1\ * \I2S:bI2S:count_6\ * \I2S:bI2S:count_5\ * 
              \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2S:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7720 * Net_7579
            + Net_7720 * \I2S:bI2S:rx_data_in_0\
        );
        Output = \I2S:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=Key_wire_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8985) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8153
        );
        Output = Key_wire_0 (fanout=1)

    MacroCell: Name=\FracN:minus1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7639) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FracN:adder2_14\
        );
        Output = \FracN:minus1\ (fanout=21)

    MacroCell: Name=Key_wire_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8985) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8984
        );
        Output = Key_wire_1 (fanout=1)

    MacroCell: Name=\SyncSOF:frame_pos_hi_7\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_3\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_7\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_7\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_6\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_2\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_6\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_6\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_5\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_1\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_5\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_5\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_4\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_0\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_4\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_4\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_3\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_5\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_3\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_3\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_2\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_4\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_2\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_2\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_3\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_1\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_1\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_hi_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_2\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_0\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_0\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_6\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_1\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_6\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_6\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_5\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_0\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_5\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_5\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_4\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_5\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_4\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_4\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_3\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_4\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_3\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_3\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_2\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_3\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_2\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_2\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_2\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_1\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_1\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_lo_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_1\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_0\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_0\ (fanout=2)

    MacroCell: Name=\SyncSOF:frame_pos_ready\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SyncSOF:sof_sync\ * \SyncSOF:sof_prev\
            + \SyncSOF:sof_sync\ * !\SyncSOF:sof_prev\
        );
        Output = \SyncSOF:frame_pos_ready\ (fanout=1)

    MacroCell: Name=\SyncSOF:buffer_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7567)
            Reset  = (Net_7872)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SyncSOF:buffer_1\ * \SyncSOF:buffer_0\
        );
        Output = \SyncSOF:buffer_1\ (fanout=3)

    MacroCell: Name=\SyncSOF:buffer_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7567)
            Preset = (Net_7872)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SyncSOF:buffer_1\ * !\SyncSOF:buffer_0\
        );
        Output = \SyncSOF:buffer_0\ (fanout=3)

    MacroCell: Name=\SyncSOF:sof_sync\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_7567)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \SyncSOF:sof_sync\ (fanout=3)

    MacroCell: Name=\SyncSOF:sof_prev\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:sof_sync\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:sof_prev\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:sof_prev\ (fanout=3)

    MacroCell: Name=cy_tff_1, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8748) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_1 (fanout=1)

    MacroCell: Name=\Iambic_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8914) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:reload\
        );
        Output = \Iambic_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Iambic_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8914) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Iambic_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Iambic_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8914) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_206
        );
        Output = \Iambic_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_217, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8919) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_217 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2S:bI2S:Tx:CH[0]:dpTx:u0\
        PORT MAP (
            clock => Net_7580 ,
            cs_addr_2 => \I2S:bI2S:tx_state_2\ ,
            cs_addr_1 => \I2S:bI2S:tx_state_1\ ,
            cs_addr_0 => \I2S:bI2S:tx_state_0\ ,
            so_comb => \I2S:bI2S:tx_data_out_0\ ,
            f0_bus_stat_comb => Net_4292_0 ,
            f0_blk_stat_comb => \I2S:bI2S:tx_f0_empty_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2S:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Net_7580 ,
            cs_addr_2 => \I2S:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2S:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2S:bI2S:rx_state_0\ ,
            route_si => \I2S:bI2S:rx_data_in_0\ ,
            f0_load => \I2S:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_4293_0 ,
            f0_blk_stat_comb => \I2S:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_8914 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
            chain_out => \Iambic_Counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_8914 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
            chain_in => \Iambic_Counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Iambic_Counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_8914 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
            chain_in => \Iambic_Counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Iambic_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_8914 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
            ce0_comb => \Iambic_Counter:CounterUDB:reload\ ,
            z0_comb => \Iambic_Counter:CounterUDB:status_1\ ,
            ce1_comb => \Iambic_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Iambic_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Iambic_Counter:CounterUDB:status_5\ ,
            chain_in => \Iambic_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status:sts:sts_reg\
        PORT MAP (
            status_4 => Net_8968_SYNCOUT ,
            status_3 => Net_9004_local ,
            status_2 => Net_7589 ,
            status_1 => Key_wire_1 ,
            status_0 => Key_wire_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\FracN:PLL_P\
        PORT MAP (
            status_6 => \FracN:pOut_6\ ,
            status_5 => \FracN:pOut_5\ ,
            status_4 => \FracN:pOut_4\ ,
            status_3 => \FracN:pOut_3\ ,
            status_2 => \FracN:pOut_2\ ,
            status_1 => \FracN:pOut_1\ ,
            status_0 => \FracN:pOut_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SyncSOF:FRAME_POS_HI\
        PORT MAP (
            status_7 => \SyncSOF:frame_pos_hi_7\ ,
            status_6 => \SyncSOF:frame_pos_hi_6\ ,
            status_5 => \SyncSOF:frame_pos_hi_5\ ,
            status_4 => \SyncSOF:frame_pos_hi_4\ ,
            status_3 => \SyncSOF:frame_pos_hi_3\ ,
            status_2 => \SyncSOF:frame_pos_hi_2\ ,
            status_1 => \SyncSOF:frame_pos_hi_1\ ,
            status_0 => \SyncSOF:frame_pos_hi_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SyncSOF:FRAME_POS_LO\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => \SyncSOF:frame_pos_lo_6\ ,
            status_6 => \SyncSOF:frame_pos_lo_5\ ,
            status_5 => \SyncSOF:frame_pos_lo_4\ ,
            status_4 => \SyncSOF:frame_pos_lo_3\ ,
            status_3 => \SyncSOF:frame_pos_lo_2\ ,
            status_2 => \SyncSOF:frame_pos_lo_1\ ,
            status_1 => \SyncSOF:frame_pos_lo_0\ ,
            status_0 => \SyncSOF:frame_pos_ready\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\SyncSOF:BUFFER\
        PORT MAP (
            status_1 => \SyncSOF:buffer_1\ ,
            status_0 => \SyncSOF:buffer_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \USBFS:dma_nrq_sync_6\ ,
            status_5 => \USBFS:dma_nrq_sync_5\ ,
            status_4 => \USBFS:dma_nrq_sync_4\ ,
            status_3 => \USBFS:dma_nrq_sync_3\ ,
            status_2 => \USBFS:dma_nrq_sync_2\ ,
            status_1 => \USBFS:dma_nrq_sync_1\ ,
            status_0 => \USBFS:dma_nrq_sync_0\ ,
            interrupt => \USBFS:Net_1768\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_1 => \USBFS:dma_nrq_sync_7\ ,
            status_0 => \USBFS:Net_1768\ ,
            interrupt => \USBFS:Net_1522\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000011"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2S:bI2S:Tx:STS[0]:Sts\
        PORT MAP (
            clock => Net_7580 ,
            status_1 => Net_4292_0 ,
            status_0 => \I2S:bI2S:tx_underflow_0\ ,
            interrupt => \I2S:bI2S:tx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2S:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Net_7580 ,
            status_1 => Net_4293_0 ,
            status_0 => \I2S:bI2S:rx_overflow_0\ ,
            interrupt => \I2S:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Iambic_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_8914 ,
            status_6 => \Iambic_Counter:CounterUDB:status_6\ ,
            status_5 => \Iambic_Counter:CounterUDB:status_5\ ,
            status_2 => \Iambic_Counter:CounterUDB:status_2\ ,
            status_1 => \Iambic_Counter:CounterUDB:status_1\ ,
            status_0 => \Iambic_Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\USBFS:nrqSync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_0\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[1]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \USBFS:Net_1498\ ,
            out => \USBFS:dma_nrq_sync_1\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[2]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \USBFS:Net_1559\ ,
            out => \USBFS:dma_nrq_sync_2\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[3]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_3\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[4]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_4\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[5]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_5\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[6]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_6\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[7]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_7\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_8914 ,
            in => Net_217 ,
            out => Net_206 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ATU_0(0)_SYNC
        PORT MAP (
            in => Net_8968 ,
            out => Net_8968_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_1\ ,
            out => \I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_0\ ,
            out => \I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S:bI2S:CtlReg\
        PORT MAP (
            clock => Net_7580 ,
            control_7 => \I2S:bI2S:ctrl_7\ ,
            control_6 => \I2S:bI2S:ctrl_6\ ,
            control_5 => \I2S:bI2S:ctrl_5\ ,
            control_4 => \I2S:bI2S:ctrl_4\ ,
            control_3 => \I2S:bI2S:ctrl_3\ ,
            control_2 => \I2S:bI2S:ctrl_2\ ,
            control_1 => \I2S:bI2S:ctrl_1\ ,
            control_0 => \I2S:bI2S:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FracN:FRAC_HI\
        PORT MAP (
            control_7 => \FracN:fHigh_7\ ,
            control_6 => \FracN:fHigh_6\ ,
            control_5 => \FracN:frac_13\ ,
            control_4 => \FracN:frac_12\ ,
            control_3 => \FracN:frac_11\ ,
            control_2 => \FracN:frac_10\ ,
            control_1 => \FracN:frac_9\ ,
            control_0 => \FracN:frac_8\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00111101"
        }
        Clock Enable: True

    controlcell: Name =\FracN:FRAC_LO\
        PORT MAP (
            control_7 => \FracN:frac_7\ ,
            control_6 => \FracN:frac_6\ ,
            control_5 => \FracN:frac_5\ ,
            control_4 => \FracN:frac_4\ ,
            control_3 => \FracN:frac_3\ ,
            control_2 => \FracN:frac_2\ ,
            control_1 => \FracN:frac_1\ ,
            control_0 => \FracN:frac_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "11110100"
        }
        Clock Enable: True

    controlcell: Name =\Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_8259 ,
            control_6 => tmpOE__ATU_0_net_0 ,
            control_5 => Net_7699 ,
            control_4 => Net_7603 ,
            control_3 => Net_7265 ,
            control_2 => Net_7267 ,
            control_1 => Net_7597 ,
            control_0 => Net_7604 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00011011"
        }
        Clock Enable: True

    controlcell: Name =\CW_Control:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_8748 ,
            control_7 => \CW_Control:control_7\ ,
            control_6 => \CW_Control:control_6\ ,
            control_5 => \CW_Control:control_5\ ,
            control_4 => \CW_Control:control_4\ ,
            control_3 => \CW_Control:control_3\ ,
            control_2 => \CW_Control:control_2\ ,
            control_1 => \CW_Control:control_1\ ,
            control_0 => Net_12 ,
            clk_en => cy_tff_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(cy_tff_1)

    controlcell: Name =\Iambic_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8914 ,
            control_7 => \Iambic_Counter:CounterUDB:control_7\ ,
            control_6 => \Iambic_Counter:CounterUDB:control_6\ ,
            control_5 => \Iambic_Counter:CounterUDB:control_5\ ,
            control_4 => \Iambic_Counter:CounterUDB:control_4\ ,
            control_3 => \Iambic_Counter:CounterUDB:control_3\ ,
            control_2 => \Iambic_Counter:CounterUDB:control_2\ ,
            control_1 => \Iambic_Counter:CounterUDB:control_1\ ,
            control_0 => \Iambic_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S:bI2S:BitCounter\
        PORT MAP (
            clock => Net_7580 ,
            enable => \I2S:bI2S:ctrl_2\ ,
            count_6 => \I2S:bI2S:count_6\ ,
            count_5 => \I2S:bI2S:count_5\ ,
            count_4 => \I2S:bI2S:count_4\ ,
            count_3 => \I2S:bI2S:count_3\ ,
            count_2 => \I2S:bI2S:count_2\ ,
            count_1 => \I2S:bI2S:count_1\ ,
            count_0 => Net_7720 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SyncSOF:Counter0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            reset => Net_7872 ,
            count_6 => \SyncSOF:clockcount1_6\ ,
            count_5 => \SyncSOF:clockcount1_5\ ,
            count_4 => \SyncSOF:clockcount1_4\ ,
            count_3 => \SyncSOF:clockcount1_3\ ,
            count_2 => \SyncSOF:clockcount1_2\ ,
            count_1 => \SyncSOF:clockcount1_1\ ,
            count_0 => \SyncSOF:clockcount1_0\ ,
            tc => \SyncSOF:clocktc1\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SyncSOF:Counter1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            reset => Net_7872 ,
            count_6 => \SyncSOF:clockcount2_6\ ,
            count_5 => \SyncSOF:clockcount2_5\ ,
            count_4 => \SyncSOF:clockcount2_4\ ,
            count_3 => \SyncSOF:clockcount2_3\ ,
            count_2 => \SyncSOF:clockcount2_2\ ,
            count_1 => \SyncSOF:clockcount2_1\ ,
            count_0 => \SyncSOF:clockcount2_0\ ,
            tc => \SyncSOF:clocktc2\ ,
            clk_en => \SyncSOF:clocktc1\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\SyncSOF:clocktc1\)

    count7cell: Name =\SyncSOF:Counter2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            reset => Net_7872 ,
            count_6 => \SyncSOF:clockcount3_6\ ,
            count_5 => \SyncSOF:clockcount3_5\ ,
            count_4 => \SyncSOF:clockcount3_4\ ,
            count_3 => \SyncSOF:clockcount3_3\ ,
            count_2 => \SyncSOF:clockcount3_2\ ,
            count_1 => \SyncSOF:clockcount3_1\ ,
            count_0 => \SyncSOF:clockcount3_0\ ,
            clk_en => \SyncSOF:clocktc2\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001000"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\SyncSOF:clocktc2\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBFS:ep3\
        PORT MAP (
            dmareq => \USBFS:dma_req_2\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =RxI2S_Buff
        PORT MAP (
            dmareq => Net_3836 ,
            termin => zero ,
            termout => Net_3640 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =RxI2S_Stage
        PORT MAP (
            dmareq => Net_4293_0 ,
            termin => zero ,
            termout => Net_3836 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =TxI2S_Buff
        PORT MAP (
            dmareq => Net_7800 ,
            termin => zero ,
            termout => Net_7872 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =TxI2S_Stage
        PORT MAP (
            dmareq => Net_4292_0 ,
            termin => zero ,
            termout => Net_7800 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =TxI2S_Zero
        PORT MAP (
            dmareq => Net_7872 ,
            termin => zero ,
            termout => Net_7801 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =P_DMA
        PORT MAP (
            dmareq => Net_7639_local ,
            termin => zero ,
            termout => Net_7629 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:EP_DMA_Done_isr\
        PORT MAP (
            interrupt => \USBFS:Net_1522\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_7567 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_643_2\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   30 :    1 :   31 : 96.77 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    8 :   16 :   24 : 33.33 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   96 :   96 :  192 : 50.00 %
  Unique P-terms              :  166 :  218 :  384 : 43.23 %
  Total P-terms               :  176 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    Status Registers          :    5 :      :      :        
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x12)          :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    4 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.078ms
Tech mapping phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : AMP(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : ATU_0(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : ATU_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : BCK1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : BCK2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : BOOT(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : DIN(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DOUT(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : KEY_0(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : KEY_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LRCK1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LRCK2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RX(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SCK1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCK2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SCL(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SDA(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : TX(0) (fixed)
[IOP=(12)][IoId=(0)] : XK(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : XK_SIOREF_0 (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
IO_7@[IOP=(1)][IoId=(7)] : \USBFS:VBUS(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   37 :   11 :   48 :  77.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.68
                   Pterms :            4.97
               Macrocells :            2.59
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1289, final cost is 1289 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       9.32 :       5.05
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder2_0\, Mode=(D-Register, Carry-Chain-Start (next @ [UDB=(0,3)][LB=0][MC=1])) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_0\ * \FracN:acc2_0\)
            Cpt1 Equation   = (!\FracN:acc1_0\ * !\FracN:acc2_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_0\ * !\FracN:acc2_0\
            + \FracN:acc1_0\ * \FracN:acc2_0\
        );
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:acc2_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder2_1\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=0][MC=2])) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_1\ * \FracN:acc2_1\)
            Cpt1 Equation   = (!\FracN:acc1_1\ * !\FracN:acc2_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_1\ * !\FracN:acc2_1\
            + \FracN:acc1_1\ * \FracN:acc2_1\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:acc2_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder2_2\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=0][MC=3])) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_2\ * \FracN:acc2_2\)
            Cpt1 Equation   = (!\FracN:acc1_2\ * !\FracN:acc2_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_2\ * !\FracN:acc2_2\
            + \FracN:acc1_2\ * \FracN:acc2_2\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:acc2_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:adder2_3\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=0])) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_3\ * \FracN:acc2_3\)
            Cpt1 Equation   = (!\FracN:acc1_3\ * !\FracN:acc2_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_3\ * !\FracN:acc2_3\
            + \FracN:acc1_3\ * \FracN:acc2_3\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:acc2_3\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder2_4\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=1])) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_4\ * \FracN:acc2_4\)
            Cpt1 Equation   = (!\FracN:acc1_4\ * !\FracN:acc2_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_4\ * !\FracN:acc2_4\
            + \FracN:acc1_4\ * \FracN:acc2_4\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:acc2_4\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder2_5\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=2])) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_5\ * \FracN:acc2_5\)
            Cpt1 Equation   = (!\FracN:acc1_5\ * !\FracN:acc2_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_5\ * !\FracN:acc2_5\
            + \FracN:acc1_5\ * \FracN:acc2_5\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:acc2_5\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder2_6\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(0,3)][LB=1][MC=3])) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_6\ * \FracN:acc2_6\)
            Cpt1 Equation   = (!\FracN:acc1_6\ * !\FracN:acc2_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_6\ * !\FracN:acc2_6\
            + \FracN:acc1_6\ * \FracN:acc2_6\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:acc2_6\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:adder2_7\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=0])) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_7\ * \FracN:acc2_7\)
            Cpt1 Equation   = (!\FracN:acc1_7\ * !\FracN:acc2_7\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_7\ * !\FracN:acc2_7\
            + \FracN:acc1_7\ * \FracN:acc2_7\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = \FracN:acc2_7\ (fanout=3)
        Properties               : 
        {
        }
}

statuscell: Name =\Status:sts:sts_reg\
    PORT MAP (
        status_4 => Net_8968_SYNCOUT ,
        status_3 => Net_9004_local ,
        status_2 => Net_7589 ,
        status_1 => Key_wire_1 ,
        status_0 => Key_wire_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Key_wire_1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8985) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8984
        );
        Output = Key_wire_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Key_wire_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8985) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8153
        );
        Output = Key_wire_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Iambic_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:reload\ * 
              !\Iambic_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Iambic_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Iambic_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8914) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:reload\
        );
        Output = \Iambic_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_8914 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
        chain_in => \Iambic_Counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Iambic_Counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\

synccell: Name =\USBFS:nrqSync:genblk1[1]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \USBFS:Net_1498\ ,
        out => \USBFS:dma_nrq_sync_1\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[2]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \USBFS:Net_1559\ ,
        out => \USBFS:dma_nrq_sync_2\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[6]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_6\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[3]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_3\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Iambic_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8914) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Iambic_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Iambic_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8914) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_206
        );
        Output = \Iambic_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Iambic_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:cmp_out_i\ * 
              !\Iambic_Counter:CounterUDB:prevCompare\
        );
        Output = \Iambic_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_tff_1, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8748) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Iambic_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Iambic_Counter:CounterUDB:control_7\ * 
              !\Iambic_Counter:CounterUDB:count_stored_i\ * Net_206
        );
        Output = \Iambic_Counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_8914 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
        chain_in => \Iambic_Counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Iambic_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u3\

statusicell: Name =\Iambic_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_8914 ,
        status_6 => \Iambic_Counter:CounterUDB:status_6\ ,
        status_5 => \Iambic_Counter:CounterUDB:status_5\ ,
        status_2 => \Iambic_Counter:CounterUDB:status_2\ ,
        status_1 => \Iambic_Counter:CounterUDB:status_1\ ,
        status_0 => \Iambic_Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Iambic_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8914 ,
        control_7 => \Iambic_Counter:CounterUDB:control_7\ ,
        control_6 => \Iambic_Counter:CounterUDB:control_6\ ,
        control_5 => \Iambic_Counter:CounterUDB:control_5\ ,
        control_4 => \Iambic_Counter:CounterUDB:control_4\ ,
        control_3 => \Iambic_Counter:CounterUDB:control_3\ ,
        control_2 => \Iambic_Counter:CounterUDB:control_2\ ,
        control_1 => \Iambic_Counter:CounterUDB:control_1\ ,
        control_0 => \Iambic_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder2_8\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=1])) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_8\ * \FracN:acc2_8\)
            Cpt1 Equation   = (!\FracN:acc1_8\ * !\FracN:acc2_8\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_8\ * !\FracN:acc2_8\
            + \FracN:acc1_8\ * \FracN:acc2_8\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Output = \FracN:acc2_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder2_9\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=2])) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_9\ * \FracN:acc2_9\)
            Cpt1 Equation   = (!\FracN:acc1_9\ * !\FracN:acc2_9\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_9\ * !\FracN:acc2_9\
            + \FracN:acc1_9\ * \FracN:acc2_9\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Output = \FracN:acc2_9\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder2_10\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=3])) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_10\ * \FracN:acc2_10\)
            Cpt1 Equation   = (!\FracN:acc1_10\ * !\FracN:acc2_10\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_10\ * !\FracN:acc2_10\
            + \FracN:acc1_10\ * \FracN:acc2_10\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Output = \FracN:acc2_10\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:adder2_11\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=0])) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_11\ * \FracN:acc2_11\)
            Cpt1 Equation   = (!\FracN:acc1_11\ * !\FracN:acc2_11\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_11\ * !\FracN:acc2_11\
            + \FracN:acc1_11\ * \FracN:acc2_11\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Output = \FracN:acc2_11\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder2_12\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=1])) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_12\ * \FracN:acc2_12\)
            Cpt1 Equation   = (!\FracN:acc1_12\ * !\FracN:acc2_12\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_12\ * !\FracN:acc2_12\
            + \FracN:acc1_12\ * \FracN:acc2_12\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Output = \FracN:acc2_12\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder2_13\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=2])) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:acc1_13\ * \FracN:acc2_13\)
            Cpt1 Equation   = (!\FracN:acc1_13\ * !\FracN:acc2_13\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:acc1_13\ * !\FracN:acc2_13\
            + \FracN:acc1_13\ * \FracN:acc2_13\
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Cout = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Output = \FracN:acc2_13\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder2_14\, Mode=(Combinatorial, Carry-Chain-Last) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Cout = \FracN:adder2_14_cout\
        Output = \FracN:adder2_14\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_1 => \USBFS:dma_nrq_sync_7\ ,
        status_0 => \USBFS:Net_1768\ ,
        interrupt => \USBFS:Net_1522\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000011"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:tx_state_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
            + \I2S:bI2S:tx_state_2\ * \I2S:bI2S:tx_state_1\ * 
              \I2S:bI2S:tx_state_0\
        );
        Output = \I2S:bI2S:tx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:tx_state_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:tx_state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_3\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_2\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_1\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_1\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_8914 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
        chain_out => \Iambic_Counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \USBFS:dma_nrq_sync_6\ ,
        status_5 => \USBFS:dma_nrq_sync_5\ ,
        status_4 => \USBFS:dma_nrq_sync_4\ ,
        status_3 => \USBFS:dma_nrq_sync_3\ ,
        status_2 => \USBFS:dma_nrq_sync_2\ ,
        status_1 => \USBFS:dma_nrq_sync_1\ ,
        status_0 => \USBFS:dma_nrq_sync_0\ ,
        interrupt => \USBFS:Net_1768\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              !\I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              !\I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:rx_state_2\ * \I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Iambic_Counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_8914 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Iambic_Counter:CounterUDB:reload\ ,
        ce0_comb => \Iambic_Counter:CounterUDB:reload\ ,
        z0_comb => \Iambic_Counter:CounterUDB:status_1\ ,
        ce1_comb => \Iambic_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Iambic_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Iambic_Counter:CounterUDB:status_5\ ,
        chain_in => \Iambic_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Iambic_Counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\CW_Control:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_8748 ,
        control_7 => \CW_Control:control_7\ ,
        control_6 => \CW_Control:control_6\ ,
        control_5 => \CW_Control:control_5\ ,
        control_4 => \CW_Control:control_4\ ,
        control_3 => \CW_Control:control_3\ ,
        control_2 => \CW_Control:control_2\ ,
        control_1 => \CW_Control:control_1\ ,
        control_0 => Net_12 ,
        clk_en => cy_tff_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(cy_tff_1)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SyncSOF:frame_pos_lo_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_1\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_0\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SyncSOF:frame_pos_lo_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_2\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_1\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SyncSOF:frame_pos_lo_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_4\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_3\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SyncSOF:frame_pos_lo_4\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_5\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_4\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\SyncSOF:FRAME_POS_LO\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => \SyncSOF:frame_pos_lo_6\ ,
        status_6 => \SyncSOF:frame_pos_lo_5\ ,
        status_5 => \SyncSOF:frame_pos_lo_4\ ,
        status_4 => \SyncSOF:frame_pos_lo_3\ ,
        status_3 => \SyncSOF:frame_pos_lo_2\ ,
        status_2 => \SyncSOF:frame_pos_lo_1\ ,
        status_1 => \SyncSOF:frame_pos_lo_0\ ,
        status_0 => \SyncSOF:frame_pos_ready\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FracN:minus1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7639) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FracN:adder2_14\
        );
        Output = \FracN:minus1\ (fanout=21)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_217, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8919) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_217 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:tx_underflow_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              \I2S:bI2S:tx_state_0\ * \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SyncSOF:Counter0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        reset => Net_7872 ,
        count_6 => \SyncSOF:clockcount1_6\ ,
        count_5 => \SyncSOF:clockcount1_5\ ,
        count_4 => \SyncSOF:clockcount1_4\ ,
        count_3 => \SyncSOF:clockcount1_3\ ,
        count_2 => \SyncSOF:clockcount1_2\ ,
        count_1 => \SyncSOF:clockcount1_1\ ,
        count_0 => \SyncSOF:clockcount1_0\ ,
        tc => \SyncSOF:clocktc1\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=2, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_0\, Mode=(Combinatorial, Carry-Chain-Start (next @ [UDB=(2,2)][LB=0][MC=1])) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (!\FracN:adder1_14\ * \FracN:adder2_14\)
            Cpt1 Equation   = (\FracN:adder1_14\ * !\FracN:adder2_14\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:adder1_14\ * \FracN:adder2_14\
            + \FracN:adder1_14\ * !\FracN:adder2_14\
        );
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:MODULE_4:g1:a0:s_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_1\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,2)][LB=0][MC=2])) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (\FracN:adder1_14\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FracN:adder1_14\
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:MODULE_4:g1:a0:s_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_2\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,2)][LB=0][MC=3])) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (!\FracN:adder1_14\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FracN:adder1_14\
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:MODULE_4:g1:a0:s_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_3\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,2)][LB=1][MC=0])) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:MODULE_4:g1:a0:s_3\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=0, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_4\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,2)][LB=1][MC=1])) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:MODULE_4:g1:a0:s_4\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_5\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,2)][LB=1][MC=2])) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:MODULE_4:g1:a0:s_5\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_6\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,2)][LB=1][MC=3])) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:MODULE_4:g1:a0:s_6\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:MODULE_4:g1:a0:s_7\, Mode=(Combinatorial, Carry-Chain-Last) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_4:g1:a0:s_7_cout\
        Output = \FracN:MODULE_4:g1:a0:s_7\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2S:bI2S:Tx:CH[0]:dpTx:u0\
    PORT MAP (
        clock => Net_7580 ,
        cs_addr_2 => \I2S:bI2S:tx_state_2\ ,
        cs_addr_1 => \I2S:bI2S:tx_state_1\ ,
        cs_addr_0 => \I2S:bI2S:tx_state_0\ ,
        so_comb => \I2S:bI2S:tx_data_out_0\ ,
        f0_bus_stat_comb => Net_4292_0 ,
        f0_blk_stat_comb => \I2S:bI2S:tx_f0_empty_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S:bI2S:Tx:STS[0]:Sts\
    PORT MAP (
        clock => Net_7580 ,
        status_1 => Net_4292_0 ,
        status_0 => \I2S:bI2S:tx_underflow_0\ ,
        interrupt => \I2S:bI2S:tx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder1_0\, Mode=(D-Register, Carry-Chain-Start (next @ [UDB=(2,3)][LB=0][MC=1])) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_0\ * \FracN:acc1_0\)
            Cpt1 Equation   = (!\FracN:frac_0\ * !\FracN:acc1_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_0\ * !\FracN:acc1_0\
            + \FracN:frac_0\ * \FracN:acc1_0\
        );
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:acc1_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder1_1\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(2,3)][LB=0][MC=2])) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_1\ * \FracN:acc1_1\)
            Cpt1 Equation   = (!\FracN:frac_1\ * !\FracN:acc1_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_1\ * !\FracN:acc1_1\
            + \FracN:frac_1\ * \FracN:acc1_1\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:acc1_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder1_2\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(2,3)][LB=0][MC=3])) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_2\ * \FracN:acc1_2\)
            Cpt1 Equation   = (!\FracN:frac_2\ * !\FracN:acc1_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_2\ * !\FracN:acc1_2\
            + \FracN:frac_2\ * \FracN:acc1_2\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:acc1_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:adder1_3\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(2,3)][LB=1][MC=0])) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_3\ * \FracN:acc1_3\)
            Cpt1 Equation   = (!\FracN:frac_3\ * !\FracN:acc1_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_3\ * !\FracN:acc1_3\
            + \FracN:frac_3\ * \FracN:acc1_3\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:acc1_3\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder1_4\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(2,3)][LB=1][MC=1])) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_4\ * \FracN:acc1_4\)
            Cpt1 Equation   = (!\FracN:frac_4\ * !\FracN:acc1_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_4\ * !\FracN:acc1_4\
            + \FracN:frac_4\ * \FracN:acc1_4\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:acc1_4\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder1_5\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(2,3)][LB=1][MC=2])) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_5\ * \FracN:acc1_5\)
            Cpt1 Equation   = (!\FracN:frac_5\ * !\FracN:acc1_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_5\ * !\FracN:acc1_5\
            + \FracN:frac_5\ * \FracN:acc1_5\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:acc1_5\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder1_6\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(2,3)][LB=1][MC=3])) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_6\ * \FracN:acc1_6\)
            Cpt1 Equation   = (!\FracN:frac_6\ * !\FracN:acc1_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_6\ * !\FracN:acc1_6\
            + \FracN:frac_6\ * \FracN:acc1_6\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:acc1_6\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:adder1_7\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=0][MC=0])) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_7\ * \FracN:acc1_7\)
            Cpt1 Equation   = (!\FracN:frac_7\ * !\FracN:acc1_7\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_7\ * !\FracN:acc1_7\
            + \FracN:frac_7\ * \FracN:acc1_7\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = \FracN:acc1_7\ (fanout=6)
        Properties               : 
        {
        }
}

controlcell: Name =\FracN:FRAC_LO\
    PORT MAP (
        control_7 => \FracN:frac_7\ ,
        control_6 => \FracN:frac_6\ ,
        control_5 => \FracN:frac_5\ ,
        control_4 => \FracN:frac_4\ ,
        control_3 => \FracN:frac_3\ ,
        control_2 => \FracN:frac_2\ ,
        control_1 => \FracN:frac_1\ ,
        control_0 => \FracN:frac_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "11110100"
    }
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_8914 ,
        in => Net_217 ,
        out => Net_206 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_0\ * \I2S:bI2S:tx_underflow_sticky\
            + \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * \I2S:bI2S:tx_state_0\ * 
              \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6748, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:reset\ * !\I2S:bI2S:count_6\
        );
        Output = Net_6748 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:reset\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:ctrl_2\
        );
        Output = \I2S:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:txenable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7720 * \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:count_6\ * 
              !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_underflow_sticky\
            + Net_7720 * \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:tx_underflow_sticky\ * 
              \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_6\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_5\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_4\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_3\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:txenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2S:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Net_7580 ,
        cs_addr_2 => \I2S:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2S:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2S:bI2S:rx_state_0\ ,
        route_si => \I2S:bI2S:rx_data_in_0\ ,
        f0_load => \I2S:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_4293_0 ,
        f0_blk_stat_comb => \I2S:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[5]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_5\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[4]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_4\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_0\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[7]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_7\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\
            + \I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\
        );
        Output = \I2S:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_f0_load\ * 
              \I2S:bI2S:rx_f0_full_0\
            + \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_6\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_5\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_2\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_1\ * \I2S:bI2S:count_6\ * \I2S:bI2S:count_5\ * 
              \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_f0_load\ * \I2S:bI2S:rx_f0_full_0\
        );
        Output = \I2S:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\I2S:bI2S:BitCounter\
    PORT MAP (
        clock => Net_7580 ,
        enable => \I2S:bI2S:ctrl_2\ ,
        count_6 => \I2S:bI2S:count_6\ ,
        count_5 => \I2S:bI2S:count_5\ ,
        count_4 => \I2S:bI2S:count_4\ ,
        count_3 => \I2S:bI2S:count_3\ ,
        count_2 => \I2S:bI2S:count_2\ ,
        count_1 => \I2S:bI2S:count_1\ ,
        count_0 => Net_7720 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SyncSOF:frame_pos_hi_4\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_0\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_4\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SyncSOF:frame_pos_hi_5\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_1\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_5\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SyncSOF:frame_pos_hi_7\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_3\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_7\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SyncSOF:frame_pos_hi_6\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount3_2\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_6\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_6\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SyncSOF:buffer_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7567)
            Preset = (Net_7872)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SyncSOF:buffer_1\ * !\SyncSOF:buffer_0\
        );
        Output = \SyncSOF:buffer_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SyncSOF:buffer_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7567)
            Reset  = (Net_7872)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SyncSOF:buffer_1\ * \SyncSOF:buffer_0\
        );
        Output = \SyncSOF:buffer_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\SyncSOF:BUFFER\
    PORT MAP (
        status_1 => \SyncSOF:buffer_1\ ,
        status_0 => \SyncSOF:buffer_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

count7cell: Name =\SyncSOF:Counter2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        reset => Net_7872 ,
        count_6 => \SyncSOF:clockcount3_6\ ,
        count_5 => \SyncSOF:clockcount3_5\ ,
        count_4 => \SyncSOF:clockcount3_4\ ,
        count_3 => \SyncSOF:clockcount3_3\ ,
        count_2 => \SyncSOF:clockcount3_2\ ,
        count_1 => \SyncSOF:clockcount3_1\ ,
        count_0 => \SyncSOF:clockcount3_0\ ,
        clk_en => \SyncSOF:clocktc2\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001000"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\SyncSOF:clocktc2\)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SyncSOF:frame_pos_lo_6\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_1\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_6\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SyncSOF:frame_pos_hi_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_4\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_2\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SyncSOF:frame_pos_ready\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SyncSOF:sof_sync\ * \SyncSOF:sof_prev\
            + \SyncSOF:sof_sync\ * !\SyncSOF:sof_prev\
        );
        Output = \SyncSOF:frame_pos_ready\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SyncSOF:frame_pos_hi_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_2\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_0\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SyncSOF:frame_pos_hi_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_3\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_1\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SyncSOF:frame_pos_hi_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_5\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_hi_3\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_hi_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\SyncSOF:FRAME_POS_HI\
    PORT MAP (
        status_7 => \SyncSOF:frame_pos_hi_7\ ,
        status_6 => \SyncSOF:frame_pos_hi_6\ ,
        status_5 => \SyncSOF:frame_pos_hi_5\ ,
        status_4 => \SyncSOF:frame_pos_hi_4\ ,
        status_3 => \SyncSOF:frame_pos_hi_3\ ,
        status_2 => \SyncSOF:frame_pos_hi_2\ ,
        status_1 => \SyncSOF:frame_pos_hi_1\ ,
        status_0 => \SyncSOF:frame_pos_hi_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

count7cell: Name =\SyncSOF:Counter1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        reset => Net_7872 ,
        count_6 => \SyncSOF:clockcount2_6\ ,
        count_5 => \SyncSOF:clockcount2_5\ ,
        count_4 => \SyncSOF:clockcount2_4\ ,
        count_3 => \SyncSOF:clockcount2_3\ ,
        count_2 => \SyncSOF:clockcount2_2\ ,
        count_1 => \SyncSOF:clockcount2_1\ ,
        count_0 => \SyncSOF:clockcount2_0\ ,
        tc => \SyncSOF:clocktc2\ ,
        clk_en => \SyncSOF:clocktc1\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\SyncSOF:clocktc1\)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_0\, Mode=(D-Register, Carry-Chain-Start (next @ [UDB=(3,2)][LB=0][MC=1])) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_0\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_0\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_0\
        );
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \FracN:pOut_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_1\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,2)][LB=0][MC=2])) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_1\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_1\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_1\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \FracN:pOut_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_2\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,2)][LB=0][MC=3])) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_2\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_2\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_2\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \FracN:pOut_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_3\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,2)][LB=1][MC=0])) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_3\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_3\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_3\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \FracN:pOut_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_4\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,2)][LB=1][MC=1])) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_4\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_4\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_4\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \FracN:pOut_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_5\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,2)][LB=1][MC=2])) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_5\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_5\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_5\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \FracN:pOut_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:s_6\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,2)][LB=1][MC=3])) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_6\)
            Cpt1 Equation   = (!\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:minus1\ * !\FracN:MODULE_4:g1:a0:s_6\
            + \FracN:minus1\ * \FracN:MODULE_4:g1:a0:s_6\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \FracN:pOut_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\, Mode=(Combinatorial, Carry-Chain-Last) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (!\FracN:MODULE_4:g1:a0:s_7\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FracN:MODULE_4:g1:a0:s_7\
        );
        Cin = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7_cout\
        Output = \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ (fanout=0)
        Properties               : 
        {
        }
}

statuscell: Name =\FracN:PLL_P\
    PORT MAP (
        status_6 => \FracN:pOut_6\ ,
        status_5 => \FracN:pOut_5\ ,
        status_4 => \FracN:pOut_4\ ,
        status_3 => \FracN:pOut_3\ ,
        status_2 => \FracN:pOut_2\ ,
        status_1 => \FracN:pOut_1\ ,
        status_0 => \FracN:pOut_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_8259 ,
        control_6 => tmpOE__ATU_0_net_0 ,
        control_5 => Net_7699 ,
        control_4 => Net_7603 ,
        control_3 => Net_7265 ,
        control_2 => Net_7267 ,
        control_1 => Net_7597 ,
        control_0 => Net_7604 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00011011"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder1_8\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=0][MC=1])) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_8\ * \FracN:acc1_8\)
            Cpt1 Equation   = (!\FracN:frac_8\ * !\FracN:acc1_8\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_8\ * !\FracN:acc1_8\
            + \FracN:frac_8\ * \FracN:acc1_8\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Output = \FracN:acc1_8\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder1_9\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=0][MC=2])) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_9\ * \FracN:acc1_9\)
            Cpt1 Equation   = (!\FracN:frac_9\ * !\FracN:acc1_9\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_9\ * !\FracN:acc1_9\
            + \FracN:frac_9\ * \FracN:acc1_9\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Output = \FracN:acc1_9\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder1_10\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=0][MC=3])) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_10\ * \FracN:acc1_10\)
            Cpt1 Equation   = (!\FracN:frac_10\ * !\FracN:acc1_10\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_10\ * !\FracN:acc1_10\
            + \FracN:frac_10\ * \FracN:acc1_10\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Output = \FracN:acc1_10\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FracN:adder1_11\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=1][MC=0])) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_11\ * \FracN:acc1_11\)
            Cpt1 Equation   = (!\FracN:frac_11\ * !\FracN:acc1_11\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_11\ * !\FracN:acc1_11\
            + \FracN:frac_11\ * \FracN:acc1_11\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Output = \FracN:acc1_11\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\FracN:adder1_12\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=1][MC=1])) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_12\ * \FracN:acc1_12\)
            Cpt1 Equation   = (!\FracN:frac_12\ * !\FracN:acc1_12\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_12\ * !\FracN:acc1_12\
            + \FracN:frac_12\ * \FracN:acc1_12\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Output = \FracN:acc1_12\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FracN:adder1_13\, Mode=(D-Register, Carry-Chain-Continue (next @ [UDB=(3,3)][LB=1][MC=2])) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7639) => Global
            Cpt0 Equation   = (\FracN:frac_13\ * \FracN:acc1_13\)
            Cpt1 Equation   = (!\FracN:frac_13\ * !\FracN:acc1_13\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FracN:frac_13\ * !\FracN:acc1_13\
            + \FracN:frac_13\ * \FracN:acc1_13\
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\
        Cout = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Output = \FracN:acc1_13\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FracN:adder1_14\, Mode=(Combinatorial, Carry-Chain-Last) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\
        Cout = \FracN:adder1_14_cout\
        Output = \FracN:adder1_14\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\FracN:FRAC_HI\
    PORT MAP (
        control_7 => \FracN:fHigh_7\ ,
        control_6 => \FracN:fHigh_6\ ,
        control_5 => \FracN:frac_13\ ,
        control_4 => \FracN:frac_12\ ,
        control_3 => \FracN:frac_11\ ,
        control_2 => \FracN:frac_10\ ,
        control_1 => \FracN:frac_9\ ,
        control_0 => \FracN:frac_8\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00111101"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SyncSOF:sof_sync\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_7567)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \SyncSOF:sof_sync\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SyncSOF:MODULE_7:g1:a0:xneq\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SyncSOF:sof_sync\ * \SyncSOF:sof_prev\
            + \SyncSOF:sof_sync\ * !\SyncSOF:sof_prev\
        );
        Output = \SyncSOF:MODULE_7:g1:a0:xneq\ (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7720 * Net_7579
            + Net_7720 * \I2S:bI2S:rx_data_in_0\
        );
        Output = \I2S:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6655_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7720 * Net_6655_0
            + Net_7720 * \I2S:bI2S:tx_data_out_0\
        );
        Output = Net_6655_0 (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =ATU_0(0)_SYNC
    PORT MAP (
        in => Net_8968 ,
        out => Net_8968_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_0\ ,
        out => \I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_1\ ,
        out => \I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SyncSOF:sof_prev\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:sof_sync\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:sof_prev\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:sof_prev\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SyncSOF:frame_pos_lo_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount1_3\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_2\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SyncSOF:frame_pos_lo_5\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SyncSOF:clockcount2_0\ * \SyncSOF:MODULE_7:g1:a0:xneq\
            + \SyncSOF:frame_pos_lo_5\ * !\SyncSOF:MODULE_7:g1:a0:xneq\
        );
        Output = \SyncSOF:frame_pos_lo_5\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\I2S:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Net_7580 ,
        status_1 => Net_4293_0 ,
        status_0 => \I2S:bI2S:rx_overflow_0\ ,
        interrupt => \I2S:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S:bI2S:CtlReg\
    PORT MAP (
        clock => Net_7580 ,
        control_7 => \I2S:bI2S:ctrl_7\ ,
        control_6 => \I2S:bI2S:ctrl_6\ ,
        control_5 => \I2S:bI2S:ctrl_5\ ,
        control_4 => \I2S:bI2S:ctrl_4\ ,
        control_3 => \I2S:bI2S:ctrl_3\ ,
        control_2 => \I2S:bI2S:ctrl_2\ ,
        control_1 => \I2S:bI2S:ctrl_1\ ,
        control_0 => \I2S:bI2S:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS:EP_DMA_Done_isr\
        PORT MAP (
            interrupt => \USBFS:Net_1522\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_643_2\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_7567 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =P_DMA
        PORT MAP (
            dmareq => Net_7639_local ,
            termin => zero ,
            termout => Net_7629 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\USBFS:ep3\
        PORT MAP (
            dmareq => \USBFS:dma_req_2\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =RxI2S_Buff
        PORT MAP (
            dmareq => Net_3836 ,
            termin => zero ,
            termout => Net_3640 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =RxI2S_Stage
        PORT MAP (
            dmareq => Net_4293_0 ,
            termin => zero ,
            termout => Net_3836 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =TxI2S_Buff
        PORT MAP (
            dmareq => Net_7800 ,
            termin => zero ,
            termout => Net_7872 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =TxI2S_Stage
        PORT MAP (
            dmareq => Net_4292_0 ,
            termin => zero ,
            termout => Net_7800 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =TxI2S_Zero
        PORT MAP (
            dmareq => Net_7872 ,
            termin => zero ,
            termout => Net_7801 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCK2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCK2(0)__PA ,
        input => ClockBlock_BUS_CLK_local ,
        pad => SCK2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BCK2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCK2(0)__PA ,
        input => Net_7720 ,
        pad => BCK2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LRCK2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LRCK2(0)__PA ,
        input => Net_6748 ,
        pad => LRCK2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIN(0)__PA ,
        input => Net_6655_0 ,
        pad => DIN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LRCK1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LRCK1(0)__PA ,
        input => Net_6748 ,
        pad => LRCK1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DOUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOUT(0)__PA ,
        fb => Net_7579 ,
        pad => DOUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:Net_643_1\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = BOOT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BOOT(0)__PA ,
        fb => Net_7589 ,
        pad => BOOT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        input => Net_7597 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:VBUS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:VBUS(0)\__PA ,
        pad => \USBFS:VBUS(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = KEY_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_0(0)__PA ,
        fb => Net_8153 ,
        pad => KEY_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = KEY_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_1(0)__PA ,
        fb => Net_8984 ,
        pad => KEY_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        input => Net_7604 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        input => Net_7604 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AMP(0)__PA ,
        input => Net_7265 ,
        pad => AMP(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = XK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => XK(0)__PA ,
        input => Net_7603 ,
        pad => XK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ATU_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ATU_0(0)__PA ,
        oe => tmpOE__ATU_0_net_0 ,
        input => Net_7699 ,
        fb => Net_8968 ,
        pad => ATU_0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BCK1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BCK1(0)__PA ,
        input => Net_7720 ,
        pad => BCK1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCK1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCK1(0)__PA ,
        input => ClockBlock_BUS_CLK_local ,
        pad => SCK1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "cc5e29c8-ab2a-404e-a028-803a51429b48/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = ATU_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ATU_1(0)__PA ,
        input => Net_8259 ,
        pad => ATU_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        input => Net_7267 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_7639 ,
            dclk_0 => Net_7639_local ,
            dclk_glb_1 => Net_7580 ,
            dclk_1 => Net_7580_local ,
            dclk_glb_2 => Net_8914 ,
            dclk_2 => Net_8914_local ,
            dclk_glb_3 => Net_8919 ,
            dclk_3 => Net_8919_local ,
            dclk_glb_4 => Net_8748 ,
            dclk_4 => Net_8748_local ,
            dclk_glb_5 => Net_9004 ,
            dclk_5 => Net_9004_local ,
            dclk_glb_6 => Net_8985 ,
            dclk_6 => Net_8985_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:Net_643_1\ ,
            interrupt => \I2C:Net_643_2\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CW_Hold_Timer:TimerHW\
        PORT MAP (
            clock => Net_8748 ,
            enable => __ONE__ ,
            timer_reset => Net_12 ,
            tc => \CW_Hold_Timer:Net_51\ ,
            cmp => \CW_Hold_Timer:Net_261\ ,
            irq => \CW_Hold_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_7567 ,
            arb_int => \USBFS:Net_79\ ,
            usb_int => \USBFS:Net_81\ ,
            ept_int_8 => \USBFS:ept_int_8\ ,
            ept_int_7 => \USBFS:ept_int_7\ ,
            ept_int_6 => \USBFS:ept_int_6\ ,
            ept_int_5 => \USBFS:ept_int_5\ ,
            ept_int_4 => \USBFS:ept_int_4\ ,
            ept_int_3 => \USBFS:ept_int_3\ ,
            ept_int_2 => \USBFS:ept_int_2\ ,
            ept_int_1 => \USBFS:ept_int_1\ ,
            ept_int_0 => \USBFS:ept_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_req_7\ ,
            dma_req_6 => \USBFS:dma_req_6\ ,
            dma_req_5 => \USBFS:dma_req_5\ ,
            dma_req_4 => \USBFS:dma_req_4\ ,
            dma_req_3 => \USBFS:dma_req_3\ ,
            dma_req_2 => \USBFS:dma_req_2\ ,
            dma_req_1 => \USBFS:dma_req_1\ ,
            dma_req_0 => \USBFS:dma_req_0\ ,
            dma_termin => \USBFS:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |         SCK2(0) | In(ClockBlock_BUS_CLK_local)
     |   1 |     * |      NONE |         CMOS_OUT |         BCK2(0) | In(Net_7720)
     |   2 |     * |      NONE |         CMOS_OUT |        LRCK2(0) | In(Net_6748)
     |   3 |     * |      NONE |         CMOS_OUT |          DIN(0) | In(Net_6655_0)
     |   4 |     * |      NONE |         CMOS_OUT |        LRCK1(0) | In(Net_6748)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |         DOUT(0) | FB(Net_7579)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:Net_643_1\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   1 |   5 |     * |      NONE |      RES_PULL_UP |         BOOT(0) | FB(Net_7589)
     |   6 |     * |      NONE |      RES_PULL_UP |           RX(0) | In(Net_7597)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | \USBFS:VBUS(0)\ | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   2 |   3 |     * |      NONE |      RES_PULL_UP |        KEY_0(0) | FB(Net_8153)
     |   4 |     * |      NONE |      RES_PULL_UP |        KEY_1(0) | FB(Net_8984)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |         LED1(0) | In(Net_7604)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |         LED2(0) | In(Net_7604)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          AMP(0) | In(Net_7265)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |           XK(0) | In(Net_7603)
     |   1 |     * |      NONE |         CMOS_OUT |        ATU_0(0) | FB(Net_8968), In(Net_7699), OE(tmpOE__ATU_0_net_0)
     |   2 |     * |      NONE |         CMOS_OUT |         BCK1(0) | In(Net_7720)
     |   3 |     * |      NONE |         CMOS_OUT |         SCK1(0) | In(ClockBlock_BUS_CLK_local)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
  15 |   2 |     * |      NONE |      RES_PULL_UP |        ATU_1(0) | In(Net_8259)
     |   3 |     * |      NONE |      RES_PULL_UP |           TX(0) | In(Net_7267)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 3s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.481ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: peaberry_timing.html: Warning-1350: Asynchronous path(s) exist from "\USBFS:USB\/sof_int" to "CyBUS_CLK". See the timing report for details. (File=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry_timing.html)
Warning: sta.M0021: peaberry_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\USBFS:USB\/sof_int". See the timing report for details. (File=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry_timing.html)
Warning: sta.M0019: peaberry_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( FRAC_CLK ). (File=J:\Ham Radio\ominaSDR\Hardware\Omnia-basic\firmware\peaberryv2iambic\peaberry.cydsn\peaberry_timing.html)
Timing report is in peaberry_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.565ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.612ms
API generation phase: Elapsed time ==> 2s.565ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
