{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@57:67@HdlIdDef", "   output [2047:0] vgpr_dest_data;\n   output [31:0] mem_wr_data;\n\n   output \t   rfa_dest_wr_req;\n   \n   wire [31:0] \t   dummy;\n   assign dummy = exec_rd_m0_value;\n\n   wire [31:0] \t   sgpr_source2_data_i;\n   reg [31:0] \t   exec_rd_m0_value_i;\n   reg [63:0] \t   exec_exec_value_i;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@60:70", "   output \t   rfa_dest_wr_req;\n   \n   wire [31:0] \t   dummy;\n   assign dummy = exec_rd_m0_value;\n\n   wire [31:0] \t   sgpr_source2_data_i;\n   reg [31:0] \t   exec_rd_m0_value_i;\n   reg [63:0] \t   exec_exec_value_i;\n   wire [127:0] \t   sgpr_source1_data_i;\n   wire [2047:0]    vgpr_source2_data_i;\n   ///////////////////////////////////////////////CHANGE\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@58:68", "   output [31:0] mem_wr_data;\n\n   output \t   rfa_dest_wr_req;\n   \n   wire [31:0] \t   dummy;\n   assign dummy = exec_rd_m0_value;\n\n   wire [31:0] \t   sgpr_source2_data_i;\n   reg [31:0] \t   exec_rd_m0_value_i;\n   reg [63:0] \t   exec_exec_value_i;\n   wire [127:0] \t   sgpr_source1_data_i;\n"]], "Diff Content": {"Delete": [[62, "   wire [31:0] \t   dummy;\n"]], "Add": []}}