$date
	Sat Sep 27 11:53:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module display_3bits_counter_tb $end
$var wire 1 ! output_7_segment_display1_a_top_5 $end
$var wire 1 " output_7_segment_display1_b_upper_right_6 $end
$var wire 1 # output_7_segment_display1_c_lower_right_8 $end
$var wire 1 $ output_7_segment_display1_d_bottom_4 $end
$var wire 1 % output_7_segment_display1_e_lower_left_3 $end
$var wire 1 & output_7_segment_display1_f_upper_left_2 $end
$var wire 1 ' output_7_segment_display1_g_middle_1 $end
$var wire 1 ( output_7_segment_display1_dp_dot_7 $end
$var reg 8 ) display_pattern [7:0] $end
$var integer 32 * cycle_count [31:0] $end
$var integer 32 + pass_count [31:0] $end
$var integer 32 , test_count [31:0] $end
$scope module dut $end
$var wire 1 - node_54 $end
$var wire 1 . node_56 $end
$var wire 1 / node_58 $end
$var wire 1 0 node_60 $end
$var wire 1 1 node_61 $end
$var wire 1 2 node_62 $end
$var wire 1 3 node_63 $end
$var wire 1 4 node_64 $end
$var wire 1 5 node_65 $end
$var wire 1 ! output_7_segment_display1_a_top_5 $end
$var wire 1 " output_7_segment_display1_b_upper_right_6 $end
$var wire 1 # output_7_segment_display1_c_lower_right_8 $end
$var wire 1 $ output_7_segment_display1_d_bottom_4 $end
$var wire 1 ( output_7_segment_display1_dp_dot_7 $end
$var wire 1 % output_7_segment_display1_e_lower_left_3 $end
$var wire 1 & output_7_segment_display1_f_upper_left_2 $end
$var wire 1 ' output_7_segment_display1_g_middle_1 $end
$var reg 1 6 t_flip_flop_55_0_q $end
$var reg 1 7 t_flip_flop_55_1_q $end
$var reg 1 8 t_flip_flop_57_0_q $end
$var reg 1 9 t_flip_flop_57_1_q $end
$var reg 1 : t_flip_flop_59_0_q $end
$var reg 1 ; t_flip_flop_59_1_q $end
$upscope $end
$scope task test_display_counter $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
08
07
06
z5
04
03
z2
z1
z0
0/
0.
0-
b0 ,
b0 +
b0 *
b0z0 )
z(
0'
0&
0%
0$
0#
0"
0!
$end
#100000
b1 ,
#200000
b10 ,
b1 +
#300000
b11 ,
b10 +
#400000
b11 +
#1400000
