/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire [5:0] _03_;
  wire [19:0] _04_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [69:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = !(celloutsig_1_5z[1] ? celloutsig_1_5z[2] : celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_16z[10] ? celloutsig_1_15z : celloutsig_1_12z[1]);
  assign celloutsig_1_15z = ~((celloutsig_1_13z | in_data[185]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_2z = celloutsig_1_0z[1] | celloutsig_1_0z[0];
  assign celloutsig_1_1z = ~(in_data[139] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_2z = ~(_01_ ^ celloutsig_0_0z[8]);
  assign celloutsig_0_3z = { _02_[13:4], _01_, _02_[2], celloutsig_0_2z, celloutsig_0_2z } + { celloutsig_0_0z[3:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  reg [19:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 20'h00000;
    else _12_ <= in_data[72:53];
  assign { _04_[19:15], _02_[13:4], _01_, _02_[2], _04_[2:0] } = _12_;
  reg [5:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 6'h00;
    else _13_ <= { celloutsig_1_3z[5:1], celloutsig_1_1z };
  assign { _03_[5:4], _00_, _03_[2:0] } = _13_;
  assign celloutsig_1_11z = { in_data[125:123], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_6z = celloutsig_1_4z[14:3] >= { in_data[119:115], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[178:167], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_5z = celloutsig_1_4z[16:12] % { 1'h1, celloutsig_1_3z[3:0] };
  assign celloutsig_1_3z = { in_data[122:120], celloutsig_1_0z } * { in_data[164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[184:162], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } * { celloutsig_1_12z[6:2], 1'h1, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, _03_[5:4], _00_, _03_[2:0], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = - celloutsig_1_5z[2:0];
  assign celloutsig_0_4z = & { _02_[8:4], _02_[2], _01_, _04_[2:0] };
  assign celloutsig_1_19z = & { celloutsig_1_16z[67:63], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_9z = | celloutsig_1_3z[4:0];
  assign celloutsig_1_12z = { celloutsig_1_5z[2:0], celloutsig_1_5z } << celloutsig_1_11z[7:0];
  assign celloutsig_1_0z = in_data[147:145] >> in_data[141:139];
  assign celloutsig_0_0z = in_data[45:37] - in_data[12:4];
  assign { _02_[3], _02_[1:0] } = { _01_, celloutsig_0_2z, celloutsig_0_2z };
  assign _03_[3] = _00_;
  assign _04_[14:3] = { _02_[13:4], _01_, _02_[2] };
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
