Return-Path: <zhengxing@rock-chips.com>
From: Xing Zheng <zhengxing@rock-chips.com>
To: linux-rockchip@lists.infradead.org
Cc: heiko@sntech.de,
	huangtao@rock-chips.com,
	jay.xu@rock-chips.com,
	elaine.zhang@rock-chips.com,
	Xing Zheng <zhengxing@rock-chips.com>,
	Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@codeaurora.org>,
	linux-kernel@vger.kernel.org,
	linux-clk@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org
Subject: [RESEND PATCH v2 0/5] Add more clock compatible features and support the RK3399 clock
Date: Tue,  1 Mar 2016 18:14:30 +0800
Message-Id: <1456827275-8035-1-git-send-email-zhengxing@rock-chips.com>
List-ID: <linux-clk.vger.kernel.org>


Hi,
  The patch series add support more mux parameters and multiple
clock providers for the rockchip features of the clock framework,
and support the clock controller for the RK3399.


Changes in v2:
- rename the aplll/apllb to lpll/bpll
- add drv/sample clock nodes for sdmmc/sdio

Xing Zheng (5):
  clk: rockchip: add more mux parameters for new pll sources
  clk: rockchip: Add support for multiple clock providers
  clk: rockchip: add new pll-type for rk3399 and similar socs
  clk: rockchip: add a COMPOSITE_FRACMUX_NOGATE type
  clk: rockchip: add clock controller for the RK3399

 drivers/clk/rockchip/Makefile     |    1 +
 drivers/clk/rockchip/clk-cpu.c    |   14 +-
 drivers/clk/rockchip/clk-pll.c    |  309 +++++++-
 drivers/clk/rockchip/clk-rk3036.c |   20 +-
 drivers/clk/rockchip/clk-rk3188.c |   54 +-
 drivers/clk/rockchip/clk-rk3228.c |   20 +-
 drivers/clk/rockchip/clk-rk3288.c |   22 +-
 drivers/clk/rockchip/clk-rk3368.c |   27 +-
 drivers/clk/rockchip/clk-rk3399.c | 1553 +++++++++++++++++++++++++++++++++++++
 drivers/clk/rockchip/clk.c        |  148 ++--
 drivers/clk/rockchip/clk.h        |   96 ++-
 11 files changed, 2140 insertions(+), 124 deletions(-)
 create mode 100644 drivers/clk/rockchip/clk-rk3399.c

-- 
1.7.9.5
