$date
	Sat Oct 22 21:10:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1028741
b11001 !
1"
#1028742
b11001 &
b11001 %
1$
#1028743
0"
#1028746
b1001100 &
b1001100 %
#1028750
b100110 &
b100110 %
#1028754
b10011 &
b10011 %
#1028758
b111010 &
b111010 %
#1028762
b11101 &
b11101 %
#1028766
b1011000 &
b1011000 %
#1028770
b101100 &
b101100 %
#1028774
b10110 &
b10110 %
#1028778
b1011 &
b1011 %
#1028782
b100010 &
b100010 %
#1028786
b10001 &
b10001 %
#1028790
b110100 &
b110100 %
#1028794
b11010 &
b11010 %
#1028798
b1101 &
b1101 %
#1028802
b101000 &
b101000 %
#1028806
b10100 &
b10100 %
#1028810
b1010 &
b1010 %
#1028814
b101 &
b101 %
#1028818
b10000 &
b10000 %
#1028822
b1000 &
b1000 %
#1028826
b100 &
b100 %
#1028830
b10 &
b10 %
#1028834
b1 &
b1 %
1#
#1028838
b0 &
0#
b0 %
0$
#1980980
b10011 !
1"
#1980982
b10011 &
b10011 %
1$
#1980983
0"
#1980986
b111010 &
b111010 %
#1980990
b11101 &
b11101 %
#1980994
b1011000 &
b1011000 %
#1980998
b101100 &
b101100 %
#1981002
b10110 &
b10110 %
#1981006
b1011 &
b1011 %
#1981010
b100010 &
b100010 %
#1981014
b10001 &
b10001 %
#1981018
b110100 &
b110100 %
#1981022
b11010 &
b11010 %
#1981026
b1101 &
b1101 %
#1981030
b101000 &
b101000 %
#1981034
b10100 &
b10100 %
#1981038
b1010 &
b1010 %
#1981042
b101 &
b101 %
#1981046
b10000 &
b10000 %
#1981050
b1000 &
b1000 %
#1981054
b100 &
b100 %
#1981058
b10 &
b10 %
#1981062
b1 &
1#
b1 %
#1981066
b0 &
b0 %
0#
0$
#2977618
b1101 &
b1101 %
1$
b1101 !
1"
#2977619
0"
#2977622
b101000 &
b101000 %
#2977626
b10100 &
b10100 %
#2977630
b1010 &
b1010 %
#2977634
b101 &
b101 %
#2977638
b10000 &
b10000 %
#2977642
b1000 &
b1000 %
#2977646
b100 &
b100 %
#2977650
b10 &
b10 %
#2977654
b1 &
1#
b1 %
#2977658
b0 &
b0 %
0#
0$
#4500012
