// Generated by CIRCT unknown git version
module top_module(	// file.cleaned.mlir:2:3
  input  [2:0] a,	// file.cleaned.mlir:2:28
               b,	// file.cleaned.mlir:2:40
  output [2:0] out_or_bitwise,	// file.cleaned.mlir:2:53
  output       out_or_logical,	// file.cleaned.mlir:2:78
  output [5:0] out_not	// file.cleaned.mlir:2:103
);

  wire [2:0] _GEN;	// file.cleaned.mlir:17:11
  wire [2:0] _GEN_0;	// file.cleaned.mlir:16:11
  assign _GEN_0 = ~b;	// file.cleaned.mlir:16:11
  assign _GEN = ~a;	// file.cleaned.mlir:17:11
  assign out_or_bitwise = a | b;	// file.cleaned.mlir:8:10, :18:5
  assign out_or_logical = a[0] | b[0] | a[1] | b[1] | a[2] | b[2];	// file.cleaned.mlir:9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:11, :18:5
  assign out_not = {_GEN_0, 3'h0} | {3'h0, _GEN};	// file.cleaned.mlir:4:14, :5:10, :6:10, :7:10, :16:11, :17:11, :18:5
endmodule

