#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 27 14:39:02 2024
# Process ID: 52034
# Current directory: /home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.runs/synth_1
# Command line: vivado -log FIR_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_filter.tcl
# Log file: /home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.runs/synth_1/FIR_filter.vds
# Journal file: /home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FIR_filter.tcl -notrace
Command: synth_design -top FIR_filter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52068
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2294.227 ; gain = 0.000 ; free physical = 1223 ; free virtual = 9229
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_filter' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/FIR_filter.vhd:21]
	Parameter fir_ord bound to: 5 - type: integer 
	Parameter input_data_width bound to: 18 - type: integer 
	Parameter output_data_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MAC_module' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/MAC_module.vhd:18]
	Parameter input_data_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MAC_module' (1#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/MAC_module.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter' (2#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/FIR_filter.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.227 ; gain = 0.000 ; free physical = 1281 ; free virtual = 9210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.227 ; gain = 0.000 ; free physical = 2004 ; free virtual = 9933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1996 ; free virtual = 9924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1959 ; free virtual = 9888
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 6     
	               18 Bit    Registers := 7     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP sec_o, operation Mode is: C'+A*B.
DSP Report: register reg_s_reg is absorbed into DSP sec_o.
DSP Report: operator sec_o is absorbed into DSP sec_o.
DSP Report: operator sec_o0 is absorbed into DSP sec_o.
DSP Report: Generating DSP sec_o, operation Mode is: C'+A*B.
DSP Report: register reg_s_reg is absorbed into DSP sec_o.
DSP Report: operator sec_o is absorbed into DSP sec_o.
DSP Report: operator sec_o0 is absorbed into DSP sec_o.
DSP Report: Generating DSP sec_o, operation Mode is: C'+A*B.
DSP Report: register reg_s_reg is absorbed into DSP sec_o.
DSP Report: operator sec_o is absorbed into DSP sec_o.
DSP Report: operator sec_o0 is absorbed into DSP sec_o.
DSP Report: Generating DSP sec_o, operation Mode is: C'+A*B.
DSP Report: register reg_s_reg is absorbed into DSP sec_o.
DSP Report: operator sec_o is absorbed into DSP sec_o.
DSP Report: operator sec_o0 is absorbed into DSP sec_o.
DSP Report: Generating DSP sec_o, operation Mode is: C'+A*B.
DSP Report: register reg_s_reg is absorbed into DSP sec_o.
DSP Report: operator sec_o is absorbed into DSP sec_o.
DSP Report: operator sec_o0 is absorbed into DSP sec_o.
DSP Report: Generating DSP sec_o, operation Mode is: C'+A*B.
DSP Report: register reg_s_reg is absorbed into DSP sec_o.
DSP Report: operator sec_o is absorbed into DSP sec_o.
DSP Report: operator sec_o0 is absorbed into DSP sec_o.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1788 ; free virtual = 9727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MAC_module  | C'+A*B      | 18     | 18     | 36     | -      | 36     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|MAC_module  | C'+A*B      | 18     | 18     | 36     | -      | 36     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|MAC_module  | C'+A*B      | 18     | 18     | 36     | -      | 36     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|MAC_module  | C'+A*B      | 18     | 18     | 36     | -      | 36     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|MAC_module  | C'+A*B      | 18     | 18     | 36     | -      | 36     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|MAC_module  | C'+A*B      | 18     | 18     | 36     | -      | 36     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1786 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     6|
|3     |LUT4    |     6|
|4     |FDRE    |   126|
|5     |IBUF    |    41|
|6     |OBUF    |    18|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------+--------------+------+
|      |Instance                          |Module        |Cells |
+------+----------------------------------+--------------+------+
|1     |top                               |              |   198|
|2     |  first_section                   |MAC_module__1 |     1|
|3     |  \other_sections[1].fir_section  |MAC_module__2 |     1|
|4     |  \other_sections[2].fir_section  |MAC_module__3 |     1|
|5     |  \other_sections[3].fir_section  |MAC_module__4 |     1|
|6     |  \other_sections[4].fir_section  |MAC_module__5 |     1|
|7     |  \other_sections[5].fir_section  |MAC_module    |     1|
+------+----------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1770 ; free virtual = 9708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.965 ; gain = 7.738 ; free physical = 1782 ; free virtual = 9720
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2301.973 ; gain = 7.738 ; free physical = 1782 ; free virtual = 9720
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.973 ; gain = 0.000 ; free physical = 1876 ; free virtual = 9807
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.973 ; gain = 0.000 ; free physical = 1801 ; free virtual = 9732
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.973 ; gain = 8.012 ; free physical = 1933 ; free virtual = 9864
INFO: [Common 17-1381] The checkpoint '/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.runs/synth_1/FIR_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_filter_utilization_synth.rpt -pb FIR_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 27 14:39:32 2024...
