
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//cc-14.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2519497 heartbeat IPC: 3.96905 cumulative IPC: 3.96905 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5135315 heartbeat IPC: 3.8229 cumulative IPC: 3.8946 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 7782194 heartbeat IPC: 3.77803 cumulative IPC: 3.85495 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 10462128 heartbeat IPC: 3.73143 cumulative IPC: 3.82331 (Simulation time: 0 hr 2 min 37 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 10462128 (Simulation time: 0 hr 2 min 37 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 31097570 heartbeat IPC: 0.484603 cumulative IPC: 0.484603 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 51278149 heartbeat IPC: 0.495526 cumulative IPC: 0.490004 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 71151652 heartbeat IPC: 0.503183 cumulative IPC: 0.494319 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 91379094 heartbeat IPC: 0.494378 cumulative IPC: 0.494334 (Simulation time: 0 hr 7 min 58 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 110640039 heartbeat IPC: 0.519185 cumulative IPC: 0.499112 (Simulation time: 0 hr 9 min 22 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 129919790 heartbeat IPC: 0.518679 cumulative IPC: 0.50227 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 149536566 heartbeat IPC: 0.509768 cumulative IPC: 0.503328 (Simulation time: 0 hr 12 min 0 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 169310510 heartbeat IPC: 0.505716 cumulative IPC: 0.503625 (Simulation time: 0 hr 13 min 22 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 189417075 heartbeat IPC: 0.49735 cumulative IPC: 0.50292 (Simulation time: 0 hr 14 min 49 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 208792827 heartbeat IPC: 0.516109 cumulative IPC: 0.504208 (Simulation time: 0 hr 16 min 7 sec) 
Finished CPU 0 instructions: 100000000 cycles: 198330729 cumulative IPC: 0.504208 (Simulation time: 0 hr 16 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.504208 instructions: 100000000 cycles: 198330729
cpu0_DTLB TOTAL     ACCESS:   24903864  HIT:   20094015  MISS:    4809849
cpu0_DTLB LOAD      ACCESS:   24704141  HIT:   19894292  MISS:    4809849
cpu0_DTLB RFO       ACCESS:     199723  HIT:     199723  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.81581 cycles
cpu0_DTLB MSHR FULL EVENTS: 437000 MSHR MERGE EVENTS: 267136
cpu0_ITLB TOTAL     ACCESS:   10036153  HIT:   10036153  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10036153  HIT:   10036153  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4809849  HIT:    4802578  MISS:       7271
cpu0_STLB LOAD      ACCESS:    4809849  HIT:    4802578  MISS:       7271
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.539 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20196795  HIT:   12799988  MISS:    7396807
cpu0_L1D LOAD      ACCESS:   19989273  HIT:   12599333  MISS:    7389940
cpu0_L1D RFO       ACCESS:     200251  HIT:     200251  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7271  HIT:        404  MISS:       6867
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.0144 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 1066811
cpu0_L2C TOTAL     ACCESS:    7557766  HIT:    3757242  MISS:    3800510
cpu0_L2C LOAD      ACCESS:    7389939  HIT:    3589472  MISS:    3800467
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     160960  HIT:     160946  MISS:         14
cpu0_L2C TRANSLATION ACCESS:       6867  HIT:       6824  MISS:         43
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.5515 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    7600991  HIT:    3332712  MISS:     467792
LLC LOAD      ACCESS:    3800424  HIT:    3332633  MISS:     467791
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3800524  HIT:         37  MISS:    3800487
LLC TRANSLATION ACCESS:         43  HIT:         42  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.7252 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     353344  ROW_BUFFER_MISS:     114448
 DBUS AVG_CONGESTED_CYCLE:    3.17085
 WQ ROW_BUFFER_HIT:        379  ROW_BUFFER_MISS:        810  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.6802% MPKI: 20.8257 Average ROB Occupancy at Mispredict: 26.3715
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.8257
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

