<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-LV9QN88PC6/I5">gw1nr9c-004</Device>
    <FileList>
        <File path="src/bram_buffer.v" type="file.verilog" enable="1"/>
        <File path="src/controller.v" type="file.verilog" enable="1"/>
        <File path="src/freq_gen.v" type="file.verilog" enable="1"/>
        <File path="src/sample_rate_divider.v" type="file.verilog" enable="1"/>
        <File path="src/sampler.v" type="file.verilog" enable="1"/>
        <File path="src/startup_tx.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/trigger.v" type="file.verilog" enable="1"/>
        <File path="src/uart_rx.v" type="file.verilog" enable="1"/>
        <File path="src/uart_tx.v" type="file.verilog" enable="1"/>
        <File path="constraints/tang_nano_9k.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
