Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Nov 25 13:25:45 2019
| Host         : DESKTOP-9338GNI running 64-bit major release  (build 9200)
| Command      : report_methodology -file SpaceInv_methodology_drc_routed.rpt -pb SpaceInv_methodology_drc_routed.pb -rpx SpaceInv_methodology_drc_routed.rpx
| Design       : SpaceInv
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 20         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Derecha relative to clock(s) clk100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Disparo relative to clock(s) clk100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Inicio relative to clock(s) clk100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Izquierda relative to clock(s) clk100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Test relative to clock(s) clk100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on B[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on B[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on B[2] relative to clock(s) clk100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on B[3] relative to clock(s) clk100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on G[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on G[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on G[2] relative to clock(s) clk100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on G[3] relative to clock(s) clk100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Hsync relative to clock(s) clk100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on R[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on R[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on R[2] relative to clock(s) clk100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on R[3] relative to clock(s) clk100
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Vsync relative to clock(s) clk100
Related violations: <none>


