

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Fri Aug  2 15:04:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    1|      -|      -|    -|
|Expression       |        -|    -|      0|   8535|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|   84|   5935|   3118|    -|
|Memory           |       30|    -|      6|      6|    -|
|Multiplexer      |        -|    -|      -|      -|    -|
|Register         |        -|    -|   8880|   1760|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       30|   85|  14821|  13419|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      100|   66|  28800|  14400|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |       30|  128|     51|     93|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_12s_80ns_90_5_1_U12    |mul_12s_80ns_90_5_1    |        0|   5|  441|  256|    0|
    |mul_13s_71s_71_5_1_U13     |mul_13s_71s_71_5_1     |        0|   4|  441|  256|    0|
    |mul_40ns_40ns_80_2_1_U14   |mul_40ns_40ns_80_2_1   |        0|   5|  197|   81|    0|
    |mul_43ns_36ns_79_3_1_U15   |mul_43ns_36ns_79_3_1   |        0|   6|  230|  147|    0|
    |mul_49ns_44ns_93_5_1_U16   |mul_49ns_44ns_93_5_1   |        0|   9|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U17  |mul_50ns_50ns_100_5_1  |        0|   9|  340|   86|    0|
    |mul_54s_6ns_54_5_1_U18     |mul_54s_6ns_54_5_1     |        0|   3|  424|  160|    0|
    |mul_71ns_4ns_75_5_1_U26    |mul_71ns_4ns_75_5_1    |        0|   0|  441|  256|    0|
    |mul_73ns_6ns_79_5_1_U19    |mul_73ns_6ns_79_5_1    |        0|   4|  441|  256|    0|
    |mul_77ns_6ns_83_5_1_U20    |mul_77ns_6ns_83_5_1    |        0|   4|  441|  256|    0|
    |mul_77s_54s_130_5_1_U21    |mul_77s_54s_130_5_1    |        0|  15|  441|  256|    0|
    |mul_82ns_6ns_88_5_1_U22    |mul_82ns_6ns_88_5_1    |        0|   5|  441|  256|    0|
    |mul_83ns_6ns_89_5_1_U23    |mul_83ns_6ns_89_5_1    |        0|   5|  441|  256|    0|
    |mul_87ns_6ns_93_5_1_U24    |mul_87ns_6ns_93_5_1    |        0|   5|  441|  256|    0|
    |mul_92ns_6ns_98_5_1_U25    |mul_92ns_6ns_98_5_1    |        0|   5|  441|  256|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  84| 5935| 3118|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U27  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                  Memory                                 |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_array_U                    |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U            |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                    |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln209_1_fu_1467_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln209_2_fu_1564_p2      |         +|   0|  0|  109|         109|         109|
    |add_ln209_3_fu_1473_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln209_4_fu_1436_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln209_5_fu_1482_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln209_fu_1462_p2        |         +|   0|  0|  116|         109|         109|
    |add_ln265_fu_2405_p2        |         +|   0|  0|   43|          36|          36|
    |add_ln280_fu_2478_p2        |         +|   0|  0|   51|          44|          44|
    |add_ln373_fu_1537_p2        |         +|   0|  0|   14|           6|           1|
    |add_ln44_1_fu_895_p2        |         +|   0|  0|   82|          82|          82|
    |add_ln44_2_fu_972_p2        |         +|   0|  0|  102|         102|         102|
    |add_ln44_3_fu_1059_p2       |         +|   0|  0|  121|         121|         121|
    |add_ln44_4_fu_1142_p2       |         +|   0|  0|  126|         126|         126|
    |add_ln44_5_fu_1225_p2       |         +|   0|  0|  131|         131|         131|
    |add_ln44_6_fu_1300_p2       |         +|   0|  0|  143|         136|         136|
    |add_ln44_fu_816_p2          |         +|   0|  0|   76|          76|          76|
    |add_ln525_1_fu_1652_p2      |         +|   0|  0|  120|         120|         120|
    |add_ln525_fu_1643_p2        |         +|   0|  0|  120|         120|         120|
    |add_ln563_1_fu_2251_p2      |         +|   0|  0|   14|          13|           1|
    |add_ln616_1_fu_2536_p2      |         +|   0|  0|  114|         107|         107|
    |add_ln616_fu_2521_p2        |         +|   0|  0|   65|          58|           5|
    |b_exp_1_fu_1347_p2          |         +|   0|  0|   12|          12|          11|
    |b_exp_fu_1317_p2            |         +|   0|  0|   12|          12|          11|
    |exp_Z1P_m_1_l_fu_2487_p2    |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_fu_2414_p2      |         +|   0|  0|   51|          44|          44|
    |exp_Z4_m_1_fu_2362_p2       |         +|   0|  0|   43|          36|          36|
    |log_sum_1_fu_1572_p2        |         +|   0|  0|  109|         109|         109|
    |m_exp_fu_1692_p2            |         +|   0|  0|   12|          12|          11|
    |out_exp_fu_2644_p2          |         +|   0|  0|   12|          11|          10|
    |r_exp_1_fu_2550_p2          |         +|   0|  0|   14|          13|           2|
    |e_frac_1_fu_1679_p2         |         -|   0|  0|   61|           1|          54|
    |m_diff_fu_2287_p2           |         -|   0|  0|   66|          59|          59|
    |sub_ln422_fu_1543_p2        |         -|   0|  0|   12|          11|          12|
    |sub_ln44_1_fu_912_p2        |         -|   0|  0|   82|          82|          82|
    |sub_ln44_2_fu_989_p2        |         -|   0|  0|  102|         102|         102|
    |sub_ln44_3_fu_1076_p2       |         -|   0|  0|  121|         121|         121|
    |sub_ln44_4_fu_1159_p2       |         -|   0|  0|  126|         126|         126|
    |sub_ln44_5_fu_1242_p2       |         -|   0|  0|  131|         131|         131|
    |sub_ln44_6_fu_1399_p2       |         -|   0|  0|  143|         136|         136|
    |sub_ln44_fu_825_p2          |         -|   0|  0|   76|          76|          76|
    |sub_ln522_fu_1592_p2        |         -|   0|  0|  125|         118|         118|
    |sub_ln545_fu_2046_p2        |         -|   0|  0|   12|          10|          11|
    |and_ln342_1_fu_2709_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln342_fu_2679_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln373_fu_1622_p2        |       and|   0|  0|   52|          52|          52|
    |and_ln378_fu_1800_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln386_1_fu_2674_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln386_fu_1830_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln422_1_fu_1913_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln422_fu_1907_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_1_fu_1938_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln431_2_fu_1943_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln431_3_fu_1949_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln431_4_fu_2720_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln431_5_fu_2734_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln431_fu_1932_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_1_fu_1990_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln438_2_fu_1996_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln438_3_fu_2001_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln438_4_fu_2760_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln438_5_fu_2772_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln438_fu_1985_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln628_1_fu_2776_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln628_fu_2610_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln629_1_fu_2794_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln629_fu_2781_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln645_1_fu_2817_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln645_fu_2812_p2        |       and|   0|  0|    2|           1|           1|
    |r_sign_fu_1926_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_1702_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_1748_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_1753_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_n1_fu_1717_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_neg_fu_1768_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_1711_p2          |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_1737_p2         |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_1727_p2         |       and|   0|  0|    2|           1|           1|
    |y_is_ninf_fu_1873_p2        |       and|   0|  0|    2|           1|           1|
    |y_is_pinf_fu_1867_p2        |       and|   0|  0|    2|           1|           1|
    |ashr_ln545_fu_2086_p2       |      ashr|   0|  0|  431|         130|         130|
    |ashr_ln546_fu_2197_p2       |      ashr|   0|  0|  431|         130|         130|
    |ashr_ln553_fu_2133_p2       |      ashr|   0|  0|  435|         131|         131|
    |icmp_ln18_1_fu_1608_p2      |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_2_fu_1329_p2      |      icmp|   0|  0|   12|          11|           2|
    |icmp_ln18_fu_1722_p2        |      icmp|   0|  0|   12|          11|           2|
    |icmp_ln340_1_fu_697_p2      |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln340_fu_1323_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln372_fu_1773_p2       |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln373_fu_1627_p2       |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln386_fu_1856_p2       |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln421_fu_1883_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln422_1_fu_1895_p2     |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln422_fu_1889_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln431_fu_1979_p2       |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln438_fu_2032_p2       |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln563_fu_2245_p2       |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln628_1_fu_2572_p2     |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln628_fu_2210_p2       |      icmp|   0|  0|  137|         130|         130|
    |icmp_ln645_fu_2578_p2       |      icmp|   0|  0|   14|          13|          11|
    |x_is_0_fu_1334_p2           |      icmp|   0|  0|   12|          11|           1|
    |y_is_0_fu_1697_p2           |      icmp|   0|  0|   12|          11|           1|
    |lshr_ln373_fu_1616_p2       |      lshr|   0|  0|  157|           2|          52|
    |or_ln357_fu_1757_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln373_fu_1787_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln378_1_fu_1812_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln378_fu_1806_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_2_fu_1842_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln386_3_fu_1836_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln386_4_fu_2692_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln386_fu_1818_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln431_1_fu_1959_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln431_2_fu_1965_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln431_fu_1953_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln438_1_fu_2012_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln438_3_fu_2018_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln438_fu_2006_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln628_fu_2614_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |b_exp_2_fu_1353_p3          |    select|   0|  0|   12|           1|          12|
    |e_frac_2_fu_1685_p3         |    select|   0|  0|   54|           1|          54|
    |grp_fu_616_p0               |    select|   0|  0|   54|           1|          54|
    |m_fix_back_fu_2205_p3       |    select|   0|  0|  130|           1|         130|
    |m_fix_l_fu_2100_p3          |    select|   0|  0|  130|           1|         130|
    |out_sig_fu_2637_p3          |    select|   0|  0|   52|           1|          52|
    |r_exp_2_fu_2555_p3          |    select|   0|  0|   13|           1|          13|
    |r_exp_fu_2265_p3            |    select|   0|  0|   13|           1|          13|
    |select_ln342_fu_2684_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln378_fu_2662_p3     |    select|   0|  0|   64|           1|          62|
    |select_ln386_fu_2696_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln42_fu_798_p3       |    select|   0|  0|   76|           1|          76|
    |select_ln431_fu_2726_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln438_fu_2765_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln545_fu_2055_p3     |    select|   0|  0|   12|           1|          12|
    |select_ln549_fu_2146_p3     |    select|   0|  0|  131|           1|         131|
    |select_ln553_1_fu_2139_p3   |    select|   0|  0|  131|           1|         131|
    |select_ln553_fu_2069_p3     |    select|   0|  0|   12|           1|          12|
    |select_ln563_fu_2257_p3     |    select|   0|  0|   13|           1|          13|
    |select_ln629_1_fu_2799_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln629_fu_2787_p3     |    select|   0|  0|   64|           1|          64|
    |y_is_int_fu_1793_p3         |    select|   0|  0|    2|           1|           1|
    |y_is_odd_1_fu_1919_p3       |    select|   0|  0|    2|           1|           1|
    |shl_ln545_fu_2095_p2        |       shl|   0|  0|  431|         130|         130|
    |shl_ln546_fu_2192_p2        |       shl|   0|  0|  431|         130|         130|
    |shl_ln552_fu_2114_p2        |       shl|   0|  0|  435|         131|         131|
    |shl_ln553_fu_2127_p2        |       shl|   0|  0|  435|         131|         131|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |x_abs_greater_1_fu_1878_p2  |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_1_fu_1743_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_1732_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln341_fu_1706_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln342_fu_2704_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln357_fu_1762_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln378_fu_2669_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_fu_1824_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln421_fu_1901_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln431_fu_2715_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln438_fu_2755_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln628_fu_2807_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln629_fu_2750_p2        |       xor|   0|  0|    2|           1|           2|
    |y_is_pos_fu_1862_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 8535|        4629|        5725|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |Elog2_reg_3325                        |   90|   0|   90|          0|
    |Z2_reg_3532                           |    8|   0|    8|          0|
    |Z3_reg_3539                           |    8|   0|    8|          0|
    |Z3_reg_3539_pp0_iter69_reg            |    8|   0|    8|          0|
    |Z4_reg_3544                           |   35|   0|   35|          0|
    |a_1_reg_2950                          |    6|   0|    6|          0|
    |a_2_reg_2982                          |    6|   0|    6|          0|
    |a_reg_2913                            |    4|   0|    4|          0|
    |add_ln209_1_reg_3272                  |  103|   0|  103|          0|
    |add_ln209_4_reg_3256                  |   83|   0|   83|          0|
    |add_ln209_5_reg_3277                  |   93|   0|   93|          0|
    |add_ln209_reg_3267                    |  109|   0|  109|          0|
    |add_ln373_reg_3315                    |    6|   0|    6|          0|
    |add_ln44_6_reg_3121                   |  136|   0|  136|          0|
    |add_ln616_1_reg_3662                  |  107|   0|  107|          0|
    |add_ln616_reg_3652                    |   58|   0|   58|          0|
    |and_ln431_5_reg_3704                  |    1|   0|    1|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |ashr_ln546_reg_3490                   |  130|   0|  130|          0|
    |b_exp_2_reg_3161                      |   12|   0|   12|          0|
    |b_frac_tilde_inverse_reg_2884         |    6|   0|    6|          0|
    |bitcast_ln497_1_reg_3688              |    1|   0|   64|         63|
    |bs_exp_reg_2854                       |   11|   0|   11|          0|
    |bs_sig_reg_2861                       |   52|   0|   52|          0|
    |bs_sig_reg_2861_pp0_iter1_reg         |   52|   0|   52|          0|
    |bs_sign_reg_2847                      |    1|   0|    1|          0|
    |e_frac_2_reg_3356                     |   54|   0|   54|          0|
    |es_exp_reg_3296                       |   11|   0|   11|          0|
    |es_sig_reg_3303                       |   52|   0|   52|          0|
    |es_sign_reg_3287                      |    1|   0|    1|          0|
    |es_sign_reg_3287_pp0_iter52_reg       |    1|   0|    1|          0|
    |exp_Z1P_m_1_reg_3632                  |   50|   0|   50|          0|
    |exp_Z1_hi_reg_3637                    |   50|   0|   50|          0|
    |exp_Z1_reg_3627                       |   58|   0|   58|          0|
    |exp_Z2P_m_1_reg_3595                  |   44|   0|   44|          0|
    |exp_Z3_m_1_reg_3570                   |   34|   0|   43|          9|
    |exp_Z4_m_1_reg_3559                   |   36|   0|   36|          0|
    |exp_read_reg_2842                     |   64|   0|   64|          0|
    |f_Z3_reg_3565                         |   26|   0|   26|          0|
    |icmp_ln18_1_reg_3340                  |    1|   0|    1|          0|
    |icmp_ln18_2_reg_3141                  |    1|   0|    1|          0|
    |icmp_ln340_1_reg_2889                 |    1|   0|    1|          0|
    |icmp_ln340_reg_3136                   |    1|   0|    1|          0|
    |icmp_ln373_reg_3346                   |    1|   0|    1|          0|
    |icmp_ln386_reg_3389                   |    1|   0|    1|          0|
    |icmp_ln422_reg_3395                   |    1|   0|    1|          0|
    |icmp_ln431_reg_3408                   |    1|   0|    1|          0|
    |icmp_ln438_reg_3414                   |    1|   0|    1|          0|
    |icmp_ln628_1_reg_3673                 |    1|   0|    1|          0|
    |icmp_ln628_reg_3500                   |    1|   0|    1|          0|
    |icmp_ln645_reg_3678                   |    1|   0|    1|          0|
    |icmp_ln645_reg_3678_pp0_iter86_reg    |    1|   0|    1|          0|
    |log_sum_1_reg_3330                    |  109|   0|  109|          0|
    |log_sum_reg_3226                      |  109|   0|  109|          0|
    |logn_1_reg_3236                       |  102|   0|  102|          0|
    |logn_2_reg_3241                       |   97|   0|   97|          0|
    |logn_3_reg_3246                       |   92|   0|   92|          0|
    |logn_4_reg_3251                       |   87|   0|   87|          0|
    |logn_reg_3231                         |  105|   0|  105|          0|
    |lshr_ln_reg_3282                      |   79|   0|   79|          0|
    |m_diff_hi_reg_3527                    |    8|   0|    8|          0|
    |m_exp_reg_3361                        |   12|   0|   12|          0|
    |m_fix_hi_reg_3464                     |   16|   0|   16|          0|
    |m_fix_l_reg_3458                      |  130|   0|  130|          0|
    |m_frac_l_reg_3430                     |  130|   0|  130|          0|
    |mul_ln44_1_reg_2971                   |   79|   0|   79|          0|
    |mul_ln44_2_reg_3003                   |   89|   0|   89|          0|
    |mul_ln44_3_reg_3035                   |   98|   0|   98|          0|
    |mul_ln44_4_reg_3067                   |   93|   0|   93|          0|
    |mul_ln44_5_reg_3099                   |   88|   0|   88|          0|
    |mul_ln44_6_reg_3171                   |   83|   0|   83|          0|
    |mul_ln44_reg_2939                     |   75|   0|   75|          0|
    |mul_ln516_reg_2906                    |   54|   0|   54|          0|
    |mul_ln616_reg_3657                    |  100|   0|  100|          0|
    |or_ln378_1_reg_3382                   |    1|   0|    1|          0|
    |or_ln628_reg_3693                     |    1|   0|    1|          0|
    |r_exp_reg_3510                        |   13|   0|   13|          0|
    |r_sign_reg_3400                       |    1|   0|    1|          0|
    |select_ln431_reg_3699                 |   64|   0|   64|          0|
    |select_ln545_reg_3438                 |   12|   0|   12|          0|
    |select_ln553_reg_3448                 |   12|   0|   12|          0|
    |sext_ln545_1_reg_3453                 |   32|   0|   32|          0|
    |shl_ln546_reg_3485                    |  130|   0|  130|          0|
    |sub_ln44_1_reg_2976                   |   82|   0|   82|          0|
    |tmp_10_reg_3046                       |   81|   0|   81|          0|
    |tmp_11_reg_3051                       |    6|   0|    6|          0|
    |tmp_12_reg_3072                       |   82|   0|   82|          0|
    |tmp_13_reg_3078                       |   76|   0|   76|          0|
    |tmp_14_reg_3083                       |    6|   0|    6|          0|
    |tmp_15_reg_3104                       |   77|   0|   77|          0|
    |tmp_16_reg_3110                       |   71|   0|   71|          0|
    |tmp_17_reg_3115                       |    6|   0|    6|          0|
    |tmp_18_reg_3216                       |   72|   0|   72|          0|
    |tmp_19_reg_3221                       |   40|   0|   40|          0|
    |tmp_20_reg_3443                       |    1|   0|    1|          0|
    |tmp_21_reg_3469                       |    1|   0|    1|          0|
    |tmp_23_reg_3585                       |   20|   0|   20|          0|
    |tmp_24_reg_3601                       |   40|   0|   40|          0|
    |tmp_25_reg_3622                       |   36|   0|   36|          0|
    |tmp_26_reg_3668                       |    1|   0|    1|          0|
    |tmp_28_reg_3479                       |    1|   0|    1|          0|
    |tmp_3_reg_3154                        |    1|   0|    1|          0|
    |tmp_5_reg_2868                        |    1|   0|    1|          0|
    |tmp_6_reg_2956                        |   67|   0|   67|          0|
    |tmp_7_reg_2924                        |    1|   0|    1|          0|
    |tmp_8_reg_3019                        |    6|   0|    6|          0|
    |tmp_9_reg_3040                        |   87|   0|   87|          0|
    |tmp_reg_3374                          |    1|   0|    1|          0|
    |tmp_s_reg_3014                        |   86|   0|   86|          0|
    |trunc_ln2_reg_3351                    |   77|   0|   77|          0|
    |trunc_ln39_1_reg_2988                 |   76|   0|   76|          0|
    |trunc_ln39_reg_2919                   |   50|   0|   50|          0|
    |trunc_ln3_reg_3474                    |   59|   0|   59|          0|
    |trunc_ln522_1_reg_3335                |   73|   0|   73|          0|
    |trunc_ln574_1_reg_3522                |   59|   0|   59|          0|
    |trunc_ln657_reg_3683                  |   11|   0|   11|          0|
    |x_is_0_reg_3147                       |    1|   0|    1|          0|
    |x_is_n1_reg_3368                      |    1|   0|    1|          0|
    |y_is_odd_reg_3320                     |    1|   0|    1|          0|
    |y_is_odd_reg_3320_pp0_iter52_reg      |    1|   0|    1|          0|
    |z2_reg_2944                           |   73|   0|   73|          0|
    |z4_reg_3008                           |   92|   0|   92|          0|
    |zext_ln486_1_reg_3310                 |   11|   0|   12|          1|
    |zext_ln486_1_reg_3310_pp0_iter52_reg  |   11|   0|   12|          1|
    |zext_ln502_reg_2874                   |    6|   0|   64|         58|
    |Z2_reg_3532                           |   64|  32|    8|          0|
    |a_1_reg_2950                          |   64|  32|    6|          0|
    |a_2_reg_2982                          |   64|  32|    6|          0|
    |a_reg_2913                            |   64|  32|    4|          0|
    |add_ln44_6_reg_3121                   |   64|  32|  136|          0|
    |bs_exp_reg_2854                       |   64|  32|   11|          0|
    |bs_sign_reg_2847                      |   64|  32|    1|          0|
    |es_exp_reg_3296                       |   64|  32|   11|          0|
    |exp_Z1_reg_3627                       |   64|  32|   58|          0|
    |exp_Z2P_m_1_reg_3595                  |   64|  32|   44|          0|
    |exp_Z3_m_1_reg_3570                   |   64|  32|   43|          9|
    |exp_Z4_m_1_reg_3559                   |   64|  32|   36|          0|
    |exp_read_reg_2842                     |   64|  32|   64|          0|
    |icmp_ln18_2_reg_3141                  |   64|  32|    1|          0|
    |icmp_ln340_1_reg_2889                 |   64|  32|    1|          0|
    |icmp_ln340_reg_3136                   |   64|  32|    1|          0|
    |icmp_ln386_reg_3389                   |   64|  32|    1|          0|
    |icmp_ln422_reg_3395                   |   64|  32|    1|          0|
    |icmp_ln431_reg_3408                   |   64|  32|    1|          0|
    |icmp_ln438_reg_3414                   |   64|  32|    1|          0|
    |icmp_ln628_reg_3500                   |   64|  32|    1|          0|
    |m_diff_hi_reg_3527                    |   64|  32|    8|          0|
    |m_exp_reg_3361                        |   64|  32|   12|          0|
    |m_frac_l_reg_3430                     |   64|  32|  130|          0|
    |mul_ln516_reg_2906                    |   64|  32|   54|          0|
    |or_ln378_1_reg_3382                   |   64|  32|    1|          0|
    |r_exp_reg_3510                        |   64|  32|   13|          0|
    |r_sign_reg_3400                       |   64|  32|    1|          0|
    |sub_ln44_1_reg_2976                   |   64|  32|   82|          0|
    |tmp_10_reg_3046                       |   64|  32|   81|          0|
    |tmp_11_reg_3051                       |   64|  32|    6|          0|
    |tmp_12_reg_3072                       |   64|  32|   82|          0|
    |tmp_13_reg_3078                       |   64|  32|   76|          0|
    |tmp_14_reg_3083                       |   64|  32|    6|          0|
    |tmp_17_reg_3115                       |   64|  32|    6|          0|
    |tmp_18_reg_3216                       |   64|  32|   72|          0|
    |tmp_21_reg_3469                       |   64|  32|    1|          0|
    |tmp_24_reg_3601                       |   64|  32|   40|          0|
    |tmp_28_reg_3479                       |   64|  32|    1|          0|
    |tmp_3_reg_3154                        |   64|  32|    1|          0|
    |tmp_5_reg_2868                        |   64|  32|    1|          0|
    |tmp_6_reg_2956                        |   64|  32|   67|          0|
    |tmp_7_reg_2924                        |   64|  32|    1|          0|
    |tmp_8_reg_3019                        |   64|  32|    6|          0|
    |tmp_9_reg_3040                        |   64|  32|   87|          0|
    |tmp_reg_3374                          |   64|  32|    1|          0|
    |tmp_s_reg_3014                        |   64|  32|   86|          0|
    |trunc_ln39_1_reg_2988                 |   64|  32|   76|          0|
    |trunc_ln39_reg_2919                   |   64|  32|   50|          0|
    |trunc_ln3_reg_3474                    |   64|  32|   59|          0|
    |x_is_0_reg_3147                       |   64|  32|    1|          0|
    |x_is_n1_reg_3368                      |   64|  32|    1|          0|
    |z2_reg_2944                           |   64|  32|   73|          0|
    |z4_reg_3008                           |   64|  32|   92|          0|
    |zext_ln502_reg_2874                   |   64|  32|   64|         58|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 8880|1760| 7266|        199|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
|exp        |   in|   64|     ap_none|                  exp|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 1, D = 88, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 89 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 90 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 91 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 92 'bitselect' 'bs_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 93 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 94 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 95 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 96 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 97 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 98 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 99 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 100 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 101 [1/1] (3.21ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 101 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 102 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 103 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 104 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.94ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 105 'select' 'b_frac_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 106 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [5/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 107 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 108 [4/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 108 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 109 [3/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 109 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 110 [2/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 110 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 111 [1/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 111 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 115 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i71 %z1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [5/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 119 [4/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 120 [3/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 121 [2/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 122 [1/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln42_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln516, i16 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'bitconcatenate' 'zext_ln42_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln516, i17 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'bitconcatenate' 'tmp_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i75 %zext_ln42_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'zext' 'zext_ln42' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.15ns)   --->   "%select_ln42 = select i1 %tmp_7, i76 %tmp_4, i76 %zext_ln42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'select' 'select_ln42' <Predicate = true> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i75 %mul_ln44" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'sub' 'sub_ln44' <Predicate = true> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i6 %a_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i73 %z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [5/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 137 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 138 [4/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 138 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 139 [3/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 140 [2/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 141 [1/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i73 %z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln44_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i81 %shl_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i81 %eZ" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_5, i82 %zext_ln44_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i80 %shl_ln44_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i6 %a_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i83 %z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [5/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 157 [4/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 158 [3/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 159 [2/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 160 [1/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %sub_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i101 %shl_ln44_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i96 %eZ_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i102 %zext_ln44_10, i102 %zext_ln44_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i95 %shl_ln44_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i6 %tmp_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 172 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i92 %z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 173 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 174 [5/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 174 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 175 [4/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 175 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 176 [3/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 176 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 177 [2/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 177 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 178 [1/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 178 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i92 %z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 179 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln44_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 180 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 181 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i120 %shl_ln44_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 182 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i110 %eZ_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 183 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i121 %zext_ln44_16, i121 %zext_ln44_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 184 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %mul_ln44_3, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 185 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i109 %shl_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i6 %tmp_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i87 %tmp_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 193 [5/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 194 [4/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 195 [3/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 196 [2/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 197 [1/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_10, i44 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i125 %shl_ln44_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i110 %eZ_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i126 %zext_ln44_21, i126 %zext_ln44_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'add' 'add_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %mul_ln44_4, i16 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i109 %shl_ln44_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 205 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i6 %tmp_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i82 %tmp_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 210 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 211 [5/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 211 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 212 [4/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 212 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 213 [3/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 213 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 214 [2/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 214 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 215 [1/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 215 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 216 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_13, i54 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 217 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i130 %shl_ln44_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 218 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i110 %eZ_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 219 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i131 %zext_ln44_26, i131 %zext_ln44_27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 220 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %mul_ln44_5, i21 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 221 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i109 %shl_ln44_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 222 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 223 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 223 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 224 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 225 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 226 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 227 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 227 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_16, i64 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 228 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i135 %shl_ln44_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 229 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i110 %eZ_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 230 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 231 [1/1] (5.55ns)   --->   "%add_ln44_6 = add i136 %zext_ln44_31, i136 %zext_ln44_32" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 231 'add' 'add_ln44_6' <Predicate = true> <Delay = 5.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln44_33 = zext i6 %tmp_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 232 'zext' 'zext_ln44_33' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln44_34 = zext i77 %tmp_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 233 'zext' 'zext_ln44_34' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 234 [5/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 234 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 235 [4/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 235 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 236 [3/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 236 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 237 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 238 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 239 [1/1] (1.54ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 239 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [1/1] (1.63ns)   --->   "%icmp_ln18_2 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 240 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 241 [1/1] (1.63ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350]   --->   Operation 241 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 242 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 243 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 243 'add' 'b_exp_1' <Predicate = (tmp_5)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 244 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 244 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 245 [2/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 245 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 246 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 247 [5/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 247 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 248 [1/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 248 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.97>
ST_49 : Operation 249 [4/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 249 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 251 [2/2] (3.25ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 251 'load' 'log_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 252 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 254 [2/2] (3.25ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 254 'load' 'logn' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 255 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 256 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [2/2] (3.25ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 257 'load' 'logn_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 258 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 259 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 260 [2/2] (3.25ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 260 'load' 'logn_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 261 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 262 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [2/2] (3.25ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 263 'load' 'logn_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 264 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 266 [2/2] (3.25ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 266 'load' 'logn_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 267 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 269 [2/2] (3.25ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 269 'load' 'logn_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %mul_ln44_6, i26 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 270 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln44_35 = zext i109 %shl_ln44_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 271 'zext' 'zext_ln44_35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (5.58ns)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_35" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 272 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 273 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 274 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 275 [2/2] (3.25ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 275 'load' 'logn_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 276 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 277 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 278 [3/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 278 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 279 [1/2] (3.25ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 279 'load' 'log_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 280 [1/2] (3.25ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 280 'load' 'logn' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 281 [1/2] (3.25ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 281 'load' 'logn_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 282 [1/2] (3.25ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 282 'load' 'logn_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 283 [1/2] (3.25ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 283 'load' 'logn_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 284 [1/2] (3.25ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 284 'load' 'logn_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 285 [1/2] (3.25ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 285 'load' 'logn_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 286 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 287 [1/2] (3.25ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 287 'load' 'logn_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 288 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 289 [1/1] (4.03ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 289 'add' 'add_ln209_4' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_19" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 290 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 291 'mul' 'mul_ln522' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.97>
ST_51 : Operation 292 [2/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 292 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 293 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 294 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 295 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 296 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 297 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (4.80ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 298 'add' 'add_ln209' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/1] (4.60ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 299 'add' 'add_ln209_1' <Predicate = true> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 300 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 301 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 302 'add' 'add_ln209_5' <Predicate = true> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 303 [1/2] (6.91ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 303 'mul' 'mul_ln522' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %mul_ln522, i32 1, i32 79" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 304 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 305 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %exp_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 305 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 306 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 306 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 307 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 307 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 308 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %es_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 309 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%es_exp5_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 310 'partselect' 'es_exp5_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (1.82ns)   --->   "%add_ln373 = add i6 %es_exp5_cast, i6 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 311 'add' 'add_ln373' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 312 [1/1] (1.54ns)   --->   "%sub_ln422 = sub i12 1075, i12 %zext_ln486_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 312 'sub' 'sub_ln422' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %sub_ln422" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 313 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 314 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 315 [1/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 315 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 316 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 317 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 318 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 319 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 319 'add' 'log_sum_1' <Predicate = true> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_18, i45 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 320 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i117 %shl_ln1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 321 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln522_2 = zext i79 %lshr_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 322 'zext' 'zext_ln522_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 323 [1/1] (5.03ns)   --->   "%sub_ln522 = sub i118 %zext_ln522_1, i118 %zext_ln522_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 323 'sub' 'sub_ln522' <Predicate = true> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln522_1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %sub_ln522, i32 45, i32 117" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 324 'partselect' 'trunc_ln522_1' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.94>
ST_53 : Operation 325 [1/1] (3.21ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 325 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i6 %add_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 326 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 327 [1/1] (2.94ns)   --->   "%lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 327 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373 = and i52 %es_sig, i52 %lshr_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 328 'and' 'and_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 329 [1/1] (3.21ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i52 %and_ln373, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 329 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 330 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i109 %log_sum_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 331 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i120 %shl_ln2, i120 %sext_ln525" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 332 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i73 %trunc_ln522_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 333 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 334 [1/1] (6.94ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i120 %add_ln525, i120 %sext_ln525_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 334 'add' 'add_ln525_1' <Predicate = true> <Delay = 6.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.82> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i77 @_ssdm_op_PartSelect.i77.i120.i32.i32, i120 %add_ln525_1, i32 43, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 335 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 336 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 336 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 337 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 338 [1/1] (3.23ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 338 'sub' 'e_frac_1' <Predicate = (es_sign)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 339 [1/1] (0.94ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 339 'select' 'e_frac_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.97>
ST_54 : Operation 340 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 340 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 341 [1/1] (1.63ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 341 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 342 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 342 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %bs_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 343 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 344 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 345 [1/1] (0.97ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %bs_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 345 'and' 'x_is_n1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 346 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 346 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 347 [1/1] (0.97ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 347 'and' 'y_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%xor_ln18 = xor i1 %icmp_ln18_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 348 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 349 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%xor_ln18_1 = xor i1 %icmp_ln340_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 350 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%x_is_NaN = and i1 %icmp_ln18_2, i1 %xor_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 351 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 352 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln18_2, i1 %icmp_ln340_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:355]   --->   Operation 352 'and' 'x_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 353 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 354 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %bs_sign, i1 %xor_ln357" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 355 'and' 'x_is_neg' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 356 [1/1] (1.54ns)   --->   "%icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 356 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 357 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 357 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp, i1 %icmp_ln372" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 358 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = select i1 %or_ln373, i1 %icmp_ln372, i1 %icmp_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 359 'select' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 360 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 361 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 362 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 363 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 364 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 365 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 365 'and' 'and_ln386' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386_3 = or i1 %x_is_NaN, i1 %and_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 366 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386_2 = or i1 %or_ln386_3, i1 %y_is_NaN" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 367 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln386_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 368 'bitconcatenate' 'or_ln386_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 369 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln386 = icmp_eq  i2 %or_ln386_1, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 369 'icmp' 'icmp_ln386' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 370 [1/1] (0.97ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 370 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 371 [1/1] (0.97ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 371 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 372 [1/1] (0.97ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 372 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 373 [1/1] (0.97ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_3, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 373 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 374 [1/1] (1.54ns)   --->   "%icmp_ln421 = icmp_eq  i12 %m_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 374 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 375 [1/1] (1.54ns)   --->   "%icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 375 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 376 [1/1] (1.54ns)   --->   "%icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 376 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 377 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 378 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 379 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = select i1 %and_ln422_1, i1 %y_is_odd, i1 %icmp_ln421" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 380 'select' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 381 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424]   --->   Operation 381 'and' 'r_sign' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 382 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln431)   --->   "%and_ln431_1 = and i1 %tmp_3, i1 %y_is_ninf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 383 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 384 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 385 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 386 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 387 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln431)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 388 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln431)   --->   "%or_ln431_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln431_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 389 'bitconcatenate' 'or_ln431_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 390 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln431 = icmp_eq  i2 %or_ln431_3, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 390 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln438)   --->   "%and_ln438 = and i1 %tmp_3, i1 %y_is_pinf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 391 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 392 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 393 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 394 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 395 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 396 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln438)   --->   "%or_ln438_3 = or i1 %or_ln438_1, i1 %and_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 397 'or' 'or_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln438)   --->   "%or_ln438_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln438_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 398 'bitconcatenate' 'or_ln438_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 399 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln438 = icmp_eq  i2 %or_ln438_2, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 399 'icmp' 'icmp_ln438' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i77 %trunc_ln2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 400 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i54 %e_frac_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 401 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 402 [5/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 402 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 403 [4/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 403 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 404 [3/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 404 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 405 [2/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 405 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 406 [1/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 406 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 407 [1/1] (1.63ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 407 'sub' 'sub_ln545' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 408 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 409 [1/1] (0.69ns)   --->   "%select_ln545 = select i1 %tmp, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 409 'select' 'select_ln545' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 410 'bitselect' 'tmp_20' <Predicate = (tmp)> <Delay = 0.00>
ST_58 : Operation 411 [1/1] (0.69ns)   --->   "%select_ln553 = select i1 %tmp_20, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 411 'select' 'select_ln553' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln539_2 = sext i130 %m_frac_l" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 412 'sext' 'sext_ln539_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 413 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln545_1cast = zext i32 %sext_ln545_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 414 'zext' 'sext_ln545_1cast' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 415 [1/1] (4.89ns)   --->   "%ashr_ln545 = ashr i130 %m_frac_l, i130 %sext_ln545_1cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 415 'ashr' 'ashr_ln545' <Predicate = (tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln545_1cast52 = zext i32 %sext_ln545_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 416 'zext' 'sext_ln545_1cast52' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 417 [1/1] (4.89ns)   --->   "%shl_ln545 = shl i130 %m_frac_l, i130 %sext_ln545_1cast52" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 417 'shl' 'shl_ln545' <Predicate = (!tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 418 [1/1] (1.88ns)   --->   "%m_fix_l = select i1 %tmp, i130 %ashr_ln545, i130 %shl_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 418 'select' 'm_fix_l' <Predicate = true> <Delay = 1.88> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 419 'sext' 'sext_ln552' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 420 'zext' 'zext_ln552' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 421 [1/1] (4.89ns)   --->   "%shl_ln552 = shl i131 %sext_ln539_2, i131 %zext_ln552" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 421 'shl' 'shl_ln552' <Predicate = (!tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 422 'sext' 'sext_ln553' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 423 'zext' 'zext_ln553' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 424 [1/1] (4.89ns)   --->   "%shl_ln553 = shl i131 %sext_ln539_2, i131 %zext_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 424 'shl' 'shl_ln553' <Predicate = (tmp & tmp_20)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 425 [1/1] (4.89ns)   --->   "%ashr_ln553 = ashr i131 %sext_ln539_2, i131 %zext_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 425 'ashr' 'ashr_ln553' <Predicate = (tmp & !tmp_20)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln549)   --->   "%select_ln553_1 = select i1 %tmp_20, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 426 'select' 'select_ln553_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 427 [1/1] (1.86ns) (out node of the LUT)   --->   "%select_ln549 = select i1 %tmp, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 427 'select' 'select_ln549' <Predicate = true> <Delay = 1.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 428 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %select_ln549, i32 114, i32 129" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 428 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %select_ln549, i32 129" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 429 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %select_ln549, i32 59, i32 117" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 430 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %sext_ln539_2, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 431 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 4.89>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 432 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (4.89ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 433 'shl' 'shl_ln546' <Predicate = (tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 434 [1/1] (4.89ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 434 'ashr' 'ashr_ln546' <Predicate = (!tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 435 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 436 [3/3] (1.05ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 436 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 5.41>
ST_61 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 437 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 438 [2/3] (1.05ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 438 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 439 [1/1] (5.41ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i130 %m_frac_l, i130 %m_fix_back" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 439 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 5.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 440 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 440 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_21, i18 131072" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 441 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 442 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 443 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 443 'add' 'add_ln563' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 4.93>
ST_63 : Operation 444 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 444 'add' 'add_ln563' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 445 'partselect' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 446 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 447 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 448 [1/1] (2.13ns)   --->   "%icmp_ln563 = icmp_eq  i18 %trunc_ln563, i18 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 448 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 449 [1/1] (1.67ns)   --->   "%add_ln563_1 = add i13 %tmp_6_cast, i13 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 449 'add' 'add_ln563_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %tmp_6_cast, i13 %add_ln563_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 450 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 451 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_22, i13 %select_ln563, i13 %tmp_6_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 451 'select' 'r_exp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.97>
ST_64 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 452 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 453 [5/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 453 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.97>
ST_65 : Operation 454 [4/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 454 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.97>
ST_66 : Operation 455 [3/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 455 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.97>
ST_67 : Operation 456 [2/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 456 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.97>
ST_68 : Operation 457 [1/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 457 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 458 'partselect' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 6.64>
ST_69 : Operation 459 [1/1] (3.39ns)   --->   "%m_diff = sub i59 %trunc_ln3, i59 %trunc_ln574_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 459 'sub' 'm_diff' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 460 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 51, i32 58" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 460 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 461 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 43, i32 50" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 461 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 462 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 35, i32 42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 462 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 463 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 463 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 464 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 27, i32 34" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 464 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 465 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 466 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 466 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 467 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 467 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_69 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 468 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 469 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 469 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 470 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 470 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 5.92>
ST_70 : Operation 471 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 471 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_70 : Operation 472 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 472 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 473 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 474 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 475 [1/1] (2.67ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 475 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 476 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 476 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 71 <SV = 70> <Delay = 7.08>
ST_71 : Operation 477 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 477 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 478 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 479 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 480 [3/3] (7.08ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 480 'mul' 'mul_ln258' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.08>
ST_72 : Operation 481 [2/3] (7.08ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 481 'mul' 'mul_ln258' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.08>
ST_73 : Operation 482 [1/3] (7.08ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 482 'mul' 'mul_ln258' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 483 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 484 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 485 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 485 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 486 [2/2] (3.25ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 486 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 74 <SV = 73> <Delay = 5.67>
ST_74 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 487 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i20 %tmp_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 488 'zext' 'zext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 489 [1/1] (2.71ns)   --->   "%add_ln265 = add i36 %exp_Z4_m_1, i36 %zext_ln265_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 489 'add' 'add_ln265' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i36 %add_ln265" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 490 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 491 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln265, i44 %zext_ln255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 491 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 492 [1/2] (3.25ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 492 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_74 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 493 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 494 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_24" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 494 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 495 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 496 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 497 [5/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 497 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 498 [4/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 498 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 499 [3/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 499 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 500 [2/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 500 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 501 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 502 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 502 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 503 [2/2] (3.25ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 503 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_79 : Operation 504 [1/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 504 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 505 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.17>
ST_80 : Operation 506 [1/2] (3.25ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 506 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_24, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 507 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 508 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 509 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 510 [1/1] (2.98ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 510 'add' 'add_ln280' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 511 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 512 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 512 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 513 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 513 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 514 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 514 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 5.66>
ST_81 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 515 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 516 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 517 [5/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 517 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.66>
ST_82 : Operation 518 [4/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 518 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.66>
ST_83 : Operation 519 [3/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 519 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.66>
ST_84 : Operation 520 [2/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 520 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.66>
ST_85 : Operation 521 [1/1] (3.36ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 521 'add' 'add_ln616' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 522 [1/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 522 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.13>
ST_86 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 523 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i100 %mul_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 524 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 525 [1/1] (4.75ns)   --->   "%add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 525 'add' 'add_ln616_1' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 526 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 527 [1/1] (1.67ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 527 'add' 'r_exp_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 528 [1/1] (0.69ns)   --->   "%r_exp_2 = select i1 %tmp_26, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 528 'select' 'r_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 529 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 530 [1/1] (1.65ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_27, i3 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 530 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 531 [1/1] (1.67ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 531 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 532 'trunc' 'trunc_ln657' <Predicate = (!or_ln378_1)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 6.08>
ST_87 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 533 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 534 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 535 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 535 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 536 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 537 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 538 'or' 'or_ln628' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 539 'partselect' 'tmp_1' <Predicate = (!or_ln378_1 & tmp_26)> <Delay = 0.00>
ST_87 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%tmp_2 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 540 'partselect' 'tmp_2' <Predicate = (!or_ln378_1 & !tmp_26)> <Delay = 0.00>
ST_87 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%out_sig = select i1 %tmp_26, i52 %tmp_1, i52 %tmp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 541 'select' 'out_sig' <Predicate = (!or_ln378_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 542 [1/1] (1.63ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 542 'add' 'out_exp' <Predicate = (!or_ln378_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 543 'bitconcatenate' 't_3' <Predicate = (!or_ln378_1)> <Delay = 0.00>
ST_87 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%bitcast_ln497_3 = bitcast i64 %t_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 544 'bitcast' 'bitcast_ln497_3' <Predicate = (!or_ln378_1)> <Delay = 0.00>
ST_87 : Operation 545 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln378 = select i1 %or_ln378_1, i64 1, i64 %bitcast_ln497_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 545 'select' 'select_ln378' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln378 = xor i1 %or_ln378_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 546 'xor' 'xor_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 547 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %icmp_ln386, i1 %xor_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 547 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%and_ln342 = and i1 %and_ln386_1, i1 %x_is_n1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 548 'and' 'and_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%select_ln342 = select i1 %and_ln342, i64 %bitcast_ln497, i64 %select_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 549 'select' 'select_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%or_ln386_4 = or i1 %or_ln378_1, i1 %icmp_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 550 'or' 'or_ln386_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 551 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln386 = select i1 %or_ln386_4, i64 %select_ln342, i64 nan" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 551 'select' 'select_ln386' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 552 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 553 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %and_ln386_1, i1 %xor_ln342" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 553 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln431)   --->   "%xor_ln431 = xor i1 %icmp_ln431, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 554 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln431)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %xor_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 555 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 556 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln431 = select i1 %and_ln431_4, i64 %bitcast_ln497_1, i64 %select_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 556 'select' 'select_ln431' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 557 [1/1] (0.97ns)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %icmp_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 557 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.39>
ST_88 : Operation 558 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293]   --->   Operation 558 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 559 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 559 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 560 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln629)   --->   "%xor_ln629 = xor i1 %tmp_28, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 561 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln438)   --->   "%xor_ln438 = xor i1 %icmp_ln438, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 562 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln438)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %xor_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 563 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 564 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln438 = select i1 %and_ln438_4, i64 %bitcast_ln497_2, i64 %select_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 564 'select' 'select_ln438' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 565 [1/1] (0.97ns)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %icmp_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 565 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 566 [1/1] (0.97ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 566 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln629)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %xor_ln629" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 567 'and' 'and_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 568 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln629 = select i1 %and_ln629, i64 %bitcast_ln497_1, i64 %select_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 568 'select' 'select_ln629' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln629_1)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %tmp_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 569 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 570 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln629_1 = select i1 %and_ln629_1, i64 %bitcast_ln497_2, i64 %select_ln629" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 570 'select' 'select_ln629_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 571 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 572 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 573 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 574 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln645 = select i1 %and_ln645_1, i64 %bitcast_ln497_2, i64 %select_ln629_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 574 'select' 'select_ln645' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 575 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %select_ln645" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 575 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                                 (read          ) [ 01111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
base_read                                                                (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data                                                                     (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_sign                                                                  (bitselect     ) [ 01111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
bs_exp                                                                   (partselect    ) [ 01111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
bs_sig                                                                   (trunc         ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                                                    (bitselect     ) [ 01111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
index0                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln502                                                               (zext          ) [ 01111111111111111111111111111111111111111111111111000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr      (getelementptr ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_tilde_inverse                                                     (load          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln340_1                                                             (icmp          ) [ 01001111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
b_frac                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_1                                                                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln485                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_2                                                                 (select        ) [ 01001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln516                                                               (zext          ) [ 01001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln516                                                                (mul           ) [ 01000000111111000000000000000000000000000000000000000000000000000000000000000000000000000]
a                                                                        (partselect    ) [ 01000000111111111111111111111111111111111111111111000000000000000000000000000000000000000]
trunc_ln39                                                               (trunc         ) [ 01000000111111000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                                                    (bitselect     ) [ 01000000111111000000000000000000000000000000000000000000000000000000000000000000000000000]
z1                                                                       (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_1                                                              (zext          ) [ 01000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_2                                                              (zext          ) [ 01000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln44                                                                 (mul           ) [ 01000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42_cast                                                           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                                                                    (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln42                                                              (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44                                                                 (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_3                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44                                                                 (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z2                                                                       (partselect    ) [ 01000000000000111111000000000000000000000000000000000000000000000000000000000000000000000]
a_1                                                                      (partselect    ) [ 01000000000000111111111111111111111111111111111111000000000000000000000000000000000000000]
tmp_6                                                                    (partselect    ) [ 01000000000000111111000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_7                                                              (zext          ) [ 01000000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_8                                                              (zext          ) [ 01000000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln44_1                                                               (mul           ) [ 01000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_4                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                       (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_1                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_5                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_6                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_1                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_2                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_9                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_1                                                               (sub           ) [ 01000000000000000000111111000000000000000000000000000000000000000000000000000000000000000]
a_2                                                                      (partselect    ) [ 01000000000000000000111111111111111111111111111111000000000000000000000000000000000000000]
trunc_ln39_1                                                             (trunc         ) [ 01000000000000000000111111000000000000000000000000000000000000000000000000000000000000000]
z3                                                                       (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_12                                                             (zext          ) [ 01000000000000000000011110000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_13                                                             (zext          ) [ 01000000000000000000011110000000000000000000000000000000000000000000000000000000000000000]
mul_ln44_2                                                               (mul           ) [ 01000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
eZ_1                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_4                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_10                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_11                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_2                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_5                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_14                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_2                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z4                                                                       (partselect    ) [ 01000000000000000000000000111111000000000000000000000000000000000000000000000000000000000]
tmp_s                                                                    (partselect    ) [ 01000000000000000000000000111111000000000000000000000000000000000000000000000000000000000]
tmp_8                                                                    (partselect    ) [ 01000000000000000000000000111111111111111111111111000000000000000000000000000000000000000]
zext_ln44_18                                                             (zext          ) [ 01000000000000000000000000011110000000000000000000000000000000000000000000000000000000000]
zext_ln44_19                                                             (zext          ) [ 01000000000000000000000000011110000000000000000000000000000000000000000000000000000000000]
mul_ln44_3                                                               (mul           ) [ 01000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
zext_ln44_15                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_6                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_16                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_17                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_3                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_7                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_20                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_3                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                                                    (partselect    ) [ 01000000000000000000000000000000111111000000000000000000000000000000000000000000000000000]
tmp_10                                                                   (partselect    ) [ 01000000000000000000000000000000111111000000000000000000000000000000000000000000000000000]
tmp_11                                                                   (partselect    ) [ 01000000000000000000000000000000111111111111111111000000000000000000000000000000000000000]
zext_ln44_23                                                             (zext          ) [ 01000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
zext_ln44_24                                                             (zext          ) [ 01000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
mul_ln44_4                                                               (mul           ) [ 01000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
eZ_3                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_8                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_21                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_22                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_4                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_9                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_25                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_4                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                                                   (partselect    ) [ 01000000000000000000000000000000000000111111000000000000000000000000000000000000000000000]
tmp_13                                                                   (partselect    ) [ 01000000000000000000000000000000000000111111000000000000000000000000000000000000000000000]
tmp_14                                                                   (partselect    ) [ 01000000000000000000000000000000000000111111111111000000000000000000000000000000000000000]
zext_ln44_28                                                             (zext          ) [ 01000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
zext_ln44_29                                                             (zext          ) [ 01000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
mul_ln44_5                                                               (mul           ) [ 01000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
eZ_4                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_s                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_26                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_27                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_5                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_3                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_30                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_5                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
tmp_16                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
tmp_17                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000111111000000000000000000000000000000000000000]
eZ_5                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_10                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_31                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_32                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_6                                                               (add           ) [ 01000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
zext_ln44_33                                                             (zext          ) [ 01000000000000000000000000000000000000000000011110000000000000000000000000000000000000000]
zext_ln44_34                                                             (zext          ) [ 01000000000000000000000000000000000000000000011110000000000000000000000000000000000000000]
zext_ln486                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                    (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln340                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000011111110000000000000000000000000000000000]
icmp_ln18_2                                                              (icmp          ) [ 01000000000000000000000000000000000000000000000011111110000000000000000000000000000000000]
x_is_0                                                                   (icmp          ) [ 01000000000000000000000000000000000000000000000011111110000000000000000000000000000000000]
tmp_3                                                                    (bitselect     ) [ 01000000000000000000000000000000000000000000000011111110000000000000000000000000000000000]
b_exp_1                                                                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                  (select        ) [ 01000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
sext_ln494                                                               (sext          ) [ 01000000000000000000000000000000000000000000000001111000000000000000000000000000000000000]
mul_ln44_6                                                               (mul           ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_addr                 (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln46                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr  (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln46_1                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr  (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln46_2                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln46_3                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln46_4                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln46_5                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
shl_ln44_11                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_35                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_6                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46_6                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
tmp_18                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
tmp_19                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
log_sum                                                                  (load          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
logn                                                                     (load          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
logn_1                                                                   (load          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
logn_2                                                                   (load          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
logn_3                                                                   (load          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
logn_4                                                                   (load          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
logn_5                                                                   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_5                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_6                                                                   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_6                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209_4                                                              (add           ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
zext_ln522                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
zext_ln194                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_3                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_4                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209                                                                (add           ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
add_ln209_1                                                              (add           ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
add_ln209_3                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln209_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209_5                                                              (add           ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
mul_ln522                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln                                                                  (partselect    ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
data_1                                                                   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
es_sign                                                                  (bitselect     ) [ 01000000000000000000000000000000000000000000000000000110000000000000000000000000000000000]
es_exp                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000111111000000000000000000000000000000]
es_sig                                                                   (trunc         ) [ 01000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
zext_ln486_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000110000000000000000000000000000000000]
es_exp5_cast                                                             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln373                                                                (add           ) [ 01000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
sub_ln422                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln422                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_odd                                                                 (bitselect     ) [ 01000000000000000000000000000000000000000000000000000110000000000000000000000000000000000]
Elog2                                                                    (mul           ) [ 01000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
zext_ln209                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209_2                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln209_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_1                                                                (add           ) [ 01000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
shl_ln1                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln522_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln522_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln522                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln522_1                                                            (partselect    ) [ 01000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
icmp_ln18_1                                                              (icmp          ) [ 01000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
zext_ln373                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln373                                                               (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln373                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln373                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
shl_ln2                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln525                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln525                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln525_1                                                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln525_1                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                                                                (partselect    ) [ 01000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
e_frac                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln532                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_frac_1                                                                 (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_frac_2                                                                 (select        ) [ 01000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
m_exp                                                                    (add           ) [ 01000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
y_is_0                                                                   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_1                                                                   (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln341                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                  (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_n1                                                                  (and           ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
icmp_ln18                                                                (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_inf                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18                                                                 (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_NaN                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_1                                                               (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_inf                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln357                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln357                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_neg                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln372                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                      (bitselect     ) [ 01000000000000000000000000000000000000000000000000000001111111000000000000000000000000000]
or_ln373                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_int                                                                 (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln378                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln378                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln378_1                                                               (or            ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
or_ln386                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln386                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln386                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_3                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_2                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_1                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln386                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
y_is_pos                                                                 (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_pinf                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_ninf                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_abs_greater_1                                                          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln421                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln422                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
icmp_ln422_1                                                             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln421                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln422                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln422_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_odd_1                                                               (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sign                                                                   (and           ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111111]
and_ln431                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_2                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_3                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431_1                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431_2                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431_3                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln431                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
and_ln438                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_2                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_3                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438_1                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438_3                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438_2                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln438                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000001111111111111111111111111111111111]
sext_ln539                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000001111000000000000000000000000000000]
sext_ln539_1                                                             (sext          ) [ 01000000000000000000000000000000000000000000000000000001111000000000000000000000000000000]
m_frac_l                                                                 (mul           ) [ 01000000000000000000000000000000000000000000000000000000000111000000000000000000000000000]
sub_ln545                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln545                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln545                                                             (select        ) [ 01000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_20                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
select_ln553                                                             (select        ) [ 01000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
sext_ln539_2                                                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln545_1                                                             (sext          ) [ 01000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
sext_ln545_1cast                                                         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln545                                                               (ashr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln545_1cast52                                                       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln545                                                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_fix_l                                                                  (select        ) [ 01000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
sext_ln552                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln552                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln552                                                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln553                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln553                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln553                                                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln553                                                               (ashr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln553_1                                                           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln549                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_fix_hi                                                                 (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
tmp_21                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000000011100000000000000000000000000]
trunc_ln3                                                                (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000011111111110000000000000000000]
tmp_28                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111111111111111111]
zext_ln546                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln546                                                                (shl           ) [ 01000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
ashr_ln546                                                               (ashr          ) [ 01000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
sext_ln563                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000000000001100000000000000000000000000]
m_fix_back                                                               (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln628                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000111111111111111111111111110]
mul_ln563                                                                (mul           ) [ 01000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
shl_ln3                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln563_1                                                             (sext          ) [ 01000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
add_ln563                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_cast                                                               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                                                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln563                                                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln563                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln563_1                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln563                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp                                                                    (select        ) [ 01000000000000000000000000000000000000000000000000000000000000001111111111111111111111100]
sext_ln568                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000000000000000111100000000000000000000]
mul_ln568                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln574_1                                                            (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
m_diff                                                                   (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi                                                                (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000001111111111000000000]
Z2                                                                       (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000001111111111100000000]
Z3                                                                       (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000001100000000000000000]
Z4                                                                       (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
Z4_ind                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln249                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr           (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
zext_ln254                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1         (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load           (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
f_Z4                                                                     (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln250                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln250_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z4_m_1                                                               (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000111100000000000000]
f_Z3                                                                     (load          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
exp_Z3_m_1                                                               (bitconcatenate) [ 01000000000000000000000000000000000000000000000000000000000000000000000011100000000000000]
zext_ln258                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
zext_ln258_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
mul_ln258                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
zext_ln273                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr           (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
zext_ln255                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln265_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln265                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln265                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1                                                              (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011111100000000]
f_Z2                                                                     (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011111100000000]
exp_Z2_m_1                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln277                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
zext_ln277_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
zext_ln611                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr         (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
mul_ln277                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
exp_Z1                                                                   (load          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000011111000]
and_ln                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln280                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l                                                            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1                                                              (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
exp_Z1_hi                                                                (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
zext_ln616                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000001111000]
zext_ln616_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000001111000]
add_ln616                                                                (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
mul_ln616                                                                (mul           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
shl_ln4                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln616_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln616_1                                                              (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
tmp_26                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
r_exp_1                                                                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_2                                                                  (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln628_1                                                             (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
icmp_ln645                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
trunc_ln657                                                              (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
t                                                                        (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497                                                            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_1                                                                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_1                                                          (bitcast       ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
and_ln628                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln628                                                                 (or            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_1                                                                    (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                                                    (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_sig                                                                  (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_exp                                                                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_3                                                                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_3                                                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln378                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln378                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln386_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln342                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln342                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_4                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln386                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln342                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln342_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln431                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_4                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln431                                                             (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
and_ln431_5                                                              (and           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln293                                                       (specpipeline  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_2                                                                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_2                                                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln629                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln438                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_4                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln438                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_5                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln628_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln629                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln629                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln629_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln629_1                                                           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln628                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln645                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln645_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln645                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln661                                                                (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i52.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i131.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="410" class="1004" name="exp_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="51"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="base_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="109" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="48"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr/49 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum/49 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="105" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr/49 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn/49 "/>
</bind>
</comp>

<comp id="461" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="102" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr/49 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="102" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_1/49 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="97" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr/49 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_2/49 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="92" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr/49 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_3/49 "/>
</bind>
</comp>

<comp id="500" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="87" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr/49 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_4/49 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="82" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr/49 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_5/49 "/>
</bind>
</comp>

<comp id="526" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="77" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr/49 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_access_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_6/49 "/>
</bind>
</comp>

<comp id="539" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_gep_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="26" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr/69 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="0" slack="0"/>
<pin id="551" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="552" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="553" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="26" slack="1"/>
<pin id="554" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load/69 f_Z3/69 "/>
</bind>
</comp>

<comp id="556" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="26" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1/69 "/>
</bind>
</comp>

<comp id="564" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="42" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="8" slack="0"/>
<pin id="568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/73 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_access_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/73 "/>
</bind>
</comp>

<comp id="577" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="58" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="8" slack="0"/>
<pin id="581" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/79 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_access_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/79 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="0" index="1" bw="80" slack="0"/>
<pin id="593" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2/48 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="13" slack="0"/>
<pin id="597" dir="0" index="1" bw="71" slack="0"/>
<pin id="598" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln568/64 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="40" slack="0"/>
<pin id="602" dir="0" index="1" bw="40" slack="0"/>
<pin id="603" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln522/50 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="43" slack="0"/>
<pin id="606" dir="0" index="1" bw="36" slack="0"/>
<pin id="607" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln258/71 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="49" slack="0"/>
<pin id="610" dir="0" index="1" bw="44" slack="0"/>
<pin id="611" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln277/75 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="50" slack="0"/>
<pin id="614" dir="0" index="1" bw="50" slack="0"/>
<pin id="615" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln616/81 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="54" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="73" slack="0"/>
<pin id="622" dir="0" index="1" bw="6" slack="0"/>
<pin id="623" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_1/14 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="77" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="0"/>
<pin id="627" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_6/44 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="77" slack="0"/>
<pin id="630" dir="0" index="1" bw="54" slack="0"/>
<pin id="631" dir="1" index="2" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l/54 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="82" slack="0"/>
<pin id="634" dir="0" index="1" bw="6" slack="0"/>
<pin id="635" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_5/38 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="83" slack="0"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_2/20 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="87" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_4/32 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="92" slack="0"/>
<pin id="646" dir="0" index="1" bw="6" slack="0"/>
<pin id="647" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_3/26 "/>
</bind>
</comp>

<comp id="648" class="1004" name="data_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="bs_sign_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="53"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bs_sign/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="bs_exp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="0" index="3" bw="7" slack="0"/>
<pin id="665" dir="1" index="4" bw="11" slack="46"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="bs_sig_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_5_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="7" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="index0_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="64" slack="0"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="0" index="3" bw="7" slack="0"/>
<pin id="687" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln502_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln340_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="52" slack="2"/>
<pin id="699" dir="0" index="1" bw="52" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="51"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340_1/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="b_frac_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="54" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="0" index="2" bw="52" slack="2"/>
<pin id="706" dir="0" index="3" bw="1" slack="0"/>
<pin id="707" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="b_frac_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="53" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="52" slack="2"/>
<pin id="715" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac_1/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln485_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="53" slack="0"/>
<pin id="720" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="b_frac_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="2"/>
<pin id="724" dir="0" index="1" bw="54" slack="0"/>
<pin id="725" dir="0" index="2" bw="54" slack="0"/>
<pin id="726" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_2/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln516_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="1"/>
<pin id="732" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="a_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="0" index="1" bw="54" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="0" index="3" bw="7" slack="0"/>
<pin id="739" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln39_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="54" slack="0"/>
<pin id="746" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_7_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="54" slack="0"/>
<pin id="751" dir="0" index="2" bw="7" slack="0"/>
<pin id="752" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="z1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="71" slack="0"/>
<pin id="758" dir="0" index="1" bw="54" slack="1"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln44_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="1"/>
<pin id="765" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln44_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="71" slack="0"/>
<pin id="768" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="71" slack="0"/>
<pin id="772" dir="0" index="1" bw="4" slack="0"/>
<pin id="773" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln42_cast_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="75" slack="0"/>
<pin id="778" dir="0" index="1" bw="5" slack="0"/>
<pin id="779" dir="0" index="2" bw="54" slack="6"/>
<pin id="780" dir="0" index="3" bw="1" slack="0"/>
<pin id="781" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln42_cast/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_4_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="76" slack="0"/>
<pin id="787" dir="0" index="1" bw="5" slack="0"/>
<pin id="788" dir="0" index="2" bw="54" slack="6"/>
<pin id="789" dir="0" index="3" bw="1" slack="0"/>
<pin id="790" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln42_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="75" slack="0"/>
<pin id="796" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/13 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln42_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="6"/>
<pin id="800" dir="0" index="1" bw="76" slack="0"/>
<pin id="801" dir="0" index="2" bw="76" slack="0"/>
<pin id="802" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="shl_ln_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="75" slack="0"/>
<pin id="807" dir="0" index="1" bw="50" slack="6"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln44_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="75" slack="0"/>
<pin id="814" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/13 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln44_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="75" slack="0"/>
<pin id="818" dir="0" index="1" bw="76" slack="0"/>
<pin id="819" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/13 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln44_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="75" slack="1"/>
<pin id="824" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sub_ln44_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="76" slack="0"/>
<pin id="827" dir="0" index="1" bw="75" slack="0"/>
<pin id="828" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="z2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="73" slack="0"/>
<pin id="833" dir="0" index="1" bw="76" slack="0"/>
<pin id="834" dir="0" index="2" bw="3" slack="0"/>
<pin id="835" dir="0" index="3" bw="8" slack="0"/>
<pin id="836" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="a_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="0"/>
<pin id="843" dir="0" index="1" bw="76" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="0" index="3" bw="8" slack="0"/>
<pin id="846" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_6_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="67" slack="0"/>
<pin id="853" dir="0" index="1" bw="76" slack="0"/>
<pin id="854" dir="0" index="2" bw="3" slack="0"/>
<pin id="855" dir="0" index="3" bw="8" slack="0"/>
<pin id="856" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln44_7_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="1"/>
<pin id="863" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_7/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln44_8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="73" slack="1"/>
<pin id="867" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_8/14 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln44_4_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="73" slack="6"/>
<pin id="871" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/19 "/>
</bind>
</comp>

<comp id="872" class="1004" name="eZ_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="81" slack="0"/>
<pin id="874" dir="0" index="1" bw="5" slack="0"/>
<pin id="875" dir="0" index="2" bw="73" slack="0"/>
<pin id="876" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/19 "/>
</bind>
</comp>

<comp id="880" class="1004" name="shl_ln44_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="81" slack="0"/>
<pin id="882" dir="0" index="1" bw="67" slack="6"/>
<pin id="883" dir="0" index="2" bw="1" slack="0"/>
<pin id="884" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_1/19 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln44_5_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="81" slack="0"/>
<pin id="889" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/19 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln44_6_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="81" slack="0"/>
<pin id="893" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_6/19 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln44_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="81" slack="0"/>
<pin id="897" dir="0" index="1" bw="81" slack="0"/>
<pin id="898" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/19 "/>
</bind>
</comp>

<comp id="901" class="1004" name="shl_ln44_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="80" slack="0"/>
<pin id="903" dir="0" index="1" bw="79" slack="1"/>
<pin id="904" dir="0" index="2" bw="1" slack="0"/>
<pin id="905" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_2/19 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln44_9_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="80" slack="0"/>
<pin id="910" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_9/19 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sub_ln44_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="82" slack="0"/>
<pin id="914" dir="0" index="1" bw="80" slack="0"/>
<pin id="915" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_1/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="a_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="0"/>
<pin id="920" dir="0" index="1" bw="82" slack="0"/>
<pin id="921" dir="0" index="2" bw="8" slack="0"/>
<pin id="922" dir="0" index="3" bw="8" slack="0"/>
<pin id="923" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/19 "/>
</bind>
</comp>

<comp id="928" class="1004" name="trunc_ln39_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="82" slack="0"/>
<pin id="930" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/19 "/>
</bind>
</comp>

<comp id="932" class="1004" name="z3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="83" slack="0"/>
<pin id="934" dir="0" index="1" bw="82" slack="1"/>
<pin id="935" dir="0" index="2" bw="1" slack="0"/>
<pin id="936" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3/20 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln44_12_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="1"/>
<pin id="941" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_12/20 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln44_13_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="83" slack="0"/>
<pin id="945" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_13/20 "/>
</bind>
</comp>

<comp id="948" class="1004" name="eZ_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="96" slack="0"/>
<pin id="950" dir="0" index="1" bw="13" slack="0"/>
<pin id="951" dir="0" index="2" bw="82" slack="6"/>
<pin id="952" dir="0" index="3" bw="1" slack="0"/>
<pin id="953" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/25 "/>
</bind>
</comp>

<comp id="957" class="1004" name="shl_ln44_4_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="101" slack="0"/>
<pin id="959" dir="0" index="1" bw="76" slack="6"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_4/25 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln44_10_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="101" slack="0"/>
<pin id="966" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_10/25 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln44_11_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="96" slack="0"/>
<pin id="970" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_11/25 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln44_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="101" slack="0"/>
<pin id="974" dir="0" index="1" bw="96" slack="0"/>
<pin id="975" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/25 "/>
</bind>
</comp>

<comp id="978" class="1004" name="shl_ln44_5_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="95" slack="0"/>
<pin id="980" dir="0" index="1" bw="89" slack="1"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_5/25 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln44_14_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="95" slack="0"/>
<pin id="987" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_14/25 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sub_ln44_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="102" slack="0"/>
<pin id="991" dir="0" index="1" bw="95" slack="0"/>
<pin id="992" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_2/25 "/>
</bind>
</comp>

<comp id="995" class="1004" name="z4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="92" slack="0"/>
<pin id="997" dir="0" index="1" bw="102" slack="0"/>
<pin id="998" dir="0" index="2" bw="5" slack="0"/>
<pin id="999" dir="0" index="3" bw="8" slack="0"/>
<pin id="1000" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4/25 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_s_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="86" slack="0"/>
<pin id="1007" dir="0" index="1" bw="102" slack="0"/>
<pin id="1008" dir="0" index="2" bw="5" slack="0"/>
<pin id="1009" dir="0" index="3" bw="8" slack="0"/>
<pin id="1010" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_8_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="6" slack="0"/>
<pin id="1017" dir="0" index="1" bw="102" slack="0"/>
<pin id="1018" dir="0" index="2" bw="8" slack="0"/>
<pin id="1019" dir="0" index="3" bw="8" slack="0"/>
<pin id="1020" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/25 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln44_18_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="6" slack="1"/>
<pin id="1027" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_18/26 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln44_19_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="92" slack="1"/>
<pin id="1031" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_19/26 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln44_15_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="92" slack="6"/>
<pin id="1035" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_15/31 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="eZ_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="110" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="0" index="2" bw="92" slack="0"/>
<pin id="1040" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/31 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="shl_ln44_6_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="120" slack="0"/>
<pin id="1046" dir="0" index="1" bw="86" slack="6"/>
<pin id="1047" dir="0" index="2" bw="1" slack="0"/>
<pin id="1048" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_6/31 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln44_16_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="120" slack="0"/>
<pin id="1053" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_16/31 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln44_17_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="110" slack="0"/>
<pin id="1057" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_17/31 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="add_ln44_3_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="120" slack="0"/>
<pin id="1061" dir="0" index="1" bw="110" slack="0"/>
<pin id="1062" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_3/31 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="shl_ln44_7_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="109" slack="0"/>
<pin id="1067" dir="0" index="1" bw="98" slack="1"/>
<pin id="1068" dir="0" index="2" bw="1" slack="0"/>
<pin id="1069" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_7/31 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln44_20_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="109" slack="0"/>
<pin id="1074" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_20/31 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sub_ln44_3_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="121" slack="0"/>
<pin id="1078" dir="0" index="1" bw="109" slack="0"/>
<pin id="1079" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_3/31 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_9_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="87" slack="0"/>
<pin id="1084" dir="0" index="1" bw="121" slack="0"/>
<pin id="1085" dir="0" index="2" bw="7" slack="0"/>
<pin id="1086" dir="0" index="3" bw="8" slack="0"/>
<pin id="1087" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/31 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_10_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="81" slack="0"/>
<pin id="1094" dir="0" index="1" bw="121" slack="0"/>
<pin id="1095" dir="0" index="2" bw="7" slack="0"/>
<pin id="1096" dir="0" index="3" bw="8" slack="0"/>
<pin id="1097" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/31 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_11_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="0"/>
<pin id="1104" dir="0" index="1" bw="121" slack="0"/>
<pin id="1105" dir="0" index="2" bw="8" slack="0"/>
<pin id="1106" dir="0" index="3" bw="8" slack="0"/>
<pin id="1107" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/31 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln44_23_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="6" slack="1"/>
<pin id="1114" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_23/32 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln44_24_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="87" slack="1"/>
<pin id="1118" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_24/32 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="eZ_3_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="110" slack="0"/>
<pin id="1122" dir="0" index="1" bw="23" slack="0"/>
<pin id="1123" dir="0" index="2" bw="87" slack="6"/>
<pin id="1124" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/37 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="shl_ln44_8_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="125" slack="0"/>
<pin id="1129" dir="0" index="1" bw="81" slack="6"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_8/37 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln44_21_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="125" slack="0"/>
<pin id="1136" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_21/37 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln44_22_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="110" slack="0"/>
<pin id="1140" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_22/37 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="add_ln44_4_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="125" slack="0"/>
<pin id="1144" dir="0" index="1" bw="110" slack="0"/>
<pin id="1145" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_4/37 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="shl_ln44_9_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="109" slack="0"/>
<pin id="1150" dir="0" index="1" bw="93" slack="1"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_9/37 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="zext_ln44_25_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="109" slack="0"/>
<pin id="1157" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_25/37 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sub_ln44_4_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="126" slack="0"/>
<pin id="1161" dir="0" index="1" bw="109" slack="0"/>
<pin id="1162" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_4/37 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_12_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="82" slack="0"/>
<pin id="1167" dir="0" index="1" bw="126" slack="0"/>
<pin id="1168" dir="0" index="2" bw="7" slack="0"/>
<pin id="1169" dir="0" index="3" bw="8" slack="0"/>
<pin id="1170" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/37 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_13_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="76" slack="0"/>
<pin id="1177" dir="0" index="1" bw="126" slack="0"/>
<pin id="1178" dir="0" index="2" bw="7" slack="0"/>
<pin id="1179" dir="0" index="3" bw="8" slack="0"/>
<pin id="1180" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/37 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_14_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="6" slack="0"/>
<pin id="1187" dir="0" index="1" bw="126" slack="0"/>
<pin id="1188" dir="0" index="2" bw="8" slack="0"/>
<pin id="1189" dir="0" index="3" bw="8" slack="0"/>
<pin id="1190" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/37 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln44_28_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="6" slack="1"/>
<pin id="1197" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_28/38 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln44_29_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="82" slack="1"/>
<pin id="1201" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_29/38 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="eZ_4_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="110" slack="0"/>
<pin id="1205" dir="0" index="1" bw="28" slack="0"/>
<pin id="1206" dir="0" index="2" bw="82" slack="6"/>
<pin id="1207" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/43 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="shl_ln44_s_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="130" slack="0"/>
<pin id="1212" dir="0" index="1" bw="76" slack="6"/>
<pin id="1213" dir="0" index="2" bw="1" slack="0"/>
<pin id="1214" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_s/43 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="zext_ln44_26_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="130" slack="0"/>
<pin id="1219" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_26/43 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln44_27_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="110" slack="0"/>
<pin id="1223" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_27/43 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln44_5_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="130" slack="0"/>
<pin id="1227" dir="0" index="1" bw="110" slack="0"/>
<pin id="1228" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_5/43 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="shl_ln44_3_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="109" slack="0"/>
<pin id="1233" dir="0" index="1" bw="88" slack="1"/>
<pin id="1234" dir="0" index="2" bw="1" slack="0"/>
<pin id="1235" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_3/43 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="zext_ln44_30_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="109" slack="0"/>
<pin id="1240" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_30/43 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sub_ln44_5_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="131" slack="0"/>
<pin id="1244" dir="0" index="1" bw="109" slack="0"/>
<pin id="1245" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_5/43 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_15_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="77" slack="0"/>
<pin id="1250" dir="0" index="1" bw="131" slack="0"/>
<pin id="1251" dir="0" index="2" bw="7" slack="0"/>
<pin id="1252" dir="0" index="3" bw="9" slack="0"/>
<pin id="1253" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/43 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_16_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="71" slack="0"/>
<pin id="1260" dir="0" index="1" bw="131" slack="0"/>
<pin id="1261" dir="0" index="2" bw="7" slack="0"/>
<pin id="1262" dir="0" index="3" bw="8" slack="0"/>
<pin id="1263" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/43 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_17_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="6" slack="0"/>
<pin id="1270" dir="0" index="1" bw="131" slack="0"/>
<pin id="1271" dir="0" index="2" bw="8" slack="0"/>
<pin id="1272" dir="0" index="3" bw="9" slack="0"/>
<pin id="1273" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/43 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="eZ_5_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="110" slack="0"/>
<pin id="1280" dir="0" index="1" bw="33" slack="0"/>
<pin id="1281" dir="0" index="2" bw="77" slack="1"/>
<pin id="1282" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/44 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="shl_ln44_10_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="135" slack="0"/>
<pin id="1287" dir="0" index="1" bw="71" slack="1"/>
<pin id="1288" dir="0" index="2" bw="1" slack="0"/>
<pin id="1289" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_10/44 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="zext_ln44_31_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="135" slack="0"/>
<pin id="1294" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_31/44 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="zext_ln44_32_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="110" slack="0"/>
<pin id="1298" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_32/44 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="add_ln44_6_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="135" slack="0"/>
<pin id="1302" dir="0" index="1" bw="110" slack="0"/>
<pin id="1303" dir="1" index="2" bw="136" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_6/44 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="zext_ln44_33_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="6" slack="1"/>
<pin id="1308" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_33/44 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="zext_ln44_34_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="77" slack="1"/>
<pin id="1312" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_34/44 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="zext_ln486_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="11" slack="46"/>
<pin id="1316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/47 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="b_exp_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="11" slack="0"/>
<pin id="1319" dir="0" index="1" bw="11" slack="0"/>
<pin id="1320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/47 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="icmp_ln340_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="12" slack="0"/>
<pin id="1325" dir="0" index="1" bw="12" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/47 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="icmp_ln18_2_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="11" slack="46"/>
<pin id="1331" dir="0" index="1" bw="11" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/47 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="x_is_0_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="11" slack="46"/>
<pin id="1336" dir="0" index="1" bw="11" slack="0"/>
<pin id="1337" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/47 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="tmp_3_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1341" dir="0" index="1" bw="12" slack="0"/>
<pin id="1342" dir="0" index="2" bw="5" slack="0"/>
<pin id="1343" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/47 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="b_exp_1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="11" slack="0"/>
<pin id="1349" dir="0" index="1" bw="11" slack="0"/>
<pin id="1350" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/47 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="b_exp_2_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="46"/>
<pin id="1355" dir="0" index="1" bw="12" slack="0"/>
<pin id="1356" dir="0" index="2" bw="12" slack="0"/>
<pin id="1357" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/47 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="sext_ln494_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="12" slack="1"/>
<pin id="1362" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln494/48 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="zext_ln46_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="4" slack="42"/>
<pin id="1366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/49 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln46_1_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="6" slack="36"/>
<pin id="1370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/49 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln46_2_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="6" slack="30"/>
<pin id="1374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/49 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="zext_ln46_3_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="6" slack="24"/>
<pin id="1378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/49 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln46_4_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="6" slack="18"/>
<pin id="1382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/49 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="zext_ln46_5_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="6" slack="12"/>
<pin id="1386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/49 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="shl_ln44_11_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="109" slack="0"/>
<pin id="1390" dir="0" index="1" bw="83" slack="1"/>
<pin id="1391" dir="0" index="2" bw="1" slack="0"/>
<pin id="1392" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_11/49 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="zext_ln44_35_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="109" slack="0"/>
<pin id="1397" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_35/49 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="sub_ln44_6_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="136" slack="5"/>
<pin id="1401" dir="0" index="1" bw="109" slack="0"/>
<pin id="1402" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_6/49 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="zext_ln46_6_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="6" slack="6"/>
<pin id="1406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/49 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="tmp_18_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="72" slack="0"/>
<pin id="1410" dir="0" index="1" bw="136" slack="0"/>
<pin id="1411" dir="0" index="2" bw="8" slack="0"/>
<pin id="1412" dir="0" index="3" bw="9" slack="0"/>
<pin id="1413" dir="1" index="4" bw="72" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/49 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_19_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="40" slack="0"/>
<pin id="1420" dir="0" index="1" bw="136" slack="0"/>
<pin id="1421" dir="0" index="2" bw="8" slack="0"/>
<pin id="1422" dir="0" index="3" bw="9" slack="0"/>
<pin id="1423" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/49 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="zext_ln194_5_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="82" slack="0"/>
<pin id="1430" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_5/50 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="zext_ln194_6_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="77" slack="0"/>
<pin id="1434" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_6/50 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="add_ln209_4_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="82" slack="0"/>
<pin id="1438" dir="0" index="1" bw="77" slack="0"/>
<pin id="1439" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/50 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="zext_ln522_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="40" slack="1"/>
<pin id="1444" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522/50 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="zext_ln194_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="105" slack="1"/>
<pin id="1449" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/51 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="zext_ln194_1_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="102" slack="1"/>
<pin id="1452" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/51 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln194_2_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="97" slack="1"/>
<pin id="1455" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_2/51 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="zext_ln194_3_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="92" slack="1"/>
<pin id="1458" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_3/51 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="zext_ln194_4_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="87" slack="1"/>
<pin id="1461" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_4/51 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="add_ln209_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="105" slack="0"/>
<pin id="1464" dir="0" index="1" bw="109" slack="1"/>
<pin id="1465" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/51 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="add_ln209_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="102" slack="0"/>
<pin id="1469" dir="0" index="1" bw="97" slack="0"/>
<pin id="1470" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/51 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="add_ln209_3_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="92" slack="0"/>
<pin id="1475" dir="0" index="1" bw="87" slack="0"/>
<pin id="1476" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/51 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="zext_ln209_1_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="83" slack="1"/>
<pin id="1481" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/51 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="add_ln209_5_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="83" slack="0"/>
<pin id="1484" dir="0" index="1" bw="93" slack="0"/>
<pin id="1485" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/51 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="lshr_ln_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="79" slack="0"/>
<pin id="1490" dir="0" index="1" bw="80" slack="0"/>
<pin id="1491" dir="0" index="2" bw="1" slack="0"/>
<pin id="1492" dir="0" index="3" bw="8" slack="0"/>
<pin id="1493" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/51 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="data_1_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="64" slack="51"/>
<pin id="1500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/52 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="es_sign_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="0"/>
<pin id="1503" dir="0" index="1" bw="64" slack="0"/>
<pin id="1504" dir="0" index="2" bw="7" slack="0"/>
<pin id="1505" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/52 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="es_exp_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="11" slack="0"/>
<pin id="1511" dir="0" index="1" bw="64" slack="0"/>
<pin id="1512" dir="0" index="2" bw="7" slack="0"/>
<pin id="1513" dir="0" index="3" bw="7" slack="0"/>
<pin id="1514" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/52 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="es_sig_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="64" slack="0"/>
<pin id="1521" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/52 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="zext_ln486_1_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="0"/>
<pin id="1525" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/52 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="es_exp5_cast_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="6" slack="0"/>
<pin id="1529" dir="0" index="1" bw="64" slack="0"/>
<pin id="1530" dir="0" index="2" bw="7" slack="0"/>
<pin id="1531" dir="0" index="3" bw="7" slack="0"/>
<pin id="1532" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp5_cast/52 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="add_ln373_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="6" slack="0"/>
<pin id="1539" dir="0" index="1" bw="1" slack="0"/>
<pin id="1540" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/52 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="sub_ln422_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="12" slack="0"/>
<pin id="1545" dir="0" index="1" bw="11" slack="0"/>
<pin id="1546" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln422/52 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="sext_ln422_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="12" slack="0"/>
<pin id="1551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln422/52 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="y_is_odd_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="52" slack="0"/>
<pin id="1556" dir="0" index="2" bw="12" slack="0"/>
<pin id="1557" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="y_is_odd/52 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="zext_ln209_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="103" slack="1"/>
<pin id="1563" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/52 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="add_ln209_2_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="103" slack="0"/>
<pin id="1566" dir="0" index="1" bw="109" slack="1"/>
<pin id="1567" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/52 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="zext_ln209_2_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="93" slack="1"/>
<pin id="1571" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/52 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="log_sum_1_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="93" slack="0"/>
<pin id="1574" dir="0" index="1" bw="109" slack="0"/>
<pin id="1575" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_1/52 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="shl_ln1_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="117" slack="0"/>
<pin id="1580" dir="0" index="1" bw="72" slack="3"/>
<pin id="1581" dir="0" index="2" bw="1" slack="0"/>
<pin id="1582" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/52 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="zext_ln522_1_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="117" slack="0"/>
<pin id="1587" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522_1/52 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="zext_ln522_2_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="79" slack="1"/>
<pin id="1591" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522_2/52 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="sub_ln522_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="117" slack="0"/>
<pin id="1594" dir="0" index="1" bw="79" slack="0"/>
<pin id="1595" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln522/52 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="trunc_ln522_1_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="73" slack="0"/>
<pin id="1600" dir="0" index="1" bw="118" slack="0"/>
<pin id="1601" dir="0" index="2" bw="7" slack="0"/>
<pin id="1602" dir="0" index="3" bw="8" slack="0"/>
<pin id="1603" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln522_1/52 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="icmp_ln18_1_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="52" slack="1"/>
<pin id="1610" dir="0" index="1" bw="52" slack="0"/>
<pin id="1611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/53 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="zext_ln373_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="6" slack="1"/>
<pin id="1615" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln373/53 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="lshr_ln373_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="1" slack="0"/>
<pin id="1618" dir="0" index="1" bw="6" slack="0"/>
<pin id="1619" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln373/53 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="and_ln373_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="52" slack="1"/>
<pin id="1624" dir="0" index="1" bw="52" slack="0"/>
<pin id="1625" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln373/53 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="icmp_ln373_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="52" slack="0"/>
<pin id="1629" dir="0" index="1" bw="52" slack="0"/>
<pin id="1630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/53 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="shl_ln2_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="120" slack="0"/>
<pin id="1635" dir="0" index="1" bw="90" slack="1"/>
<pin id="1636" dir="0" index="2" bw="1" slack="0"/>
<pin id="1637" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/53 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="sext_ln525_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="109" slack="1"/>
<pin id="1642" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525/53 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="add_ln525_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="120" slack="0"/>
<pin id="1645" dir="0" index="1" bw="109" slack="0"/>
<pin id="1646" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/53 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="sext_ln525_1_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="73" slack="1"/>
<pin id="1651" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_1/53 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="add_ln525_1_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="120" slack="0"/>
<pin id="1654" dir="0" index="1" bw="73" slack="0"/>
<pin id="1655" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525_1/53 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="trunc_ln2_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="77" slack="0"/>
<pin id="1660" dir="0" index="1" bw="120" slack="0"/>
<pin id="1661" dir="0" index="2" bw="7" slack="0"/>
<pin id="1662" dir="0" index="3" bw="8" slack="0"/>
<pin id="1663" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/53 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="e_frac_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="53" slack="0"/>
<pin id="1670" dir="0" index="1" bw="1" slack="0"/>
<pin id="1671" dir="0" index="2" bw="52" slack="1"/>
<pin id="1672" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/53 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="zext_ln532_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="53" slack="0"/>
<pin id="1677" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/53 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="e_frac_1_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1681" dir="0" index="1" bw="53" slack="0"/>
<pin id="1682" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/53 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="e_frac_2_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="1"/>
<pin id="1687" dir="0" index="1" bw="54" slack="0"/>
<pin id="1688" dir="0" index="2" bw="54" slack="0"/>
<pin id="1689" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/53 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="m_exp_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="11" slack="2"/>
<pin id="1694" dir="0" index="1" bw="11" slack="0"/>
<pin id="1695" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/54 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="y_is_0_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="11" slack="2"/>
<pin id="1699" dir="0" index="1" bw="11" slack="0"/>
<pin id="1700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/54 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="x_is_1_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="1" slack="7"/>
<pin id="1704" dir="0" index="1" bw="1" slack="51"/>
<pin id="1705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/54 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="xor_ln341_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="53"/>
<pin id="1708" dir="0" index="1" bw="1" slack="0"/>
<pin id="1709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln341/54 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="x_is_p1_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="0"/>
<pin id="1713" dir="0" index="1" bw="1" slack="0"/>
<pin id="1714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/54 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="x_is_n1_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="0"/>
<pin id="1719" dir="0" index="1" bw="1" slack="53"/>
<pin id="1720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/54 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="icmp_ln18_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="11" slack="2"/>
<pin id="1724" dir="0" index="1" bw="11" slack="0"/>
<pin id="1725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/54 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="y_is_inf_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="0"/>
<pin id="1729" dir="0" index="1" bw="1" slack="1"/>
<pin id="1730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/54 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="xor_ln18_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="1"/>
<pin id="1734" dir="0" index="1" bw="1" slack="0"/>
<pin id="1735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/54 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="y_is_NaN_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="0"/>
<pin id="1739" dir="0" index="1" bw="1" slack="0"/>
<pin id="1740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/54 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="xor_ln18_1_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="51"/>
<pin id="1745" dir="0" index="1" bw="1" slack="0"/>
<pin id="1746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/54 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="x_is_NaN_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="7"/>
<pin id="1750" dir="0" index="1" bw="1" slack="0"/>
<pin id="1751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/54 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="x_is_inf_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="7"/>
<pin id="1755" dir="0" index="1" bw="1" slack="51"/>
<pin id="1756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/54 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="or_ln357_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="7"/>
<pin id="1759" dir="0" index="1" bw="1" slack="0"/>
<pin id="1760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357/54 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="xor_ln357_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="1" slack="0"/>
<pin id="1764" dir="0" index="1" bw="1" slack="0"/>
<pin id="1765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln357/54 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="x_is_neg_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="1" slack="53"/>
<pin id="1770" dir="0" index="1" bw="1" slack="0"/>
<pin id="1771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_neg/54 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="icmp_ln372_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="12" slack="0"/>
<pin id="1775" dir="0" index="1" bw="12" slack="0"/>
<pin id="1776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/54 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="tmp_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="0"/>
<pin id="1781" dir="0" index="1" bw="12" slack="0"/>
<pin id="1782" dir="0" index="2" bw="5" slack="0"/>
<pin id="1783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/54 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="or_ln373_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="1" slack="0"/>
<pin id="1789" dir="0" index="1" bw="1" slack="0"/>
<pin id="1790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln373/54 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="y_is_int_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="1" slack="0"/>
<pin id="1795" dir="0" index="1" bw="1" slack="0"/>
<pin id="1796" dir="0" index="2" bw="1" slack="1"/>
<pin id="1797" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_is_int/54 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="and_ln378_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="1" slack="0"/>
<pin id="1802" dir="0" index="1" bw="1" slack="0"/>
<pin id="1803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln378/54 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="or_ln378_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="1" slack="0"/>
<pin id="1808" dir="0" index="1" bw="1" slack="0"/>
<pin id="1809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/54 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="or_ln378_1_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="0"/>
<pin id="1814" dir="0" index="1" bw="1" slack="0"/>
<pin id="1815" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378_1/54 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="or_ln386_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="1" slack="0"/>
<pin id="1820" dir="0" index="1" bw="1" slack="0"/>
<pin id="1821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/54 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="xor_ln386_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="1" slack="0"/>
<pin id="1826" dir="0" index="1" bw="1" slack="0"/>
<pin id="1827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/54 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="and_ln386_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="1" slack="0"/>
<pin id="1832" dir="0" index="1" bw="1" slack="0"/>
<pin id="1833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386/54 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="or_ln386_3_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="0"/>
<pin id="1838" dir="0" index="1" bw="1" slack="0"/>
<pin id="1839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_3/54 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="or_ln386_2_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="0"/>
<pin id="1844" dir="0" index="1" bw="1" slack="0"/>
<pin id="1845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_2/54 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="or_ln386_1_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="2" slack="0"/>
<pin id="1850" dir="0" index="1" bw="1" slack="0"/>
<pin id="1851" dir="0" index="2" bw="1" slack="0"/>
<pin id="1852" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln386_1/54 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="icmp_ln386_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="2" slack="0"/>
<pin id="1858" dir="0" index="1" bw="2" slack="0"/>
<pin id="1859" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln386/54 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="y_is_pos_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="1" slack="2"/>
<pin id="1864" dir="0" index="1" bw="1" slack="0"/>
<pin id="1865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_is_pos/54 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="y_is_pinf_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="1" slack="0"/>
<pin id="1869" dir="0" index="1" bw="1" slack="0"/>
<pin id="1870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/54 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="y_is_ninf_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="1" slack="0"/>
<pin id="1875" dir="0" index="1" bw="1" slack="2"/>
<pin id="1876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/54 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="x_abs_greater_1_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="1" slack="7"/>
<pin id="1880" dir="0" index="1" bw="1" slack="0"/>
<pin id="1881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_abs_greater_1/54 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="icmp_ln421_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="12" slack="0"/>
<pin id="1885" dir="0" index="1" bw="12" slack="0"/>
<pin id="1886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln421/54 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="icmp_ln422_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="12" slack="0"/>
<pin id="1891" dir="0" index="1" bw="12" slack="0"/>
<pin id="1892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/54 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="icmp_ln422_1_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="12" slack="0"/>
<pin id="1897" dir="0" index="1" bw="12" slack="0"/>
<pin id="1898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422_1/54 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="xor_ln421_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="1" slack="0"/>
<pin id="1903" dir="0" index="1" bw="1" slack="0"/>
<pin id="1904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln421/54 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="and_ln422_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="1" slack="0"/>
<pin id="1909" dir="0" index="1" bw="1" slack="0"/>
<pin id="1910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422/54 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="and_ln422_1_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="0"/>
<pin id="1915" dir="0" index="1" bw="1" slack="0"/>
<pin id="1916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422_1/54 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="y_is_odd_1_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="0"/>
<pin id="1921" dir="0" index="1" bw="1" slack="2"/>
<pin id="1922" dir="0" index="2" bw="1" slack="0"/>
<pin id="1923" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_is_odd_1/54 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="r_sign_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="0"/>
<pin id="1928" dir="0" index="1" bw="1" slack="0"/>
<pin id="1929" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_sign/54 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="and_ln431_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="1" slack="0"/>
<pin id="1934" dir="0" index="1" bw="1" slack="0"/>
<pin id="1935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431/54 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="and_ln431_1_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="1" slack="7"/>
<pin id="1940" dir="0" index="1" bw="1" slack="0"/>
<pin id="1941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_1/54 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="and_ln431_2_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="1" slack="0"/>
<pin id="1945" dir="0" index="1" bw="1" slack="0"/>
<pin id="1946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_2/54 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="and_ln431_3_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="7"/>
<pin id="1951" dir="0" index="1" bw="1" slack="2"/>
<pin id="1952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_3/54 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="or_ln431_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="1" slack="0"/>
<pin id="1955" dir="0" index="1" bw="1" slack="0"/>
<pin id="1956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431/54 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="or_ln431_1_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="0"/>
<pin id="1961" dir="0" index="1" bw="1" slack="0"/>
<pin id="1962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_1/54 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="or_ln431_2_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="1" slack="0"/>
<pin id="1967" dir="0" index="1" bw="1" slack="0"/>
<pin id="1968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_2/54 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="or_ln431_3_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="2" slack="0"/>
<pin id="1973" dir="0" index="1" bw="1" slack="0"/>
<pin id="1974" dir="0" index="2" bw="1" slack="0"/>
<pin id="1975" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln431_3/54 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="icmp_ln431_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="2" slack="0"/>
<pin id="1981" dir="0" index="1" bw="2" slack="0"/>
<pin id="1982" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln431/54 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="and_ln438_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="7"/>
<pin id="1987" dir="0" index="1" bw="1" slack="0"/>
<pin id="1988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438/54 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="and_ln438_1_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="0"/>
<pin id="1992" dir="0" index="1" bw="1" slack="0"/>
<pin id="1993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_1/54 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="and_ln438_2_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="1" slack="7"/>
<pin id="1998" dir="0" index="1" bw="1" slack="0"/>
<pin id="1999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_2/54 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="and_ln438_3_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="1" slack="0"/>
<pin id="2003" dir="0" index="1" bw="1" slack="2"/>
<pin id="2004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_3/54 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="or_ln438_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="1" slack="0"/>
<pin id="2008" dir="0" index="1" bw="1" slack="0"/>
<pin id="2009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438/54 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="or_ln438_1_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="1" slack="0"/>
<pin id="2014" dir="0" index="1" bw="1" slack="0"/>
<pin id="2015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_1/54 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="or_ln438_3_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="1" slack="0"/>
<pin id="2020" dir="0" index="1" bw="1" slack="0"/>
<pin id="2021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_3/54 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="or_ln438_2_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="2" slack="0"/>
<pin id="2026" dir="0" index="1" bw="1" slack="0"/>
<pin id="2027" dir="0" index="2" bw="1" slack="0"/>
<pin id="2028" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln438_2/54 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="icmp_ln438_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="2" slack="0"/>
<pin id="2034" dir="0" index="1" bw="2" slack="0"/>
<pin id="2035" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln438/54 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="sext_ln539_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="77" slack="1"/>
<pin id="2040" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/54 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="sext_ln539_1_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="54" slack="1"/>
<pin id="2044" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_1/54 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="sub_ln545_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="11" slack="0"/>
<pin id="2048" dir="0" index="1" bw="11" slack="6"/>
<pin id="2049" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln545/58 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="sext_ln545_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="11" slack="0"/>
<pin id="2053" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/58 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="select_ln545_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="4"/>
<pin id="2057" dir="0" index="1" bw="12" slack="0"/>
<pin id="2058" dir="0" index="2" bw="12" slack="4"/>
<pin id="2059" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln545/58 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="tmp_20_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="1" slack="0"/>
<pin id="2063" dir="0" index="1" bw="11" slack="0"/>
<pin id="2064" dir="0" index="2" bw="5" slack="0"/>
<pin id="2065" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/58 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="select_ln553_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="1" slack="0"/>
<pin id="2071" dir="0" index="1" bw="12" slack="4"/>
<pin id="2072" dir="0" index="2" bw="12" slack="0"/>
<pin id="2073" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553/58 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="sext_ln539_2_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="130" slack="1"/>
<pin id="2078" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_2/59 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="sext_ln545_1_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="12" slack="1"/>
<pin id="2081" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545_1/59 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="sext_ln545_1cast_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="12" slack="0"/>
<pin id="2084" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln545_1cast/59 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="ashr_ln545_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="130" slack="1"/>
<pin id="2088" dir="0" index="1" bw="32" slack="0"/>
<pin id="2089" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln545/59 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="sext_ln545_1cast52_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="12" slack="0"/>
<pin id="2093" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln545_1cast52/59 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="shl_ln545_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="130" slack="1"/>
<pin id="2097" dir="0" index="1" bw="32" slack="0"/>
<pin id="2098" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln545/59 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="m_fix_l_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="1" slack="5"/>
<pin id="2102" dir="0" index="1" bw="130" slack="0"/>
<pin id="2103" dir="0" index="2" bw="130" slack="0"/>
<pin id="2104" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/59 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="sext_ln552_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="12" slack="5"/>
<pin id="2109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln552/59 "/>
</bind>
</comp>

<comp id="2110" class="1004" name="zext_ln552_fu_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="12" slack="0"/>
<pin id="2112" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/59 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="shl_ln552_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="130" slack="0"/>
<pin id="2116" dir="0" index="1" bw="32" slack="0"/>
<pin id="2117" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln552/59 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="sext_ln553_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="12" slack="1"/>
<pin id="2122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/59 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="zext_ln553_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="12" slack="0"/>
<pin id="2125" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/59 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="shl_ln553_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="130" slack="0"/>
<pin id="2129" dir="0" index="1" bw="32" slack="0"/>
<pin id="2130" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln553/59 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="ashr_ln553_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="130" slack="0"/>
<pin id="2135" dir="0" index="1" bw="32" slack="0"/>
<pin id="2136" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln553/59 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="select_ln553_1_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="1" slack="1"/>
<pin id="2141" dir="0" index="1" bw="131" slack="0"/>
<pin id="2142" dir="0" index="2" bw="131" slack="0"/>
<pin id="2143" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_1/59 "/>
</bind>
</comp>

<comp id="2146" class="1004" name="select_ln549_fu_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="1" slack="5"/>
<pin id="2148" dir="0" index="1" bw="131" slack="0"/>
<pin id="2149" dir="0" index="2" bw="131" slack="0"/>
<pin id="2150" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln549/59 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="m_fix_hi_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="16" slack="0"/>
<pin id="2155" dir="0" index="1" bw="131" slack="0"/>
<pin id="2156" dir="0" index="2" bw="8" slack="0"/>
<pin id="2157" dir="0" index="3" bw="9" slack="0"/>
<pin id="2158" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/59 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="tmp_21_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="0"/>
<pin id="2165" dir="0" index="1" bw="131" slack="0"/>
<pin id="2166" dir="0" index="2" bw="9" slack="0"/>
<pin id="2167" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/59 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="trunc_ln3_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="59" slack="0"/>
<pin id="2173" dir="0" index="1" bw="131" slack="0"/>
<pin id="2174" dir="0" index="2" bw="7" slack="0"/>
<pin id="2175" dir="0" index="3" bw="8" slack="0"/>
<pin id="2176" dir="1" index="4" bw="59" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/59 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="tmp_28_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="1" slack="0"/>
<pin id="2183" dir="0" index="1" bw="130" slack="0"/>
<pin id="2184" dir="0" index="2" bw="9" slack="0"/>
<pin id="2185" dir="1" index="3" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/59 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="zext_ln546_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="12" slack="1"/>
<pin id="2191" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/60 "/>
</bind>
</comp>

<comp id="2192" class="1004" name="shl_ln546_fu_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="130" slack="1"/>
<pin id="2194" dir="0" index="1" bw="32" slack="0"/>
<pin id="2195" dir="1" index="2" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln546/60 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="ashr_ln546_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="130" slack="1"/>
<pin id="2199" dir="0" index="1" bw="32" slack="0"/>
<pin id="2200" dir="1" index="2" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln546/60 "/>
</bind>
</comp>

<comp id="2202" class="1004" name="sext_ln563_fu_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="16" slack="1"/>
<pin id="2204" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563/60 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="m_fix_back_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="1" slack="7"/>
<pin id="2207" dir="0" index="1" bw="130" slack="1"/>
<pin id="2208" dir="0" index="2" bw="130" slack="1"/>
<pin id="2209" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back/61 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="icmp_ln628_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="130" slack="3"/>
<pin id="2212" dir="0" index="1" bw="130" slack="0"/>
<pin id="2213" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/61 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="shl_ln3_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="19" slack="0"/>
<pin id="2217" dir="0" index="1" bw="1" slack="3"/>
<pin id="2218" dir="0" index="2" bw="18" slack="0"/>
<pin id="2219" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/62 "/>
</bind>
</comp>

<comp id="2222" class="1004" name="sext_ln563_1_fu_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="19" slack="0"/>
<pin id="2224" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563_1/62 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="tmp_6_cast_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="13" slack="0"/>
<pin id="2228" dir="0" index="1" bw="31" slack="0"/>
<pin id="2229" dir="0" index="2" bw="6" slack="0"/>
<pin id="2230" dir="0" index="3" bw="6" slack="0"/>
<pin id="2231" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_cast/63 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="tmp_22_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="0"/>
<pin id="2237" dir="0" index="1" bw="31" slack="0"/>
<pin id="2238" dir="0" index="2" bw="6" slack="0"/>
<pin id="2239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/63 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="trunc_ln563_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="31" slack="0"/>
<pin id="2244" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/63 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="icmp_ln563_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="18" slack="0"/>
<pin id="2247" dir="0" index="1" bw="18" slack="0"/>
<pin id="2248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/63 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="add_ln563_1_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="13" slack="0"/>
<pin id="2253" dir="0" index="1" bw="1" slack="0"/>
<pin id="2254" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563_1/63 "/>
</bind>
</comp>

<comp id="2257" class="1004" name="select_ln563_fu_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="1" slack="0"/>
<pin id="2259" dir="0" index="1" bw="13" slack="0"/>
<pin id="2260" dir="0" index="2" bw="13" slack="0"/>
<pin id="2261" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln563/63 "/>
</bind>
</comp>

<comp id="2265" class="1004" name="r_exp_fu_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="1" slack="0"/>
<pin id="2267" dir="0" index="1" bw="13" slack="0"/>
<pin id="2268" dir="0" index="2" bw="13" slack="0"/>
<pin id="2269" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/63 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="sext_ln568_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="13" slack="1"/>
<pin id="2275" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/64 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="trunc_ln574_1_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="59" slack="0"/>
<pin id="2279" dir="0" index="1" bw="71" slack="0"/>
<pin id="2280" dir="0" index="2" bw="5" slack="0"/>
<pin id="2281" dir="0" index="3" bw="8" slack="0"/>
<pin id="2282" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln574_1/68 "/>
</bind>
</comp>

<comp id="2287" class="1004" name="m_diff_fu_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="59" slack="10"/>
<pin id="2289" dir="0" index="1" bw="59" slack="1"/>
<pin id="2290" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff/69 "/>
</bind>
</comp>

<comp id="2291" class="1004" name="m_diff_hi_fu_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="8" slack="0"/>
<pin id="2293" dir="0" index="1" bw="59" slack="0"/>
<pin id="2294" dir="0" index="2" bw="7" slack="0"/>
<pin id="2295" dir="0" index="3" bw="7" slack="0"/>
<pin id="2296" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/69 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="Z2_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="8" slack="0"/>
<pin id="2303" dir="0" index="1" bw="59" slack="0"/>
<pin id="2304" dir="0" index="2" bw="7" slack="0"/>
<pin id="2305" dir="0" index="3" bw="7" slack="0"/>
<pin id="2306" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/69 "/>
</bind>
</comp>

<comp id="2311" class="1004" name="Z3_fu_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="8" slack="0"/>
<pin id="2313" dir="0" index="1" bw="59" slack="0"/>
<pin id="2314" dir="0" index="2" bw="7" slack="0"/>
<pin id="2315" dir="0" index="3" bw="7" slack="0"/>
<pin id="2316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/69 "/>
</bind>
</comp>

<comp id="2321" class="1004" name="Z4_fu_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="59" slack="0"/>
<pin id="2323" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/69 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="Z4_ind_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="8" slack="0"/>
<pin id="2327" dir="0" index="1" bw="59" slack="0"/>
<pin id="2328" dir="0" index="2" bw="6" slack="0"/>
<pin id="2329" dir="0" index="3" bw="7" slack="0"/>
<pin id="2330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/69 "/>
</bind>
</comp>

<comp id="2335" class="1004" name="zext_ln249_fu_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="8" slack="0"/>
<pin id="2337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/69 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="zext_ln254_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="8" slack="0"/>
<pin id="2342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/69 "/>
</bind>
</comp>

<comp id="2345" class="1004" name="f_Z4_fu_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="10" slack="0"/>
<pin id="2347" dir="0" index="1" bw="26" slack="0"/>
<pin id="2348" dir="0" index="2" bw="6" slack="0"/>
<pin id="2349" dir="0" index="3" bw="6" slack="0"/>
<pin id="2350" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4/70 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="zext_ln250_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="35" slack="1"/>
<pin id="2357" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/70 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="zext_ln250_1_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="10" slack="0"/>
<pin id="2360" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/70 "/>
</bind>
</comp>

<comp id="2362" class="1004" name="exp_Z4_m_1_fu_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="35" slack="0"/>
<pin id="2364" dir="0" index="1" bw="10" slack="0"/>
<pin id="2365" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z4_m_1/70 "/>
</bind>
</comp>

<comp id="2368" class="1004" name="exp_Z3_m_1_fu_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="43" slack="0"/>
<pin id="2370" dir="0" index="1" bw="8" slack="2"/>
<pin id="2371" dir="0" index="2" bw="1" slack="0"/>
<pin id="2372" dir="0" index="3" bw="26" slack="1"/>
<pin id="2373" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z3_m_1/71 "/>
</bind>
</comp>

<comp id="2376" class="1004" name="zext_ln258_fu_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="43" slack="0"/>
<pin id="2378" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/71 "/>
</bind>
</comp>

<comp id="2381" class="1004" name="zext_ln258_1_fu_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="36" slack="1"/>
<pin id="2383" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258_1/71 "/>
</bind>
</comp>

<comp id="2385" class="1004" name="tmp_23_fu_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="20" slack="0"/>
<pin id="2387" dir="0" index="1" bw="79" slack="0"/>
<pin id="2388" dir="0" index="2" bw="7" slack="0"/>
<pin id="2389" dir="0" index="3" bw="8" slack="0"/>
<pin id="2390" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/73 "/>
</bind>
</comp>

<comp id="2395" class="1004" name="zext_ln273_fu_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="8" slack="4"/>
<pin id="2397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/73 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="zext_ln255_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="43" slack="3"/>
<pin id="2401" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/74 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="zext_ln265_1_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="20" slack="1"/>
<pin id="2404" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265_1/74 "/>
</bind>
</comp>

<comp id="2405" class="1004" name="add_ln265_fu_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="36" slack="4"/>
<pin id="2407" dir="0" index="1" bw="20" slack="0"/>
<pin id="2408" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/74 "/>
</bind>
</comp>

<comp id="2410" class="1004" name="zext_ln265_fu_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="36" slack="0"/>
<pin id="2412" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/74 "/>
</bind>
</comp>

<comp id="2414" class="1004" name="exp_Z2P_m_1_fu_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="36" slack="0"/>
<pin id="2416" dir="0" index="1" bw="43" slack="0"/>
<pin id="2417" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1/74 "/>
</bind>
</comp>

<comp id="2420" class="1004" name="tmp_24_fu_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="40" slack="0"/>
<pin id="2422" dir="0" index="1" bw="42" slack="0"/>
<pin id="2423" dir="0" index="2" bw="3" slack="0"/>
<pin id="2424" dir="0" index="3" bw="7" slack="0"/>
<pin id="2425" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/74 "/>
</bind>
</comp>

<comp id="2430" class="1004" name="exp_Z2_m_1_fu_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="49" slack="0"/>
<pin id="2432" dir="0" index="1" bw="8" slack="6"/>
<pin id="2433" dir="0" index="2" bw="1" slack="0"/>
<pin id="2434" dir="0" index="3" bw="40" slack="1"/>
<pin id="2435" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1/75 "/>
</bind>
</comp>

<comp id="2438" class="1004" name="zext_ln277_fu_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="49" slack="0"/>
<pin id="2440" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/75 "/>
</bind>
</comp>

<comp id="2443" class="1004" name="zext_ln277_1_fu_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="44" slack="1"/>
<pin id="2445" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277_1/75 "/>
</bind>
</comp>

<comp id="2447" class="1004" name="zext_ln611_fu_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="8" slack="10"/>
<pin id="2449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/79 "/>
</bind>
</comp>

<comp id="2451" class="1004" name="tmp_25_fu_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="36" slack="0"/>
<pin id="2453" dir="0" index="1" bw="93" slack="0"/>
<pin id="2454" dir="0" index="2" bw="7" slack="0"/>
<pin id="2455" dir="0" index="3" bw="8" slack="0"/>
<pin id="2456" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/79 "/>
</bind>
</comp>

<comp id="2461" class="1004" name="and_ln_fu_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="51" slack="0"/>
<pin id="2463" dir="0" index="1" bw="8" slack="11"/>
<pin id="2464" dir="0" index="2" bw="1" slack="0"/>
<pin id="2465" dir="0" index="3" bw="40" slack="6"/>
<pin id="2466" dir="0" index="4" bw="1" slack="0"/>
<pin id="2467" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/80 "/>
</bind>
</comp>

<comp id="2471" class="1004" name="zext_ln280_fu_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="51" slack="0"/>
<pin id="2473" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/80 "/>
</bind>
</comp>

<comp id="2475" class="1004" name="zext_ln280_2_fu_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="36" slack="1"/>
<pin id="2477" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_2/80 "/>
</bind>
</comp>

<comp id="2478" class="1004" name="add_ln280_fu_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="44" slack="6"/>
<pin id="2480" dir="0" index="1" bw="36" slack="0"/>
<pin id="2481" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/80 "/>
</bind>
</comp>

<comp id="2483" class="1004" name="zext_ln280_1_fu_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="44" slack="0"/>
<pin id="2485" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/80 "/>
</bind>
</comp>

<comp id="2487" class="1004" name="exp_Z1P_m_1_l_fu_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="44" slack="0"/>
<pin id="2489" dir="0" index="1" bw="51" slack="0"/>
<pin id="2490" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l/80 "/>
</bind>
</comp>

<comp id="2493" class="1004" name="exp_Z1P_m_1_fu_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="50" slack="0"/>
<pin id="2495" dir="0" index="1" bw="52" slack="0"/>
<pin id="2496" dir="0" index="2" bw="3" slack="0"/>
<pin id="2497" dir="0" index="3" bw="7" slack="0"/>
<pin id="2498" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/80 "/>
</bind>
</comp>

<comp id="2503" class="1004" name="exp_Z1_hi_fu_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="50" slack="0"/>
<pin id="2505" dir="0" index="1" bw="58" slack="0"/>
<pin id="2506" dir="0" index="2" bw="5" slack="0"/>
<pin id="2507" dir="0" index="3" bw="7" slack="0"/>
<pin id="2508" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/80 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="zext_ln616_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="50" slack="1"/>
<pin id="2515" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/81 "/>
</bind>
</comp>

<comp id="2517" class="1004" name="zext_ln616_1_fu_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="50" slack="1"/>
<pin id="2519" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/81 "/>
</bind>
</comp>

<comp id="2521" class="1004" name="add_ln616_fu_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="58" slack="5"/>
<pin id="2523" dir="0" index="1" bw="6" slack="0"/>
<pin id="2524" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/85 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="shl_ln4_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="107" slack="0"/>
<pin id="2528" dir="0" index="1" bw="58" slack="1"/>
<pin id="2529" dir="0" index="2" bw="1" slack="0"/>
<pin id="2530" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/86 "/>
</bind>
</comp>

<comp id="2533" class="1004" name="zext_ln616_2_fu_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="100" slack="1"/>
<pin id="2535" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/86 "/>
</bind>
</comp>

<comp id="2536" class="1004" name="add_ln616_1_fu_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="107" slack="0"/>
<pin id="2538" dir="0" index="1" bw="100" slack="0"/>
<pin id="2539" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/86 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="tmp_26_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="1" slack="0"/>
<pin id="2544" dir="0" index="1" bw="107" slack="0"/>
<pin id="2545" dir="0" index="2" bw="8" slack="0"/>
<pin id="2546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/86 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="r_exp_1_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="13" slack="23"/>
<pin id="2552" dir="0" index="1" bw="1" slack="0"/>
<pin id="2553" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/86 "/>
</bind>
</comp>

<comp id="2555" class="1004" name="r_exp_2_fu_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="1" slack="0"/>
<pin id="2557" dir="0" index="1" bw="13" slack="23"/>
<pin id="2558" dir="0" index="2" bw="13" slack="0"/>
<pin id="2559" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/86 "/>
</bind>
</comp>

<comp id="2562" class="1004" name="tmp_27_fu_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="3" slack="0"/>
<pin id="2564" dir="0" index="1" bw="13" slack="0"/>
<pin id="2565" dir="0" index="2" bw="5" slack="0"/>
<pin id="2566" dir="0" index="3" bw="5" slack="0"/>
<pin id="2567" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/86 "/>
</bind>
</comp>

<comp id="2572" class="1004" name="icmp_ln628_1_fu_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="3" slack="0"/>
<pin id="2574" dir="0" index="1" bw="3" slack="0"/>
<pin id="2575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_1/86 "/>
</bind>
</comp>

<comp id="2578" class="1004" name="icmp_ln645_fu_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="13" slack="0"/>
<pin id="2580" dir="0" index="1" bw="13" slack="0"/>
<pin id="2581" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/86 "/>
</bind>
</comp>

<comp id="2584" class="1004" name="trunc_ln657_fu_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="13" slack="0"/>
<pin id="2586" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/86 "/>
</bind>
</comp>

<comp id="2588" class="1004" name="t_fu_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="64" slack="0"/>
<pin id="2590" dir="0" index="1" bw="1" slack="33"/>
<pin id="2591" dir="0" index="2" bw="63" slack="0"/>
<pin id="2592" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/87 "/>
</bind>
</comp>

<comp id="2595" class="1004" name="bitcast_ln497_fu_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="64" slack="0"/>
<pin id="2597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/87 "/>
</bind>
</comp>

<comp id="2599" class="1004" name="t_1_fu_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="64" slack="0"/>
<pin id="2601" dir="0" index="1" bw="1" slack="33"/>
<pin id="2602" dir="0" index="2" bw="53" slack="0"/>
<pin id="2603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/87 "/>
</bind>
</comp>

<comp id="2606" class="1004" name="bitcast_ln497_1_fu_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="64" slack="0"/>
<pin id="2608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_1/87 "/>
</bind>
</comp>

<comp id="2610" class="1004" name="and_ln628_fu_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="1" slack="33"/>
<pin id="2612" dir="0" index="1" bw="1" slack="26"/>
<pin id="2613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628/87 "/>
</bind>
</comp>

<comp id="2614" class="1004" name="or_ln628_fu_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="1" slack="0"/>
<pin id="2616" dir="0" index="1" bw="1" slack="1"/>
<pin id="2617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/87 "/>
</bind>
</comp>

<comp id="2619" class="1004" name="tmp_1_fu_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="52" slack="0"/>
<pin id="2621" dir="0" index="1" bw="107" slack="1"/>
<pin id="2622" dir="0" index="2" bw="7" slack="0"/>
<pin id="2623" dir="0" index="3" bw="8" slack="0"/>
<pin id="2624" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/87 "/>
</bind>
</comp>

<comp id="2628" class="1004" name="tmp_2_fu_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="52" slack="0"/>
<pin id="2630" dir="0" index="1" bw="107" slack="1"/>
<pin id="2631" dir="0" index="2" bw="7" slack="0"/>
<pin id="2632" dir="0" index="3" bw="8" slack="0"/>
<pin id="2633" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/87 "/>
</bind>
</comp>

<comp id="2637" class="1004" name="out_sig_fu_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="1" slack="1"/>
<pin id="2639" dir="0" index="1" bw="52" slack="0"/>
<pin id="2640" dir="0" index="2" bw="52" slack="0"/>
<pin id="2641" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/87 "/>
</bind>
</comp>

<comp id="2644" class="1004" name="out_exp_fu_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="11" slack="1"/>
<pin id="2646" dir="0" index="1" bw="11" slack="0"/>
<pin id="2647" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/87 "/>
</bind>
</comp>

<comp id="2649" class="1004" name="t_3_fu_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="64" slack="0"/>
<pin id="2651" dir="0" index="1" bw="1" slack="33"/>
<pin id="2652" dir="0" index="2" bw="11" slack="0"/>
<pin id="2653" dir="0" index="3" bw="52" slack="0"/>
<pin id="2654" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/87 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="bitcast_ln497_3_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="64" slack="0"/>
<pin id="2660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_3/87 "/>
</bind>
</comp>

<comp id="2662" class="1004" name="select_ln378_fu_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="1" slack="33"/>
<pin id="2664" dir="0" index="1" bw="64" slack="0"/>
<pin id="2665" dir="0" index="2" bw="64" slack="0"/>
<pin id="2666" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln378/87 "/>
</bind>
</comp>

<comp id="2669" class="1004" name="xor_ln378_fu_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="1" slack="33"/>
<pin id="2671" dir="0" index="1" bw="1" slack="0"/>
<pin id="2672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln378/87 "/>
</bind>
</comp>

<comp id="2674" class="1004" name="and_ln386_1_fu_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="1" slack="33"/>
<pin id="2676" dir="0" index="1" bw="1" slack="0"/>
<pin id="2677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386_1/87 "/>
</bind>
</comp>

<comp id="2679" class="1004" name="and_ln342_fu_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="1" slack="0"/>
<pin id="2681" dir="0" index="1" bw="1" slack="33"/>
<pin id="2682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342/87 "/>
</bind>
</comp>

<comp id="2684" class="1004" name="select_ln342_fu_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="1" slack="0"/>
<pin id="2686" dir="0" index="1" bw="64" slack="0"/>
<pin id="2687" dir="0" index="2" bw="64" slack="0"/>
<pin id="2688" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342/87 "/>
</bind>
</comp>

<comp id="2692" class="1004" name="or_ln386_4_fu_2692">
<pin_list>
<pin id="2693" dir="0" index="0" bw="1" slack="33"/>
<pin id="2694" dir="0" index="1" bw="1" slack="33"/>
<pin id="2695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_4/87 "/>
</bind>
</comp>

<comp id="2696" class="1004" name="select_ln386_fu_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="1" slack="0"/>
<pin id="2698" dir="0" index="1" bw="64" slack="0"/>
<pin id="2699" dir="0" index="2" bw="64" slack="0"/>
<pin id="2700" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln386/87 "/>
</bind>
</comp>

<comp id="2704" class="1004" name="xor_ln342_fu_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="1" slack="33"/>
<pin id="2706" dir="0" index="1" bw="1" slack="0"/>
<pin id="2707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/87 "/>
</bind>
</comp>

<comp id="2709" class="1004" name="and_ln342_1_fu_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="1" slack="0"/>
<pin id="2711" dir="0" index="1" bw="1" slack="0"/>
<pin id="2712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342_1/87 "/>
</bind>
</comp>

<comp id="2715" class="1004" name="xor_ln431_fu_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="1" slack="33"/>
<pin id="2717" dir="0" index="1" bw="1" slack="0"/>
<pin id="2718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/87 "/>
</bind>
</comp>

<comp id="2720" class="1004" name="and_ln431_4_fu_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="1" slack="0"/>
<pin id="2722" dir="0" index="1" bw="1" slack="0"/>
<pin id="2723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_4/87 "/>
</bind>
</comp>

<comp id="2726" class="1004" name="select_ln431_fu_2726">
<pin_list>
<pin id="2727" dir="0" index="0" bw="1" slack="0"/>
<pin id="2728" dir="0" index="1" bw="64" slack="0"/>
<pin id="2729" dir="0" index="2" bw="64" slack="0"/>
<pin id="2730" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln431/87 "/>
</bind>
</comp>

<comp id="2734" class="1004" name="and_ln431_5_fu_2734">
<pin_list>
<pin id="2735" dir="0" index="0" bw="1" slack="0"/>
<pin id="2736" dir="0" index="1" bw="1" slack="33"/>
<pin id="2737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_5/87 "/>
</bind>
</comp>

<comp id="2739" class="1004" name="t_2_fu_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="64" slack="0"/>
<pin id="2741" dir="0" index="1" bw="1" slack="34"/>
<pin id="2742" dir="0" index="2" bw="1" slack="0"/>
<pin id="2743" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/88 "/>
</bind>
</comp>

<comp id="2746" class="1004" name="bitcast_ln497_2_fu_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="64" slack="0"/>
<pin id="2748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_2/88 "/>
</bind>
</comp>

<comp id="2750" class="1004" name="xor_ln629_fu_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="1" slack="29"/>
<pin id="2752" dir="0" index="1" bw="1" slack="0"/>
<pin id="2753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln629/88 "/>
</bind>
</comp>

<comp id="2755" class="1004" name="xor_ln438_fu_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="1" slack="34"/>
<pin id="2757" dir="0" index="1" bw="1" slack="0"/>
<pin id="2758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln438/88 "/>
</bind>
</comp>

<comp id="2760" class="1004" name="and_ln438_4_fu_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="1" slack="1"/>
<pin id="2762" dir="0" index="1" bw="1" slack="0"/>
<pin id="2763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_4/88 "/>
</bind>
</comp>

<comp id="2765" class="1004" name="select_ln438_fu_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="1" slack="0"/>
<pin id="2767" dir="0" index="1" bw="64" slack="0"/>
<pin id="2768" dir="0" index="2" bw="64" slack="1"/>
<pin id="2769" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln438/88 "/>
</bind>
</comp>

<comp id="2772" class="1004" name="and_ln438_5_fu_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="1" slack="1"/>
<pin id="2774" dir="0" index="1" bw="1" slack="34"/>
<pin id="2775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_5/88 "/>
</bind>
</comp>

<comp id="2776" class="1004" name="and_ln628_1_fu_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="1" slack="0"/>
<pin id="2778" dir="0" index="1" bw="1" slack="1"/>
<pin id="2779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628_1/88 "/>
</bind>
</comp>

<comp id="2781" class="1004" name="and_ln629_fu_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="1" slack="0"/>
<pin id="2783" dir="0" index="1" bw="1" slack="0"/>
<pin id="2784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629/88 "/>
</bind>
</comp>

<comp id="2787" class="1004" name="select_ln629_fu_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="1" slack="0"/>
<pin id="2789" dir="0" index="1" bw="64" slack="1"/>
<pin id="2790" dir="0" index="2" bw="64" slack="0"/>
<pin id="2791" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln629/88 "/>
</bind>
</comp>

<comp id="2794" class="1004" name="and_ln629_1_fu_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="1" slack="0"/>
<pin id="2796" dir="0" index="1" bw="1" slack="29"/>
<pin id="2797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629_1/88 "/>
</bind>
</comp>

<comp id="2799" class="1004" name="select_ln629_1_fu_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="1" slack="0"/>
<pin id="2801" dir="0" index="1" bw="64" slack="0"/>
<pin id="2802" dir="0" index="2" bw="64" slack="0"/>
<pin id="2803" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln629_1/88 "/>
</bind>
</comp>

<comp id="2807" class="1004" name="xor_ln628_fu_2807">
<pin_list>
<pin id="2808" dir="0" index="0" bw="1" slack="1"/>
<pin id="2809" dir="0" index="1" bw="1" slack="0"/>
<pin id="2810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/88 "/>
</bind>
</comp>

<comp id="2812" class="1004" name="and_ln645_fu_2812">
<pin_list>
<pin id="2813" dir="0" index="0" bw="1" slack="2"/>
<pin id="2814" dir="0" index="1" bw="1" slack="0"/>
<pin id="2815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645/88 "/>
</bind>
</comp>

<comp id="2817" class="1004" name="and_ln645_1_fu_2817">
<pin_list>
<pin id="2818" dir="0" index="0" bw="1" slack="0"/>
<pin id="2819" dir="0" index="1" bw="1" slack="0"/>
<pin id="2820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645_1/88 "/>
</bind>
</comp>

<comp id="2823" class="1004" name="select_ln645_fu_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="1" slack="0"/>
<pin id="2825" dir="0" index="1" bw="64" slack="0"/>
<pin id="2826" dir="0" index="2" bw="64" slack="0"/>
<pin id="2827" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln645/88 "/>
</bind>
</comp>

<comp id="2831" class="1007" name="grp_fu_2831">
<pin_list>
<pin id="2832" dir="0" index="0" bw="16" slack="0"/>
<pin id="2833" dir="0" index="1" bw="15" slack="0"/>
<pin id="2834" dir="0" index="2" bw="19" slack="0"/>
<pin id="2835" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln563/60 add_ln563/62 "/>
</bind>
</comp>

<comp id="2842" class="1005" name="exp_read_reg_2842">
<pin_list>
<pin id="2843" dir="0" index="0" bw="64" slack="51"/>
<pin id="2844" dir="1" index="1" bw="64" slack="51"/>
</pin_list>
<bind>
<opset="exp_read "/>
</bind>
</comp>

<comp id="2847" class="1005" name="bs_sign_reg_2847">
<pin_list>
<pin id="2848" dir="0" index="0" bw="1" slack="53"/>
<pin id="2849" dir="1" index="1" bw="1" slack="53"/>
</pin_list>
<bind>
<opset="bs_sign "/>
</bind>
</comp>

<comp id="2854" class="1005" name="bs_exp_reg_2854">
<pin_list>
<pin id="2855" dir="0" index="0" bw="11" slack="46"/>
<pin id="2856" dir="1" index="1" bw="11" slack="46"/>
</pin_list>
<bind>
<opset="bs_exp "/>
</bind>
</comp>

<comp id="2861" class="1005" name="bs_sig_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="52" slack="2"/>
<pin id="2863" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="bs_sig "/>
</bind>
</comp>

<comp id="2868" class="1005" name="tmp_5_reg_2868">
<pin_list>
<pin id="2869" dir="0" index="0" bw="1" slack="2"/>
<pin id="2870" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2874" class="1005" name="zext_ln502_reg_2874">
<pin_list>
<pin id="2875" dir="0" index="0" bw="64" slack="48"/>
<pin id="2876" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="zext_ln502 "/>
</bind>
</comp>

<comp id="2879" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="6" slack="1"/>
<pin id="2881" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr "/>
</bind>
</comp>

<comp id="2884" class="1005" name="b_frac_tilde_inverse_reg_2884">
<pin_list>
<pin id="2885" dir="0" index="0" bw="6" slack="1"/>
<pin id="2886" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse "/>
</bind>
</comp>

<comp id="2889" class="1005" name="icmp_ln340_1_reg_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="1" slack="51"/>
<pin id="2891" dir="1" index="1" bw="1" slack="51"/>
</pin_list>
<bind>
<opset="icmp_ln340_1 "/>
</bind>
</comp>

<comp id="2896" class="1005" name="b_frac_2_reg_2896">
<pin_list>
<pin id="2897" dir="0" index="0" bw="54" slack="1"/>
<pin id="2898" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_2 "/>
</bind>
</comp>

<comp id="2901" class="1005" name="zext_ln516_reg_2901">
<pin_list>
<pin id="2902" dir="0" index="0" bw="54" slack="1"/>
<pin id="2903" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln516 "/>
</bind>
</comp>

<comp id="2906" class="1005" name="mul_ln516_reg_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="54" slack="1"/>
<pin id="2908" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516 "/>
</bind>
</comp>

<comp id="2913" class="1005" name="a_reg_2913">
<pin_list>
<pin id="2914" dir="0" index="0" bw="4" slack="1"/>
<pin id="2915" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2919" class="1005" name="trunc_ln39_reg_2919">
<pin_list>
<pin id="2920" dir="0" index="0" bw="50" slack="6"/>
<pin id="2921" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="2924" class="1005" name="tmp_7_reg_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="1" slack="6"/>
<pin id="2926" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2929" class="1005" name="zext_ln44_1_reg_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="75" slack="1"/>
<pin id="2931" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_1 "/>
</bind>
</comp>

<comp id="2934" class="1005" name="zext_ln44_2_reg_2934">
<pin_list>
<pin id="2935" dir="0" index="0" bw="75" slack="1"/>
<pin id="2936" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_2 "/>
</bind>
</comp>

<comp id="2939" class="1005" name="mul_ln44_reg_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="75" slack="1"/>
<pin id="2941" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 "/>
</bind>
</comp>

<comp id="2944" class="1005" name="z2_reg_2944">
<pin_list>
<pin id="2945" dir="0" index="0" bw="73" slack="1"/>
<pin id="2946" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2 "/>
</bind>
</comp>

<comp id="2950" class="1005" name="a_1_reg_2950">
<pin_list>
<pin id="2951" dir="0" index="0" bw="6" slack="1"/>
<pin id="2952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="2956" class="1005" name="tmp_6_reg_2956">
<pin_list>
<pin id="2957" dir="0" index="0" bw="67" slack="6"/>
<pin id="2958" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2961" class="1005" name="zext_ln44_7_reg_2961">
<pin_list>
<pin id="2962" dir="0" index="0" bw="79" slack="1"/>
<pin id="2963" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_7 "/>
</bind>
</comp>

<comp id="2966" class="1005" name="zext_ln44_8_reg_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="79" slack="1"/>
<pin id="2968" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_8 "/>
</bind>
</comp>

<comp id="2971" class="1005" name="mul_ln44_1_reg_2971">
<pin_list>
<pin id="2972" dir="0" index="0" bw="79" slack="1"/>
<pin id="2973" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_1 "/>
</bind>
</comp>

<comp id="2976" class="1005" name="sub_ln44_1_reg_2976">
<pin_list>
<pin id="2977" dir="0" index="0" bw="82" slack="1"/>
<pin id="2978" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln44_1 "/>
</bind>
</comp>

<comp id="2982" class="1005" name="a_2_reg_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="6" slack="1"/>
<pin id="2984" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="2988" class="1005" name="trunc_ln39_1_reg_2988">
<pin_list>
<pin id="2989" dir="0" index="0" bw="76" slack="6"/>
<pin id="2990" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="zext_ln44_12_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="89" slack="1"/>
<pin id="2995" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_12 "/>
</bind>
</comp>

<comp id="2998" class="1005" name="zext_ln44_13_reg_2998">
<pin_list>
<pin id="2999" dir="0" index="0" bw="89" slack="1"/>
<pin id="3000" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_13 "/>
</bind>
</comp>

<comp id="3003" class="1005" name="mul_ln44_2_reg_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="89" slack="1"/>
<pin id="3005" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_2 "/>
</bind>
</comp>

<comp id="3008" class="1005" name="z4_reg_3008">
<pin_list>
<pin id="3009" dir="0" index="0" bw="92" slack="1"/>
<pin id="3010" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4 "/>
</bind>
</comp>

<comp id="3014" class="1005" name="tmp_s_reg_3014">
<pin_list>
<pin id="3015" dir="0" index="0" bw="86" slack="6"/>
<pin id="3016" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="3019" class="1005" name="tmp_8_reg_3019">
<pin_list>
<pin id="3020" dir="0" index="0" bw="6" slack="1"/>
<pin id="3021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="3025" class="1005" name="zext_ln44_18_reg_3025">
<pin_list>
<pin id="3026" dir="0" index="0" bw="98" slack="1"/>
<pin id="3027" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_18 "/>
</bind>
</comp>

<comp id="3030" class="1005" name="zext_ln44_19_reg_3030">
<pin_list>
<pin id="3031" dir="0" index="0" bw="98" slack="1"/>
<pin id="3032" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_19 "/>
</bind>
</comp>

<comp id="3035" class="1005" name="mul_ln44_3_reg_3035">
<pin_list>
<pin id="3036" dir="0" index="0" bw="98" slack="1"/>
<pin id="3037" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_3 "/>
</bind>
</comp>

<comp id="3040" class="1005" name="tmp_9_reg_3040">
<pin_list>
<pin id="3041" dir="0" index="0" bw="87" slack="1"/>
<pin id="3042" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="3046" class="1005" name="tmp_10_reg_3046">
<pin_list>
<pin id="3047" dir="0" index="0" bw="81" slack="6"/>
<pin id="3048" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="3051" class="1005" name="tmp_11_reg_3051">
<pin_list>
<pin id="3052" dir="0" index="0" bw="6" slack="1"/>
<pin id="3053" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="3057" class="1005" name="zext_ln44_23_reg_3057">
<pin_list>
<pin id="3058" dir="0" index="0" bw="93" slack="1"/>
<pin id="3059" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_23 "/>
</bind>
</comp>

<comp id="3062" class="1005" name="zext_ln44_24_reg_3062">
<pin_list>
<pin id="3063" dir="0" index="0" bw="93" slack="1"/>
<pin id="3064" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_24 "/>
</bind>
</comp>

<comp id="3067" class="1005" name="mul_ln44_4_reg_3067">
<pin_list>
<pin id="3068" dir="0" index="0" bw="93" slack="1"/>
<pin id="3069" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_4 "/>
</bind>
</comp>

<comp id="3072" class="1005" name="tmp_12_reg_3072">
<pin_list>
<pin id="3073" dir="0" index="0" bw="82" slack="1"/>
<pin id="3074" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="3078" class="1005" name="tmp_13_reg_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="76" slack="6"/>
<pin id="3080" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="3083" class="1005" name="tmp_14_reg_3083">
<pin_list>
<pin id="3084" dir="0" index="0" bw="6" slack="1"/>
<pin id="3085" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="3089" class="1005" name="zext_ln44_28_reg_3089">
<pin_list>
<pin id="3090" dir="0" index="0" bw="88" slack="1"/>
<pin id="3091" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_28 "/>
</bind>
</comp>

<comp id="3094" class="1005" name="zext_ln44_29_reg_3094">
<pin_list>
<pin id="3095" dir="0" index="0" bw="88" slack="1"/>
<pin id="3096" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_29 "/>
</bind>
</comp>

<comp id="3099" class="1005" name="mul_ln44_5_reg_3099">
<pin_list>
<pin id="3100" dir="0" index="0" bw="88" slack="1"/>
<pin id="3101" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_5 "/>
</bind>
</comp>

<comp id="3104" class="1005" name="tmp_15_reg_3104">
<pin_list>
<pin id="3105" dir="0" index="0" bw="77" slack="1"/>
<pin id="3106" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="3110" class="1005" name="tmp_16_reg_3110">
<pin_list>
<pin id="3111" dir="0" index="0" bw="71" slack="1"/>
<pin id="3112" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="3115" class="1005" name="tmp_17_reg_3115">
<pin_list>
<pin id="3116" dir="0" index="0" bw="6" slack="1"/>
<pin id="3117" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="3121" class="1005" name="add_ln44_6_reg_3121">
<pin_list>
<pin id="3122" dir="0" index="0" bw="136" slack="5"/>
<pin id="3123" dir="1" index="1" bw="136" slack="5"/>
</pin_list>
<bind>
<opset="add_ln44_6 "/>
</bind>
</comp>

<comp id="3126" class="1005" name="zext_ln44_33_reg_3126">
<pin_list>
<pin id="3127" dir="0" index="0" bw="83" slack="1"/>
<pin id="3128" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_33 "/>
</bind>
</comp>

<comp id="3131" class="1005" name="zext_ln44_34_reg_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="83" slack="1"/>
<pin id="3133" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_34 "/>
</bind>
</comp>

<comp id="3136" class="1005" name="icmp_ln340_reg_3136">
<pin_list>
<pin id="3137" dir="0" index="0" bw="1" slack="7"/>
<pin id="3138" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln340 "/>
</bind>
</comp>

<comp id="3141" class="1005" name="icmp_ln18_2_reg_3141">
<pin_list>
<pin id="3142" dir="0" index="0" bw="1" slack="7"/>
<pin id="3143" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln18_2 "/>
</bind>
</comp>

<comp id="3147" class="1005" name="x_is_0_reg_3147">
<pin_list>
<pin id="3148" dir="0" index="0" bw="1" slack="7"/>
<pin id="3149" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="x_is_0 "/>
</bind>
</comp>

<comp id="3154" class="1005" name="tmp_3_reg_3154">
<pin_list>
<pin id="3155" dir="0" index="0" bw="1" slack="7"/>
<pin id="3156" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="3161" class="1005" name="b_exp_2_reg_3161">
<pin_list>
<pin id="3162" dir="0" index="0" bw="12" slack="1"/>
<pin id="3163" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="3166" class="1005" name="sext_ln494_reg_3166">
<pin_list>
<pin id="3167" dir="0" index="0" bw="90" slack="1"/>
<pin id="3168" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln494 "/>
</bind>
</comp>

<comp id="3171" class="1005" name="mul_ln44_6_reg_3171">
<pin_list>
<pin id="3172" dir="0" index="0" bw="83" slack="1"/>
<pin id="3173" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_6 "/>
</bind>
</comp>

<comp id="3176" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_3176">
<pin_list>
<pin id="3177" dir="0" index="0" bw="6" slack="1"/>
<pin id="3178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr "/>
</bind>
</comp>

<comp id="3181" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_3181">
<pin_list>
<pin id="3182" dir="0" index="0" bw="4" slack="1"/>
<pin id="3183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr "/>
</bind>
</comp>

<comp id="3186" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_3186">
<pin_list>
<pin id="3187" dir="0" index="0" bw="6" slack="1"/>
<pin id="3188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr "/>
</bind>
</comp>

<comp id="3191" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_3191">
<pin_list>
<pin id="3192" dir="0" index="0" bw="6" slack="1"/>
<pin id="3193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr "/>
</bind>
</comp>

<comp id="3196" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_reg_3196">
<pin_list>
<pin id="3197" dir="0" index="0" bw="6" slack="1"/>
<pin id="3198" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr "/>
</bind>
</comp>

<comp id="3201" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_reg_3201">
<pin_list>
<pin id="3202" dir="0" index="0" bw="6" slack="1"/>
<pin id="3203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr "/>
</bind>
</comp>

<comp id="3206" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_reg_3206">
<pin_list>
<pin id="3207" dir="0" index="0" bw="6" slack="1"/>
<pin id="3208" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr "/>
</bind>
</comp>

<comp id="3211" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_reg_3211">
<pin_list>
<pin id="3212" dir="0" index="0" bw="6" slack="1"/>
<pin id="3213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr "/>
</bind>
</comp>

<comp id="3216" class="1005" name="tmp_18_reg_3216">
<pin_list>
<pin id="3217" dir="0" index="0" bw="72" slack="3"/>
<pin id="3218" dir="1" index="1" bw="72" slack="3"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="3221" class="1005" name="tmp_19_reg_3221">
<pin_list>
<pin id="3222" dir="0" index="0" bw="40" slack="1"/>
<pin id="3223" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3226" class="1005" name="log_sum_reg_3226">
<pin_list>
<pin id="3227" dir="0" index="0" bw="109" slack="1"/>
<pin id="3228" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum "/>
</bind>
</comp>

<comp id="3231" class="1005" name="logn_reg_3231">
<pin_list>
<pin id="3232" dir="0" index="0" bw="105" slack="1"/>
<pin id="3233" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="logn "/>
</bind>
</comp>

<comp id="3236" class="1005" name="logn_1_reg_3236">
<pin_list>
<pin id="3237" dir="0" index="0" bw="102" slack="1"/>
<pin id="3238" dir="1" index="1" bw="102" slack="1"/>
</pin_list>
<bind>
<opset="logn_1 "/>
</bind>
</comp>

<comp id="3241" class="1005" name="logn_2_reg_3241">
<pin_list>
<pin id="3242" dir="0" index="0" bw="97" slack="1"/>
<pin id="3243" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="logn_2 "/>
</bind>
</comp>

<comp id="3246" class="1005" name="logn_3_reg_3246">
<pin_list>
<pin id="3247" dir="0" index="0" bw="92" slack="1"/>
<pin id="3248" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_3 "/>
</bind>
</comp>

<comp id="3251" class="1005" name="logn_4_reg_3251">
<pin_list>
<pin id="3252" dir="0" index="0" bw="87" slack="1"/>
<pin id="3253" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_4 "/>
</bind>
</comp>

<comp id="3256" class="1005" name="add_ln209_4_reg_3256">
<pin_list>
<pin id="3257" dir="0" index="0" bw="83" slack="1"/>
<pin id="3258" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_4 "/>
</bind>
</comp>

<comp id="3261" class="1005" name="zext_ln522_reg_3261">
<pin_list>
<pin id="3262" dir="0" index="0" bw="80" slack="1"/>
<pin id="3263" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln522 "/>
</bind>
</comp>

<comp id="3267" class="1005" name="add_ln209_reg_3267">
<pin_list>
<pin id="3268" dir="0" index="0" bw="109" slack="1"/>
<pin id="3269" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="3272" class="1005" name="add_ln209_1_reg_3272">
<pin_list>
<pin id="3273" dir="0" index="0" bw="103" slack="1"/>
<pin id="3274" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="3277" class="1005" name="add_ln209_5_reg_3277">
<pin_list>
<pin id="3278" dir="0" index="0" bw="93" slack="1"/>
<pin id="3279" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_5 "/>
</bind>
</comp>

<comp id="3282" class="1005" name="lshr_ln_reg_3282">
<pin_list>
<pin id="3283" dir="0" index="0" bw="79" slack="1"/>
<pin id="3284" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="3287" class="1005" name="es_sign_reg_3287">
<pin_list>
<pin id="3288" dir="0" index="0" bw="1" slack="1"/>
<pin id="3289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="es_sign "/>
</bind>
</comp>

<comp id="3296" class="1005" name="es_exp_reg_3296">
<pin_list>
<pin id="3297" dir="0" index="0" bw="11" slack="2"/>
<pin id="3298" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="es_exp "/>
</bind>
</comp>

<comp id="3303" class="1005" name="es_sig_reg_3303">
<pin_list>
<pin id="3304" dir="0" index="0" bw="52" slack="1"/>
<pin id="3305" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="es_sig "/>
</bind>
</comp>

<comp id="3310" class="1005" name="zext_ln486_1_reg_3310">
<pin_list>
<pin id="3311" dir="0" index="0" bw="12" slack="2"/>
<pin id="3312" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln486_1 "/>
</bind>
</comp>

<comp id="3315" class="1005" name="add_ln373_reg_3315">
<pin_list>
<pin id="3316" dir="0" index="0" bw="6" slack="1"/>
<pin id="3317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln373 "/>
</bind>
</comp>

<comp id="3320" class="1005" name="y_is_odd_reg_3320">
<pin_list>
<pin id="3321" dir="0" index="0" bw="1" slack="2"/>
<pin id="3322" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="y_is_odd "/>
</bind>
</comp>

<comp id="3325" class="1005" name="Elog2_reg_3325">
<pin_list>
<pin id="3326" dir="0" index="0" bw="90" slack="1"/>
<pin id="3327" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2 "/>
</bind>
</comp>

<comp id="3330" class="1005" name="log_sum_1_reg_3330">
<pin_list>
<pin id="3331" dir="0" index="0" bw="109" slack="1"/>
<pin id="3332" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_1 "/>
</bind>
</comp>

<comp id="3335" class="1005" name="trunc_ln522_1_reg_3335">
<pin_list>
<pin id="3336" dir="0" index="0" bw="73" slack="1"/>
<pin id="3337" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln522_1 "/>
</bind>
</comp>

<comp id="3340" class="1005" name="icmp_ln18_1_reg_3340">
<pin_list>
<pin id="3341" dir="0" index="0" bw="1" slack="1"/>
<pin id="3342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="3346" class="1005" name="icmp_ln373_reg_3346">
<pin_list>
<pin id="3347" dir="0" index="0" bw="1" slack="1"/>
<pin id="3348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln373 "/>
</bind>
</comp>

<comp id="3351" class="1005" name="trunc_ln2_reg_3351">
<pin_list>
<pin id="3352" dir="0" index="0" bw="77" slack="1"/>
<pin id="3353" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="3356" class="1005" name="e_frac_2_reg_3356">
<pin_list>
<pin id="3357" dir="0" index="0" bw="54" slack="1"/>
<pin id="3358" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_2 "/>
</bind>
</comp>

<comp id="3361" class="1005" name="m_exp_reg_3361">
<pin_list>
<pin id="3362" dir="0" index="0" bw="12" slack="4"/>
<pin id="3363" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="3368" class="1005" name="x_is_n1_reg_3368">
<pin_list>
<pin id="3369" dir="0" index="0" bw="1" slack="33"/>
<pin id="3370" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="x_is_n1 "/>
</bind>
</comp>

<comp id="3374" class="1005" name="tmp_reg_3374">
<pin_list>
<pin id="3375" dir="0" index="0" bw="1" slack="4"/>
<pin id="3376" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="3382" class="1005" name="or_ln378_1_reg_3382">
<pin_list>
<pin id="3383" dir="0" index="0" bw="1" slack="32"/>
<pin id="3384" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="or_ln378_1 "/>
</bind>
</comp>

<comp id="3389" class="1005" name="icmp_ln386_reg_3389">
<pin_list>
<pin id="3390" dir="0" index="0" bw="1" slack="33"/>
<pin id="3391" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="icmp_ln386 "/>
</bind>
</comp>

<comp id="3395" class="1005" name="icmp_ln422_reg_3395">
<pin_list>
<pin id="3396" dir="0" index="0" bw="1" slack="33"/>
<pin id="3397" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="3400" class="1005" name="r_sign_reg_3400">
<pin_list>
<pin id="3401" dir="0" index="0" bw="1" slack="33"/>
<pin id="3402" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="3408" class="1005" name="icmp_ln431_reg_3408">
<pin_list>
<pin id="3409" dir="0" index="0" bw="1" slack="33"/>
<pin id="3410" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="icmp_ln431 "/>
</bind>
</comp>

<comp id="3414" class="1005" name="icmp_ln438_reg_3414">
<pin_list>
<pin id="3415" dir="0" index="0" bw="1" slack="34"/>
<pin id="3416" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="icmp_ln438 "/>
</bind>
</comp>

<comp id="3420" class="1005" name="sext_ln539_reg_3420">
<pin_list>
<pin id="3421" dir="0" index="0" bw="130" slack="1"/>
<pin id="3422" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln539 "/>
</bind>
</comp>

<comp id="3425" class="1005" name="sext_ln539_1_reg_3425">
<pin_list>
<pin id="3426" dir="0" index="0" bw="130" slack="1"/>
<pin id="3427" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln539_1 "/>
</bind>
</comp>

<comp id="3430" class="1005" name="m_frac_l_reg_3430">
<pin_list>
<pin id="3431" dir="0" index="0" bw="130" slack="1"/>
<pin id="3432" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l "/>
</bind>
</comp>

<comp id="3438" class="1005" name="select_ln545_reg_3438">
<pin_list>
<pin id="3439" dir="0" index="0" bw="12" slack="1"/>
<pin id="3440" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln545 "/>
</bind>
</comp>

<comp id="3443" class="1005" name="tmp_20_reg_3443">
<pin_list>
<pin id="3444" dir="0" index="0" bw="1" slack="1"/>
<pin id="3445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="3448" class="1005" name="select_ln553_reg_3448">
<pin_list>
<pin id="3449" dir="0" index="0" bw="12" slack="1"/>
<pin id="3450" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln553 "/>
</bind>
</comp>

<comp id="3453" class="1005" name="sext_ln545_1_reg_3453">
<pin_list>
<pin id="3454" dir="0" index="0" bw="32" slack="1"/>
<pin id="3455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln545_1 "/>
</bind>
</comp>

<comp id="3458" class="1005" name="m_fix_l_reg_3458">
<pin_list>
<pin id="3459" dir="0" index="0" bw="130" slack="1"/>
<pin id="3460" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l "/>
</bind>
</comp>

<comp id="3464" class="1005" name="m_fix_hi_reg_3464">
<pin_list>
<pin id="3465" dir="0" index="0" bw="16" slack="1"/>
<pin id="3466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi "/>
</bind>
</comp>

<comp id="3469" class="1005" name="tmp_21_reg_3469">
<pin_list>
<pin id="3470" dir="0" index="0" bw="1" slack="3"/>
<pin id="3471" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="3474" class="1005" name="trunc_ln3_reg_3474">
<pin_list>
<pin id="3475" dir="0" index="0" bw="59" slack="10"/>
<pin id="3476" dir="1" index="1" bw="59" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="3479" class="1005" name="tmp_28_reg_3479">
<pin_list>
<pin id="3480" dir="0" index="0" bw="1" slack="29"/>
<pin id="3481" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="3485" class="1005" name="shl_ln546_reg_3485">
<pin_list>
<pin id="3486" dir="0" index="0" bw="130" slack="1"/>
<pin id="3487" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln546 "/>
</bind>
</comp>

<comp id="3490" class="1005" name="ashr_ln546_reg_3490">
<pin_list>
<pin id="3491" dir="0" index="0" bw="130" slack="1"/>
<pin id="3492" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln546 "/>
</bind>
</comp>

<comp id="3495" class="1005" name="sext_ln563_reg_3495">
<pin_list>
<pin id="3496" dir="0" index="0" bw="31" slack="1"/>
<pin id="3497" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563 "/>
</bind>
</comp>

<comp id="3500" class="1005" name="icmp_ln628_reg_3500">
<pin_list>
<pin id="3501" dir="0" index="0" bw="1" slack="26"/>
<pin id="3502" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="3505" class="1005" name="sext_ln563_1_reg_3505">
<pin_list>
<pin id="3506" dir="0" index="0" bw="31" slack="1"/>
<pin id="3507" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563_1 "/>
</bind>
</comp>

<comp id="3510" class="1005" name="r_exp_reg_3510">
<pin_list>
<pin id="3511" dir="0" index="0" bw="13" slack="1"/>
<pin id="3512" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="3517" class="1005" name="sext_ln568_reg_3517">
<pin_list>
<pin id="3518" dir="0" index="0" bw="71" slack="1"/>
<pin id="3519" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln568 "/>
</bind>
</comp>

<comp id="3522" class="1005" name="trunc_ln574_1_reg_3522">
<pin_list>
<pin id="3523" dir="0" index="0" bw="59" slack="1"/>
<pin id="3524" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln574_1 "/>
</bind>
</comp>

<comp id="3527" class="1005" name="m_diff_hi_reg_3527">
<pin_list>
<pin id="3528" dir="0" index="0" bw="8" slack="10"/>
<pin id="3529" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi "/>
</bind>
</comp>

<comp id="3532" class="1005" name="Z2_reg_3532">
<pin_list>
<pin id="3533" dir="0" index="0" bw="8" slack="4"/>
<pin id="3534" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="3539" class="1005" name="Z3_reg_3539">
<pin_list>
<pin id="3540" dir="0" index="0" bw="8" slack="2"/>
<pin id="3541" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="3544" class="1005" name="Z4_reg_3544">
<pin_list>
<pin id="3545" dir="0" index="0" bw="35" slack="1"/>
<pin id="3546" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="3549" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_3549">
<pin_list>
<pin id="3550" dir="0" index="0" bw="8" slack="1"/>
<pin id="3551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3554" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_3554">
<pin_list>
<pin id="3555" dir="0" index="0" bw="8" slack="1"/>
<pin id="3556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 "/>
</bind>
</comp>

<comp id="3559" class="1005" name="exp_Z4_m_1_reg_3559">
<pin_list>
<pin id="3560" dir="0" index="0" bw="36" slack="1"/>
<pin id="3561" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z4_m_1 "/>
</bind>
</comp>

<comp id="3565" class="1005" name="f_Z3_reg_3565">
<pin_list>
<pin id="3566" dir="0" index="0" bw="26" slack="1"/>
<pin id="3567" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="3570" class="1005" name="exp_Z3_m_1_reg_3570">
<pin_list>
<pin id="3571" dir="0" index="0" bw="43" slack="3"/>
<pin id="3572" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="exp_Z3_m_1 "/>
</bind>
</comp>

<comp id="3575" class="1005" name="zext_ln258_reg_3575">
<pin_list>
<pin id="3576" dir="0" index="0" bw="79" slack="1"/>
<pin id="3577" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln258 "/>
</bind>
</comp>

<comp id="3580" class="1005" name="zext_ln258_1_reg_3580">
<pin_list>
<pin id="3581" dir="0" index="0" bw="79" slack="1"/>
<pin id="3582" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln258_1 "/>
</bind>
</comp>

<comp id="3585" class="1005" name="tmp_23_reg_3585">
<pin_list>
<pin id="3586" dir="0" index="0" bw="20" slack="1"/>
<pin id="3587" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="3590" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_3590">
<pin_list>
<pin id="3591" dir="0" index="0" bw="8" slack="1"/>
<pin id="3592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3595" class="1005" name="exp_Z2P_m_1_reg_3595">
<pin_list>
<pin id="3596" dir="0" index="0" bw="44" slack="1"/>
<pin id="3597" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1 "/>
</bind>
</comp>

<comp id="3601" class="1005" name="tmp_24_reg_3601">
<pin_list>
<pin id="3602" dir="0" index="0" bw="40" slack="1"/>
<pin id="3603" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="3607" class="1005" name="zext_ln277_reg_3607">
<pin_list>
<pin id="3608" dir="0" index="0" bw="93" slack="1"/>
<pin id="3609" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln277 "/>
</bind>
</comp>

<comp id="3612" class="1005" name="zext_ln277_1_reg_3612">
<pin_list>
<pin id="3613" dir="0" index="0" bw="93" slack="1"/>
<pin id="3614" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln277_1 "/>
</bind>
</comp>

<comp id="3617" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_3617">
<pin_list>
<pin id="3618" dir="0" index="0" bw="8" slack="1"/>
<pin id="3619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3622" class="1005" name="tmp_25_reg_3622">
<pin_list>
<pin id="3623" dir="0" index="0" bw="36" slack="1"/>
<pin id="3624" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="3627" class="1005" name="exp_Z1_reg_3627">
<pin_list>
<pin id="3628" dir="0" index="0" bw="58" slack="5"/>
<pin id="3629" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1 "/>
</bind>
</comp>

<comp id="3632" class="1005" name="exp_Z1P_m_1_reg_3632">
<pin_list>
<pin id="3633" dir="0" index="0" bw="50" slack="1"/>
<pin id="3634" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1 "/>
</bind>
</comp>

<comp id="3637" class="1005" name="exp_Z1_hi_reg_3637">
<pin_list>
<pin id="3638" dir="0" index="0" bw="50" slack="1"/>
<pin id="3639" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi "/>
</bind>
</comp>

<comp id="3642" class="1005" name="zext_ln616_reg_3642">
<pin_list>
<pin id="3643" dir="0" index="0" bw="100" slack="1"/>
<pin id="3644" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln616 "/>
</bind>
</comp>

<comp id="3647" class="1005" name="zext_ln616_1_reg_3647">
<pin_list>
<pin id="3648" dir="0" index="0" bw="100" slack="1"/>
<pin id="3649" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln616_1 "/>
</bind>
</comp>

<comp id="3652" class="1005" name="add_ln616_reg_3652">
<pin_list>
<pin id="3653" dir="0" index="0" bw="58" slack="1"/>
<pin id="3654" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln616 "/>
</bind>
</comp>

<comp id="3657" class="1005" name="mul_ln616_reg_3657">
<pin_list>
<pin id="3658" dir="0" index="0" bw="100" slack="1"/>
<pin id="3659" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln616 "/>
</bind>
</comp>

<comp id="3662" class="1005" name="add_ln616_1_reg_3662">
<pin_list>
<pin id="3663" dir="0" index="0" bw="107" slack="1"/>
<pin id="3664" dir="1" index="1" bw="107" slack="1"/>
</pin_list>
<bind>
<opset="add_ln616_1 "/>
</bind>
</comp>

<comp id="3668" class="1005" name="tmp_26_reg_3668">
<pin_list>
<pin id="3669" dir="0" index="0" bw="1" slack="1"/>
<pin id="3670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="3673" class="1005" name="icmp_ln628_1_reg_3673">
<pin_list>
<pin id="3674" dir="0" index="0" bw="1" slack="1"/>
<pin id="3675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln628_1 "/>
</bind>
</comp>

<comp id="3678" class="1005" name="icmp_ln645_reg_3678">
<pin_list>
<pin id="3679" dir="0" index="0" bw="1" slack="2"/>
<pin id="3680" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln645 "/>
</bind>
</comp>

<comp id="3683" class="1005" name="trunc_ln657_reg_3683">
<pin_list>
<pin id="3684" dir="0" index="0" bw="11" slack="1"/>
<pin id="3685" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="3688" class="1005" name="bitcast_ln497_1_reg_3688">
<pin_list>
<pin id="3689" dir="0" index="0" bw="64" slack="1"/>
<pin id="3690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln497_1 "/>
</bind>
</comp>

<comp id="3693" class="1005" name="or_ln628_reg_3693">
<pin_list>
<pin id="3694" dir="0" index="0" bw="1" slack="1"/>
<pin id="3695" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln628 "/>
</bind>
</comp>

<comp id="3699" class="1005" name="select_ln431_reg_3699">
<pin_list>
<pin id="3700" dir="0" index="0" bw="64" slack="1"/>
<pin id="3701" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln431 "/>
</bind>
</comp>

<comp id="3704" class="1005" name="and_ln431_5_reg_3704">
<pin_list>
<pin id="3705" dir="0" index="0" bw="1" slack="1"/>
<pin id="3706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln431_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="414"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="2" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="4" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="6" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="8" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="10" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="12" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="14" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="46" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="16" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="46" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="18" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="46" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="20" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="46" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="24" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="46" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="555"><net_src comp="539" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="561"><net_src comp="24" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="556" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="569"><net_src comp="26" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="46" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="22" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="46" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="226" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="314" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="651"><net_src comp="416" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="30" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="32" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="666"><net_src comp="34" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="648" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="36" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="38" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="673"><net_src comp="648" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="30" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="648" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="40" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="688"><net_src comp="42" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="648" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="44" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="40" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="682" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="50" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="52" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="54" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="716"><net_src comp="56" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="52" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="702" pin="4"/><net_sink comp="722" pin=2"/></net>

<net id="729"><net_src comp="722" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="740"><net_src comp="58" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="616" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="60" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="62" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="616" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="64" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="616" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="62" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="66" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="68" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="756" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="70" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="72" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="74" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="791"><net_src comp="76" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="72" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="68" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="797"><net_src comp="776" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="785" pin="4"/><net_sink comp="798" pin=1"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="78" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="80" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="815"><net_src comp="805" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="798" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="829"><net_src comp="816" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="837"><net_src comp="82" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="84" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="86" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="847"><net_src comp="88" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="825" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="90" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="850"><net_src comp="86" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="857"><net_src comp="92" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="825" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="84" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="94" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="877"><net_src comp="96" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="72" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="869" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="98" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="100" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="890"><net_src comp="880" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="872" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="887" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="891" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="102" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="54" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="901" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="895" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="908" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="924"><net_src comp="104" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="912" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="106" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="108" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="931"><net_src comp="912" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="110" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="54" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="942"><net_src comp="939" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="946"><net_src comp="932" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="954"><net_src comp="112" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="114" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="956"><net_src comp="54" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="962"><net_src comp="116" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="80" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="967"><net_src comp="957" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="948" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="964" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="118" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="120" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="988"><net_src comp="978" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="972" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="985" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="122" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="989" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="124" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="126" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1011"><net_src comp="128" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="989" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1013"><net_src comp="124" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1014"><net_src comp="130" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1021"><net_src comp="132" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="989" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1023"><net_src comp="134" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1024"><net_src comp="126" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1028"><net_src comp="1025" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1032"><net_src comp="1029" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1041"><net_src comp="136" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="138" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1049"><net_src comp="140" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="142" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1054"><net_src comp="1044" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="1036" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1070"><net_src comp="144" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="146" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1075"><net_src comp="1065" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="1059" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1072" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1088"><net_src comp="148" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="150" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="152" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1098"><net_src comp="154" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="1076" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1100"><net_src comp="150" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1101"><net_src comp="156" pin="0"/><net_sink comp="1092" pin=3"/></net>

<net id="1108"><net_src comp="158" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="1076" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="160" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1111"><net_src comp="152" pin="0"/><net_sink comp="1102" pin=3"/></net>

<net id="1115"><net_src comp="1112" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1119"><net_src comp="1116" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1125"><net_src comp="162" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="164" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1132"><net_src comp="166" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="168" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1137"><net_src comp="1127" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="1120" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1146"><net_src comp="1134" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1153"><net_src comp="170" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="74" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1158"><net_src comp="1148" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="1142" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1171"><net_src comp="172" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1173"><net_src comp="174" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1174"><net_src comp="176" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1181"><net_src comp="178" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="1159" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1183"><net_src comp="174" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1184"><net_src comp="180" pin="0"/><net_sink comp="1175" pin=3"/></net>

<net id="1191"><net_src comp="182" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="1159" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1193"><net_src comp="152" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1194"><net_src comp="176" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1198"><net_src comp="1195" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1202"><net_src comp="1199" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1208"><net_src comp="184" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="186" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1215"><net_src comp="188" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="190" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1220"><net_src comp="1210" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1203" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1217" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="192" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="194" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1241"><net_src comp="1231" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1246"><net_src comp="1225" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1238" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1254"><net_src comp="196" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1255"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=1"/></net>

<net id="1256"><net_src comp="198" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1257"><net_src comp="200" pin="0"/><net_sink comp="1248" pin=3"/></net>

<net id="1264"><net_src comp="202" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="1242" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1266"><net_src comp="198" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1267"><net_src comp="204" pin="0"/><net_sink comp="1258" pin=3"/></net>

<net id="1274"><net_src comp="206" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="1242" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1276"><net_src comp="176" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1277"><net_src comp="200" pin="0"/><net_sink comp="1268" pin=3"/></net>

<net id="1283"><net_src comp="208" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="210" pin="0"/><net_sink comp="1278" pin=1"/></net>

<net id="1290"><net_src comp="212" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="46" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1295"><net_src comp="1285" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1278" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="1292" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1296" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1309"><net_src comp="1306" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1313"><net_src comp="1310" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1321"><net_src comp="1314" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="214" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="1317" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="216" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="218" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1338"><net_src comp="146" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1344"><net_src comp="220" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="1317" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="222" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1351"><net_src comp="1314" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="224" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1358"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1359"><net_src comp="1317" pin="2"/><net_sink comp="1353" pin=2"/></net>

<net id="1363"><net_src comp="1360" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1367"><net_src comp="1364" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1371"><net_src comp="1368" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1375"><net_src comp="1372" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1379"><net_src comp="1376" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1383"><net_src comp="1380" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1387"><net_src comp="1384" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1393"><net_src comp="228" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="230" pin="0"/><net_sink comp="1388" pin=2"/></net>

<net id="1398"><net_src comp="1388" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1403"><net_src comp="1395" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1407"><net_src comp="1404" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1414"><net_src comp="232" pin="0"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1399" pin="2"/><net_sink comp="1408" pin=1"/></net>

<net id="1416"><net_src comp="234" pin="0"/><net_sink comp="1408" pin=2"/></net>

<net id="1417"><net_src comp="236" pin="0"/><net_sink comp="1408" pin=3"/></net>

<net id="1424"><net_src comp="238" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="1399" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1426"><net_src comp="134" pin="0"/><net_sink comp="1418" pin=2"/></net>

<net id="1427"><net_src comp="236" pin="0"/><net_sink comp="1418" pin=3"/></net>

<net id="1431"><net_src comp="520" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="533" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="1428" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1445"><net_src comp="1442" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1466"><net_src comp="1447" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1471"><net_src comp="1450" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="1453" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1477"><net_src comp="1456" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="1459" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="1486"><net_src comp="1479" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1473" pin="2"/><net_sink comp="1482" pin=1"/></net>

<net id="1494"><net_src comp="240" pin="0"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="600" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1496"><net_src comp="242" pin="0"/><net_sink comp="1488" pin=2"/></net>

<net id="1497"><net_src comp="244" pin="0"/><net_sink comp="1488" pin=3"/></net>

<net id="1506"><net_src comp="30" pin="0"/><net_sink comp="1501" pin=0"/></net>

<net id="1507"><net_src comp="1498" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1508"><net_src comp="32" pin="0"/><net_sink comp="1501" pin=2"/></net>

<net id="1515"><net_src comp="34" pin="0"/><net_sink comp="1509" pin=0"/></net>

<net id="1516"><net_src comp="1498" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1517"><net_src comp="36" pin="0"/><net_sink comp="1509" pin=2"/></net>

<net id="1518"><net_src comp="38" pin="0"/><net_sink comp="1509" pin=3"/></net>

<net id="1522"><net_src comp="1498" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1526"><net_src comp="1509" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1533"><net_src comp="42" pin="0"/><net_sink comp="1527" pin=0"/></net>

<net id="1534"><net_src comp="1498" pin="1"/><net_sink comp="1527" pin=1"/></net>

<net id="1535"><net_src comp="36" pin="0"/><net_sink comp="1527" pin=2"/></net>

<net id="1536"><net_src comp="246" pin="0"/><net_sink comp="1527" pin=3"/></net>

<net id="1541"><net_src comp="1527" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="248" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1547"><net_src comp="250" pin="0"/><net_sink comp="1543" pin=0"/></net>

<net id="1548"><net_src comp="1523" pin="1"/><net_sink comp="1543" pin=1"/></net>

<net id="1552"><net_src comp="1543" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1558"><net_src comp="252" pin="0"/><net_sink comp="1553" pin=0"/></net>

<net id="1559"><net_src comp="1519" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="1560"><net_src comp="1549" pin="1"/><net_sink comp="1553" pin=2"/></net>

<net id="1568"><net_src comp="1561" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1576"><net_src comp="1569" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="1564" pin="2"/><net_sink comp="1572" pin=1"/></net>

<net id="1583"><net_src comp="254" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="256" pin="0"/><net_sink comp="1578" pin=2"/></net>

<net id="1588"><net_src comp="1578" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1596"><net_src comp="1585" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="1589" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1604"><net_src comp="258" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1605"><net_src comp="1592" pin="2"/><net_sink comp="1598" pin=1"/></net>

<net id="1606"><net_src comp="260" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1607"><net_src comp="262" pin="0"/><net_sink comp="1598" pin=3"/></net>

<net id="1612"><net_src comp="48" pin="0"/><net_sink comp="1608" pin=1"/></net>

<net id="1620"><net_src comp="264" pin="0"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="1613" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="1626"><net_src comp="1616" pin="2"/><net_sink comp="1622" pin=1"/></net>

<net id="1631"><net_src comp="1622" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="48" pin="0"/><net_sink comp="1627" pin=1"/></net>

<net id="1638"><net_src comp="266" pin="0"/><net_sink comp="1633" pin=0"/></net>

<net id="1639"><net_src comp="268" pin="0"/><net_sink comp="1633" pin=2"/></net>

<net id="1647"><net_src comp="1633" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1648"><net_src comp="1640" pin="1"/><net_sink comp="1643" pin=1"/></net>

<net id="1656"><net_src comp="1643" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1657"><net_src comp="1649" pin="1"/><net_sink comp="1652" pin=1"/></net>

<net id="1664"><net_src comp="270" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1665"><net_src comp="1652" pin="2"/><net_sink comp="1658" pin=1"/></net>

<net id="1666"><net_src comp="272" pin="0"/><net_sink comp="1658" pin=2"/></net>

<net id="1667"><net_src comp="180" pin="0"/><net_sink comp="1658" pin=3"/></net>

<net id="1673"><net_src comp="56" pin="0"/><net_sink comp="1668" pin=0"/></net>

<net id="1674"><net_src comp="52" pin="0"/><net_sink comp="1668" pin=1"/></net>

<net id="1678"><net_src comp="1668" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1683"><net_src comp="190" pin="0"/><net_sink comp="1679" pin=0"/></net>

<net id="1684"><net_src comp="1675" pin="1"/><net_sink comp="1679" pin=1"/></net>

<net id="1690"><net_src comp="1679" pin="2"/><net_sink comp="1685" pin=1"/></net>

<net id="1691"><net_src comp="1675" pin="1"/><net_sink comp="1685" pin=2"/></net>

<net id="1696"><net_src comp="214" pin="0"/><net_sink comp="1692" pin=1"/></net>

<net id="1701"><net_src comp="146" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1710"><net_src comp="52" pin="0"/><net_sink comp="1706" pin=1"/></net>

<net id="1715"><net_src comp="1702" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1716"><net_src comp="1706" pin="2"/><net_sink comp="1711" pin=1"/></net>

<net id="1721"><net_src comp="1702" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1726"><net_src comp="218" pin="0"/><net_sink comp="1722" pin=1"/></net>

<net id="1731"><net_src comp="1722" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1736"><net_src comp="52" pin="0"/><net_sink comp="1732" pin=1"/></net>

<net id="1741"><net_src comp="1722" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="1732" pin="2"/><net_sink comp="1737" pin=1"/></net>

<net id="1747"><net_src comp="52" pin="0"/><net_sink comp="1743" pin=1"/></net>

<net id="1752"><net_src comp="1743" pin="2"/><net_sink comp="1748" pin=1"/></net>

<net id="1761"><net_src comp="1753" pin="2"/><net_sink comp="1757" pin=1"/></net>

<net id="1766"><net_src comp="1757" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1767"><net_src comp="52" pin="0"/><net_sink comp="1762" pin=1"/></net>

<net id="1772"><net_src comp="1762" pin="2"/><net_sink comp="1768" pin=1"/></net>

<net id="1777"><net_src comp="1692" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1778"><net_src comp="274" pin="0"/><net_sink comp="1773" pin=1"/></net>

<net id="1784"><net_src comp="220" pin="0"/><net_sink comp="1779" pin=0"/></net>

<net id="1785"><net_src comp="1692" pin="2"/><net_sink comp="1779" pin=1"/></net>

<net id="1786"><net_src comp="222" pin="0"/><net_sink comp="1779" pin=2"/></net>

<net id="1791"><net_src comp="1779" pin="3"/><net_sink comp="1787" pin=0"/></net>

<net id="1792"><net_src comp="1773" pin="2"/><net_sink comp="1787" pin=1"/></net>

<net id="1798"><net_src comp="1787" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1799"><net_src comp="1773" pin="2"/><net_sink comp="1793" pin=1"/></net>

<net id="1804"><net_src comp="1717" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1805"><net_src comp="1727" pin="2"/><net_sink comp="1800" pin=1"/></net>

<net id="1810"><net_src comp="1711" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="1800" pin="2"/><net_sink comp="1806" pin=1"/></net>

<net id="1816"><net_src comp="1806" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1817"><net_src comp="1697" pin="2"/><net_sink comp="1812" pin=1"/></net>

<net id="1822"><net_src comp="1727" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1823"><net_src comp="1793" pin="3"/><net_sink comp="1818" pin=1"/></net>

<net id="1828"><net_src comp="1818" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1829"><net_src comp="52" pin="0"/><net_sink comp="1824" pin=1"/></net>

<net id="1834"><net_src comp="1768" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="1824" pin="2"/><net_sink comp="1830" pin=1"/></net>

<net id="1840"><net_src comp="1748" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1841"><net_src comp="1830" pin="2"/><net_sink comp="1836" pin=1"/></net>

<net id="1846"><net_src comp="1836" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1847"><net_src comp="1737" pin="2"/><net_sink comp="1842" pin=1"/></net>

<net id="1853"><net_src comp="276" pin="0"/><net_sink comp="1848" pin=0"/></net>

<net id="1854"><net_src comp="54" pin="0"/><net_sink comp="1848" pin=1"/></net>

<net id="1855"><net_src comp="1842" pin="2"/><net_sink comp="1848" pin=2"/></net>

<net id="1860"><net_src comp="1848" pin="3"/><net_sink comp="1856" pin=0"/></net>

<net id="1861"><net_src comp="278" pin="0"/><net_sink comp="1856" pin=1"/></net>

<net id="1866"><net_src comp="52" pin="0"/><net_sink comp="1862" pin=1"/></net>

<net id="1871"><net_src comp="1727" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1872"><net_src comp="1862" pin="2"/><net_sink comp="1867" pin=1"/></net>

<net id="1877"><net_src comp="1727" pin="2"/><net_sink comp="1873" pin=0"/></net>

<net id="1882"><net_src comp="52" pin="0"/><net_sink comp="1878" pin=1"/></net>

<net id="1887"><net_src comp="1692" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1888"><net_src comp="216" pin="0"/><net_sink comp="1883" pin=1"/></net>

<net id="1893"><net_src comp="1692" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1894"><net_src comp="216" pin="0"/><net_sink comp="1889" pin=1"/></net>

<net id="1899"><net_src comp="1692" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1900"><net_src comp="280" pin="0"/><net_sink comp="1895" pin=1"/></net>

<net id="1905"><net_src comp="1883" pin="2"/><net_sink comp="1901" pin=0"/></net>

<net id="1906"><net_src comp="52" pin="0"/><net_sink comp="1901" pin=1"/></net>

<net id="1911"><net_src comp="1895" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="1901" pin="2"/><net_sink comp="1907" pin=1"/></net>

<net id="1917"><net_src comp="1907" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1918"><net_src comp="1889" pin="2"/><net_sink comp="1913" pin=1"/></net>

<net id="1924"><net_src comp="1913" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1925"><net_src comp="1883" pin="2"/><net_sink comp="1919" pin=2"/></net>

<net id="1930"><net_src comp="1768" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1931"><net_src comp="1919" pin="3"/><net_sink comp="1926" pin=1"/></net>

<net id="1936"><net_src comp="1867" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1937"><net_src comp="1878" pin="2"/><net_sink comp="1932" pin=1"/></net>

<net id="1942"><net_src comp="1873" pin="2"/><net_sink comp="1938" pin=1"/></net>

<net id="1947"><net_src comp="1753" pin="2"/><net_sink comp="1943" pin=0"/></net>

<net id="1948"><net_src comp="1862" pin="2"/><net_sink comp="1943" pin=1"/></net>

<net id="1957"><net_src comp="1943" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1958"><net_src comp="1932" pin="2"/><net_sink comp="1953" pin=1"/></net>

<net id="1963"><net_src comp="1953" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1964"><net_src comp="1949" pin="2"/><net_sink comp="1959" pin=1"/></net>

<net id="1969"><net_src comp="1959" pin="2"/><net_sink comp="1965" pin=0"/></net>

<net id="1970"><net_src comp="1938" pin="2"/><net_sink comp="1965" pin=1"/></net>

<net id="1976"><net_src comp="276" pin="0"/><net_sink comp="1971" pin=0"/></net>

<net id="1977"><net_src comp="54" pin="0"/><net_sink comp="1971" pin=1"/></net>

<net id="1978"><net_src comp="1965" pin="2"/><net_sink comp="1971" pin=2"/></net>

<net id="1983"><net_src comp="1971" pin="3"/><net_sink comp="1979" pin=0"/></net>

<net id="1984"><net_src comp="278" pin="0"/><net_sink comp="1979" pin=1"/></net>

<net id="1989"><net_src comp="1867" pin="2"/><net_sink comp="1985" pin=1"/></net>

<net id="1994"><net_src comp="1873" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1995"><net_src comp="1878" pin="2"/><net_sink comp="1990" pin=1"/></net>

<net id="2000"><net_src comp="1862" pin="2"/><net_sink comp="1996" pin=1"/></net>

<net id="2005"><net_src comp="1753" pin="2"/><net_sink comp="2001" pin=0"/></net>

<net id="2010"><net_src comp="1996" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2011"><net_src comp="1990" pin="2"/><net_sink comp="2006" pin=1"/></net>

<net id="2016"><net_src comp="2006" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2017"><net_src comp="2001" pin="2"/><net_sink comp="2012" pin=1"/></net>

<net id="2022"><net_src comp="2012" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2023"><net_src comp="1985" pin="2"/><net_sink comp="2018" pin=1"/></net>

<net id="2029"><net_src comp="276" pin="0"/><net_sink comp="2024" pin=0"/></net>

<net id="2030"><net_src comp="54" pin="0"/><net_sink comp="2024" pin=1"/></net>

<net id="2031"><net_src comp="2018" pin="2"/><net_sink comp="2024" pin=2"/></net>

<net id="2036"><net_src comp="2024" pin="3"/><net_sink comp="2032" pin=0"/></net>

<net id="2037"><net_src comp="278" pin="0"/><net_sink comp="2032" pin=1"/></net>

<net id="2041"><net_src comp="2038" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="2045"><net_src comp="2042" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="2050"><net_src comp="282" pin="0"/><net_sink comp="2046" pin=0"/></net>

<net id="2054"><net_src comp="2046" pin="2"/><net_sink comp="2051" pin=0"/></net>

<net id="2060"><net_src comp="2051" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2066"><net_src comp="284" pin="0"/><net_sink comp="2061" pin=0"/></net>

<net id="2067"><net_src comp="2046" pin="2"/><net_sink comp="2061" pin=1"/></net>

<net id="2068"><net_src comp="124" pin="0"/><net_sink comp="2061" pin=2"/></net>

<net id="2074"><net_src comp="2061" pin="3"/><net_sink comp="2069" pin=0"/></net>

<net id="2075"><net_src comp="2051" pin="1"/><net_sink comp="2069" pin=2"/></net>

<net id="2085"><net_src comp="2079" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="2090"><net_src comp="2082" pin="1"/><net_sink comp="2086" pin=1"/></net>

<net id="2094"><net_src comp="2079" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2099"><net_src comp="2091" pin="1"/><net_sink comp="2095" pin=1"/></net>

<net id="2105"><net_src comp="2086" pin="2"/><net_sink comp="2100" pin=1"/></net>

<net id="2106"><net_src comp="2095" pin="2"/><net_sink comp="2100" pin=2"/></net>

<net id="2113"><net_src comp="2107" pin="1"/><net_sink comp="2110" pin=0"/></net>

<net id="2118"><net_src comp="2076" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="2119"><net_src comp="2110" pin="1"/><net_sink comp="2114" pin=1"/></net>

<net id="2126"><net_src comp="2120" pin="1"/><net_sink comp="2123" pin=0"/></net>

<net id="2131"><net_src comp="2076" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2132"><net_src comp="2123" pin="1"/><net_sink comp="2127" pin=1"/></net>

<net id="2137"><net_src comp="2076" pin="1"/><net_sink comp="2133" pin=0"/></net>

<net id="2138"><net_src comp="2123" pin="1"/><net_sink comp="2133" pin=1"/></net>

<net id="2144"><net_src comp="2127" pin="2"/><net_sink comp="2139" pin=1"/></net>

<net id="2145"><net_src comp="2133" pin="2"/><net_sink comp="2139" pin=2"/></net>

<net id="2151"><net_src comp="2139" pin="3"/><net_sink comp="2146" pin=1"/></net>

<net id="2152"><net_src comp="2114" pin="2"/><net_sink comp="2146" pin=2"/></net>

<net id="2159"><net_src comp="286" pin="0"/><net_sink comp="2153" pin=0"/></net>

<net id="2160"><net_src comp="2146" pin="3"/><net_sink comp="2153" pin=1"/></net>

<net id="2161"><net_src comp="156" pin="0"/><net_sink comp="2153" pin=2"/></net>

<net id="2162"><net_src comp="288" pin="0"/><net_sink comp="2153" pin=3"/></net>

<net id="2168"><net_src comp="290" pin="0"/><net_sink comp="2163" pin=0"/></net>

<net id="2169"><net_src comp="2146" pin="3"/><net_sink comp="2163" pin=1"/></net>

<net id="2170"><net_src comp="288" pin="0"/><net_sink comp="2163" pin=2"/></net>

<net id="2177"><net_src comp="292" pin="0"/><net_sink comp="2171" pin=0"/></net>

<net id="2178"><net_src comp="2146" pin="3"/><net_sink comp="2171" pin=1"/></net>

<net id="2179"><net_src comp="294" pin="0"/><net_sink comp="2171" pin=2"/></net>

<net id="2180"><net_src comp="262" pin="0"/><net_sink comp="2171" pin=3"/></net>

<net id="2186"><net_src comp="290" pin="0"/><net_sink comp="2181" pin=0"/></net>

<net id="2187"><net_src comp="2076" pin="1"/><net_sink comp="2181" pin=1"/></net>

<net id="2188"><net_src comp="200" pin="0"/><net_sink comp="2181" pin=2"/></net>

<net id="2196"><net_src comp="2189" pin="1"/><net_sink comp="2192" pin=1"/></net>

<net id="2201"><net_src comp="2189" pin="1"/><net_sink comp="2197" pin=1"/></net>

<net id="2214"><net_src comp="2205" pin="3"/><net_sink comp="2210" pin=1"/></net>

<net id="2220"><net_src comp="298" pin="0"/><net_sink comp="2215" pin=0"/></net>

<net id="2221"><net_src comp="300" pin="0"/><net_sink comp="2215" pin=2"/></net>

<net id="2225"><net_src comp="2215" pin="3"/><net_sink comp="2222" pin=0"/></net>

<net id="2232"><net_src comp="302" pin="0"/><net_sink comp="2226" pin=0"/></net>

<net id="2233"><net_src comp="304" pin="0"/><net_sink comp="2226" pin=2"/></net>

<net id="2234"><net_src comp="306" pin="0"/><net_sink comp="2226" pin=3"/></net>

<net id="2240"><net_src comp="308" pin="0"/><net_sink comp="2235" pin=0"/></net>

<net id="2241"><net_src comp="306" pin="0"/><net_sink comp="2235" pin=2"/></net>

<net id="2249"><net_src comp="2242" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2250"><net_src comp="310" pin="0"/><net_sink comp="2245" pin=1"/></net>

<net id="2255"><net_src comp="2226" pin="4"/><net_sink comp="2251" pin=0"/></net>

<net id="2256"><net_src comp="312" pin="0"/><net_sink comp="2251" pin=1"/></net>

<net id="2262"><net_src comp="2245" pin="2"/><net_sink comp="2257" pin=0"/></net>

<net id="2263"><net_src comp="2226" pin="4"/><net_sink comp="2257" pin=1"/></net>

<net id="2264"><net_src comp="2251" pin="2"/><net_sink comp="2257" pin=2"/></net>

<net id="2270"><net_src comp="2235" pin="3"/><net_sink comp="2265" pin=0"/></net>

<net id="2271"><net_src comp="2257" pin="3"/><net_sink comp="2265" pin=1"/></net>

<net id="2272"><net_src comp="2226" pin="4"/><net_sink comp="2265" pin=2"/></net>

<net id="2276"><net_src comp="2273" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2283"><net_src comp="316" pin="0"/><net_sink comp="2277" pin=0"/></net>

<net id="2284"><net_src comp="595" pin="2"/><net_sink comp="2277" pin=1"/></net>

<net id="2285"><net_src comp="318" pin="0"/><net_sink comp="2277" pin=2"/></net>

<net id="2286"><net_src comp="90" pin="0"/><net_sink comp="2277" pin=3"/></net>

<net id="2297"><net_src comp="320" pin="0"/><net_sink comp="2291" pin=0"/></net>

<net id="2298"><net_src comp="2287" pin="2"/><net_sink comp="2291" pin=1"/></net>

<net id="2299"><net_src comp="40" pin="0"/><net_sink comp="2291" pin=2"/></net>

<net id="2300"><net_src comp="322" pin="0"/><net_sink comp="2291" pin=3"/></net>

<net id="2307"><net_src comp="320" pin="0"/><net_sink comp="2301" pin=0"/></net>

<net id="2308"><net_src comp="2287" pin="2"/><net_sink comp="2301" pin=1"/></net>

<net id="2309"><net_src comp="272" pin="0"/><net_sink comp="2301" pin=2"/></net>

<net id="2310"><net_src comp="60" pin="0"/><net_sink comp="2301" pin=3"/></net>

<net id="2317"><net_src comp="320" pin="0"/><net_sink comp="2311" pin=0"/></net>

<net id="2318"><net_src comp="2287" pin="2"/><net_sink comp="2311" pin=1"/></net>

<net id="2319"><net_src comp="324" pin="0"/><net_sink comp="2311" pin=2"/></net>

<net id="2320"><net_src comp="326" pin="0"/><net_sink comp="2311" pin=3"/></net>

<net id="2324"><net_src comp="2287" pin="2"/><net_sink comp="2321" pin=0"/></net>

<net id="2331"><net_src comp="320" pin="0"/><net_sink comp="2325" pin=0"/></net>

<net id="2332"><net_src comp="2287" pin="2"/><net_sink comp="2325" pin=1"/></net>

<net id="2333"><net_src comp="328" pin="0"/><net_sink comp="2325" pin=2"/></net>

<net id="2334"><net_src comp="150" pin="0"/><net_sink comp="2325" pin=3"/></net>

<net id="2338"><net_src comp="2325" pin="4"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="2343"><net_src comp="2311" pin="4"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="2351"><net_src comp="330" pin="0"/><net_sink comp="2345" pin=0"/></net>

<net id="2352"><net_src comp="546" pin="7"/><net_sink comp="2345" pin=1"/></net>

<net id="2353"><net_src comp="332" pin="0"/><net_sink comp="2345" pin=2"/></net>

<net id="2354"><net_src comp="334" pin="0"/><net_sink comp="2345" pin=3"/></net>

<net id="2361"><net_src comp="2345" pin="4"/><net_sink comp="2358" pin=0"/></net>

<net id="2366"><net_src comp="2355" pin="1"/><net_sink comp="2362" pin=0"/></net>

<net id="2367"><net_src comp="2358" pin="1"/><net_sink comp="2362" pin=1"/></net>

<net id="2374"><net_src comp="336" pin="0"/><net_sink comp="2368" pin=0"/></net>

<net id="2375"><net_src comp="338" pin="0"/><net_sink comp="2368" pin=2"/></net>

<net id="2379"><net_src comp="2368" pin="4"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="2384"><net_src comp="2381" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="2391"><net_src comp="340" pin="0"/><net_sink comp="2385" pin=0"/></net>

<net id="2392"><net_src comp="604" pin="2"/><net_sink comp="2385" pin=1"/></net>

<net id="2393"><net_src comp="294" pin="0"/><net_sink comp="2385" pin=2"/></net>

<net id="2394"><net_src comp="342" pin="0"/><net_sink comp="2385" pin=3"/></net>

<net id="2398"><net_src comp="2395" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="2409"><net_src comp="2402" pin="1"/><net_sink comp="2405" pin=1"/></net>

<net id="2413"><net_src comp="2405" pin="2"/><net_sink comp="2410" pin=0"/></net>

<net id="2418"><net_src comp="2410" pin="1"/><net_sink comp="2414" pin=0"/></net>

<net id="2419"><net_src comp="2399" pin="1"/><net_sink comp="2414" pin=1"/></net>

<net id="2426"><net_src comp="344" pin="0"/><net_sink comp="2420" pin=0"/></net>

<net id="2427"><net_src comp="571" pin="3"/><net_sink comp="2420" pin=1"/></net>

<net id="2428"><net_src comp="346" pin="0"/><net_sink comp="2420" pin=2"/></net>

<net id="2429"><net_src comp="348" pin="0"/><net_sink comp="2420" pin=3"/></net>

<net id="2436"><net_src comp="350" pin="0"/><net_sink comp="2430" pin=0"/></net>

<net id="2437"><net_src comp="54" pin="0"/><net_sink comp="2430" pin=2"/></net>

<net id="2441"><net_src comp="2430" pin="4"/><net_sink comp="2438" pin=0"/></net>

<net id="2442"><net_src comp="2438" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="2446"><net_src comp="2443" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="2450"><net_src comp="2447" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="2457"><net_src comp="352" pin="0"/><net_sink comp="2451" pin=0"/></net>

<net id="2458"><net_src comp="608" pin="2"/><net_sink comp="2451" pin=1"/></net>

<net id="2459"><net_src comp="246" pin="0"/><net_sink comp="2451" pin=2"/></net>

<net id="2460"><net_src comp="354" pin="0"/><net_sink comp="2451" pin=3"/></net>

<net id="2468"><net_src comp="356" pin="0"/><net_sink comp="2461" pin=0"/></net>

<net id="2469"><net_src comp="54" pin="0"/><net_sink comp="2461" pin=2"/></net>

<net id="2470"><net_src comp="278" pin="0"/><net_sink comp="2461" pin=4"/></net>

<net id="2474"><net_src comp="2461" pin="5"/><net_sink comp="2471" pin=0"/></net>

<net id="2482"><net_src comp="2475" pin="1"/><net_sink comp="2478" pin=1"/></net>

<net id="2486"><net_src comp="2478" pin="2"/><net_sink comp="2483" pin=0"/></net>

<net id="2491"><net_src comp="2483" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2492"><net_src comp="2471" pin="1"/><net_sink comp="2487" pin=1"/></net>

<net id="2499"><net_src comp="358" pin="0"/><net_sink comp="2493" pin=0"/></net>

<net id="2500"><net_src comp="2487" pin="2"/><net_sink comp="2493" pin=1"/></net>

<net id="2501"><net_src comp="346" pin="0"/><net_sink comp="2493" pin=2"/></net>

<net id="2502"><net_src comp="40" pin="0"/><net_sink comp="2493" pin=3"/></net>

<net id="2509"><net_src comp="360" pin="0"/><net_sink comp="2503" pin=0"/></net>

<net id="2510"><net_src comp="584" pin="3"/><net_sink comp="2503" pin=1"/></net>

<net id="2511"><net_src comp="362" pin="0"/><net_sink comp="2503" pin=2"/></net>

<net id="2512"><net_src comp="246" pin="0"/><net_sink comp="2503" pin=3"/></net>

<net id="2516"><net_src comp="2513" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="2520"><net_src comp="2517" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="2525"><net_src comp="364" pin="0"/><net_sink comp="2521" pin=1"/></net>

<net id="2531"><net_src comp="366" pin="0"/><net_sink comp="2526" pin=0"/></net>

<net id="2532"><net_src comp="368" pin="0"/><net_sink comp="2526" pin=2"/></net>

<net id="2540"><net_src comp="2526" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2541"><net_src comp="2533" pin="1"/><net_sink comp="2536" pin=1"/></net>

<net id="2547"><net_src comp="370" pin="0"/><net_sink comp="2542" pin=0"/></net>

<net id="2548"><net_src comp="2536" pin="2"/><net_sink comp="2542" pin=1"/></net>

<net id="2549"><net_src comp="372" pin="0"/><net_sink comp="2542" pin=2"/></net>

<net id="2554"><net_src comp="374" pin="0"/><net_sink comp="2550" pin=1"/></net>

<net id="2560"><net_src comp="2542" pin="3"/><net_sink comp="2555" pin=0"/></net>

<net id="2561"><net_src comp="2550" pin="2"/><net_sink comp="2555" pin=2"/></net>

<net id="2568"><net_src comp="376" pin="0"/><net_sink comp="2562" pin=0"/></net>

<net id="2569"><net_src comp="2555" pin="3"/><net_sink comp="2562" pin=1"/></net>

<net id="2570"><net_src comp="124" pin="0"/><net_sink comp="2562" pin=2"/></net>

<net id="2571"><net_src comp="318" pin="0"/><net_sink comp="2562" pin=3"/></net>

<net id="2576"><net_src comp="2562" pin="4"/><net_sink comp="2572" pin=0"/></net>

<net id="2577"><net_src comp="378" pin="0"/><net_sink comp="2572" pin=1"/></net>

<net id="2582"><net_src comp="2555" pin="3"/><net_sink comp="2578" pin=0"/></net>

<net id="2583"><net_src comp="380" pin="0"/><net_sink comp="2578" pin=1"/></net>

<net id="2587"><net_src comp="2555" pin="3"/><net_sink comp="2584" pin=0"/></net>

<net id="2593"><net_src comp="382" pin="0"/><net_sink comp="2588" pin=0"/></net>

<net id="2594"><net_src comp="384" pin="0"/><net_sink comp="2588" pin=2"/></net>

<net id="2598"><net_src comp="2588" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2604"><net_src comp="382" pin="0"/><net_sink comp="2599" pin=0"/></net>

<net id="2605"><net_src comp="386" pin="0"/><net_sink comp="2599" pin=2"/></net>

<net id="2609"><net_src comp="2599" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2618"><net_src comp="2610" pin="2"/><net_sink comp="2614" pin=0"/></net>

<net id="2625"><net_src comp="388" pin="0"/><net_sink comp="2619" pin=0"/></net>

<net id="2626"><net_src comp="198" pin="0"/><net_sink comp="2619" pin=2"/></net>

<net id="2627"><net_src comp="390" pin="0"/><net_sink comp="2619" pin=3"/></net>

<net id="2634"><net_src comp="388" pin="0"/><net_sink comp="2628" pin=0"/></net>

<net id="2635"><net_src comp="62" pin="0"/><net_sink comp="2628" pin=2"/></net>

<net id="2636"><net_src comp="392" pin="0"/><net_sink comp="2628" pin=3"/></net>

<net id="2642"><net_src comp="2619" pin="4"/><net_sink comp="2637" pin=1"/></net>

<net id="2643"><net_src comp="2628" pin="4"/><net_sink comp="2637" pin=2"/></net>

<net id="2648"><net_src comp="282" pin="0"/><net_sink comp="2644" pin=1"/></net>

<net id="2655"><net_src comp="394" pin="0"/><net_sink comp="2649" pin=0"/></net>

<net id="2656"><net_src comp="2644" pin="2"/><net_sink comp="2649" pin=2"/></net>

<net id="2657"><net_src comp="2637" pin="3"/><net_sink comp="2649" pin=3"/></net>

<net id="2661"><net_src comp="2649" pin="4"/><net_sink comp="2658" pin=0"/></net>

<net id="2667"><net_src comp="396" pin="0"/><net_sink comp="2662" pin=1"/></net>

<net id="2668"><net_src comp="2658" pin="1"/><net_sink comp="2662" pin=2"/></net>

<net id="2673"><net_src comp="52" pin="0"/><net_sink comp="2669" pin=1"/></net>

<net id="2678"><net_src comp="2669" pin="2"/><net_sink comp="2674" pin=1"/></net>

<net id="2683"><net_src comp="2674" pin="2"/><net_sink comp="2679" pin=0"/></net>

<net id="2689"><net_src comp="2679" pin="2"/><net_sink comp="2684" pin=0"/></net>

<net id="2690"><net_src comp="2595" pin="1"/><net_sink comp="2684" pin=1"/></net>

<net id="2691"><net_src comp="2662" pin="3"/><net_sink comp="2684" pin=2"/></net>

<net id="2701"><net_src comp="2692" pin="2"/><net_sink comp="2696" pin=0"/></net>

<net id="2702"><net_src comp="2684" pin="3"/><net_sink comp="2696" pin=1"/></net>

<net id="2703"><net_src comp="398" pin="0"/><net_sink comp="2696" pin=2"/></net>

<net id="2708"><net_src comp="52" pin="0"/><net_sink comp="2704" pin=1"/></net>

<net id="2713"><net_src comp="2674" pin="2"/><net_sink comp="2709" pin=0"/></net>

<net id="2714"><net_src comp="2704" pin="2"/><net_sink comp="2709" pin=1"/></net>

<net id="2719"><net_src comp="52" pin="0"/><net_sink comp="2715" pin=1"/></net>

<net id="2724"><net_src comp="2709" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2725"><net_src comp="2715" pin="2"/><net_sink comp="2720" pin=1"/></net>

<net id="2731"><net_src comp="2720" pin="2"/><net_sink comp="2726" pin=0"/></net>

<net id="2732"><net_src comp="2606" pin="1"/><net_sink comp="2726" pin=1"/></net>

<net id="2733"><net_src comp="2696" pin="3"/><net_sink comp="2726" pin=2"/></net>

<net id="2738"><net_src comp="2709" pin="2"/><net_sink comp="2734" pin=0"/></net>

<net id="2744"><net_src comp="382" pin="0"/><net_sink comp="2739" pin=0"/></net>

<net id="2745"><net_src comp="408" pin="0"/><net_sink comp="2739" pin=2"/></net>

<net id="2749"><net_src comp="2739" pin="3"/><net_sink comp="2746" pin=0"/></net>

<net id="2754"><net_src comp="52" pin="0"/><net_sink comp="2750" pin=1"/></net>

<net id="2759"><net_src comp="52" pin="0"/><net_sink comp="2755" pin=1"/></net>

<net id="2764"><net_src comp="2755" pin="2"/><net_sink comp="2760" pin=1"/></net>

<net id="2770"><net_src comp="2760" pin="2"/><net_sink comp="2765" pin=0"/></net>

<net id="2771"><net_src comp="2746" pin="1"/><net_sink comp="2765" pin=1"/></net>

<net id="2780"><net_src comp="2772" pin="2"/><net_sink comp="2776" pin=0"/></net>

<net id="2785"><net_src comp="2776" pin="2"/><net_sink comp="2781" pin=0"/></net>

<net id="2786"><net_src comp="2750" pin="2"/><net_sink comp="2781" pin=1"/></net>

<net id="2792"><net_src comp="2781" pin="2"/><net_sink comp="2787" pin=0"/></net>

<net id="2793"><net_src comp="2765" pin="3"/><net_sink comp="2787" pin=2"/></net>

<net id="2798"><net_src comp="2776" pin="2"/><net_sink comp="2794" pin=0"/></net>

<net id="2804"><net_src comp="2794" pin="2"/><net_sink comp="2799" pin=0"/></net>

<net id="2805"><net_src comp="2746" pin="1"/><net_sink comp="2799" pin=1"/></net>

<net id="2806"><net_src comp="2787" pin="3"/><net_sink comp="2799" pin=2"/></net>

<net id="2811"><net_src comp="52" pin="0"/><net_sink comp="2807" pin=1"/></net>

<net id="2816"><net_src comp="2807" pin="2"/><net_sink comp="2812" pin=1"/></net>

<net id="2821"><net_src comp="2812" pin="2"/><net_sink comp="2817" pin=0"/></net>

<net id="2822"><net_src comp="2772" pin="2"/><net_sink comp="2817" pin=1"/></net>

<net id="2828"><net_src comp="2817" pin="2"/><net_sink comp="2823" pin=0"/></net>

<net id="2829"><net_src comp="2746" pin="1"/><net_sink comp="2823" pin=1"/></net>

<net id="2830"><net_src comp="2799" pin="3"/><net_sink comp="2823" pin=2"/></net>

<net id="2836"><net_src comp="2202" pin="1"/><net_sink comp="2831" pin=0"/></net>

<net id="2837"><net_src comp="296" pin="0"/><net_sink comp="2831" pin=1"/></net>

<net id="2838"><net_src comp="2222" pin="1"/><net_sink comp="2831" pin=2"/></net>

<net id="2839"><net_src comp="2831" pin="3"/><net_sink comp="2226" pin=1"/></net>

<net id="2840"><net_src comp="2831" pin="3"/><net_sink comp="2235" pin=1"/></net>

<net id="2841"><net_src comp="2831" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2845"><net_src comp="410" pin="2"/><net_sink comp="2842" pin=0"/></net>

<net id="2846"><net_src comp="2842" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="2850"><net_src comp="652" pin="3"/><net_sink comp="2847" pin=0"/></net>

<net id="2851"><net_src comp="2847" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="2852"><net_src comp="2847" pin="1"/><net_sink comp="1717" pin=1"/></net>

<net id="2853"><net_src comp="2847" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2857"><net_src comp="660" pin="4"/><net_sink comp="2854" pin=0"/></net>

<net id="2858"><net_src comp="2854" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="2859"><net_src comp="2854" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="2860"><net_src comp="2854" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="2864"><net_src comp="670" pin="1"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="2866"><net_src comp="2861" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="2867"><net_src comp="2861" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="2871"><net_src comp="674" pin="3"/><net_sink comp="2868" pin=0"/></net>

<net id="2872"><net_src comp="2868" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="2873"><net_src comp="2868" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="2877"><net_src comp="692" pin="1"/><net_sink comp="2874" pin=0"/></net>

<net id="2878"><net_src comp="2874" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="2882"><net_src comp="422" pin="3"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="2887"><net_src comp="429" pin="3"/><net_sink comp="2884" pin=0"/></net>

<net id="2888"><net_src comp="2884" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="2892"><net_src comp="697" pin="2"/><net_sink comp="2889" pin=0"/></net>

<net id="2893"><net_src comp="2889" pin="1"/><net_sink comp="1702" pin=1"/></net>

<net id="2894"><net_src comp="2889" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="2895"><net_src comp="2889" pin="1"/><net_sink comp="1753" pin=1"/></net>

<net id="2899"><net_src comp="722" pin="3"/><net_sink comp="2896" pin=0"/></net>

<net id="2900"><net_src comp="2896" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="2904"><net_src comp="730" pin="1"/><net_sink comp="2901" pin=0"/></net>

<net id="2905"><net_src comp="2901" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="2909"><net_src comp="616" pin="2"/><net_sink comp="2906" pin=0"/></net>

<net id="2910"><net_src comp="2906" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="2911"><net_src comp="2906" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="2912"><net_src comp="2906" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="2916"><net_src comp="734" pin="4"/><net_sink comp="2913" pin=0"/></net>

<net id="2917"><net_src comp="2913" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="2918"><net_src comp="2913" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2922"><net_src comp="744" pin="1"/><net_sink comp="2919" pin=0"/></net>

<net id="2923"><net_src comp="2919" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="2927"><net_src comp="748" pin="3"/><net_sink comp="2924" pin=0"/></net>

<net id="2928"><net_src comp="2924" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="2932"><net_src comp="763" pin="1"/><net_sink comp="2929" pin=0"/></net>

<net id="2933"><net_src comp="2929" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="2937"><net_src comp="766" pin="1"/><net_sink comp="2934" pin=0"/></net>

<net id="2938"><net_src comp="2934" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="2942"><net_src comp="770" pin="2"/><net_sink comp="2939" pin=0"/></net>

<net id="2943"><net_src comp="2939" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="2947"><net_src comp="831" pin="4"/><net_sink comp="2944" pin=0"/></net>

<net id="2948"><net_src comp="2944" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="2949"><net_src comp="2944" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="2953"><net_src comp="841" pin="4"/><net_sink comp="2950" pin=0"/></net>

<net id="2954"><net_src comp="2950" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="2955"><net_src comp="2950" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="2959"><net_src comp="851" pin="4"/><net_sink comp="2956" pin=0"/></net>

<net id="2960"><net_src comp="2956" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="2964"><net_src comp="861" pin="1"/><net_sink comp="2961" pin=0"/></net>

<net id="2965"><net_src comp="2961" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="2969"><net_src comp="865" pin="1"/><net_sink comp="2966" pin=0"/></net>

<net id="2970"><net_src comp="2966" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="2974"><net_src comp="620" pin="2"/><net_sink comp="2971" pin=0"/></net>

<net id="2975"><net_src comp="2971" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="2979"><net_src comp="912" pin="2"/><net_sink comp="2976" pin=0"/></net>

<net id="2980"><net_src comp="2976" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="2981"><net_src comp="2976" pin="1"/><net_sink comp="948" pin=2"/></net>

<net id="2985"><net_src comp="918" pin="4"/><net_sink comp="2982" pin=0"/></net>

<net id="2986"><net_src comp="2982" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="2987"><net_src comp="2982" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="2991"><net_src comp="928" pin="1"/><net_sink comp="2988" pin=0"/></net>

<net id="2992"><net_src comp="2988" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="2996"><net_src comp="939" pin="1"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="3001"><net_src comp="943" pin="1"/><net_sink comp="2998" pin=0"/></net>

<net id="3002"><net_src comp="2998" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="3006"><net_src comp="636" pin="2"/><net_sink comp="3003" pin=0"/></net>

<net id="3007"><net_src comp="3003" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="3011"><net_src comp="995" pin="4"/><net_sink comp="3008" pin=0"/></net>

<net id="3012"><net_src comp="3008" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="3013"><net_src comp="3008" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="3017"><net_src comp="1005" pin="4"/><net_sink comp="3014" pin=0"/></net>

<net id="3018"><net_src comp="3014" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="3022"><net_src comp="1015" pin="4"/><net_sink comp="3019" pin=0"/></net>

<net id="3023"><net_src comp="3019" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="3024"><net_src comp="3019" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="3028"><net_src comp="1025" pin="1"/><net_sink comp="3025" pin=0"/></net>

<net id="3029"><net_src comp="3025" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="3033"><net_src comp="1029" pin="1"/><net_sink comp="3030" pin=0"/></net>

<net id="3034"><net_src comp="3030" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="3038"><net_src comp="644" pin="2"/><net_sink comp="3035" pin=0"/></net>

<net id="3039"><net_src comp="3035" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="3043"><net_src comp="1082" pin="4"/><net_sink comp="3040" pin=0"/></net>

<net id="3044"><net_src comp="3040" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="3045"><net_src comp="3040" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="3049"><net_src comp="1092" pin="4"/><net_sink comp="3046" pin=0"/></net>

<net id="3050"><net_src comp="3046" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="3054"><net_src comp="1102" pin="4"/><net_sink comp="3051" pin=0"/></net>

<net id="3055"><net_src comp="3051" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="3056"><net_src comp="3051" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="3060"><net_src comp="1112" pin="1"/><net_sink comp="3057" pin=0"/></net>

<net id="3061"><net_src comp="3057" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="3065"><net_src comp="1116" pin="1"/><net_sink comp="3062" pin=0"/></net>

<net id="3066"><net_src comp="3062" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="3070"><net_src comp="640" pin="2"/><net_sink comp="3067" pin=0"/></net>

<net id="3071"><net_src comp="3067" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="3075"><net_src comp="1165" pin="4"/><net_sink comp="3072" pin=0"/></net>

<net id="3076"><net_src comp="3072" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="3077"><net_src comp="3072" pin="1"/><net_sink comp="1203" pin=2"/></net>

<net id="3081"><net_src comp="1175" pin="4"/><net_sink comp="3078" pin=0"/></net>

<net id="3082"><net_src comp="3078" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="3086"><net_src comp="1185" pin="4"/><net_sink comp="3083" pin=0"/></net>

<net id="3087"><net_src comp="3083" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="3088"><net_src comp="3083" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="3092"><net_src comp="1195" pin="1"/><net_sink comp="3089" pin=0"/></net>

<net id="3093"><net_src comp="3089" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="3097"><net_src comp="1199" pin="1"/><net_sink comp="3094" pin=0"/></net>

<net id="3098"><net_src comp="3094" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="3102"><net_src comp="632" pin="2"/><net_sink comp="3099" pin=0"/></net>

<net id="3103"><net_src comp="3099" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="3107"><net_src comp="1248" pin="4"/><net_sink comp="3104" pin=0"/></net>

<net id="3108"><net_src comp="3104" pin="1"/><net_sink comp="1278" pin=2"/></net>

<net id="3109"><net_src comp="3104" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="3113"><net_src comp="1258" pin="4"/><net_sink comp="3110" pin=0"/></net>

<net id="3114"><net_src comp="3110" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="3118"><net_src comp="1268" pin="4"/><net_sink comp="3115" pin=0"/></net>

<net id="3119"><net_src comp="3115" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="3120"><net_src comp="3115" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="3124"><net_src comp="1300" pin="2"/><net_sink comp="3121" pin=0"/></net>

<net id="3125"><net_src comp="3121" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="3129"><net_src comp="1306" pin="1"/><net_sink comp="3126" pin=0"/></net>

<net id="3130"><net_src comp="3126" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="3134"><net_src comp="1310" pin="1"/><net_sink comp="3131" pin=0"/></net>

<net id="3135"><net_src comp="3131" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="3139"><net_src comp="1323" pin="2"/><net_sink comp="3136" pin=0"/></net>

<net id="3140"><net_src comp="3136" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="3144"><net_src comp="1329" pin="2"/><net_sink comp="3141" pin=0"/></net>

<net id="3145"><net_src comp="3141" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="3146"><net_src comp="3141" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="3150"><net_src comp="1334" pin="2"/><net_sink comp="3147" pin=0"/></net>

<net id="3151"><net_src comp="3147" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="3152"><net_src comp="3147" pin="1"/><net_sink comp="1949" pin=0"/></net>

<net id="3153"><net_src comp="3147" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="3157"><net_src comp="1339" pin="3"/><net_sink comp="3154" pin=0"/></net>

<net id="3158"><net_src comp="3154" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="3159"><net_src comp="3154" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="3160"><net_src comp="3154" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="3164"><net_src comp="1353" pin="3"/><net_sink comp="3161" pin=0"/></net>

<net id="3165"><net_src comp="3161" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="3169"><net_src comp="1360" pin="1"/><net_sink comp="3166" pin=0"/></net>

<net id="3170"><net_src comp="3166" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="3174"><net_src comp="624" pin="2"/><net_sink comp="3171" pin=0"/></net>

<net id="3175"><net_src comp="3171" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="3179"><net_src comp="435" pin="3"/><net_sink comp="3176" pin=0"/></net>

<net id="3180"><net_src comp="3176" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="3184"><net_src comp="448" pin="3"/><net_sink comp="3181" pin=0"/></net>

<net id="3185"><net_src comp="3181" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="3189"><net_src comp="461" pin="3"/><net_sink comp="3186" pin=0"/></net>

<net id="3190"><net_src comp="3186" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="3194"><net_src comp="474" pin="3"/><net_sink comp="3191" pin=0"/></net>

<net id="3195"><net_src comp="3191" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="3199"><net_src comp="487" pin="3"/><net_sink comp="3196" pin=0"/></net>

<net id="3200"><net_src comp="3196" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="3204"><net_src comp="500" pin="3"/><net_sink comp="3201" pin=0"/></net>

<net id="3205"><net_src comp="3201" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="3209"><net_src comp="513" pin="3"/><net_sink comp="3206" pin=0"/></net>

<net id="3210"><net_src comp="3206" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="3214"><net_src comp="526" pin="3"/><net_sink comp="3211" pin=0"/></net>

<net id="3215"><net_src comp="3211" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="3219"><net_src comp="1408" pin="4"/><net_sink comp="3216" pin=0"/></net>

<net id="3220"><net_src comp="3216" pin="1"/><net_sink comp="1578" pin=1"/></net>

<net id="3224"><net_src comp="1418" pin="4"/><net_sink comp="3221" pin=0"/></net>

<net id="3225"><net_src comp="3221" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="3229"><net_src comp="442" pin="3"/><net_sink comp="3226" pin=0"/></net>

<net id="3230"><net_src comp="3226" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="3234"><net_src comp="455" pin="3"/><net_sink comp="3231" pin=0"/></net>

<net id="3235"><net_src comp="3231" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="3239"><net_src comp="468" pin="3"/><net_sink comp="3236" pin=0"/></net>

<net id="3240"><net_src comp="3236" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="3244"><net_src comp="481" pin="3"/><net_sink comp="3241" pin=0"/></net>

<net id="3245"><net_src comp="3241" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="3249"><net_src comp="494" pin="3"/><net_sink comp="3246" pin=0"/></net>

<net id="3250"><net_src comp="3246" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="3254"><net_src comp="507" pin="3"/><net_sink comp="3251" pin=0"/></net>

<net id="3255"><net_src comp="3251" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="3259"><net_src comp="1436" pin="2"/><net_sink comp="3256" pin=0"/></net>

<net id="3260"><net_src comp="3256" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="3264"><net_src comp="1442" pin="1"/><net_sink comp="3261" pin=0"/></net>

<net id="3265"><net_src comp="3261" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="3266"><net_src comp="3261" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="3270"><net_src comp="1462" pin="2"/><net_sink comp="3267" pin=0"/></net>

<net id="3271"><net_src comp="3267" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="3275"><net_src comp="1467" pin="2"/><net_sink comp="3272" pin=0"/></net>

<net id="3276"><net_src comp="3272" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="3280"><net_src comp="1482" pin="2"/><net_sink comp="3277" pin=0"/></net>

<net id="3281"><net_src comp="3277" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="3285"><net_src comp="1488" pin="4"/><net_sink comp="3282" pin=0"/></net>

<net id="3286"><net_src comp="3282" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="3290"><net_src comp="1501" pin="3"/><net_sink comp="3287" pin=0"/></net>

<net id="3291"><net_src comp="3287" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="3292"><net_src comp="3287" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="3293"><net_src comp="3287" pin="1"/><net_sink comp="1873" pin=1"/></net>

<net id="3294"><net_src comp="3287" pin="1"/><net_sink comp="1949" pin=1"/></net>

<net id="3295"><net_src comp="3287" pin="1"/><net_sink comp="2001" pin=1"/></net>

<net id="3299"><net_src comp="1509" pin="4"/><net_sink comp="3296" pin=0"/></net>

<net id="3300"><net_src comp="3296" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="3301"><net_src comp="3296" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="3302"><net_src comp="3296" pin="1"/><net_sink comp="2046" pin=1"/></net>

<net id="3306"><net_src comp="1519" pin="1"/><net_sink comp="3303" pin=0"/></net>

<net id="3307"><net_src comp="3303" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="3308"><net_src comp="3303" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="3309"><net_src comp="3303" pin="1"/><net_sink comp="1668" pin=2"/></net>

<net id="3313"><net_src comp="1523" pin="1"/><net_sink comp="3310" pin=0"/></net>

<net id="3314"><net_src comp="3310" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="3318"><net_src comp="1537" pin="2"/><net_sink comp="3315" pin=0"/></net>

<net id="3319"><net_src comp="3315" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="3323"><net_src comp="1553" pin="3"/><net_sink comp="3320" pin=0"/></net>

<net id="3324"><net_src comp="3320" pin="1"/><net_sink comp="1919" pin=1"/></net>

<net id="3328"><net_src comp="590" pin="2"/><net_sink comp="3325" pin=0"/></net>

<net id="3329"><net_src comp="3325" pin="1"/><net_sink comp="1633" pin=1"/></net>

<net id="3333"><net_src comp="1572" pin="2"/><net_sink comp="3330" pin=0"/></net>

<net id="3334"><net_src comp="3330" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="3338"><net_src comp="1598" pin="4"/><net_sink comp="3335" pin=0"/></net>

<net id="3339"><net_src comp="3335" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="3343"><net_src comp="1608" pin="2"/><net_sink comp="3340" pin=0"/></net>

<net id="3344"><net_src comp="3340" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="3345"><net_src comp="3340" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="3349"><net_src comp="1627" pin="2"/><net_sink comp="3346" pin=0"/></net>

<net id="3350"><net_src comp="3346" pin="1"/><net_sink comp="1793" pin=2"/></net>

<net id="3354"><net_src comp="1658" pin="4"/><net_sink comp="3351" pin=0"/></net>

<net id="3355"><net_src comp="3351" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="3359"><net_src comp="1685" pin="3"/><net_sink comp="3356" pin=0"/></net>

<net id="3360"><net_src comp="3356" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="3364"><net_src comp="1692" pin="2"/><net_sink comp="3361" pin=0"/></net>

<net id="3365"><net_src comp="3361" pin="1"/><net_sink comp="2055" pin=2"/></net>

<net id="3366"><net_src comp="3361" pin="1"/><net_sink comp="2069" pin=1"/></net>

<net id="3367"><net_src comp="3361" pin="1"/><net_sink comp="2107" pin=0"/></net>

<net id="3371"><net_src comp="1717" pin="2"/><net_sink comp="3368" pin=0"/></net>

<net id="3372"><net_src comp="3368" pin="1"/><net_sink comp="2679" pin=1"/></net>

<net id="3373"><net_src comp="3368" pin="1"/><net_sink comp="2704" pin=0"/></net>

<net id="3377"><net_src comp="1779" pin="3"/><net_sink comp="3374" pin=0"/></net>

<net id="3378"><net_src comp="3374" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="3379"><net_src comp="3374" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="3380"><net_src comp="3374" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="3381"><net_src comp="3374" pin="1"/><net_sink comp="2205" pin=0"/></net>

<net id="3385"><net_src comp="1812" pin="2"/><net_sink comp="3382" pin=0"/></net>

<net id="3386"><net_src comp="3382" pin="1"/><net_sink comp="2662" pin=0"/></net>

<net id="3387"><net_src comp="3382" pin="1"/><net_sink comp="2669" pin=0"/></net>

<net id="3388"><net_src comp="3382" pin="1"/><net_sink comp="2692" pin=0"/></net>

<net id="3392"><net_src comp="1856" pin="2"/><net_sink comp="3389" pin=0"/></net>

<net id="3393"><net_src comp="3389" pin="1"/><net_sink comp="2674" pin=0"/></net>

<net id="3394"><net_src comp="3389" pin="1"/><net_sink comp="2692" pin=1"/></net>

<net id="3398"><net_src comp="1889" pin="2"/><net_sink comp="3395" pin=0"/></net>

<net id="3399"><net_src comp="3395" pin="1"/><net_sink comp="2610" pin=0"/></net>

<net id="3403"><net_src comp="1926" pin="2"/><net_sink comp="3400" pin=0"/></net>

<net id="3404"><net_src comp="3400" pin="1"/><net_sink comp="2588" pin=1"/></net>

<net id="3405"><net_src comp="3400" pin="1"/><net_sink comp="2599" pin=1"/></net>

<net id="3406"><net_src comp="3400" pin="1"/><net_sink comp="2649" pin=1"/></net>

<net id="3407"><net_src comp="3400" pin="1"/><net_sink comp="2739" pin=1"/></net>

<net id="3411"><net_src comp="1979" pin="2"/><net_sink comp="3408" pin=0"/></net>

<net id="3412"><net_src comp="3408" pin="1"/><net_sink comp="2715" pin=0"/></net>

<net id="3413"><net_src comp="3408" pin="1"/><net_sink comp="2734" pin=1"/></net>

<net id="3417"><net_src comp="2032" pin="2"/><net_sink comp="3414" pin=0"/></net>

<net id="3418"><net_src comp="3414" pin="1"/><net_sink comp="2755" pin=0"/></net>

<net id="3419"><net_src comp="3414" pin="1"/><net_sink comp="2772" pin=1"/></net>

<net id="3423"><net_src comp="2038" pin="1"/><net_sink comp="3420" pin=0"/></net>

<net id="3424"><net_src comp="3420" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="3428"><net_src comp="2042" pin="1"/><net_sink comp="3425" pin=0"/></net>

<net id="3429"><net_src comp="3425" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="3433"><net_src comp="628" pin="2"/><net_sink comp="3430" pin=0"/></net>

<net id="3434"><net_src comp="3430" pin="1"/><net_sink comp="2076" pin=0"/></net>

<net id="3435"><net_src comp="3430" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="3436"><net_src comp="3430" pin="1"/><net_sink comp="2095" pin=0"/></net>

<net id="3437"><net_src comp="3430" pin="1"/><net_sink comp="2210" pin=0"/></net>

<net id="3441"><net_src comp="2055" pin="3"/><net_sink comp="3438" pin=0"/></net>

<net id="3442"><net_src comp="3438" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="3446"><net_src comp="2061" pin="3"/><net_sink comp="3443" pin=0"/></net>

<net id="3447"><net_src comp="3443" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="3451"><net_src comp="2069" pin="3"/><net_sink comp="3448" pin=0"/></net>

<net id="3452"><net_src comp="3448" pin="1"/><net_sink comp="2120" pin=0"/></net>

<net id="3456"><net_src comp="2079" pin="1"/><net_sink comp="3453" pin=0"/></net>

<net id="3457"><net_src comp="3453" pin="1"/><net_sink comp="2189" pin=0"/></net>

<net id="3461"><net_src comp="2100" pin="3"/><net_sink comp="3458" pin=0"/></net>

<net id="3462"><net_src comp="3458" pin="1"/><net_sink comp="2192" pin=0"/></net>

<net id="3463"><net_src comp="3458" pin="1"/><net_sink comp="2197" pin=0"/></net>

<net id="3467"><net_src comp="2153" pin="4"/><net_sink comp="3464" pin=0"/></net>

<net id="3468"><net_src comp="3464" pin="1"/><net_sink comp="2202" pin=0"/></net>

<net id="3472"><net_src comp="2163" pin="3"/><net_sink comp="3469" pin=0"/></net>

<net id="3473"><net_src comp="3469" pin="1"/><net_sink comp="2215" pin=1"/></net>

<net id="3477"><net_src comp="2171" pin="4"/><net_sink comp="3474" pin=0"/></net>

<net id="3478"><net_src comp="3474" pin="1"/><net_sink comp="2287" pin=0"/></net>

<net id="3482"><net_src comp="2181" pin="3"/><net_sink comp="3479" pin=0"/></net>

<net id="3483"><net_src comp="3479" pin="1"/><net_sink comp="2750" pin=0"/></net>

<net id="3484"><net_src comp="3479" pin="1"/><net_sink comp="2794" pin=1"/></net>

<net id="3488"><net_src comp="2192" pin="2"/><net_sink comp="3485" pin=0"/></net>

<net id="3489"><net_src comp="3485" pin="1"/><net_sink comp="2205" pin=1"/></net>

<net id="3493"><net_src comp="2197" pin="2"/><net_sink comp="3490" pin=0"/></net>

<net id="3494"><net_src comp="3490" pin="1"/><net_sink comp="2205" pin=2"/></net>

<net id="3498"><net_src comp="2202" pin="1"/><net_sink comp="3495" pin=0"/></net>

<net id="3499"><net_src comp="3495" pin="1"/><net_sink comp="2831" pin=0"/></net>

<net id="3503"><net_src comp="2210" pin="2"/><net_sink comp="3500" pin=0"/></net>

<net id="3504"><net_src comp="3500" pin="1"/><net_sink comp="2610" pin=1"/></net>

<net id="3508"><net_src comp="2222" pin="1"/><net_sink comp="3505" pin=0"/></net>

<net id="3509"><net_src comp="3505" pin="1"/><net_sink comp="2831" pin=0"/></net>

<net id="3513"><net_src comp="2265" pin="3"/><net_sink comp="3510" pin=0"/></net>

<net id="3514"><net_src comp="3510" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="3515"><net_src comp="3510" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="3516"><net_src comp="3510" pin="1"/><net_sink comp="2555" pin=1"/></net>

<net id="3520"><net_src comp="2273" pin="1"/><net_sink comp="3517" pin=0"/></net>

<net id="3521"><net_src comp="3517" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="3525"><net_src comp="2277" pin="4"/><net_sink comp="3522" pin=0"/></net>

<net id="3526"><net_src comp="3522" pin="1"/><net_sink comp="2287" pin=1"/></net>

<net id="3530"><net_src comp="2291" pin="4"/><net_sink comp="3527" pin=0"/></net>

<net id="3531"><net_src comp="3527" pin="1"/><net_sink comp="2447" pin=0"/></net>

<net id="3535"><net_src comp="2301" pin="4"/><net_sink comp="3532" pin=0"/></net>

<net id="3536"><net_src comp="3532" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="3537"><net_src comp="3532" pin="1"/><net_sink comp="2430" pin=1"/></net>

<net id="3538"><net_src comp="3532" pin="1"/><net_sink comp="2461" pin=1"/></net>

<net id="3542"><net_src comp="2311" pin="4"/><net_sink comp="3539" pin=0"/></net>

<net id="3543"><net_src comp="3539" pin="1"/><net_sink comp="2368" pin=1"/></net>

<net id="3547"><net_src comp="2321" pin="1"/><net_sink comp="3544" pin=0"/></net>

<net id="3548"><net_src comp="3544" pin="1"/><net_sink comp="2355" pin=0"/></net>

<net id="3552"><net_src comp="539" pin="3"/><net_sink comp="3549" pin=0"/></net>

<net id="3553"><net_src comp="3549" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="3557"><net_src comp="556" pin="3"/><net_sink comp="3554" pin=0"/></net>

<net id="3558"><net_src comp="3554" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="3562"><net_src comp="2362" pin="2"/><net_sink comp="3559" pin=0"/></net>

<net id="3563"><net_src comp="3559" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="3564"><net_src comp="3559" pin="1"/><net_sink comp="2405" pin=0"/></net>

<net id="3568"><net_src comp="546" pin="3"/><net_sink comp="3565" pin=0"/></net>

<net id="3569"><net_src comp="3565" pin="1"/><net_sink comp="2368" pin=3"/></net>

<net id="3573"><net_src comp="2368" pin="4"/><net_sink comp="3570" pin=0"/></net>

<net id="3574"><net_src comp="3570" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="3578"><net_src comp="2376" pin="1"/><net_sink comp="3575" pin=0"/></net>

<net id="3579"><net_src comp="3575" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="3583"><net_src comp="2381" pin="1"/><net_sink comp="3580" pin=0"/></net>

<net id="3584"><net_src comp="3580" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="3588"><net_src comp="2385" pin="4"/><net_sink comp="3585" pin=0"/></net>

<net id="3589"><net_src comp="3585" pin="1"/><net_sink comp="2402" pin=0"/></net>

<net id="3593"><net_src comp="564" pin="3"/><net_sink comp="3590" pin=0"/></net>

<net id="3594"><net_src comp="3590" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="3598"><net_src comp="2414" pin="2"/><net_sink comp="3595" pin=0"/></net>

<net id="3599"><net_src comp="3595" pin="1"/><net_sink comp="2443" pin=0"/></net>

<net id="3600"><net_src comp="3595" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="3604"><net_src comp="2420" pin="4"/><net_sink comp="3601" pin=0"/></net>

<net id="3605"><net_src comp="3601" pin="1"/><net_sink comp="2430" pin=3"/></net>

<net id="3606"><net_src comp="3601" pin="1"/><net_sink comp="2461" pin=3"/></net>

<net id="3610"><net_src comp="2438" pin="1"/><net_sink comp="3607" pin=0"/></net>

<net id="3611"><net_src comp="3607" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="3615"><net_src comp="2443" pin="1"/><net_sink comp="3612" pin=0"/></net>

<net id="3616"><net_src comp="3612" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="3620"><net_src comp="577" pin="3"/><net_sink comp="3617" pin=0"/></net>

<net id="3621"><net_src comp="3617" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="3625"><net_src comp="2451" pin="4"/><net_sink comp="3622" pin=0"/></net>

<net id="3626"><net_src comp="3622" pin="1"/><net_sink comp="2475" pin=0"/></net>

<net id="3630"><net_src comp="584" pin="3"/><net_sink comp="3627" pin=0"/></net>

<net id="3631"><net_src comp="3627" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="3635"><net_src comp="2493" pin="4"/><net_sink comp="3632" pin=0"/></net>

<net id="3636"><net_src comp="3632" pin="1"/><net_sink comp="2517" pin=0"/></net>

<net id="3640"><net_src comp="2503" pin="4"/><net_sink comp="3637" pin=0"/></net>

<net id="3641"><net_src comp="3637" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="3645"><net_src comp="2513" pin="1"/><net_sink comp="3642" pin=0"/></net>

<net id="3646"><net_src comp="3642" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="3650"><net_src comp="2517" pin="1"/><net_sink comp="3647" pin=0"/></net>

<net id="3651"><net_src comp="3647" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="3655"><net_src comp="2521" pin="2"/><net_sink comp="3652" pin=0"/></net>

<net id="3656"><net_src comp="3652" pin="1"/><net_sink comp="2526" pin=1"/></net>

<net id="3660"><net_src comp="612" pin="2"/><net_sink comp="3657" pin=0"/></net>

<net id="3661"><net_src comp="3657" pin="1"/><net_sink comp="2533" pin=0"/></net>

<net id="3665"><net_src comp="2536" pin="2"/><net_sink comp="3662" pin=0"/></net>

<net id="3666"><net_src comp="3662" pin="1"/><net_sink comp="2619" pin=1"/></net>

<net id="3667"><net_src comp="3662" pin="1"/><net_sink comp="2628" pin=1"/></net>

<net id="3671"><net_src comp="2542" pin="3"/><net_sink comp="3668" pin=0"/></net>

<net id="3672"><net_src comp="3668" pin="1"/><net_sink comp="2637" pin=0"/></net>

<net id="3676"><net_src comp="2572" pin="2"/><net_sink comp="3673" pin=0"/></net>

<net id="3677"><net_src comp="3673" pin="1"/><net_sink comp="2614" pin=1"/></net>

<net id="3681"><net_src comp="2578" pin="2"/><net_sink comp="3678" pin=0"/></net>

<net id="3682"><net_src comp="3678" pin="1"/><net_sink comp="2812" pin=0"/></net>

<net id="3686"><net_src comp="2584" pin="1"/><net_sink comp="3683" pin=0"/></net>

<net id="3687"><net_src comp="3683" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="3691"><net_src comp="2606" pin="1"/><net_sink comp="3688" pin=0"/></net>

<net id="3692"><net_src comp="3688" pin="1"/><net_sink comp="2787" pin=1"/></net>

<net id="3696"><net_src comp="2614" pin="2"/><net_sink comp="3693" pin=0"/></net>

<net id="3697"><net_src comp="3693" pin="1"/><net_sink comp="2776" pin=1"/></net>

<net id="3698"><net_src comp="3693" pin="1"/><net_sink comp="2807" pin=0"/></net>

<net id="3702"><net_src comp="2726" pin="3"/><net_sink comp="3699" pin=0"/></net>

<net id="3703"><net_src comp="3699" pin="1"/><net_sink comp="2765" pin=2"/></net>

<net id="3707"><net_src comp="2734" pin="2"/><net_sink comp="3704" pin=0"/></net>

<net id="3708"><net_src comp="3704" pin="1"/><net_sink comp="2760" pin=0"/></net>

<net id="3709"><net_src comp="3704" pin="1"/><net_sink comp="2772" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: exp | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {79 80 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {69 70 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {73 74 }
  - Chain level:
	State 1
		bs_sign : 1
		bs_exp : 1
		bs_sig : 1
		tmp_5 : 1
		index0 : 1
		zext_ln502 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr : 3
		b_frac_tilde_inverse : 4
	State 2
	State 3
		zext_ln485 : 1
		b_frac_2 : 2
		mul_ln516 : 3
	State 4
	State 5
	State 6
	State 7
		a : 1
		trunc_ln39 : 1
		tmp_7 : 1
	State 8
		zext_ln44_2 : 1
		mul_ln44 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln42 : 1
		select_ln42 : 2
		zext_ln44 : 1
		add_ln44 : 3
		sub_ln44 : 4
		z2 : 5
		a_1 : 5
		tmp_6 : 5
	State 14
		mul_ln44_1 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		eZ : 1
		zext_ln44_5 : 1
		zext_ln44_6 : 2
		add_ln44_1 : 3
		zext_ln44_9 : 1
		sub_ln44_1 : 4
		a_2 : 5
		trunc_ln39_1 : 5
	State 20
		zext_ln44_13 : 1
		mul_ln44_2 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
		zext_ln44_10 : 1
		zext_ln44_11 : 1
		add_ln44_2 : 2
		zext_ln44_14 : 1
		sub_ln44_2 : 3
		z4 : 4
		tmp_s : 4
		tmp_8 : 4
	State 26
		mul_ln44_3 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		eZ_2 : 1
		zext_ln44_16 : 1
		zext_ln44_17 : 2
		add_ln44_3 : 3
		zext_ln44_20 : 1
		sub_ln44_3 : 4
		tmp_9 : 5
		tmp_10 : 5
		tmp_11 : 5
	State 32
		mul_ln44_4 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln44_21 : 1
		zext_ln44_22 : 1
		add_ln44_4 : 2
		zext_ln44_25 : 1
		sub_ln44_4 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
	State 38
		mul_ln44_5 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		zext_ln44_26 : 1
		zext_ln44_27 : 1
		add_ln44_5 : 2
		zext_ln44_30 : 1
		sub_ln44_5 : 3
		tmp_15 : 4
		tmp_16 : 4
		tmp_17 : 4
	State 44
		zext_ln44_31 : 1
		zext_ln44_32 : 1
		add_ln44_6 : 2
		mul_ln44_6 : 1
	State 45
	State 46
	State 47
		b_exp : 1
		icmp_ln340 : 2
		tmp_3 : 2
		b_exp_1 : 1
		b_exp_2 : 2
	State 48
		Elog2 : 1
	State 49
		log_sum : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr : 1
		logn : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr : 1
		logn_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr : 1
		logn_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr : 1
		logn_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr : 1
		logn_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr : 1
		logn_5 : 2
		zext_ln44_35 : 1
		sub_ln44_6 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr : 1
		logn_6 : 2
		tmp_18 : 3
		tmp_19 : 3
	State 50
		zext_ln194_5 : 1
		zext_ln194_6 : 1
		add_ln209_4 : 2
		mul_ln522 : 1
	State 51
		add_ln209 : 1
		add_ln209_1 : 1
		add_ln209_3 : 1
		add_ln209_5 : 2
		lshr_ln : 1
	State 52
		es_sign : 1
		es_exp : 1
		es_sig : 1
		zext_ln486_1 : 2
		es_exp5_cast : 1
		add_ln373 : 2
		sub_ln422 : 3
		sext_ln422 : 4
		y_is_odd : 5
		add_ln209_2 : 1
		log_sum_1 : 2
		zext_ln522_1 : 1
		sub_ln522 : 2
		trunc_ln522_1 : 3
	State 53
		lshr_ln373 : 1
		and_ln373 : 2
		icmp_ln373 : 2
		add_ln525 : 1
		add_ln525_1 : 2
		trunc_ln2 : 3
		zext_ln532 : 1
		e_frac_1 : 2
		e_frac_2 : 3
	State 54
		y_is_inf : 1
		icmp_ln372 : 1
		tmp : 1
		or_ln373 : 2
		y_is_int : 2
		and_ln378 : 1
		or_ln378 : 1
		or_ln378_1 : 1
		or_ln386 : 3
		xor_ln386 : 3
		and_ln386 : 3
		or_ln386_3 : 3
		or_ln386_2 : 3
		or_ln386_1 : 3
		icmp_ln386 : 4
		y_is_pinf : 1
		y_is_ninf : 1
		icmp_ln421 : 1
		icmp_ln422 : 1
		icmp_ln422_1 : 1
		xor_ln421 : 2
		and_ln422 : 2
		and_ln422_1 : 2
		y_is_odd_1 : 2
		r_sign : 3
		and_ln431 : 1
		and_ln431_1 : 1
		or_ln431 : 1
		or_ln431_1 : 1
		or_ln431_2 : 1
		or_ln431_3 : 1
		icmp_ln431 : 2
		and_ln438 : 1
		and_ln438_1 : 1
		or_ln438 : 1
		or_ln438_1 : 1
		or_ln438_3 : 1
		or_ln438_2 : 1
		icmp_ln438 : 2
		m_frac_l : 1
	State 55
	State 56
	State 57
	State 58
		sext_ln545 : 1
		select_ln545 : 2
		tmp_20 : 1
		select_ln553 : 2
	State 59
		sext_ln545_1cast : 1
		ashr_ln545 : 2
		sext_ln545_1cast52 : 1
		shl_ln545 : 2
		m_fix_l : 3
		zext_ln552 : 1
		shl_ln552 : 2
		zext_ln553 : 1
		shl_ln553 : 2
		ashr_ln553 : 2
		select_ln553_1 : 3
		select_ln549 : 4
		m_fix_hi : 5
		tmp_21 : 5
		trunc_ln3 : 5
		tmp_28 : 1
	State 60
		shl_ln546 : 1
		ashr_ln546 : 1
		mul_ln563 : 1
	State 61
		icmp_ln628 : 1
	State 62
		sext_ln563_1 : 1
		add_ln563 : 2
	State 63
		tmp_6_cast : 1
		tmp_22 : 1
		trunc_ln563 : 1
		icmp_ln563 : 2
		add_ln563_1 : 2
		select_ln563 : 3
		r_exp : 4
	State 64
		mul_ln568 : 1
	State 65
	State 66
	State 67
	State 68
		trunc_ln574_1 : 1
	State 69
		m_diff_hi : 1
		Z2 : 1
		Z3 : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln249 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load : 4
		zext_ln254 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 : 3
		f_Z3 : 4
	State 70
		f_Z4 : 1
		zext_ln250_1 : 2
		exp_Z4_m_1 : 3
	State 71
		zext_ln258 : 1
		mul_ln258 : 2
	State 72
	State 73
		tmp_23 : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 1
		f_Z2 : 2
	State 74
		add_ln265 : 1
		zext_ln265 : 2
		exp_Z2P_m_1 : 3
		tmp_24 : 1
	State 75
		zext_ln277 : 1
		mul_ln277 : 2
	State 76
	State 77
	State 78
	State 79
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 1
		exp_Z1 : 2
		tmp_25 : 1
	State 80
		zext_ln280 : 1
		add_ln280 : 1
		zext_ln280_1 : 2
		exp_Z1P_m_1_l : 3
		exp_Z1P_m_1 : 4
		exp_Z1_hi : 1
	State 81
		mul_ln616 : 1
	State 82
	State 83
	State 84
	State 85
	State 86
		add_ln616_1 : 1
		tmp_26 : 2
		r_exp_2 : 3
		tmp_27 : 4
		icmp_ln628_1 : 5
		icmp_ln645 : 4
		trunc_ln657 : 4
	State 87
		bitcast_ln497 : 1
		bitcast_ln497_1 : 1
		out_sig : 1
		t_3 : 2
		bitcast_ln497_3 : 3
		select_ln378 : 4
		select_ln342 : 5
		select_ln386 : 6
		select_ln431 : 7
	State 88
		bitcast_ln497_2 : 1
		select_ln629_1 : 1
		select_ln645 : 2
		ret_ln661 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_590         |    5    |   441   |   256   |
|          |         grp_fu_595         |    4    |   441   |   256   |
|          |         grp_fu_600         |    5    |   197   |    81   |
|          |         grp_fu_604         |    6    |   230   |   147   |
|          |         grp_fu_608         |    9    |   334   |    84   |
|          |         grp_fu_612         |    9    |   340   |    86   |
|          |         grp_fu_616         |    3    |   424   |   160   |
|    mul   |         grp_fu_620         |    4    |   441   |   256   |
|          |         grp_fu_624         |    4    |   441   |   256   |
|          |         grp_fu_628         |    15   |   441   |   256   |
|          |         grp_fu_632         |    5    |   441   |   256   |
|          |         grp_fu_636         |    5    |   441   |   256   |
|          |         grp_fu_640         |    5    |   441   |   256   |
|          |         grp_fu_644         |    5    |   441   |   256   |
|          |         grp_fu_770         |    0    |   441   |   256   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln44_fu_816      |    0    |    0    |    76   |
|          |      add_ln44_1_fu_895     |    0    |    0    |    81   |
|          |      add_ln44_2_fu_972     |    0    |    0    |   101   |
|          |     add_ln44_3_fu_1059     |    0    |    0    |   120   |
|          |     add_ln44_4_fu_1142     |    0    |    0    |   125   |
|          |     add_ln44_5_fu_1225     |    0    |    0    |   130   |
|          |     add_ln44_6_fu_1300     |    0    |    0    |   142   |
|          |        b_exp_fu_1317       |    0    |    0    |    12   |
|          |       b_exp_1_fu_1347      |    0    |    0    |    12   |
|          |     add_ln209_4_fu_1436    |    0    |    0    |    89   |
|          |      add_ln209_fu_1462     |    0    |    0    |   116   |
|          |     add_ln209_1_fu_1467    |    0    |    0    |   109   |
|          |     add_ln209_3_fu_1473    |    0    |    0    |    92   |
|          |     add_ln209_5_fu_1482    |    0    |    0    |    93   |
|    add   |      add_ln373_fu_1537     |    0    |    0    |    14   |
|          |     add_ln209_2_fu_1564    |    0    |    0    |   109   |
|          |      log_sum_1_fu_1572     |    0    |    0    |   109   |
|          |      add_ln525_fu_1643     |    0    |    0    |   120   |
|          |     add_ln525_1_fu_1652    |    0    |    0    |   120   |
|          |        m_exp_fu_1692       |    0    |    0    |    12   |
|          |     add_ln563_1_fu_2251    |    0    |    0    |    14   |
|          |     exp_Z4_m_1_fu_2362     |    0    |    0    |    42   |
|          |      add_ln265_fu_2405     |    0    |    0    |    43   |
|          |     exp_Z2P_m_1_fu_2414    |    0    |    0    |    50   |
|          |      add_ln280_fu_2478     |    0    |    0    |    51   |
|          |    exp_Z1P_m_1_l_fu_2487   |    0    |    0    |    58   |
|          |      add_ln616_fu_2521     |    0    |    0    |    65   |
|          |     add_ln616_1_fu_2536    |    0    |    0    |   114   |
|          |       r_exp_1_fu_2550      |    0    |    0    |    14   |
|          |       out_exp_fu_2644      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |      shl_ln545_fu_2095     |    0    |    0    |   431   |
|    shl   |      shl_ln552_fu_2114     |    0    |    0    |   431   |
|          |      shl_ln553_fu_2127     |    0    |    0    |   431   |
|          |      shl_ln546_fu_2192     |    0    |    0    |   431   |
|----------|----------------------------|---------|---------|---------|
|          |       b_frac_2_fu_722      |    0    |    0    |    54   |
|          |     select_ln42_fu_798     |    0    |    0    |    76   |
|          |       b_exp_2_fu_1353      |    0    |    0    |    12   |
|          |      e_frac_2_fu_1685      |    0    |    0    |    54   |
|          |      y_is_int_fu_1793      |    0    |    0    |    2    |
|          |     y_is_odd_1_fu_1919     |    0    |    0    |    2    |
|          |    select_ln545_fu_2055    |    0    |    0    |    12   |
|          |    select_ln553_fu_2069    |    0    |    0    |    12   |
|          |       m_fix_l_fu_2100      |    0    |    0    |   130   |
|          |   select_ln553_1_fu_2139   |    0    |    0    |   131   |
|          |    select_ln549_fu_2146    |    0    |    0    |   131   |
|  select  |     m_fix_back_fu_2205     |    0    |    0    |   130   |
|          |    select_ln563_fu_2257    |    0    |    0    |    13   |
|          |        r_exp_fu_2265       |    0    |    0    |    13   |
|          |       r_exp_2_fu_2555      |    0    |    0    |    13   |
|          |       out_sig_fu_2637      |    0    |    0    |    52   |
|          |    select_ln378_fu_2662    |    0    |    0    |    64   |
|          |    select_ln342_fu_2684    |    0    |    0    |    64   |
|          |    select_ln386_fu_2696    |    0    |    0    |    64   |
|          |    select_ln431_fu_2726    |    0    |    0    |    64   |
|          |    select_ln438_fu_2765    |    0    |    0    |    64   |
|          |    select_ln629_fu_2787    |    0    |    0    |    64   |
|          |   select_ln629_1_fu_2799   |    0    |    0    |    64   |
|          |    select_ln645_fu_2823    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |     ashr_ln545_fu_2086     |    0    |    0    |   431   |
|   ashr   |     ashr_ln553_fu_2133     |    0    |    0    |   431   |
|          |     ashr_ln546_fu_2197     |    0    |    0    |   431   |
|----------|----------------------------|---------|---------|---------|
|          |       sub_ln44_fu_825      |    0    |    0    |    76   |
|          |      sub_ln44_1_fu_912     |    0    |    0    |    82   |
|          |      sub_ln44_2_fu_989     |    0    |    0    |   102   |
|          |     sub_ln44_3_fu_1076     |    0    |    0    |   121   |
|          |     sub_ln44_4_fu_1159     |    0    |    0    |   126   |
|    sub   |     sub_ln44_5_fu_1242     |    0    |    0    |   131   |
|          |     sub_ln44_6_fu_1399     |    0    |    0    |   143   |
|          |      sub_ln422_fu_1543     |    0    |    0    |    12   |
|          |      sub_ln522_fu_1592     |    0    |    0    |   124   |
|          |      e_frac_1_fu_1679      |    0    |    0    |    60   |
|          |      sub_ln545_fu_2046     |    0    |    0    |    12   |
|          |       m_diff_fu_2287       |    0    |    0    |    66   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln340_1_fu_697    |    0    |    0    |    59   |
|          |     icmp_ln340_fu_1323     |    0    |    0    |    12   |
|          |     icmp_ln18_2_fu_1329    |    0    |    0    |    12   |
|          |       x_is_0_fu_1334       |    0    |    0    |    12   |
|          |     icmp_ln18_1_fu_1608    |    0    |    0    |    59   |
|          |     icmp_ln373_fu_1627     |    0    |    0    |    59   |
|          |       y_is_0_fu_1697       |    0    |    0    |    12   |
|          |      icmp_ln18_fu_1722     |    0    |    0    |    12   |
|          |     icmp_ln372_fu_1773     |    0    |    0    |    12   |
|   icmp   |     icmp_ln386_fu_1856     |    0    |    0    |    10   |
|          |     icmp_ln421_fu_1883     |    0    |    0    |    12   |
|          |     icmp_ln422_fu_1889     |    0    |    0    |    12   |
|          |    icmp_ln422_1_fu_1895    |    0    |    0    |    12   |
|          |     icmp_ln431_fu_1979     |    0    |    0    |    10   |
|          |     icmp_ln438_fu_2032     |    0    |    0    |    10   |
|          |     icmp_ln628_fu_2210     |    0    |    0    |   137   |
|          |     icmp_ln563_fu_2245     |    0    |    0    |    25   |
|          |    icmp_ln628_1_fu_2572    |    0    |    0    |    11   |
|          |     icmp_ln645_fu_2578     |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln373_fu_1622     |    0    |    0    |    52   |
|          |       x_is_1_fu_1702       |    0    |    0    |    2    |
|          |       x_is_p1_fu_1711      |    0    |    0    |    2    |
|          |       x_is_n1_fu_1717      |    0    |    0    |    2    |
|          |      y_is_inf_fu_1727      |    0    |    0    |    2    |
|          |      y_is_NaN_fu_1737      |    0    |    0    |    2    |
|          |      x_is_NaN_fu_1748      |    0    |    0    |    2    |
|          |      x_is_inf_fu_1753      |    0    |    0    |    2    |
|          |      x_is_neg_fu_1768      |    0    |    0    |    2    |
|          |      and_ln378_fu_1800     |    0    |    0    |    2    |
|          |      and_ln386_fu_1830     |    0    |    0    |    2    |
|          |      y_is_pinf_fu_1867     |    0    |    0    |    2    |
|          |      y_is_ninf_fu_1873     |    0    |    0    |    2    |
|          |      and_ln422_fu_1907     |    0    |    0    |    2    |
|          |     and_ln422_1_fu_1913    |    0    |    0    |    2    |
|          |       r_sign_fu_1926       |    0    |    0    |    2    |
|          |      and_ln431_fu_1932     |    0    |    0    |    2    |
|          |     and_ln431_1_fu_1938    |    0    |    0    |    2    |
|    and   |     and_ln431_2_fu_1943    |    0    |    0    |    2    |
|          |     and_ln431_3_fu_1949    |    0    |    0    |    2    |
|          |      and_ln438_fu_1985     |    0    |    0    |    2    |
|          |     and_ln438_1_fu_1990    |    0    |    0    |    2    |
|          |     and_ln438_2_fu_1996    |    0    |    0    |    2    |
|          |     and_ln438_3_fu_2001    |    0    |    0    |    2    |
|          |      and_ln628_fu_2610     |    0    |    0    |    2    |
|          |     and_ln386_1_fu_2674    |    0    |    0    |    2    |
|          |      and_ln342_fu_2679     |    0    |    0    |    2    |
|          |     and_ln342_1_fu_2709    |    0    |    0    |    2    |
|          |     and_ln431_4_fu_2720    |    0    |    0    |    2    |
|          |     and_ln431_5_fu_2734    |    0    |    0    |    2    |
|          |     and_ln438_4_fu_2760    |    0    |    0    |    2    |
|          |     and_ln438_5_fu_2772    |    0    |    0    |    2    |
|          |     and_ln628_1_fu_2776    |    0    |    0    |    2    |
|          |      and_ln629_fu_2781     |    0    |    0    |    2    |
|          |     and_ln629_1_fu_2794    |    0    |    0    |    2    |
|          |      and_ln645_fu_2812     |    0    |    0    |    2    |
|          |     and_ln645_1_fu_2817    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      or_ln357_fu_1757      |    0    |    0    |    2    |
|          |      or_ln373_fu_1787      |    0    |    0    |    2    |
|          |      or_ln378_fu_1806      |    0    |    0    |    2    |
|          |     or_ln378_1_fu_1812     |    0    |    0    |    2    |
|          |      or_ln386_fu_1818      |    0    |    0    |    2    |
|          |     or_ln386_3_fu_1836     |    0    |    0    |    2    |
|          |     or_ln386_2_fu_1842     |    0    |    0    |    2    |
|    or    |      or_ln431_fu_1953      |    0    |    0    |    2    |
|          |     or_ln431_1_fu_1959     |    0    |    0    |    2    |
|          |     or_ln431_2_fu_1965     |    0    |    0    |    2    |
|          |      or_ln438_fu_2006      |    0    |    0    |    2    |
|          |     or_ln438_1_fu_2012     |    0    |    0    |    2    |
|          |     or_ln438_3_fu_2018     |    0    |    0    |    2    |
|          |      or_ln628_fu_2614      |    0    |    0    |    2    |
|          |     or_ln386_4_fu_2692     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln341_fu_1706     |    0    |    0    |    2    |
|          |      xor_ln18_fu_1732      |    0    |    0    |    2    |
|          |     xor_ln18_1_fu_1743     |    0    |    0    |    2    |
|          |      xor_ln357_fu_1762     |    0    |    0    |    2    |
|          |      xor_ln386_fu_1824     |    0    |    0    |    2    |
|          |      y_is_pos_fu_1862      |    0    |    0    |    2    |
|    xor   |   x_abs_greater_1_fu_1878  |    0    |    0    |    2    |
|          |      xor_ln421_fu_1901     |    0    |    0    |    2    |
|          |      xor_ln378_fu_2669     |    0    |    0    |    2    |
|          |      xor_ln342_fu_2704     |    0    |    0    |    2    |
|          |      xor_ln431_fu_2715     |    0    |    0    |    2    |
|          |      xor_ln629_fu_2750     |    0    |    0    |    2    |
|          |      xor_ln438_fu_2755     |    0    |    0    |    2    |
|          |      xor_ln628_fu_2807     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   lshr   |     lshr_ln373_fu_1616     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_2831        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |    exp_read_read_fu_410    |    0    |    0    |    0    |
|          |    base_read_read_fu_416   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       bs_sign_fu_652       |    0    |    0    |    0    |
|          |        tmp_5_fu_674        |    0    |    0    |    0    |
|          |        tmp_7_fu_748        |    0    |    0    |    0    |
|          |        tmp_3_fu_1339       |    0    |    0    |    0    |
|          |       es_sign_fu_1501      |    0    |    0    |    0    |
| bitselect|      y_is_odd_fu_1553      |    0    |    0    |    0    |
|          |         tmp_fu_1779        |    0    |    0    |    0    |
|          |       tmp_20_fu_2061       |    0    |    0    |    0    |
|          |       tmp_21_fu_2163       |    0    |    0    |    0    |
|          |       tmp_28_fu_2181       |    0    |    0    |    0    |
|          |       tmp_22_fu_2235       |    0    |    0    |    0    |
|          |       tmp_26_fu_2542       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        bs_exp_fu_660       |    0    |    0    |    0    |
|          |        index0_fu_682       |    0    |    0    |    0    |
|          |          a_fu_734          |    0    |    0    |    0    |
|          |          z2_fu_831         |    0    |    0    |    0    |
|          |         a_1_fu_841         |    0    |    0    |    0    |
|          |        tmp_6_fu_851        |    0    |    0    |    0    |
|          |         a_2_fu_918         |    0    |    0    |    0    |
|          |          z4_fu_995         |    0    |    0    |    0    |
|          |        tmp_s_fu_1005       |    0    |    0    |    0    |
|          |        tmp_8_fu_1015       |    0    |    0    |    0    |
|          |        tmp_9_fu_1082       |    0    |    0    |    0    |
|          |       tmp_10_fu_1092       |    0    |    0    |    0    |
|          |       tmp_11_fu_1102       |    0    |    0    |    0    |
|          |       tmp_12_fu_1165       |    0    |    0    |    0    |
|          |       tmp_13_fu_1175       |    0    |    0    |    0    |
|          |       tmp_14_fu_1185       |    0    |    0    |    0    |
|          |       tmp_15_fu_1248       |    0    |    0    |    0    |
|          |       tmp_16_fu_1258       |    0    |    0    |    0    |
|          |       tmp_17_fu_1268       |    0    |    0    |    0    |
|          |       tmp_18_fu_1408       |    0    |    0    |    0    |
|          |       tmp_19_fu_1418       |    0    |    0    |    0    |
|partselect|       lshr_ln_fu_1488      |    0    |    0    |    0    |
|          |       es_exp_fu_1509       |    0    |    0    |    0    |
|          |    es_exp5_cast_fu_1527    |    0    |    0    |    0    |
|          |    trunc_ln522_1_fu_1598   |    0    |    0    |    0    |
|          |      trunc_ln2_fu_1658     |    0    |    0    |    0    |
|          |      m_fix_hi_fu_2153      |    0    |    0    |    0    |
|          |      trunc_ln3_fu_2171     |    0    |    0    |    0    |
|          |     tmp_6_cast_fu_2226     |    0    |    0    |    0    |
|          |    trunc_ln574_1_fu_2277   |    0    |    0    |    0    |
|          |      m_diff_hi_fu_2291     |    0    |    0    |    0    |
|          |         Z2_fu_2301         |    0    |    0    |    0    |
|          |         Z3_fu_2311         |    0    |    0    |    0    |
|          |       Z4_ind_fu_2325       |    0    |    0    |    0    |
|          |        f_Z4_fu_2345        |    0    |    0    |    0    |
|          |       tmp_23_fu_2385       |    0    |    0    |    0    |
|          |       tmp_24_fu_2420       |    0    |    0    |    0    |
|          |       tmp_25_fu_2451       |    0    |    0    |    0    |
|          |     exp_Z1P_m_1_fu_2493    |    0    |    0    |    0    |
|          |      exp_Z1_hi_fu_2503     |    0    |    0    |    0    |
|          |       tmp_27_fu_2562       |    0    |    0    |    0    |
|          |        tmp_1_fu_2619       |    0    |    0    |    0    |
|          |        tmp_2_fu_2628       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        bs_sig_fu_670       |    0    |    0    |    0    |
|          |      trunc_ln39_fu_744     |    0    |    0    |    0    |
|          |     trunc_ln39_1_fu_928    |    0    |    0    |    0    |
|   trunc  |       es_sig_fu_1519       |    0    |    0    |    0    |
|          |     trunc_ln563_fu_2242    |    0    |    0    |    0    |
|          |         Z4_fu_2321         |    0    |    0    |    0    |
|          |     trunc_ln657_fu_2584    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln502_fu_692     |    0    |    0    |    0    |
|          |      zext_ln485_fu_718     |    0    |    0    |    0    |
|          |      zext_ln516_fu_730     |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_763     |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_766     |    0    |    0    |    0    |
|          |      zext_ln42_fu_794      |    0    |    0    |    0    |
|          |      zext_ln44_fu_812      |    0    |    0    |    0    |
|          |     zext_ln44_3_fu_822     |    0    |    0    |    0    |
|          |     zext_ln44_7_fu_861     |    0    |    0    |    0    |
|          |     zext_ln44_8_fu_865     |    0    |    0    |    0    |
|          |     zext_ln44_4_fu_869     |    0    |    0    |    0    |
|          |     zext_ln44_5_fu_887     |    0    |    0    |    0    |
|          |     zext_ln44_6_fu_891     |    0    |    0    |    0    |
|          |     zext_ln44_9_fu_908     |    0    |    0    |    0    |
|          |     zext_ln44_12_fu_939    |    0    |    0    |    0    |
|          |     zext_ln44_13_fu_943    |    0    |    0    |    0    |
|          |     zext_ln44_10_fu_964    |    0    |    0    |    0    |
|          |     zext_ln44_11_fu_968    |    0    |    0    |    0    |
|          |     zext_ln44_14_fu_985    |    0    |    0    |    0    |
|          |    zext_ln44_18_fu_1025    |    0    |    0    |    0    |
|          |    zext_ln44_19_fu_1029    |    0    |    0    |    0    |
|          |    zext_ln44_15_fu_1033    |    0    |    0    |    0    |
|          |    zext_ln44_16_fu_1051    |    0    |    0    |    0    |
|          |    zext_ln44_17_fu_1055    |    0    |    0    |    0    |
|          |    zext_ln44_20_fu_1072    |    0    |    0    |    0    |
|          |    zext_ln44_23_fu_1112    |    0    |    0    |    0    |
|          |    zext_ln44_24_fu_1116    |    0    |    0    |    0    |
|          |    zext_ln44_21_fu_1134    |    0    |    0    |    0    |
|          |    zext_ln44_22_fu_1138    |    0    |    0    |    0    |
|          |    zext_ln44_25_fu_1155    |    0    |    0    |    0    |
|          |    zext_ln44_28_fu_1195    |    0    |    0    |    0    |
|          |    zext_ln44_29_fu_1199    |    0    |    0    |    0    |
|          |    zext_ln44_26_fu_1217    |    0    |    0    |    0    |
|          |    zext_ln44_27_fu_1221    |    0    |    0    |    0    |
|          |    zext_ln44_30_fu_1238    |    0    |    0    |    0    |
|          |    zext_ln44_31_fu_1292    |    0    |    0    |    0    |
|          |    zext_ln44_32_fu_1296    |    0    |    0    |    0    |
|          |    zext_ln44_33_fu_1306    |    0    |    0    |    0    |
|          |    zext_ln44_34_fu_1310    |    0    |    0    |    0    |
|          |     zext_ln486_fu_1314     |    0    |    0    |    0    |
|          |      zext_ln46_fu_1364     |    0    |    0    |    0    |
|          |     zext_ln46_1_fu_1368    |    0    |    0    |    0    |
|          |     zext_ln46_2_fu_1372    |    0    |    0    |    0    |
|   zext   |     zext_ln46_3_fu_1376    |    0    |    0    |    0    |
|          |     zext_ln46_4_fu_1380    |    0    |    0    |    0    |
|          |     zext_ln46_5_fu_1384    |    0    |    0    |    0    |
|          |    zext_ln44_35_fu_1395    |    0    |    0    |    0    |
|          |     zext_ln46_6_fu_1404    |    0    |    0    |    0    |
|          |    zext_ln194_5_fu_1428    |    0    |    0    |    0    |
|          |    zext_ln194_6_fu_1432    |    0    |    0    |    0    |
|          |     zext_ln522_fu_1442     |    0    |    0    |    0    |
|          |     zext_ln194_fu_1447     |    0    |    0    |    0    |
|          |    zext_ln194_1_fu_1450    |    0    |    0    |    0    |
|          |    zext_ln194_2_fu_1453    |    0    |    0    |    0    |
|          |    zext_ln194_3_fu_1456    |    0    |    0    |    0    |
|          |    zext_ln194_4_fu_1459    |    0    |    0    |    0    |
|          |    zext_ln209_1_fu_1479    |    0    |    0    |    0    |
|          |    zext_ln486_1_fu_1523    |    0    |    0    |    0    |
|          |     zext_ln209_fu_1561     |    0    |    0    |    0    |
|          |    zext_ln209_2_fu_1569    |    0    |    0    |    0    |
|          |    zext_ln522_1_fu_1585    |    0    |    0    |    0    |
|          |    zext_ln522_2_fu_1589    |    0    |    0    |    0    |
|          |     zext_ln373_fu_1613     |    0    |    0    |    0    |
|          |     zext_ln532_fu_1675     |    0    |    0    |    0    |
|          |  sext_ln545_1cast_fu_2082  |    0    |    0    |    0    |
|          | sext_ln545_1cast52_fu_2091 |    0    |    0    |    0    |
|          |     zext_ln552_fu_2110     |    0    |    0    |    0    |
|          |     zext_ln553_fu_2123     |    0    |    0    |    0    |
|          |     zext_ln546_fu_2189     |    0    |    0    |    0    |
|          |     zext_ln249_fu_2335     |    0    |    0    |    0    |
|          |     zext_ln254_fu_2340     |    0    |    0    |    0    |
|          |     zext_ln250_fu_2355     |    0    |    0    |    0    |
|          |    zext_ln250_1_fu_2358    |    0    |    0    |    0    |
|          |     zext_ln258_fu_2376     |    0    |    0    |    0    |
|          |    zext_ln258_1_fu_2381    |    0    |    0    |    0    |
|          |     zext_ln273_fu_2395     |    0    |    0    |    0    |
|          |     zext_ln255_fu_2399     |    0    |    0    |    0    |
|          |    zext_ln265_1_fu_2402    |    0    |    0    |    0    |
|          |     zext_ln265_fu_2410     |    0    |    0    |    0    |
|          |     zext_ln277_fu_2438     |    0    |    0    |    0    |
|          |    zext_ln277_1_fu_2443    |    0    |    0    |    0    |
|          |     zext_ln611_fu_2447     |    0    |    0    |    0    |
|          |     zext_ln280_fu_2471     |    0    |    0    |    0    |
|          |    zext_ln280_2_fu_2475    |    0    |    0    |    0    |
|          |    zext_ln280_1_fu_2483    |    0    |    0    |    0    |
|          |     zext_ln616_fu_2513     |    0    |    0    |    0    |
|          |    zext_ln616_1_fu_2517    |    0    |    0    |    0    |
|          |    zext_ln616_2_fu_2533    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        b_frac_fu_702       |    0    |    0    |    0    |
|          |       b_frac_1_fu_711      |    0    |    0    |    0    |
|          |          z1_fu_756         |    0    |    0    |    0    |
|          |    zext_ln42_cast_fu_776   |    0    |    0    |    0    |
|          |        tmp_4_fu_785        |    0    |    0    |    0    |
|          |        shl_ln_fu_805       |    0    |    0    |    0    |
|          |          eZ_fu_872         |    0    |    0    |    0    |
|          |      shl_ln44_1_fu_880     |    0    |    0    |    0    |
|          |      shl_ln44_2_fu_901     |    0    |    0    |    0    |
|          |          z3_fu_932         |    0    |    0    |    0    |
|          |         eZ_1_fu_948        |    0    |    0    |    0    |
|          |      shl_ln44_4_fu_957     |    0    |    0    |    0    |
|          |      shl_ln44_5_fu_978     |    0    |    0    |    0    |
|          |        eZ_2_fu_1036        |    0    |    0    |    0    |
|          |     shl_ln44_6_fu_1044     |    0    |    0    |    0    |
|          |     shl_ln44_7_fu_1065     |    0    |    0    |    0    |
|          |        eZ_3_fu_1120        |    0    |    0    |    0    |
|          |     shl_ln44_8_fu_1127     |    0    |    0    |    0    |
|          |     shl_ln44_9_fu_1148     |    0    |    0    |    0    |
|bitconcatenate|        eZ_4_fu_1203        |    0    |    0    |    0    |
|          |     shl_ln44_s_fu_1210     |    0    |    0    |    0    |
|          |     shl_ln44_3_fu_1231     |    0    |    0    |    0    |
|          |        eZ_5_fu_1278        |    0    |    0    |    0    |
|          |     shl_ln44_10_fu_1285    |    0    |    0    |    0    |
|          |     shl_ln44_11_fu_1388    |    0    |    0    |    0    |
|          |       shl_ln1_fu_1578      |    0    |    0    |    0    |
|          |       shl_ln2_fu_1633      |    0    |    0    |    0    |
|          |       e_frac_fu_1668       |    0    |    0    |    0    |
|          |     or_ln386_1_fu_1848     |    0    |    0    |    0    |
|          |     or_ln431_3_fu_1971     |    0    |    0    |    0    |
|          |     or_ln438_2_fu_2024     |    0    |    0    |    0    |
|          |       shl_ln3_fu_2215      |    0    |    0    |    0    |
|          |     exp_Z3_m_1_fu_2368     |    0    |    0    |    0    |
|          |     exp_Z2_m_1_fu_2430     |    0    |    0    |    0    |
|          |       and_ln_fu_2461       |    0    |    0    |    0    |
|          |       shl_ln4_fu_2526      |    0    |    0    |    0    |
|          |          t_fu_2588         |    0    |    0    |    0    |
|          |         t_1_fu_2599        |    0    |    0    |    0    |
|          |         t_3_fu_2649        |    0    |    0    |    0    |
|          |         t_2_fu_2739        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     sext_ln494_fu_1360     |    0    |    0    |    0    |
|          |     sext_ln422_fu_1549     |    0    |    0    |    0    |
|          |     sext_ln525_fu_1640     |    0    |    0    |    0    |
|          |    sext_ln525_1_fu_1649    |    0    |    0    |    0    |
|          |     sext_ln539_fu_2038     |    0    |    0    |    0    |
|          |    sext_ln539_1_fu_2042    |    0    |    0    |    0    |
|   sext   |     sext_ln545_fu_2051     |    0    |    0    |    0    |
|          |    sext_ln539_2_fu_2076    |    0    |    0    |    0    |
|          |    sext_ln545_1_fu_2079    |    0    |    0    |    0    |
|          |     sext_ln552_fu_2107     |    0    |    0    |    0    |
|          |     sext_ln553_fu_2120     |    0    |    0    |    0    |
|          |     sext_ln563_fu_2202     |    0    |    0    |    0    |
|          |    sext_ln563_1_fu_2222    |    0    |    0    |    0    |
|          |     sext_ln568_fu_2273     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    85   |   5935  |  11481  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------+--------+
|                                                                                 |   FF   |
+---------------------------------------------------------------------------------+--------+
|                                  Elog2_reg_3325                                 |   90   |
|                                   Z2_reg_3532                                   |    8   |
|                                   Z3_reg_3539                                   |    8   |
|                                   Z4_reg_3544                                   |   35   |
|                                   a_1_reg_2950                                  |    6   |
|                                   a_2_reg_2982                                  |    6   |
|                                    a_reg_2913                                   |    4   |
|                               add_ln209_1_reg_3272                              |   103  |
|                               add_ln209_4_reg_3256                              |   83   |
|                               add_ln209_5_reg_3277                              |   93   |
|                                add_ln209_reg_3267                               |   109  |
|                                add_ln373_reg_3315                               |    6   |
|                               add_ln44_6_reg_3121                               |   136  |
|                               add_ln616_1_reg_3662                              |   107  |
|                                add_ln616_reg_3652                               |   58   |
|                               and_ln431_5_reg_3704                              |    1   |
|                               ashr_ln546_reg_3490                               |   130  |
|                                 b_exp_2_reg_3161                                |   12   |
|                                b_frac_2_reg_2896                                |   54   |
|                          b_frac_tilde_inverse_reg_2884                          |    6   |
|                             bitcast_ln497_1_reg_3688                            |   64   |
|                                 bs_exp_reg_2854                                 |   11   |
|                                 bs_sig_reg_2861                                 |   52   |
|                                 bs_sign_reg_2847                                |    1   |
|                                e_frac_2_reg_3356                                |   54   |
|                                 es_exp_reg_3296                                 |   11   |
|                                 es_sig_reg_3303                                 |   52   |
|                                 es_sign_reg_3287                                |    1   |
|                               exp_Z1P_m_1_reg_3632                              |   50   |
|                                exp_Z1_hi_reg_3637                               |   50   |
|                                 exp_Z1_reg_3627                                 |   58   |
|                               exp_Z2P_m_1_reg_3595                              |   44   |
|                               exp_Z3_m_1_reg_3570                               |   43   |
|                               exp_Z4_m_1_reg_3559                               |   36   |
|                                exp_read_reg_2842                                |   64   |
|                                  f_Z3_reg_3565                                  |   26   |
|                               icmp_ln18_1_reg_3340                              |    1   |
|                               icmp_ln18_2_reg_3141                              |    1   |
|                              icmp_ln340_1_reg_2889                              |    1   |
|                               icmp_ln340_reg_3136                               |    1   |
|                               icmp_ln373_reg_3346                               |    1   |
|                               icmp_ln386_reg_3389                               |    1   |
|                               icmp_ln422_reg_3395                               |    1   |
|                               icmp_ln431_reg_3408                               |    1   |
|                               icmp_ln438_reg_3414                               |    1   |
|                              icmp_ln628_1_reg_3673                              |    1   |
|                               icmp_ln628_reg_3500                               |    1   |
|                               icmp_ln645_reg_3678                               |    1   |
|                                log_sum_1_reg_3330                               |   109  |
|                                 log_sum_reg_3226                                |   109  |
|                                 logn_1_reg_3236                                 |   102  |
|                                 logn_2_reg_3241                                 |   97   |
|                                 logn_3_reg_3246                                 |   92   |
|                                 logn_4_reg_3251                                 |   87   |
|                                  logn_reg_3231                                  |   105  |
|                                 lshr_ln_reg_3282                                |   79   |
|                                m_diff_hi_reg_3527                               |    8   |
|                                  m_exp_reg_3361                                 |   12   |
|                                m_fix_hi_reg_3464                                |   16   |
|                                 m_fix_l_reg_3458                                |   130  |
|                                m_frac_l_reg_3430                                |   130  |
|                               mul_ln44_1_reg_2971                               |   79   |
|                               mul_ln44_2_reg_3003                               |   89   |
|                               mul_ln44_3_reg_3035                               |   98   |
|                               mul_ln44_4_reg_3067                               |   93   |
|                               mul_ln44_5_reg_3099                               |   88   |
|                               mul_ln44_6_reg_3171                               |   83   |
|                                mul_ln44_reg_2939                                |   75   |
|                                mul_ln516_reg_2906                               |   54   |
|                                mul_ln616_reg_3657                               |   100  |
|                               or_ln378_1_reg_3382                               |    1   |
|                                or_ln628_reg_3693                                |    1   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_3176        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2879  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_3191|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_reg_3196|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_reg_3201|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_reg_3206|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_reg_3211|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_3181|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_3186|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_3617    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_3590     |    8   |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_3554    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_3549     |    8   |
|                                  r_exp_reg_3510                                 |   13   |
|                                 r_sign_reg_3400                                 |    1   |
|                              select_ln431_reg_3699                              |   64   |
|                              select_ln545_reg_3438                              |   12   |
|                              select_ln553_reg_3448                              |   12   |
|                               sext_ln494_reg_3166                               |   90   |
|                              sext_ln539_1_reg_3425                              |   130  |
|                               sext_ln539_reg_3420                               |   130  |
|                              sext_ln545_1_reg_3453                              |   32   |
|                              sext_ln563_1_reg_3505                              |   31   |
|                               sext_ln563_reg_3495                               |   31   |
|                               sext_ln568_reg_3517                               |   71   |
|                                shl_ln546_reg_3485                               |   130  |
|                               sub_ln44_1_reg_2976                               |   82   |
|                                 tmp_10_reg_3046                                 |   81   |
|                                 tmp_11_reg_3051                                 |    6   |
|                                 tmp_12_reg_3072                                 |   82   |
|                                 tmp_13_reg_3078                                 |   76   |
|                                 tmp_14_reg_3083                                 |    6   |
|                                 tmp_15_reg_3104                                 |   77   |
|                                 tmp_16_reg_3110                                 |   71   |
|                                 tmp_17_reg_3115                                 |    6   |
|                                 tmp_18_reg_3216                                 |   72   |
|                                 tmp_19_reg_3221                                 |   40   |
|                                 tmp_20_reg_3443                                 |    1   |
|                                 tmp_21_reg_3469                                 |    1   |
|                                 tmp_23_reg_3585                                 |   20   |
|                                 tmp_24_reg_3601                                 |   40   |
|                                 tmp_25_reg_3622                                 |   36   |
|                                 tmp_26_reg_3668                                 |    1   |
|                                 tmp_28_reg_3479                                 |    1   |
|                                  tmp_3_reg_3154                                 |    1   |
|                                  tmp_5_reg_2868                                 |    1   |
|                                  tmp_6_reg_2956                                 |   67   |
|                                  tmp_7_reg_2924                                 |    1   |
|                                  tmp_8_reg_3019                                 |    6   |
|                                  tmp_9_reg_3040                                 |   87   |
|                                   tmp_reg_3374                                  |    1   |
|                                  tmp_s_reg_3014                                 |   86   |
|                                trunc_ln2_reg_3351                               |   77   |
|                              trunc_ln39_1_reg_2988                              |   76   |
|                               trunc_ln39_reg_2919                               |   50   |
|                                trunc_ln3_reg_3474                               |   59   |
|                              trunc_ln522_1_reg_3335                             |   73   |
|                              trunc_ln574_1_reg_3522                             |   59   |
|                               trunc_ln657_reg_3683                              |   11   |
|                                 x_is_0_reg_3147                                 |    1   |
|                                 x_is_n1_reg_3368                                |    1   |
|                                y_is_odd_reg_3320                                |    1   |
|                                   z2_reg_2944                                   |   73   |
|                                   z4_reg_3008                                   |   92   |
|                              zext_ln258_1_reg_3580                              |   79   |
|                               zext_ln258_reg_3575                               |   79   |
|                              zext_ln277_1_reg_3612                              |   93   |
|                               zext_ln277_reg_3607                               |   93   |
|                              zext_ln44_12_reg_2993                              |   89   |
|                              zext_ln44_13_reg_2998                              |   89   |
|                              zext_ln44_18_reg_3025                              |   98   |
|                              zext_ln44_19_reg_3030                              |   98   |
|                               zext_ln44_1_reg_2929                              |   75   |
|                              zext_ln44_23_reg_3057                              |   93   |
|                              zext_ln44_24_reg_3062                              |   93   |
|                              zext_ln44_28_reg_3089                              |   88   |
|                              zext_ln44_29_reg_3094                              |   88   |
|                               zext_ln44_2_reg_2934                              |   75   |
|                              zext_ln44_33_reg_3126                              |   83   |
|                              zext_ln44_34_reg_3131                              |   83   |
|                               zext_ln44_7_reg_2961                              |   79   |
|                               zext_ln44_8_reg_2966                              |   79   |
|                              zext_ln486_1_reg_3310                              |   12   |
|                               zext_ln502_reg_2874                               |   64   |
|                               zext_ln516_reg_2901                               |   54   |
|                               zext_ln522_reg_3261                               |   80   |
|                              zext_ln616_1_reg_3647                              |   100  |
|                               zext_ln616_reg_3642                               |   100  |
+---------------------------------------------------------------------------------+--------+
|                                      Total                                      |  7838  |
+---------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_429 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_442 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_507 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_533 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_546 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_546 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_571 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_584 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_590    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_595    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_600    |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_600    |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_604    |  p0  |   2  |  43  |   86   ||    9    |
|     grp_fu_604    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_608    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_608    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_612    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_612    |  p1  |   2  |  50  |   100  ||    9    |
|     grp_fu_616    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_616    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_620    |  p0  |   2  |  73  |   146  ||    9    |
|     grp_fu_620    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_624    |  p0  |   2  |  77  |   154  ||    9    |
|     grp_fu_624    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_628    |  p0  |   2  |  77  |   154  ||    9    |
|     grp_fu_628    |  p1  |   2  |  54  |   108  ||    9    |
|     grp_fu_632    |  p0  |   2  |  82  |   164  ||    9    |
|     grp_fu_632    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_636    |  p0  |   2  |  83  |   166  ||    9    |
|     grp_fu_636    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_640    |  p0  |   2  |  87  |   174  ||    9    |
|     grp_fu_640    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_644    |  p0  |   2  |  92  |   184  ||    9    |
|     grp_fu_644    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_770    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_770    |  p1  |   2  |   4  |    8   ||    9    |
|    grp_fu_2831    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2546  || 66.8153 ||   383   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   85   |    -   |  5935  |  11481 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   66   |    -   |   383  |
|  Register |    -   |    -   |  7838  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   85   |   66   |  13773 |  11864 |
+-----------+--------+--------+--------+--------+
