Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec 21 16:06:24 2024
| Host         : DESKTOP-9MNJBAS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       25          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.852        0.000                      0                  144        0.127        0.000                      0                  144        1.668        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                         {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0                         {0.000 10.000}       20.000          50.000          
  pixel_clk_5x                               {0.000 1.538}        3.077           325.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                              10.852        0.000                      0                  120        0.127        0.000                      0                  120        6.267        0.000                       0                    83  
  clkfbout_clk_wiz_0                                                                                                                                                                          18.591        0.000                       0                     3  
  pixel_clk_5x                                                                                                                                                                                 1.668        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       12.084        0.000                      0                   24        0.303        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)              pixel_clk_5x                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  To Clock:  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.852ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.223ns (11.441%)  route 1.726ns (88.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10.974 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.726    -1.142    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/AR[0]
    OLOGIC_X0Y189        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.284    10.974    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/CLK
    OLOGIC_X0Y189        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
                         clock pessimism             -0.717    10.257    
                         clock uncertainty           -0.095    10.163    
    OLOGIC_X0Y189        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                 10.852    

Slack (MET) :             10.875ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.223ns (11.581%)  route 1.703ns (88.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10.974 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.703    -1.165    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/AR[0]
    OLOGIC_X0Y190        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.284    10.974    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/CLK
    OLOGIC_X0Y190        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
                         clock pessimism             -0.717    10.257    
                         clock uncertainty           -0.095    10.163    
    OLOGIC_X0Y190        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                 10.875    

Slack (MET) :             10.950ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.223ns (12.047%)  route 1.628ns (87.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10.974 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.628    -1.240    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/AR[0]
    OLOGIC_X0Y191        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.284    10.974    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/CLK
    OLOGIC_X0Y191        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
                         clock pessimism             -0.717    10.257    
                         clock uncertainty           -0.095    10.163    
    OLOGIC_X0Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                 10.950    

Slack (MET) :             10.973ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.203%)  route 1.604ns (87.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10.974 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.604    -1.264    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/AR[0]
    OLOGIC_X0Y192        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.284    10.974    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/CLK
    OLOGIC_X0Y192        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
                         clock pessimism             -0.717    10.257    
                         clock uncertainty           -0.095    10.163    
    OLOGIC_X0Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                 10.973    

Slack (MET) :             10.995ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.223ns (12.334%)  route 1.585ns (87.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.976 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.585    -1.283    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/AR[0]
    OLOGIC_X0Y196        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.286    10.976    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/CLK
    OLOGIC_X0Y196        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
                         clock pessimism             -0.717    10.259    
                         clock uncertainty           -0.095    10.165    
    OLOGIC_X0Y196        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.712    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                 10.995    

Slack (MET) :             11.080ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.223ns (12.946%)  route 1.500ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 10.976 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.500    -1.368    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/AR[0]
    OLOGIC_X0Y195        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.286    10.976    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/CLK
    OLOGIC_X0Y195        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
                         clock pessimism             -0.717    10.259    
                         clock uncertainty           -0.095    10.165    
    OLOGIC_X0Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.712    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                 11.080    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.223ns (13.597%)  route 1.417ns (86.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10.974 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.417    -1.451    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/AR[0]
    OLOGIC_X0Y193        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.284    10.974    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/CLK
    OLOGIC_X0Y193        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
                         clock pessimism             -0.717    10.257    
                         clock uncertainty           -0.095    10.163    
    OLOGIC_X0Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.249ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.223ns (14.371%)  route 1.329ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10.974 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.329    -1.539    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/AR[0]
    OLOGIC_X0Y194        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.284    10.974    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/CLK
    OLOGIC_X0Y194        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
                         clock pessimism             -0.717    10.257    
                         clock uncertainty           -0.095    10.163    
    OLOGIC_X0Y194        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                 11.249    

Slack (MET) :             11.403ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.544ns (29.512%)  route 1.299ns (70.488%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.422ns = ( 10.911 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X6Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.236    -2.855 f  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[5]/Q
                         net (fo=6, routed)           0.440    -2.415    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[5]
    SLICE_X5Y195         LUT3 (Prop_lut3_I2_O)        0.129    -2.286 f  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.402    -1.883    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X4Y195         LUT6 (Prop_lut6_I2_O)        0.136    -1.747 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[8]_i_2/O
                         net (fo=9, routed)           0.457    -1.291    hdmi_colorbar_top_m0/u_video_driver/cnt_v[8]_i_2_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.043    -1.248 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.248    hdmi_colorbar_top_m0/u_video_driver/p_0_in__0[4]
    SLICE_X4Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.221    10.911    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X4Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]/C
                         clock pessimism             -0.694    10.217    
                         clock uncertainty           -0.095    10.123    
    SLICE_X4Y194         FDRE (Setup_fdre_C_D)        0.033    10.156    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         10.156    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                 11.403    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.484ns (26.894%)  route 1.316ns (73.106%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.422ns = ( 10.911 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.090ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.356    -3.090    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X2Y197         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDRE (Prop_fdre_C_Q)         0.259    -2.831 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.495    -2.336    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X3Y197         LUT2 (Prop_lut2_I0_O)        0.050    -2.286 r  hdmi_colorbar_top_m0/u_video_driver/c0_q_i_3/O
                         net (fo=2, routed)           0.367    -1.919    hdmi_colorbar_top_m0/u_video_driver/c0_q_i_3_n_0
    SLICE_X3Y197         LUT6 (Prop_lut6_I4_O)        0.132    -1.787 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.454    -1.333    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X4Y198         LUT2 (Prop_lut2_I0_O)        0.043    -1.290 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.290    hdmi_colorbar_top_m0/u_video_driver/p_0_in[0]
    SLICE_X4Y198         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.221    10.911    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X4Y198         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]/C
                         clock pessimism             -0.717    10.194    
                         clock uncertainty           -0.095    10.100    
    SLICE_X4Y198         FDRE (Setup_fdre_C_D)        0.034    10.134    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                 11.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/data_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/video_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X3Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.100    -0.819 r  hdmi_colorbar_top_m0/u_video_driver/data_req_reg/Q
                         net (fo=4, routed)           0.074    -0.745    hdmi_colorbar_top_m0/u_video_driver/data_req
    SLICE_X3Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.824    -1.037    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X3Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
                         clock pessimism              0.118    -0.919    
    SLICE_X3Y195         FDRE (Hold_fdre_C_D)         0.047    -0.872    hdmi_colorbar_top_m0/u_video_driver/video_en_reg
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.676%)  route 0.073ns (36.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.623    -0.920    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X1Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDCE (Prop_fdce_C_Q)         0.100    -0.820 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/Q
                         net (fo=7, routed)           0.073    -0.747    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[4]
    SLICE_X0Y190         LUT6 (Prop_lut6_I4_O)        0.028    -0.719 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.719    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[9]_i_1__0_n_0
    SLICE_X0Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.129    -0.909    
    SLICE_X0Y190         FDCE (Hold_fdce_C_D)         0.061    -0.848    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    -0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.622    -0.921    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X4Y196         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDRE (Prop_fdre_C_Q)         0.100    -0.821 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.100    -0.721    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q
    SLICE_X4Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X4Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                         clock pessimism              0.131    -0.907    
    SLICE_X4Y195         FDRE (Hold_fdre_C_D)         0.047    -0.860    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.860    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.641%)  route 0.083ns (39.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.623    -0.920    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X1Y191         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_fdre_C_Q)         0.100    -0.820 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/Q
                         net (fo=9, routed)           0.083    -0.737    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[8]
    SLICE_X0Y191         LUT6 (Prop_lut6_I1_O)        0.028    -0.709 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.709    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[6]_i_1__0_n_0
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/C
                         clock pessimism              0.129    -0.909    
    SLICE_X0Y191         FDCE (Hold_fdce_C_D)         0.060    -0.849    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.616%)  route 0.083ns (39.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.623    -0.920    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X1Y191         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_fdre_C_Q)         0.100    -0.820 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/Q
                         net (fo=9, routed)           0.083    -0.737    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[8]
    SLICE_X0Y191         LUT6 (Prop_lut6_I2_O)        0.028    -0.709 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.709    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[2]_i_1__0_n_0
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.129    -0.909    
    SLICE_X0Y191         FDCE (Hold_fdce_C_D)         0.060    -0.849    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.721%)  route 0.090ns (41.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.623    -0.920    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X1Y191         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_fdre_C_Q)         0.100    -0.820 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/Q
                         net (fo=8, routed)           0.090    -0.730    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[0]
    SLICE_X0Y191         LUT6 (Prop_lut6_I2_O)        0.028    -0.702 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.702    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[7]_i_1__0_n_0
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/C
                         clock pessimism              0.129    -0.909    
    SLICE_X0Y191         FDCE (Hold_fdce_C_D)         0.061    -0.848    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.163%)  route 0.058ns (26.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.622    -0.921    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X5Y196         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.091    -0.830 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[7]/Q
                         net (fo=4, routed)           0.058    -0.772    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[7]
    SLICE_X5Y196         LUT6 (Prop_lut6_I3_O)        0.066    -0.706 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.706    hdmi_colorbar_top_m0/u_video_driver/p_0_in__0[8]
    SLICE_X5Y196         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X5Y196         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[8]/C
                         clock pessimism              0.117    -0.921    
    SLICE_X5Y196         FDRE (Hold_fdre_C_D)         0.060    -0.861    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.861    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.173ns (68.703%)  route 0.079ns (31.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X2Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_fdre_C_Q)         0.107    -0.812 r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[9]/Q
                         net (fo=2, routed)           0.079    -0.733    hdmi_colorbar_top_m0/u_video_display/Q[1]
    SLICE_X2Y195         LUT3 (Prop_lut3_I1_O)        0.066    -0.667 r  hdmi_colorbar_top_m0/u_video_display/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.667    hdmi_colorbar_top_m0/u_video_display/pixel_data[8]
    SLICE_X2Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.824    -1.037    hdmi_colorbar_top_m0/u_video_display/CLK
    SLICE_X2Y195         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]/C
                         clock pessimism              0.118    -0.919    
    SLICE_X2Y195         FDRE (Hold_fdre_C_D)         0.096    -0.823    hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.130ns (53.537%)  route 0.113ns (46.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.622    -0.921    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X4Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_fdre_C_Q)         0.100    -0.821 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.113    -0.708    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[1]
    SLICE_X5Y194         LUT5 (Prop_lut5_I3_O)        0.030    -0.678 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.678    hdmi_colorbar_top_m0/u_video_driver/p_0_in__0[3]
    SLICE_X5Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X5Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]/C
                         clock pessimism              0.128    -0.910    
    SLICE_X5Y194         FDRE (Hold_fdre_C_D)         0.075    -0.835    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.070%)  route 0.104ns (44.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.622    -0.921    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X5Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100    -0.821 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.104    -0.717    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]
    SLICE_X4Y194         LUT6 (Prop_lut6_I4_O)        0.028    -0.689 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.689    hdmi_colorbar_top_m0/u_video_driver/p_0_in__0[4]
    SLICE_X4Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_video_driver/CLK
    SLICE_X4Y194         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]/C
                         clock pessimism              0.128    -0.910    
    SLICE_X4Y194         FDRE (Hold_fdre_C_D)         0.060    -0.850    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         13.333      11.925     BUFGCTRL_X0Y0    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y196    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y195    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y192    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y191    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y190    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y189    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y194    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.333      12.084     OLOGIC_X0Y193    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         13.333      12.263     MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.667       6.267      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.667       6.267      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.667       6.267      SLICE_X0Y194     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.667       6.267      SLICE_X0Y194     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.667       6.267      SLICE_X2Y193     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.667       6.267      SLICE_X2Y193     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.667       6.267      SLICE_X2Y193     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.667       6.267      SLICE_X2Y193     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.667       6.267      SLICE_X0Y190     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.667       6.267      SLICE_X0Y190     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y196     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y196     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.667       6.317      SLICE_X4Y195     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.667       6.317      SLICE_X2Y194     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.667       6.317      SLICE_X2Y194     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_5x
  To Clock:  pixel_clk_5x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_5x
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         3.077       1.668      BUFGCTRL_X0Y1    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         3.077       2.006      MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y196    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y195    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y192    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y191    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y190    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y189    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y194    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.077       2.007      OLOGIC_X0Y193    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y2  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.084ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.223ns (22.834%)  route 0.754ns (77.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.754    -2.114    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X2Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X2Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X2Y194         FDCE (Recov_fdce_C_CLR)     -0.154     9.970    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                 12.084    

Slack (MET) :             12.129ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.223ns (25.533%)  route 0.650ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.650    -2.218    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X0Y195         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X0Y195         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X0Y195         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                 12.129    

Slack (MET) :             12.132ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.223ns (25.595%)  route 0.648ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.648    -2.220    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X1Y195         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X1Y195         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X1Y195         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                 12.132    

Slack (MET) :             12.132ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.223ns (25.595%)  route 0.648ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.648    -2.220    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X1Y195         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X1Y195         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X1Y195         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                 12.132    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.460%)  route 0.561ns (71.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.561    -2.307    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X0Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X0Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X0Y194         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.460%)  route 0.561ns (71.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.561    -2.307    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X0Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X0Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X0Y194         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.460%)  route 0.561ns (71.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.561    -2.307    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X0Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X0Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X0Y194         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.460%)  route 0.561ns (71.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.561    -2.307    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X0Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X0Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X0Y194         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.460%)  route 0.561ns (71.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.561    -2.307    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X0Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X0Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X0Y194         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.221ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.223ns (28.536%)  route 0.558ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.421ns = ( 10.912 - 13.333 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          1.081     1.081    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.355    -3.091    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.223    -2.868 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.558    -2.310    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X1Y194         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    G22                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986    14.319    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     7.921 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     9.607    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.690 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.222    10.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X1Y194         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism             -0.694    10.218    
                         clock uncertainty           -0.095    10.124    
    SLICE_X1Y194         FDCE (Recov_fdce_C_CLR)     -0.212     9.912    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                 12.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.557%)  route 0.147ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.147    -0.672    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y191         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y191         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.557%)  route 0.147ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.147    -0.672    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y191         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y191         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.557%)  route 0.147ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.147    -0.672    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y191         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y191         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y191         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.389%)  route 0.240ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.240    -0.579    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X1Y190         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X1Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X1Y190         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.209%)  route 0.242ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.242    -0.577    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y190         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y190         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.209%)  route 0.242ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.242    -0.577    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y190         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y190         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.209%)  route 0.242ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.242    -0.577    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y190         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y190         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.209%)  route 0.242ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.242    -0.577    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X0Y190         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.823    -1.038    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X0Y190         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.132    -0.906    
    SLICE_X0Y190         FDCE (Remov_fdce_C_CLR)     -0.069    -0.975    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.665%)  route 0.290ns (74.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.290    -0.529    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X0Y193         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.824    -1.037    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X0Y193         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.129    -0.908    
    SLICE_X0Y193         FDCE (Remov_fdce_C_CLR)     -0.069    -0.977    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.665%)  route 0.290ns (74.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.503     0.503    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -2.330 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.569    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.543 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.624    -0.919    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X1Y193         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.100    -0.819 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.290    -0.529    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X0Y193         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.824    -1.037    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X0Y193         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.129    -0.908    
    SLICE_X0Y193         FDCE (Remov_fdce_C_CLR)     -0.069    -0.977    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.448    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 3.624ns (45.205%)  route 4.393ns (54.795%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  cnt_reg[24]/Q
                         net (fo=12, routed)          2.169     2.392    exter_io1_OBUF[0]
    SLICE_X0Y203         LUT1 (Prop_lut1_I0_O)        0.043     2.435 r  exter_io1_OBUF[13]_inst_i_1/O
                         net (fo=7, routed)           2.224     4.659    exter_io1_OBUF[1]
    A9                   OBUF (Prop_obuf_I_O)         3.358     8.017 r  exter_io1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.017    exter_io1[9]
    A9                                                                r  exter_io1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 3.627ns (45.709%)  route 4.308ns (54.291%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  cnt_reg[24]/Q
                         net (fo=12, routed)          2.169     2.392    exter_io1_OBUF[0]
    SLICE_X0Y203         LUT1 (Prop_lut1_I0_O)        0.043     2.435 r  exter_io1_OBUF[13]_inst_i_1/O
                         net (fo=7, routed)           2.139     4.574    exter_io1_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         3.361     7.935 r  exter_io1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.935    exter_io1[13]
    A8                                                                r  exter_io1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 3.695ns (46.613%)  route 4.232ns (53.387%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  cnt_reg[24]/Q
                         net (fo=12, routed)          2.255     2.478    exter_io1_OBUF[0]
    SLICE_X0Y207         LUT2 (Prop_lut2_I0_O)        0.049     2.527 r  o_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.977     4.504    o_led_OBUF[3]
    D19                  OBUF (Prop_obuf_I_O)         3.423     7.928 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.928    o_led[3]
    D19                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 3.625ns (46.285%)  route 4.207ns (53.715%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  cnt_reg[24]/Q
                         net (fo=12, routed)          2.169     2.392    exter_io1_OBUF[0]
    SLICE_X0Y203         LUT1 (Prop_lut1_I0_O)        0.043     2.435 r  exter_io1_OBUF[13]_inst_i_1/O
                         net (fo=7, routed)           2.038     4.473    exter_io1_OBUF[1]
    B9                   OBUF (Prop_obuf_I_O)         3.359     7.832 r  exter_io1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.832    exter_io1[11]
    B9                                                                r  exter_io1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 3.611ns (48.869%)  route 3.778ns (51.131%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  cnt_reg[23]/Q
                         net (fo=4, routed)           2.146     2.369    p_1_in
    SLICE_X0Y203         LUT2 (Prop_lut2_I0_O)        0.043     2.412 r  o_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.631     4.044    o_led_OBUF[0]
    C12                  OBUF (Prop_obuf_I_O)         3.345     7.388 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.388    o_led[0]
    C12                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_key[4]
                            (input port)
  Destination:            o_core_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 5.057ns (69.860%)  route 2.182ns (30.140%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D23                                               0.000     0.000 f  i_key[4] (IN)
                         net (fo=0)                   0.000     0.000    i_key[4]
    D23                  IBUF (Prop_ibuf_I_O)         1.576     1.576 f  i_key_IBUF[4]_inst/O
                         net (fo=2, routed)           0.580     2.157    i_key_IBUF[4]
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.049     2.206 r  o_core_led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.601     3.807    o_core_led_OBUF[0]
    F25                  OBUF (Prop_obuf_I_O)         3.432     7.239 r  o_core_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.239    o_core_led[1]
    F25                                                               r  o_core_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.224ns  (logic 3.622ns (50.135%)  route 3.602ns (49.865%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  cnt_reg[24]/Q
                         net (fo=12, routed)          2.169     2.392    exter_io1_OBUF[0]
    SLICE_X0Y203         LUT1 (Prop_lut1_I0_O)        0.043     2.435 r  exter_io1_OBUF[13]_inst_i_1/O
                         net (fo=7, routed)           1.433     3.868    exter_io1_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.356     7.224 r  exter_io1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.224    exter_io1[3]
    B11                                                               r  exter_io1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 3.601ns (50.497%)  route 3.530ns (49.503%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  cnt_reg[24]/Q
                         net (fo=12, routed)          2.255     2.478    exter_io1_OBUF[0]
    SLICE_X0Y207         LUT2 (Prop_lut2_I0_O)        0.043     2.521 r  o_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.275     3.796    o_led_OBUF[2]
    C14                  OBUF (Prop_obuf_I_O)         3.335     7.131 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.131    o_led[2]
    C14                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_key[4]
                            (input port)
  Destination:            o_core_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 5.061ns (71.605%)  route 2.007ns (28.395%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D23                                               0.000     0.000 f  i_key[4] (IN)
                         net (fo=0)                   0.000     0.000    i_key[4]
    D23                  IBUF (Prop_ibuf_I_O)         1.576     1.576 f  i_key_IBUF[4]_inst/O
                         net (fo=2, routed)           0.580     2.157    i_key_IBUF[4]
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.049     2.206 r  o_core_led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.426     3.632    o_core_led_OBUF[0]
    D25                  OBUF (Prop_obuf_I_O)         3.436     7.068 r  o_core_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.068    o_core_led[0]
    D25                                                               r  o_core_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 3.629ns (51.505%)  route 3.417ns (48.495%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  cnt_reg[24]/Q
                         net (fo=12, routed)          2.169     2.392    exter_io1_OBUF[0]
    SLICE_X0Y203         LUT1 (Prop_lut1_I0_O)        0.043     2.435 r  exter_io1_OBUF[13]_inst_i_1/O
                         net (fo=7, routed)           1.248     3.683    exter_io1_OBUF[1]
    B10                  OBUF (Prop_obuf_I_O)         3.363     7.047 r  exter_io1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.047    exter_io1[7]
    B10                                                               r  exter_io1[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[10]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.289 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.289    cnt_reg[8]_i_1_n_5
    SLICE_X0Y125         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[14]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.289 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.289    cnt_reg[12]_i_1_n_5
    SLICE_X0Y126         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[18]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.289 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.289    cnt_reg[16]_i_1_n_5
    SLICE_X0Y127         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[22]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[22]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.289 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.289    cnt_reg[20]_i_1_n_5
    SLICE_X0Y128         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[2]
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.289 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.289    cnt_reg[0]_i_1_n_5
    SLICE_X0Y123         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[6]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.289 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.289    cnt_reg[4]_i_1_n_5
    SLICE_X0Y124         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.761%)  route 0.110ns (35.239%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[10]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.313 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    cnt_reg[8]_i_1_n_4
    SLICE_X0Y125         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.761%)  route 0.110ns (35.239%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[14]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.313 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    cnt_reg[12]_i_1_n_4
    SLICE_X0Y126         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.761%)  route 0.110ns (35.239%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[18]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.313 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    cnt_reg[16]_i_1_n_4
    SLICE_X0Y127         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.761%)  route 0.110ns (35.239%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[22]/Q
                         net (fo=1, routed)           0.110     0.210    cnt_reg_n_0_[22]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     0.313 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    cnt_reg[20]_i_1_n_4
    SLICE_X0Y128         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 0.030ns (1.722%)  route 1.712ns (98.278%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    G22                  IBUF                         0.000    10.000 f  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553    10.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.270     7.283 f  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.826     8.109    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     8.139 f  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.886     9.025    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.204ns  (logic 0.083ns (2.591%)  route 3.121ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.435    -2.208    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pixel_clk_5x
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.467ns  (logic 1.467ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.853    -1.008    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X0Y194        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y194        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.787 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.787    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    B17                  OBUFDS (Prop_obufds_I_OB)    1.246     0.459 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000     0.459    o_hdmi_d_n[2]
    A17                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.467ns  (logic 1.467ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.853    -1.008    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X0Y194        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y194        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.787 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.787    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    B17                  OBUFDS (Prop_obufds_I_O)     1.246     0.459 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000     0.459    o_hdmi_d_p[2]
    B17                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 1.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.854    -1.007    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X0Y196        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y196        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.786 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.786    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    A18                  OBUFDS (Prop_obufds_I_OB)    1.240     0.454 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000     0.454    o_hdmi_d_n[0]
    A19                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 1.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.854    -1.007    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X0Y196        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y196        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.786 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.786    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    A18                  OBUFDS (Prop_obufds_I_O)     1.240     0.454 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000     0.454    o_hdmi_d_p[0]
    A18                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 1.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.852    -1.009    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X0Y190        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.788 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.788    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    C17                  OBUFDS (Prop_obufds_I_OB)    1.232     0.444 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000     0.444    o_hdmi_d_n[1]
    C18                                                               r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 1.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.852    -1.009    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X0Y190        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.788 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.788    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    C17                  OBUFDS (Prop_obufds_I_O)     1.232     0.444 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000     0.444    o_hdmi_d_p[1]
    C17                                                               r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.443ns  (logic 1.443ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.853    -1.008    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X0Y192        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.787 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.787    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    C19                  OBUFDS (Prop_obufds_I_OB)    1.222     0.435 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000     0.435    o_hdmi_clk_n
    B19                                                               r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.443ns  (logic 1.443ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.553     0.553    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.717 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.891    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.861 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           0.853    -1.008    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X0Y192        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221    -0.787 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -0.787    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    C19                  OBUFDS (Prop_obufds_I_O)     1.222     0.435 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000     0.435    o_hdmi_clk_p
    C19                                                               r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.844ns  (logic 1.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.284    -2.359    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X0Y192        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.021 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.021    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    C19                  OBUFDS (Prop_obufds_I_OB)    1.506    -0.515 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000    -0.515    o_hdmi_clk_n
    B19                                                               r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.844ns  (logic 1.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.284    -2.359    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X0Y192        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.021 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.021    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    C19                  OBUFDS (Prop_obufds_I_O)     1.506    -0.515 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000    -0.515    o_hdmi_clk_p
    C19                                                               r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.853ns  (logic 1.853ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.284    -2.359    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X0Y190        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.021 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.021    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    C17                  OBUFDS (Prop_obufds_I_OB)    1.515    -0.506 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000    -0.506    o_hdmi_d_n[1]
    C18                                                               r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.853ns  (logic 1.853ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.284    -2.359    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X0Y190        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.021 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.021    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    C17                  OBUFDS (Prop_obufds_I_O)     1.515    -0.506 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000    -0.506    o_hdmi_d_p[1]
    C17                                                               r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.862ns  (logic 1.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.286    -2.357    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X0Y196        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y196        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.019 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.019    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    A18                  OBUFDS (Prop_obufds_I_OB)    1.524    -0.495 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000    -0.495    o_hdmi_d_n[0]
    A19                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.862ns  (logic 1.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.286    -2.357    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X0Y196        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y196        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.019 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.019    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    A18                  OBUFDS (Prop_obufds_I_O)     1.524    -0.495 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000    -0.495    o_hdmi_d_p[0]
    A18                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.867ns  (logic 1.867ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.284    -2.359    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X0Y194        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y194        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.021 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.021    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    B17                  OBUFDS (Prop_obufds_I_OB)    1.529    -0.492 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000    -0.492    o_hdmi_d_n[2]
    A17                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.867ns  (logic 1.867ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     0.986    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    -5.412 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.726    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.284    -2.359    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X0Y194        OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y194        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.338    -2.021 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.000    -2.021    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    B17                  OBUFDS (Prop_obufds_I_O)     1.529    -0.492 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000    -0.492    o_hdmi_d_p[2]
    B17                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





