

================================================================
== Vitis HLS Report for 'md_kernel'
================================================================
* Date:           Thu Aug  7 00:29:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        KNN
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.534 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262913|   262913|  2.103 ms|  2.103 ms|  262914|  262914|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i   |   262912|   262912|      1027|          -|          -|   256|        no|
        | + loop_j  |     1024|     1024|        64|          -|          -|    16|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/knn/md.c:23]   --->   Operation 68 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/knn.tcl:3]   --->   Operation 69 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [data/benchmarks/knn/md.c:10]   --->   Operation 70 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %force_x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %force_x"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %force_y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %force_y"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %force_z, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %force_z"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %position_x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %position_x"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %position_y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %position_y"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %position_z, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %position_z"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NL, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %NL"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln23 = store i9 0, i9 %i" [data/benchmarks/knn/md.c:23]   --->   Operation 85 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln25 = br void %loop_j" [data/benchmarks/knn/md.c:25]   --->   Operation 86 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i"   --->   Operation 87 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.71ns)   --->   "%icmp_ln25 = icmp_eq  i9 %i_1, i9 256" [data/benchmarks/knn/md.c:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.71ns)   --->   "%add_ln25 = add i9 %i_1, i9 1" [data/benchmarks/knn/md.c:25]   --->   Operation 89 'add' 'add_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %loop_j.split, void %for.end43" [data/benchmarks/knn/md.c:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i9 %i_1" [data/benchmarks/knn/md.c:25]   --->   Operation 91 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%position_x_addr = getelementptr i64 %position_x, i64 0, i64 %zext_ln25" [data/benchmarks/knn/md.c:27]   --->   Operation 92 'getelementptr' 'position_x_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.20ns)   --->   "%position_x_load = load i8 %position_x_addr" [data/benchmarks/knn/md.c:27]   --->   Operation 93 'load' 'position_x_load' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%position_y_addr = getelementptr i64 %position_y, i64 0, i64 %zext_ln25" [data/benchmarks/knn/md.c:28]   --->   Operation 94 'getelementptr' 'position_y_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.20ns)   --->   "%position_y_load = load i8 %position_y_addr" [data/benchmarks/knn/md.c:28]   --->   Operation 95 'load' 'position_y_load' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%position_z_addr = getelementptr i64 %position_z, i64 0, i64 %zext_ln25" [data/benchmarks/knn/md.c:29]   --->   Operation 96 'getelementptr' 'position_z_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.20ns)   --->   "%position_z_load = load i8 %position_z_addr" [data/benchmarks/knn/md.c:29]   --->   Operation 97 'load' 'position_z_load' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty = trunc i9 %i_1"   --->   Operation 98 'trunc' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [data/benchmarks/knn/md.c:60]   --->   Operation 99 'ret' 'ret_ln60' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [data/benchmarks/knn/md.c:26]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/knn/md.c:59]   --->   Operation 101 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] (1.20ns)   --->   "%position_x_load = load i8 %position_x_addr" [data/benchmarks/knn/md.c:27]   --->   Operation 102 'load' 'position_x_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%i_x = bitcast i64 %position_x_load" [data/benchmarks/knn/md.c:27]   --->   Operation 103 'bitcast' 'i_x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/2] (1.20ns)   --->   "%position_y_load = load i8 %position_y_addr" [data/benchmarks/knn/md.c:28]   --->   Operation 104 'load' 'position_y_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%i_y = bitcast i64 %position_y_load" [data/benchmarks/knn/md.c:28]   --->   Operation 105 'bitcast' 'i_y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (1.20ns)   --->   "%position_z_load = load i8 %position_z_addr" [data/benchmarks/knn/md.c:29]   --->   Operation 106 'load' 'position_z_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%i_z = bitcast i64 %position_z_load" [data/benchmarks/knn/md.c:29]   --->   Operation 107 'bitcast' 'i_z' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 0"   --->   Operation 108 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln33 = br void %for.inc" [data/benchmarks/knn/md.c:33]   --->   Operation 109 'br' 'br_ln33' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln33, void %for.inc.split, i5 0, void %loop_j.split" [data/benchmarks/knn/md.c:33]   --->   Operation 110 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%fz = phi i64 %fz_1, void %for.inc.split, i64 0, void %loop_j.split"   --->   Operation 111 'phi' 'fz' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%fy = phi i64 %fy_1, void %for.inc.split, i64 0, void %loop_j.split"   --->   Operation 112 'phi' 'fy' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%fx = phi i64 %fx_1, void %for.inc.split, i64 0, void %loop_j.split"   --->   Operation 113 'phi' 'fx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i5 %j, i5 16" [data/benchmarks/knn/md.c:33]   --->   Operation 114 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln33 = add i5 %j, i5 1" [data/benchmarks/knn/md.c:33]   --->   Operation 115 'add' 'add_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.split, void %for.inc41" [data/benchmarks/knn/md.c:33]   --->   Operation 116 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %j" [data/benchmarks/knn/md.c:33]   --->   Operation 117 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.74ns)   --->   "%add_ln36 = add i12 %zext_ln33, i12 %tmp_1" [data/benchmarks/knn/md.c:36]   --->   Operation 118 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i12 %add_ln36" [data/benchmarks/knn/md.c:36]   --->   Operation 119 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%NL_addr = getelementptr i32 %NL, i64 0, i64 %zext_ln36" [data/benchmarks/knn/md.c:36]   --->   Operation 120 'getelementptr' 'NL_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (1.64ns)   --->   "%jidx = load i12 %NL_addr" [data/benchmarks/knn/md.c:36]   --->   Operation 121 'load' 'jidx' <Predicate = (!icmp_ln33)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i64 %fx" [data/benchmarks/knn/md.c:56]   --->   Operation 122 'bitcast' 'bitcast_ln56' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%force_x_addr = getelementptr i64 %force_x, i64 0, i64 %zext_ln25" [data/benchmarks/knn/md.c:56]   --->   Operation 123 'getelementptr' 'force_x_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.20ns)   --->   "%store_ln56 = store i64 %bitcast_ln56, i8 %force_x_addr" [data/benchmarks/knn/md.c:56]   --->   Operation 124 'store' 'store_ln56' <Predicate = (icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i64 %fy" [data/benchmarks/knn/md.c:57]   --->   Operation 125 'bitcast' 'bitcast_ln57' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%force_y_addr = getelementptr i64 %force_y, i64 0, i64 %zext_ln25" [data/benchmarks/knn/md.c:57]   --->   Operation 126 'getelementptr' 'force_y_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.20ns)   --->   "%store_ln57 = store i64 %bitcast_ln57, i8 %force_y_addr" [data/benchmarks/knn/md.c:57]   --->   Operation 127 'store' 'store_ln57' <Predicate = (icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i64 %fz" [data/benchmarks/knn/md.c:58]   --->   Operation 128 'bitcast' 'bitcast_ln58' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%force_z_addr = getelementptr i64 %force_z, i64 0, i64 %zext_ln25" [data/benchmarks/knn/md.c:58]   --->   Operation 129 'getelementptr' 'force_z_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln58 = store i64 %bitcast_ln58, i8 %force_z_addr" [data/benchmarks/knn/md.c:58]   --->   Operation 130 'store' 'store_ln58' <Predicate = (icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln23 = store i9 %add_ln25, i9 %i" [data/benchmarks/knn/md.c:23]   --->   Operation 131 'store' 'store_ln23' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln25 = br void %loop_j" [data/benchmarks/knn/md.c:25]   --->   Operation 132 'br' 'br_ln25' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 133 [1/2] (1.64ns)   --->   "%jidx = load i12 %NL_addr" [data/benchmarks/knn/md.c:36]   --->   Operation 133 'load' 'jidx' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i32 %jidx" [data/benchmarks/knn/md.c:38]   --->   Operation 134 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%position_x_addr_1 = getelementptr i64 %position_x, i64 0, i64 %zext_ln38" [data/benchmarks/knn/md.c:38]   --->   Operation 135 'getelementptr' 'position_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.20ns)   --->   "%position_x_load_1 = load i8 %position_x_addr_1" [data/benchmarks/knn/md.c:38]   --->   Operation 136 'load' 'position_x_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%position_y_addr_1 = getelementptr i64 %position_y, i64 0, i64 %zext_ln38" [data/benchmarks/knn/md.c:39]   --->   Operation 137 'getelementptr' 'position_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (1.20ns)   --->   "%position_y_load_1 = load i8 %position_y_addr_1" [data/benchmarks/knn/md.c:39]   --->   Operation 138 'load' 'position_y_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%position_z_addr_1 = getelementptr i64 %position_z, i64 0, i64 %zext_ln38" [data/benchmarks/knn/md.c:40]   --->   Operation 139 'getelementptr' 'position_z_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (1.20ns)   --->   "%position_z_load_1 = load i8 %position_z_addr_1" [data/benchmarks/knn/md.c:40]   --->   Operation 140 'load' 'position_z_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 5.53>
ST_6 : Operation 141 [1/2] (1.20ns)   --->   "%position_x_load_1 = load i8 %position_x_addr_1" [data/benchmarks/knn/md.c:38]   --->   Operation 141 'load' 'position_x_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%j_x = bitcast i64 %position_x_load_1" [data/benchmarks/knn/md.c:38]   --->   Operation 142 'bitcast' 'j_x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/2] (1.20ns)   --->   "%position_y_load_1 = load i8 %position_y_addr_1" [data/benchmarks/knn/md.c:39]   --->   Operation 143 'load' 'position_y_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%j_y = bitcast i64 %position_y_load_1" [data/benchmarks/knn/md.c:39]   --->   Operation 144 'bitcast' 'j_y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (1.20ns)   --->   "%position_z_load_1 = load i8 %position_z_addr_1" [data/benchmarks/knn/md.c:40]   --->   Operation 145 'load' 'position_z_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%j_z = bitcast i64 %position_z_load_1" [data/benchmarks/knn/md.c:40]   --->   Operation 146 'bitcast' 'j_z' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [4/4] (4.33ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [data/benchmarks/knn/md.c:42]   --->   Operation 147 'dsub' 'delx' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [4/4] (4.33ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [data/benchmarks/knn/md.c:43]   --->   Operation 148 'dsub' 'dely' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [4/4] (4.33ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [data/benchmarks/knn/md.c:44]   --->   Operation 149 'dsub' 'delz' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 150 [3/4] (4.33ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [data/benchmarks/knn/md.c:42]   --->   Operation 150 'dsub' 'delx' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [3/4] (4.33ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [data/benchmarks/knn/md.c:43]   --->   Operation 151 'dsub' 'dely' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [3/4] (4.33ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [data/benchmarks/knn/md.c:44]   --->   Operation 152 'dsub' 'delz' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 153 [2/4] (4.33ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [data/benchmarks/knn/md.c:42]   --->   Operation 153 'dsub' 'delx' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [2/4] (4.33ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [data/benchmarks/knn/md.c:43]   --->   Operation 154 'dsub' 'dely' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [2/4] (4.33ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [data/benchmarks/knn/md.c:44]   --->   Operation 155 'dsub' 'delz' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 156 [1/4] (4.33ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [data/benchmarks/knn/md.c:42]   --->   Operation 156 'dsub' 'delx' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/4] (4.33ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [data/benchmarks/knn/md.c:43]   --->   Operation 157 'dsub' 'dely' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/4] (4.33ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [data/benchmarks/knn/md.c:44]   --->   Operation 158 'dsub' 'delz' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 159 [4/4] (4.50ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [data/benchmarks/knn/md.c:45]   --->   Operation 159 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [data/benchmarks/knn/md.c:45]   --->   Operation 160 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 161 [3/4] (4.50ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [data/benchmarks/knn/md.c:45]   --->   Operation 161 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [data/benchmarks/knn/md.c:45]   --->   Operation 162 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 163 [2/4] (4.50ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [data/benchmarks/knn/md.c:45]   --->   Operation 163 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [data/benchmarks/knn/md.c:45]   --->   Operation 164 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 165 [1/4] (4.50ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [data/benchmarks/knn/md.c:45]   --->   Operation 165 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [data/benchmarks/knn/md.c:45]   --->   Operation 166 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 167 [4/4] (4.33ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [data/benchmarks/knn/md.c:45]   --->   Operation 167 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [data/benchmarks/knn/md.c:45]   --->   Operation 168 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 169 [3/4] (4.33ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [data/benchmarks/knn/md.c:45]   --->   Operation 169 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [data/benchmarks/knn/md.c:45]   --->   Operation 170 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.50>
ST_16 : Operation 171 [2/4] (4.33ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [data/benchmarks/knn/md.c:45]   --->   Operation 171 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [data/benchmarks/knn/md.c:45]   --->   Operation 172 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.50>
ST_17 : Operation 173 [1/4] (4.33ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [data/benchmarks/knn/md.c:45]   --->   Operation 173 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [data/benchmarks/knn/md.c:45]   --->   Operation 174 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 175 [4/4] (4.33ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [data/benchmarks/knn/md.c:45]   --->   Operation 175 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 176 [3/4] (4.33ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [data/benchmarks/knn/md.c:45]   --->   Operation 176 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 177 [2/4] (4.33ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [data/benchmarks/knn/md.c:45]   --->   Operation 177 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 178 [1/4] (4.33ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [data/benchmarks/knn/md.c:45]   --->   Operation 178 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 179 [14/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 179 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 180 [13/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 180 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.22>
ST_24 : Operation 181 [12/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 181 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.22>
ST_25 : Operation 182 [11/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 182 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.22>
ST_26 : Operation 183 [10/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 183 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.22>
ST_27 : Operation 184 [9/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 184 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.22>
ST_28 : Operation 185 [8/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 185 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.22>
ST_29 : Operation 186 [7/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 186 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.22>
ST_30 : Operation 187 [6/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 187 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.22>
ST_31 : Operation 188 [5/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 188 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.22>
ST_32 : Operation 189 [4/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 189 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.22>
ST_33 : Operation 190 [3/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 190 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.22>
ST_34 : Operation 191 [2/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 191 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.22>
ST_35 : Operation 192 [1/14] (5.22ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [data/benchmarks/knn/md.c:45]   --->   Operation 192 'ddiv' 'r2inv' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.50>
ST_36 : Operation 193 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 193 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.50>
ST_37 : Operation 194 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 194 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.50>
ST_38 : Operation 195 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 195 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.50>
ST_39 : Operation 196 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 196 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.50>
ST_40 : Operation 197 [4/4] (4.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 197 'dmul' 'r6inv' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.50>
ST_41 : Operation 198 [3/4] (4.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 198 'dmul' 'r6inv' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.50>
ST_42 : Operation 199 [2/4] (4.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 199 'dmul' 'r6inv' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.50>
ST_43 : Operation 200 [1/4] (4.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [data/benchmarks/knn/md.c:47]   --->   Operation 200 'dmul' 'r6inv' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.50>
ST_44 : Operation 201 [4/4] (4.50ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [data/benchmarks/knn/md.c:48]   --->   Operation 201 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.50>
ST_45 : Operation 202 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [data/benchmarks/knn/md.c:48]   --->   Operation 202 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.50>
ST_46 : Operation 203 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [data/benchmarks/knn/md.c:48]   --->   Operation 203 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.50>
ST_47 : Operation 204 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [data/benchmarks/knn/md.c:48]   --->   Operation 204 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.33>
ST_48 : Operation 205 [4/4] (4.33ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [data/benchmarks/knn/md.c:48]   --->   Operation 205 'dadd' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.33>
ST_49 : Operation 206 [3/4] (4.33ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [data/benchmarks/knn/md.c:48]   --->   Operation 206 'dadd' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.33>
ST_50 : Operation 207 [2/4] (4.33ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [data/benchmarks/knn/md.c:48]   --->   Operation 207 'dadd' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.33>
ST_51 : Operation 208 [1/4] (4.33ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [data/benchmarks/knn/md.c:48]   --->   Operation 208 'dadd' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.50>
ST_52 : Operation 209 [4/4] (4.50ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [data/benchmarks/knn/md.c:48]   --->   Operation 209 'dmul' 'potential' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.50>
ST_53 : Operation 210 [3/4] (4.50ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [data/benchmarks/knn/md.c:48]   --->   Operation 210 'dmul' 'potential' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.50>
ST_54 : Operation 211 [2/4] (4.50ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [data/benchmarks/knn/md.c:48]   --->   Operation 211 'dmul' 'potential' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.50>
ST_55 : Operation 212 [1/4] (4.50ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [data/benchmarks/knn/md.c:48]   --->   Operation 212 'dmul' 'potential' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.50>
ST_56 : Operation 213 [4/4] (4.50ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [data/benchmarks/knn/md.c:50]   --->   Operation 213 'dmul' 'force' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.50>
ST_57 : Operation 214 [3/4] (4.50ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [data/benchmarks/knn/md.c:50]   --->   Operation 214 'dmul' 'force' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.50>
ST_58 : Operation 215 [2/4] (4.50ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [data/benchmarks/knn/md.c:50]   --->   Operation 215 'dmul' 'force' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.50>
ST_59 : Operation 216 [1/4] (4.50ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [data/benchmarks/knn/md.c:50]   --->   Operation 216 'dmul' 'force' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.50>
ST_60 : Operation 217 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [data/benchmarks/knn/md.c:51]   --->   Operation 217 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 218 [4/4] (4.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [data/benchmarks/knn/md.c:52]   --->   Operation 218 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 219 [4/4] (4.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [data/benchmarks/knn/md.c:53]   --->   Operation 219 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.50>
ST_61 : Operation 220 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [data/benchmarks/knn/md.c:51]   --->   Operation 220 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 221 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [data/benchmarks/knn/md.c:52]   --->   Operation 221 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 222 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [data/benchmarks/knn/md.c:53]   --->   Operation 222 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.50>
ST_62 : Operation 223 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [data/benchmarks/knn/md.c:51]   --->   Operation 223 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 224 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [data/benchmarks/knn/md.c:52]   --->   Operation 224 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 225 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [data/benchmarks/knn/md.c:53]   --->   Operation 225 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.50>
ST_63 : Operation 226 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [data/benchmarks/knn/md.c:51]   --->   Operation 226 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 227 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [data/benchmarks/knn/md.c:52]   --->   Operation 227 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 228 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [data/benchmarks/knn/md.c:53]   --->   Operation 228 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.33>
ST_64 : Operation 229 [4/4] (4.33ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul8" [data/benchmarks/knn/md.c:51]   --->   Operation 229 'dadd' 'fx_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 230 [4/4] (4.33ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul9" [data/benchmarks/knn/md.c:52]   --->   Operation 230 'dadd' 'fy_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 231 [4/4] (4.33ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul4" [data/benchmarks/knn/md.c:53]   --->   Operation 231 'dadd' 'fz_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.33>
ST_65 : Operation 232 [3/4] (4.33ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul8" [data/benchmarks/knn/md.c:51]   --->   Operation 232 'dadd' 'fx_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 233 [3/4] (4.33ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul9" [data/benchmarks/knn/md.c:52]   --->   Operation 233 'dadd' 'fy_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 234 [3/4] (4.33ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul4" [data/benchmarks/knn/md.c:53]   --->   Operation 234 'dadd' 'fz_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.33>
ST_66 : Operation 235 [2/4] (4.33ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul8" [data/benchmarks/knn/md.c:51]   --->   Operation 235 'dadd' 'fx_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 236 [2/4] (4.33ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul9" [data/benchmarks/knn/md.c:52]   --->   Operation 236 'dadd' 'fy_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 237 [2/4] (4.33ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul4" [data/benchmarks/knn/md.c:53]   --->   Operation 237 'dadd' 'fz_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.33>
ST_67 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [data/benchmarks/knn/md.c:34]   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/knn/md.c:54]   --->   Operation 239 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 240 [1/4] (4.33ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul8" [data/benchmarks/knn/md.c:51]   --->   Operation 240 'dadd' 'fx_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 241 [1/4] (4.33ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul9" [data/benchmarks/knn/md.c:52]   --->   Operation 241 'dadd' 'fy_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 242 [1/4] (4.33ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul4" [data/benchmarks/knn/md.c:53]   --->   Operation 242 'dadd' 'fz_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [data/benchmarks/knn/md.c:33]   --->   Operation 243 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', data/benchmarks/knn/md.c:23) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln23', data/benchmarks/knn/md.c:23) of constant 0 on local variable 'i', data/benchmarks/knn/md.c:23 [25]  (0.387 ns)

 <State 2>: 1.200ns
The critical path consists of the following:
	'load' operation 9 bit ('i') on local variable 'i', data/benchmarks/knn/md.c:23 [28]  (0.000 ns)
	'getelementptr' operation 8 bit ('position_x_addr', data/benchmarks/knn/md.c:27) [36]  (0.000 ns)
	'load' operation 64 bit ('position_x_load', data/benchmarks/knn/md.c:27) on array 'position_x' [37]  (1.200 ns)

 <State 3>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('position_x_load', data/benchmarks/knn/md.c:27) on array 'position_x' [37]  (1.200 ns)

 <State 4>: 2.390ns
The critical path consists of the following:
	'phi' operation 5 bit ('j', data/benchmarks/knn/md.c:33) with incoming values : ('add_ln33', data/benchmarks/knn/md.c:33) [49]  (0.000 ns)
	'add' operation 12 bit ('add_ln36', data/benchmarks/knn/md.c:36) [60]  (0.745 ns)
	'getelementptr' operation 12 bit ('NL_addr', data/benchmarks/knn/md.c:36) [62]  (0.000 ns)
	'load' operation 32 bit ('jidx', data/benchmarks/knn/md.c:36) on array 'NL' [63]  (1.645 ns)

 <State 5>: 2.845ns
The critical path consists of the following:
	'load' operation 32 bit ('jidx', data/benchmarks/knn/md.c:36) on array 'NL' [63]  (1.645 ns)
	'getelementptr' operation 8 bit ('position_x_addr_1', data/benchmarks/knn/md.c:38) [65]  (0.000 ns)
	'load' operation 64 bit ('position_x_load_1', data/benchmarks/knn/md.c:38) on array 'position_x' [66]  (1.200 ns)

 <State 6>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('position_x_load_1', data/benchmarks/knn/md.c:38) on array 'position_x' [66]  (1.200 ns)
	'dsub' operation 64 bit ('delx', data/benchmarks/knn/md.c:42) [74]  (4.334 ns)

 <State 7>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('delx', data/benchmarks/knn/md.c:42) [74]  (4.334 ns)

 <State 8>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('delx', data/benchmarks/knn/md.c:42) [74]  (4.334 ns)

 <State 9>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('delx', data/benchmarks/knn/md.c:42) [74]  (4.334 ns)

 <State 10>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/knn/md.c:45) [77]  (4.503 ns)

 <State 11>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/knn/md.c:45) [77]  (4.503 ns)

 <State 12>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/knn/md.c:45) [77]  (4.503 ns)

 <State 13>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/knn/md.c:45) [77]  (4.503 ns)

 <State 14>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/knn/md.c:45) [80]  (4.503 ns)

 <State 15>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/knn/md.c:45) [80]  (4.503 ns)

 <State 16>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/knn/md.c:45) [80]  (4.503 ns)

 <State 17>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/knn/md.c:45) [80]  (4.503 ns)

 <State 18>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', data/benchmarks/knn/md.c:45) [81]  (4.334 ns)

 <State 19>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', data/benchmarks/knn/md.c:45) [81]  (4.334 ns)

 <State 20>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', data/benchmarks/knn/md.c:45) [81]  (4.334 ns)

 <State 21>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', data/benchmarks/knn/md.c:45) [81]  (4.334 ns)

 <State 22>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 23>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 24>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 25>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 26>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 27>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 28>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 29>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 30>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 31>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 32>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 33>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 34>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 35>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('r2inv', data/benchmarks/knn/md.c:45) [82]  (5.222 ns)

 <State 36>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/knn/md.c:47) [83]  (4.503 ns)

 <State 37>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/knn/md.c:47) [83]  (4.503 ns)

 <State 38>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/knn/md.c:47) [83]  (4.503 ns)

 <State 39>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/knn/md.c:47) [83]  (4.503 ns)

 <State 40>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('r6inv', data/benchmarks/knn/md.c:47) [84]  (4.503 ns)

 <State 41>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('r6inv', data/benchmarks/knn/md.c:47) [84]  (4.503 ns)

 <State 42>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('r6inv', data/benchmarks/knn/md.c:47) [84]  (4.503 ns)

 <State 43>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('r6inv', data/benchmarks/knn/md.c:47) [84]  (4.503 ns)

 <State 44>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/knn/md.c:48) [85]  (4.503 ns)

 <State 45>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/knn/md.c:48) [85]  (4.503 ns)

 <State 46>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/knn/md.c:48) [85]  (4.503 ns)

 <State 47>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/knn/md.c:48) [85]  (4.503 ns)

 <State 48>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub', data/benchmarks/knn/md.c:48) [86]  (4.334 ns)

 <State 49>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub', data/benchmarks/knn/md.c:48) [86]  (4.334 ns)

 <State 50>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub', data/benchmarks/knn/md.c:48) [86]  (4.334 ns)

 <State 51>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub', data/benchmarks/knn/md.c:48) [86]  (4.334 ns)

 <State 52>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('potential', data/benchmarks/knn/md.c:48) [87]  (4.503 ns)

 <State 53>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('potential', data/benchmarks/knn/md.c:48) [87]  (4.503 ns)

 <State 54>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('potential', data/benchmarks/knn/md.c:48) [87]  (4.503 ns)

 <State 55>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('potential', data/benchmarks/knn/md.c:48) [87]  (4.503 ns)

 <State 56>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('force', data/benchmarks/knn/md.c:50) [88]  (4.503 ns)

 <State 57>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('force', data/benchmarks/knn/md.c:50) [88]  (4.503 ns)

 <State 58>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('force', data/benchmarks/knn/md.c:50) [88]  (4.503 ns)

 <State 59>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('force', data/benchmarks/knn/md.c:50) [88]  (4.503 ns)

 <State 60>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/knn/md.c:51) [89]  (4.503 ns)

 <State 61>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/knn/md.c:51) [89]  (4.503 ns)

 <State 62>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/knn/md.c:51) [89]  (4.503 ns)

 <State 63>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/knn/md.c:51) [89]  (4.503 ns)

 <State 64>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('fx', data/benchmarks/knn/md.c:51) [90]  (4.334 ns)

 <State 65>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('fx', data/benchmarks/knn/md.c:51) [90]  (4.334 ns)

 <State 66>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('fx', data/benchmarks/knn/md.c:51) [90]  (4.334 ns)

 <State 67>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('fx', data/benchmarks/knn/md.c:51) [90]  (4.334 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
