{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744060412127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744060412128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 18:13:31 2025 " "Processing started: Mon Apr  7 18:13:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744060412128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060412128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060412129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744060413429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744060413429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_M.v(10) " "Verilog HDL information at add_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/add_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/add_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744060430795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/add_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/add_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_M " "Found entity 1: add_M" {  } { { "src/modules/add_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/add_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_M.v(10) " "Verilog HDL information at sub_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/sub_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/sub_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744060430802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/sub_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/sub_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_M " "Found entity 1: sub_M" {  } { { "src/modules/sub_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/sub_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "src/modules/multiplier.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/intprod_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/intprod_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 intProd_M " "Found entity 1: intProd_M" {  } { { "src/modules/intProd_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/intProd_M.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/mult_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/mult_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_M " "Found entity 1: mult_M" {  } { { "src/modules/mult_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/mult_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/mult_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/mult_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_MI " "Found entity 1: mult_MI" {  } { { "src/modules/mult_MI.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/mult_MI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det2.v" { { "Info" "ISGN_ENTITY_NAME" "1 det2 " "Found entity 1: det2" {  } { { "src/modules/det2.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det3.v" { { "Info" "ISGN_ENTITY_NAME" "1 det3 " "Found entity 1: det3" {  } { { "src/modules/det3.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det4.v" { { "Info" "ISGN_ENTITY_NAME" "1 det4 " "Found entity 1: det4" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det5.v" { { "Info" "ISGN_ENTITY_NAME" "1 det5 " "Found entity 1: det5" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/trans_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/trans_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans_M " "Found entity 1: trans_M" {  } { { "src/modules/trans_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/trans_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/opp_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/opp_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 opp_M " "Found entity 1: opp_M" {  } { { "src/modules/opp_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/opp_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(219) " "Verilog HDL information at control_unit.v(219): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 219 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744060430866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430868 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(2) " "Verilog HDL Declaration warning at interface.v(2): \"interface\" is SystemVerilog-2005 keyword" {  } { { "src/modules/interface.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/interface.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744060430873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "src/modules/interface.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060430879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060430879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result6 control_unit.v(138) " "Verilog HDL Implicit Net warning at control_unit.v(138): created implicit net for \"multMA_result6\"" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060430879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result7 control_unit.v(139) " "Verilog HDL Implicit Net warning at control_unit.v(139): created implicit net for \"multMA_result7\"" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060430879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result8 control_unit.v(140) " "Verilog HDL Implicit Net warning at control_unit.v(140): created implicit net for \"multMA_result8\"" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060430879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result9 control_unit.v(141) " "Verilog HDL Implicit Net warning at control_unit.v(141): created implicit net for \"multMA_result9\"" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060430879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface " "Elaborating entity \"interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744060431080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "src/modules/interface.v" "control" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/interface.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060431083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 8 control_unit.v(193) " "Verilog HDL assignment warning at control_unit.v(193): truncated value with size 18 to match size of target (8)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431102 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 40 control_unit.v(208) " "Verilog HDL assignment warning at control_unit.v(208): truncated value with size 50 to match size of target (40)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431102 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control_unit.v(256) " "Verilog HDL assignment warning at control_unit.v(256): truncated value with size 8 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431102 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 control_unit.v(257) " "Verilog HDL assignment warning at control_unit.v(257): truncated value with size 8 to match size of target (3)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431102 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.v(262) " "Verilog HDL assignment warning at control_unit.v(262): truncated value with size 32 to match size of target (1)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431102 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.v(276) " "Verilog HDL assignment warning at control_unit.v(276): truncated value with size 32 to match size of target (1)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431103 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(380) " "Verilog HDL assignment warning at control_unit.v(380): truncated value with size 32 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060431103 "|interface|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory control_unit:control\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"control_unit:control\|memory:Memory\"" {  } { { "src/modules/control_unit.v" "Memory" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060431111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060431235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060431237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 200 " "Parameter \"width_a\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060431238 ""}  } { { "memory.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744060431238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ln1 " "Found entity 1: altsyncram_7ln1" {  } { { "db/altsyncram_7ln1.tdf" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/altsyncram_7ln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060431330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060431330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ln1 control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated " "Elaborating entity \"altsyncram_7ln1\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060431330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qd2 " "Found entity 1: altsyncram_0qd2" {  } { { "db/altsyncram_0qd2.tdf" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/altsyncram_0qd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060431506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060431506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qd2 control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1 " "Elaborating entity \"altsyncram_0qd2\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\"" {  } { { "db/altsyncram_7ln1.tdf" "altsyncram1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/altsyncram_7ln1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060431507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ln1.tdf" "mgl_prim2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/altsyncram_7ln1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060432461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ln1.tdf" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/altsyncram_7ln1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060432466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4 " "Parameter \"NUMWORDS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 200 " "Parameter \"WIDTH_WORD\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 2 " "Parameter \"WIDTHAD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744060432466 ""}  } { { "db/altsyncram_7ln1.tdf" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/altsyncram_7ln1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744060432466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060432722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060432969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_M control_unit:control\|add_M:adderL1 " "Elaborating entity \"add_M\" for hierarchy \"control_unit:control\|add_M:adderL1\"" {  } { { "src/modules/control_unit.v" "adderL1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_M control_unit:control\|sub_M:subtractorL1 " "Elaborating entity \"sub_M\" for hierarchy \"control_unit:control\|sub_M:subtractorL1\"" {  } { { "src/modules/control_unit.v" "subtractorL1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_M control_unit:control\|mult_M:multi_MAL1 " "Elaborating entity \"mult_M\" for hierarchy \"control_unit:control\|mult_M:multi_MAL1\"" {  } { { "src/modules/control_unit.v" "multi_MAL1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intProd_M control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1 " "Elaborating entity \"intProd_M\" for hierarchy \"control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1\"" {  } { { "src/modules/mult_M.v" "intprod1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/mult_M.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1\|multiplier:multM5 " "Elaborating entity \"multiplier\" for hierarchy \"control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1\|multiplier:multM5\"" {  } { { "src/modules/intProd_M.v" "multM5" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/intProd_M.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_MI control_unit:control\|mult_MI:multi_MIL1 " "Elaborating entity \"mult_MI\" for hierarchy \"control_unit:control\|mult_MI:multi_MIL1\"" {  } { { "src/modules/control_unit.v" "multi_MIL1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433450 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow mult_MI.v(11) " "Verilog HDL Always Construct warning at mult_MI.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/mult_MI.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/mult_MI.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433452 "|interface|control_unit:control|mult_MI:multi_MIL1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow mult_MI.v(36) " "Inferred latch for \"overflow\" at mult_MI.v(36)" {  } { { "src/modules/mult_MI.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/mult_MI.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060433452 "|interface|control_unit:control|mult_MI:multi_MIL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det2 control_unit:control\|det2:determinant2x2 " "Elaborating entity \"det2\" for hierarchy \"control_unit:control\|det2:determinant2x2\"" {  } { { "src/modules/control_unit.v" "determinant2x2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det3 control_unit:control\|det3:determinant3x3 " "Elaborating entity \"det3\" for hierarchy \"control_unit:control\|det3:determinant3x3\"" {  } { { "src/modules/control_unit.v" "determinant3x3" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433457 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diag_1 det3.v(12) " "Verilog HDL Always Construct warning at det3.v(12): inferring latch(es) for variable \"diag_1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det3.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det3.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433458 "|interface|control_unit:control|det3:determinant3x3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diag_2 det3.v(12) " "Verilog HDL Always Construct warning at det3.v(12): inferring latch(es) for variable \"diag_2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det3.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det3.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433459 "|interface|control_unit:control|det3:determinant3x3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_det det3.v(12) " "Verilog HDL Always Construct warning at det3.v(12): inferring latch(es) for variable \"temp_det\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det3.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det3.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433459 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det4 control_unit:control\|det4:determinant4x4 " "Elaborating entity \"det4\" for hierarchy \"control_unit:control\|det4:determinant4x4\"" {  } { { "src/modules/control_unit.v" "determinant4x4" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof1 det4.v(9) " "Verilog HDL or VHDL warning at det4.v(9): object \"cof1\" assigned a value but never read" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof2 det4.v(9) " "Verilog HDL or VHDL warning at det4.v(9): object \"cof2\" assigned a value but never read" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof3 det4.v(9) " "Verilog HDL or VHDL warning at det4.v(9): object \"cof3\" assigned a value but never read" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof4 det4.v(9) " "Verilog HDL or VHDL warning at det4.v(9): object \"cof4\" assigned a value but never read" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagOvf128 det4.v(39) " "Verilog HDL Always Construct warning at det4.v(39): inferring latch(es) for variable \"flagOvf128\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 det4.v(58) " "Verilog HDL assignment warning at det4.v(58): truncated value with size 32 to match size of target (1)" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_det det4.v(51) " "Verilog HDL Always Construct warning at det4.v(51): inferring latch(es) for variable \"temp_det\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagOvf128 det4.v(39) " "Inferred latch for \"flagOvf128\" at det4.v(39)" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060433463 "|interface|control_unit:control|det4:determinant4x4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det5 control_unit:control\|det5:determinant5x5 " "Elaborating entity \"det5\" for hierarchy \"control_unit:control\|det5:determinant5x5\"" {  } { { "src/modules/control_unit.v" "determinant5x5" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof1 det5.v(9) " "Verilog HDL or VHDL warning at det5.v(9): object \"cof1\" assigned a value but never read" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433469 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof2 det5.v(9) " "Verilog HDL or VHDL warning at det5.v(9): object \"cof2\" assigned a value but never read" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433469 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof3 det5.v(9) " "Verilog HDL or VHDL warning at det5.v(9): object \"cof3\" assigned a value but never read" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433469 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof4 det5.v(9) " "Verilog HDL or VHDL warning at det5.v(9): object \"cof4\" assigned a value but never read" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433469 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cof5 det5.v(9) " "Verilog HDL or VHDL warning at det5.v(9): object \"cof5\" assigned a value but never read" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744060433469 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagOvf128 det5.v(42) " "Verilog HDL Always Construct warning at det5.v(42): inferring latch(es) for variable \"flagOvf128\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433471 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 det5.v(62) " "Verilog HDL assignment warning at det5.v(62): truncated value with size 32 to match size of target (1)" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744060433472 "|interface|control_unit:control|det5:determinant5x5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_det det5.v(55) " "Verilog HDL Always Construct warning at det5.v(55): inferring latch(es) for variable \"temp_det\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744060433472 "|interface|control_unit:control|det5:determinant5x5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagOvf128 det5.v(42) " "Inferred latch for \"flagOvf128\" at det5.v(42)" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det5.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060433474 "|interface|control_unit:control|det5:determinant5x5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opp_M control_unit:control\|opp_M:oppL1 " "Elaborating entity \"opp_M\" for hierarchy \"control_unit:control\|opp_M:oppL1\"" {  } { { "src/modules/control_unit.v" "oppL1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/control_unit.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060433524 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz4 96 72 " "Port \"m\" on the entity instantiation of \"matriz4\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz4" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433934 "|interface|control_unit:control|det4:determinant4x4|det3:matriz4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz3 104 72 " "Port \"m\" on the entity instantiation of \"matriz3\" is connected to a signal of width 104. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz3" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433935 "|interface|control_unit:control|det4:determinant4x4|det3:matriz3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz2 96 72 " "Port \"m\" on the entity instantiation of \"matriz2\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433936 "|interface|control_unit:control|det4:determinant4x4|det3:matriz2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz1 96 72 " "Port \"m\" on the entity instantiation of \"matriz1\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433937 "|interface|control_unit:control|det4:determinant4x4|det3:matriz1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz4 96 72 " "Port \"m\" on the entity instantiation of \"matriz4\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz4" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433938 "|interface|control_unit:control|det4:determinant4x4|det3:matriz4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz3 104 72 " "Port \"m\" on the entity instantiation of \"matriz3\" is connected to a signal of width 104. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz3" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433939 "|interface|control_unit:control|det4:determinant4x4|det3:matriz3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz2 96 72 " "Port \"m\" on the entity instantiation of \"matriz2\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433939 "|interface|control_unit:control|det4:determinant4x4|det3:matriz2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz1 96 72 " "Port \"m\" on the entity instantiation of \"matriz1\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433940 "|interface|control_unit:control|det4:determinant4x4|det3:matriz1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz4 96 72 " "Port \"m\" on the entity instantiation of \"matriz4\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz4" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433941 "|interface|control_unit:control|det4:determinant4x4|det3:matriz4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz3 104 72 " "Port \"m\" on the entity instantiation of \"matriz3\" is connected to a signal of width 104. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz3" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433942 "|interface|control_unit:control|det4:determinant4x4|det3:matriz3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz2 96 72 " "Port \"m\" on the entity instantiation of \"matriz2\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433942 "|interface|control_unit:control|det4:determinant4x4|det3:matriz2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz1 96 72 " "Port \"m\" on the entity instantiation of \"matriz1\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433942 "|interface|control_unit:control|det4:determinant4x4|det3:matriz1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz4 96 72 " "Port \"m\" on the entity instantiation of \"matriz4\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz4" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433944 "|interface|control_unit:control|det4:determinant4x4|det3:matriz4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz3 104 72 " "Port \"m\" on the entity instantiation of \"matriz3\" is connected to a signal of width 104. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz3" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433944 "|interface|control_unit:control|det4:determinant4x4|det3:matriz3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz2 96 72 " "Port \"m\" on the entity instantiation of \"matriz2\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433945 "|interface|control_unit:control|det4:determinant4x4|det3:matriz2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz1 96 72 " "Port \"m\" on the entity instantiation of \"matriz1\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433945 "|interface|control_unit:control|det4:determinant4x4|det3:matriz1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz4 96 72 " "Port \"m\" on the entity instantiation of \"matriz4\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz4" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433947 "|interface|control_unit:control|det4:determinant4x4|det3:matriz4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz3 104 72 " "Port \"m\" on the entity instantiation of \"matriz3\" is connected to a signal of width 104. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz3" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433947 "|interface|control_unit:control|det4:determinant4x4|det3:matriz3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz2 96 72 " "Port \"m\" on the entity instantiation of \"matriz2\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz2" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433948 "|interface|control_unit:control|det4:determinant4x4|det3:matriz2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "m matriz1 96 72 " "Port \"m\" on the entity instantiation of \"matriz1\" is connected to a signal of width 96. The formal width of the signal in the module is 72.  The extra bits will be ignored." {  } { { "src/modules/det4.v" "matriz1" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/src/modules/det4.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1744060433948 "|interface|control_unit:control|det4:determinant4x4|det3:matriz1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744060434558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.07.18:14:02 Progress: Loading sld7e54d323/alt_sld_fab_wrapper_hw.tcl " "2025.04.07.18:14:02 Progress: Loading sld7e54d323/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060442962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060448924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060450976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060455427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060455619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060455817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060456161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060456194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060456196 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744060458466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7e54d323/alt_sld_fab.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060458947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060458947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060459147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060459147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060459152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060459152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060459257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060459257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060459513 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060459513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060459513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744060459648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060459648 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744060478722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060499745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744060510071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/matrix-coprocessor-arm-cortex-a9/output_files/matrix-coprocessor-arm-cortex-a9.map.smsg " "Generated suppressed messages file C:/Users/victo/matrix-coprocessor-arm-cortex-a9/output_files/matrix-coprocessor-arm-cortex-a9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060511606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744060515753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744060515753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18675 " "Implemented 18675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744060519256 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744060519256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18422 " "Implemented 18422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744060519256 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744060519256 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744060519256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744060519256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744060519432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 18:15:19 2025 " "Processing ended: Mon Apr  7 18:15:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744060519432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744060519432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744060519432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744060519432 ""}
