// Seed: 2166633998
module module_0 (
    output id_0,
    output id_1
);
  type_4(
      1, 1, 1
  );
  logic id_2;
  logic id_3;
endmodule
module module_1 (
    output id_0,
    input logic id_1
);
  logic id_2;
  assign id_2 = id_2;
  type_5(
      id_0[1'b0 : 1], 1
  );
  assign id_2 = 1;
endmodule
