# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# File: C:\data\training\NoCSimp_stat\4ip_4ls_vs_3ls.csv
# Generated on: Mon May 07 13:00:53 2012

,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev6,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev8,
Analysis & Synthesis,,,
Analysis & Synthesis Status, Successful - Thu May 03 11:27:14 2012, Successful - Mon May 07 12:52:19 2012,
Quartus II Version, 9.1 Build 222 10/21/2009 SJ Full Version, 9.1 Build 222 10/21/2009 SJ Full Version,
Revision Name, rev6, rev8,
Top-level Entity Name, 4sw_1, 4sw_1,
Family, Cyclone II, Cyclone II,
Total logic elements, 1,071, 959,
Total combinational functions, 654, 614,
Dedicated logic registers, 720, 647,
Total registers, 720, 647,
Total pins, 314, 314,
Total virtual pins, 0, 0,
Total memory bits, 2,368, 2,368,
Embedded Multiplier 9-bit elements, 0, 0,
Total PLLs, 0, 0,
Fitter,,,
Fitter Status, Successful - Thu May 03 11:27:59 2012, Successful - Mon May 07 12:53:01 2012,
Quartus II Version, 9.1 Build 222 10/21/2009 SJ Full Version, 9.1 Build 222 10/21/2009 SJ Full Version,
Revision Name, rev6, rev8,
Top-level Entity Name, 4sw_1, 4sw_1,
Family, Cyclone II, Cyclone II,
Device, EP2C35F672C6, EP2C35F672C6,
Timing Models, Final, Final,
Total logic elements, 947 / 33,216 ( 3 % ), 893 / 33,216 ( 3 % ),
Total combinational functions, 654 / 33,216 ( 2 % ), 614 / 33,216 ( 2 % ),
Dedicated logic registers, 720 / 33,216 ( 2 % ), 647 / 33,216 ( 2 % ),
Total registers, 720, 647,
Total pins, 314 / 475 ( 66 % ), 314 / 475 ( 66 % ),
Total virtual pins, 0, 0,
Total memory bits, 2,368 / 483,840 ( < 1 % ), 2,368 / 483,840 ( < 1 % ),
Embedded Multiplier 9-bit elements, 0 / 70 ( 0 % ), 0 / 70 ( 0 % ),
Total PLLs, 0 / 4 ( 0 % ), 0 / 4 ( 0 % ),
Classic Timing Analyzer,,,
 Worst-case tsu,,,
Slack         , N/A, N/A,
Required Time , None, None,
Actual Time   , 7.926 ns, 7.917 ns,
From          , Inr_L31, Inr_L31,
To            , NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4], NoCSimp3_sw:sw3|InPort:Input|Inw[4],
From Clock    , --, --,
To Clock      , clk, clk,
Failed Paths  , 0, 0,
 Worst-case tco,,,
Slack         , N/A, N/A,
Required Time , None, None,
Actual Time   , 9.334 ns, 9.338 ns,
From          , NoCSimp3_sw:sw2|InPort:Input|Inw[4], NoCSimp3_sw:sw3|OutPort:Output|dataOutL[10],
To            , Inw_L18, dataOutL39[10],
From Clock    , clk, clk,
To Clock      , --, --,
Failed Paths  , 0, 0,
 Worst-case th,,,
Slack         , N/A, N/A,
Required Time , None, None,
Actual Time   , -0.429 ns, -0.987 ns,
From          , dataInL[9], dataInL[10],
To            , NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9], NoCSimp3_sw:sw0|InPort:Input|DataFiFo[10],
From Clock    , --, --,
To Clock      , clk, clk,
Failed Paths  , 0, 0,
 Clock Setup: 'clk',,,
Slack         , 0.455 ns, 0.645 ns,
Required Time , 180.02 MHz ( period = 5.555 ns ), 180.02 MHz ( period = 5.555 ns ),
Actual Time   , 196.08 MHz ( period = 5.100 ns ), 203.67 MHz ( period = 4.910 ns ),
From          , NoCSimp3_sw:sw3|InPort:Input|port[2], NoCSimp3_sw:sw3|InPort:Input|port[2],
To            , NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4], NoCSimp3_sw:sw3|InPort:Input|Inw[4],
From Clock    , clk, clk,
To Clock      , clk, clk,
Failed Paths  , 0, 0,
 Clock Hold: 'clk',,,
Slack         , 0.391 ns, 0.391 ns,
Required Time , 180.02 MHz ( period = 5.555 ns ), 180.02 MHz ( period = 5.555 ns ),
Actual Time   , N/A, N/A,
From          , NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4], NoCSimp3_sw:sw1|InPort:Input|DataFiFo[4],
To            , NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4], NoCSimp3_sw:sw1|InPort:Input|DataFiFo[4],
From Clock    , clk, clk,
To Clock      , clk, clk,
Failed Paths  , 0, 0,
 Total number of failed paths,,,
Slack         , , ,
Required Time , , ,
Actual Time   , , ,
From          , , ,
To            , , ,
From Clock    , , ,
To Clock      , , ,
Failed Paths  , 0, 0,
TimeQuest Timing Analyzer,,,
 Slow 1100mV 85C Model Setup 'clck',,,
Slack, -2.266,,
TNS  , -402.433,,
 Slow 1100mV 85C Model Hold 'clck',,,
Slack, 0.393,,
TNS  , 0.000,,
 Slow 1100mV 0C Model Setup 'clck',,,
Slack, -1.977,,
TNS  , -328.682,,
 Slow 1100mV 0C Model Hold 'clck',,,
Slack, 0.352,,
TNS  , 0.000,,
 Fast 1100mV 0C Model Setup 'clck',,,
Slack, -1.104,,
TNS  , -106.479,,
 Fast 1100mV 0C Model Hold 'clck',,,
Slack, 0.228,,
TNS  , 0.000,,
