

================================================================
== Vitis HLS Report for 'egress'
================================================================
* Date:           Fri Apr  1 01:11:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        hash_controller
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.621 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  67108872|  67108872|  0.149 sec|  0.149 sec|  67108872|  67108872|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_29_1  |  67108870|  67108870|         9|          2|          2|  33554432|       yes|
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     332|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     154|    -|
|Register             |        -|     -|     1660|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1660|     614|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln293_fu_195_p2                |         +|   0|  0|   71|          64|          64|
    |add_ln29_fu_173_p2                 |         +|   0|  0|   33|          26|           1|
    |ap_block_state2_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state8_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_pp0_stage0_iter4   |       and|   0|  0|    2|           1|           1|
    |ap_condition_314                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_435                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_439                   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op41_writereq_state2  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op53_write_state8     |       and|   0|  0|    2|           1|           1|
    |icmp_ln1072_fu_230_p2              |      icmp|   0|  0|  179|         512|         512|
    |icmp_ln29_fu_167_p2                |      icmp|   0|  0|   17|          26|          27|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0|  332|         644|         621|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4              |   9|          2|   26|         52|
    |egress_0_TDATA_blk_n              |   9|          2|    1|          2|
    |golden_fifo_0_TDATA_blk_n         |   9|          2|    1|          2|
    |i_fu_92                           |   9|          2|   26|         52|
    |m_axi_wr_0_WDATA                  |  14|          3|  256|        768|
    |wr_0_blk_n_AW                     |   9|          2|    1|          2|
    |wr_0_blk_n_B                      |   9|          2|    1|          2|
    |wr_0_blk_n_W                      |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 154|         34|  321|        899|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    2|   0|    2|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |i_fu_92                           |   26|   0|   26|          0|
    |icmp_ln1072_reg_295               |    1|   0|    1|          0|
    |icmp_ln29_reg_268                 |    1|   0|    1|          0|
    |last_read_reg_264                 |    1|   0|    1|          0|
    |p_Result_s_reg_299                |  256|   0|  256|          0|
    |target_read_reg_259               |  512|   0|  512|          0|
    |tmp_data_V_reg_282                |  512|   0|  512|          0|
    |trunc_ln293_reg_272               |   25|   0|   25|          0|
    |trunc_ln_reg_277                  |   59|   0|   59|          0|
    |icmp_ln1072_reg_295               |   64|  32|    1|          0|
    |icmp_ln29_reg_268                 |   64|  32|    1|          0|
    |last_read_reg_264                 |   64|  32|    1|          0|
    |trunc_ln293_reg_272               |   64|  32|   25|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1660| 128| 1432|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|             egress|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|             egress|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|             egress|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|             egress|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|             egress|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|             egress|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|             egress|  return value|
|egress_0_TVALID       |   in|    1|        axis|  egress_0_V_data_V|       pointer|
|egress_0_TDATA        |   in|  512|        axis|  egress_0_V_data_V|       pointer|
|m_axi_wr_0_AWVALID    |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWREADY    |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWADDR     |  out|   64|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWID       |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWLEN      |  out|   32|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWSIZE     |  out|    3|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWBURST    |  out|    2|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWLOCK     |  out|    2|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWCACHE    |  out|    4|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWPROT     |  out|    3|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWQOS      |  out|    4|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWREGION   |  out|    4|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_AWUSER     |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WVALID     |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WREADY     |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WDATA      |  out|  256|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WSTRB      |  out|   32|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WLAST      |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WID        |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_WUSER      |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARVALID    |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARREADY    |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARADDR     |  out|   64|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARID       |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARLEN      |  out|   32|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARSIZE     |  out|    3|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARBURST    |  out|    2|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARLOCK     |  out|    2|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARCACHE    |  out|    4|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARPROT     |  out|    3|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARQOS      |  out|    4|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARREGION   |  out|    4|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_ARUSER     |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RVALID     |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RREADY     |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RDATA      |   in|  256|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RLAST      |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RID        |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RFIFONUM   |   in|    9|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RUSER      |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_RRESP      |   in|    2|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_BVALID     |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_BREADY     |  out|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_BRESP      |   in|    2|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_BID        |   in|    1|       m_axi|               wr_0|       pointer|
|m_axi_wr_0_BUSER      |   in|    1|       m_axi|               wr_0|       pointer|
|golden_fifo_0_TREADY  |   in|    1|        axis|      golden_fifo_0|       pointer|
|golden_fifo_0_TDATA   |  out|   32|        axis|      golden_fifo_0|       pointer|
|golden_fifo_0_TVALID  |  out|    1|        axis|      golden_fifo_0|       pointer|
|gmem                  |   in|   64|     ap_none|               gmem|        scalar|
|egress_0_TREADY       |  out|    1|        axis|  egress_0_V_dest_V|       pointer|
|egress_0_TDEST        |   in|    1|        axis|  egress_0_V_dest_V|       pointer|
|egress_0_TKEEP        |   in|   64|        axis|  egress_0_V_keep_V|       pointer|
|egress_0_TSTRB        |   in|   64|        axis|  egress_0_V_strb_V|       pointer|
|egress_0_TLAST        |   in|    1|        axis|  egress_0_V_last_V|       pointer|
|last                  |   in|    1|     ap_none|               last|        scalar|
|target                |   in|  512|     ap_none|             target|        scalar|
+----------------------+-----+-----+------------+-------------------+--------------+

