 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : system_top_dft
Version: K-2015.06
Date   : Mon Aug 26 17:40:49 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U2/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[1]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U3/Y (AOI222X2M)                      0.92       1.69 r
  U2/U100/Y (NAND4X2M)                     0.58       2.27 f
  U2/ALU_OUT_reg[1]/D (SDFFRQX1M)          0.00       2.27 f
  data arrival time                                   2.27

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                        17.01


  Startpoint: U2/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[0]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[0]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U137/Y (AOI222X2M)                    0.88       1.65 r
  U2/U164/Y (NAND4X2M)                     0.58       2.23 f
  U2/ALU_OUT_reg[0]/D (SDFFRQX1M)          0.00       2.23 f
  data arrival time                                   2.23

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[0]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (MET)                                        17.05


  Startpoint: U2/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[7]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U160/Y (AOI22X1M)                     0.79       1.55 r
  U2/U184/Y (NAND4X2M)                     0.53       2.08 f
  U2/ALU_OUT_reg[7]/D (SDFFRQX1M)          0.00       2.08 f
  data arrival time                                   2.08

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        17.20


  Startpoint: U2/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[5]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U159/Y (AOI22X1M)                     0.79       1.55 r
  U2/U180/Y (NAND4X2M)                     0.53       2.08 f
  U2/ALU_OUT_reg[5]/D (SDFFRQX1M)          0.00       2.08 f
  data arrival time                                   2.08

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        17.20


  Startpoint: U2/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[3]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U158/Y (AOI22X1M)                     0.79       1.55 r
  U2/U172/Y (NAND4X2M)                     0.53       2.08 f
  U2/ALU_OUT_reg[3]/D (SDFFRQX1M)          0.00       2.08 f
  data arrival time                                   2.08

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[3]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        17.20


  Startpoint: U2/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[6]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U140/Y (AOI22X1M)                     0.79       1.55 r
  U2/U104/Y (NAND4X2M)                     0.53       2.08 f
  U2/ALU_OUT_reg[6]/D (SDFFRQX1M)          0.00       2.08 f
  data arrival time                                   2.08

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        17.20


  Startpoint: U2/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[4]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U139/Y (AOI22X1M)                     0.79       1.55 r
  U2/U176/Y (NAND4X2M)                     0.53       2.08 f
  U2/ALU_OUT_reg[4]/D (SDFFRQX1M)          0.00       2.08 f
  data arrival time                                   2.08

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        17.20


  Startpoint: U2/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[2]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U138/Y (AOI22X1M)                     0.78       1.55 r
  U2/U168/Y (NAND4X2M)                     0.53       2.08 f
  U2/ALU_OUT_reg[2]/D (SDFFRQX1M)          0.00       2.08 f
  data arrival time                                   2.08

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[2]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                        17.20


  Startpoint: U2/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[14]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U201/Y (AOI22X1M)                     0.79       1.55 r
  U2/U200/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[14]/D (SDFFRQX1M)         0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[12]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U199/Y (AOI22X1M)                     0.79       1.55 r
  U2/U198/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[12]/D (SDFFRQX1M)         0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[10]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U197/Y (AOI22X1M)                     0.79       1.55 r
  U2/U196/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[10]/D (SDFFRQX1M)         0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[15]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U195/Y (AOI22X1M)                     0.79       1.55 r
  U2/U194/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[15]/D (SDFFRQX1M)         0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[13]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U193/Y (AOI22X1M)                     0.79       1.55 r
  U2/U192/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[13]/D (SDFFRQX1M)         0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[11]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U191/Y (AOI22X1M)                     0.79       1.55 r
  U2/U190/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[11]/D (SDFFRQX1M)         0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[9]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U189/Y (AOI22X1M)                     0.79       1.55 r
  U2/U188/Y (NAND2X2M)                     0.39       1.94 f
  U2/ALU_OUT_reg[9]/D (SDFFRQX1M)          0.00       1.94 f
  data arrival time                                   1.94

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.47      19.33
  data required time                                 19.33
  -----------------------------------------------------------
  data required time                                 19.33
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                        17.39


  Startpoint: U2/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[8]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U163/Y (AOI21X2M)                     0.58       1.35 r
  U2/U161/Y (OAI2B11X2M)                   0.42       1.77 f
  U2/ALU_OUT_reg[8]/D (SDFFRQX1M)          0.00       1.77 f
  data arrival time                                   1.77

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                        17.53


  Startpoint: U2/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[0]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[0]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U266/Y (DLY1X1M)                      0.82       1.59 f
  U2/ALU_OUT_reg[1]/SI (SDFFRQX1M)         0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        17.58


  Startpoint: U2/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[1]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U267/Y (DLY1X1M)                      0.82       1.59 f
  U2/ALU_OUT_reg[2]/SI (SDFFRQX1M)         0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[2]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        17.58


  Startpoint: U2/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[8]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U265/Y (DLY1X1M)                      0.82       1.59 f
  U2/ALU_OUT_reg[9]/SI (SDFFRQX1M)         0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        17.58


  Startpoint: U2/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[15]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U264/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_Valid_reg/SI (SDFFRQX2M)          0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_Valid_reg/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[7]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U253/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[8]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[13]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U260/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[14]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[11]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U259/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[12]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[9]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U258/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[10]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[14]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U263/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[15]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[12]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U262/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[13]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[10]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U261/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[11]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[4]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U254/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[5]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[5]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U257/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[6]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[3]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U256/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[4]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U2/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[6]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U255/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[7]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U297/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U326/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U327/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/U291/Y (DLY1X1M)                                  0.90      33.84 r
  U8/U0/mem_reg[4][2]/SE (SDFFRQX1M)                      0.00      33.84 r
  data arrival time                                                 33.84

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.84
  --------------------------------------------------------------------------
  slack (MET)                                                       65.36


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U297/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U326/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U327/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/U291/Y (DLY1X1M)                                  0.90      33.84 r
  U8/U0/mem_reg[4][1]/SE (SDFFRQX1M)                      0.00      33.84 r
  data arrival time                                                 33.84

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.84
  --------------------------------------------------------------------------
  slack (MET)                                                       65.36


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U296/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U318/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U319/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/U287/Y (DLY1X1M)                                  0.90      33.84 r
  U8/U0/mem_reg[5][6]/SE (SDFFRQX1M)                      0.00      33.84 r
  data arrival time                                                 33.84

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.84
  --------------------------------------------------------------------------
  slack (MET)                                                       65.36


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U296/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U318/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U319/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/U287/Y (DLY1X1M)                                  0.90      33.84 r
  U8/U0/mem_reg[5][5]/SE (SDFFRQX1M)                      0.00      33.84 r
  data arrival time                                                 33.84

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.84
  --------------------------------------------------------------------------
  slack (MET)                                                       65.36


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U293/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U316/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U317/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/U286/Y (DLY1X1M)                                  0.90      33.84 r
  U8/U0/mem_reg[5][1]/SE (SDFFRQX1M)                      0.00      33.84 r
  data arrival time                                                 33.84

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.84
  --------------------------------------------------------------------------
  slack (MET)                                                       65.36


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U293/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U316/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U317/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/U286/Y (DLY1X1M)                                  0.90      33.84 r
  U8/U0/mem_reg[5][0]/SE (SDFFRQX1M)                      0.00      33.84 r
  data arrival time                                                 33.84

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.84
  --------------------------------------------------------------------------
  slack (MET)                                                       65.36


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U328/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U329/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/U292/Y (DLY1X1M)                                  0.90      33.83 r
  U8/U0/mem_reg[4][7]/SE (SDFFRQX1M)                      0.00      33.83 r
  data arrival time                                                 33.83

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.83
  --------------------------------------------------------------------------
  slack (MET)                                                       65.37


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U328/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U329/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/U292/Y (DLY1X1M)                                  0.90      33.83 r
  U8/U0/mem_reg[4][6]/SE (SDFFRQX1M)                      0.00      33.83 r
  data arrival time                                                 33.83

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.83
  --------------------------------------------------------------------------
  slack (MET)                                                       65.37


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U320/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U321/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/U288/Y (DLY1X1M)                                  0.90      33.83 r
  U8/U0/mem_reg[6][3]/SE (SDFFRQX1M)                      0.00      33.83 r
  data arrival time                                                 33.83

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.83
  --------------------------------------------------------------------------
  slack (MET)                                                       65.37


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U320/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U321/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/U288/Y (DLY1X1M)                                  0.90      33.83 r
  U8/U0/mem_reg[6][2]/SE (SDFFRQX1M)                      0.00      33.83 r
  data arrival time                                                 33.83

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.83
  --------------------------------------------------------------------------
  slack (MET)                                                       65.37


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U314/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U315/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/U285/Y (DLY1X1M)                                  0.90      33.83 r
  U8/U0/mem_reg[3][4]/SE (SDFFRQX1M)                      0.00      33.83 r
  data arrival time                                                 33.83

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.83
  --------------------------------------------------------------------------
  slack (MET)                                                       65.37


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U314/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U315/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/U285/Y (DLY1X1M)                                  0.90      33.83 r
  U8/U0/mem_reg[3][3]/SE (SDFFRQX1M)                      0.00      33.83 r
  data arrival time                                                 33.83

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -33.83
  --------------------------------------------------------------------------
  slack (MET)                                                       65.37


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U306/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U311/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/U283/Y (DLY1X1M)                                  0.90      32.96 r
  U8/U0/mem_reg[2][2]/SE (SDFFRQX1M)                      0.00      32.96 r
  data arrival time                                                 32.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.96
  --------------------------------------------------------------------------
  slack (MET)                                                       66.23


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U306/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U311/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/U283/Y (DLY1X1M)                                  0.90      32.96 r
  U8/U0/mem_reg[2][1]/SE (SDFFRQX1M)                      0.00      32.96 r
  data arrival time                                                 32.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.96
  --------------------------------------------------------------------------
  slack (MET)                                                       66.23


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U294/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U324/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U325/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/U290/Y (DLY1X1M)                                  0.90      32.96 r
  U8/U0/mem_reg[7][5]/SE (SDFFRQX1M)                      0.00      32.96 r
  data arrival time                                                 32.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.96
  --------------------------------------------------------------------------
  slack (MET)                                                       66.23


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U294/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U324/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U325/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/U290/Y (DLY1X1M)                                  0.90      32.96 r
  U8/U0/mem_reg[7][4]/SE (SDFFRQX1M)                      0.00      32.96 r
  data arrival time                                                 32.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.96
  --------------------------------------------------------------------------
  slack (MET)                                                       66.23


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U305/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U322/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U323/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/U289/Y (DLY1X1M)                                  0.90      32.96 r
  U8/U0/mem_reg[7][0]/SE (SDFFRQX1M)                      0.00      32.96 r
  data arrival time                                                 32.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.96
  --------------------------------------------------------------------------
  slack (MET)                                                       66.23


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U305/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U322/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U323/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/U289/Y (DLY1X1M)                                  0.90      32.96 r
  U8/U0/mem_reg[6][7]/SE (SDFFRQX1M)                      0.00      32.96 r
  data arrival time                                                 32.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.96
  --------------------------------------------------------------------------
  slack (MET)                                                       66.23


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U297/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U326/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U281/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[7][7]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U297/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U326/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U281/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[7][6]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U296/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U318/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U277/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[5][3]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U296/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U318/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U277/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[5][2]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U293/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U316/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U276/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[3][6]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U293/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U316/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U276/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[3][5]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U312/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U313/Y (DLY1X1M)                                  0.89      32.06 r
  U8/U0/U284/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[2][7]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U312/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U313/Y (DLY1X1M)                                  0.89      32.06 r
  U8/U0/U284/Y (DLY1X1M)                                  0.90      32.95 r
  U8/U0/mem_reg[2][6]/SE (SDFFRQX1M)                      0.00      32.95 r
  data arrival time                                                 32.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.95
  --------------------------------------------------------------------------
  slack (MET)                                                       66.24


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U328/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U282/Y (DLY1X1M)                                  0.90      32.94 r
  U8/U0/mem_reg[4][4]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.25


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U328/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U282/Y (DLY1X1M)                                  0.90      32.94 r
  U8/U0/mem_reg[4][3]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.25


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U320/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U278/Y (DLY1X1M)                                  0.90      32.94 r
  U8/U0/mem_reg[6][0]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.25


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U320/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U278/Y (DLY1X1M)                                  0.90      32.94 r
  U8/U0/mem_reg[5][7]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.25


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U314/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U275/Y (DLY1X1M)                                  0.90      32.94 r
  U8/U0/mem_reg[3][1]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.25


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U314/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U275/Y (DLY1X1M)                                  0.90      32.94 r
  U8/U0/mem_reg[3][0]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.25


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U297/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U326/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U327/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/mem_reg[4][0]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.26


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U296/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U318/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U319/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/mem_reg[5][4]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[5][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.26


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U293/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U316/Y (DLY1X1M)                                  0.88      32.06 r
  U8/U0/U317/Y (DLY1X1M)                                  0.89      32.94 r
  U8/U0/mem_reg[3][7]/SE (SDFFRQX1M)                      0.00      32.94 r
  data arrival time                                                 32.94

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.94
  --------------------------------------------------------------------------
  slack (MET)                                                       66.26


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U328/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U329/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/mem_reg[4][5]/SE (SDFFRQX1M)                      0.00      32.93 r
  data arrival time                                                 32.93

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[4][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.93
  --------------------------------------------------------------------------
  slack (MET)                                                       66.27


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U269/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U320/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U321/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/mem_reg[6][1]/SE (SDFFRQX1M)                      0.00      32.93 r
  data arrival time                                                 32.93

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.93
  --------------------------------------------------------------------------
  slack (MET)                                                       66.27


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U314/Y (DLY1X1M)                                  0.88      32.05 r
  U8/U0/U315/Y (DLY1X1M)                                  0.89      32.93 r
  U8/U0/mem_reg[3][2]/SE (SDFFRQX1M)                      0.00      32.93 r
  data arrival time                                                 32.93

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[3][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.93
  --------------------------------------------------------------------------
  slack (MET)                                                       66.27


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U294/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U324/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U280/Y (DLY1X1M)                                  0.90      32.08 r
  U8/U0/mem_reg[7][2]/SE (SDFFRQX1M)                      0.00      32.08 r
  data arrival time                                                 32.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.08
  --------------------------------------------------------------------------
  slack (MET)                                                       67.12


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U294/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U324/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U280/Y (DLY1X1M)                                  0.90      32.08 r
  U8/U0/mem_reg[7][1]/SE (SDFFRQX1M)                      0.00      32.08 r
  data arrival time                                                 32.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.08
  --------------------------------------------------------------------------
  slack (MET)                                                       67.12


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U305/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U322/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U279/Y (DLY1X1M)                                  0.90      32.08 r
  U8/U0/mem_reg[6][5]/SE (SDFFRQX1M)                      0.00      32.08 r
  data arrival time                                                 32.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.08
  --------------------------------------------------------------------------
  slack (MET)                                                       67.12


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U305/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U322/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U279/Y (DLY1X1M)                                  0.90      32.08 r
  U8/U0/mem_reg[6][4]/SE (SDFFRQX1M)                      0.00      32.08 r
  data arrival time                                                 32.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.08
  --------------------------------------------------------------------------
  slack (MET)                                                       67.12


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U312/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U274/Y (DLY1X1M)                                  0.90      32.07 r
  U8/U0/mem_reg[2][4]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U312/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U274/Y (DLY1X1M)                                  0.90      32.07 r
  U8/U0/mem_reg[2][3]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U273/Y (DLY1X1M)                                  0.90      32.07 r
  U8/U0/mem_reg[1][5]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U304/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U273/Y (DLY1X1M)                                  0.90      32.07 r
  U8/U0/mem_reg[0][1]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U306/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/U311/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/mem_reg[2][0]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U294/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U324/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U325/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/mem_reg[7][3]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[7][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U305/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/U322/Y (DLY1X1M)                                  0.88      31.18 r
  U8/U0/U323/Y (DLY1X1M)                                  0.89      32.07 r
  U8/U0/mem_reg[6][6]/SE (SDFFRQX1M)                      0.00      32.07 r
  data arrival time                                                 32.07

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[6][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.07
  --------------------------------------------------------------------------
  slack (MET)                                                       67.13


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U301/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U312/Y (DLY1X1M)                                  0.88      31.17 r
  U8/U0/U313/Y (DLY1X1M)                                  0.89      32.06 r
  U8/U0/mem_reg[2][5]/SE (SDFFRQX1M)                      0.00      32.06 r
  data arrival time                                                 32.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[2][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -32.06
  --------------------------------------------------------------------------
  slack (MET)                                                       67.14


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U295/Y (DLY1X1M)                                  0.90      31.19 r
  U8/U0/mem_reg[1][6]/SE (SDFFRQX1M)                      0.00      31.19 r
  data arrival time                                                 31.19

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.19
  --------------------------------------------------------------------------
  slack (MET)                                                       68.01


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U270/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U302/Y (DLY1X1M)                                  0.90      31.19 r
  U8/U0/mem_reg[1][4]/SE (SDFFRQX1M)                      0.00      31.19 r
  data arrival time                                                 31.19

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.19
  --------------------------------------------------------------------------
  slack (MET)                                                       68.01


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U270/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U303/Y (DLY1X1M)                                  0.90      31.19 r
  U8/U0/mem_reg[1][0]/SE (SDFFRQX1M)                      0.00      31.19 r
  data arrival time                                                 31.19

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.19
  --------------------------------------------------------------------------
  slack (MET)                                                       68.01


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U270/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U302/Y (DLY1X1M)                                  0.90      31.19 r
  U8/U0/mem_reg[0][4]/SE (SDFFRQX1M)                      0.00      31.19 r
  data arrival time                                                 31.19

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][4]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.19
  --------------------------------------------------------------------------
  slack (MET)                                                       68.01


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U295/Y (DLY1X1M)                                  0.90      31.19 r
  U8/U0/mem_reg[0][2]/SE (SDFFRQX1M)                      0.00      31.19 r
  data arrival time                                                 31.19

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.19
  --------------------------------------------------------------------------
  slack (MET)                                                       68.01


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U307/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U270/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U303/Y (DLY1X1M)                                  0.90      31.19 r
  U8/U0/mem_reg[0][0]/SE (SDFFRQX1M)                      0.00      31.19 r
  data arrival time                                                 31.19

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][0]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.19
  --------------------------------------------------------------------------
  slack (MET)                                                       68.01


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U310/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U297/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/mem_reg[1][3]/SE (SDFFRQX1M)                      0.00      31.18 r
  data arrival time                                                 31.18

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.18
  --------------------------------------------------------------------------
  slack (MET)                                                       68.02


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U306/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/mem_reg[1][1]/SE (SDFFRQX1M)                      0.00      31.18 r
  data arrival time                                                 31.18

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][1]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.18
  --------------------------------------------------------------------------
  slack (MET)                                                       68.02


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U268/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U308/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U296/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/mem_reg[0][7]/SE (SDFFRQX1M)                      0.00      31.18 r
  data arrival time                                                 31.18

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.18
  --------------------------------------------------------------------------
  slack (MET)                                                       68.02


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U271/Y (DLY1X1M)                                  0.88      30.30 r
  U8/U0/U293/Y (DLY1X1M)                                  0.89      31.18 r
  U8/U0/mem_reg[0][6]/SE (SDFFRQX1M)                      0.00      31.18 r
  data arrival time                                                 31.18

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][6]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -31.18
  --------------------------------------------------------------------------
  slack (MET)                                                       68.02


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U298/Y (DLY1X1M)                                  0.90      30.32 r
  U8/U0/mem_reg[1][7]/SE (SDFFRQX1M)                      0.00      30.32 r
  data arrival time                                                 30.32

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][7]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -30.32
  --------------------------------------------------------------------------
  slack (MET)                                                       68.88


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U298/Y (DLY1X1M)                                  0.90      30.32 r
  U8/U0/mem_reg[0][3]/SE (SDFFRQX1M)                      0.00      30.32 r
  data arrival time                                                 30.32

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][3]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -30.32
  --------------------------------------------------------------------------
  slack (MET)                                                       68.88


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U300/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U309/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U294/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/mem_reg[1][2]/SE (SDFFRQX1M)                      0.00      30.31 r
  data arrival time                                                 30.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[1][2]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -30.31
  --------------------------------------------------------------------------
  slack (MET)                                                       68.89


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U13/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U8/Y (DLY1X1M)                                       0.88      27.67 r
  U8/U0/test_se (FIFO_MEM_DATA_WIDTH8_test_1)             0.00      27.67 r
  U8/U0/U299/Y (DLY1X1M)                                  0.88      28.54 r
  U8/U0/U272/Y (DLY1X1M)                                  0.88      29.42 r
  U8/U0/U305/Y (DLY1X1M)                                  0.89      30.31 r
  U8/U0/mem_reg[0][5]/SE (SDFFRQX1M)                      0.00      30.31 r
  data arrival time                                                 30.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U0/mem_reg[0][5]/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -30.31
  --------------------------------------------------------------------------
  slack (MET)                                                       68.89


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U14/Y (DLY1X1M)                                      0.88      26.79 r
  U8/D0/test_se (DATA_SYNC_test_0)                        0.00      26.79 r
  U8/D0/U17/Y (DLY1X1M)                                   0.88      27.67 r
  U8/D0/U21/Y (DLY1X1M)                                   0.89      28.55 r
  U8/D0/U18/Y (DLY1X1M)                                   0.90      29.45 r
  U8/D0/OUT_reg[0]/SE (SDFFRQX1M)                         0.00      29.45 r
  data arrival time                                                 29.45

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/D0/OUT_reg[0]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -29.45
  --------------------------------------------------------------------------
  slack (MET)                                                       69.75


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U14/Y (DLY1X1M)                                      0.88      26.79 r
  U8/D0/test_se (DATA_SYNC_test_0)                        0.00      26.79 r
  U8/D0/U17/Y (DLY1X1M)                                   0.88      27.67 r
  U8/D0/U21/Y (DLY1X1M)                                   0.89      28.55 r
  U8/D0/U18/Y (DLY1X1M)                                   0.90      29.45 r
  U8/D0/OUT_reg[3]/SE (SDFFRQX1M)                         0.00      29.45 r
  data arrival time                                                 29.45

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/D0/OUT_reg[3]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -29.45
  --------------------------------------------------------------------------
  slack (MET)                                                       69.75


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U1/w_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U12/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U15/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U1/test_se (FIFO_WR_test_1)                          0.00      26.79 r
  U8/U1/U39/Y (DLY1X1M)                                   0.88      27.68 r
  U8/U1/U6/Y (BUFX2M)                                     0.51      28.19 r
  U8/U1/U40/Y (DLY1X1M)                                   0.89      29.09 r
  U8/U1/w_gray_out_reg[3]/SE (SDFFRQX1M)                  0.00      29.09 r
  data arrival time                                                 29.09

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U1/w_gray_out_reg[3]/CK (SDFFRQX1M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -29.09
  --------------------------------------------------------------------------
  slack (MET)                                                       70.11


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U1/w_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U12/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U15/Y (DLY1X1M)                                      0.88      26.79 r
  U8/U1/test_se (FIFO_WR_test_1)                          0.00      26.79 r
  U8/U1/U39/Y (DLY1X1M)                                   0.88      27.68 r
  U8/U1/U6/Y (BUFX2M)                                     0.51      28.19 r
  U8/U1/U40/Y (DLY1X1M)                                   0.89      29.09 r
  U8/U1/w_gray_out_reg[2]/SE (SDFFRQX1M)                  0.00      29.09 r
  data arrival time                                                 29.09

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/U1/w_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -29.09
  --------------------------------------------------------------------------
  slack (MET)                                                       70.11


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U7/Y (DLY1X1M)                                  0.88      24.47 r
  U4/dut1/U9/Y (DLY1X1M)                                  0.89      25.37 r
  U4/dut1/D1/test_se (deserializer_test_1)                0.00      25.37 r
  U4/dut1/D1/U61/Y (DLY1X1M)                              0.88      26.24 r
  U4/dut1/D1/U65/Y (DLY1X1M)                              0.88      27.12 r
  U4/dut1/D1/U68/Y (DLY1X1M)                              0.89      28.01 r
  U4/dut1/D1/U62/Y (DLY1X1M)                              0.90      28.90 r
  U4/dut1/D1/P_DATA_reg[2]/SE (SDFFSRX2M)                 0.00      28.90 r
  data arrival time                                                 28.90

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[2]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.72      99.08
  data required time                                                99.08
  --------------------------------------------------------------------------
  data required time                                                99.08
  data arrival time                                                -28.90
  --------------------------------------------------------------------------
  slack (MET)                                                       70.18


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U7/Y (DLY1X1M)                                  0.88      24.47 r
  U4/dut1/U9/Y (DLY1X1M)                                  0.89      25.37 r
  U4/dut1/D1/test_se (deserializer_test_1)                0.00      25.37 r
  U4/dut1/D1/U61/Y (DLY1X1M)                              0.88      26.24 r
  U4/dut1/D1/U65/Y (DLY1X1M)                              0.88      27.12 r
  U4/dut1/D1/U68/Y (DLY1X1M)                              0.89      28.01 r
  U4/dut1/D1/U62/Y (DLY1X1M)                              0.90      28.90 r
  U4/dut1/D1/P_DATA_reg[0]/SE (SDFFSRX2M)                 0.00      28.90 r
  data arrival time                                                 28.90

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[0]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.72      99.08
  data required time                                                99.08
  --------------------------------------------------------------------------
  data required time                                                99.08
  data arrival time                                                -28.90
  --------------------------------------------------------------------------
  slack (MET)                                                       70.18


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U7/Y (DLY1X1M)                                  0.88      24.47 r
  U4/dut1/U9/Y (DLY1X1M)                                  0.89      25.37 r
  U4/dut1/D1/test_se (deserializer_test_1)                0.00      25.37 r
  U4/dut1/D1/U61/Y (DLY1X1M)                              0.88      26.24 r
  U4/dut1/D1/U64/Y (DLY1X1M)                              0.88      27.12 r
  U4/dut1/D1/U60/Y (DLY1X1M)                              0.88      27.99 r
  U4/dut1/D1/U63/Y (DLY1X1M)                              0.90      28.89 r
  U4/dut1/D1/P_DATA_reg[6]/SE (SDFFSRX2M)                 0.00      28.89 r
  data arrival time                                                 28.89

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[6]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.72      99.08
  data required time                                                99.08
  --------------------------------------------------------------------------
  data required time                                                99.08
  data arrival time                                                -28.89
  --------------------------------------------------------------------------
  slack (MET)                                                       70.19


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U7/Y (DLY1X1M)                                  0.88      24.47 r
  U4/dut1/U9/Y (DLY1X1M)                                  0.89      25.37 r
  U4/dut1/D1/test_se (deserializer_test_1)                0.00      25.37 r
  U4/dut1/D1/U61/Y (DLY1X1M)                              0.88      26.24 r
  U4/dut1/D1/U64/Y (DLY1X1M)                              0.88      27.12 r
  U4/dut1/D1/U60/Y (DLY1X1M)                              0.88      27.99 r
  U4/dut1/D1/U63/Y (DLY1X1M)                              0.90      28.89 r
  U4/dut1/D1/P_DATA_reg[7]/SE (SDFFSRX2M)                 0.00      28.89 r
  data arrival time                                                 28.89

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[7]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.72      99.08
  data required time                                                99.08
  --------------------------------------------------------------------------
  data required time                                                99.08
  data arrival time                                                -28.89
  --------------------------------------------------------------------------
  slack (MET)                                                       70.19


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U7/Y (DLY1X1M)                                  0.88      24.47 r
  U4/dut1/U9/Y (DLY1X1M)                                  0.89      25.37 r
  U4/dut1/D1/test_se (deserializer_test_1)                0.00      25.37 r
  U4/dut1/D1/U61/Y (DLY1X1M)                              0.88      26.24 r
  U4/dut1/D1/U64/Y (DLY1X1M)                              0.88      27.12 r
  U4/dut1/D1/U60/Y (DLY1X1M)                              0.88      27.99 r
  U4/dut1/D1/U66/Y (DLY1X1M)                              0.90      28.89 r
  U4/dut1/D1/P_DATA_reg[3]/SE (SDFFSRX2M)                 0.00      28.89 r
  data arrival time                                                 28.89

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[3]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.72      99.08
  data required time                                                99.08
  --------------------------------------------------------------------------
  data required time                                                99.08
  data arrival time                                                -28.89
  --------------------------------------------------------------------------
  slack (MET)                                                       70.19


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U7/Y (DLY1X1M)                                  0.88      24.47 r
  U4/dut1/U9/Y (DLY1X1M)                                  0.89      25.37 r
  U4/dut1/D1/test_se (deserializer_test_1)                0.00      25.37 r
  U4/dut1/D1/U61/Y (DLY1X1M)                              0.88      26.24 r
  U4/dut1/D1/U64/Y (DLY1X1M)                              0.88      27.12 r
  U4/dut1/D1/U60/Y (DLY1X1M)                              0.88      27.99 r
  U4/dut1/D1/U66/Y (DLY1X1M)                              0.90      28.89 r
  U4/dut1/D1/P_DATA_reg[1]/SE (SDFFSRX2M)                 0.00      28.89 r
  data arrival time                                                 28.89

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[1]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.72      99.08
  data required time                                                99.08
  --------------------------------------------------------------------------
  data required time                                                99.08
  data arrival time                                                -28.89
  --------------------------------------------------------------------------
  slack (MET)                                                       70.19


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U8/Y (DLY1X1M)                                  0.88      24.48 r
  U4/dut1/U10/Y (DLY1X1M)                                 0.89      25.36 r
  U4/dut1/E/test_se (edge_bit_counter_test_1)             0.00      25.36 r
  U4/dut1/E/U91/Y (DLY1X1M)                               0.88      26.24 r
  U4/dut1/E/U87/Y (DLY1X1M)                               0.88      27.11 r
  U4/dut1/E/U93/Y (DLY1X1M)                               0.89      28.00 r
  U4/dut1/E/U90/Y (DLY1X1M)                               0.90      28.90 r
  U4/dut1/E/BIT_CNT_reg[0]/SE (SDFFSRX1M)                 0.00      28.90 r
  data arrival time                                                 28.90

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/BIT_CNT_reg[0]/CK (SDFFSRX1M)                 0.00      99.80 r
  library setup time                                     -0.69      99.11
  data required time                                                99.11
  --------------------------------------------------------------------------
  data required time                                                99.11
  data arrival time                                                -28.90
  --------------------------------------------------------------------------
  slack (MET)                                                       70.21


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U8/Y (DLY1X1M)                                  0.88      24.48 r
  U4/dut1/U10/Y (DLY1X1M)                                 0.89      25.36 r
  U4/dut1/E/test_se (edge_bit_counter_test_1)             0.00      25.36 r
  U4/dut1/E/U91/Y (DLY1X1M)                               0.88      26.24 r
  U4/dut1/E/U87/Y (DLY1X1M)                               0.88      27.11 r
  U4/dut1/E/U93/Y (DLY1X1M)                               0.89      28.00 r
  U4/dut1/E/U90/Y (DLY1X1M)                               0.90      28.90 r
  U4/dut1/E/BIT_CNT_reg[3]/SE (SDFFRQX4M)                 0.00      28.90 r
  data arrival time                                                 28.90

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/BIT_CNT_reg[3]/CK (SDFFRQX4M)                 0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.90
  --------------------------------------------------------------------------
  slack (MET)                                                       70.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U8/Y (DLY1X1M)                                  0.88      24.48 r
  U4/dut1/U10/Y (DLY1X1M)                                 0.89      25.36 r
  U4/dut1/E/test_se (edge_bit_counter_test_1)             0.00      25.36 r
  U4/dut1/E/U91/Y (DLY1X1M)                               0.88      26.24 r
  U4/dut1/E/U87/Y (DLY1X1M)                               0.88      27.11 r
  U4/dut1/E/U94/Y (DLY1X1M)                               0.89      28.00 r
  U4/dut1/E/U88/Y (DLY1X1M)                               0.90      28.90 r
  U4/dut1/E/EDGE_CNT_reg[1]/SE (SDFFRQX4M)                0.00      28.90 r
  data arrival time                                                 28.90

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[1]/CK (SDFFRQX4M)                0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.90
  --------------------------------------------------------------------------
  slack (MET)                                                       70.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U4/test_se (UART_width8_test_1)                         0.00      20.66 r
  U4/U2/Y (INVXLM)                                        0.57      21.23 f
  U4/U3/Y (INVXLM)                                        0.61      21.84 r
  U4/U4/Y (DLY1X1M)                                       0.88      22.72 r
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.72 r
  U4/dut1/U6/Y (DLY1X1M)                                  0.88      23.60 r
  U4/dut1/U8/Y (DLY1X1M)                                  0.88      24.48 r
  U4/dut1/U10/Y (DLY1X1M)                                 0.89      25.36 r
  U4/dut1/E/test_se (edge_bit_counter_test_1)             0.00      25.36 r
  U4/dut1/E/U91/Y (DLY1X1M)                               0.88      26.24 r
  U4/dut1/E/U87/Y (DLY1X1M)                               0.88      27.11 r
  U4/dut1/E/U94/Y (DLY1X1M)                               0.89      28.00 r
  U4/dut1/E/U88/Y (DLY1X1M)                               0.90      28.90 r
  U4/dut1/E/EDGE_CNT_reg[4]/SE (SDFFRQX1M)                0.00      28.90 r
  data arrival time                                                 28.90

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[4]/CK (SDFFRQX1M)                0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.90
  --------------------------------------------------------------------------
  slack (MET)                                                       70.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U313/Y (INVXLM)                                      0.55      22.08 f
  U1/U314/Y (INVXLM)                                      0.60      22.68 r
  U1/U319/Y (DLY1X1M)                                     0.88      23.56 r
  U1/U324/Y (DLY1X1M)                                     0.88      24.44 r
  U1/U317/Y (DLY1X1M)                                     0.89      25.32 r
  U1/U375/Y (DLY1X1M)                                     0.88      26.20 r
  U1/U332/Y (DLY1X1M)                                     0.88      27.08 r
  U1/U376/Y (DLY1X1M)                                     0.89      27.96 r
  U1/U357/Y (DLY1X1M)                                     0.90      28.86 r
  U1/Reg_File_reg[5][4]/SE (SDFFRQX1M)                    0.00      28.86 r
  data arrival time                                                 28.86

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][4]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.86
  --------------------------------------------------------------------------
  slack (MET)                                                       70.34


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U313/Y (INVXLM)                                      0.55      22.08 f
  U1/U314/Y (INVXLM)                                      0.60      22.68 r
  U1/U319/Y (DLY1X1M)                                     0.88      23.56 r
  U1/U324/Y (DLY1X1M)                                     0.88      24.44 r
  U1/U317/Y (DLY1X1M)                                     0.89      25.32 r
  U1/U375/Y (DLY1X1M)                                     0.88      26.20 r
  U1/U332/Y (DLY1X1M)                                     0.88      27.08 r
  U1/U376/Y (DLY1X1M)                                     0.89      27.96 r
  U1/U357/Y (DLY1X1M)                                     0.90      28.86 r
  U1/Reg_File_reg[5][3]/SE (SDFFRQX1M)                    0.00      28.86 r
  data arrival time                                                 28.86

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][3]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.86
  --------------------------------------------------------------------------
  slack (MET)                                                       70.34


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U313/Y (INVXLM)                                      0.55      22.08 f
  U1/U314/Y (INVXLM)                                      0.60      22.68 r
  U1/U319/Y (DLY1X1M)                                     0.88      23.56 r
  U1/U324/Y (DLY1X1M)                                     0.88      24.44 r
  U1/U317/Y (DLY1X1M)                                     0.89      25.32 r
  U1/U375/Y (DLY1X1M)                                     0.88      26.20 r
  U1/U332/Y (DLY1X1M)                                     0.88      27.08 r
  U1/U344/Y (DLY1X1M)                                     0.89      27.96 r
  U1/U342/Y (DLY1X1M)                                     0.90      28.86 r
  U1/Reg_File_reg[5][1]/SE (SDFFRQX1M)                    0.00      28.86 r
  data arrival time                                                 28.86

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][1]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.86
  --------------------------------------------------------------------------
  slack (MET)                                                       70.34


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U313/Y (INVXLM)                                      0.55      22.08 f
  U1/U314/Y (INVXLM)                                      0.60      22.68 r
  U1/U319/Y (DLY1X1M)                                     0.88      23.56 r
  U1/U324/Y (DLY1X1M)                                     0.88      24.44 r
  U1/U317/Y (DLY1X1M)                                     0.89      25.32 r
  U1/U375/Y (DLY1X1M)                                     0.88      26.20 r
  U1/U332/Y (DLY1X1M)                                     0.88      27.08 r
  U1/U344/Y (DLY1X1M)                                     0.89      27.96 r
  U1/U342/Y (DLY1X1M)                                     0.90      28.86 r
  U1/Reg_File_reg[5][0]/SE (SDFFRQX1M)                    0.00      28.86 r
  data arrival time                                                 28.86

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][0]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.86
  --------------------------------------------------------------------------
  slack (MET)                                                       70.34


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U320/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U327/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U315/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U362/Y (DLY1X1M)                                     0.88      25.92 r
  U1/U328/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U349/Y (DLY1X1M)                                     0.89      27.69 r
  U1/U347/Y (DLY1X1M)                                     0.90      28.58 r
  U1/Reg_File_reg[0][7]/SE (SDFFSRX1M)                    0.00      28.58 r
  data arrival time                                                 28.58

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][7]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.69      99.11
  data required time                                                99.11
  --------------------------------------------------------------------------
  data required time                                                99.11
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                       70.52


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U14/Y (DLY1X1M)                                      0.88      26.79 r
  U8/D0/test_se (DATA_SYNC_test_0)                        0.00      26.79 r
  U8/D0/U20/Y (DLY1X1M)                                   0.89      27.68 r
  U8/D0/U19/Y (DLY1X1M)                                   0.90      28.58 r
  U8/D0/Q_reg[3]/SE (SDFFSRX1M)                           0.00      28.58 r
  data arrival time                                                 28.58

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/D0/Q_reg[3]/CK (SDFFSRX1M)                           0.00      99.80 r
  library setup time                                     -0.69      99.11
  data required time                                                99.11
  --------------------------------------------------------------------------
  data required time                                                99.11
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                       70.53


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U10/div_clk_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.66      20.66 r
  U33/Y (DLY1X1M)                          0.88      21.53 r
  U34/Y (DLY1X1M)                          0.88      22.41 r
  U35/Y (DLY1X1M)                          0.88      23.29 r
  U32/Y (DLY1X1M)                          0.88      24.16 r
  U25/Y (DLY1X1M)                          0.88      25.04 r
  U10/test_se (Clock_Divider_test_0)       0.00      25.04 r
  U10/U98/Y (DLY1X1M)                      0.88      25.91 r
  U10/U99/Y (DLY1X1M)                      0.88      26.79 r
  U10/U101/Y (DLY1X1M)                     0.89      27.68 r
  U10/U97/Y (DLY1X1M)                      0.90      28.58 r
  U10/div_clk_reg/SE (SDFFSRX1M)           0.00      28.58 r
  data arrival time                                  28.58

  clock dft_clk (rise edge)              100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U10/div_clk_reg/CK (SDFFSRX1M)           0.00      99.80 r
  library setup time                      -0.69      99.11
  data required time                                 99.11
  -----------------------------------------------------------
  data required time                                 99.11
  data arrival time                                 -28.58
  -----------------------------------------------------------
  slack (MET)                                        70.53


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U14/Y (DLY1X1M)                                      0.88      26.79 r
  U8/D0/test_se (DATA_SYNC_test_0)                        0.00      26.79 r
  U8/D0/U17/Y (DLY1X1M)                                   0.88      27.67 r
  U8/D0/U22/Y (DLY1X1M)                                   0.90      28.56 r
  U8/D0/Q_reg[2]/SE (SDFFSRX1M)                           0.00      28.56 r
  data arrival time                                                 28.56

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/D0/Q_reg[2]/CK (SDFFSRX1M)                           0.00      99.80 r
  library setup time                                     -0.69      99.11
  data required time                                                99.11
  --------------------------------------------------------------------------
  data required time                                                99.11
  data arrival time                                                -28.56
  --------------------------------------------------------------------------
  slack (MET)                                                       70.54


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U14/Y (DLY1X1M)                                      0.88      26.79 r
  U8/D0/test_se (DATA_SYNC_test_0)                        0.00      26.79 r
  U8/D0/U17/Y (DLY1X1M)                                   0.88      27.67 r
  U8/D0/U21/Y (DLY1X1M)                                   0.89      28.55 r
  U8/D0/Q_reg[1]/SE (SDFFSRX1M)                           0.00      28.55 r
  data arrival time                                                 28.55

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/D0/Q_reg[1]/CK (SDFFSRX1M)                           0.00      99.80 r
  library setup time                                     -0.69      99.11
  data required time                                                99.11
  --------------------------------------------------------------------------
  data required time                                                99.11
  data arrival time                                                -28.55
  --------------------------------------------------------------------------
  slack (MET)                                                       70.55


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U320/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U327/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U315/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U362/Y (DLY1X1M)                                     0.88      25.92 r
  U1/U328/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U349/Y (DLY1X1M)                                     0.89      27.69 r
  U1/U347/Y (DLY1X1M)                                     0.90      28.58 r
  U1/RdData_reg[3]/SE (SDFFRQX1M)                         0.00      28.58 r
  data arrival time                                                 28.58

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/RdData_reg[3]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                       70.61


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U320/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U327/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U315/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U362/Y (DLY1X1M)                                     0.88      25.92 r
  U1/U328/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U379/Y (DLY1X1M)                                     0.89      27.69 r
  U1/U359/Y (DLY1X1M)                                     0.90      28.58 r
  U1/RdData_reg[6]/SE (SDFFRQX1M)                         0.00      28.58 r
  data arrival time                                                 28.58

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/RdData_reg[6]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U320/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U327/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U315/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U362/Y (DLY1X1M)                                     0.88      25.92 r
  U1/U328/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U379/Y (DLY1X1M)                                     0.89      27.69 r
  U1/U359/Y (DLY1X1M)                                     0.90      28.58 r
  U1/RdData_reg[5]/SE (SDFFRQX1M)                         0.00      28.58 r
  data arrival time                                                 28.58

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/RdData_reg[5]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.66      20.66 r
  U33/Y (DLY1X1M)                          0.88      21.53 r
  U34/Y (DLY1X1M)                          0.88      22.41 r
  U35/Y (DLY1X1M)                          0.88      23.29 r
  U32/Y (DLY1X1M)                          0.88      24.16 r
  U25/Y (DLY1X1M)                          0.88      25.04 r
  U11/test_se (Clock_Divider_test_1)       0.00      25.04 r
  U11/U92/Y (DLY1X1M)                      0.88      25.91 r
  U11/U93/Y (DLY1X1M)                      0.88      26.79 r
  U11/U96/Y (DLY1X1M)                      0.89      27.68 r
  U11/U91/Y (DLY1X1M)                      0.90      28.57 r
  U11/counter_reg[7]/SE (SDFFRQX2M)        0.00      28.57 r
  data arrival time                                  28.57

  clock dft_clk (rise edge)              100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U11/counter_reg[7]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                      -0.61      99.19
  data required time                                 99.19
  -----------------------------------------------------------
  data required time                                 99.19
  data arrival time                                 -28.57
  -----------------------------------------------------------
  slack (MET)                                        70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.66      20.66 r
  U33/Y (DLY1X1M)                          0.88      21.53 r
  U34/Y (DLY1X1M)                          0.88      22.41 r
  U35/Y (DLY1X1M)                          0.88      23.29 r
  U32/Y (DLY1X1M)                          0.88      24.16 r
  U25/Y (DLY1X1M)                          0.88      25.04 r
  U11/test_se (Clock_Divider_test_1)       0.00      25.04 r
  U11/U92/Y (DLY1X1M)                      0.88      25.91 r
  U11/U94/Y (DLY1X1M)                      0.88      26.79 r
  U11/U95/Y (DLY1X1M)                      0.89      27.68 r
  U11/U90/Y (DLY1X1M)                      0.90      28.57 r
  U11/counter_reg[6]/SE (SDFFRQX2M)        0.00      28.57 r
  data arrival time                                  28.57

  clock dft_clk (rise edge)              100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U11/counter_reg[6]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                      -0.61      99.19
  data required time                                 99.19
  -----------------------------------------------------------
  data required time                                 99.19
  data arrival time                                 -28.57
  -----------------------------------------------------------
  slack (MET)                                        70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U33/Y (DLY1X1M)                                         0.88      21.53 r
  U34/Y (DLY1X1M)                                         0.88      22.41 r
  U35/Y (DLY1X1M)                                         0.88      23.29 r
  U32/Y (DLY1X1M)                                         0.88      24.16 r
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      24.16 r
  U8/U10/Y (DLY1X1M)                                      0.88      25.04 r
  U8/U11/Y (DLY1X1M)                                      0.88      25.91 r
  U8/U14/Y (DLY1X1M)                                      0.88      26.79 r
  U8/D0/test_se (DATA_SYNC_test_0)                        0.00      26.79 r
  U8/D0/U20/Y (DLY1X1M)                                   0.89      27.68 r
  U8/D0/U19/Y (DLY1X1M)                                   0.90      28.58 r
  U8/D0/OUT_reg[2]/SE (SDFFRQX1M)                         0.00      28.58 r
  data arrival time                                                 28.58

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U8/D0/OUT_reg[2]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U10/counter_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.66      20.66 r
  U33/Y (DLY1X1M)                          0.88      21.53 r
  U34/Y (DLY1X1M)                          0.88      22.41 r
  U35/Y (DLY1X1M)                          0.88      23.29 r
  U32/Y (DLY1X1M)                          0.88      24.16 r
  U25/Y (DLY1X1M)                          0.88      25.04 r
  U10/test_se (Clock_Divider_test_0)       0.00      25.04 r
  U10/U98/Y (DLY1X1M)                      0.88      25.91 r
  U10/U99/Y (DLY1X1M)                      0.88      26.79 r
  U10/U101/Y (DLY1X1M)                     0.89      27.68 r
  U10/U97/Y (DLY1X1M)                      0.90      28.58 r
  U10/counter_reg[7]/SE (SDFFRQX1M)        0.00      28.58 r
  data arrival time                                  28.58

  clock dft_clk (rise edge)              100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U10/counter_reg[7]/CK (SDFFRQX1M)        0.00      99.80 r
  library setup time                      -0.60      99.20
  data required time                                 99.20
  -----------------------------------------------------------
  data required time                                 99.20
  data arrival time                                 -28.58
  -----------------------------------------------------------
  slack (MET)                                        70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U10/flag_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.66      20.66 r
  U33/Y (DLY1X1M)                          0.88      21.53 r
  U34/Y (DLY1X1M)                          0.88      22.41 r
  U35/Y (DLY1X1M)                          0.88      23.29 r
  U32/Y (DLY1X1M)                          0.88      24.16 r
  U25/Y (DLY1X1M)                          0.88      25.04 r
  U10/test_se (Clock_Divider_test_0)       0.00      25.04 r
  U10/U98/Y (DLY1X1M)                      0.88      25.91 r
  U10/U100/Y (DLY1X1M)                     0.88      26.79 r
  U10/U102/Y (DLY1X1M)                     0.89      27.68 r
  U10/U96/Y (DLY1X1M)                      0.90      28.57 r
  U10/flag_reg/SE (SDFFRQX1M)              0.00      28.57 r
  data arrival time                                  28.57

  clock dft_clk (rise edge)              100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U10/flag_reg/CK (SDFFRQX1M)              0.00      99.80 r
  library setup time                      -0.60      99.20
  data required time                                 99.20
  -----------------------------------------------------------
  data required time                                 99.20
  data arrival time                                 -28.57
  -----------------------------------------------------------
  slack (MET)                                        70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U10/counter_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.66      20.66 r
  U33/Y (DLY1X1M)                          0.88      21.53 r
  U34/Y (DLY1X1M)                          0.88      22.41 r
  U35/Y (DLY1X1M)                          0.88      23.29 r
  U32/Y (DLY1X1M)                          0.88      24.16 r
  U25/Y (DLY1X1M)                          0.88      25.04 r
  U10/test_se (Clock_Divider_test_0)       0.00      25.04 r
  U10/U98/Y (DLY1X1M)                      0.88      25.91 r
  U10/U100/Y (DLY1X1M)                     0.88      26.79 r
  U10/U102/Y (DLY1X1M)                     0.89      27.68 r
  U10/U96/Y (DLY1X1M)                      0.90      28.57 r
  U10/counter_reg[1]/SE (SDFFRQX1M)        0.00      28.57 r
  data arrival time                                  28.57

  clock dft_clk (rise edge)              100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U10/counter_reg[1]/CK (SDFFRQX1M)        0.00      99.80 r
  library setup time                      -0.60      99.20
  data required time                                 99.20
  -----------------------------------------------------------
  data required time                                 99.20
  data arrival time                                 -28.57
  -----------------------------------------------------------
  slack (MET)                                        70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U321/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U309/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U323/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U366/Y (DLY1X1M)                                     0.88      25.93 r
  U1/U329/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U348/Y (DLY1X1M)                                     0.88      27.68 r
  U1/U346/Y (DLY1X1M)                                     0.90      28.57 r
  U1/RdData_reg[7]/SE (SDFFRQX1M)                         0.00      28.57 r
  data arrival time                                                 28.57

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/RdData_reg[7]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.57
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U321/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U309/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U323/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U366/Y (DLY1X1M)                                     0.88      25.93 r
  U1/U329/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U348/Y (DLY1X1M)                                     0.88      27.68 r
  U1/U339/Y (DLY1X1M)                                     0.90      28.57 r
  U1/RdData_reg[2]/SE (SDFFRQX1M)                         0.00      28.57 r
  data arrival time                                                 28.57

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/RdData_reg[2]/CK (SDFFRQX1M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.57
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U321/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U309/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U323/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U366/Y (DLY1X1M)                                     0.88      25.93 r
  U1/U329/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U348/Y (DLY1X1M)                                     0.88      27.68 r
  U1/U339/Y (DLY1X1M)                                     0.90      28.57 r
  U1/Reg_File_reg[7][6]/SE (SDFFRQX1M)                    0.00      28.57 r
  data arrival time                                                 28.57

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][6]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.57
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_Valid_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.66      20.66 r
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.66 r
  U1/U307/Y (DLY1X1M)                                     0.88      21.53 r
  U1/U308/Y (DLY1X1M)                                     0.88      22.41 r
  U1/U321/Y (DLY1X1M)                                     0.88      23.29 r
  U1/U309/Y (DLY1X1M)                                     0.88      24.16 r
  U1/U323/Y (DLY1X1M)                                     0.89      25.05 r
  U1/U366/Y (DLY1X1M)                                     0.88      25.93 r
  U1/U329/Y (DLY1X1M)                                     0.88      26.80 r
  U1/U348/Y (DLY1X1M)                                     0.88      27.68 r
  U1/U346/Y (DLY1X1M)                                     0.90      28.57 r
  U1/RdData_Valid_reg/SE (SDFFRQX1M)                      0.00      28.57 r
  data arrival time                                                 28.57

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/RdData_Valid_reg/CK (SDFFRQX1M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -28.57
  --------------------------------------------------------------------------
  slack (MET)                                                       70.62


  Startpoint: du/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: SO[0] (output port clocked by dft_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  du/sync_bus_reg[7]/CK (SDFFRQX1M)                       0.00       0.00 r
  du/sync_bus_reg[7]/Q (SDFFRQX1M)                        0.86       0.86 r
  du/U3/Y (CLKBUFX2M)                                     0.53       1.38 r
  du/sync_bus[7] (data_synchronizer_data_width8_test_1)
                                                          0.00       1.38 r
  U29/Y (BUFX2M)                                          0.84       2.22 r
  SO[0] (out)                                             0.00       2.22 r
  data arrival time                                                  2.22

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                       77.58


  Startpoint: U4/dut1/S1/STP_ERR_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: SO[1] (output port clocked by dft_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/S1/STP_ERR_reg/CK (SDFFRHQX8M)                  0.00       0.00 r
  U4/dut1/S1/STP_ERR_reg/Q (SDFFRHQX8M)                   0.82       0.82 r
  U4/dut1/S1/STP_ERR (STOP_CHECK_test_1)                  0.00       0.82 r
  U4/dut1/STP_ERR (UART_RX_width8_test_1)                 0.00       0.82 r
  U4/STP_ERR (UART_width8_test_1)                         0.00       0.82 r
  SO[1] (out)                                             0.00       0.82 r
  data arrival time                                                  0.82

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                       78.98


  Startpoint: U4/dut0/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/TX_OUT_reg/CK (SDFFRX1M)                        0.00       0.00 r
  U4/dut0/TX_OUT_reg/Q (SDFFRX1M)                         0.65       0.65 r
  U4/dut0/U3/Y (INVXLM)                                   0.43       1.07 f
  U4/dut0/U4/Y (INVX2M)                                   0.98       2.05 r
  U4/dut0/TX_OUT (UART_TX_width8_test_1)                  0.00       2.05 r
  U4/TX_OUT (UART_width8_test_1)                          0.00       2.05 r
  TX_OUT (out)                                            0.00       2.05 r
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      214.76


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U44/Y (NAND2X2M)                              1.05       7.06 r
  U4/dut0/S/U46/Y (INVX8M)                                0.72       7.78 f
  U4/dut0/S/U45/Y (AOI21X2M)                              0.96       8.74 r
  U4/dut0/S/U50/Y (OAI21X2M)                              0.66       9.41 f
  U4/dut0/S/U57/Y (NOR2X2M)                               0.54       9.95 r
  U4/dut0/S/U56/Y (OAI2B2X1M)                             0.48      10.43 f
  U4/dut0/S/counter_reg[3]/D (SDFFSQX1M)                  0.00      10.43 f
  data arrival time                                                 10.43

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[3]/CK (SDFFSQX1M)                 0.00     271.07 r
  library setup time                                     -0.55     270.52
  data required time                                               270.52
  --------------------------------------------------------------------------
  data required time                                               270.52
  data arrival time                                                -10.43
  --------------------------------------------------------------------------
  slack (MET)                                                      260.09


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U44/Y (NAND2X2M)                              1.05       7.06 r
  U4/dut0/S/U46/Y (INVX8M)                                0.72       7.78 f
  U4/dut0/S/U45/Y (AOI21X2M)                              0.96       8.74 r
  U4/dut0/S/U50/Y (OAI21X2M)                              0.66       9.41 f
  U4/dut0/S/U55/Y (INVX2M)                                0.39       9.79 r
  U4/dut0/S/U54/Y (OAI32X2M)                              0.28      10.08 f
  U4/dut0/S/counter_reg[2]/D (SDFFSRX2M)                  0.00      10.08 f
  data arrival time                                                 10.08

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00     271.07 r
  library setup time                                     -0.58     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                      260.41


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U44/Y (NAND2X2M)                              1.05       7.06 r
  U4/dut0/S/U46/Y (INVX8M)                                0.72       7.78 f
  U4/dut0/S/U45/Y (AOI21X2M)                              0.96       8.74 r
  U4/dut0/S/U52/Y (OAI22X1M)                              0.60       9.34 f
  U4/dut0/S/counter_reg[1]/D (SDFFRX1M)                   0.00       9.34 f
  data arrival time                                                  9.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00     271.07 r
  library setup time                                     -0.55     270.52
  data required time                                               270.52
  --------------------------------------------------------------------------
  data required time                                               270.52
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                      261.18


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U21/Y (INVX2M)                                0.63       4.05 f
  U4/dut0/F/U20/Y (NAND2X2M)                              0.73       4.78 r
  U4/dut0/F/U19/Y (NAND2X2M)                              0.38       5.15 f
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.15 f
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.15 f
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.86       6.01 r
  U4/dut0/S/U44/Y (NAND2X2M)                              0.94       6.95 f
  U4/dut0/S/U46/Y (INVX8M)                                1.05       8.00 r
  U4/dut0/S/U67/Y (OAI2BB2X1M)                            0.54       8.54 f
  U4/dut0/S/mem_reg[6]/D (SDFFRX1M)                       0.00       8.54 f
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.54     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U21/Y (INVX2M)                                0.63       4.05 f
  U4/dut0/F/U20/Y (NAND2X2M)                              0.73       4.78 r
  U4/dut0/F/U19/Y (NAND2X2M)                              0.38       5.15 f
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.15 f
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.15 f
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.86       6.01 r
  U4/dut0/S/U44/Y (NAND2X2M)                              0.94       6.95 f
  U4/dut0/S/U46/Y (INVX8M)                                1.05       8.00 r
  U4/dut0/S/U66/Y (OAI2BB2X1M)                            0.54       8.54 f
  U4/dut0/S/mem_reg[5]/D (SDFFRX1M)                       0.00       8.54 f
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.54     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U21/Y (INVX2M)                                0.63       4.05 f
  U4/dut0/F/U20/Y (NAND2X2M)                              0.73       4.78 r
  U4/dut0/F/U19/Y (NAND2X2M)                              0.38       5.15 f
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.15 f
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.15 f
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.86       6.01 r
  U4/dut0/S/U44/Y (NAND2X2M)                              0.94       6.95 f
  U4/dut0/S/U46/Y (INVX8M)                                1.05       8.00 r
  U4/dut0/S/U64/Y (OAI2BB2X1M)                            0.54       8.54 f
  U4/dut0/S/mem_reg[2]/D (SDFFRX1M)                       0.00       8.54 f
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.54     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U21/Y (INVX2M)                                0.63       4.05 f
  U4/dut0/F/U20/Y (NAND2X2M)                              0.73       4.78 r
  U4/dut0/F/U19/Y (NAND2X2M)                              0.38       5.15 f
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.15 f
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.15 f
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.86       6.01 r
  U4/dut0/S/U44/Y (NAND2X2M)                              0.94       6.95 f
  U4/dut0/S/U46/Y (INVX8M)                                1.05       8.00 r
  U4/dut0/S/U63/Y (OAI2BB2X1M)                            0.54       8.54 f
  U4/dut0/S/mem_reg[1]/D (SDFFRX1M)                       0.00       8.54 f
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.54     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U21/Y (INVX2M)                                0.63       4.05 f
  U4/dut0/F/U20/Y (NAND2X2M)                              0.73       4.78 r
  U4/dut0/F/U19/Y (NAND2X2M)                              0.38       5.15 f
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.15 f
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.15 f
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.86       6.01 r
  U4/dut0/S/U44/Y (NAND2X2M)                              0.94       6.95 f
  U4/dut0/S/U46/Y (INVX8M)                                1.05       8.00 r
  U4/dut0/S/U68/Y (OAI2BB2X1M)                            0.54       8.54 f
  U4/dut0/S/mem_reg[7]/D (SDFFRX1M)                       0.00       8.54 f
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.54     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U21/Y (INVX2M)                                0.63       4.05 f
  U4/dut0/F/U20/Y (NAND2X2M)                              0.73       4.78 r
  U4/dut0/F/U19/Y (NAND2X2M)                              0.38       5.15 f
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.15 f
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.15 f
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.86       6.01 r
  U4/dut0/S/U44/Y (NAND2X2M)                              0.94       6.95 f
  U4/dut0/S/U46/Y (INVX8M)                                1.05       8.00 r
  U4/dut0/S/U65/Y (OAI2BB2X1M)                            0.54       8.54 f
  U4/dut0/S/mem_reg[3]/D (SDFFRX1M)                       0.00       8.54 f
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.54     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U44/Y (NAND2X2M)                              1.05       7.06 r
  U4/dut0/S/U46/Y (INVX8M)                                0.72       7.78 f
  U4/dut0/S/U70/Y (AO22X1M)                               0.77       8.55 f
  U4/dut0/S/mem_reg[4]/D (SDFFRX1M)                       0.00       8.55 f
  data arrival time                                                  8.55

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -8.55
  --------------------------------------------------------------------------
  slack (MET)                                                      262.03


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U44/Y (NAND2X2M)                              1.05       7.06 r
  U4/dut0/S/U46/Y (INVX8M)                                0.72       7.78 f
  U4/dut0/S/U69/Y (AO22X1M)                               0.77       8.55 f
  U4/dut0/S/mem_reg[0]/D (SDFFRX1M)                       0.00       8.55 f
  data arrival time                                                  8.55

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.48     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -8.55
  --------------------------------------------------------------------------
  slack (MET)                                                      262.03


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U44/Y (NAND2X2M)                              1.05       7.06 r
  U4/dut0/S/U58/Y (OAI22X1M)                              0.64       7.70 f
  U4/dut0/S/counter_reg[0]/D (SDFFRX2M)                   0.00       7.70 f
  data arrival time                                                  7.70

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00     271.07 r
  library setup time                                     -0.58     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -7.70
  --------------------------------------------------------------------------
  slack (MET)                                                      262.79


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/ser_data_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U19/Y (NAND2X2M)                              0.48       5.30 r
  U4/dut0/F/ser_en (fsm_test_1)                           0.00       5.30 r
  U4/dut0/S/ser_en (serializer_data_width8_test_1)        0.00       5.30 r
  U4/dut0/S/U16/Y (NAND2BX4M)                             0.70       6.01 f
  U4/dut0/S/U59/Y (OAI2BB2X1M)                            0.74       6.75 f
  U4/dut0/S/ser_data_reg/D (SDFFRX1M)                     0.00       6.75 f
  data arrival time                                                  6.75

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00     271.07 r
  library setup time                                     -0.55     270.52
  data required time                                               270.52
  --------------------------------------------------------------------------
  data required time                                               270.52
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                      263.77


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/P/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (SDFFSRX1M)                        1.04       1.04 r
  U8/U2/R_ADDR[0] (FIFO_RD_test_1)                        0.00       1.04 r
  U8/U0/R_ADDR[0] (FIFO_MEM_DATA_WIDTH8_test_1)           0.00       1.04 r
  U8/U0/U267/Y (INVX2M)                                   0.47       1.51 f
  U8/U0/U164/Y (INVX6M)                                   0.73       2.24 r
  U8/U0/U244/Y (MX4X1M)                                   0.60       2.83 r
  U8/U0/U242/Y (MX2X2M)                                   0.57       3.40 r
  U8/U0/RD_DATA[6] (FIFO_MEM_DATA_WIDTH8_test_1)          0.00       3.40 r
  U8/RD_DATA[6] (FIFO_DATA_WIDTH8_test_1)                 0.00       3.40 r
  U4/RdData[6] (UART_width8_test_1)                       0.00       3.40 r
  U4/dut0/P_DATA[6] (UART_TX_width8_test_1)               0.00       3.40 r
  U4/dut0/P/P_DATA[6] (parity_calc_data_width8_test_1)
                                                          0.00       3.40 r
  U4/dut0/P/U8/Y (CLKXOR2X2M)                             0.60       4.00 f
  U4/dut0/P/U7/Y (XOR3XLM)                                0.72       4.72 r
  U4/dut0/P/U11/Y (XOR3XLM)                               0.84       5.56 f
  U4/dut0/P/U9/Y (OAI2BB2X1M)                             0.74       6.29 r
  U4/dut0/P/PAR_BIT_reg/D (SDFFRX1M)                      0.00       6.29 r
  data arrival time                                                  6.29

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)                     0.00     271.07 r
  library setup time                                     -0.40     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                      264.38


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U26/Y (OAI32X2M)                              0.64       5.47 r
  U4/dut0/F/current_state_reg[0]/D (SDFFSRX2M)            0.00       5.47 r
  data arrival time                                                  5.47

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00     271.07 r
  library setup time                                     -0.58     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                      265.02


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U21/Y (INVX2M)                                0.84       4.11 r
  U4/dut0/F/U20/Y (NAND2X2M)                              0.72       4.83 f
  U4/dut0/F/U22/Y (OAI21X2M)                              0.62       5.45 r
  U4/dut0/F/current_state_reg[1]/D (SDFFRX1M)             0.00       5.45 r
  data arrival time                                                  5.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00     271.07 r
  library setup time                                     -0.37     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                      265.26


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/U8/Y (INVX2M)                                 0.71       2.43 r
  U4/dut0/F/U17/Y (NAND2X2M)                              0.83       3.27 f
  U4/dut0/F/U24/Y (OAI21X2M)                              0.74       4.01 r
  U4/dut0/F/mux_sel[0] (fsm_test_1)                       0.00       4.01 r
  U4/dut0/U12/Y (INVX2M)                                  0.41       4.42 f
  U4/dut0/U11/Y (NAND3X2M)                                0.35       4.76 r
  U4/dut0/U9/Y (OAI21X2M)                                 0.28       5.04 f
  U4/dut0/TX_OUT_reg/D (SDFFRX1M)                         0.00       5.04 f
  data arrival time                                                  5.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/TX_OUT_reg/CK (SDFFRX1M)                        0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                      265.55


  Startpoint: U4/dut0/S/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[1]/Q (SDFFRX1M)                   0.60       0.60 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/S/U4/Y (INVX2M)                                 0.59       1.73 f
  U4/dut0/S/U18/Y (INVX4M)                                0.64       2.37 r
  U4/dut0/S/U51/Y (NAND2X4M)                              0.59       2.96 f
  U4/dut0/S/U53/Y (NOR3X8M)                               0.88       3.84 r
  U4/dut0/S/ser_done (serializer_data_width8_test_1)      0.00       3.84 r
  U4/dut0/F/ser_done (fsm_test_1)                         0.00       3.84 r
  U4/dut0/F/U30/Y (AOI2B1X1M)                             0.61       4.45 f
  U4/dut0/F/U29/Y (NOR2X2M)                               0.55       5.00 r
  U4/dut0/F/current_state_reg[2]/D (SDFFRX1M)             0.00       5.00 r
  data arrival time                                                  5.00

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00     271.07 r
  library setup time                                     -0.36     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                      265.71


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/busy_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U4/dut0/F/U3/Y (INVXLM)                                 0.43       1.07 f
  U4/dut0/F/U4/Y (INVX2M)                                 0.83       1.90 r
  U4/dut0/F/U8/Y (INVX2M)                                 0.61       2.51 f
  U4/dut0/F/U17/Y (NAND2X2M)                              0.90       3.42 r
  U4/dut0/F/U31/Y (OAI211X2M)                             0.49       3.90 f
  U4/dut0/F/busy_reg/D (SDFFRX1M)                         0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/busy_reg/CK (SDFFRX1M)                        0.00     271.07 r
  library setup time                                     -0.52     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U4/dut0/S/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[1]/Q (SDFFRX1M)                   0.60       0.60 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/S/U4/Y (INVX2M)                                 0.59       1.73 f
  U4/dut0/S/counter_reg[2]/SI (SDFFSRX2M)                 0.00       1.73 f
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00     271.07 r
  library setup time                                     -0.76     270.31
  data required time                                               270.31
  --------------------------------------------------------------------------
  data required time                                               270.31
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.58


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/P/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/test_so (fsm_test_1)                          0.00       1.72 f
  U4/dut0/P/test_si (parity_calc_data_width8_test_1)      0.00       1.72 f
  U4/dut0/P/PAR_BIT_reg/SI (SDFFRX1M)                     0.00       1.72 f
  data arrival time                                                  1.72

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)                     0.00     271.07 r
  library setup time                                     -0.66     270.41
  data required time                                               270.41
  --------------------------------------------------------------------------
  data required time                                               270.41
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: U4/dut0/S/counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[3]/CK (SDFFSQX1M)                 0.00       0.00 r
  U4/dut0/S/counter_reg[3]/Q (SDFFSQX1M)                  0.84       0.84 f
  U4/dut0/S/U88/Y (DLY1X1M)                               0.84       1.68 f
  U4/dut0/S/mem_reg[0]/SI (SDFFRX1M)                      0.00       1.68 f
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)                      0.00     271.07 r
  library setup time                                     -0.67     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: U4/dut0/S/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[0]/Q (SDFFRX2M)                   0.55       0.55 f
  U4/dut0/S/U5/Y (INVXLM)                                 0.54       1.09 r
  U4/dut0/S/U6/Y (INVX4M)                                 0.54       1.64 f
  U4/dut0/S/counter_reg[1]/SI (SDFFRX1M)                  0.00       1.64 f
  data arrival time                                                  1.64

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00     271.07 r
  library setup time                                     -0.64     270.42
  data required time                                               270.42
  --------------------------------------------------------------------------
  data required time                                               270.42
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/QN (SDFFRX1M)            0.60       0.60 f
  U4/dut0/F/U37/Y (DLY1X1M)                               0.83       1.43 f
  U4/dut0/F/current_state_reg[2]/SI (SDFFRX1M)            0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00     271.07 r
  library setup time                                     -0.67     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.97


  Startpoint: U4/dut0/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00       0.00 r
  U4/dut0/F/current_state_reg[0]/Q (SDFFSRX2M)            1.22       1.22 r
  U4/dut0/F/current_state_reg[1]/SI (SDFFRX1M)            0.00       1.22 r
  data arrival time                                                  1.22

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                      269.41


  Startpoint: U4/dut0/S/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut0/S/counter_reg[2]/QN (SDFFSRX2M)                 0.82       0.82 f
  U4/dut0/S/counter_reg[3]/SI (SDFFSQX1M)                 0.00       0.82 f
  data arrival time                                                  0.82

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[3]/CK (SDFFSQX1M)                 0.00     271.07 r
  library setup time                                     -0.63     270.43
  data required time                                               270.43
  --------------------------------------------------------------------------
  data required time                                               270.43
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                      269.62


  Startpoint: U4/dut0/S/mem_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/ser_data_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)                      0.00       0.00 r
  U4/dut0/S/mem_reg[7]/Q (SDFFRX1M)                       0.60       0.60 f
  U4/dut0/S/ser_data_reg/SI (SDFFRX1M)                    0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00     271.07 r
  library setup time                                     -0.59     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                      269.87


  Startpoint: U4/dut0/S/mem_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[3]/Q (SDFFRX1M)        0.60       0.60 f
  U4/dut0/S/mem_reg[4]/SI (SDFFRX1M)       0.00       0.60 f
  data arrival time                                   0.60

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.48
  data required time                                270.48
  -----------------------------------------------------------
  data required time                                270.48
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                       269.87


  Startpoint: U4/dut0/S/mem_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[5]/Q (SDFFRX1M)        0.60       0.60 f
  U4/dut0/S/mem_reg[6]/SI (SDFFRX1M)       0.00       0.60 f
  data arrival time                                   0.60

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.48
  data required time                                270.48
  -----------------------------------------------------------
  data required time                                270.48
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                       269.87


  Startpoint: U4/dut0/S/mem_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[1]/Q (SDFFRX1M)        0.60       0.60 f
  U4/dut0/S/mem_reg[2]/SI (SDFFRX1M)       0.00       0.60 f
  data arrival time                                   0.60

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.48
  data required time                                270.48
  -----------------------------------------------------------
  data required time                                270.48
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                       269.87


  Startpoint: U4/dut0/S/mem_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[6]/Q (SDFFRX1M)        0.60       0.60 f
  U4/dut0/S/mem_reg[7]/SI (SDFFRX1M)       0.00       0.60 f
  data arrival time                                   0.60

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.48
  data required time                                270.48
  -----------------------------------------------------------
  data required time                                270.48
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                       269.87


  Startpoint: U4/dut0/S/mem_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[2]/Q (SDFFRX1M)        0.60       0.60 f
  U4/dut0/S/mem_reg[3]/SI (SDFFRX1M)       0.00       0.60 f
  data arrival time                                   0.60

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.48
  data required time                                270.48
  -----------------------------------------------------------
  data required time                                270.48
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                       269.87


  Startpoint: U4/dut0/F/busy_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/busy_reg/CK (SDFFRX1M)                        0.00       0.00 r
  U4/dut0/F/busy_reg/QN (SDFFRX1M)                        0.43       0.43 f
  U4/dut0/F/current_state_reg[0]/SI (SDFFSRX2M)           0.00       0.43 f
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00     271.07 r
  library setup time                                     -0.69     270.38
  data required time                                               270.38
  --------------------------------------------------------------------------
  data required time                                               270.38
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      269.95


  Startpoint: U4/dut0/P/PAR_BIT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)                     0.00       0.00 r
  U4/dut0/P/PAR_BIT_reg/QN (SDFFRX1M)                     0.43       0.43 f
  U4/dut0/P/test_so (parity_calc_data_width8_test_1)      0.00       0.43 f
  U4/dut0/S/test_si (serializer_data_width8_test_1)       0.00       0.43 f
  U4/dut0/S/counter_reg[0]/SI (SDFFRX2M)                  0.00       0.43 f
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00     271.07 r
  library setup time                                     -0.62     270.44
  data required time                                               270.44
  --------------------------------------------------------------------------
  data required time                                               270.44
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U4/dut0/S/mem_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[4]/QN (SDFFRX1M)       0.43       0.43 f
  U4/dut0/S/mem_reg[5]/SI (SDFFRX1M)       0.00       0.43 f
  data arrival time                                   0.43

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.47
  data required time                                270.47
  -----------------------------------------------------------
  data required time                                270.47
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                       270.04


  Startpoint: U4/dut0/S/mem_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[0]/QN (SDFFRX1M)       0.43       0.43 f
  U4/dut0/S/mem_reg[1]/SI (SDFFRX1M)       0.00       0.43 f
  data arrival time                                   0.43

  clock RX_CLK (rise edge)               271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)       0.00     271.07 r
  library setup time                      -0.59     270.47
  data required time                                270.47
  -----------------------------------------------------------
  data required time                                270.47
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                       270.04


  Startpoint: U4/dut0/S/ser_data_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00       0.00 r
  U4/dut0/S/ser_data_reg/QN (SDFFRX1M)                    0.43       0.43 f
  U4/dut0/S/test_so (serializer_data_width8_test_1)       0.00       0.43 f
  U4/dut0/TX_OUT_reg/SI (SDFFRX1M)                        0.00       0.43 f
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U4/dut0/TX_OUT_reg/CK (SDFFRX1M)                        0.00     271.07 r
  library setup time                                     -0.59     270.47
  data required time                                               270.47
  --------------------------------------------------------------------------
  data required time                                               270.47
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U4/dut0/F/busy_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U7/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U4/dut0/F/busy_reg/CK (SDFFRX1M)                        0.00    8409.29 r
  U4/dut0/F/busy_reg/Q (SDFFRX1M)                         0.60    8409.89 f
  U4/dut0/F/busy (fsm_test_1)                             0.00    8409.89 f
  U4/dut0/busy (UART_TX_width8_test_1)                    0.00    8409.89 f
  U4/busy (UART_width8_test_1)                            0.00    8409.89 f
  U7/LVL_SIG (Pulse_Gen_test_1)                           0.00    8409.89 f
  U7/Q_reg[0]/D (SDFFRQX1M)                               0.00    8409.89 f
  data arrival time                                               8409.89

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U7/Q_reg[0]/CK (SDFFRQX1M)                              0.00    8680.36 r
  library setup time                                     -0.45    8679.91
  data required time                                              8679.91
  --------------------------------------------------------------------------
  data required time                                              8679.91
  data arrival time                                              -8409.89
  --------------------------------------------------------------------------
  slack (MET)                                                      270.02


  Startpoint: U8/D1/OUT_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[3]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT[3] (DATA_SYNC_test_1)          0.00       0.86 r
  U8/U2/WR_RD_PTR[3] (FIFO_RD_test_1)      0.00       0.86 r
  U8/U2/U28/Y (XNOR2X2M)                   0.40       1.27 f
  U8/U2/U26/Y (NAND4X2M)                   0.57       1.83 r
  U8/U2/U38/Y (NAND2X2M)                   0.49       2.33 f
  U8/U2/U24/Y (NOR2X2M)                    0.87       3.20 r
  U8/U2/U36/Y (NAND2X2M)                   0.59       3.78 f
  U8/U2/U43/Y (INVX2M)                     0.55       4.33 r
  U8/U2/U41/Y (NAND3X2M)                   0.40       4.74 f
  U8/U2/U40/Y (OAI211X2M)                  0.35       5.09 r
  U8/U2/R_PTR_reg[3]/D (SDFFRQX2M)         0.00       5.09 r
  data arrival time                                   5.09

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)        0.00    8680.36 r
  library setup time                      -0.37    8679.99
  data required time                               8679.99
  -----------------------------------------------------------
  data required time                               8679.99
  data arrival time                                  -5.09
  -----------------------------------------------------------
  slack (MET)                                      8674.90


  Startpoint: U8/D1/OUT_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[3]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT[3] (DATA_SYNC_test_1)          0.00       0.86 r
  U8/U2/WR_RD_PTR[3] (FIFO_RD_test_1)      0.00       0.86 r
  U8/U2/U28/Y (XNOR2X2M)                   0.40       1.27 f
  U8/U2/U26/Y (NAND4X2M)                   0.57       1.83 r
  U8/U2/U38/Y (NAND2X2M)                   0.49       2.33 f
  U8/U2/U24/Y (NOR2X2M)                    0.87       3.20 r
  U8/U2/U36/Y (NAND2X2M)                   0.59       3.78 f
  U8/U2/U33/Y (XNOR2X2M)                   0.53       4.31 r
  U8/U2/R_PTR_reg[2]/D (SDFFSRX1M)         0.00       4.31 r
  data arrival time                                   4.31

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00    8680.36 r
  library setup time                      -0.59    8679.77
  data required time                               8679.77
  -----------------------------------------------------------
  data required time                               8679.77
  data arrival time                                  -4.31
  -----------------------------------------------------------
  slack (MET)                                      8675.45


  Startpoint: U8/D1/OUT_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[3]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT[3] (DATA_SYNC_test_1)          0.00       0.86 r
  U8/U2/WR_RD_PTR[3] (FIFO_RD_test_1)      0.00       0.86 r
  U8/U2/U28/Y (XNOR2X2M)                   0.40       1.27 f
  U8/U2/U26/Y (NAND4X2M)                   0.57       1.83 r
  U8/U2/U38/Y (NAND2X2M)                   0.49       2.33 f
  U8/U2/U24/Y (NOR2X2M)                    0.87       3.20 r
  U8/U2/U31/Y (CLKXOR2X2M)                 0.65       3.84 f
  U8/U2/R_PTR_reg[1]/D (SDFFRQX4M)         0.00       3.84 f
  data arrival time                                   3.84

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00    8680.36 r
  library setup time                      -0.46    8679.90
  data required time                               8679.90
  -----------------------------------------------------------
  data required time                               8679.90
  data arrival time                                  -3.84
  -----------------------------------------------------------
  slack (MET)                                      8676.06


  Startpoint: U8/D1/OUT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[1]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT[1] (DATA_SYNC_test_1)          0.00       0.86 r
  U8/U2/WR_RD_PTR[1] (FIFO_RD_test_1)      0.00       0.86 r
  U8/U2/U27/Y (XNOR2X2M)                   0.51       1.38 r
  U8/U2/U26/Y (NAND4X2M)                   0.79       2.17 f
  U8/U2/U38/Y (NAND2X2M)                   0.69       2.85 r
  U8/U2/U34/Y (XNOR2X2M)                   0.49       3.34 r
  U8/U2/R_PTR_reg[0]/D (SDFFSRX1M)         0.00       3.34 r
  data arrival time                                   3.34

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)        0.00    8680.36 r
  library setup time                      -0.59    8679.77
  data required time                               8679.77
  -----------------------------------------------------------
  data required time                               8679.77
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                      8676.43


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (SDFFSRX1M)                       0.79       0.79 f
  U8/U2/U12/Y (INVX6M)                                    0.84       1.62 r
  U8/U2/U30/Y (INVX2M)                                    0.70       2.33 f
  U8/U2/U37/Y (NAND2X2M)                                  0.59       2.92 r
  U8/U2/U35/Y (OAI21X2M)                                  0.34       3.26 f
  U8/U2/r_gray_out_reg[2]/D (SDFFRQX1M)                   0.00       3.26 f
  data arrival time                                                  3.26

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.47    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.63


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (SDFFSRX1M)                       0.79       0.79 f
  U8/U2/U12/Y (INVX6M)                                    0.84       1.62 r
  U8/U2/U30/Y (INVX2M)                                    0.70       2.33 f
  U8/U2/U32/Y (XNOR2X2M)                                  0.40       2.73 f
  U8/U2/r_gray_out_reg[1]/D (SDFFRQX1M)                   0.00       2.73 f
  data arrival time                                                  2.73

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.49    8679.87
  data required time                                              8679.87
  --------------------------------------------------------------------------
  data required time                                              8679.87
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.14


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (SDFFSRX1M)        0.79       0.79 f
  U8/U2/U12/Y (INVX6M)                     0.84       1.62 r
  U8/U2/U30/Y (INVX2M)                     0.70       2.33 f
  U8/U2/R_PTR_reg[3]/SI (SDFFRQX2M)        0.00       2.33 f
  data arrival time                                   2.33

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)        0.00    8680.36 r
  library setup time                      -0.64    8679.72
  data required time                               8679.72
  -----------------------------------------------------------
  data required time                               8679.72
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                      8677.39


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[0]/QN (SDFFSRX1M)                       0.73       0.73 f
  U8/U2/U3/Y (INVXLM)                                     0.58       1.31 r
  U8/U2/U4/Y (INVX2M)                                     0.50       1.81 f
  U8/U2/U44/Y (XNOR2X2M)                                  0.39       2.20 f
  U8/U2/r_gray_out_reg[0]/D (SDFFRQX1M)                   0.00       2.20 f
  data arrival time                                                  2.20

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[0]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.48    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.68


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)        0.00       0.00 r
  U8/U2/R_PTR_reg[0]/QN (SDFFSRX1M)        0.73       0.73 f
  U8/U2/U3/Y (INVXLM)                      0.58       1.31 r
  U8/U2/U4/Y (INVX2M)                      0.50       1.81 f
  U8/U2/R_PTR_reg[1]/SI (SDFFRQX4M)        0.00       1.81 f
  data arrival time                                   1.81

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00    8680.36 r
  library setup time                      -0.59    8679.76
  data required time                               8679.76
  -----------------------------------------------------------
  data required time                               8679.76
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                      8677.96


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (SDFFRQX2M)                        1.03       1.03 r
  U8/U2/U42/Y (INVX2M)                                    0.62       1.65 f
  U8/U2/r_gray_out_reg[0]/SI (SDFFRQX1M)                  0.00       1.65 f
  data arrival time                                                  1.65

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[0]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.61    8679.74
  data required time                                              8679.74
  --------------------------------------------------------------------------
  data required time                                              8679.74
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.10


  Startpoint: U8/U2/r_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00       0.00 r
  U8/U2/r_gray_out_reg[2]/Q (SDFFRQX1M)                   0.77       0.77 f
  U8/U2/U53/Y (DLY1X1M)                                   0.82       1.59 f
  U8/U2/r_gray_out_reg[3]/SI (SDFFRQX1M)                  0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[3]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.63    8679.73
  data required time                                              8679.73
  --------------------------------------------------------------------------
  data required time                                              8679.73
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: U8/U2/r_gray_out_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[0]/CK (SDFFRQX1M)                  0.00       0.00 r
  U8/U2/r_gray_out_reg[0]/Q (SDFFRQX1M)                   0.77       0.77 f
  U8/U2/U55/Y (DLY1X1M)                                   0.82       1.59 f
  U8/U2/r_gray_out_reg[1]/SI (SDFFRQX1M)                  0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.63    8679.73
  data required time                                              8679.73
  --------------------------------------------------------------------------
  data required time                                              8679.73
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: U8/U2/r_gray_out_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00       0.00 r
  U8/U2/r_gray_out_reg[1]/Q (SDFFRQX1M)                   0.77       0.77 f
  U8/U2/U54/Y (DLY1X1M)                                   0.82       1.59 f
  U8/U2/r_gray_out_reg[2]/SI (SDFFRQX1M)                  0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.63    8679.73
  data required time                                              8679.73
  --------------------------------------------------------------------------
  data required time                                              8679.73
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: U7/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U7/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U7/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U7/Q_reg[0]/Q (SDFFRQX1M)                0.76       0.76 f
  U7/U8/Y (DLY1X1M)                        0.82       1.58 f
  U7/Q_reg[1]/SI (SDFFRQX1M)               0.00       1.58 f
  data arrival time                                   1.58

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U7/Q_reg[1]/CK (SDFFRQX1M)               0.00    8680.36 r
  library setup time                      -0.62    8679.73
  data required time                               8679.73
  -----------------------------------------------------------
  data required time                               8679.73
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                      8678.15


  Startpoint: U7/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U7/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U7/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U7/Q_reg[0]/Q (SDFFRQX1M)                0.85       0.85 r
  U7/U8/Y (DLY1X1M)                        0.87       1.72 r
  U7/Q_reg[1]/D (SDFFRQX1M)                0.00       1.72 r
  data arrival time                                   1.72

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U7/Q_reg[1]/CK (SDFFRQX1M)               0.00    8680.36 r
  library setup time                      -0.41    8679.95
  data required time                               8679.95
  -----------------------------------------------------------
  data required time                               8679.95
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                      8678.22


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (SDFFRQX4M)         0.79       0.79 f
  U8/U2/R_PTR_reg[2]/SI (SDFFSRX1M)        0.00       0.79 f
  data arrival time                                   0.79

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00    8680.36 r
  library setup time                      -0.70    8679.65
  data required time                               8679.65
  -----------------------------------------------------------
  data required time                               8679.65
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                      8678.86


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (SDFFRQX2M)                        1.03       1.03 r
  U8/U2/r_gray_out_reg[3]/D (SDFFRQX1M)                   0.00       1.03 r
  data arrival time                                                  1.03

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U8/U2/r_gray_out_reg[3]/CK (SDFFRQX1M)                  0.00    8680.36 r
  library setup time                                     -0.43    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.90


  Startpoint: U8/D1/OUT_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[3]/Q (SDFFRQX1M)           0.77       0.77 f
  U8/D1/Q_reg[0]/SI (SDFFRQX2M)            0.00       0.77 f
  data arrival time                                   0.77

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/Q_reg[0]/CK (SDFFRQX2M)            0.00    8680.36 r
  library setup time                      -0.61    8679.74
  data required time                               8679.74
  -----------------------------------------------------------
  data required time                               8679.74
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                      8678.98


  Startpoint: U8/D1/OUT_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[2]/Q (SDFFRQX1M)           0.77       0.77 f
  U8/D1/OUT_reg[3]/SI (SDFFRQX1M)          0.00       0.77 f
  data arrival time                                   0.77

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.61    8679.75
  data required time                               8679.75
  -----------------------------------------------------------
  data required time                               8679.75
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                      8678.98


  Startpoint: U8/D1/OUT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[1]/Q (SDFFRQX1M)           0.77       0.77 f
  U8/D1/OUT_reg[2]/SI (SDFFRQX1M)          0.00       0.77 f
  data arrival time                                   0.77

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[2]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.61    8679.75
  data required time                               8679.75
  -----------------------------------------------------------
  data required time                               8679.75
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                      8678.98


  Startpoint: U8/D1/OUT_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[0]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[0]/Q (SDFFRQX1M)           0.77       0.77 f
  U8/D1/OUT_reg[1]/SI (SDFFRQX1M)          0.00       0.77 f
  data arrival time                                   0.77

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.61    8679.75
  data required time                               8679.75
  -----------------------------------------------------------
  data required time                               8679.75
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                      8678.98


  Startpoint: U8/D1/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[2]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[2]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/Q_reg[3]/SI (SDFFRQX2M)            0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/Q_reg[3]/CK (SDFFRQX2M)            0.00    8680.36 r
  library setup time                      -0.56    8679.80
  data required time                               8679.80
  -----------------------------------------------------------
  data required time                               8679.80
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.17


  Startpoint: U8/D1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[1]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/Q_reg[2]/SI (SDFFRQX2M)            0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/Q_reg[2]/CK (SDFFRQX2M)            0.00    8680.36 r
  library setup time                      -0.56    8679.80
  data required time                               8679.80
  -----------------------------------------------------------
  data required time                               8679.80
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.17


  Startpoint: U8/D1/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[0]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/Q_reg[1]/SI (SDFFRQX2M)            0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/Q_reg[1]/CK (SDFFRQX2M)            0.00    8680.36 r
  library setup time                      -0.56    8679.80
  data required time                               8679.80
  -----------------------------------------------------------
  data required time                               8679.80
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.17


  Startpoint: U8/D1/Q_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[3]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[3]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[3]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.45    8679.90
  data required time                               8679.90
  -----------------------------------------------------------
  data required time                               8679.90
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.27


  Startpoint: U8/D1/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[2]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[2]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[2]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[2]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.45    8679.90
  data required time                               8679.90
  -----------------------------------------------------------
  data required time                               8679.90
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.27


  Startpoint: U8/D1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[1]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[1]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.45    8679.90
  data required time                               8679.90
  -----------------------------------------------------------
  data required time                               8679.90
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.27


  Startpoint: U8/D1/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[0]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[0]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  U8/D1/OUT_reg[0]/CK (SDFFRQX1M)          0.00    8680.36 r
  library setup time                      -0.45    8679.90
  data required time                               8679.90
  -----------------------------------------------------------
  data required time                               8679.90
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                      8679.27


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U57/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[7]/D (SDFFRQX2M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[7]/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U56/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[6]/D (SDFFRQX2M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[6]/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U55/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[5]/D (SDFFRQX2M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[5]/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U54/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[4]/D (SDFFRQX2M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[4]/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U53/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[3]/D (SDFFRQX2M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[3]/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U52/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[2]/D (SDFFRQX2M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[2]/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U51/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[1]/D (SDFFRQX1M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[1]/CK (SDFFRQX1M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/counter_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U42/Y (NOR2BX8M)                                    0.42      11.93 f
  U11/U58/Y (AO22X1M)                                     0.72      12.65 f
  U11/counter_reg[0]/D (SDFFRQX1M)                        0.00      12.65 f
  data arrival time                                                 12.65

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/counter_reg[0]/CK (SDFFRQX1M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                       86.69


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/div_clk_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U44/Y (INVX2M)                                      0.39      11.21 r
  U11/U43/Y (AOI2B1X2M)                                   0.30      11.50 f
  U11/U48/Y (NOR2X2M)                                     0.57      12.07 r
  U11/U47/Y (CLKXOR2X2M)                                  0.49      12.56 f
  U11/div_clk_reg/D (SDFFRQX1M)                           0.00      12.56 f
  data arrival time                                                 12.56

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/div_clk_reg/CK (SDFFRQX1M)                          0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -12.56
  --------------------------------------------------------------------------
  slack (MET)                                                       86.78


  Startpoint: U1/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/flag_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[2][7]/Q (SDFFSQX2M)                     0.56       0.56 f
  U1/U95/Y (INVXLM)                                       0.58       1.14 r
  U1/U96/Y (INVX6M)                                       0.63       1.77 f
  U1/REG2[7] (Register_File_addr4_width8_test_1)          0.00       1.77 f
  U12/IN[5] (clk_div_mux)                                 0.00       1.77 f
  U12/U4/Y (NOR3BX4M)                                     0.84       2.61 r
  U12/U6/Y (CLKAND2X4M)                                   0.73       3.34 r
  U12/div_ratio_rx[1] (clk_div_mux)                       0.00       3.34 r
  U11/i_div_ratio[1] (Clock_Divider_test_1)               0.00       3.34 r
  U11/U41/Y (INVX2M)                                      0.51       3.85 f
  U11/U30/Y (NAND2BX2M)                                   0.69       4.53 r
  U11/U33/Y (OR2X2M)                                      0.69       5.23 r
  U11/U34/Y (OR2X2M)                                      0.69       5.92 r
  U11/U32/Y (OR2X2M)                                      0.89       6.81 r
  U11/U29/Y (NOR3X4M)                                     0.35       7.16 f
  U11/U69/Y (NAND2BX1M)                                   0.56       7.72 f
  U11/U77/Y (CLKXOR2X2M)                                  0.46       8.19 f
  U11/U78/Y (NOR4X1M)                                     0.97       9.16 r
  U11/U79/Y (AND4X1M)                                     0.79       9.95 r
  U11/U50/Y (AO2B2X2M)                                    0.47      10.41 r
  U11/U49/Y (NAND2X2M)                                    0.41      10.82 f
  U11/U60/Y (NOR2X2M)                                     0.54      11.36 r
  U11/U59/Y (CLKXOR2X2M)                                  0.59      11.95 f
  U11/flag_reg/D (SDFFRQX2M)                              0.00      11.95 f
  data arrival time                                                 11.95

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U11/flag_reg/CK (SDFFRQX2M)                             0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -11.95
  --------------------------------------------------------------------------
  slack (MET)                                                       87.39


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U28/Y (INVX2M)                               0.63       8.94 f
  U4/dut1/D1/U20/Y (NOR2X2M)                              0.94       9.88 r
  U4/dut1/D1/U27/Y (NAND2X2M)                             0.92      10.80 f
  U4/dut1/D1/U5/Y (OAI21X1M)                              0.84      11.63 r
  U4/dut1/D1/P_DATA_reg[0]/D (SDFFSRX2M)                  0.00      11.63 r
  data arrival time                                                 11.63

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[0]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -11.63
  --------------------------------------------------------------------------
  slack (MET)                                                       87.62


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U48/Y (AOI21X2M)                              1.05       9.87 r
  U4/dut1/E/U55/Y (OAI21X2M)                              0.66      10.53 f
  U4/dut1/E/U54/Y (AOI32X1M)                              0.81      11.35 r
  U4/dut1/E/U53/Y (INVX2M)                                0.31      11.66 f
  U4/dut1/E/BIT_CNT_reg[2]/D (SDFFRQX4M)                  0.00      11.66 f
  data arrival time                                                 11.66

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/BIT_CNT_reg[2]/CK (SDFFRQX4M)                 0.00      99.80 r
  library setup time                                     -0.45      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -11.66
  --------------------------------------------------------------------------
  slack (MET)                                                       87.69


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U28/Y (INVX2M)                               0.63       8.94 f
  U4/dut1/D1/U20/Y (NOR2X2M)                              0.94       9.88 r
  U4/dut1/D1/U27/Y (NAND2X2M)                             0.92      10.80 f
  U4/dut1/D1/U49/Y (OAI21X2M)                             0.73      11.53 r
  U4/dut1/D1/P_DATA_reg[2]/D (SDFFSRX2M)                  0.00      11.53 r
  data arrival time                                                 11.53

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[2]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.53      99.27
  data required time                                                99.27
  --------------------------------------------------------------------------
  data required time                                                99.27
  data arrival time                                                -11.53
  --------------------------------------------------------------------------
  slack (MET)                                                       87.75


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U28/Y (INVX2M)                               0.63       8.94 f
  U4/dut1/D1/U20/Y (NOR2X2M)                              0.94       9.88 r
  U4/dut1/D1/U27/Y (NAND2X2M)                             0.92      10.80 f
  U4/dut1/D1/U51/Y (OAI21X2M)                             0.73      11.53 r
  U4/dut1/D1/P_DATA_reg[3]/D (SDFFSRX2M)                  0.00      11.53 r
  data arrival time                                                 11.53

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[3]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.53      99.27
  data required time                                                99.27
  --------------------------------------------------------------------------
  data required time                                                99.27
  data arrival time                                                -11.53
  --------------------------------------------------------------------------
  slack (MET)                                                       87.75


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U28/Y (INVX2M)                               0.63       8.94 f
  U4/dut1/D1/U20/Y (NOR2X2M)                              0.94       9.88 r
  U4/dut1/D1/U27/Y (NAND2X2M)                             0.92      10.80 f
  U4/dut1/D1/U47/Y (OAI21X2M)                             0.73      11.53 r
  U4/dut1/D1/P_DATA_reg[1]/D (SDFFSRX2M)                  0.00      11.53 r
  data arrival time                                                 11.53

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[1]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.53      99.27
  data required time                                                99.27
  --------------------------------------------------------------------------
  data required time                                                99.27
  data arrival time                                                -11.53
  --------------------------------------------------------------------------
  slack (MET)                                                       87.75


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U48/Y (AOI21X2M)                              1.05       9.87 r
  U4/dut1/E/U55/Y (OAI21X2M)                              0.66      10.53 f
  U4/dut1/E/U61/Y (AOI21X2M)                              0.61      11.14 r
  U4/dut1/E/U60/Y (OAI21X2M)                              0.32      11.46 f
  U4/dut1/E/BIT_CNT_reg[3]/D (SDFFRQX4M)                  0.00      11.46 f
  data arrival time                                                 11.46

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/BIT_CNT_reg[3]/CK (SDFFRQX4M)                 0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -11.46
  --------------------------------------------------------------------------
  slack (MET)                                                       87.88


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U28/Y (INVX2M)                               0.63       8.94 f
  U4/dut1/D1/U20/Y (NOR2X2M)                              0.94       9.88 r
  U4/dut1/D1/U29/Y (INVX4M)                               0.57      10.45 f
  U4/dut1/D1/U32/Y (OAI2B2X1M)                            0.78      11.23 r
  U4/dut1/D1/counter_reg[2]/D (SDFFSQX2M)                 0.00      11.23 r
  data arrival time                                                 11.23

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/counter_reg[2]/CK (SDFFSQX2M)                0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.23
  --------------------------------------------------------------------------
  slack (MET)                                                       88.14


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U31/Y (NAND2X4M)                             0.65       8.96 f
  U4/dut1/D1/U26/Y (NAND2BX2M)                            0.91       9.88 f
  U4/dut1/D1/U6/Y (OAI21X1M)                              0.83      10.70 r
  U4/dut1/D1/P_DATA_reg[4]/D (SDFFSRX2M)                  0.00      10.70 r
  data arrival time                                                 10.70

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[4]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.70
  --------------------------------------------------------------------------
  slack (MET)                                                       88.54


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.40       6.10 r
  U10/U88/Y (NOR4X1M)                                     0.30       6.40 f
  U10/U89/Y (AND4X1M)                                     0.70       7.10 f
  U10/U62/Y (AO2B2X2M)                                    0.55       7.66 f
  U10/U61/Y (NAND2X2M)                                    0.45       8.10 r
  U10/U57/Y (INVX2M)                                      0.27       8.37 f
  U10/U56/Y (AOI2B1X2M)                                   0.86       9.23 r
  U10/U53/Y (NOR2BX8M)                                    0.93      10.16 r
  U10/U68/Y (AO22X1M)                                     0.53      10.69 r
  U10/counter_reg[6]/D (SDFFSRX1M)                        0.00      10.69 r
  data arrival time                                                 10.69

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[6]/CK (SDFFSRX1M)                       0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       88.56


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.40       6.10 r
  U10/U88/Y (NOR4X1M)                                     0.30       6.40 f
  U10/U89/Y (AND4X1M)                                     0.70       7.10 f
  U10/U62/Y (AO2B2X2M)                                    0.55       7.66 f
  U10/U61/Y (NAND2X2M)                                    0.45       8.10 r
  U10/U57/Y (INVX2M)                                      0.27       8.37 f
  U10/U56/Y (AOI2B1X2M)                                   0.86       9.23 r
  U10/U53/Y (NOR2BX8M)                                    0.93      10.16 r
  U10/U66/Y (AO22X1M)                                     0.53      10.69 r
  U10/counter_reg[4]/D (SDFFSRX1M)                        0.00      10.69 r
  data arrival time                                                 10.69

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[4]/CK (SDFFSRX1M)                       0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       88.56


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.40       6.10 r
  U10/U88/Y (NOR4X1M)                                     0.30       6.40 f
  U10/U89/Y (AND4X1M)                                     0.70       7.10 f
  U10/U62/Y (AO2B2X2M)                                    0.55       7.66 f
  U10/U61/Y (NAND2X2M)                                    0.45       8.10 r
  U10/U57/Y (INVX2M)                                      0.27       8.37 f
  U10/U56/Y (AOI2B1X2M)                                   0.86       9.23 r
  U10/U53/Y (NOR2BX8M)                                    0.93      10.16 r
  U10/U65/Y (AO22X1M)                                     0.53      10.69 r
  U10/counter_reg[3]/D (SDFFSRX1M)                        0.00      10.69 r
  data arrival time                                                 10.69

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[3]/CK (SDFFSRX1M)                       0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       88.56


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.40       6.10 r
  U10/U88/Y (NOR4X1M)                                     0.30       6.40 f
  U10/U89/Y (AND4X1M)                                     0.70       7.10 f
  U10/U62/Y (AO2B2X2M)                                    0.55       7.66 f
  U10/U61/Y (NAND2X2M)                                    0.45       8.10 r
  U10/U57/Y (INVX2M)                                      0.27       8.37 f
  U10/U56/Y (AOI2B1X2M)                                   0.86       9.23 r
  U10/U53/Y (NOR2BX8M)                                    0.93      10.16 r
  U10/U64/Y (AO22X1M)                                     0.53      10.69 r
  U10/counter_reg[2]/D (SDFFSRX1M)                        0.00      10.69 r
  data arrival time                                                 10.69

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[2]/CK (SDFFSRX1M)                       0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       88.56


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/div_clk_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.48       6.18 f
  U10/U88/Y (NOR4X1M)                                     0.97       7.15 r
  U10/U89/Y (AND4X1M)                                     0.79       7.94 r
  U10/U62/Y (AO2B2X2M)                                    0.47       8.41 r
  U10/U61/Y (NAND2X2M)                                    0.41       8.81 f
  U10/U57/Y (INVX2M)                                      0.38       9.19 r
  U10/U56/Y (AOI2B1X2M)                                   0.30       9.49 f
  U10/U59/Y (NOR2X2M)                                     0.55      10.04 r
  U10/U58/Y (CLKXOR2X2M)                                  0.59      10.64 f
  U10/div_clk_reg/D (SDFFSRX1M)                           0.00      10.64 f
  data arrival time                                                 10.64

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/div_clk_reg/CK (SDFFSRX1M)                          0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                       88.62


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U230/Y (OAI2BB2X1M)                                  0.88      10.52 r
  U1/Reg_File_reg[2][6]/D (SDFFSRX1M)                     0.00      10.52 r
  data arrival time                                                 10.52

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][6]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.67


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U229/Y (OAI2BB2X1M)                                  0.88      10.52 r
  U1/Reg_File_reg[2][5]/D (SDFFSRX1M)                     0.00      10.52 r
  data arrival time                                                 10.52

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][5]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.67


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U225/Y (OAI2BB2X1M)                                  0.88      10.52 r
  U1/Reg_File_reg[2][1]/D (SDFFSRX1M)                     0.00      10.52 r
  data arrival time                                                 10.52

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][1]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.67


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.48       6.18 f
  U10/U88/Y (NOR4X1M)                                     0.97       7.15 r
  U10/U89/Y (AND4X1M)                                     0.79       7.94 r
  U10/U62/Y (AO2B2X2M)                                    0.47       8.41 r
  U10/U61/Y (NAND2X2M)                                    0.41       8.81 f
  U10/U57/Y (INVX2M)                                      0.38       9.19 r
  U10/U56/Y (AOI2B1X2M)                                   0.30       9.49 f
  U10/U53/Y (NOR2BX8M)                                    0.42       9.91 f
  U10/U69/Y (AO22X1M)                                     0.72      10.64 f
  U10/counter_reg[7]/D (SDFFRQX1M)                        0.00      10.64 f
  data arrival time                                                 10.64

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[7]/CK (SDFFRQX1M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                       88.70


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.48       6.18 f
  U10/U88/Y (NOR4X1M)                                     0.97       7.15 r
  U10/U89/Y (AND4X1M)                                     0.79       7.94 r
  U10/U62/Y (AO2B2X2M)                                    0.47       8.41 r
  U10/U61/Y (NAND2X2M)                                    0.41       8.81 f
  U10/U57/Y (INVX2M)                                      0.38       9.19 r
  U10/U56/Y (AOI2B1X2M)                                   0.30       9.49 f
  U10/U53/Y (NOR2BX8M)                                    0.42       9.91 f
  U10/U67/Y (AO22X1M)                                     0.72      10.64 f
  U10/counter_reg[5]/D (SDFFRQX1M)                        0.00      10.64 f
  data arrival time                                                 10.64

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[5]/CK (SDFFRQX1M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                       88.70


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.48       6.18 f
  U10/U88/Y (NOR4X1M)                                     0.97       7.15 r
  U10/U89/Y (AND4X1M)                                     0.79       7.94 r
  U10/U62/Y (AO2B2X2M)                                    0.47       8.41 r
  U10/U61/Y (NAND2X2M)                                    0.41       8.81 f
  U10/U57/Y (INVX2M)                                      0.38       9.19 r
  U10/U56/Y (AOI2B1X2M)                                   0.30       9.49 f
  U10/U53/Y (NOR2BX8M)                                    0.42       9.91 f
  U10/U70/Y (AO22X1M)                                     0.72      10.64 f
  U10/counter_reg[0]/D (SDFFRQX1M)                        0.00      10.64 f
  data arrival time                                                 10.64

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[0]/CK (SDFFRQX1M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                       88.70


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U10/counter_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     1.04       1.04 r
  U1/REG3[1] (Register_File_addr4_width8_test_1)          0.00       1.04 r
  U10/i_div_ratio[1] (Clock_Divider_test_0)               0.00       1.04 r
  U10/U60/Y (INVX2M)                                      0.62       1.66 f
  U10/U46/Y (NAND2BX2M)                                   0.72       2.38 r
  U10/U47/Y (OR2X2M)                                      0.69       3.08 r
  U10/U48/Y (OR2X2M)                                      0.69       3.77 r
  U10/U45/Y (OR2X2M)                                      0.89       4.66 r
  U10/U78/Y (OAI21X1M)                                    0.56       5.22 f
  U10/U79/Y (NAND2BX1M)                                   0.48       5.70 r
  U10/U87/Y (CLKXOR2X2M)                                  0.48       6.18 f
  U10/U88/Y (NOR4X1M)                                     0.97       7.15 r
  U10/U89/Y (AND4X1M)                                     0.79       7.94 r
  U10/U62/Y (AO2B2X2M)                                    0.47       8.41 r
  U10/U61/Y (NAND2X2M)                                    0.41       8.81 f
  U10/U57/Y (INVX2M)                                      0.38       9.19 r
  U10/U56/Y (AOI2B1X2M)                                   0.30       9.49 f
  U10/U53/Y (NOR2BX8M)                                    0.42       9.91 f
  U10/U63/Y (AO22X1M)                                     0.72      10.64 f
  U10/counter_reg[1]/D (SDFFRQX1M)                        0.00      10.64 f
  data arrival time                                                 10.64

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U10/counter_reg[1]/CK (SDFFRQX1M)                       0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                       88.70


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U31/Y (NAND2X4M)                             0.65       8.96 f
  U4/dut1/D1/U26/Y (NAND2BX2M)                            0.91       9.88 f
  U4/dut1/D1/U55/Y (OAI21X2M)                             0.66      10.54 r
  U4/dut1/D1/P_DATA_reg[6]/D (SDFFSRX2M)                  0.00      10.54 r
  data arrival time                                                 10.54

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[6]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.54
  --------------------------------------------------------------------------
  slack (MET)                                                       88.74


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U31/Y (NAND2X4M)                             0.65       8.96 f
  U4/dut1/D1/U26/Y (NAND2BX2M)                            0.91       9.88 f
  U4/dut1/D1/U53/Y (OAI21X2M)                             0.66      10.54 r
  U4/dut1/D1/P_DATA_reg[5]/D (SDFFSRX2M)                  0.00      10.54 r
  data arrival time                                                 10.54

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[5]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.54
  --------------------------------------------------------------------------
  slack (MET)                                                       88.74


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/F/PRESCALE[0] (FSM_test_1)                      0.00       1.14 r
  U4/dut1/F/U42/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/F/U25/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/F/U27/Y (OR2X2M)                                0.69       3.23 r
  U4/dut1/F/U28/Y (OR2X2M)                                0.69       3.92 r
  U4/dut1/F/U26/Y (OR2X2M)                                0.70       4.62 r
  U4/dut1/F/U24/Y (NOR2X2M)                               0.41       5.03 f
  U4/dut1/F/U56/Y (AO21XLM)                               0.68       5.71 f
  U4/dut1/F/U59/Y (NAND4BBX1M)                            0.89       6.59 f
  U4/dut1/F/U6/Y (OR4X2M)                                 0.86       7.45 f
  U4/dut1/F/U8/Y (NOR3X8M)                                0.86       8.31 r
  U4/dut1/F/DESER_EN (FSM_test_1)                         0.00       8.31 r
  U4/dut1/D1/DESER_EN (deserializer_test_1)               0.00       8.31 r
  U4/dut1/D1/U31/Y (NAND2X4M)                             0.65       8.96 f
  U4/dut1/D1/U26/Y (NAND2BX2M)                            0.91       9.88 f
  U4/dut1/D1/U57/Y (OAI21X2M)                             0.66      10.54 r
  U4/dut1/D1/P_DATA_reg[7]/D (SDFFSRX2M)                  0.00      10.54 r
  data arrival time                                                 10.54

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/D1/P_DATA_reg[7]/CK (SDFFSRX2M)                 0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.54
  --------------------------------------------------------------------------
  slack (MET)                                                       88.74


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U50/Y (INVX2M)                                0.70       9.51 r
  U4/dut1/E/U46/Y (NOR2X6M)                               0.35       9.86 f
  U4/dut1/E/U62/Y (AO22X1M)                               0.65      10.51 f
  U4/dut1/E/EDGE_CNT_reg[0]/D (SDFFSRX1M)                 0.00      10.51 f
  data arrival time                                                 10.51

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[0]/CK (SDFFSRX1M)                0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       88.74


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U271/Y (OAI2BB2X1M)                                  0.81      10.45 f
  U1/Reg_File_reg[2][7]/D (SDFFSQX2M)                     0.00      10.45 f
  data arrival time                                                 10.45

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00      99.80 r
  library setup time                                     -0.54      99.26
  data required time                                                99.26
  --------------------------------------------------------------------------
  data required time                                                99.26
  data arrival time                                                -10.45
  --------------------------------------------------------------------------
  slack (MET)                                                       88.81


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U270/Y (OAI2BB2X1M)                                  0.81      10.45 f
  U1/Reg_File_reg[2][0]/D (SDFFSQX4M)                     0.00      10.45 f
  data arrival time                                                 10.45

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][0]/CK (SDFFSQX4M)                    0.00      99.80 r
  library setup time                                     -0.54      99.26
  data required time                                                99.26
  --------------------------------------------------------------------------
  data required time                                                99.26
  data arrival time                                                -10.45
  --------------------------------------------------------------------------
  slack (MET)                                                       88.81


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U50/Y (INVX2M)                                0.70       9.51 r
  U4/dut1/E/U46/Y (NOR2X6M)                               0.35       9.86 f
  U4/dut1/E/U64/Y (AO22X1M)                               0.65      10.51 f
  U4/dut1/E/EDGE_CNT_reg[3]/D (SDFFRQX4M)                 0.00      10.51 f
  data arrival time                                                 10.51

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[3]/CK (SDFFRQX4M)                0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       88.83


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U50/Y (INVX2M)                                0.70       9.51 r
  U4/dut1/E/U46/Y (NOR2X6M)                               0.35       9.86 f
  U4/dut1/E/U63/Y (AO22X1M)                               0.65      10.51 f
  U4/dut1/E/EDGE_CNT_reg[1]/D (SDFFRQX4M)                 0.00      10.51 f
  data arrival time                                                 10.51

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[1]/CK (SDFFRQX4M)                0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       88.83


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U50/Y (INVX2M)                                0.70       9.51 r
  U4/dut1/E/U46/Y (NOR2X6M)                               0.35       9.86 f
  U4/dut1/E/U65/Y (AO22X1M)                               0.65      10.51 f
  U4/dut1/E/EDGE_CNT_reg[2]/D (SDFFRQX4M)                 0.00      10.51 f
  data arrival time                                                 10.51

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[2]/CK (SDFFRQX4M)                0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       88.83


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U50/Y (INVX2M)                                0.70       9.51 r
  U4/dut1/E/U46/Y (NOR2X6M)                               0.35       9.86 f
  U4/dut1/E/U66/Y (AO22X1M)                               0.65      10.51 f
  U4/dut1/E/EDGE_CNT_reg[4]/D (SDFFRQX1M)                 0.00      10.51 f
  data arrival time                                                 10.51

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/EDGE_CNT_reg[4]/CK (SDFFRQX1M)                0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       88.84


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U226/Y (OAI2BB2X1M)                                  0.80      10.44 f
  U1/Reg_File_reg[2][2]/D (SDFFRQX4M)                     0.00      10.44 f
  data arrival time                                                 10.44

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.44
  --------------------------------------------------------------------------
  slack (MET)                                                       88.84


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U228/Y (OAI2BB2X1M)                                  0.80      10.44 f
  U1/Reg_File_reg[2][4]/D (SDFFRQX4M)                     0.00      10.44 f
  data arrival time                                                 10.44

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][4]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.44
  --------------------------------------------------------------------------
  slack (MET)                                                       88.84


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U197/Y (NAND3X2M)                                    0.54       8.67 f
  U1/U196/Y (CLKBUFX8M)                                   0.97       9.64 f
  U1/U227/Y (OAI2BB2X1M)                                  0.80      10.44 f
  U1/Reg_File_reg[2][3]/D (SDFFRQX4M)                     0.00      10.44 f
  data arrival time                                                 10.44

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[2][3]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.44
  --------------------------------------------------------------------------
  slack (MET)                                                       88.84


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U272/Y (OAI2BB2X1M)                                  0.81      10.40 f
  U1/Reg_File_reg[3][5]/D (SDFFSQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][5]/CK (SDFFSQX4M)                    0.00      99.80 r
  library setup time                                     -0.54      99.26
  data required time                                                99.26
  --------------------------------------------------------------------------
  data required time                                                99.26
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.85


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U48/Y (AOI21X2M)                              1.05       9.87 r
  U4/dut1/E/U49/Y (OAI2BB2X1M)                            0.55      10.42 f
  U4/dut1/E/BIT_CNT_reg[1]/D (SDFFRQX4M)                  0.00      10.42 f
  data arrival time                                                 10.42

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/BIT_CNT_reg[1]/CK (SDFFRQX4M)                 0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                       88.86


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U231/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][0]/D (SDFFRQX2M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][0]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U236/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][6]/D (SDFFRQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][6]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U232/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][1]/D (SDFFRQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U233/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][2]/D (SDFFRQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][2]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U237/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][7]/D (SDFFRQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][7]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U235/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][4]/D (SDFFRQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][4]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U199/Y (NAND3X2M)                                    0.50       8.63 f
  U1/U198/Y (CLKBUFX8M)                                   0.97       9.60 f
  U1/U234/Y (OAI2BB2X1M)                                  0.80      10.40 f
  U1/Reg_File_reg[3][3]/D (SDFFRQX4M)                     0.00      10.40 f
  data arrival time                                                 10.40

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[3][3]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.40
  --------------------------------------------------------------------------
  slack (MET)                                                       88.88


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U269/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][7]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][7]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U268/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][6]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][6]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U267/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][5]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][5]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U266/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][4]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][4]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U265/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][3]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][3]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U264/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][2]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][2]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U263/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][1]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][1]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U203/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U202/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U262/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[7][0]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[7][0]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U261/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][7]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][7]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U260/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][6]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][6]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U259/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][5]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][5]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U258/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][4]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][4]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U257/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][3]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][3]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U256/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][2]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][2]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U255/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][1]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][1]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U201/Y (NAND3X2M)                                    0.44       8.54 f
  U1/U200/Y (CLKBUFX8M)                                   0.97       9.51 f
  U1/U254/Y (OAI2BB2X1M)                                  0.80      10.31 f
  U1/Reg_File_reg[6][0]/D (SDFFRQX1M)                     0.00      10.31 f
  data arrival time                                                 10.31

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[6][0]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       88.97


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U189/Y (INVX4M)                                      0.54       9.34 f
  U1/U224/Y (OAI2BB2X1M)                                  0.74      10.08 r
  U1/Reg_File_reg[1][7]/D (SDFFSRX1M)                     0.00      10.08 r
  data arrival time                                                 10.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][7]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                       89.11


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U188/Y (INVX4M)                                      0.54       9.34 f
  U1/U221/Y (OAI2BB2X1M)                                  0.74      10.08 r
  U1/Reg_File_reg[1][4]/D (SDFFSRX1M)                     0.00      10.08 r
  data arrival time                                                 10.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][4]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                       89.11


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U189/Y (INVX4M)                                      0.54       9.34 f
  U1/U218/Y (OAI2BB2X1M)                                  0.74      10.08 r
  U1/Reg_File_reg[1][1]/D (SDFFSRX1M)                     0.00      10.08 r
  data arrival time                                                 10.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][1]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                       89.11


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U188/Y (INVX4M)                                      0.54       9.34 f
  U1/U217/Y (OAI2BB2X1M)                                  0.74      10.08 r
  U1/Reg_File_reg[1][0]/D (SDFFSRX1M)                     0.00      10.08 r
  data arrival time                                                 10.08

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][0]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                       89.11


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U179/Y (INVX4M)                                      0.54       9.31 f
  U1/U274/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][1]/D (SDFFSRX1M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][1]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.13


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U179/Y (INVX4M)                                      0.54       9.31 f
  U1/U280/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][7]/D (SDFFSRX1M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][7]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.13


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U178/Y (INVX4M)                                      0.54       9.31 f
  U1/U279/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][6]/D (SDFFSRX1M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][6]/CK (SDFFSRX1M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.13


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U178/Y (INVX4M)                                      0.54       9.31 f
  U1/U277/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][4]/D (SDFFSRX2M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][4]/CK (SDFFSRX2M)                    0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.19


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U179/Y (INVX4M)                                      0.54       9.31 f
  U1/U278/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][5]/D (SDFFSRX2M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][5]/CK (SDFFSRX2M)                    0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.19


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U178/Y (INVX4M)                                      0.54       9.31 f
  U1/U275/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][2]/D (SDFFSRX2M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][2]/CK (SDFFSRX2M)                    0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.19


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U179/Y (INVX4M)                                      0.54       9.31 f
  U1/U276/Y (OAI2BB2X1M)                                  0.75      10.06 r
  U1/Reg_File_reg[0][3]/D (SDFFSRX2M)                     0.00      10.06 r
  data arrival time                                                 10.06

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][3]/CK (SDFFSRX2M)                    0.00      99.80 r
  library setup time                                     -0.55      99.25
  data required time                                                99.25
  --------------------------------------------------------------------------
  data required time                                                99.25
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                       89.19


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U188/Y (INVX4M)                                      0.54       9.34 f
  U1/U223/Y (OAI2BB2X1M)                                  0.65       9.99 f
  U1/Reg_File_reg[1][6]/D (SDFFRQX2M)                     0.00       9.99 f
  data arrival time                                                  9.99

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][6]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                       89.30


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U189/Y (INVX4M)                                      0.54       9.34 f
  U1/U222/Y (OAI2BB2X1M)                                  0.65       9.99 f
  U1/Reg_File_reg[1][5]/D (SDFFRQX2M)                     0.00       9.99 f
  data arrival time                                                  9.99

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][5]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                       89.30


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U189/Y (INVX4M)                                      0.54       9.34 f
  U1/U220/Y (OAI2BB2X1M)                                  0.65       9.99 f
  U1/Reg_File_reg[1][3]/D (SDFFRQX4M)                     0.00       9.99 f
  data arrival time                                                  9.99

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][3]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                       89.30


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U205/Y (AND3X2M)                                     0.67       8.80 r
  U1/U188/Y (INVX4M)                                      0.54       9.34 f
  U1/U219/Y (OAI2BB2X1M)                                  0.65       9.99 f
  U1/Reg_File_reg[1][2]/D (SDFFRQX4M)                     0.00       9.99 f
  data arrival time                                                  9.99

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[1][2]/CK (SDFFRQX4M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                       89.30


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U195/Y (NOR2BX4M)                                    0.95       8.13 r
  U1/U187/Y (AND3X2M)                                     0.64       8.77 r
  U1/U178/Y (INVX4M)                                      0.54       9.31 f
  U1/U273/Y (OAI2BB2X1M)                                  0.65       9.96 f
  U1/Reg_File_reg[0][0]/D (SDFFRQX2M)                     0.00       9.96 f
  data arrival time                                                  9.96

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[0][0]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                       89.33


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     1.14       1.14 r
  U1/REG2[2] (Register_File_addr4_width8_test_1)          0.00       1.14 r
  U4/UART_CONFIG[2] (UART_width8_test_1)                  0.00       1.14 r
  U4/dut1/PRESCALE[0] (UART_RX_width8_test_1)             0.00       1.14 r
  U4/dut1/E/PRESCALE[0] (edge_bit_counter_test_1)         0.00       1.14 r
  U4/dut1/E/U57/Y (INVX2M)                                0.66       1.80 f
  U4/dut1/E/U38/Y (NAND2BX2M)                             0.73       2.53 r
  U4/dut1/E/U40/Y (OR2X2M)                                0.70       3.23 r
  U4/dut1/E/U7/Y (AOI21BX2M)                              0.53       3.76 r
  U4/dut1/E/U79/Y (CLKNAND2X2M)                           0.71       4.47 f
  U4/dut1/E/U84/Y (OAI211X1M)                             0.61       5.08 r
  U4/dut1/E/U20/Y (OAI221X1M)                             0.74       5.82 f
  U4/dut1/E/U85/Y (OAI211X1M)                             0.56       6.38 r
  U4/dut1/E/U35/Y (OAI2B11X2M)                            0.77       7.15 f
  U4/dut1/E/U51/Y (NAND2X1M)                              0.85       7.99 r
  U4/dut1/E/U56/Y (NAND3X3M)                              0.83       8.82 f
  U4/dut1/E/U59/Y (OAI32X2M)                              1.00       9.82 r
  U4/dut1/E/BIT_CNT_reg[0]/D (SDFFSRX1M)                  0.00       9.82 r
  data arrival time                                                  9.82

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4/dut1/E/BIT_CNT_reg[0]/CK (SDFFSRX1M)                 0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                 -9.82
  --------------------------------------------------------------------------
  slack (MET)                                                       89.35


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U177/Y (INVX4M)                                      0.54       9.27 f
  U1/U245/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][7]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][7]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U176/Y (INVX4M)                                      0.54       9.27 f
  U1/U244/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][6]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][6]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U177/Y (INVX4M)                                      0.54       9.27 f
  U1/U243/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][5]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][5]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U176/Y (INVX4M)                                      0.54       9.27 f
  U1/U242/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][4]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][4]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U177/Y (INVX4M)                                      0.54       9.27 f
  U1/U241/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][3]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][3]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U176/Y (INVX4M)                                      0.54       9.27 f
  U1/U240/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][2]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][2]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U177/Y (INVX4M)                                      0.54       9.27 f
  U1/U239/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][1]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][1]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U192/Y (AND3X2M)                                     0.63       8.73 r
  U1/U176/Y (INVX4M)                                      0.54       9.27 f
  U1/U238/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[4][0]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[4][0]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U190/Y (INVX4M)                                      0.54       9.27 f
  U1/U252/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][6]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][6]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U191/Y (INVX4M)                                      0.54       9.27 f
  U1/U251/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][5]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][5]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U190/Y (INVX4M)                                      0.54       9.27 f
  U1/U250/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][4]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][4]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U191/Y (INVX4M)                                      0.54       9.27 f
  U1/U249/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][3]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][3]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U190/Y (INVX4M)                                      0.54       9.27 f
  U1/U248/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][2]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][2]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U191/Y (INVX4M)                                      0.54       9.27 f
  U1/U247/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][1]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][1]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   1.11       1.11 r
  U0/U118/Y (INVX4M)                                      0.64       1.76 f
  U0/U84/Y (NOR2X2M)                                      0.89       2.65 r
  U0/U86/Y (NAND3X2M)                                     0.91       3.56 f
  U0/U87/Y (NAND3X2M)                                     0.75       4.32 r
  U0/U74/Y (NAND2X4M)                                     0.56       4.88 f
  U0/U73/Y (INVX2M)                                       0.55       5.43 r
  U0/WrEn (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00       5.43 r
  U1/WrEn (Register_File_addr4_width8_test_1)             0.00       5.43 r
  U1/U175/Y (NOR2BX2M)                                    0.86       6.28 r
  U1/U173/Y (NOR2BX2M)                                    0.89       7.18 r
  U1/U170/Y (CLKAND2X2M)                                  0.92       8.10 r
  U1/U206/Y (AND3X2M)                                     0.63       8.73 r
  U1/U190/Y (INVX4M)                                      0.54       9.27 f
  U1/U246/Y (OAI2BB2X1M)                                  0.65       9.92 f
  U1/Reg_File_reg[5][0]/D (SDFFRQX1M)                     0.00       9.92 f
  data arrival time                                                  9.92

  clock dft_clk (rise edge)                             100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1/Reg_File_reg[5][0]/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.51      99.29
  data required time                                                99.29
  --------------------------------------------------------------------------
  data required time                                                99.29
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                       89.37


1
