Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:29:57 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/rgb_tr/rgb_tr_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 Delay1No2_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.990ns (34.375%)  route 1.890ns (65.625%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 6.639 - 4.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.366ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.239ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1836, routed)        2.249     3.200    Delay1No2_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y236       FDCE                                         r  Delay1No2_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y236       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.279 r  Delay1No2_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.268     3.547    Delay1No2_instance/Q[4]
    SLICE_X132Y235       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.693 r  Delay1No2_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.010     3.703    Subtract_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X132Y235       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.858 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.884    Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y236       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.899 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.925    Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y237       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.977 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.211     4.188    Delay1No3_instance/CO[0]
    SLICE_X131Y239       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.321 f  Delay1No3_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.184     4.505    Delay1No2_instance/Y_reg[23]_0[0]
    SLICE_X131Y237       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.604 f  Delay1No2_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.160     4.764    Delay1No2_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X130Y237       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     4.815 r  Delay1No2_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.268     5.083    Delay1No3_instance/Y_reg[23]_0
    SLICE_X132Y233       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.180 r  Delay1No3_instance/shiftedFracY_d1[38]_i_2/O
                         net (fo=4, routed)           0.377     5.557    Delay1No3_instance/level2[15]
    SLICE_X126Y233       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.682 r  Delay1No3_instance/shiftedFracY_d1[10]_i_2/O
                         net (fo=2, routed)           0.307     5.989    Delay1No3_instance/level4[6]
    SLICE_X128Y232       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.027 r  Delay1No3_instance/shiftedFracY_d1[26]_i_1/O
                         net (fo=1, routed)           0.053     6.080    Subtract_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X128Y232       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1836, routed)        1.979     6.639    Subtract_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y232       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.454     7.093    
                         clock uncertainty           -0.035     7.057    
    SLICE_X128Y232       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.082    Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  1.003    




