// Seed: 3279141897
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4
);
  localparam id_6 = 1;
  uwire id_7;
  assign id_7 = -1;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd3,
    parameter id_4 = 32'd87,
    parameter id_5 = 32'd54
) (
    input wire id_0
    , id_7,
    input wire id_1,
    inout tri1 _id_2,
    output tri1 id_3,
    input supply1 _id_4,
    output tri0 _id_5
);
  wire id_8[id_5 : id_4];
  logic [7:0] id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16[id_2 : 1], id_17;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_0
  );
  assign {id_9, id_11, id_13[-1], id_14} = -1'b0;
  logic id_18;
  ;
endmodule
