Classic Timing Analyzer report for Design1
Fri Dec 22 11:43:17 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From             ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.182 ns                         ; Send_Dt          ; i_Figure[2]     ; --         ; clk50    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.194 ns                         ; Tx_Data[1]~reg0  ; Tx_Data[1]      ; clk50      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.290 ns                         ; Send_Rdy         ; state.st_pr_rdy ; --         ; clk50    ; 0            ;
; Clock Setup: 'clk50'         ; N/A   ; None          ; 332.56 MHz ( period = 3.007 ns ) ; state.st_pr_wait ; Tx_Data[1]~reg0 ; clk50      ; clk50    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                  ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk50'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 332.56 MHz ( period = 3.007 ns )               ; state.st_pr_wait        ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 332.56 MHz ( period = 3.007 ns )               ; state.st_pr_wait        ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 342.58 MHz ( period = 2.919 ns )               ; state.st_pr_wait        ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; state.st_pr_wait        ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 353.36 MHz ( period = 2.830 ns )               ; state.st_send_x         ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 353.36 MHz ( period = 2.830 ns )               ; state.st_send_x         ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 358.17 MHz ( period = 2.792 ns )               ; state.st_to_send_figure ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 358.17 MHz ( period = 2.792 ns )               ; state.st_to_send_figure ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; state.st_to_send_type   ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; state.st_to_send_type   ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; 360.49 MHz ( period = 2.774 ns )               ; state.st_send_y         ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; 360.49 MHz ( period = 2.774 ns )               ; state.st_send_y         ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; 369.96 MHz ( period = 2.703 ns )               ; state.st_to_send_type   ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.489 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; state.st_send_type      ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.481 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; state.st_send_type      ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.481 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; state.st_finish_Tx      ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; state.st_finish_Tx      ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 375.66 MHz ( period = 2.662 ns )               ; state.st_to_send_type   ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.448 ns                ;
; N/A   ; 377.79 MHz ( period = 2.647 ns )               ; state.st_pr_wait        ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.433 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; state.st_pr_wait        ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; 391.39 MHz ( period = 2.555 ns )               ; state.st_send_x         ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.341 ns                ;
; N/A   ; 392.00 MHz ( period = 2.551 ns )               ; state.st_to_send_y      ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.337 ns                ;
; N/A   ; 392.00 MHz ( period = 2.551 ns )               ; state.st_to_send_y      ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.337 ns                ;
; N/A   ; 395.10 MHz ( period = 2.531 ns )               ; state.st_to_send_figure ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; state.st_to_send_x      ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; state.st_to_send_x      ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; 402.09 MHz ( period = 2.487 ns )               ; state.st_send_x         ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 407.17 MHz ( period = 2.456 ns )               ; state.st_send_figure    ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; 407.17 MHz ( period = 2.456 ns )               ; state.st_send_figure    ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; 407.50 MHz ( period = 2.454 ns )               ; state.st_send_figure    ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A   ; 410.00 MHz ( period = 2.439 ns )               ; state.st_send_figure    ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.225 ns                ;
; N/A   ; 410.34 MHz ( period = 2.437 ns )               ; state.st_to_send_figure ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 411.35 MHz ( period = 2.431 ns )               ; state.st_to_send_type   ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.217 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; state.st_send_rdy       ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; state.st_send_rdy       ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; state.st_send_type      ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; 412.71 MHz ( period = 2.423 ns )               ; state.st_to_send_x      ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.209 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns )               ; state.st_finish_Tx      ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.208 ns                ;
; N/A   ; 418.41 MHz ( period = 2.390 ns )               ; state.st_to_send_type   ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; 419.82 MHz ( period = 2.382 ns )               ; state.st_to_send_x      ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.159 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.159 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_y         ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_x         ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_rdy       ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_x         ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_y      ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_y         ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_rdy         ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.046 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_figure ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.030 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_rdy         ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Pos_Y[0]              ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Pos_Y[2]              ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Pos_X[2]              ; clk50      ; clk50    ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Pos_Y[2]              ; clk50      ; clk50    ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Figure[2]             ; clk50      ; clk50    ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_rdy       ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_figure    ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.987 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Pos_Y[1]              ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_dt          ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_figure    ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_y      ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_figure ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_dt          ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_type      ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_x      ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_finish_Tx      ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; frame_type[3]           ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_x      ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_y         ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_type      ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_y         ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_rdy       ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_y      ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Pos_X[0]              ; clk50      ; clk50    ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Pos_X[1]              ; clk50      ; clk50    ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_rdy       ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_finish_Tx      ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_type      ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_y      ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Figure[2]             ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Figure[0]             ; clk50      ; clk50    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Pos_Y[0]              ; clk50      ; clk50    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Figure[1]             ; clk50      ; clk50    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; i_Pos_Y[1]              ; clk50      ; clk50    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; frame_type[3]           ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_figure ; state.st_send_figure    ; clk50      ; clk50    ; None                        ; None                      ; 1.499 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_figure    ; state.st_finish_Tx      ; clk50      ; clk50    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_finish_Tx      ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Pos_X[0]              ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Pos_X[1]              ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_type      ; state.st_to_send_x      ; clk50      ; clk50    ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_rdy         ; Ready_To_Tx~reg0        ; clk50      ; clk50    ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Tx_Data[7]~reg0         ; Tx_Data[7]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_rdy         ; state.st_to_send_rdy    ; clk50      ; clk50    ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_type   ; state.st_send_type      ; clk50      ; clk50    ; None                        ; None                      ; 1.081 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_dt          ; frame_type[3]           ; clk50      ; clk50    ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_rdy         ; frame_type[3]           ; clk50      ; clk50    ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_finish_Tx      ; Ready_To_Tx~reg0        ; clk50      ; clk50    ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_finish_Tx      ; state.st_pr_wait        ; clk50      ; clk50    ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_rdy       ; state.st_finish_Tx      ; clk50      ; clk50    ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Figure[0]             ; Tx_Data[0]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_x      ; state.st_send_x         ; clk50      ; clk50    ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_rdy    ; state.st_send_rdy       ; clk50      ; clk50    ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_x         ; state.st_to_send_y      ; clk50      ; clk50    ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_to_send_y      ; state.st_send_y         ; clk50      ; clk50    ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Pos_X[2]              ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_y         ; state.st_to_send_figure ; clk50      ; clk50    ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; state.st_pr_dt          ; clk50      ; clk50    ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; state.st_pr_rdy         ; clk50      ; clk50    ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_dt          ; Ready_To_Tx~reg0        ; clk50      ; clk50    ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_dt          ; state.st_to_send_type   ; clk50      ; clk50    ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; i_Figure[1]             ; Tx_Data[1]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_figure    ; state.st_send_figure    ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_y         ; state.st_send_y         ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_x         ; state.st_send_x         ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_pr_wait        ; state.st_pr_wait        ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_type      ; state.st_send_type      ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_send_rdy       ; state.st_send_rdy       ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.st_finish_Tx      ; state.st_finish_Tx      ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Ready_To_Tx~reg0        ; Ready_To_Tx~reg0        ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Tx_Data[2]~reg0         ; Tx_Data[2]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; frame_type[3]           ; frame_type[3]           ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Tx_Data[3]~reg0         ; Tx_Data[3]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Tx_Data[6]~reg0         ; Tx_Data[6]~reg0         ; clk50      ; clk50    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+-----------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                      ; To Clock ;
+-------+--------------+------------+-----------+-------------------------+----------+
; N/A   ; None         ; 5.182 ns   ; Send_Dt   ; i_Pos_X[2]              ; clk50    ;
; N/A   ; None         ; 5.182 ns   ; Send_Dt   ; i_Pos_Y[2]              ; clk50    ;
; N/A   ; None         ; 5.182 ns   ; Send_Dt   ; i_Figure[2]             ; clk50    ;
; N/A   ; None         ; 4.935 ns   ; Send_Dt   ; i_Pos_X[0]              ; clk50    ;
; N/A   ; None         ; 4.935 ns   ; Send_Dt   ; i_Pos_X[1]              ; clk50    ;
; N/A   ; None         ; 4.742 ns   ; Send_Dt   ; i_Figure[0]             ; clk50    ;
; N/A   ; None         ; 4.742 ns   ; Send_Dt   ; i_Pos_Y[0]              ; clk50    ;
; N/A   ; None         ; 4.742 ns   ; Send_Dt   ; i_Figure[1]             ; clk50    ;
; N/A   ; None         ; 4.742 ns   ; Send_Dt   ; i_Pos_Y[1]              ; clk50    ;
; N/A   ; None         ; 4.074 ns   ; Figure[0] ; i_Figure[0]             ; clk50    ;
; N/A   ; None         ; 3.910 ns   ; Send_Dt   ; state.st_pr_wait        ; clk50    ;
; N/A   ; None         ; 3.807 ns   ; Figure[2] ; i_Figure[2]             ; clk50    ;
; N/A   ; None         ; 3.776 ns   ; Send_Dt   ; state.st_pr_dt          ; clk50    ;
; N/A   ; None         ; 3.776 ns   ; Send_Dt   ; state.st_pr_rdy         ; clk50    ;
; N/A   ; None         ; 3.739 ns   ; Pos_X[2]  ; i_Pos_X[2]              ; clk50    ;
; N/A   ; None         ; 3.725 ns   ; Pos_Y[1]  ; i_Pos_Y[1]              ; clk50    ;
; N/A   ; None         ; 3.723 ns   ; Pos_X[0]  ; i_Pos_X[0]              ; clk50    ;
; N/A   ; None         ; 3.722 ns   ; Pos_Y[2]  ; i_Pos_Y[2]              ; clk50    ;
; N/A   ; None         ; 3.695 ns   ; Pos_X[1]  ; i_Pos_X[1]              ; clk50    ;
; N/A   ; None         ; 3.694 ns   ; Pos_Y[0]  ; i_Pos_Y[0]              ; clk50    ;
; N/A   ; None         ; 3.637 ns   ; Figure[1] ; i_Figure[1]             ; clk50    ;
; N/A   ; None         ; 1.816 ns   ; nrst      ; Tx_Data[0]~reg0         ; clk50    ;
; N/A   ; None         ; 1.816 ns   ; nrst      ; Tx_Data[1]~reg0         ; clk50    ;
; N/A   ; None         ; 1.485 ns   ; tx_empty  ; Tx_Data[0]~reg0         ; clk50    ;
; N/A   ; None         ; 1.485 ns   ; tx_empty  ; Tx_Data[1]~reg0         ; clk50    ;
; N/A   ; None         ; 1.422 ns   ; nrst      ; i_Pos_X[2]              ; clk50    ;
; N/A   ; None         ; 1.422 ns   ; nrst      ; i_Pos_Y[2]              ; clk50    ;
; N/A   ; None         ; 1.422 ns   ; nrst      ; i_Figure[2]             ; clk50    ;
; N/A   ; None         ; 1.175 ns   ; nrst      ; i_Pos_X[0]              ; clk50    ;
; N/A   ; None         ; 1.175 ns   ; nrst      ; i_Pos_X[1]              ; clk50    ;
; N/A   ; None         ; 1.126 ns   ; tx_empty  ; Tx_Data[2]~reg0         ; clk50    ;
; N/A   ; None         ; 1.011 ns   ; tx_empty  ; Tx_Data[3]~reg0         ; clk50    ;
; N/A   ; None         ; 0.982 ns   ; nrst      ; i_Figure[0]             ; clk50    ;
; N/A   ; None         ; 0.982 ns   ; nrst      ; i_Pos_Y[0]              ; clk50    ;
; N/A   ; None         ; 0.982 ns   ; nrst      ; i_Figure[1]             ; clk50    ;
; N/A   ; None         ; 0.982 ns   ; nrst      ; i_Pos_Y[1]              ; clk50    ;
; N/A   ; None         ; 0.958 ns   ; tx_empty  ; Tx_Data[7]~reg0         ; clk50    ;
; N/A   ; None         ; 0.942 ns   ; tx_empty  ; Tx_Data[6]~reg0         ; clk50    ;
; N/A   ; None         ; 0.630 ns   ; nrst      ; Tx_Data[2]~reg0         ; clk50    ;
; N/A   ; None         ; 0.630 ns   ; nrst      ; Tx_Data[3]~reg0         ; clk50    ;
; N/A   ; None         ; 0.630 ns   ; nrst      ; Tx_Data[6]~reg0         ; clk50    ;
; N/A   ; None         ; 0.630 ns   ; nrst      ; Tx_Data[7]~reg0         ; clk50    ;
; N/A   ; None         ; 0.384 ns   ; nrst      ; frame_type[3]           ; clk50    ;
; N/A   ; None         ; 0.022 ns   ; tx_empty  ; state.st_send_rdy       ; clk50    ;
; N/A   ; None         ; 0.021 ns   ; tx_empty  ; state.st_send_type      ; clk50    ;
; N/A   ; None         ; 0.020 ns   ; tx_empty  ; state.st_send_figure    ; clk50    ;
; N/A   ; None         ; 0.020 ns   ; tx_empty  ; state.st_to_send_y      ; clk50    ;
; N/A   ; None         ; 0.017 ns   ; tx_empty  ; state.st_to_send_figure ; clk50    ;
; N/A   ; None         ; 0.015 ns   ; tx_empty  ; state.st_send_x         ; clk50    ;
; N/A   ; None         ; 0.014 ns   ; tx_empty  ; state.st_finish_Tx      ; clk50    ;
; N/A   ; None         ; 0.013 ns   ; tx_empty  ; state.st_send_y         ; clk50    ;
; N/A   ; None         ; 0.012 ns   ; tx_empty  ; state.st_to_send_x      ; clk50    ;
; N/A   ; None         ; -0.057 ns  ; Send_Rdy  ; state.st_pr_wait        ; clk50    ;
; N/A   ; None         ; -0.060 ns  ; Send_Rdy  ; state.st_pr_rdy         ; clk50    ;
+-------+--------------+------------+-----------+-------------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 8.194 ns   ; Tx_Data[1]~reg0  ; Tx_Data[1]  ; clk50      ;
; N/A   ; None         ; 7.955 ns   ; Tx_Data[6]~reg0  ; Tx_Data[6]  ; clk50      ;
; N/A   ; None         ; 7.955 ns   ; Tx_Data[6]~reg0  ; Tx_Data[4]  ; clk50      ;
; N/A   ; None         ; 7.602 ns   ; Tx_Data[3]~reg0  ; Tx_Data[3]  ; clk50      ;
; N/A   ; None         ; 7.581 ns   ; Tx_Data[7]~reg0  ; Tx_Data[7]  ; clk50      ;
; N/A   ; None         ; 7.570 ns   ; Tx_Data[7]~reg0  ; Tx_Data[5]  ; clk50      ;
; N/A   ; None         ; 7.524 ns   ; Ready_To_Tx~reg0 ; Ready_To_Tx ; clk50      ;
; N/A   ; None         ; 7.324 ns   ; Tx_Data[0]~reg0  ; Tx_Data[0]  ; clk50      ;
; N/A   ; None         ; 7.267 ns   ; Tx_Data[2]~reg0  ; Tx_Data[2]  ; clk50      ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+-----------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                      ; To Clock ;
+---------------+-------------+-----------+-----------+-------------------------+----------+
; N/A           ; None        ; 0.290 ns  ; Send_Rdy  ; state.st_pr_rdy         ; clk50    ;
; N/A           ; None        ; 0.287 ns  ; Send_Rdy  ; state.st_pr_wait        ; clk50    ;
; N/A           ; None        ; 0.218 ns  ; tx_empty  ; state.st_to_send_x      ; clk50    ;
; N/A           ; None        ; 0.217 ns  ; tx_empty  ; state.st_send_y         ; clk50    ;
; N/A           ; None        ; 0.216 ns  ; tx_empty  ; state.st_finish_Tx      ; clk50    ;
; N/A           ; None        ; 0.215 ns  ; tx_empty  ; state.st_send_x         ; clk50    ;
; N/A           ; None        ; 0.213 ns  ; tx_empty  ; state.st_to_send_figure ; clk50    ;
; N/A           ; None        ; 0.210 ns  ; tx_empty  ; state.st_send_figure    ; clk50    ;
; N/A           ; None        ; 0.210 ns  ; tx_empty  ; state.st_to_send_y      ; clk50    ;
; N/A           ; None        ; 0.209 ns  ; tx_empty  ; state.st_send_type      ; clk50    ;
; N/A           ; None        ; 0.208 ns  ; tx_empty  ; state.st_send_rdy       ; clk50    ;
; N/A           ; None        ; -0.080 ns ; tx_empty  ; Tx_Data[7]~reg0         ; clk50    ;
; N/A           ; None        ; -0.154 ns ; nrst      ; frame_type[3]           ; clk50    ;
; N/A           ; None        ; -0.400 ns ; nrst      ; Tx_Data[2]~reg0         ; clk50    ;
; N/A           ; None        ; -0.400 ns ; nrst      ; Tx_Data[3]~reg0         ; clk50    ;
; N/A           ; None        ; -0.400 ns ; nrst      ; Tx_Data[6]~reg0         ; clk50    ;
; N/A           ; None        ; -0.400 ns ; nrst      ; Tx_Data[7]~reg0         ; clk50    ;
; N/A           ; None        ; -0.464 ns ; tx_empty  ; Tx_Data[3]~reg0         ; clk50    ;
; N/A           ; None        ; -0.472 ns ; tx_empty  ; Tx_Data[2]~reg0         ; clk50    ;
; N/A           ; None        ; -0.712 ns ; tx_empty  ; Tx_Data[6]~reg0         ; clk50    ;
; N/A           ; None        ; -0.752 ns ; nrst      ; i_Figure[0]             ; clk50    ;
; N/A           ; None        ; -0.752 ns ; nrst      ; i_Pos_Y[0]              ; clk50    ;
; N/A           ; None        ; -0.752 ns ; nrst      ; i_Figure[1]             ; clk50    ;
; N/A           ; None        ; -0.752 ns ; nrst      ; i_Pos_Y[1]              ; clk50    ;
; N/A           ; None        ; -0.945 ns ; nrst      ; i_Pos_X[0]              ; clk50    ;
; N/A           ; None        ; -0.945 ns ; nrst      ; i_Pos_X[1]              ; clk50    ;
; N/A           ; None        ; -1.078 ns ; tx_empty  ; Tx_Data[0]~reg0         ; clk50    ;
; N/A           ; None        ; -1.078 ns ; tx_empty  ; Tx_Data[1]~reg0         ; clk50    ;
; N/A           ; None        ; -1.192 ns ; nrst      ; i_Pos_X[2]              ; clk50    ;
; N/A           ; None        ; -1.192 ns ; nrst      ; i_Pos_Y[2]              ; clk50    ;
; N/A           ; None        ; -1.192 ns ; nrst      ; i_Figure[2]             ; clk50    ;
; N/A           ; None        ; -1.586 ns ; nrst      ; Tx_Data[0]~reg0         ; clk50    ;
; N/A           ; None        ; -1.586 ns ; nrst      ; Tx_Data[1]~reg0         ; clk50    ;
; N/A           ; None        ; -3.407 ns ; Figure[1] ; i_Figure[1]             ; clk50    ;
; N/A           ; None        ; -3.464 ns ; Pos_Y[0]  ; i_Pos_Y[0]              ; clk50    ;
; N/A           ; None        ; -3.465 ns ; Pos_X[1]  ; i_Pos_X[1]              ; clk50    ;
; N/A           ; None        ; -3.492 ns ; Pos_Y[2]  ; i_Pos_Y[2]              ; clk50    ;
; N/A           ; None        ; -3.493 ns ; Pos_X[0]  ; i_Pos_X[0]              ; clk50    ;
; N/A           ; None        ; -3.495 ns ; Pos_Y[1]  ; i_Pos_Y[1]              ; clk50    ;
; N/A           ; None        ; -3.509 ns ; Pos_X[2]  ; i_Pos_X[2]              ; clk50    ;
; N/A           ; None        ; -3.546 ns ; Send_Dt   ; state.st_pr_dt          ; clk50    ;
; N/A           ; None        ; -3.546 ns ; Send_Dt   ; state.st_pr_rdy         ; clk50    ;
; N/A           ; None        ; -3.577 ns ; Figure[2] ; i_Figure[2]             ; clk50    ;
; N/A           ; None        ; -3.680 ns ; Send_Dt   ; state.st_pr_wait        ; clk50    ;
; N/A           ; None        ; -3.844 ns ; Figure[0] ; i_Figure[0]             ; clk50    ;
; N/A           ; None        ; -4.512 ns ; Send_Dt   ; i_Figure[0]             ; clk50    ;
; N/A           ; None        ; -4.512 ns ; Send_Dt   ; i_Pos_Y[0]              ; clk50    ;
; N/A           ; None        ; -4.512 ns ; Send_Dt   ; i_Figure[1]             ; clk50    ;
; N/A           ; None        ; -4.512 ns ; Send_Dt   ; i_Pos_Y[1]              ; clk50    ;
; N/A           ; None        ; -4.705 ns ; Send_Dt   ; i_Pos_X[0]              ; clk50    ;
; N/A           ; None        ; -4.705 ns ; Send_Dt   ; i_Pos_X[1]              ; clk50    ;
; N/A           ; None        ; -4.952 ns ; Send_Dt   ; i_Pos_X[2]              ; clk50    ;
; N/A           ; None        ; -4.952 ns ; Send_Dt   ; i_Pos_Y[2]              ; clk50    ;
; N/A           ; None        ; -4.952 ns ; Send_Dt   ; i_Figure[2]             ; clk50    ;
+---------------+-------------+-----------+-----------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 22 11:43:17 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk50" is an undefined clock
Info: Clock "clk50" has Internal fmax of 332.56 MHz between source register "state.st_pr_wait" and destination register "Tx_Data[0]~reg0" (period= 3.007 ns)
    Info: + Longest register to register delay is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y22_N9; Fanout = 5; REG Node = 'state.st_pr_wait'
        Info: 2: + IC(0.519 ns) + CELL(0.438 ns) = 0.957 ns; Loc. = LCCOMB_X28_Y22_N24; Fanout = 3; COMB Node = 'WideOr12~2'
        Info: 3: + IC(0.672 ns) + CELL(0.275 ns) = 1.904 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 2; COMB Node = 'Tx_Data[0]~2'
        Info: 4: + IC(0.229 ns) + CELL(0.660 ns) = 2.793 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 1; REG Node = 'Tx_Data[0]~reg0'
        Info: Total cell delay = 1.373 ns ( 49.16 % )
        Info: Total interconnect delay = 1.420 ns ( 50.84 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk50" to destination register is 2.689 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 1; REG Node = 'Tx_Data[0]~reg0'
            Info: Total cell delay = 1.536 ns ( 57.12 % )
            Info: Total interconnect delay = 1.153 ns ( 42.88 % )
        Info: - Longest clock path from clock "clk50" to source register is 2.689 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X28_Y22_N9; Fanout = 5; REG Node = 'state.st_pr_wait'
            Info: Total cell delay = 1.536 ns ( 57.12 % )
            Info: Total interconnect delay = 1.153 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "i_Pos_X[2]" (data pin = "Send_Dt", clock pin = "clk50") is 5.182 ns
    Info: + Longest pin to register delay is 7.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C11; Fanout = 4; PIN Node = 'Send_Dt'
        Info: 2: + IC(5.284 ns) + CELL(0.438 ns) = 6.572 ns; Loc. = LCCOMB_X29_Y22_N26; Fanout = 9; COMB Node = 'i_Pos_X[0]~1'
        Info: 3: + IC(0.675 ns) + CELL(0.660 ns) = 7.907 ns; Loc. = LCFF_X27_Y22_N13; Fanout = 1; REG Node = 'i_Pos_X[2]'
        Info: Total cell delay = 1.948 ns ( 24.64 % )
        Info: Total interconnect delay = 5.959 ns ( 75.36 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk50" to destination register is 2.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X27_Y22_N13; Fanout = 1; REG Node = 'i_Pos_X[2]'
        Info: Total cell delay = 1.536 ns ( 57.12 % )
        Info: Total interconnect delay = 1.153 ns ( 42.88 % )
Info: tco from clock "clk50" to destination pin "Tx_Data[1]" through register "Tx_Data[1]~reg0" is 8.194 ns
    Info: + Longest clock path from clock "clk50" to source register is 2.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X29_Y22_N11; Fanout = 1; REG Node = 'Tx_Data[1]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.12 % )
        Info: Total interconnect delay = 1.153 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.255 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y22_N11; Fanout = 1; REG Node = 'Tx_Data[1]~reg0'
        Info: 2: + IC(2.633 ns) + CELL(2.622 ns) = 5.255 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'Tx_Data[1]'
        Info: Total cell delay = 2.622 ns ( 49.90 % )
        Info: Total interconnect delay = 2.633 ns ( 50.10 % )
Info: th for register "state.st_pr_rdy" (data pin = "Send_Rdy", clock pin = "clk50") is 0.290 ns
    Info: + Longest clock path from clock "clk50" to destination register is 2.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X28_Y22_N19; Fanout = 4; REG Node = 'state.st_pr_rdy'
        Info: Total cell delay = 1.536 ns ( 57.12 % )
        Info: Total interconnect delay = 1.153 ns ( 42.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'Send_Rdy'
        Info: 2: + IC(1.452 ns) + CELL(0.150 ns) = 2.581 ns; Loc. = LCCOMB_X28_Y22_N18; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.665 ns; Loc. = LCFF_X28_Y22_N19; Fanout = 4; REG Node = 'state.st_pr_rdy'
        Info: Total cell delay = 1.213 ns ( 45.52 % )
        Info: Total interconnect delay = 1.452 ns ( 54.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Fri Dec 22 11:43:17 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


