
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c2d8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000c2d8  2000c2d8  000142d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  2000c2e0  2000c2e0  000142e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000210  2000c810  2000c810  00014810  2**2
                  ALLOC
  4 .stack        00003000  2000ca20  2000ca20  00014810  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00014810  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000978  00000000  00000000  00014b16  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001855  00000000  00000000  0001548e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db6e  00000000  00000000  00016ce3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019e6  00000000  00000000  00024851  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005588  00000000  00000000  00026237  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d80  00000000  00000000  0002b7c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004a65  00000000  00000000  0002e540  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003446  00000000  00000000  00032fa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00074e88  00000000  00000000  000363eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ab273  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000008f8  00000000  00000000  000ab298  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000296d 	.word	0x2000296d
2000006c:	20002999 	.word	0x20002999
20000070:	200034e9 	.word	0x200034e9
20000074:	20003515 	.word	0x20003515
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001efd 	.word	0x20001efd
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200038f9 	.word	0x200038f9
2000021c:	20003921 	.word	0x20003921
20000220:	20003949 	.word	0x20003949
20000224:	20003971 	.word	0x20003971
20000228:	20003999 	.word	0x20003999
2000022c:	200039c1 	.word	0x200039c1
20000230:	200039e9 	.word	0x200039e9
20000234:	20003a11 	.word	0x20003a11
20000238:	20003a39 	.word	0x20003a39
2000023c:	20003a61 	.word	0x20003a61
20000240:	20003a89 	.word	0x20003a89
20000244:	20003ab1 	.word	0x20003ab1
20000248:	20003ad9 	.word	0x20003ad9
2000024c:	20003b01 	.word	0x20003b01
20000250:	20003b29 	.word	0x20003b29
20000254:	20003b51 	.word	0x20003b51
20000258:	20003b79 	.word	0x20003b79
2000025c:	20003ba1 	.word	0x20003ba1
20000260:	20003bc9 	.word	0x20003bc9
20000264:	20003bf1 	.word	0x20003bf1
20000268:	20003c19 	.word	0x20003c19
2000026c:	20003c41 	.word	0x20003c41
20000270:	20003c69 	.word	0x20003c69
20000274:	20003c91 	.word	0x20003c91
20000278:	20003cb9 	.word	0x20003cb9
2000027c:	20003ce1 	.word	0x20003ce1
20000280:	20003d09 	.word	0x20003d09
20000284:	20003d31 	.word	0x20003d31
20000288:	20003d59 	.word	0x20003d59
2000028c:	20003d81 	.word	0x20003d81
20000290:	20003da9 	.word	0x20003da9
20000294:	20003dd1 	.word	0x20003dd1

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20003665 	.word	0x20003665
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000c2e0 	.word	0x2000c2e0
20000450:	2000c2e0 	.word	0x2000c2e0
20000454:	2000c2e0 	.word	0x2000c2e0
20000458:	2000c810 	.word	0x2000c810
2000045c:	00000000 	.word	0x00000000
20000460:	2000c810 	.word	0x2000c810
20000464:	2000ca20 	.word	0x2000ca20
20000468:	2000458d 	.word	0x2000458d
2000046c:	2000052d 	.word	0x2000052d

20000470 <__do_global_dtors_aux>:
20000470:	f64c 0310 	movw	r3, #51216	; 0xc810
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24c 20e0 	movw	r0, #49888	; 0xc2e0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f003 f86a 	bl	2000357c <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f003 f89a 	bl	200035e8 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f003 f8b2 	bl	20003624 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f003 f8a6 	bl	20003624 <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f003 f890 	bl	20003624 <MSS_GPIO_set_output>

    // second delay for safety
	for(i = 0; i < 300 * CYCLE_MULT; i++) { }
20000504:	f04f 0300 	mov.w	r3, #0
20000508:	60fb      	str	r3, [r7, #12]
2000050a:	e003      	b.n	20000514 <trigger_solenoid_activate+0x50>
2000050c:	68fb      	ldr	r3, [r7, #12]
2000050e:	f103 0301 	add.w	r3, r3, #1
20000512:	60fb      	str	r3, [r7, #12]
20000514:	68fa      	ldr	r2, [r7, #12]
20000516:	f24c 63bf 	movw	r3, #50879	; 0xc6bf
2000051a:	f2c0 032d 	movt	r3, #45	; 0x2d
2000051e:	429a      	cmp	r2, r3
20000520:	d9f4      	bls.n	2000050c <trigger_solenoid_activate+0x48>
}
20000522:	f107 0710 	add.w	r7, r7, #16
20000526:	46bd      	mov	sp, r7
20000528:	bd80      	pop	{r7, pc}
2000052a:	bf00      	nop

2000052c <main>:
// make all do_ functions take the n64 args as defined to use the button macro!
void do_solenoid(n64_state_t* state, n64_state_t* last_state);
void do_servos_manual(n64_state_t* state, n64_state_t* last_state);
void do_automatic(n64_state_t* state, n64_state_t* last_state);

int main() {
2000052c:	b580      	push	{r7, lr}
2000052e:	b082      	sub	sp, #8
20000530:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000532:	f003 f823 	bl	2000357c <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0105 	mov.w	r1, #5
2000053e:	f003 f853 	bl	200035e8 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000542:	f04f 0000 	mov.w	r0, #0
20000546:	f04f 0100 	mov.w	r1, #0
2000054a:	f003 f86b 	bl	20003624 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000054e:	f7ff ffa7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000552:	f000 ff51 	bl	200013f8 <n64_reset>
    n64_enable();
20000556:	f000 ff61 	bl	2000141c <n64_enable>

    n64_get_state(&last_buttons);
2000055a:	463b      	mov	r3, r7
2000055c:	4618      	mov	r0, r3
2000055e:	f000 ff33 	bl	200013c8 <n64_get_state>

    /*
     * Initialize display and refresh timer
     */
    disp_init();
20000562:	f001 f83d 	bl	200015e0 <disp_init>
    set_clk(CLK_SPEED); //Only for scaling
20000566:	f24e 1000 	movw	r0, #57600	; 0xe100
2000056a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000056e:	f001 fd8f 	bl	20002090 <set_clk>
    g_disp_update_argument.lcd_state=NULL;
20000572:	f64c 03b4 	movw	r3, #51380	; 0xc8b4
20000576:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000057a:	f04f 0200 	mov.w	r2, #0
2000057e:	601a      	str	r2, [r3, #0]
    g_disp_update_argument.last_state=NULL;
20000580:	f64c 03b4 	movw	r3, #51380	; 0xc8b4
20000584:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000588:	f04f 0200 	mov.w	r2, #0
2000058c:	605a      	str	r2, [r3, #4]
    add_timer_periodic(disp_update, (void*) &g_disp_update_argument, to_ticks(DISPLAY_UPDATE_MS));
2000058e:	f04f 001e 	mov.w	r0, #30
20000592:	f001 fd8d 	bl	200020b0 <to_ticks>
20000596:	4603      	mov	r3, r0
20000598:	f241 6085 	movw	r0, #5765	; 0x1685
2000059c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005a0:	f64c 01b4 	movw	r1, #51380	; 0xc8b4
200005a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005a8:	461a      	mov	r2, r3
200005aa:	f001 fd4d 	bl	20002048 <add_timer_periodic>

    printf("A.N.T.S. 3000, ready for action!\r\n");
200005ae:	f64b 20ac 	movw	r0, #47788	; 0xbaac
200005b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005b6:	f004 fcbd 	bl	20004f34 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
200005ba:	f000 fd9b 	bl	200010f4 <Pixy_init>

    while (1) {

        n64_get_state( &n64_buttons );
200005be:	f107 0304 	add.w	r3, r7, #4
200005c2:	4618      	mov	r0, r3
200005c4:	f000 ff00 	bl	200013c8 <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
200005c8:	f107 0204 	add.w	r2, r7, #4
200005cc:	463b      	mov	r3, r7
200005ce:	4610      	mov	r0, r2
200005d0:	4619      	mov	r1, r3
200005d2:	f000 f811 	bl	200005f8 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
200005d6:	f107 0204 	add.w	r2, r7, #4
200005da:	463b      	mov	r3, r7
200005dc:	4610      	mov	r0, r2
200005de:	4619      	mov	r1, r3
200005e0:	f000 f8c0 	bl	20000764 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
200005e4:	f107 0204 	add.w	r2, r7, #4
200005e8:	463b      	mov	r3, r7
200005ea:	4610      	mov	r0, r2
200005ec:	4619      	mov	r1, r3
200005ee:	f000 f9a9 	bl	20000944 <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
200005f2:	687b      	ldr	r3, [r7, #4]
200005f4:	603b      	str	r3, [r7, #0]
    }
200005f6:	e7e2      	b.n	200005be <main+0x92>

200005f8 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200005f8:	b580      	push	{r7, lr}
200005fa:	b084      	sub	sp, #16
200005fc:	af00      	add	r7, sp, #0
200005fe:	6078      	str	r0, [r7, #4]
20000600:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (n64_pressed(Z)) {
20000602:	687b      	ldr	r3, [r7, #4]
20000604:	781b      	ldrb	r3, [r3, #0]
20000606:	f003 0304 	and.w	r3, r3, #4
2000060a:	2b00      	cmp	r3, #0
2000060c:	d03b      	beq.n	20000686 <do_solenoid+0x8e>
2000060e:	683b      	ldr	r3, [r7, #0]
20000610:	781b      	ldrb	r3, [r3, #0]
20000612:	f003 0304 	and.w	r3, r3, #4
20000616:	2b00      	cmp	r3, #0
20000618:	d135      	bne.n	20000686 <do_solenoid+0x8e>
        printf("Z pressed, activating trigger solenoid\r\n");
2000061a:	f64b 20d0 	movw	r0, #47824	; 0xbad0
2000061e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000622:	f004 fc87 	bl	20004f34 <puts>
        trigger_solenoid_activate(milliseconds);
20000626:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
2000062a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000062e:	681b      	ldr	r3, [r3, #0]
20000630:	4618      	mov	r0, r3
20000632:	f7ff ff47 	bl	200004c4 <trigger_solenoid_activate>

        // now go thru the 'reload' motion
        set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000636:	f64a 3098 	movw	r0, #43928	; 0xab98
2000063a:	f2c0 0002 	movt	r0, #2
2000063e:	f000 ff7b 	bl	20001538 <set_y_servo_analog_pw>
        while (stop_switch(READ_LOWER_STOP)) { }
20000642:	f240 13a4 	movw	r3, #420	; 0x1a4
20000646:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000064a:	681b      	ldr	r3, [r3, #0]
2000064c:	2b00      	cmp	r3, #0
2000064e:	d1f8      	bne.n	20000642 <do_solenoid+0x4a>

        // TODO timing on this (how long to run it)
        set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000650:	f64e 0048 	movw	r0, #59464	; 0xe848
20000654:	f2c0 0001 	movt	r0, #1
20000658:	f000 ff6e 	bl	20001538 <set_y_servo_analog_pw>
        volatile uint32_t i;
        for(i = 0; i < 120*CYCLE_MULT; i++) { }
2000065c:	f04f 0300 	mov.w	r3, #0
20000660:	60fb      	str	r3, [r7, #12]
20000662:	e003      	b.n	2000066c <do_solenoid+0x74>
20000664:	68fb      	ldr	r3, [r7, #12]
20000666:	f103 0301 	add.w	r3, r3, #1
2000066a:	60fb      	str	r3, [r7, #12]
2000066c:	68fa      	ldr	r2, [r7, #12]
2000066e:	f644 737f 	movw	r3, #20351	; 0x4f7f
20000672:	f2c0 0312 	movt	r3, #18
20000676:	429a      	cmp	r2, r3
20000678:	d9f4      	bls.n	20000664 <do_solenoid+0x6c>
        set_y_servo_analog_pw(SERVO_NEUTRAL);
2000067a:	f644 10f0 	movw	r0, #18928	; 0x49f0
2000067e:	f2c0 0002 	movt	r0, #2
20000682:	f000 ff59 	bl	20001538 <set_y_servo_analog_pw>
    }

    if (n64_pressed(C_Up)) {
20000686:	687b      	ldr	r3, [r7, #4]
20000688:	785b      	ldrb	r3, [r3, #1]
2000068a:	f003 0310 	and.w	r3, r3, #16
2000068e:	2b00      	cmp	r3, #0
20000690:	d021      	beq.n	200006d6 <do_solenoid+0xde>
20000692:	683b      	ldr	r3, [r7, #0]
20000694:	785b      	ldrb	r3, [r3, #1]
20000696:	f003 0310 	and.w	r3, r3, #16
2000069a:	2b00      	cmp	r3, #0
2000069c:	d11b      	bne.n	200006d6 <do_solenoid+0xde>
        milliseconds += increment;
2000069e:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
200006a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a6:	681a      	ldr	r2, [r3, #0]
200006a8:	f24c 23e8 	movw	r3, #49896	; 0xc2e8
200006ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b0:	681b      	ldr	r3, [r3, #0]
200006b2:	441a      	add	r2, r3
200006b4:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
200006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006bc:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
200006be:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
200006c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c6:	681b      	ldr	r3, [r3, #0]
200006c8:	f64b 20f8 	movw	r0, #47864	; 0xbaf8
200006cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006d0:	4619      	mov	r1, r3
200006d2:	f004 fb9b 	bl	20004e0c <printf>
    }
    if (n64_pressed(C_Down)) {
200006d6:	687b      	ldr	r3, [r7, #4]
200006d8:	785b      	ldrb	r3, [r3, #1]
200006da:	f003 0320 	and.w	r3, r3, #32
200006de:	2b00      	cmp	r3, #0
200006e0:	d03b      	beq.n	2000075a <do_solenoid+0x162>
200006e2:	683b      	ldr	r3, [r7, #0]
200006e4:	785b      	ldrb	r3, [r3, #1]
200006e6:	f003 0320 	and.w	r3, r3, #32
200006ea:	2b00      	cmp	r3, #0
200006ec:	d135      	bne.n	2000075a <do_solenoid+0x162>
        if (milliseconds <= increment) {
200006ee:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
200006f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f6:	681a      	ldr	r2, [r3, #0]
200006f8:	f24c 23e8 	movw	r3, #49896	; 0xc2e8
200006fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000700:	681b      	ldr	r3, [r3, #0]
20000702:	429a      	cmp	r2, r3
20000704:	d80c      	bhi.n	20000720 <do_solenoid+0x128>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
20000706:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
2000070a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070e:	681b      	ldr	r3, [r3, #0]
20000710:	f64b 3020 	movw	r0, #47904	; 0xbb20
20000714:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000718:	4619      	mov	r1, r3
2000071a:	f004 fb77 	bl	20004e0c <printf>
2000071e:	e01c      	b.n	2000075a <do_solenoid+0x162>
        }
        else {
            milliseconds -= increment;
20000720:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
20000724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000728:	681a      	ldr	r2, [r3, #0]
2000072a:	f24c 23e8 	movw	r3, #49896	; 0xc2e8
2000072e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000732:	681b      	ldr	r3, [r3, #0]
20000734:	ebc3 0202 	rsb	r2, r3, r2
20000738:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
2000073c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000740:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
20000742:	f24c 23e4 	movw	r3, #49892	; 0xc2e4
20000746:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000074a:	681b      	ldr	r3, [r3, #0]
2000074c:	f64b 3050 	movw	r0, #47952	; 0xbb50
20000750:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000754:	4619      	mov	r1, r3
20000756:	f004 fb59 	bl	20004e0c <printf>
        }
    }
}
2000075a:	f107 0710 	add.w	r7, r7, #16
2000075e:	46bd      	mov	sp, r7
20000760:	bd80      	pop	{r7, pc}
20000762:	bf00      	nop

20000764 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000764:	b580      	push	{r7, lr}
20000766:	b082      	sub	sp, #8
20000768:	af00      	add	r7, sp, #0
2000076a:	6078      	str	r0, [r7, #4]
2000076c:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
2000076e:	687b      	ldr	r3, [r7, #4]
20000770:	781b      	ldrb	r3, [r3, #0]
20000772:	f003 0320 	and.w	r3, r3, #32
20000776:	2b00      	cmp	r3, #0
20000778:	d013      	beq.n	200007a2 <do_servos_manual+0x3e>
2000077a:	683b      	ldr	r3, [r7, #0]
2000077c:	781b      	ldrb	r3, [r3, #0]
2000077e:	f003 0320 	and.w	r3, r3, #32
20000782:	2b00      	cmp	r3, #0
20000784:	d10d      	bne.n	200007a2 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
20000786:	f240 1348 	movw	r3, #328	; 0x148
2000078a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000078e:	f04f 0200 	mov.w	r2, #0
20000792:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
20000794:	f64b 3078 	movw	r0, #47992	; 0xbb78
20000798:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000079c:	f004 fbca 	bl	20004f34 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
200007a0:	e03e      	b.n	20000820 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007a2:	687b      	ldr	r3, [r7, #4]
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	f003 0310 	and.w	r3, r3, #16
200007aa:	2b00      	cmp	r3, #0
200007ac:	d013      	beq.n	200007d6 <do_servos_manual+0x72>
200007ae:	683b      	ldr	r3, [r7, #0]
200007b0:	781b      	ldrb	r3, [r3, #0]
200007b2:	f003 0310 	and.w	r3, r3, #16
200007b6:	2b00      	cmp	r3, #0
200007b8:	d10d      	bne.n	200007d6 <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
200007ba:	f240 134c 	movw	r3, #332	; 0x14c
200007be:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007c2:	f04f 0200 	mov.w	r2, #0
200007c6:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
200007c8:	f64b 3090 	movw	r0, #48016	; 0xbb90
200007cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007d0:	f004 fbb0 	bl	20004f34 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007d4:	e024      	b.n	20000820 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200007d6:	687b      	ldr	r3, [r7, #4]
200007d8:	781b      	ldrb	r3, [r3, #0]
200007da:	f003 0310 	and.w	r3, r3, #16
200007de:	2b00      	cmp	r3, #0
200007e0:	d105      	bne.n	200007ee <do_servos_manual+0x8a>
200007e2:	683b      	ldr	r3, [r7, #0]
200007e4:	781b      	ldrb	r3, [r3, #0]
200007e6:	f003 0310 	and.w	r3, r3, #16
200007ea:	2b00      	cmp	r3, #0
200007ec:	d10b      	bne.n	20000806 <do_servos_manual+0xa2>
200007ee:	687b      	ldr	r3, [r7, #4]
200007f0:	781b      	ldrb	r3, [r3, #0]
200007f2:	f003 0320 	and.w	r3, r3, #32
200007f6:	2b00      	cmp	r3, #0
200007f8:	d112      	bne.n	20000820 <do_servos_manual+0xbc>
200007fa:	683b      	ldr	r3, [r7, #0]
200007fc:	781b      	ldrb	r3, [r3, #0]
200007fe:	f003 0320 	and.w	r3, r3, #32
20000802:	2b00      	cmp	r3, #0
20000804:	d00c      	beq.n	20000820 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
20000806:	f240 1344 	movw	r3, #324	; 0x144
2000080a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000080e:	f04f 0200 	mov.w	r2, #0
20000812:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
20000814:	f64b 30a8 	movw	r0, #48040	; 0xbba8
20000818:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000081c:	f004 fb8a 	bl	20004f34 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000820:	687b      	ldr	r3, [r7, #4]
20000822:	781b      	ldrb	r3, [r3, #0]
20000824:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000828:	2b00      	cmp	r3, #0
2000082a:	d013      	beq.n	20000854 <do_servos_manual+0xf0>
2000082c:	683b      	ldr	r3, [r7, #0]
2000082e:	781b      	ldrb	r3, [r3, #0]
20000830:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000834:	2b00      	cmp	r3, #0
20000836:	d10d      	bne.n	20000854 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
20000838:	f240 1308 	movw	r3, #264	; 0x108
2000083c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000840:	f04f 0200 	mov.w	r2, #0
20000844:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
20000846:	f64b 30c0 	movw	r0, #48064	; 0xbbc0
2000084a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000084e:	f004 fb71 	bl	20004f34 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000852:	e03e      	b.n	200008d2 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000854:	687b      	ldr	r3, [r7, #4]
20000856:	781b      	ldrb	r3, [r3, #0]
20000858:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000085c:	2b00      	cmp	r3, #0
2000085e:	d013      	beq.n	20000888 <do_servos_manual+0x124>
20000860:	683b      	ldr	r3, [r7, #0]
20000862:	781b      	ldrb	r3, [r3, #0]
20000864:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000868:	2b00      	cmp	r3, #0
2000086a:	d10d      	bne.n	20000888 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
2000086c:	f240 130c 	movw	r3, #268	; 0x10c
20000870:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000874:	f04f 0200 	mov.w	r2, #0
20000878:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000087a:	f64b 30d8 	movw	r0, #48088	; 0xbbd8
2000087e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000882:	f004 fb57 	bl	20004f34 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000886:	e024      	b.n	200008d2 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000888:	687b      	ldr	r3, [r7, #4]
2000088a:	781b      	ldrb	r3, [r3, #0]
2000088c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000890:	2b00      	cmp	r3, #0
20000892:	d105      	bne.n	200008a0 <do_servos_manual+0x13c>
20000894:	683b      	ldr	r3, [r7, #0]
20000896:	781b      	ldrb	r3, [r3, #0]
20000898:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000089c:	2b00      	cmp	r3, #0
2000089e:	d10b      	bne.n	200008b8 <do_servos_manual+0x154>
200008a0:	687b      	ldr	r3, [r7, #4]
200008a2:	781b      	ldrb	r3, [r3, #0]
200008a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008a8:	2b00      	cmp	r3, #0
200008aa:	d112      	bne.n	200008d2 <do_servos_manual+0x16e>
200008ac:	683b      	ldr	r3, [r7, #0]
200008ae:	781b      	ldrb	r3, [r3, #0]
200008b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008b4:	2b00      	cmp	r3, #0
200008b6:	d00c      	beq.n	200008d2 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
200008b8:	f240 1304 	movw	r3, #260	; 0x104
200008bc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008c0:	f04f 0200 	mov.w	r2, #0
200008c4:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
200008c6:	f64b 30f0 	movw	r0, #48112	; 0xbbf0
200008ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008ce:	f004 fb31 	bl	20004f34 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
200008d2:	687b      	ldr	r3, [r7, #4]
200008d4:	785b      	ldrb	r3, [r3, #1]
200008d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008da:	2b00      	cmp	r3, #0
200008dc:	d007      	beq.n	200008ee <do_servos_manual+0x18a>
200008de:	683b      	ldr	r3, [r7, #0]
200008e0:	785b      	ldrb	r3, [r3, #1]
200008e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008e6:	2b00      	cmp	r3, #0
200008e8:	d101      	bne.n	200008ee <do_servos_manual+0x18a>
    	servos_print_counts();
200008ea:	f000 fe51 	bl	20001590 <servos_print_counts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008ee:	687b      	ldr	r3, [r7, #4]
200008f0:	789a      	ldrb	r2, [r3, #2]
200008f2:	683b      	ldr	r3, [r7, #0]
200008f4:	789b      	ldrb	r3, [r3, #2]
200008f6:	b252      	sxtb	r2, r2
200008f8:	b25b      	sxtb	r3, r3
200008fa:	429a      	cmp	r2, r3
200008fc:	d107      	bne.n	2000090e <do_servos_manual+0x1aa>
    	state->Y_axis != last_state->Y_axis ) {
200008fe:	687b      	ldr	r3, [r7, #4]
20000900:	78da      	ldrb	r2, [r3, #3]
20000902:	683b      	ldr	r3, [r7, #0]
20000904:	78db      	ldrb	r3, [r3, #3]
    	servos_print_counts();
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000906:	b252      	sxtb	r2, r2
20000908:	b25b      	sxtb	r3, r3
2000090a:	429a      	cmp	r2, r3
2000090c:	d016      	beq.n	2000093c <do_servos_manual+0x1d8>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
2000090e:	6878      	ldr	r0, [r7, #4]
20000910:	f64c 0120 	movw	r1, #51232	; 0xc820
20000914:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000918:	f000 fdc6 	bl	200014a8 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
2000091c:	f64c 0320 	movw	r3, #51232	; 0xc820
20000920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000924:	681b      	ldr	r3, [r3, #0]
20000926:	4618      	mov	r0, r3
20000928:	f000 fdda 	bl	200014e0 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
2000092c:	f64c 0320 	movw	r3, #51232	; 0xc820
20000930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000934:	685b      	ldr	r3, [r3, #4]
20000936:	4618      	mov	r0, r3
20000938:	f000 fdfe 	bl	20001538 <set_y_servo_analog_pw>
    }
}
2000093c:	f107 0708 	add.w	r7, r7, #8
20000940:	46bd      	mov	sp, r7
20000942:	bd80      	pop	{r7, pc}

20000944 <do_automatic>:
#define X_SCALE_PW 625
#define X_SCALE_OFFSET 20
#define Y_SLACE_PW 500
#define Y_SLACE_OFFSET 20

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000944:	b580      	push	{r7, lr}
20000946:	b088      	sub	sp, #32
20000948:	af00      	add	r7, sp, #0
2000094a:	6078      	str	r0, [r7, #4]
2000094c:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
2000094e:	687b      	ldr	r3, [r7, #4]
20000950:	785b      	ldrb	r3, [r3, #1]
20000952:	f003 0308 	and.w	r3, r3, #8
20000956:	2b00      	cmp	r3, #0
20000958:	f000 8128 	beq.w	20000bac <do_automatic+0x268>
2000095c:	683b      	ldr	r3, [r7, #0]
2000095e:	785b      	ldrb	r3, [r3, #1]
20000960:	f003 0308 	and.w	r3, r3, #8
20000964:	2b00      	cmp	r3, #0
20000966:	f040 8123 	bne.w	20000bb0 <do_automatic+0x26c>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
2000096a:	f64b 4008 	movw	r0, #48136	; 0xbc08
2000096e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000972:	f004 fadf 	bl	20004f34 <puts>

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
20000976:	f04f 0301 	mov.w	r3, #1
2000097a:	613b      	str	r3, [r7, #16]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
2000097c:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000980:	f2c0 0302 	movt	r3, #2
20000984:	617b      	str	r3, [r7, #20]
    uint32_t y_pw = SERVO_NEUTRAL;
20000986:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000098a:	f2c0 0302 	movt	r3, #2
2000098e:	61bb      	str	r3, [r7, #24]
    uint8_t x_on_target = 0;
20000990:	f04f 0300 	mov.w	r3, #0
20000994:	77bb      	strb	r3, [r7, #30]
    uint8_t y_on_target = 0;
20000996:	f04f 0300 	mov.w	r3, #0
2000099a:	77fb      	strb	r3, [r7, #31]
    set_x_servo_analog_pw(SERVO_NEUTRAL);
2000099c:	f644 10f0 	movw	r0, #18928	; 0x49f0
200009a0:	f2c0 0002 	movt	r0, #2
200009a4:	f000 fd9c 	bl	200014e0 <set_x_servo_analog_pw>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
200009a8:	f644 10f0 	movw	r0, #18928	; 0x49f0
200009ac:	f2c0 0002 	movt	r0, #2
200009b0:	f000 fdc2 	bl	20001538 <set_y_servo_analog_pw>

    while (active) {
200009b4:	e0f5      	b.n	20000ba2 <do_automatic+0x25e>

        if ( Pixy_get_target_location(&target) == -1 ) {
200009b6:	f107 030c 	add.w	r3, r7, #12
200009ba:	4618      	mov	r0, r3
200009bc:	f000 fcdc 	bl	20001378 <Pixy_get_target_location>
200009c0:	4603      	mov	r3, r0
200009c2:	f1b3 3fff 	cmp.w	r3, #4294967295
200009c6:	d10a      	bne.n	200009de <do_automatic+0x9a>
        	// This seems to be resetting the servos immeadiately after setting them
        	// so we might have a problem with reading too fast from the pixy...

    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	printf("x: %d\ty: %d\r\n", -1, -1);
200009c8:	f64b 4028 	movw	r0, #48168	; 0xbc28
200009cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009d0:	f04f 31ff 	mov.w	r1, #4294967295
200009d4:	f04f 32ff 	mov.w	r2, #4294967295
200009d8:	f004 fa18 	bl	20004e0c <printf>
200009dc:	e0b0      	b.n	20000b40 <do_automatic+0x1fc>
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
200009de:	89bb      	ldrh	r3, [r7, #12]
200009e0:	b21a      	sxth	r2, r3
200009e2:	89fb      	ldrh	r3, [r7, #14]
200009e4:	b21b      	sxth	r3, r3
200009e6:	f64b 4028 	movw	r0, #48168	; 0xbc28
200009ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009ee:	4611      	mov	r1, r2
200009f0:	461a      	mov	r2, r3
200009f2:	f004 fa0b 	bl	20004e0c <printf>
        	static lcd_screen_state_t lcd_state;
        	static lcd_screen_state_t last_state;
        	static circle_t trg;
        	trg.x = target.x;
200009f6:	89bb      	ldrh	r3, [r7, #12]
200009f8:	b2da      	uxtb	r2, r3
200009fa:	f64c 0314 	movw	r3, #51220	; 0xc814
200009fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a02:	701a      	strb	r2, [r3, #0]
        	trg.y = target.y;
20000a04:	89fb      	ldrh	r3, [r7, #14]
20000a06:	b2da      	uxtb	r2, r3
20000a08:	f64c 0314 	movw	r3, #51220	; 0xc814
20000a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a10:	705a      	strb	r2, [r3, #1]
        	lcd_state.target_pos = &trg;
20000a12:	f64c 0318 	movw	r3, #51224	; 0xc818
20000a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a1a:	f64c 0214 	movw	r2, #51220	; 0xc814
20000a1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a22:	601a      	str	r2, [r3, #0]
        	lcd_state.distance = 50;
20000a24:	f64c 0318 	movw	r3, #51224	; 0xc818
20000a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2c:	f04f 0232 	mov.w	r2, #50	; 0x32
20000a30:	711a      	strb	r2, [r3, #4]
        	lcd_state.shots = 22;
20000a32:	f64c 0318 	movw	r3, #51224	; 0xc818
20000a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a3a:	f04f 0216 	mov.w	r2, #22
20000a3e:	715a      	strb	r2, [r3, #5]
        	lcd_state.target_mode = 1;
20000a40:	f64c 0318 	movw	r3, #51224	; 0xc818
20000a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a48:	f04f 0201 	mov.w	r2, #1
20000a4c:	719a      	strb	r2, [r3, #6]
        	g_disp_update_argument.lcd_state = &lcd_state;
20000a4e:	f64c 03b4 	movw	r3, #51380	; 0xc8b4
20000a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a56:	f64c 0218 	movw	r2, #51224	; 0xc818
20000a5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a5e:	601a      	str	r2, [r3, #0]
        	g_disp_update_argument.last_state = NULL;
20000a60:	f64c 03b4 	movw	r3, #51380	; 0xc8b4
20000a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a68:	f04f 0200 	mov.w	r2, #0
20000a6c:	605a      	str	r2, [r3, #4]
        	// X servo adjustment
        	if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
20000a6e:	89bb      	ldrh	r3, [r7, #12]
20000a70:	b21b      	sxth	r3, r3
20000a72:	2b9a      	cmp	r3, #154	; 0x9a
20000a74:	dc08      	bgt.n	20000a88 <do_automatic+0x144>
        		x_pw = SERVO_HALF_REVERSE; // go left
20000a76:	f64e 0348 	movw	r3, #59464	; 0xe848
20000a7a:	f2c0 0301 	movt	r3, #1
20000a7e:	617b      	str	r3, [r7, #20]
        		//x_pw = SERVO_NEUTRAL - X_SCALE_PW*(X_SCALE_OFFSET + PIXY_X_CENTER - target.x); // go left
        		x_on_target = 0;
20000a80:	f04f 0300 	mov.w	r3, #0
20000a84:	77bb      	strb	r3, [r7, #30]
20000a86:	e01a      	b.n	20000abe <do_automatic+0x17a>
        	}
        	else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
20000a88:	89bb      	ldrh	r3, [r7, #12]
20000a8a:	b21b      	sxth	r3, r3
20000a8c:	2ba5      	cmp	r3, #165	; 0xa5
20000a8e:	dd08      	ble.n	20000aa2 <do_automatic+0x15e>
        		x_pw = SERVO_HALF_FORWARD; // go right
20000a90:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a94:	f2c0 0302 	movt	r3, #2
20000a98:	617b      	str	r3, [r7, #20]
        		//x_pw = SERVO_NEUTRAL + X_SCALE_PW*(X_SCALE_OFFSET + target.x - PIXY_X_CENTER); // go right
        		x_on_target = 0;
20000a9a:	f04f 0300 	mov.w	r3, #0
20000a9e:	77bb      	strb	r3, [r7, #30]
20000aa0:	e00d      	b.n	20000abe <do_automatic+0x17a>
        	}
        	else {
        		x_pw = SERVO_NEUTRAL;
20000aa2:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000aa6:	f2c0 0302 	movt	r3, #2
20000aaa:	617b      	str	r3, [r7, #20]
        		x_on_target = 1;
20000aac:	f04f 0301 	mov.w	r3, #1
20000ab0:	77bb      	strb	r3, [r7, #30]
        		printf("X on target!\r\n");
20000ab2:	f64b 4038 	movw	r0, #48184	; 0xbc38
20000ab6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aba:	f004 fa3b 	bl	20004f34 <puts>
        	}

        	// Y servo adjustment
        	if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
20000abe:	89fb      	ldrh	r3, [r7, #14]
20000ac0:	b21b      	sxth	r3, r3
20000ac2:	2b69      	cmp	r3, #105	; 0x69
20000ac4:	dd08      	ble.n	20000ad8 <do_automatic+0x194>
        		y_pw = SERVO_HALF_FORWARD; // go down
20000ac6:	f64a 3398 	movw	r3, #43928	; 0xab98
20000aca:	f2c0 0302 	movt	r3, #2
20000ace:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000ad0:	f04f 0300 	mov.w	r3, #0
20000ad4:	77fb      	strb	r3, [r7, #31]
20000ad6:	e01a      	b.n	20000b0e <do_automatic+0x1ca>
        	}
        	else if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000ad8:	89fb      	ldrh	r3, [r7, #14]
20000ada:	b21b      	sxth	r3, r3
20000adc:	2b5e      	cmp	r3, #94	; 0x5e
20000ade:	dc08      	bgt.n	20000af2 <do_automatic+0x1ae>
        		y_pw = SERVO_HALF_REVERSE; // go up
20000ae0:	f64e 0348 	movw	r3, #59464	; 0xe848
20000ae4:	f2c0 0301 	movt	r3, #1
20000ae8:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000aea:	f04f 0300 	mov.w	r3, #0
20000aee:	77fb      	strb	r3, [r7, #31]
20000af0:	e00d      	b.n	20000b0e <do_automatic+0x1ca>
        	}
        	else {
        		y_pw = SERVO_NEUTRAL;
20000af2:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000af6:	f2c0 0302 	movt	r3, #2
20000afa:	61bb      	str	r3, [r7, #24]
        		y_on_target = 1;
20000afc:	f04f 0301 	mov.w	r3, #1
20000b00:	77fb      	strb	r3, [r7, #31]
        		printf("Y on target!\r\n");
20000b02:	f64b 4048 	movw	r0, #48200	; 0xbc48
20000b06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b0a:	f004 fa13 	bl	20004f34 <puts>
        	}

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000b0e:	6978      	ldr	r0, [r7, #20]
20000b10:	f000 fce6 	bl	200014e0 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000b14:	69b8      	ldr	r0, [r7, #24]
20000b16:	f000 fd0f 	bl	20001538 <set_y_servo_analog_pw>

        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target && y_on_target) {
20000b1a:	7fbb      	ldrb	r3, [r7, #30]
20000b1c:	2b00      	cmp	r3, #0
20000b1e:	d00f      	beq.n	20000b40 <do_automatic+0x1fc>
20000b20:	7ffb      	ldrb	r3, [r7, #31]
20000b22:	2b00      	cmp	r3, #0
20000b24:	d00c      	beq.n	20000b40 <do_automatic+0x1fc>
        		printf("Target acquired, firing!\r\n");
20000b26:	f64b 4058 	movw	r0, #48216	; 0xbc58
20000b2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b2e:	f004 fa01 	bl	20004f34 <puts>
        		trigger_solenoid_activate(TRIGGER_DURATION);
20000b32:	f04f 001e 	mov.w	r0, #30
20000b36:	f7ff fcc5 	bl	200004c4 <trigger_solenoid_activate>
        		active = 0;
20000b3a:	f04f 0300 	mov.w	r3, #0
20000b3e:	613b      	str	r3, [r7, #16]
        	}
        }

        if (n64_pressed(B)) {
20000b40:	687b      	ldr	r3, [r7, #4]
20000b42:	781b      	ldrb	r3, [r3, #0]
20000b44:	f003 0302 	and.w	r3, r3, #2
20000b48:	2b00      	cmp	r3, #0
20000b4a:	d01c      	beq.n	20000b86 <do_automatic+0x242>
20000b4c:	683b      	ldr	r3, [r7, #0]
20000b4e:	781b      	ldrb	r3, [r3, #0]
20000b50:	f003 0302 	and.w	r3, r3, #2
20000b54:	2b00      	cmp	r3, #0
20000b56:	d116      	bne.n	20000b86 <do_automatic+0x242>
            active = 0;
20000b58:	f04f 0300 	mov.w	r3, #0
20000b5c:	613b      	str	r3, [r7, #16]
            servo_do(X_SET_NEUTRAL);
20000b5e:	f240 1304 	movw	r3, #260	; 0x104
20000b62:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000b66:	f04f 0200 	mov.w	r2, #0
20000b6a:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000b6c:	f240 1344 	movw	r3, #324	; 0x144
20000b70:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000b74:	f04f 0200 	mov.w	r2, #0
20000b78:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000b7a:	f64b 4074 	movw	r0, #48244	; 0xbc74
20000b7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b82:	f004 f9d7 	bl	20004f34 <puts>
        }

        *last_state = *state;
20000b86:	683a      	ldr	r2, [r7, #0]
20000b88:	687b      	ldr	r3, [r7, #4]
20000b8a:	4611      	mov	r1, r2
20000b8c:	461a      	mov	r2, r3
20000b8e:	f04f 0304 	mov.w	r3, #4
20000b92:	4608      	mov	r0, r1
20000b94:	4611      	mov	r1, r2
20000b96:	461a      	mov	r2, r3
20000b98:	f004 f802 	bl	20004ba0 <memcpy>
        n64_get_state( state );
20000b9c:	6878      	ldr	r0, [r7, #4]
20000b9e:	f000 fc13 	bl	200013c8 <n64_get_state>
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    set_x_servo_analog_pw(SERVO_NEUTRAL);
    set_y_servo_analog_pw(SERVO_NEUTRAL);

    while (active) {
20000ba2:	693b      	ldr	r3, [r7, #16]
20000ba4:	2b00      	cmp	r3, #0
20000ba6:	f47f af06 	bne.w	200009b6 <do_automatic+0x72>
20000baa:	e002      	b.n	20000bb2 <do_automatic+0x26e>
#define Y_SLACE_OFFSET 20

void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000bac:	bf00      	nop
20000bae:	e000      	b.n	20000bb2 <do_automatic+0x26e>
20000bb0:	bf00      	nop
        //for(i=0; i < 50*10000; i++) {}
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000bb2:	f107 0720 	add.w	r7, r7, #32
20000bb6:	46bd      	mov	sp, r7
20000bb8:	bd80      	pop	{r7, pc}
20000bba:	bf00      	nop

20000bbc <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20000bbc:	b580      	push	{r7, lr}
20000bbe:	af00      	add	r7, sp, #0
		MSS_UART_init(
20000bc0:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000bc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bc8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000bcc:	f04f 0203 	mov.w	r2, #3
20000bd0:	f001 fbde 	bl	20002390 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
20000bd4:	bd80      	pop	{r7, pc}
20000bd6:	bf00      	nop

20000bd8 <LCD_printStr>:
	
	void LCD_printStr(char Str[78])
	{
20000bd8:	b580      	push	{r7, lr}
20000bda:	b082      	sub	sp, #8
20000bdc:	af00      	add	r7, sp, #0
20000bde:	6078      	str	r0, [r7, #4]
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20000be0:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000be4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000be8:	6879      	ldr	r1, [r7, #4]
20000bea:	f001 fd45 	bl	20002678 <MSS_UART_polled_tx_string>
	}
20000bee:	f107 0708 	add.w	r7, r7, #8
20000bf2:	46bd      	mov	sp, r7
20000bf4:	bd80      	pop	{r7, pc}
20000bf6:	bf00      	nop

20000bf8 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20000bf8:	b580      	push	{r7, lr}
20000bfa:	b082      	sub	sp, #8
20000bfc:	af00      	add	r7, sp, #0
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20000bfe:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000c02:	713b      	strb	r3, [r7, #4]
		uint8_t message2[] = {0x00};
20000c04:	f04f 0300 	mov.w	r3, #0
20000c08:	703b      	strb	r3, [r7, #0]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000c0a:	f107 0304 	add.w	r3, r7, #4
20000c0e:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000c12:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c16:	4619      	mov	r1, r3
20000c18:	f04f 0201 	mov.w	r2, #1
20000c1c:	f001 fcba 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000c20:	463b      	mov	r3, r7
20000c22:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000c26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c2a:	4619      	mov	r1, r3
20000c2c:	f04f 0201 	mov.w	r2, #1
20000c30:	f001 fcb0 	bl	20002594 <MSS_UART_polled_tx>
	}
20000c34:	f107 0708 	add.w	r7, r7, #8
20000c38:	46bd      	mov	sp, r7
20000c3a:	bd80      	pop	{r7, pc}

20000c3c <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000c3c:	b580      	push	{r7, lr}
20000c3e:	b086      	sub	sp, #24
20000c40:	af00      	add	r7, sp, #0
20000c42:	6078      	str	r0, [r7, #4]
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000c44:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000c48:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x18};
20000c4a:	f04f 0318 	mov.w	r3, #24
20000c4e:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posX};
20000c50:	687b      	ldr	r3, [r7, #4]
20000c52:	b2db      	uxtb	r3, r3
20000c54:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000c56:	f107 0314 	add.w	r3, r7, #20
20000c5a:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000c5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c62:	4619      	mov	r1, r3
20000c64:	f04f 0201 	mov.w	r2, #1
20000c68:	f001 fc94 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000c6c:	f107 0310 	add.w	r3, r7, #16
20000c70:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000c74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c78:	4619      	mov	r1, r3
20000c7a:	f04f 0201 	mov.w	r2, #1
20000c7e:	f001 fc89 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000c82:	f107 030c 	add.w	r3, r7, #12
20000c86:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000c8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c8e:	4619      	mov	r1, r3
20000c90:	f04f 0201 	mov.w	r2, #1
20000c94:	f001 fc7e 	bl	20002594 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20000c98:	f107 0718 	add.w	r7, r7, #24
20000c9c:	46bd      	mov	sp, r7
20000c9e:	bd80      	pop	{r7, pc}

20000ca0 <LCD_setY>:

	void LCD_setY(posY)
	{
20000ca0:	b580      	push	{r7, lr}
20000ca2:	b086      	sub	sp, #24
20000ca4:	af00      	add	r7, sp, #0
20000ca6:	6078      	str	r0, [r7, #4]
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000ca8:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000cac:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x19};
20000cae:	f04f 0319 	mov.w	r3, #25
20000cb2:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posY};
20000cb4:	687b      	ldr	r3, [r7, #4]
20000cb6:	b2db      	uxtb	r3, r3
20000cb8:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000cba:	f107 0314 	add.w	r3, r7, #20
20000cbe:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000cc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cc6:	4619      	mov	r1, r3
20000cc8:	f04f 0201 	mov.w	r2, #1
20000ccc:	f001 fc62 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000cd0:	f107 0310 	add.w	r3, r7, #16
20000cd4:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000cd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cdc:	4619      	mov	r1, r3
20000cde:	f04f 0201 	mov.w	r2, #1
20000ce2:	f001 fc57 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000ce6:	f107 030c 	add.w	r3, r7, #12
20000cea:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000cee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cf2:	4619      	mov	r1, r3
20000cf4:	f04f 0201 	mov.w	r2, #1
20000cf8:	f001 fc4c 	bl	20002594 <MSS_UART_polled_tx>
	}
20000cfc:	f107 0718 	add.w	r7, r7, #24
20000d00:	46bd      	mov	sp, r7
20000d02:	bd80      	pop	{r7, pc}

20000d04 <LCD_setPos>:

	void LCD_setPos(uint8_t posX, uint8_t posY){
20000d04:	b580      	push	{r7, lr}
20000d06:	b082      	sub	sp, #8
20000d08:	af00      	add	r7, sp, #0
20000d0a:	4602      	mov	r2, r0
20000d0c:	460b      	mov	r3, r1
20000d0e:	71fa      	strb	r2, [r7, #7]
20000d10:	71bb      	strb	r3, [r7, #6]
		LCD_setX(posX);
20000d12:	79fb      	ldrb	r3, [r7, #7]
20000d14:	4618      	mov	r0, r3
20000d16:	f7ff ff91 	bl	20000c3c <LCD_setX>
		LCD_setY(posY);
20000d1a:	79bb      	ldrb	r3, [r7, #6]
20000d1c:	4618      	mov	r0, r3
20000d1e:	f7ff ffbf 	bl	20000ca0 <LCD_setY>
	}
20000d22:	f107 0708 	add.w	r7, r7, #8
20000d26:	46bd      	mov	sp, r7
20000d28:	bd80      	pop	{r7, pc}
20000d2a:	bf00      	nop

20000d2c <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000d2c:	b580      	push	{r7, lr}
20000d2e:	b08c      	sub	sp, #48	; 0x30
20000d30:	af00      	add	r7, sp, #0
20000d32:	60f8      	str	r0, [r7, #12]
20000d34:	60b9      	str	r1, [r7, #8]
20000d36:	607a      	str	r2, [r7, #4]
20000d38:	603b      	str	r3, [r7, #0]
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000d3a:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d3e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uint8_t message2[] = {0x0C};
20000d42:	f04f 030c 	mov.w	r3, #12
20000d46:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		uint8_t message3[] = {x1};
20000d4a:	68fb      	ldr	r3, [r7, #12]
20000d4c:	b2db      	uxtb	r3, r3
20000d4e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message4[] = {y1};
20000d52:	68bb      	ldr	r3, [r7, #8]
20000d54:	b2db      	uxtb	r3, r3
20000d56:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message5[] = {x2};
20000d5a:	687b      	ldr	r3, [r7, #4]
20000d5c:	b2db      	uxtb	r3, r3
20000d5e:	773b      	strb	r3, [r7, #28]
		uint8_t message6[] = {y2};
20000d60:	683b      	ldr	r3, [r7, #0]
20000d62:	b2db      	uxtb	r3, r3
20000d64:	763b      	strb	r3, [r7, #24]
		uint8_t message7[] = {set};
20000d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000d68:	b2db      	uxtb	r3, r3
20000d6a:	753b      	strb	r3, [r7, #20]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000d70:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000d74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d78:	4619      	mov	r1, r3
20000d7a:	f04f 0201 	mov.w	r2, #1
20000d7e:	f001 fc09 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d82:	f107 0328 	add.w	r3, r7, #40	; 0x28
20000d86:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000d8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d8e:	4619      	mov	r1, r3
20000d90:	f04f 0201 	mov.w	r2, #1
20000d94:	f001 fbfe 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000d9c:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000da4:	4619      	mov	r1, r3
20000da6:	f04f 0201 	mov.w	r2, #1
20000daa:	f001 fbf3 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000dae:	f107 0320 	add.w	r3, r7, #32
20000db2:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000db6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dba:	4619      	mov	r1, r3
20000dbc:	f04f 0201 	mov.w	r2, #1
20000dc0:	f001 fbe8 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000dc4:	f107 031c 	add.w	r3, r7, #28
20000dc8:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000dcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dd0:	4619      	mov	r1, r3
20000dd2:	f04f 0201 	mov.w	r2, #1
20000dd6:	f001 fbdd 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000dda:	f107 0318 	add.w	r3, r7, #24
20000dde:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000de2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000de6:	4619      	mov	r1, r3
20000de8:	f04f 0201 	mov.w	r2, #1
20000dec:	f001 fbd2 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000df0:	f107 0314 	add.w	r3, r7, #20
20000df4:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000df8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dfc:	4619      	mov	r1, r3
20000dfe:	f04f 0201 	mov.w	r2, #1
20000e02:	f001 fbc7 	bl	20002594 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000e06:	f107 0730 	add.w	r7, r7, #48	; 0x30
20000e0a:	46bd      	mov	sp, r7
20000e0c:	bd80      	pop	{r7, pc}
20000e0e:	bf00      	nop

20000e10 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000e10:	b580      	push	{r7, lr}
20000e12:	b08c      	sub	sp, #48	; 0x30
20000e14:	af02      	add	r7, sp, #8
20000e16:	60f8      	str	r0, [r7, #12]
20000e18:	60b9      	str	r1, [r7, #8]
20000e1a:	607a      	str	r2, [r7, #4]
20000e1c:	603b      	str	r3, [r7, #0]
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000e20:	2b00      	cmp	r3, #0
20000e22:	d056      	beq.n	20000ed2 <LCD_drawBox+0xc2>
			uint8_t message[] = {0x7C};
20000e24:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000e28:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			uint8_t message2[] = {0x0F};
20000e2c:	f04f 030f 	mov.w	r3, #15
20000e30:	f887 3020 	strb.w	r3, [r7, #32]
			uint8_t message3[] = {x1};
20000e34:	68fb      	ldr	r3, [r7, #12]
20000e36:	b2db      	uxtb	r3, r3
20000e38:	773b      	strb	r3, [r7, #28]
			uint8_t message4[] = {y1};
20000e3a:	68bb      	ldr	r3, [r7, #8]
20000e3c:	b2db      	uxtb	r3, r3
20000e3e:	763b      	strb	r3, [r7, #24]
			uint8_t message5[] = {x2};
20000e40:	687b      	ldr	r3, [r7, #4]
20000e42:	b2db      	uxtb	r3, r3
20000e44:	753b      	strb	r3, [r7, #20]
			uint8_t message6[] = {y2};
20000e46:	683b      	ldr	r3, [r7, #0]
20000e48:	b2db      	uxtb	r3, r3
20000e4a:	743b      	strb	r3, [r7, #16]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000e50:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000e54:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e58:	4619      	mov	r1, r3
20000e5a:	f04f 0201 	mov.w	r2, #1
20000e5e:	f001 fb99 	bl	20002594 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000e62:	f107 0320 	add.w	r3, r7, #32
20000e66:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000e6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e6e:	4619      	mov	r1, r3
20000e70:	f04f 0201 	mov.w	r2, #1
20000e74:	f001 fb8e 	bl	20002594 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e78:	f107 031c 	add.w	r3, r7, #28
20000e7c:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000e80:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e84:	4619      	mov	r1, r3
20000e86:	f04f 0201 	mov.w	r2, #1
20000e8a:	f001 fb83 	bl	20002594 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000e8e:	f107 0318 	add.w	r3, r7, #24
20000e92:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000e96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e9a:	4619      	mov	r1, r3
20000e9c:	f04f 0201 	mov.w	r2, #1
20000ea0:	f001 fb78 	bl	20002594 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000ea4:	f107 0314 	add.w	r3, r7, #20
20000ea8:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000eac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eb0:	4619      	mov	r1, r3
20000eb2:	f04f 0201 	mov.w	r2, #1
20000eb6:	f001 fb6d 	bl	20002594 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000eba:	f107 0310 	add.w	r3, r7, #16
20000ebe:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000ec2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ec6:	4619      	mov	r1, r3
20000ec8:	f04f 0201 	mov.w	r2, #1
20000ecc:	f001 fb62 	bl	20002594 <MSS_UART_polled_tx>
20000ed0:	e023      	b.n	20000f1a <LCD_drawBox+0x10a>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20000ed2:	f04f 0300 	mov.w	r3, #0
20000ed6:	9300      	str	r3, [sp, #0]
20000ed8:	68f8      	ldr	r0, [r7, #12]
20000eda:	68b9      	ldr	r1, [r7, #8]
20000edc:	68fa      	ldr	r2, [r7, #12]
20000ede:	683b      	ldr	r3, [r7, #0]
20000ee0:	f7ff ff24 	bl	20000d2c <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20000ee4:	f04f 0300 	mov.w	r3, #0
20000ee8:	9300      	str	r3, [sp, #0]
20000eea:	68f8      	ldr	r0, [r7, #12]
20000eec:	68b9      	ldr	r1, [r7, #8]
20000eee:	687a      	ldr	r2, [r7, #4]
20000ef0:	68bb      	ldr	r3, [r7, #8]
20000ef2:	f7ff ff1b 	bl	20000d2c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20000ef6:	f04f 0300 	mov.w	r3, #0
20000efa:	9300      	str	r3, [sp, #0]
20000efc:	68f8      	ldr	r0, [r7, #12]
20000efe:	6839      	ldr	r1, [r7, #0]
20000f00:	687a      	ldr	r2, [r7, #4]
20000f02:	683b      	ldr	r3, [r7, #0]
20000f04:	f7ff ff12 	bl	20000d2c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20000f08:	f04f 0300 	mov.w	r3, #0
20000f0c:	9300      	str	r3, [sp, #0]
20000f0e:	6878      	ldr	r0, [r7, #4]
20000f10:	68b9      	ldr	r1, [r7, #8]
20000f12:	687a      	ldr	r2, [r7, #4]
20000f14:	683b      	ldr	r3, [r7, #0]
20000f16:	f7ff ff09 	bl	20000d2c <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20000f1a:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000f1e:	46bd      	mov	sp, r7
20000f20:	bd80      	pop	{r7, pc}
20000f22:	bf00      	nop

20000f24 <LCD_drawCircle>:

	void LCD_drawCircle(x, y, rad, set)
	{
20000f24:	b580      	push	{r7, lr}
20000f26:	b08a      	sub	sp, #40	; 0x28
20000f28:	af00      	add	r7, sp, #0
20000f2a:	60f8      	str	r0, [r7, #12]
20000f2c:	60b9      	str	r1, [r7, #8]
20000f2e:	607a      	str	r2, [r7, #4]
20000f30:	603b      	str	r3, [r7, #0]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000f32:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000f36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message2[] = {0x03};
20000f3a:	f04f 0303 	mov.w	r3, #3
20000f3e:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message3[] = {x};
20000f42:	68fb      	ldr	r3, [r7, #12]
20000f44:	b2db      	uxtb	r3, r3
20000f46:	773b      	strb	r3, [r7, #28]
		uint8_t message4[] = {y};
20000f48:	68bb      	ldr	r3, [r7, #8]
20000f4a:	b2db      	uxtb	r3, r3
20000f4c:	763b      	strb	r3, [r7, #24]
		uint8_t message5[] = {rad};
20000f4e:	687b      	ldr	r3, [r7, #4]
20000f50:	b2db      	uxtb	r3, r3
20000f52:	753b      	strb	r3, [r7, #20]
		uint8_t message6[] = {set};
20000f54:	683b      	ldr	r3, [r7, #0]
20000f56:	b2db      	uxtb	r3, r3
20000f58:	743b      	strb	r3, [r7, #16]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000f5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000f5e:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000f62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f66:	4619      	mov	r1, r3
20000f68:	f04f 0201 	mov.w	r2, #1
20000f6c:	f001 fb12 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000f70:	f107 0320 	add.w	r3, r7, #32
20000f74:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000f78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f7c:	4619      	mov	r1, r3
20000f7e:	f04f 0201 	mov.w	r2, #1
20000f82:	f001 fb07 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000f86:	f107 031c 	add.w	r3, r7, #28
20000f8a:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000f8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f92:	4619      	mov	r1, r3
20000f94:	f04f 0201 	mov.w	r2, #1
20000f98:	f001 fafc 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000f9c:	f107 0318 	add.w	r3, r7, #24
20000fa0:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000fa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fa8:	4619      	mov	r1, r3
20000faa:	f04f 0201 	mov.w	r2, #1
20000fae:	f001 faf1 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000fb2:	f107 0314 	add.w	r3, r7, #20
20000fb6:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000fba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fbe:	4619      	mov	r1, r3
20000fc0:	f04f 0201 	mov.w	r2, #1
20000fc4:	f001 fae6 	bl	20002594 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000fc8:	f107 0310 	add.w	r3, r7, #16
20000fcc:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
20000fd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fd4:	4619      	mov	r1, r3
20000fd6:	f04f 0201 	mov.w	r2, #1
20000fda:	f001 fadb 	bl	20002594 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000fde:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000fe2:	46bd      	mov	sp, r7
20000fe4:	bd80      	pop	{r7, pc}
20000fe6:	bf00      	nop

20000fe8 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000fe8:	b580      	push	{r7, lr}
20000fea:	b084      	sub	sp, #16
20000fec:	af00      	add	r7, sp, #0
20000fee:	4603      	mov	r3, r0
20000ff0:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ff2:	f64c 1014 	movw	r0, #51476	; 0xc914
20000ff6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ffa:	f04f 0100 	mov.w	r1, #0
20000ffe:	f001 ff13 	bl	20002e28 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20001002:	79fb      	ldrb	r3, [r7, #7]
20001004:	f64c 1014 	movw	r0, #51476	; 0xc914
20001008:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000100c:	4619      	mov	r1, r3
2000100e:	f001 ffd7 	bl	20002fc0 <MSS_SPI_transfer_frame>
20001012:	4603      	mov	r3, r0
20001014:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001016:	f64c 1014 	movw	r0, #51476	; 0xc914
2000101a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101e:	f04f 0100 	mov.w	r1, #0
20001022:	f001 ff85 	bl	20002f30 <MSS_SPI_clear_slave_select>

    return in_rx;
20001026:	7bfb      	ldrb	r3, [r7, #15]
}
20001028:	4618      	mov	r0, r3
2000102a:	f107 0710 	add.w	r7, r7, #16
2000102e:	46bd      	mov	sp, r7
20001030:	bd80      	pop	{r7, pc}
20001032:	bf00      	nop

20001034 <getWord>:

uint16_t getWord() {
20001034:	b580      	push	{r7, lr}
20001036:	b082      	sub	sp, #8
20001038:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
2000103a:	f04f 0300 	mov.w	r3, #0
2000103e:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20001040:	f64c 0368 	movw	r3, #51304	; 0xc868
20001044:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001048:	781b      	ldrb	r3, [r3, #0]
2000104a:	2b00      	cmp	r3, #0
2000104c:	d035      	beq.n	200010ba <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
2000104e:	f04f 005b 	mov.w	r0, #91	; 0x5b
20001052:	f7ff ffc9 	bl	20000fe8 <getByte>
20001056:	4603      	mov	r3, r0
20001058:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
2000105a:	f64c 0369 	movw	r3, #51305	; 0xc869
2000105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001062:	781a      	ldrb	r2, [r3, #0]
20001064:	4611      	mov	r1, r2
20001066:	f64c 0328 	movw	r3, #51240	; 0xc828
2000106a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106e:	5c5b      	ldrb	r3, [r3, r1]
20001070:	71fb      	strb	r3, [r7, #7]
20001072:	f102 0301 	add.w	r3, r2, #1
20001076:	b2da      	uxtb	r2, r3
20001078:	f64c 0369 	movw	r3, #51305	; 0xc869
2000107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001080:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20001082:	f64c 0368 	movw	r3, #51304	; 0xc868
20001086:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108a:	781b      	ldrb	r3, [r3, #0]
2000108c:	f103 33ff 	add.w	r3, r3, #4294967295
20001090:	b2da      	uxtb	r2, r3
20001092:	f64c 0368 	movw	r3, #51304	; 0xc868
20001096:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000109a:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
2000109c:	f64c 0369 	movw	r3, #51305	; 0xc869
200010a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010a4:	781b      	ldrb	r3, [r3, #0]
200010a6:	2b40      	cmp	r3, #64	; 0x40
200010a8:	d10e      	bne.n	200010c8 <getWord+0x94>
            g_outReadIndex = 0;
200010aa:	f64c 0369 	movw	r3, #51305	; 0xc869
200010ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b2:	f04f 0200 	mov.w	r2, #0
200010b6:	701a      	strb	r2, [r3, #0]
200010b8:	e007      	b.n	200010ca <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
200010ba:	f04f 005a 	mov.w	r0, #90	; 0x5a
200010be:	f7ff ff93 	bl	20000fe8 <getByte>
200010c2:	4603      	mov	r3, r0
200010c4:	80bb      	strh	r3, [r7, #4]
200010c6:	e000      	b.n	200010ca <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
200010c8:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
200010ca:	88bb      	ldrh	r3, [r7, #4]
200010cc:	ea4f 2303 	mov.w	r3, r3, lsl #8
200010d0:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
200010d2:	79fb      	ldrb	r3, [r7, #7]
200010d4:	4618      	mov	r0, r3
200010d6:	f7ff ff87 	bl	20000fe8 <getByte>
200010da:	4603      	mov	r3, r0
200010dc:	71bb      	strb	r3, [r7, #6]
    w |= c;
200010de:	79ba      	ldrb	r2, [r7, #6]
200010e0:	88bb      	ldrh	r3, [r7, #4]
200010e2:	ea42 0303 	orr.w	r3, r2, r3
200010e6:	80bb      	strh	r3, [r7, #4]

    return w;
200010e8:	88bb      	ldrh	r3, [r7, #4]
}
200010ea:	4618      	mov	r0, r3
200010ec:	f107 0708 	add.w	r7, r7, #8
200010f0:	46bd      	mov	sp, r7
200010f2:	bd80      	pop	{r7, pc}

200010f4 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
200010f4:	b580      	push	{r7, lr}
200010f6:	b084      	sub	sp, #16
200010f8:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200010fa:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
200010fe:	f003 fa75 	bl	200045ec <malloc>
20001102:	4603      	mov	r3, r0
20001104:	461a      	mov	r2, r3
20001106:	f64c 03bc 	movw	r3, #51388	; 0xc8bc
2000110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110e:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20001110:	f04f 0308 	mov.w	r3, #8
20001114:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20001116:	f64c 1014 	movw	r0, #51476	; 0xc914
2000111a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000111e:	f001 fca9 	bl	20002a74 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20001122:	79fb      	ldrb	r3, [r7, #7]
20001124:	9300      	str	r3, [sp, #0]
20001126:	f64c 1014 	movw	r0, #51476	; 0xc914
2000112a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000112e:	f04f 0100 	mov.w	r1, #0
20001132:	f04f 0200 	mov.w	r2, #0
20001136:	f04f 0307 	mov.w	r3, #7
2000113a:	f001 fde5 	bl	20002d08 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
2000113e:	f107 0708 	add.w	r7, r7, #8
20001142:	46bd      	mov	sp, r7
20001144:	bd80      	pop	{r7, pc}
20001146:	bf00      	nop

20001148 <Pixy_get_start>:

int Pixy_get_start(void) {
20001148:	b580      	push	{r7, lr}
2000114a:	b082      	sub	sp, #8
2000114c:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
2000114e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001152:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20001154:	f7ff ff6e 	bl	20001034 <getWord>
20001158:	4603      	mov	r3, r0
2000115a:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
2000115c:	88bb      	ldrh	r3, [r7, #4]
2000115e:	2b00      	cmp	r3, #0
20001160:	d105      	bne.n	2000116e <Pixy_get_start+0x26>
20001162:	88fb      	ldrh	r3, [r7, #6]
20001164:	2b00      	cmp	r3, #0
20001166:	d102      	bne.n	2000116e <Pixy_get_start+0x26>
            return 0;  // no start code
20001168:	f04f 0300 	mov.w	r3, #0
2000116c:	e033      	b.n	200011d6 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
2000116e:	88ba      	ldrh	r2, [r7, #4]
20001170:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001174:	429a      	cmp	r2, r3
20001176:	d10e      	bne.n	20001196 <Pixy_get_start+0x4e>
20001178:	88fa      	ldrh	r2, [r7, #6]
2000117a:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000117e:	429a      	cmp	r2, r3
20001180:	d109      	bne.n	20001196 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20001182:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
20001186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000118a:	f04f 0200 	mov.w	r2, #0
2000118e:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20001190:	f04f 0301 	mov.w	r3, #1
20001194:	e01f      	b.n	200011d6 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20001196:	88ba      	ldrh	r2, [r7, #4]
20001198:	f64a 2356 	movw	r3, #43606	; 0xaa56
2000119c:	429a      	cmp	r2, r3
2000119e:	d10e      	bne.n	200011be <Pixy_get_start+0x76>
200011a0:	88fa      	ldrh	r2, [r7, #6]
200011a2:	f64a 2355 	movw	r3, #43605	; 0xaa55
200011a6:	429a      	cmp	r2, r3
200011a8:	d109      	bne.n	200011be <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
200011aa:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
200011ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b2:	f04f 0201 	mov.w	r2, #1
200011b6:	701a      	strb	r2, [r3, #0]
            return 1;
200011b8:	f04f 0301 	mov.w	r3, #1
200011bc:	e00b      	b.n	200011d6 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
200011be:	88ba      	ldrh	r2, [r7, #4]
200011c0:	f245 53aa 	movw	r3, #21930	; 0x55aa
200011c4:	429a      	cmp	r2, r3
200011c6:	d103      	bne.n	200011d0 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
200011c8:	f04f 0000 	mov.w	r0, #0
200011cc:	f7ff ff0c 	bl	20000fe8 <getByte>

        lastw = w;
200011d0:	88bb      	ldrh	r3, [r7, #4]
200011d2:	80fb      	strh	r3, [r7, #6]
    }
200011d4:	e7be      	b.n	20001154 <Pixy_get_start+0xc>
}
200011d6:	4618      	mov	r0, r3
200011d8:	f107 0708 	add.w	r7, r7, #8
200011dc:	46bd      	mov	sp, r7
200011de:	bd80      	pop	{r7, pc}

200011e0 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200011e0:	b580      	push	{r7, lr}
200011e2:	b086      	sub	sp, #24
200011e4:	af00      	add	r7, sp, #0
200011e6:	4603      	mov	r3, r0
200011e8:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200011ea:	f64c 036c 	movw	r3, #51308	; 0xc86c
200011ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f2:	681b      	ldr	r3, [r3, #0]
200011f4:	2b00      	cmp	r3, #0
200011f6:	d107      	bne.n	20001208 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
200011f8:	f7ff ffa6 	bl	20001148 <Pixy_get_start>
200011fc:	4603      	mov	r3, r0
200011fe:	2b00      	cmp	r3, #0
20001200:	d10a      	bne.n	20001218 <Pixy_get_blocks+0x38>
            return 0;
20001202:	f04f 0300 	mov.w	r3, #0
20001206:	e0b1      	b.n	2000136c <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20001208:	f64c 036c 	movw	r3, #51308	; 0xc86c
2000120c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001210:	f04f 0200 	mov.w	r2, #0
20001214:	601a      	str	r2, [r3, #0]
20001216:	e000      	b.n	2000121a <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20001218:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
2000121a:	f04f 0300 	mov.w	r3, #0
2000121e:	81fb      	strh	r3, [r7, #14]
20001220:	e09b      	b.n	2000135a <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001222:	f7ff ff07 	bl	20001034 <getWord>
20001226:	4603      	mov	r3, r0
20001228:	823b      	strh	r3, [r7, #16]
        if (checksum ==
2000122a:	8a3a      	ldrh	r2, [r7, #16]
2000122c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001230:	429a      	cmp	r2, r3
20001232:	d10f      	bne.n	20001254 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20001234:	f64c 036c 	movw	r3, #51308	; 0xc86c
20001238:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000123c:	f04f 0201 	mov.w	r2, #1
20001240:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20001242:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
20001246:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000124a:	f04f 0200 	mov.w	r2, #0
2000124e:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001250:	89fb      	ldrh	r3, [r7, #14]
20001252:	e08b      	b.n	2000136c <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20001254:	8a3a      	ldrh	r2, [r7, #16]
20001256:	f64a 2356 	movw	r3, #43606	; 0xaa56
2000125a:	429a      	cmp	r2, r3
2000125c:	d10f      	bne.n	2000127e <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
2000125e:	f64c 036c 	movw	r3, #51308	; 0xc86c
20001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001266:	f04f 0201 	mov.w	r2, #1
2000126a:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
2000126c:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
20001270:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001274:	f04f 0201 	mov.w	r2, #1
20001278:	701a      	strb	r2, [r3, #0]
            return blockCount;
2000127a:	89fb      	ldrh	r3, [r7, #14]
2000127c:	e076      	b.n	2000136c <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
2000127e:	8a3b      	ldrh	r3, [r7, #16]
20001280:	2b00      	cmp	r3, #0
20001282:	d101      	bne.n	20001288 <Pixy_get_blocks+0xa8>
            return blockCount;
20001284:	89fb      	ldrh	r3, [r7, #14]
20001286:	e071      	b.n	2000136c <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20001288:	f64c 03bc 	movw	r3, #51388	; 0xc8bc
2000128c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001290:	6819      	ldr	r1, [r3, #0]
20001292:	89fa      	ldrh	r2, [r7, #14]
20001294:	4613      	mov	r3, r2
20001296:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000129a:	4413      	add	r3, r2
2000129c:	ea4f 0383 	mov.w	r3, r3, lsl #2
200012a0:	440b      	add	r3, r1
200012a2:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200012a4:	f04f 0300 	mov.w	r3, #0
200012a8:	72fb      	strb	r3, [r7, #11]
200012aa:	f04f 0300 	mov.w	r3, #0
200012ae:	827b      	strh	r3, [r7, #18]
200012b0:	e021      	b.n	200012f6 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
200012b2:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
200012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ba:	781b      	ldrb	r3, [r3, #0]
200012bc:	2b00      	cmp	r3, #0
200012be:	d107      	bne.n	200012d0 <Pixy_get_blocks+0xf0>
200012c0:	7afb      	ldrb	r3, [r7, #11]
200012c2:	2b04      	cmp	r3, #4
200012c4:	d904      	bls.n	200012d0 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
200012c6:	697b      	ldr	r3, [r7, #20]
200012c8:	f04f 0200 	mov.w	r2, #0
200012cc:	815a      	strh	r2, [r3, #10]
                break;
200012ce:	e015      	b.n	200012fc <Pixy_get_blocks+0x11c>
            }
            w = getWord();
200012d0:	f7ff feb0 	bl	20001034 <getWord>
200012d4:	4603      	mov	r3, r0
200012d6:	81bb      	strh	r3, [r7, #12]
            sum += w;
200012d8:	8a7a      	ldrh	r2, [r7, #18]
200012da:	89bb      	ldrh	r3, [r7, #12]
200012dc:	4413      	add	r3, r2
200012de:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
200012e0:	697a      	ldr	r2, [r7, #20]
200012e2:	7afb      	ldrb	r3, [r7, #11]
200012e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200012e8:	4413      	add	r3, r2
200012ea:	89ba      	ldrh	r2, [r7, #12]
200012ec:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200012ee:	7afb      	ldrb	r3, [r7, #11]
200012f0:	f103 0301 	add.w	r3, r3, #1
200012f4:	72fb      	strb	r3, [r7, #11]
200012f6:	7afb      	ldrb	r3, [r7, #11]
200012f8:	2b05      	cmp	r3, #5
200012fa:	d9da      	bls.n	200012b2 <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
200012fc:	8a3a      	ldrh	r2, [r7, #16]
200012fe:	8a7b      	ldrh	r3, [r7, #18]
20001300:	429a      	cmp	r2, r3
20001302:	d104      	bne.n	2000130e <Pixy_get_blocks+0x12e>
            blockCount++;
20001304:	89fb      	ldrh	r3, [r7, #14]
20001306:	f103 0301 	add.w	r3, r3, #1
2000130a:	81fb      	strh	r3, [r7, #14]
2000130c:	e005      	b.n	2000131a <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
2000130e:	f64b 4090 	movw	r0, #48272	; 0xbc90
20001312:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001316:	f003 fe0d 	bl	20004f34 <puts>

        w = getWord();
2000131a:	f7ff fe8b 	bl	20001034 <getWord>
2000131e:	4603      	mov	r3, r0
20001320:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20001322:	89ba      	ldrh	r2, [r7, #12]
20001324:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001328:	429a      	cmp	r2, r3
2000132a:	d107      	bne.n	2000133c <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
2000132c:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
20001330:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001334:	f04f 0200 	mov.w	r2, #0
20001338:	701a      	strb	r2, [r3, #0]
2000133a:	e00e      	b.n	2000135a <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
2000133c:	89ba      	ldrh	r2, [r7, #12]
2000133e:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001342:	429a      	cmp	r2, r3
20001344:	d107      	bne.n	20001356 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20001346:	f64c 03c0 	movw	r3, #51392	; 0xc8c0
2000134a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000134e:	f04f 0201 	mov.w	r2, #1
20001352:	701a      	strb	r2, [r3, #0]
20001354:	e001      	b.n	2000135a <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20001356:	89fb      	ldrh	r3, [r7, #14]
20001358:	e008      	b.n	2000136c <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
2000135a:	89fa      	ldrh	r2, [r7, #14]
2000135c:	88fb      	ldrh	r3, [r7, #6]
2000135e:	429a      	cmp	r2, r3
20001360:	d203      	bcs.n	2000136a <Pixy_get_blocks+0x18a>
20001362:	89fb      	ldrh	r3, [r7, #14]
20001364:	2b63      	cmp	r3, #99	; 0x63
20001366:	f67f af5c 	bls.w	20001222 <Pixy_get_blocks+0x42>
2000136a:	e7ff      	b.n	2000136c <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
2000136c:	4618      	mov	r0, r3
2000136e:	f107 0718 	add.w	r7, r7, #24
20001372:	46bd      	mov	sp, r7
20001374:	bd80      	pop	{r7, pc}
20001376:	bf00      	nop

20001378 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001378:	b580      	push	{r7, lr}
2000137a:	b082      	sub	sp, #8
2000137c:	af00      	add	r7, sp, #0
2000137e:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20001380:	f04f 0001 	mov.w	r0, #1
20001384:	f7ff ff2c 	bl	200011e0 <Pixy_get_blocks>
20001388:	4603      	mov	r3, r0
2000138a:	2b00      	cmp	r3, #0
2000138c:	d102      	bne.n	20001394 <Pixy_get_target_location+0x1c>
        return -1;
2000138e:	f04f 33ff 	mov.w	r3, #4294967295
20001392:	e013      	b.n	200013bc <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20001394:	f64c 03bc 	movw	r3, #51388	; 0xc8bc
20001398:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000139c:	681b      	ldr	r3, [r3, #0]
2000139e:	885b      	ldrh	r3, [r3, #2]
200013a0:	461a      	mov	r2, r3
200013a2:	687b      	ldr	r3, [r7, #4]
200013a4:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
200013a6:	f64c 03bc 	movw	r3, #51388	; 0xc8bc
200013aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013ae:	681b      	ldr	r3, [r3, #0]
200013b0:	889b      	ldrh	r3, [r3, #4]
200013b2:	461a      	mov	r2, r3
200013b4:	687b      	ldr	r3, [r7, #4]
200013b6:	805a      	strh	r2, [r3, #2]

    return 0;
200013b8:	f04f 0300 	mov.w	r3, #0
}
200013bc:	4618      	mov	r0, r3
200013be:	f107 0708 	add.w	r7, r7, #8
200013c2:	46bd      	mov	sp, r7
200013c4:	bd80      	pop	{r7, pc}
200013c6:	bf00      	nop

200013c8 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
200013c8:	b580      	push	{r7, lr}
200013ca:	b084      	sub	sp, #16
200013cc:	af00      	add	r7, sp, #0
200013ce:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
200013d0:	f240 0300 	movw	r3, #0
200013d4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013d8:	60fb      	str	r3, [r7, #12]
    *state = *address;
200013da:	687a      	ldr	r2, [r7, #4]
200013dc:	68fb      	ldr	r3, [r7, #12]
200013de:	4611      	mov	r1, r2
200013e0:	461a      	mov	r2, r3
200013e2:	f04f 0304 	mov.w	r3, #4
200013e6:	4608      	mov	r0, r1
200013e8:	4611      	mov	r1, r2
200013ea:	461a      	mov	r2, r3
200013ec:	f003 fbd8 	bl	20004ba0 <memcpy>
}
200013f0:	f107 0710 	add.w	r7, r7, #16
200013f4:	46bd      	mov	sp, r7
200013f6:	bd80      	pop	{r7, pc}

200013f8 <n64_reset>:

// send a reset signal
void n64_reset()
{
200013f8:	b480      	push	{r7}
200013fa:	b083      	sub	sp, #12
200013fc:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200013fe:	f240 0300 	movw	r3, #0
20001402:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001406:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20001408:	687b      	ldr	r3, [r7, #4]
2000140a:	f04f 02ff 	mov.w	r2, #255	; 0xff
2000140e:	601a      	str	r2, [r3, #0]
}
20001410:	f107 070c 	add.w	r7, r7, #12
20001414:	46bd      	mov	sp, r7
20001416:	bc80      	pop	{r7}
20001418:	4770      	bx	lr
2000141a:	bf00      	nop

2000141c <n64_enable>:

// enable button polling
void n64_enable()
{
2000141c:	b480      	push	{r7}
2000141e:	b083      	sub	sp, #12
20001420:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20001422:	f240 0300 	movw	r3, #0
20001426:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000142a:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
2000142c:	687b      	ldr	r3, [r7, #4]
2000142e:	f04f 0201 	mov.w	r2, #1
20001432:	601a      	str	r2, [r3, #0]
}
20001434:	f107 070c 	add.w	r7, r7, #12
20001438:	46bd      	mov	sp, r7
2000143a:	bc80      	pop	{r7}
2000143c:	4770      	bx	lr
2000143e:	bf00      	nop

20001440 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20001440:	b480      	push	{r7}
20001442:	b085      	sub	sp, #20
20001444:	af00      	add	r7, sp, #0
20001446:	4603      	mov	r3, r0
20001448:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
2000144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000144e:	2b06      	cmp	r3, #6
20001450:	dc07      	bgt.n	20001462 <_map_n64_to_pwm_val+0x22>
20001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001456:	f113 0f06 	cmn.w	r3, #6
2000145a:	db02      	blt.n	20001462 <_map_n64_to_pwm_val+0x22>
		val = 0;
2000145c:	f04f 0300 	mov.w	r3, #0
20001460:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001466:	2b50      	cmp	r3, #80	; 0x50
20001468:	dd03      	ble.n	20001472 <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
2000146a:	f04f 0350 	mov.w	r3, #80	; 0x50
2000146e:	71fb      	strb	r3, [r7, #7]
20001470:	e007      	b.n	20001482 <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001476:	f113 0f50 	cmn.w	r3, #80	; 0x50
2000147a:	da02      	bge.n	20001482 <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
2000147c:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20001480:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001486:	f240 2271 	movw	r2, #625	; 0x271
2000148a:	fb02 f303 	mul.w	r3, r2, r3
2000148e:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20001490:	68fb      	ldr	r3, [r7, #12]
20001492:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20001496:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
2000149a:	4618      	mov	r0, r3
2000149c:	f107 0714 	add.w	r7, r7, #20
200014a0:	46bd      	mov	sp, r7
200014a2:	bc80      	pop	{r7}
200014a4:	4770      	bx	lr
200014a6:	bf00      	nop

200014a8 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
200014a8:	b580      	push	{r7, lr}
200014aa:	b082      	sub	sp, #8
200014ac:	af00      	add	r7, sp, #0
200014ae:	6078      	str	r0, [r7, #4]
200014b0:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
200014b2:	687b      	ldr	r3, [r7, #4]
200014b4:	789b      	ldrb	r3, [r3, #2]
200014b6:	b25b      	sxtb	r3, r3
200014b8:	4618      	mov	r0, r3
200014ba:	f7ff ffc1 	bl	20001440 <_map_n64_to_pwm_val>
200014be:	4602      	mov	r2, r0
200014c0:	683b      	ldr	r3, [r7, #0]
200014c2:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
200014c4:	687b      	ldr	r3, [r7, #4]
200014c6:	78db      	ldrb	r3, [r3, #3]
200014c8:	b25b      	sxtb	r3, r3
200014ca:	4618      	mov	r0, r3
200014cc:	f7ff ffb8 	bl	20001440 <_map_n64_to_pwm_val>
200014d0:	4602      	mov	r2, r0
200014d2:	683b      	ldr	r3, [r7, #0]
200014d4:	605a      	str	r2, [r3, #4]
}
200014d6:	f107 0708 	add.w	r7, r7, #8
200014da:	46bd      	mov	sp, r7
200014dc:	bd80      	pop	{r7, pc}
200014de:	bf00      	nop

200014e0 <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
200014e0:	b580      	push	{r7, lr}
200014e2:	b084      	sub	sp, #16
200014e4:	af00      	add	r7, sp, #0
200014e6:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200014e8:	f24c 23f0 	movw	r3, #49904	; 0xc2f0
200014ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014f0:	681b      	ldr	r3, [r3, #0]
200014f2:	687a      	ldr	r2, [r7, #4]
200014f4:	429a      	cmp	r2, r3
200014f6:	d01a      	beq.n	2000152e <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
200014f8:	f240 1300 	movw	r3, #256	; 0x100
200014fc:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001500:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20001502:	68fb      	ldr	r3, [r7, #12]
20001504:	687a      	ldr	r2, [r7, #4]
20001506:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001508:	f24c 23f0 	movw	r3, #49904	; 0xc2f0
2000150c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001510:	687a      	ldr	r2, [r7, #4]
20001512:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20001514:	f24c 23f0 	movw	r3, #49904	; 0xc2f0
20001518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151c:	681b      	ldr	r3, [r3, #0]
2000151e:	f64b 40d4 	movw	r0, #48340	; 0xbcd4
20001522:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001526:	4619      	mov	r1, r3
20001528:	f003 fc70 	bl	20004e0c <printf>
2000152c:	e000      	b.n	20001530 <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000152e:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
20001530:	f107 0710 	add.w	r7, r7, #16
20001534:	46bd      	mov	sp, r7
20001536:	bd80      	pop	{r7, pc}

20001538 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20001538:	b580      	push	{r7, lr}
2000153a:	b084      	sub	sp, #16
2000153c:	af00      	add	r7, sp, #0
2000153e:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001540:	f24c 23ec 	movw	r3, #49900	; 0xc2ec
20001544:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001548:	681b      	ldr	r3, [r3, #0]
2000154a:	687a      	ldr	r2, [r7, #4]
2000154c:	429a      	cmp	r2, r3
2000154e:	d01a      	beq.n	20001586 <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
20001550:	f240 1340 	movw	r3, #320	; 0x140
20001554:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001558:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
2000155a:	68fb      	ldr	r3, [r7, #12]
2000155c:	687a      	ldr	r2, [r7, #4]
2000155e:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001560:	f24c 23ec 	movw	r3, #49900	; 0xc2ec
20001564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001568:	687a      	ldr	r2, [r7, #4]
2000156a:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
2000156c:	f24c 23ec 	movw	r3, #49900	; 0xc2ec
20001570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001574:	681b      	ldr	r3, [r3, #0]
20001576:	f64b 40ec 	movw	r0, #48364	; 0xbcec
2000157a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000157e:	4619      	mov	r1, r3
20001580:	f003 fc44 	bl	20004e0c <printf>
20001584:	e000      	b.n	20001588 <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001586:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
20001588:	f107 0710 	add.w	r7, r7, #16
2000158c:	46bd      	mov	sp, r7
2000158e:	bd80      	pop	{r7, pc}

20001590 <servos_print_counts>:

void servos_print_counts() {
20001590:	b580      	push	{r7, lr}
20001592:	b084      	sub	sp, #16
20001594:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
20001596:	f240 1318 	movw	r3, #280	; 0x118
2000159a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000159e:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
200015a0:	f240 131c 	movw	r3, #284	; 0x11c
200015a4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200015a8:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
200015aa:	f240 1358 	movw	r3, #344	; 0x158
200015ae:	f2c4 0305 	movt	r3, #16389	; 0x4005
200015b2:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
200015b4:	f240 135c 	movw	r3, #348	; 0x15c
200015b8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200015bc:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
200015be:	683b      	ldr	r3, [r7, #0]
200015c0:	681a      	ldr	r2, [r3, #0]
200015c2:	687b      	ldr	r3, [r7, #4]
200015c4:	681b      	ldr	r3, [r3, #0]
200015c6:	f64b 5004 	movw	r0, #48388	; 0xbd04
200015ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015ce:	4611      	mov	r1, r2
200015d0:	461a      	mov	r2, r3
200015d2:	f003 fc1b 	bl	20004e0c <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
200015d6:	f107 0710 	add.w	r7, r7, #16
200015da:	46bd      	mov	sp, r7
200015dc:	bd80      	pop	{r7, pc}
200015de:	bf00      	nop

200015e0 <disp_init>:
#include "stats_display.h"
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"

void disp_init(){
200015e0:	b580      	push	{r7, lr}
200015e2:	b082      	sub	sp, #8
200015e4:	af02      	add	r7, sp, #8
	LCD_init();
200015e6:	f7ff fae9 	bl	20000bbc <LCD_init>
	LCD_clearScreen();
200015ea:	f7ff fb05 	bl	20000bf8 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
200015ee:	f04f 0301 	mov.w	r3, #1
200015f2:	9300      	str	r3, [sp, #0]
200015f4:	f04f 0045 	mov.w	r0, #69	; 0x45
200015f8:	f04f 0125 	mov.w	r1, #37	; 0x25
200015fc:	f04f 029f 	mov.w	r2, #159	; 0x9f
20001600:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001604:	f7ff fc04 	bl	20000e10 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001608:	f04f 004e 	mov.w	r0, #78	; 0x4e
2000160c:	f04f 011f 	mov.w	r1, #31
20001610:	f7ff fb78 	bl	20000d04 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001614:	f64b 5024 	movw	r0, #48420	; 0xbd24
20001618:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000161c:	f7ff fadc 	bl	20000bd8 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001620:	f04f 0076 	mov.w	r0, #118	; 0x76
20001624:	f04f 011f 	mov.w	r1, #31
20001628:	f7ff fb6c 	bl	20000d04 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
2000162c:	f64b 5028 	movw	r0, #48424	; 0xbd28
20001630:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001634:	f7ff fad0 	bl	20000bd8 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001638:	f04f 0003 	mov.w	r0, #3
2000163c:	f04f 0132 	mov.w	r1, #50	; 0x32
20001640:	f7ff fb60 	bl	20000d04 <LCD_setPos>
	LCD_printStr(DIST_STR);
20001644:	f64b 502c 	movw	r0, #48428	; 0xbd2c
20001648:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000164c:	f7ff fac4 	bl	20000bd8 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
20001650:	f04f 0003 	mov.w	r0, #3
20001654:	f04f 016e 	mov.w	r1, #110	; 0x6e
20001658:	f7ff fb54 	bl	20000d04 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
2000165c:	f64b 5038 	movw	r0, #48440	; 0xbd38
20001660:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001664:	f7ff fab8 	bl	20000bd8 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
20001668:	f04f 0003 	mov.w	r0, #3
2000166c:	f04f 0150 	mov.w	r1, #80	; 0x50
20001670:	f7ff fb48 	bl	20000d04 <LCD_setPos>
	LCD_printStr(MODE_STR);
20001674:	f64b 5040 	movw	r0, #48448	; 0xbd40
20001678:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000167c:	f7ff faac 	bl	20000bd8 <LCD_printStr>
}
20001680:	46bd      	mov	sp, r7
20001682:	bd80      	pop	{r7, pc}

20001684 <disp_update>:

uint8_t updating;
void disp_update(void *u_arg_v){
20001684:	b580      	push	{r7, lr}
20001686:	b090      	sub	sp, #64	; 0x40
20001688:	af00      	add	r7, sp, #0
2000168a:	6078      	str	r0, [r7, #4]
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
2000168c:	687b      	ldr	r3, [r7, #4]
2000168e:	60fb      	str	r3, [r7, #12]
	if(updating || u_arg_v == NULL){//This will probably drop some updates, and idgaf
20001690:	f64c 03c1 	movw	r3, #51393	; 0xc8c1
20001694:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001698:	781b      	ldrb	r3, [r3, #0]
2000169a:	2b00      	cmp	r3, #0
2000169c:	d102      	bne.n	200016a4 <disp_update+0x20>
2000169e:	687b      	ldr	r3, [r7, #4]
200016a0:	2b00      	cmp	r3, #0
200016a2:	d126      	bne.n	200016f2 <disp_update+0x6e>
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
200016a4:	f64b 5048 	movw	r0, #48456	; 0xbd48
200016a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016ac:	f64b 5158 	movw	r1, #48472	; 0xbd58
200016b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200016b4:	f003 fbaa 	bl	20004e0c <printf>
200016b8:	f64b 5074 	movw	r0, #48500	; 0xbd74
200016bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016c0:	f64b 7150 	movw	r1, #48976	; 0xbf50
200016c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200016c8:	f003 fba0 	bl	20004e0c <printf>
200016cc:	f64b 5078 	movw	r0, #48504	; 0xbd78
200016d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016d4:	f04f 0129 	mov.w	r1, #41	; 0x29
200016d8:	f003 fb98 	bl	20004e0c <printf>
200016dc:	f64b 507c 	movw	r0, #48508	; 0xbd7c
200016e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016e4:	f003 fb92 	bl	20004e0c <printf>
200016e8:	f04f 000a 	mov.w	r0, #10
200016ec:	f003 fbc0 	bl	20004e70 <putchar>
		return; //add frees
200016f0:	e214      	b.n	20001b1c <disp_update+0x498>
	}
	updating = 1;
200016f2:	f64c 03c1 	movw	r3, #51393	; 0xc8c1
200016f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016fa:	f04f 0201 	mov.w	r2, #1
200016fe:	701a      	strb	r2, [r3, #0]

	DBG("beginning update");
20001700:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001704:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001708:	f64b 5158 	movw	r1, #48472	; 0xbd58
2000170c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001710:	f003 fb7c 	bl	20004e0c <printf>
20001714:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001718:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000171c:	f64b 7150 	movw	r1, #48976	; 0xbf50
20001720:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001724:	f003 fb72 	bl	20004e0c <printf>
20001728:	f64b 5078 	movw	r0, #48504	; 0xbd78
2000172c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001730:	f04f 012e 	mov.w	r1, #46	; 0x2e
20001734:	f003 fb6a 	bl	20004e0c <printf>
20001738:	f64b 50b0 	movw	r0, #48560	; 0xbdb0
2000173c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001740:	f003 fb64 	bl	20004e0c <printf>
20001744:	f04f 000a 	mov.w	r0, #10
20001748:	f003 fb92 	bl	20004e70 <putchar>
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
2000174c:	f04f 0008 	mov.w	r0, #8
20001750:	f002 ff4c 	bl	200045ec <malloc>
20001754:	4603      	mov	r3, r0
20001756:	613b      	str	r3, [r7, #16]
	*u_arg = *u_arg_global;
20001758:	693b      	ldr	r3, [r7, #16]
2000175a:	68fa      	ldr	r2, [r7, #12]
2000175c:	e892 0003 	ldmia.w	r2, {r0, r1}
20001760:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg->lcd_state;
20001764:	693b      	ldr	r3, [r7, #16]
20001766:	681b      	ldr	r3, [r3, #0]
20001768:	617b      	str	r3, [r7, #20]
	lcd_screen_state_t* last_state = u_arg->last_state;
2000176a:	693b      	ldr	r3, [r7, #16]
2000176c:	685b      	ldr	r3, [r3, #4]
2000176e:	61bb      	str	r3, [r7, #24]
	//n64_state_t* ctrlr_state = u_arg->ctrlr_state;
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	circle_t *targ = malloc(sizeof(circle_t));
20001770:	f04f 0003 	mov.w	r0, #3
20001774:	f002 ff3a 	bl	200045ec <malloc>
20001778:	4603      	mov	r3, r0
2000177a:	61fb      	str	r3, [r7, #28]
	circle_t *lasttarg = NULL;
2000177c:	f04f 0300 	mov.w	r3, #0
20001780:	623b      	str	r3, [r7, #32]

	uint8_t dist 		= lcd_state->distance;
20001782:	697b      	ldr	r3, [r7, #20]
20001784:	791b      	ldrb	r3, [r3, #4]
20001786:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t shots 		= lcd_state->shots;
2000178a:	697b      	ldr	r3, [r7, #20]
2000178c:	795b      	ldrb	r3, [r3, #5]
2000178e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t mode 		= lcd_state->target_mode;
20001792:	697b      	ldr	r3, [r7, #20]
20001794:	799b      	ldrb	r3, [r3, #6]
20001796:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	DBG("dist:%u, shots:%u, mode:%u", dist, shots, mode);
2000179a:	f64b 5048 	movw	r0, #48456	; 0xbd48
2000179e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017a2:	f64b 5158 	movw	r1, #48472	; 0xbd58
200017a6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200017aa:	f003 fb2f 	bl	20004e0c <printf>
200017ae:	f64b 5074 	movw	r0, #48500	; 0xbd74
200017b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017b6:	f64b 7150 	movw	r1, #48976	; 0xbf50
200017ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
200017be:	f003 fb25 	bl	20004e0c <printf>
200017c2:	f64b 5078 	movw	r0, #48504	; 0xbd78
200017c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017ca:	f04f 013f 	mov.w	r1, #63	; 0x3f
200017ce:	f003 fb1d 	bl	20004e0c <printf>
200017d2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
200017d6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200017da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
200017de:	f64b 50c4 	movw	r0, #48580	; 0xbdc4
200017e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017e6:	f003 fb11 	bl	20004e0c <printf>
200017ea:	f04f 000a 	mov.w	r0, #10
200017ee:	f003 fb3f 	bl	20004e70 <putchar>
	//Guarantees a refresh without rechecking
	uint8_t lastdist;
	uint8_t lastshots;
	uint8_t lastmode;

	upd_targ_arg_t* t_arg = NULL;
200017f2:	f04f 0300 	mov.w	r3, #0
200017f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	upd_dist_arg_t* d_arg = NULL;
200017f8:	f04f 0300 	mov.w	r3, #0
200017fc:	633b      	str	r3, [r7, #48]	; 0x30
	upd_shots_arg_t* s_arg = NULL;
200017fe:	f04f 0300 	mov.w	r3, #0
20001802:	637b      	str	r3, [r7, #52]	; 0x34
	upd_mode_arg_t* m_arg = NULL;
20001804:	f04f 0300 	mov.w	r3, #0
20001808:	63bb      	str	r3, [r7, #56]	; 0x38

	*targ = *(lcd_state->target_pos);
2000180a:	697b      	ldr	r3, [r7, #20]
2000180c:	681b      	ldr	r3, [r3, #0]
2000180e:	69fa      	ldr	r2, [r7, #28]
20001810:	4611      	mov	r1, r2
20001812:	461a      	mov	r2, r3
20001814:	f04f 0303 	mov.w	r3, #3
20001818:	4608      	mov	r0, r1
2000181a:	4611      	mov	r1, r2
2000181c:	461a      	mov	r2, r3
2000181e:	f003 f9bf 	bl	20004ba0 <memcpy>
	
	if(last_state){
20001822:	69bb      	ldr	r3, [r7, #24]
20001824:	2b00      	cmp	r3, #0
20001826:	d01e      	beq.n	20001866 <disp_update+0x1e2>
		lasttarg = malloc(sizeof(circle_t));
20001828:	f04f 0003 	mov.w	r0, #3
2000182c:	f002 fede 	bl	200045ec <malloc>
20001830:	4603      	mov	r3, r0
20001832:	623b      	str	r3, [r7, #32]
		*lasttarg = *(last_state->target_pos);
20001834:	69bb      	ldr	r3, [r7, #24]
20001836:	681b      	ldr	r3, [r3, #0]
20001838:	6a3a      	ldr	r2, [r7, #32]
2000183a:	4611      	mov	r1, r2
2000183c:	461a      	mov	r2, r3
2000183e:	f04f 0303 	mov.w	r3, #3
20001842:	4608      	mov	r0, r1
20001844:	4611      	mov	r1, r2
20001846:	461a      	mov	r2, r3
20001848:	f003 f9aa 	bl	20004ba0 <memcpy>

		lastdist= last_state->distance;
2000184c:	69bb      	ldr	r3, [r7, #24]
2000184e:	791b      	ldrb	r3, [r3, #4]
20001850:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 		lastshots= last_state->shots;
20001854:	69bb      	ldr	r3, [r7, #24]
20001856:	795b      	ldrb	r3, [r3, #5]
20001858:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 		lastmode= last_state->target_mode;
2000185c:	69bb      	ldr	r3, [r7, #24]
2000185e:	799b      	ldrb	r3, [r3, #6]
20001860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
20001864:	e011      	b.n	2000188a <disp_update+0x206>
	} else { //force update
		lastdist = dist+1;
20001866:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
2000186a:	f103 0301 	add.w	r3, r3, #1
2000186e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		lastshots = shots+1;
20001872:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20001876:	f103 0301 	add.w	r3, r3, #1
2000187a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		lastmode = mode+1;
2000187e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
20001882:	f103 0301 	add.w	r3, r3, #1
20001886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	}

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	t_arg = malloc(sizeof(upd_targ_arg_t));
2000188a:	f04f 0008 	mov.w	r0, #8
2000188e:	f002 fead 	bl	200045ec <malloc>
20001892:	4603      	mov	r3, r0
20001894:	62fb      	str	r3, [r7, #44]	; 0x2c
	if(last_state){
20001896:	69bb      	ldr	r3, [r7, #24]
20001898:	2b00      	cmp	r3, #0
2000189a:	d015      	beq.n	200018c8 <disp_update+0x244>
		if(targ->x != lasttarg->x || targ->y != lasttarg->y){
2000189c:	69fb      	ldr	r3, [r7, #28]
2000189e:	781a      	ldrb	r2, [r3, #0]
200018a0:	6a3b      	ldr	r3, [r7, #32]
200018a2:	781b      	ldrb	r3, [r3, #0]
200018a4:	429a      	cmp	r2, r3
200018a6:	d105      	bne.n	200018b4 <disp_update+0x230>
200018a8:	69fb      	ldr	r3, [r7, #28]
200018aa:	785a      	ldrb	r2, [r3, #1]
200018ac:	6a3b      	ldr	r3, [r7, #32]
200018ae:	785b      	ldrb	r3, [r3, #1]
200018b0:	429a      	cmp	r2, r3
200018b2:	d014      	beq.n	200018de <disp_update+0x25a>
			t_arg->targ = targ;
200018b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018b6:	69fa      	ldr	r2, [r7, #28]
200018b8:	601a      	str	r2, [r3, #0]
			t_arg->lasttarg = lasttarg;
200018ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018bc:	6a3a      	ldr	r2, [r7, #32]
200018be:	605a      	str	r2, [r3, #4]
			disp_write_target(t_arg);
200018c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
200018c2:	f000 f92f 	bl	20001b24 <disp_write_target>
200018c6:	e00b      	b.n	200018e0 <disp_update+0x25c>
		}
	}
	else{
		t_arg->targ = targ;
200018c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018ca:	69fa      	ldr	r2, [r7, #28]
200018cc:	601a      	str	r2, [r3, #0]
		t_arg->lasttarg = NULL;
200018ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018d0:	f04f 0200 	mov.w	r2, #0
200018d4:	605a      	str	r2, [r3, #4]
		disp_write_target(t_arg);
200018d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
200018d8:	f000 f924 	bl	20001b24 <disp_write_target>
200018dc:	e000      	b.n	200018e0 <disp_update+0x25c>
	t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ->x != lasttarg->x || targ->y != lasttarg->y){
			t_arg->targ = targ;
			t_arg->lasttarg = lasttarg;
			disp_write_target(t_arg);
200018de:	bf00      	nop
	//list, and therefore this function may go out of scope before the LCD
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
200018e0:	f04f 0305 	mov.w	r3, #5
200018e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if(dist != lastdist){ //Add to timer queue
200018e8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
200018ec:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
200018f0:	429a      	cmp	r2, r3
200018f2:	d046      	beq.n	20001982 <disp_update+0x2fe>
		DBG("adding distance update to fire in %u ms", upd_dur);
200018f4:	f64b 5048 	movw	r0, #48456	; 0xbd48
200018f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018fc:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001900:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001904:	f003 fa82 	bl	20004e0c <printf>
20001908:	f64b 5074 	movw	r0, #48500	; 0xbd74
2000190c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001910:	f64b 7150 	movw	r1, #48976	; 0xbf50
20001914:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001918:	f003 fa78 	bl	20004e0c <printf>
2000191c:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001920:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001924:	f04f 0171 	mov.w	r1, #113	; 0x71
20001928:	f003 fa70 	bl	20004e0c <printf>
2000192c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001930:	f64b 50e0 	movw	r0, #48608	; 0xbde0
20001934:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001938:	4619      	mov	r1, r3
2000193a:	f003 fa67 	bl	20004e0c <printf>
2000193e:	f04f 000a 	mov.w	r0, #10
20001942:	f003 fa95 	bl	20004e70 <putchar>
		d_arg = malloc(sizeof(upd_dist_arg_t));
20001946:	f04f 0001 	mov.w	r0, #1
2000194a:	f002 fe4f 	bl	200045ec <malloc>
2000194e:	4603      	mov	r3, r0
20001950:	633b      	str	r3, [r7, #48]	; 0x30
		d_arg->dist = dist;
20001952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20001954:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
20001958:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_dist, d_arg, to_ticks(upd_dur));
2000195a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
2000195e:	4618      	mov	r0, r3
20001960:	f000 fba6 	bl	200020b0 <to_ticks>
20001964:	4603      	mov	r3, r0
20001966:	f641 40f1 	movw	r0, #7409	; 0x1cf1
2000196a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000196e:	6b39      	ldr	r1, [r7, #48]	; 0x30
20001970:	461a      	mov	r2, r3
20001972:	f000 fb7b 	bl	2000206c <add_timer_single>
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
20001976:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
2000197a:	f103 0305 	add.w	r3, r3, #5
2000197e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	if(shots != lastshots){
20001982:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
20001986:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
2000198a:	429a      	cmp	r2, r3
2000198c:	d046      	beq.n	20001a1c <disp_update+0x398>
		DBG("adding shots update to fire in %u ms", upd_dur);
2000198e:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001992:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001996:	f64b 5158 	movw	r1, #48472	; 0xbd58
2000199a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000199e:	f003 fa35 	bl	20004e0c <printf>
200019a2:	f64b 5074 	movw	r0, #48500	; 0xbd74
200019a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019aa:	f64b 7150 	movw	r1, #48976	; 0xbf50
200019ae:	f2c2 0100 	movt	r1, #8192	; 0x2000
200019b2:	f003 fa2b 	bl	20004e0c <printf>
200019b6:	f64b 5078 	movw	r0, #48504	; 0xbd78
200019ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019be:	f04f 0179 	mov.w	r1, #121	; 0x79
200019c2:	f003 fa23 	bl	20004e0c <printf>
200019c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019ca:	f64b 6008 	movw	r0, #48648	; 0xbe08
200019ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019d2:	4619      	mov	r1, r3
200019d4:	f003 fa1a 	bl	20004e0c <printf>
200019d8:	f04f 000a 	mov.w	r0, #10
200019dc:	f003 fa48 	bl	20004e70 <putchar>
		s_arg = malloc(sizeof(upd_shots_arg_t));
200019e0:	f04f 0001 	mov.w	r0, #1
200019e4:	f002 fe02 	bl	200045ec <malloc>
200019e8:	4603      	mov	r3, r0
200019ea:	637b      	str	r3, [r7, #52]	; 0x34
		s_arg->shots = shots;
200019ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
200019ee:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200019f2:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_shots, s_arg, to_ticks(upd_dur));
200019f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019f8:	4618      	mov	r0, r3
200019fa:	f000 fb59 	bl	200020b0 <to_ticks>
200019fe:	4603      	mov	r3, r0
20001a00:	f641 4055 	movw	r0, #7253	; 0x1c55
20001a04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a08:	6b79      	ldr	r1, [r7, #52]	; 0x34
20001a0a:	461a      	mov	r2, r3
20001a0c:	f000 fb2e 	bl	2000206c <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
20001a10:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001a14:	f103 0305 	add.w	r3, r3, #5
20001a18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	if(mode != lastmode){
20001a1c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20001a20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
20001a24:	429a      	cmp	r2, r3
20001a26:	d046      	beq.n	20001ab6 <disp_update+0x432>
		DBG("adding mode update to fire in %u ms", upd_dur);
20001a28:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001a2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a30:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001a34:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a38:	f003 f9e8 	bl	20004e0c <printf>
20001a3c:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001a40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a44:	f64b 7150 	movw	r1, #48976	; 0xbf50
20001a48:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a4c:	f003 f9de 	bl	20004e0c <printf>
20001a50:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001a54:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a58:	f04f 0181 	mov.w	r1, #129	; 0x81
20001a5c:	f003 f9d6 	bl	20004e0c <printf>
20001a60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001a64:	f64b 6030 	movw	r0, #48688	; 0xbe30
20001a68:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a6c:	4619      	mov	r1, r3
20001a6e:	f003 f9cd 	bl	20004e0c <printf>
20001a72:	f04f 000a 	mov.w	r0, #10
20001a76:	f003 f9fb 	bl	20004e70 <putchar>
		m_arg = malloc(sizeof(upd_mode_arg_t));
20001a7a:	f04f 0001 	mov.w	r0, #1
20001a7e:	f002 fdb5 	bl	200045ec <malloc>
20001a82:	4603      	mov	r3, r0
20001a84:	63bb      	str	r3, [r7, #56]	; 0x38
		m_arg->mode = mode;
20001a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20001a88:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20001a8c:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_mode, m_arg, to_ticks(upd_dur));
20001a8e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001a92:	4618      	mov	r0, r3
20001a94:	f000 fb0c 	bl	200020b0 <to_ticks>
20001a98:	4603      	mov	r3, r0
20001a9a:	f641 508d 	movw	r0, #7565	; 0x1d8d
20001a9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aa2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
20001aa4:	461a      	mov	r2, r3
20001aa6:	f000 fae1 	bl	2000206c <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
20001aaa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001aae:	f103 0305 	add.w	r3, r3, #5
20001ab2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
20001ab6:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001abe:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001ac2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ac6:	f003 f9a1 	bl	20004e0c <printf>
20001aca:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001ace:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ad2:	f64b 7150 	movw	r1, #48976	; 0xbf50
20001ad6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ada:	f003 f997 	bl	20004e0c <printf>
20001ade:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001ae2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ae6:	f04f 0188 	mov.w	r1, #136	; 0x88
20001aea:	f003 f98f 	bl	20004e0c <printf>
20001aee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001af2:	f64b 6054 	movw	r0, #48724	; 0xbe54
20001af6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001afa:	4619      	mov	r1, r3
20001afc:	f003 f986 	bl	20004e0c <printf>
20001b00:	f04f 000a 	mov.w	r0, #10
20001b04:	f003 f9b4 	bl	20004e70 <putchar>
	add_timer_single((handler_t)disp_upd_finish, u_arg, upd_dur);
20001b08:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001b0c:	f641 6035 	movw	r0, #7733	; 0x1e35
20001b10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b14:	6939      	ldr	r1, [r7, #16]
20001b16:	461a      	mov	r2, r3
20001b18:	f000 faa8 	bl	2000206c <add_timer_single>
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001b1c:	f107 0740 	add.w	r7, r7, #64	; 0x40
20001b20:	46bd      	mov	sp, r7
20001b22:	bd80      	pop	{r7, pc}

20001b24 <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
20001b24:	b580      	push	{r7, lr}
20001b26:	b088      	sub	sp, #32
20001b28:	af00      	add	r7, sp, #0
20001b2a:	6078      	str	r0, [r7, #4]
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
20001b2c:	687b      	ldr	r3, [r7, #4]
20001b2e:	613b      	str	r3, [r7, #16]

	circle_t* targ = t->targ;
20001b30:	693b      	ldr	r3, [r7, #16]
20001b32:	681b      	ldr	r3, [r3, #0]
20001b34:	617b      	str	r3, [r7, #20]
	circle_t* lasttarg = t->lasttarg;
20001b36:	693b      	ldr	r3, [r7, #16]
20001b38:	685b      	ldr	r3, [r3, #4]
20001b3a:	61bb      	str	r3, [r7, #24]
	uint8_t tx = targ->x;
20001b3c:	697b      	ldr	r3, [r7, #20]
20001b3e:	781b      	ldrb	r3, [r3, #0]
20001b40:	773b      	strb	r3, [r7, #28]
	uint8_t ty = targ->y;
20001b42:	697b      	ldr	r3, [r7, #20]
20001b44:	785b      	ldrb	r3, [r3, #1]
20001b46:	777b      	strb	r3, [r7, #29]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
20001b48:	7f3b      	ldrb	r3, [r7, #28]
20001b4a:	f107 020c 	add.w	r2, r7, #12
20001b4e:	4610      	mov	r0, r2
20001b50:	f64b 6174 	movw	r1, #48756	; 0xbe74
20001b54:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b58:	461a      	mov	r2, r3
20001b5a:	f003 fa07 	bl	20004f6c <sprintf>
	sprintf(vert, "%03d", ty);
20001b5e:	7f7b      	ldrb	r3, [r7, #29]
20001b60:	f107 0208 	add.w	r2, r7, #8
20001b64:	4610      	mov	r0, r2
20001b66:	f64b 6174 	movw	r1, #48756	; 0xbe74
20001b6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b6e:	461a      	mov	r2, r3
20001b70:	f003 f9fc 	bl	20004f6c <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
20001b74:	69bb      	ldr	r3, [r7, #24]
20001b76:	2b00      	cmp	r3, #0
20001b78:	d015      	beq.n	20001ba6 <disp_write_target+0x82>
		lx = lasttarg->x;
20001b7a:	69bb      	ldr	r3, [r7, #24]
20001b7c:	781b      	ldrb	r3, [r3, #0]
20001b7e:	77bb      	strb	r3, [r7, #30]
		ly = lasttarg->y;
20001b80:	69bb      	ldr	r3, [r7, #24]
20001b82:	785b      	ldrb	r3, [r3, #1]
20001b84:	77fb      	strb	r3, [r7, #31]
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
20001b86:	7fbb      	ldrb	r3, [r7, #30]
20001b88:	f103 0349 	add.w	r3, r3, #73	; 0x49
20001b8c:	b2da      	uxtb	r2, r3
20001b8e:	7ffb      	ldrb	r3, [r7, #31]
20001b90:	f103 0329 	add.w	r3, r3, #41	; 0x29
20001b94:	b2db      	uxtb	r3, r3
20001b96:	4610      	mov	r0, r2
20001b98:	4619      	mov	r1, r3
20001b9a:	f04f 0203 	mov.w	r2, #3
20001b9e:	f04f 0300 	mov.w	r3, #0
20001ba2:	f7ff f9bf 	bl	20000f24 <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
20001ba6:	f04f 0060 	mov.w	r0, #96	; 0x60
20001baa:	f04f 011f 	mov.w	r1, #31
20001bae:	f7ff f8a9 	bl	20000d04 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
20001bb2:	f107 030c 	add.w	r3, r7, #12
20001bb6:	4618      	mov	r0, r3
20001bb8:	f7ff f80e 	bl	20000bd8 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
20001bbc:	f04f 0088 	mov.w	r0, #136	; 0x88
20001bc0:	f04f 011f 	mov.w	r1, #31
20001bc4:	f7ff f89e 	bl	20000d04 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
20001bc8:	f107 0308 	add.w	r3, r7, #8
20001bcc:	4618      	mov	r0, r3
20001bce:	f7ff f803 	bl	20000bd8 <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001bd2:	7f3b      	ldrb	r3, [r7, #28]
20001bd4:	f103 0349 	add.w	r3, r3, #73	; 0x49
20001bd8:	b2da      	uxtb	r2, r3
20001bda:	7f7b      	ldrb	r3, [r7, #29]
20001bdc:	f103 0329 	add.w	r3, r3, #41	; 0x29
20001be0:	b2db      	uxtb	r3, r3
20001be2:	4610      	mov	r0, r2
20001be4:	4619      	mov	r1, r3
20001be6:	f04f 0203 	mov.w	r2, #3
20001bea:	f04f 0301 	mov.w	r3, #1
20001bee:	f7ff f999 	bl	20000f24 <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);
20001bf2:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001bf6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bfa:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001bfe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c02:	f003 f903 	bl	20004e0c <printf>
20001c06:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001c0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c0e:	f64b 713c 	movw	r1, #48956	; 0xbf3c
20001c12:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c16:	f003 f8f9 	bl	20004e0c <printf>
20001c1a:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001c1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c22:	f04f 01b6 	mov.w	r1, #182	; 0xb6
20001c26:	f003 f8f1 	bl	20004e0c <printf>
20001c2a:	7f3a      	ldrb	r2, [r7, #28]
20001c2c:	7f7b      	ldrb	r3, [r7, #29]
20001c2e:	f64b 607c 	movw	r0, #48764	; 0xbe7c
20001c32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c36:	4611      	mov	r1, r2
20001c38:	461a      	mov	r2, r3
20001c3a:	f003 f8e7 	bl	20004e0c <printf>
20001c3e:	f04f 000a 	mov.w	r0, #10
20001c42:	f003 f915 	bl	20004e70 <putchar>
	//Argument is assumed to have been malloc'd
	free(t);
20001c46:	6938      	ldr	r0, [r7, #16]
20001c48:	f002 fcc8 	bl	200045dc <free>
	//free(targ);
	//free(lasttarg);
}
20001c4c:	f107 0720 	add.w	r7, r7, #32
20001c50:	46bd      	mov	sp, r7
20001c52:	bd80      	pop	{r7, pc}

20001c54 <disp_write_shots>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
20001c54:	b580      	push	{r7, lr}
20001c56:	b086      	sub	sp, #24
20001c58:	af00      	add	r7, sp, #0
20001c5a:	6078      	str	r0, [r7, #4]
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
20001c5c:	687b      	ldr	r3, [r7, #4]
20001c5e:	613b      	str	r3, [r7, #16]

	uint8_t shots = s->shots;
20001c60:	693b      	ldr	r3, [r7, #16]
20001c62:	781b      	ldrb	r3, [r3, #0]
20001c64:	75fb      	strb	r3, [r7, #23]
	char num[3];
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	LCD_setPos(SHOTS_LEFT_POS_X + SHOTS_STR_SZ * CHAR_WIDTH, SHOTS_LEFT_POS_Y);
20001c66:	f04f 002d 	mov.w	r0, #45	; 0x2d
20001c6a:	f04f 016e 	mov.w	r1, #110	; 0x6e
20001c6e:	f7ff f849 	bl	20000d04 <LCD_setPos>
	sprintf(num, "%02d", shots);
20001c72:	7dfb      	ldrb	r3, [r7, #23]
20001c74:	f107 020c 	add.w	r2, r7, #12
20001c78:	4610      	mov	r0, r2
20001c7a:	f64b 6194 	movw	r1, #48788	; 0xbe94
20001c7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c82:	461a      	mov	r2, r3
20001c84:	f003 f972 	bl	20004f6c <sprintf>
	LCD_printStr(num);
20001c88:	f107 030c 	add.w	r3, r7, #12
20001c8c:	4618      	mov	r0, r3
20001c8e:	f7fe ffa3 	bl	20000bd8 <LCD_printStr>

	DBG("writing shots %u", shots);
20001c92:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001c96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c9a:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001c9e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ca2:	f003 f8b3 	bl	20004e0c <printf>
20001ca6:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001caa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cae:	f64b 7128 	movw	r1, #48936	; 0xbf28
20001cb2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cb6:	f003 f8a9 	bl	20004e0c <printf>
20001cba:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001cbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cc2:	f04f 01ca 	mov.w	r1, #202	; 0xca
20001cc6:	f003 f8a1 	bl	20004e0c <printf>
20001cca:	7dfb      	ldrb	r3, [r7, #23]
20001ccc:	f64b 609c 	movw	r0, #48796	; 0xbe9c
20001cd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cd4:	4619      	mov	r1, r3
20001cd6:	f003 f899 	bl	20004e0c <printf>
20001cda:	f04f 000a 	mov.w	r0, #10
20001cde:	f003 f8c7 	bl	20004e70 <putchar>

	//Argument is assumed to have been malloc'd
	free(s);
20001ce2:	6938      	ldr	r0, [r7, #16]
20001ce4:	f002 fc7a 	bl	200045dc <free>
}
20001ce8:	f107 0718 	add.w	r7, r7, #24
20001cec:	46bd      	mov	sp, r7
20001cee:	bd80      	pop	{r7, pc}

20001cf0 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
20001cf0:	b580      	push	{r7, lr}
20001cf2:	b086      	sub	sp, #24
20001cf4:	af00      	add	r7, sp, #0
20001cf6:	6078      	str	r0, [r7, #4]
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;
20001cf8:	687b      	ldr	r3, [r7, #4]
20001cfa:	613b      	str	r3, [r7, #16]

	uint8_t distance = d->dist;
20001cfc:	693b      	ldr	r3, [r7, #16]
20001cfe:	781b      	ldrb	r3, [r3, #0]
20001d00:	75fb      	strb	r3, [r7, #23]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001d02:	f04f 0003 	mov.w	r0, #3
20001d06:	f04f 0132 	mov.w	r1, #50	; 0x32
20001d0a:	f7fe fffb 	bl	20000d04 <LCD_setPos>
	sprintf(num, "%03d", distance);
20001d0e:	7dfb      	ldrb	r3, [r7, #23]
20001d10:	f107 020c 	add.w	r2, r7, #12
20001d14:	4610      	mov	r0, r2
20001d16:	f64b 6174 	movw	r1, #48756	; 0xbe74
20001d1a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d1e:	461a      	mov	r2, r3
20001d20:	f003 f924 	bl	20004f6c <sprintf>
	LCD_printStr(num);
20001d24:	f107 030c 	add.w	r3, r7, #12
20001d28:	4618      	mov	r0, r3
20001d2a:	f7fe ff55 	bl	20000bd8 <LCD_printStr>
	DBG("writing distance %u", distance);
20001d2e:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001d32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d36:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001d3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d3e:	f003 f865 	bl	20004e0c <printf>
20001d42:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001d46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d4a:	f64b 7118 	movw	r1, #48920	; 0xbf18
20001d4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d52:	f003 f85b 	bl	20004e0c <printf>
20001d56:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001d5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d5e:	f04f 01de 	mov.w	r1, #222	; 0xde
20001d62:	f003 f853 	bl	20004e0c <printf>
20001d66:	7dfb      	ldrb	r3, [r7, #23]
20001d68:	f64b 60b0 	movw	r0, #48816	; 0xbeb0
20001d6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d70:	4619      	mov	r1, r3
20001d72:	f003 f84b 	bl	20004e0c <printf>
20001d76:	f04f 000a 	mov.w	r0, #10
20001d7a:	f003 f879 	bl	20004e70 <putchar>
	//Argument is assumed to have been malloc'd
	free(d);
20001d7e:	6938      	ldr	r0, [r7, #16]
20001d80:	f002 fc2c 	bl	200045dc <free>
}
20001d84:	f107 0718 	add.w	r7, r7, #24
20001d88:	46bd      	mov	sp, r7
20001d8a:	bd80      	pop	{r7, pc}

20001d8c <disp_write_mode>:

void disp_write_mode(void *m_v){
20001d8c:	b580      	push	{r7, lr}
20001d8e:	b084      	sub	sp, #16
20001d90:	af00      	add	r7, sp, #0
20001d92:	6078      	str	r0, [r7, #4]
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;
20001d94:	687b      	ldr	r3, [r7, #4]
20001d96:	60bb      	str	r3, [r7, #8]

	//redundant, for clarity
	uint8_t mode = m->mode;
20001d98:	68bb      	ldr	r3, [r7, #8]
20001d9a:	781b      	ldrb	r3, [r3, #0]
20001d9c:	73fb      	strb	r3, [r7, #15]
	if(mode == AUTO_MODE){
20001d9e:	7bfb      	ldrb	r3, [r7, #15]
20001da0:	2b01      	cmp	r3, #1
20001da2:	d10c      	bne.n	20001dbe <disp_write_mode+0x32>
		//New mode is auto, erase manual
		//LCD_eraseBlock(MODE_POS_X, MODE_POS_Y, MODE_POS_X + MANUAL_STR_SZ * CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_setPos(MODE_POS_X +(MODE_STR_SZ-1)*CHAR_WIDTH, MODE_POS_Y);
20001da4:	f04f 0021 	mov.w	r0, #33	; 0x21
20001da8:	f04f 0150 	mov.w	r1, #80	; 0x50
20001dac:	f7fe ffaa 	bl	20000d04 <LCD_setPos>
		LCD_printStr(AUTO_STR);
20001db0:	f64b 60c4 	movw	r0, #48836	; 0xbec4
20001db4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001db8:	f7fe ff0e 	bl	20000bd8 <LCD_printStr>
20001dbc:	e00b      	b.n	20001dd6 <disp_write_mode+0x4a>
	} else {
		//New mode is manual, erase auto
		//LCD_eraseBlock(MODE_POS_X, MODE_POS_Y, MODE_POS_X + AUTO_STR_SZ * CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_setPos(MODE_POS_X +(MODE_STR_SZ-1)*CHAR_WIDTH, MODE_POS_Y);
20001dbe:	f04f 0021 	mov.w	r0, #33	; 0x21
20001dc2:	f04f 0150 	mov.w	r1, #80	; 0x50
20001dc6:	f7fe ff9d 	bl	20000d04 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
20001dca:	f64b 60cc 	movw	r0, #48844	; 0xbecc
20001dce:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001dd2:	f7fe ff01 	bl	20000bd8 <LCD_printStr>
	}
	DBG("writing mode %u", mode);
20001dd6:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001dda:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001dde:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001de2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001de6:	f003 f811 	bl	20004e0c <printf>
20001dea:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001dee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001df2:	f64b 7108 	movw	r1, #48904	; 0xbf08
20001df6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001dfa:	f003 f807 	bl	20004e0c <printf>
20001dfe:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001e02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e06:	f04f 01f3 	mov.w	r1, #243	; 0xf3
20001e0a:	f002 ffff 	bl	20004e0c <printf>
20001e0e:	7bfb      	ldrb	r3, [r7, #15]
20001e10:	f64b 60d4 	movw	r0, #48852	; 0xbed4
20001e14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e18:	4619      	mov	r1, r3
20001e1a:	f002 fff7 	bl	20004e0c <printf>
20001e1e:	f04f 000a 	mov.w	r0, #10
20001e22:	f003 f825 	bl	20004e70 <putchar>
	//Argument is assumed to have been malloc'd
	free(m);
20001e26:	68b8      	ldr	r0, [r7, #8]
20001e28:	f002 fbd8 	bl	200045dc <free>
}
20001e2c:	f107 0710 	add.w	r7, r7, #16
20001e30:	46bd      	mov	sp, r7
20001e32:	bd80      	pop	{r7, pc}

20001e34 <disp_upd_finish>:

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
20001e34:	b580      	push	{r7, lr}
20001e36:	b082      	sub	sp, #8
20001e38:	af00      	add	r7, sp, #0
20001e3a:	6078      	str	r0, [r7, #4]
	updating = 0;
20001e3c:	f64c 03c1 	movw	r3, #51393	; 0xc8c1
20001e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e44:	f04f 0200 	mov.w	r2, #0
20001e48:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
20001e4a:	f64b 5048 	movw	r0, #48456	; 0xbd48
20001e4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e52:	f64b 5158 	movw	r1, #48472	; 0xbd58
20001e56:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001e5a:	f002 ffd7 	bl	20004e0c <printf>
20001e5e:	f64b 5074 	movw	r0, #48500	; 0xbd74
20001e62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e66:	f64b 61f8 	movw	r1, #48888	; 0xbef8
20001e6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001e6e:	f002 ffcd 	bl	20004e0c <printf>
20001e72:	f64b 5078 	movw	r0, #48504	; 0xbd78
20001e76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e7a:	f04f 01fc 	mov.w	r1, #252	; 0xfc
20001e7e:	f002 ffc5 	bl	20004e0c <printf>
20001e82:	f64b 60e4 	movw	r0, #48868	; 0xbee4
20001e86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e8a:	f002 ffbf 	bl	20004e0c <printf>
20001e8e:	f04f 000a 	mov.w	r0, #10
20001e92:	f002 ffed 	bl	20004e70 <putchar>
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;
	//free(u_arg->lcd_state);
	//free(u_arg->last_state);
	free(u_arg_v);
20001e96:	6878      	ldr	r0, [r7, #4]
20001e98:	f002 fba0 	bl	200045dc <free>
}
20001e9c:	f107 0708 	add.w	r7, r7, #8
20001ea0:	46bd      	mov	sp, r7
20001ea2:	bd80      	pop	{r7, pc}

20001ea4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20001ea4:	b480      	push	{r7}
20001ea6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001ea8:	f240 0300 	movw	r3, #0
20001eac:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001eb0:	f04f 0201 	mov.w	r2, #1
20001eb4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001eb8:	46bd      	mov	sp, r7
20001eba:	bc80      	pop	{r7}
20001ebc:	4770      	bx	lr
20001ebe:	bf00      	nop

20001ec0 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001ec0:	b480      	push	{r7}
20001ec2:	b083      	sub	sp, #12
20001ec4:	af00      	add	r7, sp, #0
20001ec6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20001ec8:	f245 0300 	movw	r3, #20480	; 0x5000
20001ecc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001ed0:	687a      	ldr	r2, [r7, #4]
20001ed2:	605a      	str	r2, [r3, #4]
}
20001ed4:	f107 070c 	add.w	r7, r7, #12
20001ed8:	46bd      	mov	sp, r7
20001eda:	bc80      	pop	{r7}
20001edc:	4770      	bx	lr
20001ede:	bf00      	nop

20001ee0 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001ee0:	b480      	push	{r7}
20001ee2:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20001ee4:	f245 0300 	movw	r3, #20480	; 0x5000
20001ee8:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001eec:	f04f 0201 	mov.w	r2, #1
20001ef0:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20001ef2:	f3bf 8f4f 	dsb	sy
}
20001ef6:	46bd      	mov	sp, r7
20001ef8:	bc80      	pop	{r7}
20001efa:	4770      	bx	lr

20001efc <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001efc:	b580      	push	{r7, lr}
20001efe:	b082      	sub	sp, #8
20001f00:	af00      	add	r7, sp, #0

    struct Handler* handlers = update_timers();
20001f02:	f000 f8ed 	bl	200020e0 <update_timers>
20001f06:	4603      	mov	r3, r0
20001f08:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
20001f0a:	f7ff ffe9 	bl	20001ee0 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
20001f0e:	f64c 0370 	movw	r3, #51312	; 0xc870
20001f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f16:	681b      	ldr	r3, [r3, #0]
20001f18:	2b00      	cmp	r3, #0
20001f1a:	d019      	beq.n	20001f50 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
20001f1c:	f64c 0370 	movw	r3, #51312	; 0xc870
20001f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f24:	681b      	ldr	r3, [r3, #0]
20001f26:	685b      	ldr	r3, [r3, #4]
20001f28:	4618      	mov	r0, r3
20001f2a:	f7ff ffc9 	bl	20001ec0 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
20001f2e:	f7ff ffb9 	bl	20001ea4 <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
20001f32:	e00d      	b.n	20001f50 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
20001f34:	683b      	ldr	r3, [r7, #0]
20001f36:	681b      	ldr	r3, [r3, #0]
20001f38:	683a      	ldr	r2, [r7, #0]
20001f3a:	6892      	ldr	r2, [r2, #8]
20001f3c:	4610      	mov	r0, r2
20001f3e:	4798      	blx	r3

        struct Handler* tmp = handlers;
20001f40:	683b      	ldr	r3, [r7, #0]
20001f42:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
20001f44:	683b      	ldr	r3, [r7, #0]
20001f46:	685b      	ldr	r3, [r3, #4]
20001f48:	603b      	str	r3, [r7, #0]

        free(tmp);
20001f4a:	6878      	ldr	r0, [r7, #4]
20001f4c:	f002 fb46 	bl	200045dc <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20001f50:	683b      	ldr	r3, [r7, #0]
20001f52:	2b00      	cmp	r3, #0
20001f54:	d1ee      	bne.n	20001f34 <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
20001f56:	f107 0708 	add.w	r7, r7, #8
20001f5a:	46bd      	mov	sp, r7
20001f5c:	bd80      	pop	{r7, pc}
20001f5e:	bf00      	nop

20001f60 <insert_timer>:
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001f60:	b480      	push	{r7}
20001f62:	b085      	sub	sp, #20
20001f64:	af00      	add	r7, sp, #0
20001f66:	6078      	str	r0, [r7, #4]

    // insert empty case
    if (root == NULL) {
20001f68:	f64c 0370 	movw	r3, #51312	; 0xc870
20001f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f70:	681b      	ldr	r3, [r3, #0]
20001f72:	2b00      	cmp	r3, #0
20001f74:	d106      	bne.n	20001f84 <insert_timer+0x24>
        root = newtimer;
20001f76:	f64c 0370 	movw	r3, #51312	; 0xc870
20001f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f7e:	687a      	ldr	r2, [r7, #4]
20001f80:	601a      	str	r2, [r3, #0]
        return;
20001f82:	e033      	b.n	20001fec <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001f84:	687b      	ldr	r3, [r7, #4]
20001f86:	685a      	ldr	r2, [r3, #4]
20001f88:	f64c 0370 	movw	r3, #51312	; 0xc870
20001f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f90:	681b      	ldr	r3, [r3, #0]
20001f92:	685b      	ldr	r3, [r3, #4]
20001f94:	429a      	cmp	r2, r3
20001f96:	d20d      	bcs.n	20001fb4 <insert_timer+0x54>
        newtimer->next = root;
20001f98:	f64c 0370 	movw	r3, #51312	; 0xc870
20001f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa0:	681a      	ldr	r2, [r3, #0]
20001fa2:	687b      	ldr	r3, [r7, #4]
20001fa4:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001fa6:	f64c 0370 	movw	r3, #51312	; 0xc870
20001faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fae:	687a      	ldr	r2, [r7, #4]
20001fb0:	601a      	str	r2, [r3, #0]
        return;
20001fb2:	e01b      	b.n	20001fec <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001fb4:	f64c 0370 	movw	r3, #51312	; 0xc870
20001fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fbc:	681b      	ldr	r3, [r3, #0]
20001fbe:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001fc0:	e002      	b.n	20001fc8 <insert_timer+0x68>
        pos = pos->next;
20001fc2:	68fb      	ldr	r3, [r7, #12]
20001fc4:	691b      	ldr	r3, [r3, #16]
20001fc6:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001fc8:	68fb      	ldr	r3, [r7, #12]
20001fca:	691b      	ldr	r3, [r3, #16]
20001fcc:	2b00      	cmp	r3, #0
20001fce:	d006      	beq.n	20001fde <insert_timer+0x7e>
20001fd0:	68fb      	ldr	r3, [r7, #12]
20001fd2:	691b      	ldr	r3, [r3, #16]
20001fd4:	685a      	ldr	r2, [r3, #4]
20001fd6:	687b      	ldr	r3, [r7, #4]
20001fd8:	685b      	ldr	r3, [r3, #4]
20001fda:	429a      	cmp	r2, r3
20001fdc:	d3f1      	bcc.n	20001fc2 <insert_timer+0x62>
        pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
20001fde:	68fb      	ldr	r3, [r7, #12]
20001fe0:	691a      	ldr	r2, [r3, #16]
20001fe2:	687b      	ldr	r3, [r7, #4]
20001fe4:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
20001fe6:	68fb      	ldr	r3, [r7, #12]
20001fe8:	687a      	ldr	r2, [r7, #4]
20001fea:	611a      	str	r2, [r3, #16]
}
20001fec:	f107 0714 	add.w	r7, r7, #20
20001ff0:	46bd      	mov	sp, r7
20001ff2:	bc80      	pop	{r7}
20001ff4:	4770      	bx	lr
20001ff6:	bf00      	nop

20001ff8 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001ff8:	b580      	push	{r7, lr}
20001ffa:	b086      	sub	sp, #24
20001ffc:	af00      	add	r7, sp, #0
20001ffe:	60f8      	str	r0, [r7, #12]
20002000:	60b9      	str	r1, [r7, #8]
20002002:	607a      	str	r2, [r7, #4]
20002004:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20002006:	f04f 0018 	mov.w	r0, #24
2000200a:	f002 faef 	bl	200045ec <malloc>
2000200e:	4603      	mov	r3, r0
20002010:	617b      	str	r3, [r7, #20]

    newtimer->handler = handler;
20002012:	697b      	ldr	r3, [r7, #20]
20002014:	68fa      	ldr	r2, [r7, #12]
20002016:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
20002018:	697b      	ldr	r3, [r7, #20]
2000201a:	687a      	ldr	r2, [r7, #4]
2000201c:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
2000201e:	697b      	ldr	r3, [r7, #20]
20002020:	687a      	ldr	r2, [r7, #4]
20002022:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
20002024:	697b      	ldr	r3, [r7, #20]
20002026:	683a      	ldr	r2, [r7, #0]
20002028:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
2000202a:	697b      	ldr	r3, [r7, #20]
2000202c:	f04f 0200 	mov.w	r2, #0
20002030:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
20002032:	697b      	ldr	r3, [r7, #20]
20002034:	68ba      	ldr	r2, [r7, #8]
20002036:	615a      	str	r2, [r3, #20]
    insert_timer(newtimer);
20002038:	6978      	ldr	r0, [r7, #20]
2000203a:	f7ff ff91 	bl	20001f60 <insert_timer>
}
2000203e:	f107 0718 	add.w	r7, r7, #24
20002042:	46bd      	mov	sp, r7
20002044:	bd80      	pop	{r7, pc}
20002046:	bf00      	nop

20002048 <add_timer_periodic>:

// add a continuous (periodic) timer to linked list.
void add_timer_periodic(handler_t handler, void *arg, uint32_t period) {
20002048:	b580      	push	{r7, lr}
2000204a:	b084      	sub	sp, #16
2000204c:	af00      	add	r7, sp, #0
2000204e:	60f8      	str	r0, [r7, #12]
20002050:	60b9      	str	r1, [r7, #8]
20002052:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, PERIODIC);
20002054:	68f8      	ldr	r0, [r7, #12]
20002056:	68b9      	ldr	r1, [r7, #8]
20002058:	687a      	ldr	r2, [r7, #4]
2000205a:	f04f 0300 	mov.w	r3, #0
2000205e:	f7ff ffcb 	bl	20001ff8 <add_timer>
}
20002062:	f107 0710 	add.w	r7, r7, #16
20002066:	46bd      	mov	sp, r7
20002068:	bd80      	pop	{r7, pc}
2000206a:	bf00      	nop

2000206c <add_timer_single>:

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
2000206c:	b580      	push	{r7, lr}
2000206e:	b084      	sub	sp, #16
20002070:	af00      	add	r7, sp, #0
20002072:	60f8      	str	r0, [r7, #12]
20002074:	60b9      	str	r1, [r7, #8]
20002076:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20002078:	68f8      	ldr	r0, [r7, #12]
2000207a:	68b9      	ldr	r1, [r7, #8]
2000207c:	687a      	ldr	r2, [r7, #4]
2000207e:	f04f 0301 	mov.w	r3, #1
20002082:	f7ff ffb9 	bl	20001ff8 <add_timer>
}
20002086:	f107 0710 	add.w	r7, r7, #16
2000208a:	46bd      	mov	sp, r7
2000208c:	bd80      	pop	{r7, pc}
2000208e:	bf00      	nop

20002090 <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
20002090:	b480      	push	{r7}
20002092:	b083      	sub	sp, #12
20002094:	af00      	add	r7, sp, #0
20002096:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20002098:	f64c 0374 	movw	r3, #51316	; 0xc874
2000209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a0:	687a      	ldr	r2, [r7, #4]
200020a2:	601a      	str	r2, [r3, #0]
}
200020a4:	f107 070c 	add.w	r7, r7, #12
200020a8:	46bd      	mov	sp, r7
200020aa:	bc80      	pop	{r7}
200020ac:	4770      	bx	lr
200020ae:	bf00      	nop

200020b0 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
200020b0:	b480      	push	{r7}
200020b2:	b085      	sub	sp, #20
200020b4:	af00      	add	r7, sp, #0
200020b6:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
200020b8:	f64c 0374 	movw	r3, #51316	; 0xc874
200020bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020c0:	681a      	ldr	r2, [r3, #0]
200020c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
200020c6:	687b      	ldr	r3, [r7, #4]
200020c8:	fbb1 f3f3 	udiv	r3, r1, r3
200020cc:	fbb2 f3f3 	udiv	r3, r2, r3
200020d0:	60fb      	str	r3, [r7, #12]
	return ticks;
200020d2:	68fb      	ldr	r3, [r7, #12]
}
200020d4:	4618      	mov	r0, r3
200020d6:	f107 0714 	add.w	r7, r7, #20
200020da:	46bd      	mov	sp, r7
200020dc:	bc80      	pop	{r7}
200020de:	4770      	bx	lr

200020e0 <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
200020e0:	b580      	push	{r7, lr}
200020e2:	b086      	sub	sp, #24
200020e4:	af00      	add	r7, sp, #0

    // first, update all the time_left fields
    struct Timer* node = root;
200020e6:	f64c 0370 	movw	r3, #51312	; 0xc870
200020ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ee:	681b      	ldr	r3, [r3, #0]
200020f0:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
200020f2:	f64c 0370 	movw	r3, #51312	; 0xc870
200020f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020fa:	681b      	ldr	r3, [r3, #0]
200020fc:	685b      	ldr	r3, [r3, #4]
200020fe:	607b      	str	r3, [r7, #4]

    while (node) {
20002100:	e009      	b.n	20002116 <update_timers+0x36>
        node->time_left -= elapsed;
20002102:	683b      	ldr	r3, [r7, #0]
20002104:	685a      	ldr	r2, [r3, #4]
20002106:	687b      	ldr	r3, [r7, #4]
20002108:	ebc3 0202 	rsb	r2, r3, r2
2000210c:	683b      	ldr	r3, [r7, #0]
2000210e:	605a      	str	r2, [r3, #4]
        node = node->next;
20002110:	683b      	ldr	r3, [r7, #0]
20002112:	691b      	ldr	r3, [r3, #16]
20002114:	603b      	str	r3, [r7, #0]

    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
20002116:	683b      	ldr	r3, [r7, #0]
20002118:	2b00      	cmp	r3, #0
2000211a:	d1f2      	bne.n	20002102 <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
2000211c:	f04f 0300 	mov.w	r3, #0
20002120:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
20002122:	f04f 0300 	mov.w	r3, #0
20002126:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20002128:	e042      	b.n	200021b0 <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
2000212a:	f04f 000c 	mov.w	r0, #12
2000212e:	f002 fa5d 	bl	200045ec <malloc>
20002132:	4603      	mov	r3, r0
20002134:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
20002136:	693b      	ldr	r3, [r7, #16]
20002138:	f04f 0200 	mov.w	r2, #0
2000213c:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
2000213e:	693b      	ldr	r3, [r7, #16]
20002140:	f04f 0200 	mov.w	r2, #0
20002144:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
20002146:	68bb      	ldr	r3, [r7, #8]
20002148:	2b00      	cmp	r3, #0
2000214a:	d104      	bne.n	20002156 <update_timers+0x76>
            handlers_root = new_handler;
2000214c:	693b      	ldr	r3, [r7, #16]
2000214e:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
20002150:	693b      	ldr	r3, [r7, #16]
20002152:	60fb      	str	r3, [r7, #12]
20002154:	e004      	b.n	20002160 <update_timers+0x80>
        }
        else {
            handlers_tail->next = new_handler;
20002156:	68fb      	ldr	r3, [r7, #12]
20002158:	693a      	ldr	r2, [r7, #16]
2000215a:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
2000215c:	693b      	ldr	r3, [r7, #16]
2000215e:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20002160:	f64c 0370 	movw	r3, #51312	; 0xc870
20002164:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002168:	681b      	ldr	r3, [r3, #0]
2000216a:	617b      	str	r3, [r7, #20]
        root = head->next;
2000216c:	697b      	ldr	r3, [r7, #20]
2000216e:	691a      	ldr	r2, [r3, #16]
20002170:	f64c 0370 	movw	r3, #51312	; 0xc870
20002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002178:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
2000217a:	697b      	ldr	r3, [r7, #20]
2000217c:	681a      	ldr	r2, [r3, #0]
2000217e:	693b      	ldr	r3, [r7, #16]
20002180:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
20002182:	697b      	ldr	r3, [r7, #20]
20002184:	695a      	ldr	r2, [r3, #20]
20002186:	693b      	ldr	r3, [r7, #16]
20002188:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
2000218a:	697b      	ldr	r3, [r7, #20]
2000218c:	68db      	ldr	r3, [r3, #12]
2000218e:	2b01      	cmp	r3, #1
20002190:	d103      	bne.n	2000219a <update_timers+0xba>
            free(head);
20002192:	6978      	ldr	r0, [r7, #20]
20002194:	f002 fa22 	bl	200045dc <free>
20002198:	e00a      	b.n	200021b0 <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
2000219a:	697b      	ldr	r3, [r7, #20]
2000219c:	689a      	ldr	r2, [r3, #8]
2000219e:	697b      	ldr	r3, [r7, #20]
200021a0:	605a      	str	r2, [r3, #4]
            head->next = NULL;
200021a2:	697b      	ldr	r3, [r7, #20]
200021a4:	f04f 0200 	mov.w	r2, #0
200021a8:	611a      	str	r2, [r3, #16]
            insert_timer(head);
200021aa:	6978      	ldr	r0, [r7, #20]
200021ac:	f7ff fed8 	bl	20001f60 <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200021b0:	f64c 0370 	movw	r3, #51312	; 0xc870
200021b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021b8:	681b      	ldr	r3, [r3, #0]
200021ba:	685b      	ldr	r3, [r3, #4]
200021bc:	2b00      	cmp	r3, #0
200021be:	d0b4      	beq.n	2000212a <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
200021c0:	68bb      	ldr	r3, [r7, #8]
}
200021c2:	4618      	mov	r0, r3
200021c4:	f107 0718 	add.w	r7, r7, #24
200021c8:	46bd      	mov	sp, r7
200021ca:	bd80      	pop	{r7, pc}

200021cc <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200021cc:	b480      	push	{r7}
200021ce:	b083      	sub	sp, #12
200021d0:	af00      	add	r7, sp, #0
200021d2:	6078      	str	r0, [r7, #4]
    return -1;
200021d4:	f04f 33ff 	mov.w	r3, #4294967295
}
200021d8:	4618      	mov	r0, r3
200021da:	f107 070c 	add.w	r7, r7, #12
200021de:	46bd      	mov	sp, r7
200021e0:	bc80      	pop	{r7}
200021e2:	4770      	bx	lr

200021e4 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200021e4:	b480      	push	{r7}
200021e6:	b083      	sub	sp, #12
200021e8:	af00      	add	r7, sp, #0
200021ea:	6078      	str	r0, [r7, #4]
200021ec:	e7fe      	b.n	200021ec <_exit+0x8>
200021ee:	bf00      	nop

200021f0 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200021f0:	b480      	push	{r7}
200021f2:	b083      	sub	sp, #12
200021f4:	af00      	add	r7, sp, #0
200021f6:	6078      	str	r0, [r7, #4]
200021f8:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200021fa:	683b      	ldr	r3, [r7, #0]
200021fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002200:	605a      	str	r2, [r3, #4]
    return 0;
20002202:	f04f 0300 	mov.w	r3, #0
}
20002206:	4618      	mov	r0, r3
20002208:	f107 070c 	add.w	r7, r7, #12
2000220c:	46bd      	mov	sp, r7
2000220e:	bc80      	pop	{r7}
20002210:	4770      	bx	lr
20002212:	bf00      	nop

20002214 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20002214:	b480      	push	{r7}
20002216:	b083      	sub	sp, #12
20002218:	af00      	add	r7, sp, #0
2000221a:	6078      	str	r0, [r7, #4]
    return 1;
2000221c:	f04f 0301 	mov.w	r3, #1
}
20002220:	4618      	mov	r0, r3
20002222:	f107 070c 	add.w	r7, r7, #12
20002226:	46bd      	mov	sp, r7
20002228:	bc80      	pop	{r7}
2000222a:	4770      	bx	lr

2000222c <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
2000222c:	b480      	push	{r7}
2000222e:	b085      	sub	sp, #20
20002230:	af00      	add	r7, sp, #0
20002232:	60f8      	str	r0, [r7, #12]
20002234:	60b9      	str	r1, [r7, #8]
20002236:	607a      	str	r2, [r7, #4]
    return 0;
20002238:	f04f 0300 	mov.w	r3, #0
}
2000223c:	4618      	mov	r0, r3
2000223e:	f107 0714 	add.w	r7, r7, #20
20002242:	46bd      	mov	sp, r7
20002244:	bc80      	pop	{r7}
20002246:	4770      	bx	lr

20002248 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20002248:	b480      	push	{r7}
2000224a:	b085      	sub	sp, #20
2000224c:	af00      	add	r7, sp, #0
2000224e:	60f8      	str	r0, [r7, #12]
20002250:	60b9      	str	r1, [r7, #8]
20002252:	607a      	str	r2, [r7, #4]
    return 0;
20002254:	f04f 0300 	mov.w	r3, #0
}
20002258:	4618      	mov	r0, r3
2000225a:	f107 0714 	add.w	r7, r7, #20
2000225e:	46bd      	mov	sp, r7
20002260:	bc80      	pop	{r7}
20002262:	4770      	bx	lr

20002264 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002264:	b580      	push	{r7, lr}
20002266:	b084      	sub	sp, #16
20002268:	af00      	add	r7, sp, #0
2000226a:	60f8      	str	r0, [r7, #12]
2000226c:	60b9      	str	r1, [r7, #8]
2000226e:	607a      	str	r2, [r7, #4]
20002270:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20002272:	f64c 0378 	movw	r3, #51320	; 0xc878
20002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000227a:	681b      	ldr	r3, [r3, #0]
2000227c:	2b00      	cmp	r3, #0
2000227e:	d110      	bne.n	200022a2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20002280:	f64c 00ec 	movw	r0, #51436	; 0xc8ec
20002284:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002288:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000228c:	f04f 0203 	mov.w	r2, #3
20002290:	f000 f87e 	bl	20002390 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20002294:	f64c 0378 	movw	r3, #51320	; 0xc878
20002298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000229c:	f04f 0201 	mov.w	r2, #1
200022a0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200022a2:	683b      	ldr	r3, [r7, #0]
200022a4:	f64c 00ec 	movw	r0, #51436	; 0xc8ec
200022a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022ac:	6879      	ldr	r1, [r7, #4]
200022ae:	461a      	mov	r2, r3
200022b0:	f000 f970 	bl	20002594 <MSS_UART_polled_tx>
    
    return len;
200022b4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200022b6:	4618      	mov	r0, r3
200022b8:	f107 0710 	add.w	r7, r7, #16
200022bc:	46bd      	mov	sp, r7
200022be:	bd80      	pop	{r7, pc}

200022c0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200022c0:	b580      	push	{r7, lr}
200022c2:	b084      	sub	sp, #16
200022c4:	af00      	add	r7, sp, #0
200022c6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200022c8:	f64c 037c 	movw	r3, #51324	; 0xc87c
200022cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022d0:	681b      	ldr	r3, [r3, #0]
200022d2:	2b00      	cmp	r3, #0
200022d4:	d108      	bne.n	200022e8 <_sbrk+0x28>
    {
      heap_end = &_end;
200022d6:	f64c 037c 	movw	r3, #51324	; 0xc87c
200022da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022de:	f64c 2220 	movw	r2, #51744	; 0xca20
200022e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200022e6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200022e8:	f64c 037c 	movw	r3, #51324	; 0xc87c
200022ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022f0:	681b      	ldr	r3, [r3, #0]
200022f2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200022f4:	f3ef 8308 	mrs	r3, MSP
200022f8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200022fa:	f64c 037c 	movw	r3, #51324	; 0xc87c
200022fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002302:	681a      	ldr	r2, [r3, #0]
20002304:	687b      	ldr	r3, [r7, #4]
20002306:	441a      	add	r2, r3
20002308:	68fb      	ldr	r3, [r7, #12]
2000230a:	429a      	cmp	r2, r3
2000230c:	d90f      	bls.n	2000232e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000230e:	f04f 0000 	mov.w	r0, #0
20002312:	f04f 0101 	mov.w	r1, #1
20002316:	f64b 725c 	movw	r2, #48988	; 0xbf5c
2000231a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000231e:	f04f 0319 	mov.w	r3, #25
20002322:	f7ff ff9f 	bl	20002264 <_write_r>
      _exit (1);
20002326:	f04f 0001 	mov.w	r0, #1
2000232a:	f7ff ff5b 	bl	200021e4 <_exit>
    }
  
    heap_end += incr;
2000232e:	f64c 037c 	movw	r3, #51324	; 0xc87c
20002332:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002336:	681a      	ldr	r2, [r3, #0]
20002338:	687b      	ldr	r3, [r7, #4]
2000233a:	441a      	add	r2, r3
2000233c:	f64c 037c 	movw	r3, #51324	; 0xc87c
20002340:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002344:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20002346:	68bb      	ldr	r3, [r7, #8]
}
20002348:	4618      	mov	r0, r3
2000234a:	f107 0710 	add.w	r7, r7, #16
2000234e:	46bd      	mov	sp, r7
20002350:	bd80      	pop	{r7, pc}
20002352:	bf00      	nop

20002354 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002354:	b480      	push	{r7}
20002356:	b083      	sub	sp, #12
20002358:	af00      	add	r7, sp, #0
2000235a:	4603      	mov	r3, r0
2000235c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000235e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002362:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002366:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000236a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000236e:	88f9      	ldrh	r1, [r7, #6]
20002370:	f001 011f 	and.w	r1, r1, #31
20002374:	f04f 0001 	mov.w	r0, #1
20002378:	fa00 f101 	lsl.w	r1, r0, r1
2000237c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002384:	f107 070c 	add.w	r7, r7, #12
20002388:	46bd      	mov	sp, r7
2000238a:	bc80      	pop	{r7}
2000238c:	4770      	bx	lr
2000238e:	bf00      	nop

20002390 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20002390:	b580      	push	{r7, lr}
20002392:	b088      	sub	sp, #32
20002394:	af00      	add	r7, sp, #0
20002396:	60f8      	str	r0, [r7, #12]
20002398:	60b9      	str	r1, [r7, #8]
2000239a:	4613      	mov	r3, r2
2000239c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
2000239e:	f04f 0301 	mov.w	r3, #1
200023a2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200023a4:	f04f 0300 	mov.w	r3, #0
200023a8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200023aa:	68fa      	ldr	r2, [r7, #12]
200023ac:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
200023b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023b4:	429a      	cmp	r2, r3
200023b6:	d007      	beq.n	200023c8 <MSS_UART_init+0x38>
200023b8:	68fa      	ldr	r2, [r7, #12]
200023ba:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
200023be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023c2:	429a      	cmp	r2, r3
200023c4:	d000      	beq.n	200023c8 <MSS_UART_init+0x38>
200023c6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200023c8:	68bb      	ldr	r3, [r7, #8]
200023ca:	2b00      	cmp	r3, #0
200023cc:	d100      	bne.n	200023d0 <MSS_UART_init+0x40>
200023ce:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200023d0:	f001 f94e 	bl	20003670 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200023d4:	68fa      	ldr	r2, [r7, #12]
200023d6:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
200023da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023de:	429a      	cmp	r2, r3
200023e0:	d12e      	bne.n	20002440 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200023e2:	68fb      	ldr	r3, [r7, #12]
200023e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200023e8:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200023ea:	68fb      	ldr	r3, [r7, #12]
200023ec:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200023f0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200023f2:	68fb      	ldr	r3, [r7, #12]
200023f4:	f04f 020a 	mov.w	r2, #10
200023f8:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200023fa:	f24c 23fc 	movw	r3, #49916	; 0xc2fc
200023fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002402:	681b      	ldr	r3, [r3, #0]
20002404:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20002406:	f242 0300 	movw	r3, #8192	; 0x2000
2000240a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000240e:	f242 0200 	movw	r2, #8192	; 0x2000
20002412:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002416:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002418:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000241c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
2000241e:	f04f 000a 	mov.w	r0, #10
20002422:	f7ff ff97 	bl	20002354 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20002426:	f242 0300 	movw	r3, #8192	; 0x2000
2000242a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000242e:	f242 0200 	movw	r2, #8192	; 0x2000
20002432:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002436:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002438:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000243c:	631a      	str	r2, [r3, #48]	; 0x30
2000243e:	e031      	b.n	200024a4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002440:	68fa      	ldr	r2, [r7, #12]
20002442:	f240 0300 	movw	r3, #0
20002446:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000244a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000244c:	68fa      	ldr	r2, [r7, #12]
2000244e:	f240 0300 	movw	r3, #0
20002452:	f2c4 2320 	movt	r3, #16928	; 0x4220
20002456:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20002458:	68fb      	ldr	r3, [r7, #12]
2000245a:	f04f 020b 	mov.w	r2, #11
2000245e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20002460:	f24c 3300 	movw	r3, #49920	; 0xc300
20002464:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002468:	681b      	ldr	r3, [r3, #0]
2000246a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
2000246c:	f242 0300 	movw	r3, #8192	; 0x2000
20002470:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002474:	f242 0200 	movw	r2, #8192	; 0x2000
20002478:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000247c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000247e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20002482:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20002484:	f04f 000b 	mov.w	r0, #11
20002488:	f7ff ff64 	bl	20002354 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
2000248c:	f242 0300 	movw	r3, #8192	; 0x2000
20002490:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002494:	f242 0200 	movw	r2, #8192	; 0x2000
20002498:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000249c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000249e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200024a2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200024a4:	68fb      	ldr	r3, [r7, #12]
200024a6:	681b      	ldr	r3, [r3, #0]
200024a8:	f04f 0200 	mov.w	r2, #0
200024ac:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200024ae:	68bb      	ldr	r3, [r7, #8]
200024b0:	2b00      	cmp	r3, #0
200024b2:	d021      	beq.n	200024f8 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200024b4:	69ba      	ldr	r2, [r7, #24]
200024b6:	68bb      	ldr	r3, [r7, #8]
200024b8:	fbb2 f3f3 	udiv	r3, r2, r3
200024bc:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200024be:	69fb      	ldr	r3, [r7, #28]
200024c0:	f003 0308 	and.w	r3, r3, #8
200024c4:	2b00      	cmp	r3, #0
200024c6:	d006      	beq.n	200024d6 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200024c8:	69fb      	ldr	r3, [r7, #28]
200024ca:	ea4f 1313 	mov.w	r3, r3, lsr #4
200024ce:	f103 0301 	add.w	r3, r3, #1
200024d2:	61fb      	str	r3, [r7, #28]
200024d4:	e003      	b.n	200024de <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200024d6:	69fb      	ldr	r3, [r7, #28]
200024d8:	ea4f 1313 	mov.w	r3, r3, lsr #4
200024dc:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200024de:	69fa      	ldr	r2, [r7, #28]
200024e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
200024e4:	429a      	cmp	r2, r3
200024e6:	d900      	bls.n	200024ea <MSS_UART_init+0x15a>
200024e8:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200024ea:	69fa      	ldr	r2, [r7, #28]
200024ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
200024f0:	429a      	cmp	r2, r3
200024f2:	d801      	bhi.n	200024f8 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200024f4:	69fb      	ldr	r3, [r7, #28]
200024f6:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200024f8:	68fb      	ldr	r3, [r7, #12]
200024fa:	685b      	ldr	r3, [r3, #4]
200024fc:	f04f 0201 	mov.w	r2, #1
20002500:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002504:	68fb      	ldr	r3, [r7, #12]
20002506:	681b      	ldr	r3, [r3, #0]
20002508:	8afa      	ldrh	r2, [r7, #22]
2000250a:	ea4f 2212 	mov.w	r2, r2, lsr #8
2000250e:	b292      	uxth	r2, r2
20002510:	b2d2      	uxtb	r2, r2
20002512:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002514:	68fb      	ldr	r3, [r7, #12]
20002516:	681b      	ldr	r3, [r3, #0]
20002518:	8afa      	ldrh	r2, [r7, #22]
2000251a:	b2d2      	uxtb	r2, r2
2000251c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
2000251e:	68fb      	ldr	r3, [r7, #12]
20002520:	685b      	ldr	r3, [r3, #4]
20002522:	f04f 0200 	mov.w	r2, #0
20002526:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000252a:	68fb      	ldr	r3, [r7, #12]
2000252c:	681b      	ldr	r3, [r3, #0]
2000252e:	79fa      	ldrb	r2, [r7, #7]
20002530:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20002532:	68fb      	ldr	r3, [r7, #12]
20002534:	681b      	ldr	r3, [r3, #0]
20002536:	f04f 020e 	mov.w	r2, #14
2000253a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
2000253c:	68fb      	ldr	r3, [r7, #12]
2000253e:	685b      	ldr	r3, [r3, #4]
20002540:	f04f 0200 	mov.w	r2, #0
20002544:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20002548:	68fb      	ldr	r3, [r7, #12]
2000254a:	f04f 0200 	mov.w	r2, #0
2000254e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20002550:	68fb      	ldr	r3, [r7, #12]
20002552:	f04f 0200 	mov.w	r2, #0
20002556:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20002558:	68fb      	ldr	r3, [r7, #12]
2000255a:	f04f 0200 	mov.w	r2, #0
2000255e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002560:	68fb      	ldr	r3, [r7, #12]
20002562:	f04f 0200 	mov.w	r2, #0
20002566:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20002568:	68fa      	ldr	r2, [r7, #12]
2000256a:	f642 0365 	movw	r3, #10341	; 0x2865
2000256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002572:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20002574:	68fb      	ldr	r3, [r7, #12]
20002576:	f04f 0200 	mov.w	r2, #0
2000257a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
2000257c:	68fb      	ldr	r3, [r7, #12]
2000257e:	f04f 0200 	mov.w	r2, #0
20002582:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20002584:	68fb      	ldr	r3, [r7, #12]
20002586:	f04f 0200 	mov.w	r2, #0
2000258a:	729a      	strb	r2, [r3, #10]
}
2000258c:	f107 0720 	add.w	r7, r7, #32
20002590:	46bd      	mov	sp, r7
20002592:	bd80      	pop	{r7, pc}

20002594 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20002594:	b480      	push	{r7}
20002596:	b089      	sub	sp, #36	; 0x24
20002598:	af00      	add	r7, sp, #0
2000259a:	60f8      	str	r0, [r7, #12]
2000259c:	60b9      	str	r1, [r7, #8]
2000259e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200025a0:	f04f 0300 	mov.w	r3, #0
200025a4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200025a6:	68fa      	ldr	r2, [r7, #12]
200025a8:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
200025ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025b0:	429a      	cmp	r2, r3
200025b2:	d007      	beq.n	200025c4 <MSS_UART_polled_tx+0x30>
200025b4:	68fa      	ldr	r2, [r7, #12]
200025b6:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
200025ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025be:	429a      	cmp	r2, r3
200025c0:	d000      	beq.n	200025c4 <MSS_UART_polled_tx+0x30>
200025c2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200025c4:	68bb      	ldr	r3, [r7, #8]
200025c6:	2b00      	cmp	r3, #0
200025c8:	d100      	bne.n	200025cc <MSS_UART_polled_tx+0x38>
200025ca:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200025cc:	687b      	ldr	r3, [r7, #4]
200025ce:	2b00      	cmp	r3, #0
200025d0:	d100      	bne.n	200025d4 <MSS_UART_polled_tx+0x40>
200025d2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200025d4:	68fa      	ldr	r2, [r7, #12]
200025d6:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
200025da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025de:	429a      	cmp	r2, r3
200025e0:	d006      	beq.n	200025f0 <MSS_UART_polled_tx+0x5c>
200025e2:	68fa      	ldr	r2, [r7, #12]
200025e4:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
200025e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ec:	429a      	cmp	r2, r3
200025ee:	d13d      	bne.n	2000266c <MSS_UART_polled_tx+0xd8>
200025f0:	68bb      	ldr	r3, [r7, #8]
200025f2:	2b00      	cmp	r3, #0
200025f4:	d03a      	beq.n	2000266c <MSS_UART_polled_tx+0xd8>
200025f6:	687b      	ldr	r3, [r7, #4]
200025f8:	2b00      	cmp	r3, #0
200025fa:	d037      	beq.n	2000266c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200025fc:	68fb      	ldr	r3, [r7, #12]
200025fe:	681b      	ldr	r3, [r3, #0]
20002600:	7d1b      	ldrb	r3, [r3, #20]
20002602:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002604:	68fb      	ldr	r3, [r7, #12]
20002606:	7a9a      	ldrb	r2, [r3, #10]
20002608:	7efb      	ldrb	r3, [r7, #27]
2000260a:	ea42 0303 	orr.w	r3, r2, r3
2000260e:	b2da      	uxtb	r2, r3
20002610:	68fb      	ldr	r3, [r7, #12]
20002612:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002614:	7efb      	ldrb	r3, [r7, #27]
20002616:	f003 0320 	and.w	r3, r3, #32
2000261a:	2b00      	cmp	r3, #0
2000261c:	d023      	beq.n	20002666 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
2000261e:	f04f 0310 	mov.w	r3, #16
20002622:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002624:	687b      	ldr	r3, [r7, #4]
20002626:	2b0f      	cmp	r3, #15
20002628:	d801      	bhi.n	2000262e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000262a:	687b      	ldr	r3, [r7, #4]
2000262c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000262e:	f04f 0300 	mov.w	r3, #0
20002632:	617b      	str	r3, [r7, #20]
20002634:	e00e      	b.n	20002654 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20002636:	68fb      	ldr	r3, [r7, #12]
20002638:	681b      	ldr	r3, [r3, #0]
2000263a:	68b9      	ldr	r1, [r7, #8]
2000263c:	693a      	ldr	r2, [r7, #16]
2000263e:	440a      	add	r2, r1
20002640:	7812      	ldrb	r2, [r2, #0]
20002642:	701a      	strb	r2, [r3, #0]
20002644:	693b      	ldr	r3, [r7, #16]
20002646:	f103 0301 	add.w	r3, r3, #1
2000264a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000264c:	697b      	ldr	r3, [r7, #20]
2000264e:	f103 0301 	add.w	r3, r3, #1
20002652:	617b      	str	r3, [r7, #20]
20002654:	697a      	ldr	r2, [r7, #20]
20002656:	69fb      	ldr	r3, [r7, #28]
20002658:	429a      	cmp	r2, r3
2000265a:	d3ec      	bcc.n	20002636 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
2000265c:	687a      	ldr	r2, [r7, #4]
2000265e:	697b      	ldr	r3, [r7, #20]
20002660:	ebc3 0302 	rsb	r3, r3, r2
20002664:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20002666:	687b      	ldr	r3, [r7, #4]
20002668:	2b00      	cmp	r3, #0
2000266a:	d1c7      	bne.n	200025fc <MSS_UART_polled_tx+0x68>
    }
}
2000266c:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002670:	46bd      	mov	sp, r7
20002672:	bc80      	pop	{r7}
20002674:	4770      	bx	lr
20002676:	bf00      	nop

20002678 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20002678:	b480      	push	{r7}
2000267a:	b087      	sub	sp, #28
2000267c:	af00      	add	r7, sp, #0
2000267e:	6078      	str	r0, [r7, #4]
20002680:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20002682:	f04f 0300 	mov.w	r3, #0
20002686:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002688:	687a      	ldr	r2, [r7, #4]
2000268a:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
2000268e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002692:	429a      	cmp	r2, r3
20002694:	d007      	beq.n	200026a6 <MSS_UART_polled_tx_string+0x2e>
20002696:	687a      	ldr	r2, [r7, #4]
20002698:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
2000269c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026a0:	429a      	cmp	r2, r3
200026a2:	d000      	beq.n	200026a6 <MSS_UART_polled_tx_string+0x2e>
200026a4:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200026a6:	683b      	ldr	r3, [r7, #0]
200026a8:	2b00      	cmp	r3, #0
200026aa:	d100      	bne.n	200026ae <MSS_UART_polled_tx_string+0x36>
200026ac:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200026ae:	687a      	ldr	r2, [r7, #4]
200026b0:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
200026b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026b8:	429a      	cmp	r2, r3
200026ba:	d006      	beq.n	200026ca <MSS_UART_polled_tx_string+0x52>
200026bc:	687a      	ldr	r2, [r7, #4]
200026be:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
200026c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026c6:	429a      	cmp	r2, r3
200026c8:	d138      	bne.n	2000273c <MSS_UART_polled_tx_string+0xc4>
200026ca:	683b      	ldr	r3, [r7, #0]
200026cc:	2b00      	cmp	r3, #0
200026ce:	d035      	beq.n	2000273c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200026d0:	683a      	ldr	r2, [r7, #0]
200026d2:	68bb      	ldr	r3, [r7, #8]
200026d4:	4413      	add	r3, r2
200026d6:	781b      	ldrb	r3, [r3, #0]
200026d8:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200026da:	e02c      	b.n	20002736 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200026dc:	687b      	ldr	r3, [r7, #4]
200026de:	681b      	ldr	r3, [r3, #0]
200026e0:	7d1b      	ldrb	r3, [r3, #20]
200026e2:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
200026e4:	687b      	ldr	r3, [r7, #4]
200026e6:	7a9a      	ldrb	r2, [r3, #10]
200026e8:	7dfb      	ldrb	r3, [r7, #23]
200026ea:	ea42 0303 	orr.w	r3, r2, r3
200026ee:	b2da      	uxtb	r2, r3
200026f0:	687b      	ldr	r3, [r7, #4]
200026f2:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
200026f4:	7dfb      	ldrb	r3, [r7, #23]
200026f6:	f003 0320 	and.w	r3, r3, #32
200026fa:	2b00      	cmp	r3, #0
200026fc:	d0ee      	beq.n	200026dc <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
200026fe:	f04f 0300 	mov.w	r3, #0
20002702:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002704:	e011      	b.n	2000272a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20002706:	687b      	ldr	r3, [r7, #4]
20002708:	681b      	ldr	r3, [r3, #0]
2000270a:	693a      	ldr	r2, [r7, #16]
2000270c:	b2d2      	uxtb	r2, r2
2000270e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002710:	68fb      	ldr	r3, [r7, #12]
20002712:	f103 0301 	add.w	r3, r3, #1
20002716:	60fb      	str	r3, [r7, #12]
                char_idx++;
20002718:	68bb      	ldr	r3, [r7, #8]
2000271a:	f103 0301 	add.w	r3, r3, #1
2000271e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002720:	683a      	ldr	r2, [r7, #0]
20002722:	68bb      	ldr	r3, [r7, #8]
20002724:	4413      	add	r3, r2
20002726:	781b      	ldrb	r3, [r3, #0]
20002728:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000272a:	693b      	ldr	r3, [r7, #16]
2000272c:	2b00      	cmp	r3, #0
2000272e:	d002      	beq.n	20002736 <MSS_UART_polled_tx_string+0xbe>
20002730:	68fb      	ldr	r3, [r7, #12]
20002732:	2b0f      	cmp	r3, #15
20002734:	d9e7      	bls.n	20002706 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20002736:	693b      	ldr	r3, [r7, #16]
20002738:	2b00      	cmp	r3, #0
2000273a:	d1cf      	bne.n	200026dc <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
2000273c:	f107 071c 	add.w	r7, r7, #28
20002740:	46bd      	mov	sp, r7
20002742:	bc80      	pop	{r7}
20002744:	4770      	bx	lr
20002746:	bf00      	nop

20002748 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20002748:	b580      	push	{r7, lr}
2000274a:	b084      	sub	sp, #16
2000274c:	af00      	add	r7, sp, #0
2000274e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002750:	687a      	ldr	r2, [r7, #4]
20002752:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
20002756:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000275a:	429a      	cmp	r2, r3
2000275c:	d007      	beq.n	2000276e <MSS_UART_isr+0x26>
2000275e:	687a      	ldr	r2, [r7, #4]
20002760:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
20002764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002768:	429a      	cmp	r2, r3
2000276a:	d000      	beq.n	2000276e <MSS_UART_isr+0x26>
2000276c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000276e:	687a      	ldr	r2, [r7, #4]
20002770:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
20002774:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002778:	429a      	cmp	r2, r3
2000277a:	d006      	beq.n	2000278a <MSS_UART_isr+0x42>
2000277c:	687a      	ldr	r2, [r7, #4]
2000277e:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
20002782:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002786:	429a      	cmp	r2, r3
20002788:	d167      	bne.n	2000285a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000278a:	687b      	ldr	r3, [r7, #4]
2000278c:	681b      	ldr	r3, [r3, #0]
2000278e:	7a1b      	ldrb	r3, [r3, #8]
20002790:	b2db      	uxtb	r3, r3
20002792:	f003 030f 	and.w	r3, r3, #15
20002796:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20002798:	7bfb      	ldrb	r3, [r7, #15]
2000279a:	2b0c      	cmp	r3, #12
2000279c:	d854      	bhi.n	20002848 <MSS_UART_isr+0x100>
2000279e:	a201      	add	r2, pc, #4	; (adr r2, 200027a4 <MSS_UART_isr+0x5c>)
200027a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200027a4:	200027d9 	.word	0x200027d9
200027a8:	20002849 	.word	0x20002849
200027ac:	200027f5 	.word	0x200027f5
200027b0:	20002849 	.word	0x20002849
200027b4:	20002811 	.word	0x20002811
200027b8:	20002849 	.word	0x20002849
200027bc:	2000282d 	.word	0x2000282d
200027c0:	20002849 	.word	0x20002849
200027c4:	20002849 	.word	0x20002849
200027c8:	20002849 	.word	0x20002849
200027cc:	20002849 	.word	0x20002849
200027d0:	20002849 	.word	0x20002849
200027d4:	20002811 	.word	0x20002811
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200027d8:	687b      	ldr	r3, [r7, #4]
200027da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027dc:	2b00      	cmp	r3, #0
200027de:	d100      	bne.n	200027e2 <MSS_UART_isr+0x9a>
200027e0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200027e2:	687b      	ldr	r3, [r7, #4]
200027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027e6:	2b00      	cmp	r3, #0
200027e8:	d030      	beq.n	2000284c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200027ea:	687b      	ldr	r3, [r7, #4]
200027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027ee:	6878      	ldr	r0, [r7, #4]
200027f0:	4798      	blx	r3
                }
            }
            break;
200027f2:	e032      	b.n	2000285a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200027f4:	687b      	ldr	r3, [r7, #4]
200027f6:	6a1b      	ldr	r3, [r3, #32]
200027f8:	2b00      	cmp	r3, #0
200027fa:	d100      	bne.n	200027fe <MSS_UART_isr+0xb6>
200027fc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200027fe:	687b      	ldr	r3, [r7, #4]
20002800:	6a1b      	ldr	r3, [r3, #32]
20002802:	2b00      	cmp	r3, #0
20002804:	d024      	beq.n	20002850 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20002806:	687b      	ldr	r3, [r7, #4]
20002808:	6a1b      	ldr	r3, [r3, #32]
2000280a:	6878      	ldr	r0, [r7, #4]
2000280c:	4798      	blx	r3
                }
            }
            break;
2000280e:	e024      	b.n	2000285a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002810:	687b      	ldr	r3, [r7, #4]
20002812:	69db      	ldr	r3, [r3, #28]
20002814:	2b00      	cmp	r3, #0
20002816:	d100      	bne.n	2000281a <MSS_UART_isr+0xd2>
20002818:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000281a:	687b      	ldr	r3, [r7, #4]
2000281c:	69db      	ldr	r3, [r3, #28]
2000281e:	2b00      	cmp	r3, #0
20002820:	d018      	beq.n	20002854 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	69db      	ldr	r3, [r3, #28]
20002826:	6878      	ldr	r0, [r7, #4]
20002828:	4798      	blx	r3
                }
            }
            break;
2000282a:	e016      	b.n	2000285a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
2000282c:	687b      	ldr	r3, [r7, #4]
2000282e:	699b      	ldr	r3, [r3, #24]
20002830:	2b00      	cmp	r3, #0
20002832:	d100      	bne.n	20002836 <MSS_UART_isr+0xee>
20002834:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20002836:	687b      	ldr	r3, [r7, #4]
20002838:	699b      	ldr	r3, [r3, #24]
2000283a:	2b00      	cmp	r3, #0
2000283c:	d00c      	beq.n	20002858 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000283e:	687b      	ldr	r3, [r7, #4]
20002840:	699b      	ldr	r3, [r3, #24]
20002842:	6878      	ldr	r0, [r7, #4]
20002844:	4798      	blx	r3
                }
            }
            break;
20002846:	e008      	b.n	2000285a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20002848:	be00      	bkpt	0x0000
2000284a:	e006      	b.n	2000285a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
2000284c:	bf00      	nop
2000284e:	e004      	b.n	2000285a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002850:	bf00      	nop
20002852:	e002      	b.n	2000285a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002854:	bf00      	nop
20002856:	e000      	b.n	2000285a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20002858:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000285a:	f107 0710 	add.w	r7, r7, #16
2000285e:	46bd      	mov	sp, r7
20002860:	bd80      	pop	{r7, pc}
20002862:	bf00      	nop

20002864 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002864:	b480      	push	{r7}
20002866:	b087      	sub	sp, #28
20002868:	af00      	add	r7, sp, #0
2000286a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000286c:	687a      	ldr	r2, [r7, #4]
2000286e:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
20002872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002876:	429a      	cmp	r2, r3
20002878:	d007      	beq.n	2000288a <default_tx_handler+0x26>
2000287a:	687a      	ldr	r2, [r7, #4]
2000287c:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
20002880:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002884:	429a      	cmp	r2, r3
20002886:	d000      	beq.n	2000288a <default_tx_handler+0x26>
20002888:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000288a:	687b      	ldr	r3, [r7, #4]
2000288c:	68db      	ldr	r3, [r3, #12]
2000288e:	2b00      	cmp	r3, #0
20002890:	d100      	bne.n	20002894 <default_tx_handler+0x30>
20002892:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20002894:	687b      	ldr	r3, [r7, #4]
20002896:	691b      	ldr	r3, [r3, #16]
20002898:	2b00      	cmp	r3, #0
2000289a:	d100      	bne.n	2000289e <default_tx_handler+0x3a>
2000289c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000289e:	687a      	ldr	r2, [r7, #4]
200028a0:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
200028a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028a8:	429a      	cmp	r2, r3
200028aa:	d006      	beq.n	200028ba <default_tx_handler+0x56>
200028ac:	687a      	ldr	r2, [r7, #4]
200028ae:	f64c 03c4 	movw	r3, #51396	; 0xc8c4
200028b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028b6:	429a      	cmp	r2, r3
200028b8:	d152      	bne.n	20002960 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200028ba:	687b      	ldr	r3, [r7, #4]
200028bc:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200028be:	2b00      	cmp	r3, #0
200028c0:	d04e      	beq.n	20002960 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200028c2:	687b      	ldr	r3, [r7, #4]
200028c4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200028c6:	2b00      	cmp	r3, #0
200028c8:	d04a      	beq.n	20002960 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200028ca:	687b      	ldr	r3, [r7, #4]
200028cc:	681b      	ldr	r3, [r3, #0]
200028ce:	7d1b      	ldrb	r3, [r3, #20]
200028d0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200028d2:	687b      	ldr	r3, [r7, #4]
200028d4:	7a9a      	ldrb	r2, [r3, #10]
200028d6:	7afb      	ldrb	r3, [r7, #11]
200028d8:	ea42 0303 	orr.w	r3, r2, r3
200028dc:	b2da      	uxtb	r2, r3
200028de:	687b      	ldr	r3, [r7, #4]
200028e0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200028e2:	7afb      	ldrb	r3, [r7, #11]
200028e4:	f003 0320 	and.w	r3, r3, #32
200028e8:	2b00      	cmp	r3, #0
200028ea:	d029      	beq.n	20002940 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200028ec:	f04f 0310 	mov.w	r3, #16
200028f0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200028f2:	687b      	ldr	r3, [r7, #4]
200028f4:	691a      	ldr	r2, [r3, #16]
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	695b      	ldr	r3, [r3, #20]
200028fa:	ebc3 0302 	rsb	r3, r3, r2
200028fe:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002900:	697b      	ldr	r3, [r7, #20]
20002902:	2b0f      	cmp	r3, #15
20002904:	d801      	bhi.n	2000290a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20002906:	697b      	ldr	r3, [r7, #20]
20002908:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000290a:	f04f 0300 	mov.w	r3, #0
2000290e:	60fb      	str	r3, [r7, #12]
20002910:	e012      	b.n	20002938 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002912:	687b      	ldr	r3, [r7, #4]
20002914:	681b      	ldr	r3, [r3, #0]
20002916:	687a      	ldr	r2, [r7, #4]
20002918:	68d1      	ldr	r1, [r2, #12]
2000291a:	687a      	ldr	r2, [r7, #4]
2000291c:	6952      	ldr	r2, [r2, #20]
2000291e:	440a      	add	r2, r1
20002920:	7812      	ldrb	r2, [r2, #0]
20002922:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002924:	687b      	ldr	r3, [r7, #4]
20002926:	695b      	ldr	r3, [r3, #20]
20002928:	f103 0201 	add.w	r2, r3, #1
2000292c:	687b      	ldr	r3, [r7, #4]
2000292e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002930:	68fb      	ldr	r3, [r7, #12]
20002932:	f103 0301 	add.w	r3, r3, #1
20002936:	60fb      	str	r3, [r7, #12]
20002938:	68fa      	ldr	r2, [r7, #12]
2000293a:	693b      	ldr	r3, [r7, #16]
2000293c:	429a      	cmp	r2, r3
2000293e:	d3e8      	bcc.n	20002912 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002940:	687b      	ldr	r3, [r7, #4]
20002942:	695a      	ldr	r2, [r3, #20]
20002944:	687b      	ldr	r3, [r7, #4]
20002946:	691b      	ldr	r3, [r3, #16]
20002948:	429a      	cmp	r2, r3
2000294a:	d109      	bne.n	20002960 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000294c:	687b      	ldr	r3, [r7, #4]
2000294e:	f04f 0200 	mov.w	r2, #0
20002952:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002954:	687b      	ldr	r3, [r7, #4]
20002956:	685b      	ldr	r3, [r3, #4]
20002958:	f04f 0200 	mov.w	r2, #0
2000295c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002960:	f107 071c 	add.w	r7, r7, #28
20002964:	46bd      	mov	sp, r7
20002966:	bc80      	pop	{r7}
20002968:	4770      	bx	lr
2000296a:	bf00      	nop

2000296c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000296c:	4668      	mov	r0, sp
2000296e:	f020 0107 	bic.w	r1, r0, #7
20002972:	468d      	mov	sp, r1
20002974:	b589      	push	{r0, r3, r7, lr}
20002976:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20002978:	f64c 00ec 	movw	r0, #51436	; 0xc8ec
2000297c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002980:	f7ff fee2 	bl	20002748 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20002984:	f04f 000a 	mov.w	r0, #10
20002988:	f7ff fce4 	bl	20002354 <NVIC_ClearPendingIRQ>
}
2000298c:	46bd      	mov	sp, r7
2000298e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002992:	4685      	mov	sp, r0
20002994:	4770      	bx	lr
20002996:	bf00      	nop

20002998 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20002998:	4668      	mov	r0, sp
2000299a:	f020 0107 	bic.w	r1, r0, #7
2000299e:	468d      	mov	sp, r1
200029a0:	b589      	push	{r0, r3, r7, lr}
200029a2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200029a4:	f64c 00c4 	movw	r0, #51396	; 0xc8c4
200029a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029ac:	f7ff fecc 	bl	20002748 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200029b0:	f04f 000b 	mov.w	r0, #11
200029b4:	f7ff fcce 	bl	20002354 <NVIC_ClearPendingIRQ>
}
200029b8:	46bd      	mov	sp, r7
200029ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029be:	4685      	mov	sp, r0
200029c0:	4770      	bx	lr
200029c2:	bf00      	nop

200029c4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200029c4:	b480      	push	{r7}
200029c6:	b083      	sub	sp, #12
200029c8:	af00      	add	r7, sp, #0
200029ca:	4603      	mov	r3, r0
200029cc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200029ce:	f24e 1300 	movw	r3, #57600	; 0xe100
200029d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200029d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200029da:	ea4f 1252 	mov.w	r2, r2, lsr #5
200029de:	88f9      	ldrh	r1, [r7, #6]
200029e0:	f001 011f 	and.w	r1, r1, #31
200029e4:	f04f 0001 	mov.w	r0, #1
200029e8:	fa00 f101 	lsl.w	r1, r0, r1
200029ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200029f0:	f107 070c 	add.w	r7, r7, #12
200029f4:	46bd      	mov	sp, r7
200029f6:	bc80      	pop	{r7}
200029f8:	4770      	bx	lr
200029fa:	bf00      	nop

200029fc <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200029fc:	b480      	push	{r7}
200029fe:	b083      	sub	sp, #12
20002a00:	af00      	add	r7, sp, #0
20002a02:	4603      	mov	r3, r0
20002a04:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002a06:	f24e 1300 	movw	r3, #57600	; 0xe100
20002a0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002a0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002a12:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002a16:	88f9      	ldrh	r1, [r7, #6]
20002a18:	f001 011f 	and.w	r1, r1, #31
20002a1c:	f04f 0001 	mov.w	r0, #1
20002a20:	fa00 f101 	lsl.w	r1, r0, r1
20002a24:	f102 0220 	add.w	r2, r2, #32
20002a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002a2c:	f107 070c 	add.w	r7, r7, #12
20002a30:	46bd      	mov	sp, r7
20002a32:	bc80      	pop	{r7}
20002a34:	4770      	bx	lr
20002a36:	bf00      	nop

20002a38 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002a38:	b480      	push	{r7}
20002a3a:	b083      	sub	sp, #12
20002a3c:	af00      	add	r7, sp, #0
20002a3e:	4603      	mov	r3, r0
20002a40:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002a42:	f24e 1300 	movw	r3, #57600	; 0xe100
20002a46:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002a4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002a4e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002a52:	88f9      	ldrh	r1, [r7, #6]
20002a54:	f001 011f 	and.w	r1, r1, #31
20002a58:	f04f 0001 	mov.w	r0, #1
20002a5c:	fa00 f101 	lsl.w	r1, r0, r1
20002a60:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002a68:	f107 070c 	add.w	r7, r7, #12
20002a6c:	46bd      	mov	sp, r7
20002a6e:	bc80      	pop	{r7}
20002a70:	4770      	bx	lr
20002a72:	bf00      	nop

20002a74 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002a74:	b580      	push	{r7, lr}
20002a76:	b084      	sub	sp, #16
20002a78:	af00      	add	r7, sp, #0
20002a7a:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002a7c:	687a      	ldr	r2, [r7, #4]
20002a7e:	f64c 1398 	movw	r3, #51608	; 0xc998
20002a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a86:	429a      	cmp	r2, r3
20002a88:	d007      	beq.n	20002a9a <MSS_SPI_init+0x26>
20002a8a:	687a      	ldr	r2, [r7, #4]
20002a8c:	f64c 1314 	movw	r3, #51476	; 0xc914
20002a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a94:	429a      	cmp	r2, r3
20002a96:	d000      	beq.n	20002a9a <MSS_SPI_init+0x26>
20002a98:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002a9a:	687b      	ldr	r3, [r7, #4]
20002a9c:	889b      	ldrh	r3, [r3, #4]
20002a9e:	b21b      	sxth	r3, r3
20002aa0:	4618      	mov	r0, r3
20002aa2:	f7ff ffab 	bl	200029fc <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20002aa6:	6878      	ldr	r0, [r7, #4]
20002aa8:	f04f 0100 	mov.w	r1, #0
20002aac:	f04f 0284 	mov.w	r2, #132	; 0x84
20002ab0:	f002 f93e 	bl	20004d30 <memset>
    
    this_spi->cmd_done = 1u;
20002ab4:	687b      	ldr	r3, [r7, #4]
20002ab6:	f04f 0201 	mov.w	r2, #1
20002aba:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002abc:	f04f 0300 	mov.w	r3, #0
20002ac0:	81fb      	strh	r3, [r7, #14]
20002ac2:	e00d      	b.n	20002ae0 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002ac4:	89fb      	ldrh	r3, [r7, #14]
20002ac6:	687a      	ldr	r2, [r7, #4]
20002ac8:	f103 0306 	add.w	r3, r3, #6
20002acc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002ad0:	4413      	add	r3, r2
20002ad2:	f04f 32ff 	mov.w	r2, #4294967295
20002ad6:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002ad8:	89fb      	ldrh	r3, [r7, #14]
20002ada:	f103 0301 	add.w	r3, r3, #1
20002ade:	81fb      	strh	r3, [r7, #14]
20002ae0:	89fb      	ldrh	r3, [r7, #14]
20002ae2:	2b07      	cmp	r3, #7
20002ae4:	d9ee      	bls.n	20002ac4 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002ae6:	687a      	ldr	r2, [r7, #4]
20002ae8:	f64c 1398 	movw	r3, #51608	; 0xc998
20002aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002af0:	429a      	cmp	r2, r3
20002af2:	d126      	bne.n	20002b42 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002af4:	687a      	ldr	r2, [r7, #4]
20002af6:	f241 0300 	movw	r3, #4096	; 0x1000
20002afa:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002afe:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002b00:	687b      	ldr	r3, [r7, #4]
20002b02:	f04f 020c 	mov.w	r2, #12
20002b06:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002b08:	f242 0300 	movw	r3, #8192	; 0x2000
20002b0c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b10:	f242 0200 	movw	r2, #8192	; 0x2000
20002b14:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b18:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002b1e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002b20:	f04f 000c 	mov.w	r0, #12
20002b24:	f7ff ff88 	bl	20002a38 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002b28:	f242 0300 	movw	r3, #8192	; 0x2000
20002b2c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b30:	f242 0200 	movw	r2, #8192	; 0x2000
20002b34:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b38:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b3a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002b3e:	631a      	str	r2, [r3, #48]	; 0x30
20002b40:	e025      	b.n	20002b8e <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002b42:	687a      	ldr	r2, [r7, #4]
20002b44:	f241 0300 	movw	r3, #4096	; 0x1000
20002b48:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002b4c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002b4e:	687b      	ldr	r3, [r7, #4]
20002b50:	f04f 020d 	mov.w	r2, #13
20002b54:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002b56:	f242 0300 	movw	r3, #8192	; 0x2000
20002b5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b5e:	f242 0200 	movw	r2, #8192	; 0x2000
20002b62:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b66:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002b6c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002b6e:	f04f 000d 	mov.w	r0, #13
20002b72:	f7ff ff61 	bl	20002a38 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002b76:	f242 0300 	movw	r3, #8192	; 0x2000
20002b7a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b7e:	f242 0200 	movw	r2, #8192	; 0x2000
20002b82:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b86:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002b8c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002b8e:	687b      	ldr	r3, [r7, #4]
20002b90:	681b      	ldr	r3, [r3, #0]
20002b92:	687a      	ldr	r2, [r7, #4]
20002b94:	6812      	ldr	r2, [r2, #0]
20002b96:	6812      	ldr	r2, [r2, #0]
20002b98:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002b9c:	601a      	str	r2, [r3, #0]
}
20002b9e:	f107 0710 	add.w	r7, r7, #16
20002ba2:	46bd      	mov	sp, r7
20002ba4:	bd80      	pop	{r7, pc}
20002ba6:	bf00      	nop

20002ba8 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002ba8:	b580      	push	{r7, lr}
20002baa:	b08a      	sub	sp, #40	; 0x28
20002bac:	af00      	add	r7, sp, #0
20002bae:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002bb0:	687b      	ldr	r3, [r7, #4]
20002bb2:	681b      	ldr	r3, [r3, #0]
20002bb4:	681b      	ldr	r3, [r3, #0]
20002bb6:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002bb8:	687b      	ldr	r3, [r7, #4]
20002bba:	681b      	ldr	r3, [r3, #0]
20002bbc:	699b      	ldr	r3, [r3, #24]
20002bbe:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002bc0:	687b      	ldr	r3, [r7, #4]
20002bc2:	681b      	ldr	r3, [r3, #0]
20002bc4:	685b      	ldr	r3, [r3, #4]
20002bc6:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002bc8:	687b      	ldr	r3, [r7, #4]
20002bca:	681b      	ldr	r3, [r3, #0]
20002bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002bce:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002bd0:	687b      	ldr	r3, [r7, #4]
20002bd2:	681b      	ldr	r3, [r3, #0]
20002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002bd6:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002bd8:	687b      	ldr	r3, [r7, #4]
20002bda:	681b      	ldr	r3, [r3, #0]
20002bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002bde:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002be0:	687b      	ldr	r3, [r7, #4]
20002be2:	681b      	ldr	r3, [r3, #0]
20002be4:	69db      	ldr	r3, [r3, #28]
20002be6:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002be8:	687a      	ldr	r2, [r7, #4]
20002bea:	f64c 1398 	movw	r3, #51608	; 0xc998
20002bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bf2:	429a      	cmp	r2, r3
20002bf4:	d12e      	bne.n	20002c54 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002bf6:	687a      	ldr	r2, [r7, #4]
20002bf8:	f241 0300 	movw	r3, #4096	; 0x1000
20002bfc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002c00:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002c02:	687b      	ldr	r3, [r7, #4]
20002c04:	f04f 020c 	mov.w	r2, #12
20002c08:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002c0a:	f242 0300 	movw	r3, #8192	; 0x2000
20002c0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c12:	f242 0200 	movw	r2, #8192	; 0x2000
20002c16:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002c1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002c20:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002c22:	f04f 000c 	mov.w	r0, #12
20002c26:	f7ff ff07 	bl	20002a38 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002c2a:	f242 0300 	movw	r3, #8192	; 0x2000
20002c2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c32:	f242 0200 	movw	r2, #8192	; 0x2000
20002c36:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002c3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002c40:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002c42:	687b      	ldr	r3, [r7, #4]
20002c44:	681b      	ldr	r3, [r3, #0]
20002c46:	687a      	ldr	r2, [r7, #4]
20002c48:	6812      	ldr	r2, [r2, #0]
20002c4a:	6812      	ldr	r2, [r2, #0]
20002c4c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002c50:	601a      	str	r2, [r3, #0]
20002c52:	e02d      	b.n	20002cb0 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002c54:	687a      	ldr	r2, [r7, #4]
20002c56:	f241 0300 	movw	r3, #4096	; 0x1000
20002c5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002c5e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002c60:	687b      	ldr	r3, [r7, #4]
20002c62:	f04f 020d 	mov.w	r2, #13
20002c66:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002c68:	f242 0300 	movw	r3, #8192	; 0x2000
20002c6c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c70:	f242 0200 	movw	r2, #8192	; 0x2000
20002c74:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002c78:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002c7e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002c80:	f04f 000d 	mov.w	r0, #13
20002c84:	f7ff fed8 	bl	20002a38 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002c88:	f242 0300 	movw	r3, #8192	; 0x2000
20002c8c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c90:	f242 0200 	movw	r2, #8192	; 0x2000
20002c94:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002c98:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002c9e:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002ca0:	687b      	ldr	r3, [r7, #4]
20002ca2:	681b      	ldr	r3, [r3, #0]
20002ca4:	687a      	ldr	r2, [r7, #4]
20002ca6:	6812      	ldr	r2, [r2, #0]
20002ca8:	6812      	ldr	r2, [r2, #0]
20002caa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002cae:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002cb0:	68fb      	ldr	r3, [r7, #12]
20002cb2:	f023 0301 	bic.w	r3, r3, #1
20002cb6:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002cb8:	687b      	ldr	r3, [r7, #4]
20002cba:	681b      	ldr	r3, [r3, #0]
20002cbc:	68fa      	ldr	r2, [r7, #12]
20002cbe:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002cc0:	687b      	ldr	r3, [r7, #4]
20002cc2:	681b      	ldr	r3, [r3, #0]
20002cc4:	693a      	ldr	r2, [r7, #16]
20002cc6:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002cc8:	687b      	ldr	r3, [r7, #4]
20002cca:	681b      	ldr	r3, [r3, #0]
20002ccc:	697a      	ldr	r2, [r7, #20]
20002cce:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002cd0:	687b      	ldr	r3, [r7, #4]
20002cd2:	681b      	ldr	r3, [r3, #0]
20002cd4:	687a      	ldr	r2, [r7, #4]
20002cd6:	6812      	ldr	r2, [r2, #0]
20002cd8:	6812      	ldr	r2, [r2, #0]
20002cda:	f042 0201 	orr.w	r2, r2, #1
20002cde:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002ce0:	687b      	ldr	r3, [r7, #4]
20002ce2:	681b      	ldr	r3, [r3, #0]
20002ce4:	69ba      	ldr	r2, [r7, #24]
20002ce6:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002ce8:	687b      	ldr	r3, [r7, #4]
20002cea:	681b      	ldr	r3, [r3, #0]
20002cec:	69fa      	ldr	r2, [r7, #28]
20002cee:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002cf0:	687b      	ldr	r3, [r7, #4]
20002cf2:	681b      	ldr	r3, [r3, #0]
20002cf4:	6a3a      	ldr	r2, [r7, #32]
20002cf6:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002cf8:	687b      	ldr	r3, [r7, #4]
20002cfa:	681b      	ldr	r3, [r3, #0]
20002cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002cfe:	61da      	str	r2, [r3, #28]
}
20002d00:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002d04:	46bd      	mov	sp, r7
20002d06:	bd80      	pop	{r7, pc}

20002d08 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002d08:	b580      	push	{r7, lr}
20002d0a:	b084      	sub	sp, #16
20002d0c:	af00      	add	r7, sp, #0
20002d0e:	60f8      	str	r0, [r7, #12]
20002d10:	607a      	str	r2, [r7, #4]
20002d12:	460a      	mov	r2, r1
20002d14:	72fa      	strb	r2, [r7, #11]
20002d16:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002d18:	68fa      	ldr	r2, [r7, #12]
20002d1a:	f64c 1398 	movw	r3, #51608	; 0xc998
20002d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d22:	429a      	cmp	r2, r3
20002d24:	d007      	beq.n	20002d36 <MSS_SPI_configure_master_mode+0x2e>
20002d26:	68fa      	ldr	r2, [r7, #12]
20002d28:	f64c 1314 	movw	r3, #51476	; 0xc914
20002d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d30:	429a      	cmp	r2, r3
20002d32:	d000      	beq.n	20002d36 <MSS_SPI_configure_master_mode+0x2e>
20002d34:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002d36:	7afb      	ldrb	r3, [r7, #11]
20002d38:	2b07      	cmp	r3, #7
20002d3a:	d900      	bls.n	20002d3e <MSS_SPI_configure_master_mode+0x36>
20002d3c:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002d3e:	7e3b      	ldrb	r3, [r7, #24]
20002d40:	2b20      	cmp	r3, #32
20002d42:	d900      	bls.n	20002d46 <MSS_SPI_configure_master_mode+0x3e>
20002d44:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002d46:	68fb      	ldr	r3, [r7, #12]
20002d48:	889b      	ldrh	r3, [r3, #4]
20002d4a:	b21b      	sxth	r3, r3
20002d4c:	4618      	mov	r0, r3
20002d4e:	f7ff fe55 	bl	200029fc <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002d52:	68fb      	ldr	r3, [r7, #12]
20002d54:	f04f 0200 	mov.w	r2, #0
20002d58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002d5c:	68fb      	ldr	r3, [r7, #12]
20002d5e:	681b      	ldr	r3, [r3, #0]
20002d60:	68fa      	ldr	r2, [r7, #12]
20002d62:	6812      	ldr	r2, [r2, #0]
20002d64:	6812      	ldr	r2, [r2, #0]
20002d66:	f022 0201 	bic.w	r2, r2, #1
20002d6a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002d6c:	68fb      	ldr	r3, [r7, #12]
20002d6e:	681b      	ldr	r3, [r3, #0]
20002d70:	68fa      	ldr	r2, [r7, #12]
20002d72:	6812      	ldr	r2, [r2, #0]
20002d74:	6812      	ldr	r2, [r2, #0]
20002d76:	f042 0202 	orr.w	r2, r2, #2
20002d7a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002d7c:	68fb      	ldr	r3, [r7, #12]
20002d7e:	681b      	ldr	r3, [r3, #0]
20002d80:	68fa      	ldr	r2, [r7, #12]
20002d82:	6812      	ldr	r2, [r2, #0]
20002d84:	6812      	ldr	r2, [r2, #0]
20002d86:	f042 0201 	orr.w	r2, r2, #1
20002d8a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002d8c:	7afb      	ldrb	r3, [r7, #11]
20002d8e:	2b07      	cmp	r3, #7
20002d90:	d83f      	bhi.n	20002e12 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002d92:	687b      	ldr	r3, [r7, #4]
20002d94:	2b00      	cmp	r3, #0
20002d96:	d00b      	beq.n	20002db0 <MSS_SPI_configure_master_mode+0xa8>
20002d98:	687b      	ldr	r3, [r7, #4]
20002d9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002d9e:	d007      	beq.n	20002db0 <MSS_SPI_configure_master_mode+0xa8>
20002da0:	687b      	ldr	r3, [r7, #4]
20002da2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002da6:	d003      	beq.n	20002db0 <MSS_SPI_configure_master_mode+0xa8>
20002da8:	687b      	ldr	r3, [r7, #4]
20002daa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002dae:	d10f      	bne.n	20002dd0 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002db0:	7afa      	ldrb	r2, [r7, #11]
20002db2:	6879      	ldr	r1, [r7, #4]
20002db4:	f240 1302 	movw	r3, #258	; 0x102
20002db8:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002dbc:	ea41 0303 	orr.w	r3, r1, r3
20002dc0:	68f9      	ldr	r1, [r7, #12]
20002dc2:	f102 0206 	add.w	r2, r2, #6
20002dc6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002dca:	440a      	add	r2, r1
20002dcc:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002dce:	e00e      	b.n	20002dee <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002dd0:	7afa      	ldrb	r2, [r7, #11]
20002dd2:	6879      	ldr	r1, [r7, #4]
20002dd4:	f240 1302 	movw	r3, #258	; 0x102
20002dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ddc:	ea41 0303 	orr.w	r3, r1, r3
20002de0:	68f9      	ldr	r1, [r7, #12]
20002de2:	f102 0206 	add.w	r2, r2, #6
20002de6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002dea:	440a      	add	r2, r1
20002dec:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002dee:	7afb      	ldrb	r3, [r7, #11]
20002df0:	68fa      	ldr	r2, [r7, #12]
20002df2:	f103 0306 	add.w	r3, r3, #6
20002df6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002dfa:	4413      	add	r3, r2
20002dfc:	7e3a      	ldrb	r2, [r7, #24]
20002dfe:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002e00:	7afb      	ldrb	r3, [r7, #11]
20002e02:	68fa      	ldr	r2, [r7, #12]
20002e04:	f103 0306 	add.w	r3, r3, #6
20002e08:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e0c:	4413      	add	r3, r2
20002e0e:	78fa      	ldrb	r2, [r7, #3]
20002e10:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002e12:	68fb      	ldr	r3, [r7, #12]
20002e14:	889b      	ldrh	r3, [r3, #4]
20002e16:	b21b      	sxth	r3, r3
20002e18:	4618      	mov	r0, r3
20002e1a:	f7ff fdd3 	bl	200029c4 <NVIC_EnableIRQ>
}
20002e1e:	f107 0710 	add.w	r7, r7, #16
20002e22:	46bd      	mov	sp, r7
20002e24:	bd80      	pop	{r7, pc}
20002e26:	bf00      	nop

20002e28 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002e28:	b580      	push	{r7, lr}
20002e2a:	b084      	sub	sp, #16
20002e2c:	af00      	add	r7, sp, #0
20002e2e:	6078      	str	r0, [r7, #4]
20002e30:	460b      	mov	r3, r1
20002e32:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002e34:	687a      	ldr	r2, [r7, #4]
20002e36:	f64c 1398 	movw	r3, #51608	; 0xc998
20002e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e3e:	429a      	cmp	r2, r3
20002e40:	d007      	beq.n	20002e52 <MSS_SPI_set_slave_select+0x2a>
20002e42:	687a      	ldr	r2, [r7, #4]
20002e44:	f64c 1314 	movw	r3, #51476	; 0xc914
20002e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e4c:	429a      	cmp	r2, r3
20002e4e:	d000      	beq.n	20002e52 <MSS_SPI_set_slave_select+0x2a>
20002e50:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002e52:	687b      	ldr	r3, [r7, #4]
20002e54:	681b      	ldr	r3, [r3, #0]
20002e56:	681b      	ldr	r3, [r3, #0]
20002e58:	f003 0302 	and.w	r3, r3, #2
20002e5c:	2b00      	cmp	r3, #0
20002e5e:	d100      	bne.n	20002e62 <MSS_SPI_set_slave_select+0x3a>
20002e60:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002e62:	78fb      	ldrb	r3, [r7, #3]
20002e64:	687a      	ldr	r2, [r7, #4]
20002e66:	f103 0306 	add.w	r3, r3, #6
20002e6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e6e:	4413      	add	r3, r2
20002e70:	685b      	ldr	r3, [r3, #4]
20002e72:	f1b3 3fff 	cmp.w	r3, #4294967295
20002e76:	d100      	bne.n	20002e7a <MSS_SPI_set_slave_select+0x52>
20002e78:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002e7a:	687b      	ldr	r3, [r7, #4]
20002e7c:	889b      	ldrh	r3, [r3, #4]
20002e7e:	b21b      	sxth	r3, r3
20002e80:	4618      	mov	r0, r3
20002e82:	f7ff fdbb 	bl	200029fc <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002e86:	687b      	ldr	r3, [r7, #4]
20002e88:	681b      	ldr	r3, [r3, #0]
20002e8a:	689b      	ldr	r3, [r3, #8]
20002e8c:	f003 0304 	and.w	r3, r3, #4
20002e90:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002e92:	68fb      	ldr	r3, [r7, #12]
20002e94:	2b00      	cmp	r3, #0
20002e96:	d002      	beq.n	20002e9e <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002e98:	6878      	ldr	r0, [r7, #4]
20002e9a:	f7ff fe85 	bl	20002ba8 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002e9e:	687b      	ldr	r3, [r7, #4]
20002ea0:	681b      	ldr	r3, [r3, #0]
20002ea2:	687a      	ldr	r2, [r7, #4]
20002ea4:	6812      	ldr	r2, [r2, #0]
20002ea6:	6812      	ldr	r2, [r2, #0]
20002ea8:	f022 0201 	bic.w	r2, r2, #1
20002eac:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002eae:	687b      	ldr	r3, [r7, #4]
20002eb0:	681a      	ldr	r2, [r3, #0]
20002eb2:	78fb      	ldrb	r3, [r7, #3]
20002eb4:	6879      	ldr	r1, [r7, #4]
20002eb6:	f103 0306 	add.w	r3, r3, #6
20002eba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002ebe:	440b      	add	r3, r1
20002ec0:	685b      	ldr	r3, [r3, #4]
20002ec2:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002ec4:	687b      	ldr	r3, [r7, #4]
20002ec6:	681a      	ldr	r2, [r3, #0]
20002ec8:	78fb      	ldrb	r3, [r7, #3]
20002eca:	6879      	ldr	r1, [r7, #4]
20002ecc:	f103 0306 	add.w	r3, r3, #6
20002ed0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002ed4:	440b      	add	r3, r1
20002ed6:	7a5b      	ldrb	r3, [r3, #9]
20002ed8:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002eda:	687b      	ldr	r3, [r7, #4]
20002edc:	681a      	ldr	r2, [r3, #0]
20002ede:	78fb      	ldrb	r3, [r7, #3]
20002ee0:	6879      	ldr	r1, [r7, #4]
20002ee2:	f103 0306 	add.w	r3, r3, #6
20002ee6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002eea:	440b      	add	r3, r1
20002eec:	7a1b      	ldrb	r3, [r3, #8]
20002eee:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002ef0:	687b      	ldr	r3, [r7, #4]
20002ef2:	681b      	ldr	r3, [r3, #0]
20002ef4:	687a      	ldr	r2, [r7, #4]
20002ef6:	6812      	ldr	r2, [r2, #0]
20002ef8:	6812      	ldr	r2, [r2, #0]
20002efa:	f042 0201 	orr.w	r2, r2, #1
20002efe:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002f00:	687b      	ldr	r3, [r7, #4]
20002f02:	681b      	ldr	r3, [r3, #0]
20002f04:	687a      	ldr	r2, [r7, #4]
20002f06:	6812      	ldr	r2, [r2, #0]
20002f08:	69d1      	ldr	r1, [r2, #28]
20002f0a:	78fa      	ldrb	r2, [r7, #3]
20002f0c:	f04f 0001 	mov.w	r0, #1
20002f10:	fa00 f202 	lsl.w	r2, r0, r2
20002f14:	ea41 0202 	orr.w	r2, r1, r2
20002f18:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002f1a:	687b      	ldr	r3, [r7, #4]
20002f1c:	889b      	ldrh	r3, [r3, #4]
20002f1e:	b21b      	sxth	r3, r3
20002f20:	4618      	mov	r0, r3
20002f22:	f7ff fd4f 	bl	200029c4 <NVIC_EnableIRQ>
}
20002f26:	f107 0710 	add.w	r7, r7, #16
20002f2a:	46bd      	mov	sp, r7
20002f2c:	bd80      	pop	{r7, pc}
20002f2e:	bf00      	nop

20002f30 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002f30:	b580      	push	{r7, lr}
20002f32:	b084      	sub	sp, #16
20002f34:	af00      	add	r7, sp, #0
20002f36:	6078      	str	r0, [r7, #4]
20002f38:	460b      	mov	r3, r1
20002f3a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002f3c:	687a      	ldr	r2, [r7, #4]
20002f3e:	f64c 1398 	movw	r3, #51608	; 0xc998
20002f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f46:	429a      	cmp	r2, r3
20002f48:	d007      	beq.n	20002f5a <MSS_SPI_clear_slave_select+0x2a>
20002f4a:	687a      	ldr	r2, [r7, #4]
20002f4c:	f64c 1314 	movw	r3, #51476	; 0xc914
20002f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f54:	429a      	cmp	r2, r3
20002f56:	d000      	beq.n	20002f5a <MSS_SPI_clear_slave_select+0x2a>
20002f58:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002f5a:	687b      	ldr	r3, [r7, #4]
20002f5c:	681b      	ldr	r3, [r3, #0]
20002f5e:	681b      	ldr	r3, [r3, #0]
20002f60:	f003 0302 	and.w	r3, r3, #2
20002f64:	2b00      	cmp	r3, #0
20002f66:	d100      	bne.n	20002f6a <MSS_SPI_clear_slave_select+0x3a>
20002f68:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002f6a:	687b      	ldr	r3, [r7, #4]
20002f6c:	889b      	ldrh	r3, [r3, #4]
20002f6e:	b21b      	sxth	r3, r3
20002f70:	4618      	mov	r0, r3
20002f72:	f7ff fd43 	bl	200029fc <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002f76:	687b      	ldr	r3, [r7, #4]
20002f78:	681b      	ldr	r3, [r3, #0]
20002f7a:	689b      	ldr	r3, [r3, #8]
20002f7c:	f003 0304 	and.w	r3, r3, #4
20002f80:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002f82:	68fb      	ldr	r3, [r7, #12]
20002f84:	2b00      	cmp	r3, #0
20002f86:	d002      	beq.n	20002f8e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002f88:	6878      	ldr	r0, [r7, #4]
20002f8a:	f7ff fe0d 	bl	20002ba8 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002f8e:	687b      	ldr	r3, [r7, #4]
20002f90:	681b      	ldr	r3, [r3, #0]
20002f92:	687a      	ldr	r2, [r7, #4]
20002f94:	6812      	ldr	r2, [r2, #0]
20002f96:	69d1      	ldr	r1, [r2, #28]
20002f98:	78fa      	ldrb	r2, [r7, #3]
20002f9a:	f04f 0001 	mov.w	r0, #1
20002f9e:	fa00 f202 	lsl.w	r2, r0, r2
20002fa2:	ea6f 0202 	mvn.w	r2, r2
20002fa6:	ea01 0202 	and.w	r2, r1, r2
20002faa:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002fac:	687b      	ldr	r3, [r7, #4]
20002fae:	889b      	ldrh	r3, [r3, #4]
20002fb0:	b21b      	sxth	r3, r3
20002fb2:	4618      	mov	r0, r3
20002fb4:	f7ff fd06 	bl	200029c4 <NVIC_EnableIRQ>
}
20002fb8:	f107 0710 	add.w	r7, r7, #16
20002fbc:	46bd      	mov	sp, r7
20002fbe:	bd80      	pop	{r7, pc}

20002fc0 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002fc0:	b480      	push	{r7}
20002fc2:	b087      	sub	sp, #28
20002fc4:	af00      	add	r7, sp, #0
20002fc6:	6078      	str	r0, [r7, #4]
20002fc8:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002fca:	687a      	ldr	r2, [r7, #4]
20002fcc:	f64c 1398 	movw	r3, #51608	; 0xc998
20002fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fd4:	429a      	cmp	r2, r3
20002fd6:	d007      	beq.n	20002fe8 <MSS_SPI_transfer_frame+0x28>
20002fd8:	687a      	ldr	r2, [r7, #4]
20002fda:	f64c 1314 	movw	r3, #51476	; 0xc914
20002fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fe2:	429a      	cmp	r2, r3
20002fe4:	d000      	beq.n	20002fe8 <MSS_SPI_transfer_frame+0x28>
20002fe6:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002fe8:	687b      	ldr	r3, [r7, #4]
20002fea:	681b      	ldr	r3, [r3, #0]
20002fec:	681b      	ldr	r3, [r3, #0]
20002fee:	f003 0302 	and.w	r3, r3, #2
20002ff2:	2b00      	cmp	r3, #0
20002ff4:	d100      	bne.n	20002ff8 <MSS_SPI_transfer_frame+0x38>
20002ff6:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002ff8:	687b      	ldr	r3, [r7, #4]
20002ffa:	681a      	ldr	r2, [r3, #0]
20002ffc:	687b      	ldr	r3, [r7, #4]
20002ffe:	681b      	ldr	r3, [r3, #0]
20003000:	6819      	ldr	r1, [r3, #0]
20003002:	f240 03ff 	movw	r3, #255	; 0xff
20003006:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000300a:	ea01 0303 	and.w	r3, r1, r3
2000300e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003012:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003014:	687b      	ldr	r3, [r7, #4]
20003016:	681b      	ldr	r3, [r3, #0]
20003018:	687a      	ldr	r2, [r7, #4]
2000301a:	6812      	ldr	r2, [r2, #0]
2000301c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000301e:	f042 020c 	orr.w	r2, r2, #12
20003022:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20003024:	687b      	ldr	r3, [r7, #4]
20003026:	681b      	ldr	r3, [r3, #0]
20003028:	689b      	ldr	r3, [r3, #8]
2000302a:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000302e:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20003030:	e00b      	b.n	2000304a <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20003032:	687b      	ldr	r3, [r7, #4]
20003034:	681b      	ldr	r3, [r3, #0]
20003036:	691b      	ldr	r3, [r3, #16]
20003038:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
2000303a:	68bb      	ldr	r3, [r7, #8]
2000303c:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000303e:	687b      	ldr	r3, [r7, #4]
20003040:	681b      	ldr	r3, [r3, #0]
20003042:	689b      	ldr	r3, [r3, #8]
20003044:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003048:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
2000304a:	68fb      	ldr	r3, [r7, #12]
2000304c:	2b00      	cmp	r3, #0
2000304e:	d0f0      	beq.n	20003032 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20003050:	687b      	ldr	r3, [r7, #4]
20003052:	681b      	ldr	r3, [r3, #0]
20003054:	683a      	ldr	r2, [r7, #0]
20003056:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20003058:	687b      	ldr	r3, [r7, #4]
2000305a:	681b      	ldr	r3, [r3, #0]
2000305c:	689b      	ldr	r3, [r3, #8]
2000305e:	f003 0301 	and.w	r3, r3, #1
20003062:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20003064:	e005      	b.n	20003072 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20003066:	687b      	ldr	r3, [r7, #4]
20003068:	681b      	ldr	r3, [r3, #0]
2000306a:	689b      	ldr	r3, [r3, #8]
2000306c:	f003 0301 	and.w	r3, r3, #1
20003070:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20003072:	697b      	ldr	r3, [r7, #20]
20003074:	2b00      	cmp	r3, #0
20003076:	d0f6      	beq.n	20003066 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20003078:	687b      	ldr	r3, [r7, #4]
2000307a:	681b      	ldr	r3, [r3, #0]
2000307c:	689b      	ldr	r3, [r3, #8]
2000307e:	f003 0302 	and.w	r3, r3, #2
20003082:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20003084:	e005      	b.n	20003092 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20003086:	687b      	ldr	r3, [r7, #4]
20003088:	681b      	ldr	r3, [r3, #0]
2000308a:	689b      	ldr	r3, [r3, #8]
2000308c:	f003 0302 	and.w	r3, r3, #2
20003090:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20003092:	693b      	ldr	r3, [r7, #16]
20003094:	2b00      	cmp	r3, #0
20003096:	d0f6      	beq.n	20003086 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20003098:	687b      	ldr	r3, [r7, #4]
2000309a:	681b      	ldr	r3, [r3, #0]
2000309c:	691b      	ldr	r3, [r3, #16]
}
2000309e:	4618      	mov	r0, r3
200030a0:	f107 071c 	add.w	r7, r7, #28
200030a4:	46bd      	mov	sp, r7
200030a6:	bc80      	pop	{r7}
200030a8:	4770      	bx	lr
200030aa:	bf00      	nop

200030ac <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200030ac:	b480      	push	{r7}
200030ae:	b085      	sub	sp, #20
200030b0:	af00      	add	r7, sp, #0
200030b2:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200030b4:	f04f 0300 	mov.w	r3, #0
200030b8:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200030ba:	e00e      	b.n	200030da <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200030bc:	687b      	ldr	r3, [r7, #4]
200030be:	681b      	ldr	r3, [r3, #0]
200030c0:	687a      	ldr	r2, [r7, #4]
200030c2:	6891      	ldr	r1, [r2, #8]
200030c4:	687a      	ldr	r2, [r7, #4]
200030c6:	6912      	ldr	r2, [r2, #16]
200030c8:	440a      	add	r2, r1
200030ca:	7812      	ldrb	r2, [r2, #0]
200030cc:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
200030ce:	687b      	ldr	r3, [r7, #4]
200030d0:	691b      	ldr	r3, [r3, #16]
200030d2:	f103 0201 	add.w	r2, r3, #1
200030d6:	687b      	ldr	r3, [r7, #4]
200030d8:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200030da:	687b      	ldr	r3, [r7, #4]
200030dc:	681b      	ldr	r3, [r3, #0]
200030de:	689b      	ldr	r3, [r3, #8]
200030e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
200030e4:	2b00      	cmp	r3, #0
200030e6:	d105      	bne.n	200030f4 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200030e8:	687b      	ldr	r3, [r7, #4]
200030ea:	691a      	ldr	r2, [r3, #16]
200030ec:	687b      	ldr	r3, [r7, #4]
200030ee:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200030f0:	429a      	cmp	r2, r3
200030f2:	d3e3      	bcc.n	200030bc <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200030f4:	687b      	ldr	r3, [r7, #4]
200030f6:	691a      	ldr	r2, [r3, #16]
200030f8:	687b      	ldr	r3, [r7, #4]
200030fa:	68db      	ldr	r3, [r3, #12]
200030fc:	429a      	cmp	r2, r3
200030fe:	d31c      	bcc.n	2000313a <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003100:	e00e      	b.n	20003120 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20003102:	687b      	ldr	r3, [r7, #4]
20003104:	681b      	ldr	r3, [r3, #0]
20003106:	687a      	ldr	r2, [r7, #4]
20003108:	6951      	ldr	r1, [r2, #20]
2000310a:	687a      	ldr	r2, [r7, #4]
2000310c:	69d2      	ldr	r2, [r2, #28]
2000310e:	440a      	add	r2, r1
20003110:	7812      	ldrb	r2, [r2, #0]
20003112:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20003114:	687b      	ldr	r3, [r7, #4]
20003116:	69db      	ldr	r3, [r3, #28]
20003118:	f103 0201 	add.w	r2, r3, #1
2000311c:	687b      	ldr	r3, [r7, #4]
2000311e:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003120:	687b      	ldr	r3, [r7, #4]
20003122:	681b      	ldr	r3, [r3, #0]
20003124:	689b      	ldr	r3, [r3, #8]
20003126:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000312a:	2b00      	cmp	r3, #0
2000312c:	d105      	bne.n	2000313a <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
2000312e:	687b      	ldr	r3, [r7, #4]
20003130:	69da      	ldr	r2, [r3, #28]
20003132:	687b      	ldr	r3, [r7, #4]
20003134:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003136:	429a      	cmp	r2, r3
20003138:	d3e3      	bcc.n	20003102 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000313a:	687b      	ldr	r3, [r7, #4]
2000313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000313e:	2b00      	cmp	r3, #0
20003140:	d01f      	beq.n	20003182 <fill_slave_tx_fifo+0xd6>
20003142:	687b      	ldr	r3, [r7, #4]
20003144:	691a      	ldr	r2, [r3, #16]
20003146:	687b      	ldr	r3, [r7, #4]
20003148:	68db      	ldr	r3, [r3, #12]
2000314a:	429a      	cmp	r2, r3
2000314c:	d319      	bcc.n	20003182 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
2000314e:	687b      	ldr	r3, [r7, #4]
20003150:	69da      	ldr	r2, [r3, #28]
20003152:	687b      	ldr	r3, [r7, #4]
20003154:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20003156:	429a      	cmp	r2, r3
20003158:	d313      	bcc.n	20003182 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000315a:	e008      	b.n	2000316e <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
2000315c:	687b      	ldr	r3, [r7, #4]
2000315e:	681b      	ldr	r3, [r3, #0]
20003160:	f04f 0200 	mov.w	r2, #0
20003164:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20003166:	68fb      	ldr	r3, [r7, #12]
20003168:	f103 0301 	add.w	r3, r3, #1
2000316c:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000316e:	687b      	ldr	r3, [r7, #4]
20003170:	681b      	ldr	r3, [r3, #0]
20003172:	689b      	ldr	r3, [r3, #8]
20003174:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003178:	2b00      	cmp	r3, #0
2000317a:	d102      	bne.n	20003182 <fill_slave_tx_fifo+0xd6>
2000317c:	68fb      	ldr	r3, [r7, #12]
2000317e:	2b1f      	cmp	r3, #31
20003180:	d9ec      	bls.n	2000315c <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20003182:	f107 0714 	add.w	r7, r7, #20
20003186:	46bd      	mov	sp, r7
20003188:	bc80      	pop	{r7}
2000318a:	4770      	bx	lr

2000318c <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
2000318c:	b580      	push	{r7, lr}
2000318e:	b084      	sub	sp, #16
20003190:	af00      	add	r7, sp, #0
20003192:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003194:	687b      	ldr	r3, [r7, #4]
20003196:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000319a:	2b02      	cmp	r3, #2
2000319c:	d115      	bne.n	200031ca <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000319e:	e00c      	b.n	200031ba <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200031a0:	687b      	ldr	r3, [r7, #4]
200031a2:	681b      	ldr	r3, [r3, #0]
200031a4:	691b      	ldr	r3, [r3, #16]
200031a6:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200031a8:	687b      	ldr	r3, [r7, #4]
200031aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031ac:	2b00      	cmp	r3, #0
200031ae:	d004      	beq.n	200031ba <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200031b0:	687b      	ldr	r3, [r7, #4]
200031b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031b4:	68fa      	ldr	r2, [r7, #12]
200031b6:	4610      	mov	r0, r2
200031b8:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031ba:	687b      	ldr	r3, [r7, #4]
200031bc:	681b      	ldr	r3, [r3, #0]
200031be:	689b      	ldr	r3, [r3, #8]
200031c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031c4:	2b00      	cmp	r3, #0
200031c6:	d0eb      	beq.n	200031a0 <read_slave_rx_fifo+0x14>
200031c8:	e032      	b.n	20003230 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200031ca:	687b      	ldr	r3, [r7, #4]
200031cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200031d0:	2b01      	cmp	r3, #1
200031d2:	d125      	bne.n	20003220 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200031d4:	e017      	b.n	20003206 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200031d6:	687b      	ldr	r3, [r7, #4]
200031d8:	681b      	ldr	r3, [r3, #0]
200031da:	691b      	ldr	r3, [r3, #16]
200031dc:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
200031de:	687b      	ldr	r3, [r7, #4]
200031e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200031e2:	687b      	ldr	r3, [r7, #4]
200031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200031e6:	429a      	cmp	r2, r3
200031e8:	d207      	bcs.n	200031fa <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200031ea:	687b      	ldr	r3, [r7, #4]
200031ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200031ee:	687b      	ldr	r3, [r7, #4]
200031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200031f2:	4413      	add	r3, r2
200031f4:	68fa      	ldr	r2, [r7, #12]
200031f6:	b2d2      	uxtb	r2, r2
200031f8:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
200031fa:	687b      	ldr	r3, [r7, #4]
200031fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200031fe:	f103 0201 	add.w	r2, r3, #1
20003202:	687b      	ldr	r3, [r7, #4]
20003204:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003206:	687b      	ldr	r3, [r7, #4]
20003208:	681b      	ldr	r3, [r3, #0]
2000320a:	689b      	ldr	r3, [r3, #8]
2000320c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003210:	2b00      	cmp	r3, #0
20003212:	d0e0      	beq.n	200031d6 <read_slave_rx_fifo+0x4a>
20003214:	e00c      	b.n	20003230 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20003216:	687b      	ldr	r3, [r7, #4]
20003218:	681b      	ldr	r3, [r3, #0]
2000321a:	691b      	ldr	r3, [r3, #16]
2000321c:	60fb      	str	r3, [r7, #12]
2000321e:	e000      	b.n	20003222 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003220:	bf00      	nop
20003222:	687b      	ldr	r3, [r7, #4]
20003224:	681b      	ldr	r3, [r3, #0]
20003226:	689b      	ldr	r3, [r3, #8]
20003228:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000322c:	2b00      	cmp	r3, #0
2000322e:	d0f2      	beq.n	20003216 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003230:	f107 0710 	add.w	r7, r7, #16
20003234:	46bd      	mov	sp, r7
20003236:	bd80      	pop	{r7, pc}

20003238 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20003238:	b580      	push	{r7, lr}
2000323a:	b086      	sub	sp, #24
2000323c:	af00      	add	r7, sp, #0
2000323e:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20003240:	687b      	ldr	r3, [r7, #4]
20003242:	681b      	ldr	r3, [r3, #0]
20003244:	f103 0320 	add.w	r3, r3, #32
20003248:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000324a:	687a      	ldr	r2, [r7, #4]
2000324c:	f64c 1398 	movw	r3, #51608	; 0xc998
20003250:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003254:	429a      	cmp	r2, r3
20003256:	d007      	beq.n	20003268 <mss_spi_isr+0x30>
20003258:	687a      	ldr	r2, [r7, #4]
2000325a:	f64c 1314 	movw	r3, #51476	; 0xc914
2000325e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003262:	429a      	cmp	r2, r3
20003264:	d000      	beq.n	20003268 <mss_spi_isr+0x30>
20003266:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20003268:	693b      	ldr	r3, [r7, #16]
2000326a:	681b      	ldr	r3, [r3, #0]
2000326c:	f003 0302 	and.w	r3, r3, #2
20003270:	2b00      	cmp	r3, #0
20003272:	d052      	beq.n	2000331a <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003274:	687b      	ldr	r3, [r7, #4]
20003276:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000327a:	2b02      	cmp	r3, #2
2000327c:	d115      	bne.n	200032aa <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000327e:	e00c      	b.n	2000329a <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20003280:	687b      	ldr	r3, [r7, #4]
20003282:	681b      	ldr	r3, [r3, #0]
20003284:	691b      	ldr	r3, [r3, #16]
20003286:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20003288:	687b      	ldr	r3, [r7, #4]
2000328a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000328c:	2b00      	cmp	r3, #0
2000328e:	d004      	beq.n	2000329a <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20003290:	687b      	ldr	r3, [r7, #4]
20003292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003294:	68fa      	ldr	r2, [r7, #12]
20003296:	4610      	mov	r0, r2
20003298:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000329a:	687b      	ldr	r3, [r7, #4]
2000329c:	681b      	ldr	r3, [r3, #0]
2000329e:	689b      	ldr	r3, [r3, #8]
200032a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200032a4:	2b00      	cmp	r3, #0
200032a6:	d0eb      	beq.n	20003280 <mss_spi_isr+0x48>
200032a8:	e032      	b.n	20003310 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200032aa:	687b      	ldr	r3, [r7, #4]
200032ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200032b0:	2b01      	cmp	r3, #1
200032b2:	d125      	bne.n	20003300 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200032b4:	e017      	b.n	200032e6 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200032b6:	687b      	ldr	r3, [r7, #4]
200032b8:	681b      	ldr	r3, [r3, #0]
200032ba:	691b      	ldr	r3, [r3, #16]
200032bc:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200032be:	687b      	ldr	r3, [r7, #4]
200032c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200032c2:	687b      	ldr	r3, [r7, #4]
200032c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200032c6:	429a      	cmp	r2, r3
200032c8:	d207      	bcs.n	200032da <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200032ca:	687b      	ldr	r3, [r7, #4]
200032cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200032ce:	687b      	ldr	r3, [r7, #4]
200032d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200032d2:	4413      	add	r3, r2
200032d4:	68fa      	ldr	r2, [r7, #12]
200032d6:	b2d2      	uxtb	r2, r2
200032d8:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
200032da:	687b      	ldr	r3, [r7, #4]
200032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200032de:	f103 0201 	add.w	r2, r3, #1
200032e2:	687b      	ldr	r3, [r7, #4]
200032e4:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200032e6:	687b      	ldr	r3, [r7, #4]
200032e8:	681b      	ldr	r3, [r3, #0]
200032ea:	689b      	ldr	r3, [r3, #8]
200032ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
200032f0:	2b00      	cmp	r3, #0
200032f2:	d0e0      	beq.n	200032b6 <mss_spi_isr+0x7e>
200032f4:	e00c      	b.n	20003310 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200032f6:	687b      	ldr	r3, [r7, #4]
200032f8:	681b      	ldr	r3, [r3, #0]
200032fa:	691b      	ldr	r3, [r3, #16]
200032fc:	60fb      	str	r3, [r7, #12]
200032fe:	e000      	b.n	20003302 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003300:	bf00      	nop
20003302:	687b      	ldr	r3, [r7, #4]
20003304:	681b      	ldr	r3, [r3, #0]
20003306:	689b      	ldr	r3, [r3, #8]
20003308:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000330c:	2b00      	cmp	r3, #0
2000330e:	d0f2      	beq.n	200032f6 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003310:	687b      	ldr	r3, [r7, #4]
20003312:	681b      	ldr	r3, [r3, #0]
20003314:	f04f 0202 	mov.w	r2, #2
20003318:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000331a:	693b      	ldr	r3, [r7, #16]
2000331c:	681b      	ldr	r3, [r3, #0]
2000331e:	f003 0301 	and.w	r3, r3, #1
20003322:	b2db      	uxtb	r3, r3
20003324:	2b00      	cmp	r3, #0
20003326:	d012      	beq.n	2000334e <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003328:	687b      	ldr	r3, [r7, #4]
2000332a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000332e:	2b02      	cmp	r3, #2
20003330:	d105      	bne.n	2000333e <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003332:	687b      	ldr	r3, [r7, #4]
20003334:	681b      	ldr	r3, [r3, #0]
20003336:	687a      	ldr	r2, [r7, #4]
20003338:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000333a:	615a      	str	r2, [r3, #20]
2000333c:	e002      	b.n	20003344 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
2000333e:	6878      	ldr	r0, [r7, #4]
20003340:	f7ff feb4 	bl	200030ac <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20003344:	687b      	ldr	r3, [r7, #4]
20003346:	681b      	ldr	r3, [r3, #0]
20003348:	f04f 0201 	mov.w	r2, #1
2000334c:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
2000334e:	693b      	ldr	r3, [r7, #16]
20003350:	681b      	ldr	r3, [r3, #0]
20003352:	f003 0310 	and.w	r3, r3, #16
20003356:	2b00      	cmp	r3, #0
20003358:	d023      	beq.n	200033a2 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000335a:	6878      	ldr	r0, [r7, #4]
2000335c:	f7ff ff16 	bl	2000318c <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20003360:	687b      	ldr	r3, [r7, #4]
20003362:	6a1b      	ldr	r3, [r3, #32]
20003364:	2b00      	cmp	r3, #0
20003366:	d00b      	beq.n	20003380 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20003368:	687b      	ldr	r3, [r7, #4]
2000336a:	6a1b      	ldr	r3, [r3, #32]
2000336c:	687a      	ldr	r2, [r7, #4]
2000336e:	6a91      	ldr	r1, [r2, #40]	; 0x28
20003370:	687a      	ldr	r2, [r7, #4]
20003372:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003374:	4608      	mov	r0, r1
20003376:	4611      	mov	r1, r2
20003378:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000337a:	6878      	ldr	r0, [r7, #4]
2000337c:	f7ff fe96 	bl	200030ac <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20003380:	687b      	ldr	r3, [r7, #4]
20003382:	f04f 0201 	mov.w	r2, #1
20003386:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20003388:	687b      	ldr	r3, [r7, #4]
2000338a:	681b      	ldr	r3, [r3, #0]
2000338c:	687a      	ldr	r2, [r7, #4]
2000338e:	6812      	ldr	r2, [r2, #0]
20003390:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003392:	f022 0210 	bic.w	r2, r2, #16
20003396:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003398:	687b      	ldr	r3, [r7, #4]
2000339a:	681b      	ldr	r3, [r3, #0]
2000339c:	f04f 0210 	mov.w	r2, #16
200033a0:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200033a2:	693b      	ldr	r3, [r7, #16]
200033a4:	681b      	ldr	r3, [r3, #0]
200033a6:	f003 0304 	and.w	r3, r3, #4
200033aa:	2b00      	cmp	r3, #0
200033ac:	d00f      	beq.n	200033ce <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200033ae:	687b      	ldr	r3, [r7, #4]
200033b0:	681b      	ldr	r3, [r3, #0]
200033b2:	687a      	ldr	r2, [r7, #4]
200033b4:	6812      	ldr	r2, [r2, #0]
200033b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200033b8:	f042 0204 	orr.w	r2, r2, #4
200033bc:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200033be:	6878      	ldr	r0, [r7, #4]
200033c0:	f7ff fbf2 	bl	20002ba8 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200033c4:	687b      	ldr	r3, [r7, #4]
200033c6:	681b      	ldr	r3, [r3, #0]
200033c8:	f04f 0204 	mov.w	r2, #4
200033cc:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200033ce:	693b      	ldr	r3, [r7, #16]
200033d0:	681b      	ldr	r3, [r3, #0]
200033d2:	f003 0308 	and.w	r3, r3, #8
200033d6:	2b00      	cmp	r3, #0
200033d8:	d031      	beq.n	2000343e <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200033da:	687b      	ldr	r3, [r7, #4]
200033dc:	681b      	ldr	r3, [r3, #0]
200033de:	687a      	ldr	r2, [r7, #4]
200033e0:	6812      	ldr	r2, [r2, #0]
200033e2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200033e4:	f042 0208 	orr.w	r2, r2, #8
200033e8:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200033ea:	687b      	ldr	r3, [r7, #4]
200033ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200033f0:	2b02      	cmp	r3, #2
200033f2:	d113      	bne.n	2000341c <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200033f4:	687b      	ldr	r3, [r7, #4]
200033f6:	681a      	ldr	r2, [r3, #0]
200033f8:	687b      	ldr	r3, [r7, #4]
200033fa:	681b      	ldr	r3, [r3, #0]
200033fc:	6819      	ldr	r1, [r3, #0]
200033fe:	f240 03ff 	movw	r3, #255	; 0xff
20003402:	f6cf 7300 	movt	r3, #65280	; 0xff00
20003406:	ea01 0303 	and.w	r3, r1, r3
2000340a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2000340e:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003410:	687b      	ldr	r3, [r7, #4]
20003412:	681b      	ldr	r3, [r3, #0]
20003414:	687a      	ldr	r2, [r7, #4]
20003416:	6f92      	ldr	r2, [r2, #120]	; 0x78
20003418:	615a      	str	r2, [r3, #20]
2000341a:	e00b      	b.n	20003434 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
2000341c:	687b      	ldr	r3, [r7, #4]
2000341e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003422:	2b01      	cmp	r3, #1
20003424:	d106      	bne.n	20003434 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20003426:	687b      	ldr	r3, [r7, #4]
20003428:	f04f 0200 	mov.w	r2, #0
2000342c:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
2000342e:	6878      	ldr	r0, [r7, #4]
20003430:	f7ff fe3c 	bl	200030ac <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003434:	687b      	ldr	r3, [r7, #4]
20003436:	681b      	ldr	r3, [r3, #0]
20003438:	f04f 0208 	mov.w	r2, #8
2000343c:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
2000343e:	693b      	ldr	r3, [r7, #16]
20003440:	681b      	ldr	r3, [r3, #0]
20003442:	f003 0320 	and.w	r3, r3, #32
20003446:	2b00      	cmp	r3, #0
20003448:	d049      	beq.n	200034de <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000344a:	6878      	ldr	r0, [r7, #4]
2000344c:	f7ff fe9e 	bl	2000318c <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003450:	687b      	ldr	r3, [r7, #4]
20003452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003454:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20003456:	687b      	ldr	r3, [r7, #4]
20003458:	6a1b      	ldr	r3, [r3, #32]
2000345a:	2b00      	cmp	r3, #0
2000345c:	d01c      	beq.n	20003498 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
2000345e:	687b      	ldr	r3, [r7, #4]
20003460:	f04f 0200 	mov.w	r2, #0
20003464:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20003466:	687b      	ldr	r3, [r7, #4]
20003468:	f04f 0200 	mov.w	r2, #0
2000346c:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
2000346e:	687b      	ldr	r3, [r7, #4]
20003470:	f04f 0200 	mov.w	r2, #0
20003474:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20003476:	687b      	ldr	r3, [r7, #4]
20003478:	f04f 0200 	mov.w	r2, #0
2000347c:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000347e:	687b      	ldr	r3, [r7, #4]
20003480:	681b      	ldr	r3, [r3, #0]
20003482:	f04f 0210 	mov.w	r2, #16
20003486:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20003488:	687b      	ldr	r3, [r7, #4]
2000348a:	681b      	ldr	r3, [r3, #0]
2000348c:	687a      	ldr	r2, [r7, #4]
2000348e:	6812      	ldr	r2, [r2, #0]
20003490:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003492:	f042 0210 	orr.w	r2, r2, #16
20003496:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20003498:	687b      	ldr	r3, [r7, #4]
2000349a:	f04f 0200 	mov.w	r2, #0
2000349e:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200034a0:	687b      	ldr	r3, [r7, #4]
200034a2:	681b      	ldr	r3, [r3, #0]
200034a4:	687a      	ldr	r2, [r7, #4]
200034a6:	6812      	ldr	r2, [r2, #0]
200034a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200034aa:	f042 020c 	orr.w	r2, r2, #12
200034ae:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200034b0:	6878      	ldr	r0, [r7, #4]
200034b2:	f7ff fdfb 	bl	200030ac <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200034b6:	687b      	ldr	r3, [r7, #4]
200034b8:	f04f 0200 	mov.w	r2, #0
200034bc:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
200034be:	687b      	ldr	r3, [r7, #4]
200034c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200034c2:	2b00      	cmp	r3, #0
200034c4:	d006      	beq.n	200034d4 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
200034c6:	687b      	ldr	r3, [r7, #4]
200034c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200034ca:	687a      	ldr	r2, [r7, #4]
200034cc:	6a92      	ldr	r2, [r2, #40]	; 0x28
200034ce:	4610      	mov	r0, r2
200034d0:	6979      	ldr	r1, [r7, #20]
200034d2:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
200034d4:	687b      	ldr	r3, [r7, #4]
200034d6:	681b      	ldr	r3, [r3, #0]
200034d8:	f04f 0220 	mov.w	r2, #32
200034dc:	60da      	str	r2, [r3, #12]
    }
}
200034de:	f107 0718 	add.w	r7, r7, #24
200034e2:	46bd      	mov	sp, r7
200034e4:	bd80      	pop	{r7, pc}
200034e6:	bf00      	nop

200034e8 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200034e8:	4668      	mov	r0, sp
200034ea:	f020 0107 	bic.w	r1, r0, #7
200034ee:	468d      	mov	sp, r1
200034f0:	b589      	push	{r0, r3, r7, lr}
200034f2:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200034f4:	f64c 1098 	movw	r0, #51608	; 0xc998
200034f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200034fc:	f7ff fe9c 	bl	20003238 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20003500:	f04f 000c 	mov.w	r0, #12
20003504:	f7ff fa98 	bl	20002a38 <NVIC_ClearPendingIRQ>
}
20003508:	46bd      	mov	sp, r7
2000350a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000350e:	4685      	mov	sp, r0
20003510:	4770      	bx	lr
20003512:	bf00      	nop

20003514 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003514:	4668      	mov	r0, sp
20003516:	f020 0107 	bic.w	r1, r0, #7
2000351a:	468d      	mov	sp, r1
2000351c:	b589      	push	{r0, r3, r7, lr}
2000351e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003520:	f64c 1014 	movw	r0, #51476	; 0xc914
20003524:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003528:	f7ff fe86 	bl	20003238 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
2000352c:	f04f 000d 	mov.w	r0, #13
20003530:	f7ff fa82 	bl	20002a38 <NVIC_ClearPendingIRQ>
}
20003534:	46bd      	mov	sp, r7
20003536:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000353a:	4685      	mov	sp, r0
2000353c:	4770      	bx	lr
2000353e:	bf00      	nop

20003540 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003540:	b480      	push	{r7}
20003542:	b083      	sub	sp, #12
20003544:	af00      	add	r7, sp, #0
20003546:	4603      	mov	r3, r0
20003548:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000354a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000354e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003552:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003556:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000355a:	88f9      	ldrh	r1, [r7, #6]
2000355c:	f001 011f 	and.w	r1, r1, #31
20003560:	f04f 0001 	mov.w	r0, #1
20003564:	fa00 f101 	lsl.w	r1, r0, r1
20003568:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000356c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003570:	f107 070c 	add.w	r7, r7, #12
20003574:	46bd      	mov	sp, r7
20003576:	bc80      	pop	{r7}
20003578:	4770      	bx	lr
2000357a:	bf00      	nop

2000357c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
2000357c:	b580      	push	{r7, lr}
2000357e:	b082      	sub	sp, #8
20003580:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20003582:	f242 0300 	movw	r3, #8192	; 0x2000
20003586:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000358a:	f242 0200 	movw	r2, #8192	; 0x2000
2000358e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003592:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003594:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20003598:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000359a:	f04f 0300 	mov.w	r3, #0
2000359e:	607b      	str	r3, [r7, #4]
200035a0:	e00e      	b.n	200035c0 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200035a2:	687a      	ldr	r2, [r7, #4]
200035a4:	f64b 73f8 	movw	r3, #49144	; 0xbff8
200035a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200035b0:	b21b      	sxth	r3, r3
200035b2:	4618      	mov	r0, r3
200035b4:	f7ff ffc4 	bl	20003540 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200035b8:	687b      	ldr	r3, [r7, #4]
200035ba:	f103 0301 	add.w	r3, r3, #1
200035be:	607b      	str	r3, [r7, #4]
200035c0:	687b      	ldr	r3, [r7, #4]
200035c2:	2b1f      	cmp	r3, #31
200035c4:	d9ed      	bls.n	200035a2 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200035c6:	f242 0300 	movw	r3, #8192	; 0x2000
200035ca:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035ce:	f242 0200 	movw	r2, #8192	; 0x2000
200035d2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200035d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200035d8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
200035dc:	631a      	str	r2, [r3, #48]	; 0x30
}
200035de:	f107 0708 	add.w	r7, r7, #8
200035e2:	46bd      	mov	sp, r7
200035e4:	bd80      	pop	{r7, pc}
200035e6:	bf00      	nop

200035e8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200035e8:	b480      	push	{r7}
200035ea:	b085      	sub	sp, #20
200035ec:	af00      	add	r7, sp, #0
200035ee:	4603      	mov	r3, r0
200035f0:	6039      	str	r1, [r7, #0]
200035f2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
200035f4:	79fb      	ldrb	r3, [r7, #7]
200035f6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200035f8:	68fb      	ldr	r3, [r7, #12]
200035fa:	2b1f      	cmp	r3, #31
200035fc:	d900      	bls.n	20003600 <MSS_GPIO_config+0x18>
200035fe:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20003600:	68fb      	ldr	r3, [r7, #12]
20003602:	2b1f      	cmp	r3, #31
20003604:	d808      	bhi.n	20003618 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20003606:	68fa      	ldr	r2, [r7, #12]
20003608:	f64b 7378 	movw	r3, #49016	; 0xbf78
2000360c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003614:	683a      	ldr	r2, [r7, #0]
20003616:	601a      	str	r2, [r3, #0]
    }
}
20003618:	f107 0714 	add.w	r7, r7, #20
2000361c:	46bd      	mov	sp, r7
2000361e:	bc80      	pop	{r7}
20003620:	4770      	bx	lr
20003622:	bf00      	nop

20003624 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20003624:	b480      	push	{r7}
20003626:	b085      	sub	sp, #20
20003628:	af00      	add	r7, sp, #0
2000362a:	4602      	mov	r2, r0
2000362c:	460b      	mov	r3, r1
2000362e:	71fa      	strb	r2, [r7, #7]
20003630:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20003632:	79fb      	ldrb	r3, [r7, #7]
20003634:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20003636:	68fb      	ldr	r3, [r7, #12]
20003638:	2b1f      	cmp	r3, #31
2000363a:	d900      	bls.n	2000363e <MSS_GPIO_set_output+0x1a>
2000363c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
2000363e:	68fb      	ldr	r3, [r7, #12]
20003640:	2b1f      	cmp	r3, #31
20003642:	d809      	bhi.n	20003658 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003644:	f240 0300 	movw	r3, #0
20003648:	f2c4 2326 	movt	r3, #16934	; 0x4226
2000364c:	68fa      	ldr	r2, [r7, #12]
2000364e:	79b9      	ldrb	r1, [r7, #6]
20003650:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20003658:	f107 0714 	add.w	r7, r7, #20
2000365c:	46bd      	mov	sp, r7
2000365e:	bc80      	pop	{r7}
20003660:	4770      	bx	lr
20003662:	bf00      	nop

20003664 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003664:	b480      	push	{r7}
20003666:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003668:	46bd      	mov	sp, r7
2000366a:	bc80      	pop	{r7}
2000366c:	4770      	bx	lr
2000366e:	bf00      	nop

20003670 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003670:	b580      	push	{r7, lr}
20003672:	b08a      	sub	sp, #40	; 0x28
20003674:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003676:	f24c 0338 	movw	r3, #49208	; 0xc038
2000367a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000367e:	46bc      	mov	ip, r7
20003680:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003682:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003686:	f242 0300 	movw	r3, #8192	; 0x2000
2000368a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000368e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003690:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003694:	f003 0303 	and.w	r3, r3, #3
20003698:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000369c:	f107 0228 	add.w	r2, r7, #40	; 0x28
200036a0:	4413      	add	r3, r2
200036a2:	f853 3c28 	ldr.w	r3, [r3, #-40]
200036a6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200036a8:	f242 0300 	movw	r3, #8192	; 0x2000
200036ac:	f2ce 0304 	movt	r3, #57348	; 0xe004
200036b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200036b2:	ea4f 1313 	mov.w	r3, r3, lsr #4
200036b6:	f003 0303 	and.w	r3, r3, #3
200036ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
200036be:	f107 0228 	add.w	r2, r7, #40	; 0x28
200036c2:	4413      	add	r3, r2
200036c4:	f853 3c28 	ldr.w	r3, [r3, #-40]
200036c8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200036ca:	f242 0300 	movw	r3, #8192	; 0x2000
200036ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
200036d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200036d4:	ea4f 1393 	mov.w	r3, r3, lsr #6
200036d8:	f003 0303 	and.w	r3, r3, #3
200036dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
200036e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200036e4:	4413      	add	r3, r2
200036e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200036ea:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200036ec:	f242 0300 	movw	r3, #8192	; 0x2000
200036f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200036f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200036f6:	ea4f 2313 	mov.w	r3, r3, lsr #8
200036fa:	f003 031f 	and.w	r3, r3, #31
200036fe:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003700:	f242 0300 	movw	r3, #8192	; 0x2000
20003704:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000370a:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000370e:	f003 0301 	and.w	r3, r3, #1
20003712:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003714:	6a3b      	ldr	r3, [r7, #32]
20003716:	f103 0301 	add.w	r3, r3, #1
2000371a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
2000371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000371e:	2b00      	cmp	r3, #0
20003720:	d003      	beq.n	2000372a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003722:	69fb      	ldr	r3, [r7, #28]
20003724:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003728:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000372a:	f000 f849 	bl	200037c0 <GetSystemClock>
2000372e:	4602      	mov	r2, r0
20003730:	f24c 23f8 	movw	r3, #49912	; 0xc2f8
20003734:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003738:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000373a:	f24c 23f8 	movw	r3, #49912	; 0xc2f8
2000373e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003742:	681a      	ldr	r2, [r3, #0]
20003744:	693b      	ldr	r3, [r7, #16]
20003746:	fbb2 f2f3 	udiv	r2, r2, r3
2000374a:	f24c 23fc 	movw	r3, #49916	; 0xc2fc
2000374e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003752:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003754:	f24c 23f8 	movw	r3, #49912	; 0xc2f8
20003758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000375c:	681a      	ldr	r2, [r3, #0]
2000375e:	697b      	ldr	r3, [r7, #20]
20003760:	fbb2 f2f3 	udiv	r2, r2, r3
20003764:	f24c 3300 	movw	r3, #49920	; 0xc300
20003768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000376c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000376e:	f24c 23f8 	movw	r3, #49912	; 0xc2f8
20003772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003776:	681a      	ldr	r2, [r3, #0]
20003778:	69bb      	ldr	r3, [r7, #24]
2000377a:	fbb2 f2f3 	udiv	r2, r2, r3
2000377e:	f24c 3304 	movw	r3, #49924	; 0xc304
20003782:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003786:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003788:	f24c 23f8 	movw	r3, #49912	; 0xc2f8
2000378c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003790:	681a      	ldr	r2, [r3, #0]
20003792:	69fb      	ldr	r3, [r7, #28]
20003794:	fbb2 f2f3 	udiv	r2, r2, r3
20003798:	f24c 3308 	movw	r3, #49928	; 0xc308
2000379c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037a0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200037a2:	f24c 23f8 	movw	r3, #49912	; 0xc2f8
200037a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037aa:	681a      	ldr	r2, [r3, #0]
200037ac:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
200037b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037b4:	601a      	str	r2, [r3, #0]
}
200037b6:	f107 0728 	add.w	r7, r7, #40	; 0x28
200037ba:	46bd      	mov	sp, r7
200037bc:	bd80      	pop	{r7, pc}
200037be:	bf00      	nop

200037c0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200037c0:	b480      	push	{r7}
200037c2:	b08b      	sub	sp, #44	; 0x2c
200037c4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200037c6:	f04f 0300 	mov.w	r3, #0
200037ca:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200037cc:	f640 031c 	movw	r3, #2076	; 0x81c
200037d0:	f2c6 0308 	movt	r3, #24584	; 0x6008
200037d4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200037d6:	f240 2330 	movw	r3, #560	; 0x230
200037da:	f2c6 0308 	movt	r3, #24584	; 0x6008
200037de:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200037e0:	68fb      	ldr	r3, [r7, #12]
200037e2:	681b      	ldr	r3, [r3, #0]
200037e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200037e8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200037ea:	693a      	ldr	r2, [r7, #16]
200037ec:	f241 13cf 	movw	r3, #4559	; 0x11cf
200037f0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200037f4:	429a      	cmp	r2, r3
200037f6:	d108      	bne.n	2000380a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200037f8:	f64e 732c 	movw	r3, #61228	; 0xef2c
200037fc:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003800:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003802:	697b      	ldr	r3, [r7, #20]
20003804:	681b      	ldr	r3, [r3, #0]
20003806:	607b      	str	r3, [r7, #4]
20003808:	e03d      	b.n	20003886 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000380a:	68bb      	ldr	r3, [r7, #8]
2000380c:	681a      	ldr	r2, [r3, #0]
2000380e:	f244 3341 	movw	r3, #17217	; 0x4341
20003812:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20003816:	429a      	cmp	r2, r3
20003818:	d135      	bne.n	20003886 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000381a:	f640 0340 	movw	r3, #2112	; 0x840
2000381e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003822:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003824:	69bb      	ldr	r3, [r7, #24]
20003826:	681b      	ldr	r3, [r3, #0]
20003828:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000382a:	69fb      	ldr	r3, [r7, #28]
2000382c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003830:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003832:	69fa      	ldr	r2, [r7, #28]
20003834:	f240 3300 	movw	r3, #768	; 0x300
20003838:	f2c0 0301 	movt	r3, #1
2000383c:	429a      	cmp	r2, r3
2000383e:	d922      	bls.n	20003886 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003840:	69fa      	ldr	r2, [r7, #28]
20003842:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003846:	f2c0 0301 	movt	r3, #1
2000384a:	429a      	cmp	r2, r3
2000384c:	d808      	bhi.n	20003860 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000384e:	f241 632c 	movw	r3, #5676	; 0x162c
20003852:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003856:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003858:	6a3b      	ldr	r3, [r7, #32]
2000385a:	681b      	ldr	r3, [r3, #0]
2000385c:	607b      	str	r3, [r7, #4]
2000385e:	e012      	b.n	20003886 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003860:	69fa      	ldr	r2, [r7, #28]
20003862:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003866:	f2c0 0302 	movt	r3, #2
2000386a:	429a      	cmp	r2, r3
2000386c:	d808      	bhi.n	20003880 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000386e:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003872:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003876:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000387a:	681b      	ldr	r3, [r3, #0]
2000387c:	607b      	str	r3, [r7, #4]
2000387e:	e002      	b.n	20003886 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003880:	f04f 0300 	mov.w	r3, #0
20003884:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20003886:	687b      	ldr	r3, [r7, #4]
20003888:	2b00      	cmp	r3, #0
2000388a:	d105      	bne.n	20003898 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000388c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000388e:	f647 0340 	movw	r3, #30784	; 0x7840
20003892:	f2c0 137d 	movt	r3, #381	; 0x17d
20003896:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003898:	687b      	ldr	r3, [r7, #4]
}
2000389a:	4618      	mov	r0, r3
2000389c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200038a0:	46bd      	mov	sp, r7
200038a2:	bc80      	pop	{r7}
200038a4:	4770      	bx	lr
200038a6:	bf00      	nop

200038a8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200038a8:	b480      	push	{r7}
200038aa:	b083      	sub	sp, #12
200038ac:	af00      	add	r7, sp, #0
200038ae:	4603      	mov	r3, r0
200038b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200038b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200038b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200038ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200038be:	ea4f 1252 	mov.w	r2, r2, lsr #5
200038c2:	88f9      	ldrh	r1, [r7, #6]
200038c4:	f001 011f 	and.w	r1, r1, #31
200038c8:	f04f 0001 	mov.w	r0, #1
200038cc:	fa00 f101 	lsl.w	r1, r0, r1
200038d0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200038d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200038d8:	f107 070c 	add.w	r7, r7, #12
200038dc:	46bd      	mov	sp, r7
200038de:	bc80      	pop	{r7}
200038e0:	4770      	bx	lr
200038e2:	bf00      	nop

200038e4 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200038e4:	b480      	push	{r7}
200038e6:	b083      	sub	sp, #12
200038e8:	af00      	add	r7, sp, #0
200038ea:	4603      	mov	r3, r0
200038ec:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200038ee:	f107 070c 	add.w	r7, r7, #12
200038f2:	46bd      	mov	sp, r7
200038f4:	bc80      	pop	{r7}
200038f6:	4770      	bx	lr

200038f8 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
200038f8:	4668      	mov	r0, sp
200038fa:	f020 0107 	bic.w	r1, r0, #7
200038fe:	468d      	mov	sp, r1
20003900:	b589      	push	{r0, r3, r7, lr}
20003902:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20003904:	f04f 0000 	mov.w	r0, #0
20003908:	f7ff ffec 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
2000390c:	f04f 0076 	mov.w	r0, #118	; 0x76
20003910:	f7ff ffca 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003914:	46bd      	mov	sp, r7
20003916:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000391a:	4685      	mov	sp, r0
2000391c:	4770      	bx	lr
2000391e:	bf00      	nop

20003920 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003920:	4668      	mov	r0, sp
20003922:	f020 0107 	bic.w	r1, r0, #7
20003926:	468d      	mov	sp, r1
20003928:	b589      	push	{r0, r3, r7, lr}
2000392a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
2000392c:	f04f 0001 	mov.w	r0, #1
20003930:	f7ff ffd8 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003934:	f04f 0077 	mov.w	r0, #119	; 0x77
20003938:	f7ff ffb6 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
2000393c:	46bd      	mov	sp, r7
2000393e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003942:	4685      	mov	sp, r0
20003944:	4770      	bx	lr
20003946:	bf00      	nop

20003948 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003948:	4668      	mov	r0, sp
2000394a:	f020 0107 	bic.w	r1, r0, #7
2000394e:	468d      	mov	sp, r1
20003950:	b589      	push	{r0, r3, r7, lr}
20003952:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003954:	f04f 0002 	mov.w	r0, #2
20003958:	f7ff ffc4 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
2000395c:	f04f 0078 	mov.w	r0, #120	; 0x78
20003960:	f7ff ffa2 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003964:	46bd      	mov	sp, r7
20003966:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000396a:	4685      	mov	sp, r0
2000396c:	4770      	bx	lr
2000396e:	bf00      	nop

20003970 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003970:	4668      	mov	r0, sp
20003972:	f020 0107 	bic.w	r1, r0, #7
20003976:	468d      	mov	sp, r1
20003978:	b589      	push	{r0, r3, r7, lr}
2000397a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
2000397c:	f04f 0003 	mov.w	r0, #3
20003980:	f7ff ffb0 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20003984:	f04f 0079 	mov.w	r0, #121	; 0x79
20003988:	f7ff ff8e 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
2000398c:	46bd      	mov	sp, r7
2000398e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003992:	4685      	mov	sp, r0
20003994:	4770      	bx	lr
20003996:	bf00      	nop

20003998 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20003998:	4668      	mov	r0, sp
2000399a:	f020 0107 	bic.w	r1, r0, #7
2000399e:	468d      	mov	sp, r1
200039a0:	b589      	push	{r0, r3, r7, lr}
200039a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200039a4:	f04f 0004 	mov.w	r0, #4
200039a8:	f7ff ff9c 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200039ac:	f04f 007a 	mov.w	r0, #122	; 0x7a
200039b0:	f7ff ff7a 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
200039b4:	46bd      	mov	sp, r7
200039b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039ba:	4685      	mov	sp, r0
200039bc:	4770      	bx	lr
200039be:	bf00      	nop

200039c0 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200039c0:	4668      	mov	r0, sp
200039c2:	f020 0107 	bic.w	r1, r0, #7
200039c6:	468d      	mov	sp, r1
200039c8:	b589      	push	{r0, r3, r7, lr}
200039ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200039cc:	f04f 0005 	mov.w	r0, #5
200039d0:	f7ff ff88 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200039d4:	f04f 007b 	mov.w	r0, #123	; 0x7b
200039d8:	f7ff ff66 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
200039dc:	46bd      	mov	sp, r7
200039de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039e2:	4685      	mov	sp, r0
200039e4:	4770      	bx	lr
200039e6:	bf00      	nop

200039e8 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200039e8:	4668      	mov	r0, sp
200039ea:	f020 0107 	bic.w	r1, r0, #7
200039ee:	468d      	mov	sp, r1
200039f0:	b589      	push	{r0, r3, r7, lr}
200039f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200039f4:	f04f 0006 	mov.w	r0, #6
200039f8:	f7ff ff74 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
200039fc:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003a00:	f7ff ff52 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003a04:	46bd      	mov	sp, r7
20003a06:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a0a:	4685      	mov	sp, r0
20003a0c:	4770      	bx	lr
20003a0e:	bf00      	nop

20003a10 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003a10:	4668      	mov	r0, sp
20003a12:	f020 0107 	bic.w	r1, r0, #7
20003a16:	468d      	mov	sp, r1
20003a18:	b589      	push	{r0, r3, r7, lr}
20003a1a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003a1c:	f04f 0007 	mov.w	r0, #7
20003a20:	f7ff ff60 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003a24:	f04f 007d 	mov.w	r0, #125	; 0x7d
20003a28:	f7ff ff3e 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003a2c:	46bd      	mov	sp, r7
20003a2e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a32:	4685      	mov	sp, r0
20003a34:	4770      	bx	lr
20003a36:	bf00      	nop

20003a38 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003a38:	4668      	mov	r0, sp
20003a3a:	f020 0107 	bic.w	r1, r0, #7
20003a3e:	468d      	mov	sp, r1
20003a40:	b589      	push	{r0, r3, r7, lr}
20003a42:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003a44:	f04f 0008 	mov.w	r0, #8
20003a48:	f7ff ff4c 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003a4c:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003a50:	f7ff ff2a 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003a54:	46bd      	mov	sp, r7
20003a56:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a5a:	4685      	mov	sp, r0
20003a5c:	4770      	bx	lr
20003a5e:	bf00      	nop

20003a60 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003a60:	4668      	mov	r0, sp
20003a62:	f020 0107 	bic.w	r1, r0, #7
20003a66:	468d      	mov	sp, r1
20003a68:	b589      	push	{r0, r3, r7, lr}
20003a6a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003a6c:	f04f 0009 	mov.w	r0, #9
20003a70:	f7ff ff38 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20003a74:	f04f 007f 	mov.w	r0, #127	; 0x7f
20003a78:	f7ff ff16 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003a7c:	46bd      	mov	sp, r7
20003a7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a82:	4685      	mov	sp, r0
20003a84:	4770      	bx	lr
20003a86:	bf00      	nop

20003a88 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003a88:	4668      	mov	r0, sp
20003a8a:	f020 0107 	bic.w	r1, r0, #7
20003a8e:	468d      	mov	sp, r1
20003a90:	b589      	push	{r0, r3, r7, lr}
20003a92:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20003a94:	f04f 000a 	mov.w	r0, #10
20003a98:	f7ff ff24 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20003a9c:	f04f 0080 	mov.w	r0, #128	; 0x80
20003aa0:	f7ff ff02 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003aa4:	46bd      	mov	sp, r7
20003aa6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003aaa:	4685      	mov	sp, r0
20003aac:	4770      	bx	lr
20003aae:	bf00      	nop

20003ab0 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003ab0:	4668      	mov	r0, sp
20003ab2:	f020 0107 	bic.w	r1, r0, #7
20003ab6:	468d      	mov	sp, r1
20003ab8:	b589      	push	{r0, r3, r7, lr}
20003aba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20003abc:	f04f 000b 	mov.w	r0, #11
20003ac0:	f7ff ff10 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20003ac4:	f04f 0081 	mov.w	r0, #129	; 0x81
20003ac8:	f7ff feee 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003acc:	46bd      	mov	sp, r7
20003ace:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ad2:	4685      	mov	sp, r0
20003ad4:	4770      	bx	lr
20003ad6:	bf00      	nop

20003ad8 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003ad8:	4668      	mov	r0, sp
20003ada:	f020 0107 	bic.w	r1, r0, #7
20003ade:	468d      	mov	sp, r1
20003ae0:	b589      	push	{r0, r3, r7, lr}
20003ae2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20003ae4:	f04f 000c 	mov.w	r0, #12
20003ae8:	f7ff fefc 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003aec:	f04f 0082 	mov.w	r0, #130	; 0x82
20003af0:	f7ff feda 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003af4:	46bd      	mov	sp, r7
20003af6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003afa:	4685      	mov	sp, r0
20003afc:	4770      	bx	lr
20003afe:	bf00      	nop

20003b00 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003b00:	4668      	mov	r0, sp
20003b02:	f020 0107 	bic.w	r1, r0, #7
20003b06:	468d      	mov	sp, r1
20003b08:	b589      	push	{r0, r3, r7, lr}
20003b0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003b0c:	f04f 000d 	mov.w	r0, #13
20003b10:	f7ff fee8 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003b14:	f04f 0083 	mov.w	r0, #131	; 0x83
20003b18:	f7ff fec6 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003b1c:	46bd      	mov	sp, r7
20003b1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b22:	4685      	mov	sp, r0
20003b24:	4770      	bx	lr
20003b26:	bf00      	nop

20003b28 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003b28:	4668      	mov	r0, sp
20003b2a:	f020 0107 	bic.w	r1, r0, #7
20003b2e:	468d      	mov	sp, r1
20003b30:	b589      	push	{r0, r3, r7, lr}
20003b32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003b34:	f04f 000e 	mov.w	r0, #14
20003b38:	f7ff fed4 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003b3c:	f04f 0084 	mov.w	r0, #132	; 0x84
20003b40:	f7ff feb2 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003b44:	46bd      	mov	sp, r7
20003b46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b4a:	4685      	mov	sp, r0
20003b4c:	4770      	bx	lr
20003b4e:	bf00      	nop

20003b50 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003b50:	4668      	mov	r0, sp
20003b52:	f020 0107 	bic.w	r1, r0, #7
20003b56:	468d      	mov	sp, r1
20003b58:	b589      	push	{r0, r3, r7, lr}
20003b5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003b5c:	f04f 000f 	mov.w	r0, #15
20003b60:	f7ff fec0 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003b64:	f04f 0085 	mov.w	r0, #133	; 0x85
20003b68:	f7ff fe9e 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003b6c:	46bd      	mov	sp, r7
20003b6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b72:	4685      	mov	sp, r0
20003b74:	4770      	bx	lr
20003b76:	bf00      	nop

20003b78 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003b78:	4668      	mov	r0, sp
20003b7a:	f020 0107 	bic.w	r1, r0, #7
20003b7e:	468d      	mov	sp, r1
20003b80:	b589      	push	{r0, r3, r7, lr}
20003b82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003b84:	f04f 0010 	mov.w	r0, #16
20003b88:	f7ff feac 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003b8c:	f04f 0086 	mov.w	r0, #134	; 0x86
20003b90:	f7ff fe8a 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003b94:	46bd      	mov	sp, r7
20003b96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b9a:	4685      	mov	sp, r0
20003b9c:	4770      	bx	lr
20003b9e:	bf00      	nop

20003ba0 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003ba0:	4668      	mov	r0, sp
20003ba2:	f020 0107 	bic.w	r1, r0, #7
20003ba6:	468d      	mov	sp, r1
20003ba8:	b589      	push	{r0, r3, r7, lr}
20003baa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20003bac:	f04f 0011 	mov.w	r0, #17
20003bb0:	f7ff fe98 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20003bb4:	f04f 0087 	mov.w	r0, #135	; 0x87
20003bb8:	f7ff fe76 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003bbc:	46bd      	mov	sp, r7
20003bbe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bc2:	4685      	mov	sp, r0
20003bc4:	4770      	bx	lr
20003bc6:	bf00      	nop

20003bc8 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003bc8:	4668      	mov	r0, sp
20003bca:	f020 0107 	bic.w	r1, r0, #7
20003bce:	468d      	mov	sp, r1
20003bd0:	b589      	push	{r0, r3, r7, lr}
20003bd2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20003bd4:	f04f 0012 	mov.w	r0, #18
20003bd8:	f7ff fe84 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003bdc:	f04f 0088 	mov.w	r0, #136	; 0x88
20003be0:	f7ff fe62 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003be4:	46bd      	mov	sp, r7
20003be6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bea:	4685      	mov	sp, r0
20003bec:	4770      	bx	lr
20003bee:	bf00      	nop

20003bf0 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003bf0:	4668      	mov	r0, sp
20003bf2:	f020 0107 	bic.w	r1, r0, #7
20003bf6:	468d      	mov	sp, r1
20003bf8:	b589      	push	{r0, r3, r7, lr}
20003bfa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003bfc:	f04f 0013 	mov.w	r0, #19
20003c00:	f7ff fe70 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003c04:	f04f 0089 	mov.w	r0, #137	; 0x89
20003c08:	f7ff fe4e 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003c0c:	46bd      	mov	sp, r7
20003c0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c12:	4685      	mov	sp, r0
20003c14:	4770      	bx	lr
20003c16:	bf00      	nop

20003c18 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003c18:	4668      	mov	r0, sp
20003c1a:	f020 0107 	bic.w	r1, r0, #7
20003c1e:	468d      	mov	sp, r1
20003c20:	b589      	push	{r0, r3, r7, lr}
20003c22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003c24:	f04f 0014 	mov.w	r0, #20
20003c28:	f7ff fe5c 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003c2c:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003c30:	f7ff fe3a 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003c34:	46bd      	mov	sp, r7
20003c36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c3a:	4685      	mov	sp, r0
20003c3c:	4770      	bx	lr
20003c3e:	bf00      	nop

20003c40 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003c40:	4668      	mov	r0, sp
20003c42:	f020 0107 	bic.w	r1, r0, #7
20003c46:	468d      	mov	sp, r1
20003c48:	b589      	push	{r0, r3, r7, lr}
20003c4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003c4c:	f04f 0015 	mov.w	r0, #21
20003c50:	f7ff fe48 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003c54:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003c58:	f7ff fe26 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003c5c:	46bd      	mov	sp, r7
20003c5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c62:	4685      	mov	sp, r0
20003c64:	4770      	bx	lr
20003c66:	bf00      	nop

20003c68 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003c68:	4668      	mov	r0, sp
20003c6a:	f020 0107 	bic.w	r1, r0, #7
20003c6e:	468d      	mov	sp, r1
20003c70:	b589      	push	{r0, r3, r7, lr}
20003c72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003c74:	f04f 0016 	mov.w	r0, #22
20003c78:	f7ff fe34 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003c7c:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003c80:	f7ff fe12 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003c84:	46bd      	mov	sp, r7
20003c86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c8a:	4685      	mov	sp, r0
20003c8c:	4770      	bx	lr
20003c8e:	bf00      	nop

20003c90 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003c90:	4668      	mov	r0, sp
20003c92:	f020 0107 	bic.w	r1, r0, #7
20003c96:	468d      	mov	sp, r1
20003c98:	b589      	push	{r0, r3, r7, lr}
20003c9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20003c9c:	f04f 0017 	mov.w	r0, #23
20003ca0:	f7ff fe20 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20003ca4:	f04f 008d 	mov.w	r0, #141	; 0x8d
20003ca8:	f7ff fdfe 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003cac:	46bd      	mov	sp, r7
20003cae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cb2:	4685      	mov	sp, r0
20003cb4:	4770      	bx	lr
20003cb6:	bf00      	nop

20003cb8 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003cb8:	4668      	mov	r0, sp
20003cba:	f020 0107 	bic.w	r1, r0, #7
20003cbe:	468d      	mov	sp, r1
20003cc0:	b589      	push	{r0, r3, r7, lr}
20003cc2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20003cc4:	f04f 0018 	mov.w	r0, #24
20003cc8:	f7ff fe0c 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003ccc:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003cd0:	f7ff fdea 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003cd4:	46bd      	mov	sp, r7
20003cd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cda:	4685      	mov	sp, r0
20003cdc:	4770      	bx	lr
20003cde:	bf00      	nop

20003ce0 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003ce0:	4668      	mov	r0, sp
20003ce2:	f020 0107 	bic.w	r1, r0, #7
20003ce6:	468d      	mov	sp, r1
20003ce8:	b589      	push	{r0, r3, r7, lr}
20003cea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003cec:	f04f 0019 	mov.w	r0, #25
20003cf0:	f7ff fdf8 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20003cf4:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003cf8:	f7ff fdd6 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003cfc:	46bd      	mov	sp, r7
20003cfe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d02:	4685      	mov	sp, r0
20003d04:	4770      	bx	lr
20003d06:	bf00      	nop

20003d08 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003d08:	4668      	mov	r0, sp
20003d0a:	f020 0107 	bic.w	r1, r0, #7
20003d0e:	468d      	mov	sp, r1
20003d10:	b589      	push	{r0, r3, r7, lr}
20003d12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003d14:	f04f 001a 	mov.w	r0, #26
20003d18:	f7ff fde4 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003d1c:	f04f 0090 	mov.w	r0, #144	; 0x90
20003d20:	f7ff fdc2 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003d24:	46bd      	mov	sp, r7
20003d26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d2a:	4685      	mov	sp, r0
20003d2c:	4770      	bx	lr
20003d2e:	bf00      	nop

20003d30 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003d30:	4668      	mov	r0, sp
20003d32:	f020 0107 	bic.w	r1, r0, #7
20003d36:	468d      	mov	sp, r1
20003d38:	b589      	push	{r0, r3, r7, lr}
20003d3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003d3c:	f04f 001b 	mov.w	r0, #27
20003d40:	f7ff fdd0 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003d44:	f04f 0091 	mov.w	r0, #145	; 0x91
20003d48:	f7ff fdae 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003d4c:	46bd      	mov	sp, r7
20003d4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d52:	4685      	mov	sp, r0
20003d54:	4770      	bx	lr
20003d56:	bf00      	nop

20003d58 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003d58:	4668      	mov	r0, sp
20003d5a:	f020 0107 	bic.w	r1, r0, #7
20003d5e:	468d      	mov	sp, r1
20003d60:	b589      	push	{r0, r3, r7, lr}
20003d62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003d64:	f04f 001c 	mov.w	r0, #28
20003d68:	f7ff fdbc 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003d6c:	f04f 0092 	mov.w	r0, #146	; 0x92
20003d70:	f7ff fd9a 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003d74:	46bd      	mov	sp, r7
20003d76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d7a:	4685      	mov	sp, r0
20003d7c:	4770      	bx	lr
20003d7e:	bf00      	nop

20003d80 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003d80:	4668      	mov	r0, sp
20003d82:	f020 0107 	bic.w	r1, r0, #7
20003d86:	468d      	mov	sp, r1
20003d88:	b589      	push	{r0, r3, r7, lr}
20003d8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003d8c:	f04f 001d 	mov.w	r0, #29
20003d90:	f7ff fda8 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003d94:	f04f 0093 	mov.w	r0, #147	; 0x93
20003d98:	f7ff fd86 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003d9c:	46bd      	mov	sp, r7
20003d9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003da2:	4685      	mov	sp, r0
20003da4:	4770      	bx	lr
20003da6:	bf00      	nop

20003da8 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003da8:	4668      	mov	r0, sp
20003daa:	f020 0107 	bic.w	r1, r0, #7
20003dae:	468d      	mov	sp, r1
20003db0:	b589      	push	{r0, r3, r7, lr}
20003db2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20003db4:	f04f 001e 	mov.w	r0, #30
20003db8:	f7ff fd94 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003dbc:	f04f 0094 	mov.w	r0, #148	; 0x94
20003dc0:	f7ff fd72 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003dc4:	46bd      	mov	sp, r7
20003dc6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003dca:	4685      	mov	sp, r0
20003dcc:	4770      	bx	lr
20003dce:	bf00      	nop

20003dd0 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003dd0:	4668      	mov	r0, sp
20003dd2:	f020 0107 	bic.w	r1, r0, #7
20003dd6:	468d      	mov	sp, r1
20003dd8:	b589      	push	{r0, r3, r7, lr}
20003dda:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003ddc:	f04f 001f 	mov.w	r0, #31
20003de0:	f7ff fd80 	bl	200038e4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20003de4:	f04f 0095 	mov.w	r0, #149	; 0x95
20003de8:	f7ff fd5e 	bl	200038a8 <NVIC_ClearPendingIRQ>
}
20003dec:	46bd      	mov	sp, r7
20003dee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003df2:	4685      	mov	sp, r0
20003df4:	4770      	bx	lr
20003df6:	bf00      	nop

20003df8 <__aeabi_drsub>:
20003df8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003dfc:	e002      	b.n	20003e04 <__adddf3>
20003dfe:	bf00      	nop

20003e00 <__aeabi_dsub>:
20003e00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003e04 <__adddf3>:
20003e04:	b530      	push	{r4, r5, lr}
20003e06:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003e0a:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003e0e:	ea94 0f05 	teq	r4, r5
20003e12:	bf08      	it	eq
20003e14:	ea90 0f02 	teqeq	r0, r2
20003e18:	bf1f      	itttt	ne
20003e1a:	ea54 0c00 	orrsne.w	ip, r4, r0
20003e1e:	ea55 0c02 	orrsne.w	ip, r5, r2
20003e22:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003e26:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003e2a:	f000 80e2 	beq.w	20003ff2 <__adddf3+0x1ee>
20003e2e:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003e32:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003e36:	bfb8      	it	lt
20003e38:	426d      	neglt	r5, r5
20003e3a:	dd0c      	ble.n	20003e56 <__adddf3+0x52>
20003e3c:	442c      	add	r4, r5
20003e3e:	ea80 0202 	eor.w	r2, r0, r2
20003e42:	ea81 0303 	eor.w	r3, r1, r3
20003e46:	ea82 0000 	eor.w	r0, r2, r0
20003e4a:	ea83 0101 	eor.w	r1, r3, r1
20003e4e:	ea80 0202 	eor.w	r2, r0, r2
20003e52:	ea81 0303 	eor.w	r3, r1, r3
20003e56:	2d36      	cmp	r5, #54	; 0x36
20003e58:	bf88      	it	hi
20003e5a:	bd30      	pophi	{r4, r5, pc}
20003e5c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003e60:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003e64:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003e68:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003e6c:	d002      	beq.n	20003e74 <__adddf3+0x70>
20003e6e:	4240      	negs	r0, r0
20003e70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003e74:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003e78:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003e7c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003e80:	d002      	beq.n	20003e88 <__adddf3+0x84>
20003e82:	4252      	negs	r2, r2
20003e84:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003e88:	ea94 0f05 	teq	r4, r5
20003e8c:	f000 80a7 	beq.w	20003fde <__adddf3+0x1da>
20003e90:	f1a4 0401 	sub.w	r4, r4, #1
20003e94:	f1d5 0e20 	rsbs	lr, r5, #32
20003e98:	db0d      	blt.n	20003eb6 <__adddf3+0xb2>
20003e9a:	fa02 fc0e 	lsl.w	ip, r2, lr
20003e9e:	fa22 f205 	lsr.w	r2, r2, r5
20003ea2:	1880      	adds	r0, r0, r2
20003ea4:	f141 0100 	adc.w	r1, r1, #0
20003ea8:	fa03 f20e 	lsl.w	r2, r3, lr
20003eac:	1880      	adds	r0, r0, r2
20003eae:	fa43 f305 	asr.w	r3, r3, r5
20003eb2:	4159      	adcs	r1, r3
20003eb4:	e00e      	b.n	20003ed4 <__adddf3+0xd0>
20003eb6:	f1a5 0520 	sub.w	r5, r5, #32
20003eba:	f10e 0e20 	add.w	lr, lr, #32
20003ebe:	2a01      	cmp	r2, #1
20003ec0:	fa03 fc0e 	lsl.w	ip, r3, lr
20003ec4:	bf28      	it	cs
20003ec6:	f04c 0c02 	orrcs.w	ip, ip, #2
20003eca:	fa43 f305 	asr.w	r3, r3, r5
20003ece:	18c0      	adds	r0, r0, r3
20003ed0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003ed4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003ed8:	d507      	bpl.n	20003eea <__adddf3+0xe6>
20003eda:	f04f 0e00 	mov.w	lr, #0
20003ede:	f1dc 0c00 	rsbs	ip, ip, #0
20003ee2:	eb7e 0000 	sbcs.w	r0, lr, r0
20003ee6:	eb6e 0101 	sbc.w	r1, lr, r1
20003eea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003eee:	d31b      	bcc.n	20003f28 <__adddf3+0x124>
20003ef0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003ef4:	d30c      	bcc.n	20003f10 <__adddf3+0x10c>
20003ef6:	0849      	lsrs	r1, r1, #1
20003ef8:	ea5f 0030 	movs.w	r0, r0, rrx
20003efc:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003f00:	f104 0401 	add.w	r4, r4, #1
20003f04:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003f08:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003f0c:	f080 809a 	bcs.w	20004044 <__adddf3+0x240>
20003f10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003f14:	bf08      	it	eq
20003f16:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003f1a:	f150 0000 	adcs.w	r0, r0, #0
20003f1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003f22:	ea41 0105 	orr.w	r1, r1, r5
20003f26:	bd30      	pop	{r4, r5, pc}
20003f28:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003f2c:	4140      	adcs	r0, r0
20003f2e:	eb41 0101 	adc.w	r1, r1, r1
20003f32:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003f36:	f1a4 0401 	sub.w	r4, r4, #1
20003f3a:	d1e9      	bne.n	20003f10 <__adddf3+0x10c>
20003f3c:	f091 0f00 	teq	r1, #0
20003f40:	bf04      	itt	eq
20003f42:	4601      	moveq	r1, r0
20003f44:	2000      	moveq	r0, #0
20003f46:	fab1 f381 	clz	r3, r1
20003f4a:	bf08      	it	eq
20003f4c:	3320      	addeq	r3, #32
20003f4e:	f1a3 030b 	sub.w	r3, r3, #11
20003f52:	f1b3 0220 	subs.w	r2, r3, #32
20003f56:	da0c      	bge.n	20003f72 <__adddf3+0x16e>
20003f58:	320c      	adds	r2, #12
20003f5a:	dd08      	ble.n	20003f6e <__adddf3+0x16a>
20003f5c:	f102 0c14 	add.w	ip, r2, #20
20003f60:	f1c2 020c 	rsb	r2, r2, #12
20003f64:	fa01 f00c 	lsl.w	r0, r1, ip
20003f68:	fa21 f102 	lsr.w	r1, r1, r2
20003f6c:	e00c      	b.n	20003f88 <__adddf3+0x184>
20003f6e:	f102 0214 	add.w	r2, r2, #20
20003f72:	bfd8      	it	le
20003f74:	f1c2 0c20 	rsble	ip, r2, #32
20003f78:	fa01 f102 	lsl.w	r1, r1, r2
20003f7c:	fa20 fc0c 	lsr.w	ip, r0, ip
20003f80:	bfdc      	itt	le
20003f82:	ea41 010c 	orrle.w	r1, r1, ip
20003f86:	4090      	lslle	r0, r2
20003f88:	1ae4      	subs	r4, r4, r3
20003f8a:	bfa2      	ittt	ge
20003f8c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003f90:	4329      	orrge	r1, r5
20003f92:	bd30      	popge	{r4, r5, pc}
20003f94:	ea6f 0404 	mvn.w	r4, r4
20003f98:	3c1f      	subs	r4, #31
20003f9a:	da1c      	bge.n	20003fd6 <__adddf3+0x1d2>
20003f9c:	340c      	adds	r4, #12
20003f9e:	dc0e      	bgt.n	20003fbe <__adddf3+0x1ba>
20003fa0:	f104 0414 	add.w	r4, r4, #20
20003fa4:	f1c4 0220 	rsb	r2, r4, #32
20003fa8:	fa20 f004 	lsr.w	r0, r0, r4
20003fac:	fa01 f302 	lsl.w	r3, r1, r2
20003fb0:	ea40 0003 	orr.w	r0, r0, r3
20003fb4:	fa21 f304 	lsr.w	r3, r1, r4
20003fb8:	ea45 0103 	orr.w	r1, r5, r3
20003fbc:	bd30      	pop	{r4, r5, pc}
20003fbe:	f1c4 040c 	rsb	r4, r4, #12
20003fc2:	f1c4 0220 	rsb	r2, r4, #32
20003fc6:	fa20 f002 	lsr.w	r0, r0, r2
20003fca:	fa01 f304 	lsl.w	r3, r1, r4
20003fce:	ea40 0003 	orr.w	r0, r0, r3
20003fd2:	4629      	mov	r1, r5
20003fd4:	bd30      	pop	{r4, r5, pc}
20003fd6:	fa21 f004 	lsr.w	r0, r1, r4
20003fda:	4629      	mov	r1, r5
20003fdc:	bd30      	pop	{r4, r5, pc}
20003fde:	f094 0f00 	teq	r4, #0
20003fe2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003fe6:	bf06      	itte	eq
20003fe8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003fec:	3401      	addeq	r4, #1
20003fee:	3d01      	subne	r5, #1
20003ff0:	e74e      	b.n	20003e90 <__adddf3+0x8c>
20003ff2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003ff6:	bf18      	it	ne
20003ff8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003ffc:	d029      	beq.n	20004052 <__adddf3+0x24e>
20003ffe:	ea94 0f05 	teq	r4, r5
20004002:	bf08      	it	eq
20004004:	ea90 0f02 	teqeq	r0, r2
20004008:	d005      	beq.n	20004016 <__adddf3+0x212>
2000400a:	ea54 0c00 	orrs.w	ip, r4, r0
2000400e:	bf04      	itt	eq
20004010:	4619      	moveq	r1, r3
20004012:	4610      	moveq	r0, r2
20004014:	bd30      	pop	{r4, r5, pc}
20004016:	ea91 0f03 	teq	r1, r3
2000401a:	bf1e      	ittt	ne
2000401c:	2100      	movne	r1, #0
2000401e:	2000      	movne	r0, #0
20004020:	bd30      	popne	{r4, r5, pc}
20004022:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20004026:	d105      	bne.n	20004034 <__adddf3+0x230>
20004028:	0040      	lsls	r0, r0, #1
2000402a:	4149      	adcs	r1, r1
2000402c:	bf28      	it	cs
2000402e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20004032:	bd30      	pop	{r4, r5, pc}
20004034:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20004038:	bf3c      	itt	cc
2000403a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000403e:	bd30      	popcc	{r4, r5, pc}
20004040:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004044:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20004048:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000404c:	f04f 0000 	mov.w	r0, #0
20004050:	bd30      	pop	{r4, r5, pc}
20004052:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20004056:	bf1a      	itte	ne
20004058:	4619      	movne	r1, r3
2000405a:	4610      	movne	r0, r2
2000405c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20004060:	bf1c      	itt	ne
20004062:	460b      	movne	r3, r1
20004064:	4602      	movne	r2, r0
20004066:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000406a:	bf06      	itte	eq
2000406c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20004070:	ea91 0f03 	teqeq	r1, r3
20004074:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20004078:	bd30      	pop	{r4, r5, pc}
2000407a:	bf00      	nop

2000407c <__aeabi_ui2d>:
2000407c:	f090 0f00 	teq	r0, #0
20004080:	bf04      	itt	eq
20004082:	2100      	moveq	r1, #0
20004084:	4770      	bxeq	lr
20004086:	b530      	push	{r4, r5, lr}
20004088:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000408c:	f104 0432 	add.w	r4, r4, #50	; 0x32
20004090:	f04f 0500 	mov.w	r5, #0
20004094:	f04f 0100 	mov.w	r1, #0
20004098:	e750      	b.n	20003f3c <__adddf3+0x138>
2000409a:	bf00      	nop

2000409c <__aeabi_i2d>:
2000409c:	f090 0f00 	teq	r0, #0
200040a0:	bf04      	itt	eq
200040a2:	2100      	moveq	r1, #0
200040a4:	4770      	bxeq	lr
200040a6:	b530      	push	{r4, r5, lr}
200040a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
200040ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
200040b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200040b4:	bf48      	it	mi
200040b6:	4240      	negmi	r0, r0
200040b8:	f04f 0100 	mov.w	r1, #0
200040bc:	e73e      	b.n	20003f3c <__adddf3+0x138>
200040be:	bf00      	nop

200040c0 <__aeabi_f2d>:
200040c0:	0042      	lsls	r2, r0, #1
200040c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
200040c6:	ea4f 0131 	mov.w	r1, r1, rrx
200040ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
200040ce:	bf1f      	itttt	ne
200040d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200040d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200040d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200040dc:	4770      	bxne	lr
200040de:	f092 0f00 	teq	r2, #0
200040e2:	bf14      	ite	ne
200040e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200040e8:	4770      	bxeq	lr
200040ea:	b530      	push	{r4, r5, lr}
200040ec:	f44f 7460 	mov.w	r4, #896	; 0x380
200040f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200040f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200040f8:	e720      	b.n	20003f3c <__adddf3+0x138>
200040fa:	bf00      	nop

200040fc <__aeabi_ul2d>:
200040fc:	ea50 0201 	orrs.w	r2, r0, r1
20004100:	bf08      	it	eq
20004102:	4770      	bxeq	lr
20004104:	b530      	push	{r4, r5, lr}
20004106:	f04f 0500 	mov.w	r5, #0
2000410a:	e00a      	b.n	20004122 <__aeabi_l2d+0x16>

2000410c <__aeabi_l2d>:
2000410c:	ea50 0201 	orrs.w	r2, r0, r1
20004110:	bf08      	it	eq
20004112:	4770      	bxeq	lr
20004114:	b530      	push	{r4, r5, lr}
20004116:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000411a:	d502      	bpl.n	20004122 <__aeabi_l2d+0x16>
2000411c:	4240      	negs	r0, r0
2000411e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004122:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004126:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000412a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000412e:	f43f aedc 	beq.w	20003eea <__adddf3+0xe6>
20004132:	f04f 0203 	mov.w	r2, #3
20004136:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000413a:	bf18      	it	ne
2000413c:	3203      	addne	r2, #3
2000413e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004142:	bf18      	it	ne
20004144:	3203      	addne	r2, #3
20004146:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000414a:	f1c2 0320 	rsb	r3, r2, #32
2000414e:	fa00 fc03 	lsl.w	ip, r0, r3
20004152:	fa20 f002 	lsr.w	r0, r0, r2
20004156:	fa01 fe03 	lsl.w	lr, r1, r3
2000415a:	ea40 000e 	orr.w	r0, r0, lr
2000415e:	fa21 f102 	lsr.w	r1, r1, r2
20004162:	4414      	add	r4, r2
20004164:	e6c1      	b.n	20003eea <__adddf3+0xe6>
20004166:	bf00      	nop

20004168 <__aeabi_dmul>:
20004168:	b570      	push	{r4, r5, r6, lr}
2000416a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000416e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20004172:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004176:	bf1d      	ittte	ne
20004178:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000417c:	ea94 0f0c 	teqne	r4, ip
20004180:	ea95 0f0c 	teqne	r5, ip
20004184:	f000 f8de 	bleq	20004344 <__aeabi_dmul+0x1dc>
20004188:	442c      	add	r4, r5
2000418a:	ea81 0603 	eor.w	r6, r1, r3
2000418e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20004192:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20004196:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000419a:	bf18      	it	ne
2000419c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200041a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200041a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200041a8:	d038      	beq.n	2000421c <__aeabi_dmul+0xb4>
200041aa:	fba0 ce02 	umull	ip, lr, r0, r2
200041ae:	f04f 0500 	mov.w	r5, #0
200041b2:	fbe1 e502 	umlal	lr, r5, r1, r2
200041b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200041ba:	fbe0 e503 	umlal	lr, r5, r0, r3
200041be:	f04f 0600 	mov.w	r6, #0
200041c2:	fbe1 5603 	umlal	r5, r6, r1, r3
200041c6:	f09c 0f00 	teq	ip, #0
200041ca:	bf18      	it	ne
200041cc:	f04e 0e01 	orrne.w	lr, lr, #1
200041d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200041d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200041d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200041dc:	d204      	bcs.n	200041e8 <__aeabi_dmul+0x80>
200041de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200041e2:	416d      	adcs	r5, r5
200041e4:	eb46 0606 	adc.w	r6, r6, r6
200041e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200041ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200041f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200041f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200041f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200041fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004200:	bf88      	it	hi
20004202:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20004206:	d81e      	bhi.n	20004246 <__aeabi_dmul+0xde>
20004208:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
2000420c:	bf08      	it	eq
2000420e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20004212:	f150 0000 	adcs.w	r0, r0, #0
20004216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000421a:	bd70      	pop	{r4, r5, r6, pc}
2000421c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20004220:	ea46 0101 	orr.w	r1, r6, r1
20004224:	ea40 0002 	orr.w	r0, r0, r2
20004228:	ea81 0103 	eor.w	r1, r1, r3
2000422c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20004230:	bfc2      	ittt	gt
20004232:	ebd4 050c 	rsbsgt	r5, r4, ip
20004236:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000423a:	bd70      	popgt	{r4, r5, r6, pc}
2000423c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004240:	f04f 0e00 	mov.w	lr, #0
20004244:	3c01      	subs	r4, #1
20004246:	f300 80ab 	bgt.w	200043a0 <__aeabi_dmul+0x238>
2000424a:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000424e:	bfde      	ittt	le
20004250:	2000      	movle	r0, #0
20004252:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20004256:	bd70      	pople	{r4, r5, r6, pc}
20004258:	f1c4 0400 	rsb	r4, r4, #0
2000425c:	3c20      	subs	r4, #32
2000425e:	da35      	bge.n	200042cc <__aeabi_dmul+0x164>
20004260:	340c      	adds	r4, #12
20004262:	dc1b      	bgt.n	2000429c <__aeabi_dmul+0x134>
20004264:	f104 0414 	add.w	r4, r4, #20
20004268:	f1c4 0520 	rsb	r5, r4, #32
2000426c:	fa00 f305 	lsl.w	r3, r0, r5
20004270:	fa20 f004 	lsr.w	r0, r0, r4
20004274:	fa01 f205 	lsl.w	r2, r1, r5
20004278:	ea40 0002 	orr.w	r0, r0, r2
2000427c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20004280:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004284:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004288:	fa21 f604 	lsr.w	r6, r1, r4
2000428c:	eb42 0106 	adc.w	r1, r2, r6
20004290:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004294:	bf08      	it	eq
20004296:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000429a:	bd70      	pop	{r4, r5, r6, pc}
2000429c:	f1c4 040c 	rsb	r4, r4, #12
200042a0:	f1c4 0520 	rsb	r5, r4, #32
200042a4:	fa00 f304 	lsl.w	r3, r0, r4
200042a8:	fa20 f005 	lsr.w	r0, r0, r5
200042ac:	fa01 f204 	lsl.w	r2, r1, r4
200042b0:	ea40 0002 	orr.w	r0, r0, r2
200042b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200042bc:	f141 0100 	adc.w	r1, r1, #0
200042c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200042c4:	bf08      	it	eq
200042c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200042ca:	bd70      	pop	{r4, r5, r6, pc}
200042cc:	f1c4 0520 	rsb	r5, r4, #32
200042d0:	fa00 f205 	lsl.w	r2, r0, r5
200042d4:	ea4e 0e02 	orr.w	lr, lr, r2
200042d8:	fa20 f304 	lsr.w	r3, r0, r4
200042dc:	fa01 f205 	lsl.w	r2, r1, r5
200042e0:	ea43 0302 	orr.w	r3, r3, r2
200042e4:	fa21 f004 	lsr.w	r0, r1, r4
200042e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042ec:	fa21 f204 	lsr.w	r2, r1, r4
200042f0:	ea20 0002 	bic.w	r0, r0, r2
200042f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200042f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200042fc:	bf08      	it	eq
200042fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004302:	bd70      	pop	{r4, r5, r6, pc}
20004304:	f094 0f00 	teq	r4, #0
20004308:	d10f      	bne.n	2000432a <__aeabi_dmul+0x1c2>
2000430a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000430e:	0040      	lsls	r0, r0, #1
20004310:	eb41 0101 	adc.w	r1, r1, r1
20004314:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004318:	bf08      	it	eq
2000431a:	3c01      	subeq	r4, #1
2000431c:	d0f7      	beq.n	2000430e <__aeabi_dmul+0x1a6>
2000431e:	ea41 0106 	orr.w	r1, r1, r6
20004322:	f095 0f00 	teq	r5, #0
20004326:	bf18      	it	ne
20004328:	4770      	bxne	lr
2000432a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000432e:	0052      	lsls	r2, r2, #1
20004330:	eb43 0303 	adc.w	r3, r3, r3
20004334:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20004338:	bf08      	it	eq
2000433a:	3d01      	subeq	r5, #1
2000433c:	d0f7      	beq.n	2000432e <__aeabi_dmul+0x1c6>
2000433e:	ea43 0306 	orr.w	r3, r3, r6
20004342:	4770      	bx	lr
20004344:	ea94 0f0c 	teq	r4, ip
20004348:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000434c:	bf18      	it	ne
2000434e:	ea95 0f0c 	teqne	r5, ip
20004352:	d00c      	beq.n	2000436e <__aeabi_dmul+0x206>
20004354:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004358:	bf18      	it	ne
2000435a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000435e:	d1d1      	bne.n	20004304 <__aeabi_dmul+0x19c>
20004360:	ea81 0103 	eor.w	r1, r1, r3
20004364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004368:	f04f 0000 	mov.w	r0, #0
2000436c:	bd70      	pop	{r4, r5, r6, pc}
2000436e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004372:	bf06      	itte	eq
20004374:	4610      	moveq	r0, r2
20004376:	4619      	moveq	r1, r3
20004378:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000437c:	d019      	beq.n	200043b2 <__aeabi_dmul+0x24a>
2000437e:	ea94 0f0c 	teq	r4, ip
20004382:	d102      	bne.n	2000438a <__aeabi_dmul+0x222>
20004384:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20004388:	d113      	bne.n	200043b2 <__aeabi_dmul+0x24a>
2000438a:	ea95 0f0c 	teq	r5, ip
2000438e:	d105      	bne.n	2000439c <__aeabi_dmul+0x234>
20004390:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20004394:	bf1c      	itt	ne
20004396:	4610      	movne	r0, r2
20004398:	4619      	movne	r1, r3
2000439a:	d10a      	bne.n	200043b2 <__aeabi_dmul+0x24a>
2000439c:	ea81 0103 	eor.w	r1, r1, r3
200043a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200043a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200043a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200043ac:	f04f 0000 	mov.w	r0, #0
200043b0:	bd70      	pop	{r4, r5, r6, pc}
200043b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200043b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200043ba:	bd70      	pop	{r4, r5, r6, pc}

200043bc <__aeabi_ddiv>:
200043bc:	b570      	push	{r4, r5, r6, lr}
200043be:	f04f 0cff 	mov.w	ip, #255	; 0xff
200043c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200043c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200043ca:	bf1d      	ittte	ne
200043cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200043d0:	ea94 0f0c 	teqne	r4, ip
200043d4:	ea95 0f0c 	teqne	r5, ip
200043d8:	f000 f8a7 	bleq	2000452a <__aeabi_ddiv+0x16e>
200043dc:	eba4 0405 	sub.w	r4, r4, r5
200043e0:	ea81 0e03 	eor.w	lr, r1, r3
200043e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200043e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
200043ec:	f000 8088 	beq.w	20004500 <__aeabi_ddiv+0x144>
200043f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
200043f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200043f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200043fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004400:	ea4f 2202 	mov.w	r2, r2, lsl #8
20004404:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20004408:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
2000440c:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004410:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20004414:	429d      	cmp	r5, r3
20004416:	bf08      	it	eq
20004418:	4296      	cmpeq	r6, r2
2000441a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000441e:	f504 7440 	add.w	r4, r4, #768	; 0x300
20004422:	d202      	bcs.n	2000442a <__aeabi_ddiv+0x6e>
20004424:	085b      	lsrs	r3, r3, #1
20004426:	ea4f 0232 	mov.w	r2, r2, rrx
2000442a:	1ab6      	subs	r6, r6, r2
2000442c:	eb65 0503 	sbc.w	r5, r5, r3
20004430:	085b      	lsrs	r3, r3, #1
20004432:	ea4f 0232 	mov.w	r2, r2, rrx
20004436:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000443a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000443e:	ebb6 0e02 	subs.w	lr, r6, r2
20004442:	eb75 0e03 	sbcs.w	lr, r5, r3
20004446:	bf22      	ittt	cs
20004448:	1ab6      	subcs	r6, r6, r2
2000444a:	4675      	movcs	r5, lr
2000444c:	ea40 000c 	orrcs.w	r0, r0, ip
20004450:	085b      	lsrs	r3, r3, #1
20004452:	ea4f 0232 	mov.w	r2, r2, rrx
20004456:	ebb6 0e02 	subs.w	lr, r6, r2
2000445a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000445e:	bf22      	ittt	cs
20004460:	1ab6      	subcs	r6, r6, r2
20004462:	4675      	movcs	r5, lr
20004464:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004468:	085b      	lsrs	r3, r3, #1
2000446a:	ea4f 0232 	mov.w	r2, r2, rrx
2000446e:	ebb6 0e02 	subs.w	lr, r6, r2
20004472:	eb75 0e03 	sbcs.w	lr, r5, r3
20004476:	bf22      	ittt	cs
20004478:	1ab6      	subcs	r6, r6, r2
2000447a:	4675      	movcs	r5, lr
2000447c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20004480:	085b      	lsrs	r3, r3, #1
20004482:	ea4f 0232 	mov.w	r2, r2, rrx
20004486:	ebb6 0e02 	subs.w	lr, r6, r2
2000448a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000448e:	bf22      	ittt	cs
20004490:	1ab6      	subcs	r6, r6, r2
20004492:	4675      	movcs	r5, lr
20004494:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20004498:	ea55 0e06 	orrs.w	lr, r5, r6
2000449c:	d018      	beq.n	200044d0 <__aeabi_ddiv+0x114>
2000449e:	ea4f 1505 	mov.w	r5, r5, lsl #4
200044a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200044a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
200044aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200044ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200044b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200044b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200044ba:	d1c0      	bne.n	2000443e <__aeabi_ddiv+0x82>
200044bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200044c0:	d10b      	bne.n	200044da <__aeabi_ddiv+0x11e>
200044c2:	ea41 0100 	orr.w	r1, r1, r0
200044c6:	f04f 0000 	mov.w	r0, #0
200044ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200044ce:	e7b6      	b.n	2000443e <__aeabi_ddiv+0x82>
200044d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200044d4:	bf04      	itt	eq
200044d6:	4301      	orreq	r1, r0
200044d8:	2000      	moveq	r0, #0
200044da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200044de:	bf88      	it	hi
200044e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200044e4:	f63f aeaf 	bhi.w	20004246 <__aeabi_dmul+0xde>
200044e8:	ebb5 0c03 	subs.w	ip, r5, r3
200044ec:	bf04      	itt	eq
200044ee:	ebb6 0c02 	subseq.w	ip, r6, r2
200044f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200044f6:	f150 0000 	adcs.w	r0, r0, #0
200044fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200044fe:	bd70      	pop	{r4, r5, r6, pc}
20004500:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20004504:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20004508:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
2000450c:	bfc2      	ittt	gt
2000450e:	ebd4 050c 	rsbsgt	r5, r4, ip
20004512:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20004516:	bd70      	popgt	{r4, r5, r6, pc}
20004518:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000451c:	f04f 0e00 	mov.w	lr, #0
20004520:	3c01      	subs	r4, #1
20004522:	e690      	b.n	20004246 <__aeabi_dmul+0xde>
20004524:	ea45 0e06 	orr.w	lr, r5, r6
20004528:	e68d      	b.n	20004246 <__aeabi_dmul+0xde>
2000452a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000452e:	ea94 0f0c 	teq	r4, ip
20004532:	bf08      	it	eq
20004534:	ea95 0f0c 	teqeq	r5, ip
20004538:	f43f af3b 	beq.w	200043b2 <__aeabi_dmul+0x24a>
2000453c:	ea94 0f0c 	teq	r4, ip
20004540:	d10a      	bne.n	20004558 <__aeabi_ddiv+0x19c>
20004542:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004546:	f47f af34 	bne.w	200043b2 <__aeabi_dmul+0x24a>
2000454a:	ea95 0f0c 	teq	r5, ip
2000454e:	f47f af25 	bne.w	2000439c <__aeabi_dmul+0x234>
20004552:	4610      	mov	r0, r2
20004554:	4619      	mov	r1, r3
20004556:	e72c      	b.n	200043b2 <__aeabi_dmul+0x24a>
20004558:	ea95 0f0c 	teq	r5, ip
2000455c:	d106      	bne.n	2000456c <__aeabi_ddiv+0x1b0>
2000455e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20004562:	f43f aefd 	beq.w	20004360 <__aeabi_dmul+0x1f8>
20004566:	4610      	mov	r0, r2
20004568:	4619      	mov	r1, r3
2000456a:	e722      	b.n	200043b2 <__aeabi_dmul+0x24a>
2000456c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004570:	bf18      	it	ne
20004572:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004576:	f47f aec5 	bne.w	20004304 <__aeabi_dmul+0x19c>
2000457a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000457e:	f47f af0d 	bne.w	2000439c <__aeabi_dmul+0x234>
20004582:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20004586:	f47f aeeb 	bne.w	20004360 <__aeabi_dmul+0x1f8>
2000458a:	e712      	b.n	200043b2 <__aeabi_dmul+0x24a>

2000458c <__libc_init_array>:
2000458c:	b570      	push	{r4, r5, r6, lr}
2000458e:	f24c 26d0 	movw	r6, #49872	; 0xc2d0
20004592:	f24c 25d0 	movw	r5, #49872	; 0xc2d0
20004596:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000459a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000459e:	1b76      	subs	r6, r6, r5
200045a0:	10b6      	asrs	r6, r6, #2
200045a2:	d006      	beq.n	200045b2 <__libc_init_array+0x26>
200045a4:	2400      	movs	r4, #0
200045a6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200045aa:	3401      	adds	r4, #1
200045ac:	4798      	blx	r3
200045ae:	42a6      	cmp	r6, r4
200045b0:	d8f9      	bhi.n	200045a6 <__libc_init_array+0x1a>
200045b2:	f24c 25d0 	movw	r5, #49872	; 0xc2d0
200045b6:	f24c 26d4 	movw	r6, #49876	; 0xc2d4
200045ba:	f2c2 0500 	movt	r5, #8192	; 0x2000
200045be:	f2c2 0600 	movt	r6, #8192	; 0x2000
200045c2:	1b76      	subs	r6, r6, r5
200045c4:	f007 fe78 	bl	2000c2b8 <_init>
200045c8:	10b6      	asrs	r6, r6, #2
200045ca:	d006      	beq.n	200045da <__libc_init_array+0x4e>
200045cc:	2400      	movs	r4, #0
200045ce:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200045d2:	3401      	adds	r4, #1
200045d4:	4798      	blx	r3
200045d6:	42a6      	cmp	r6, r4
200045d8:	d8f9      	bhi.n	200045ce <__libc_init_array+0x42>
200045da:	bd70      	pop	{r4, r5, r6, pc}

200045dc <free>:
200045dc:	f24c 330c 	movw	r3, #49932	; 0xc30c
200045e0:	4601      	mov	r1, r0
200045e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045e6:	6818      	ldr	r0, [r3, #0]
200045e8:	f004 bf02 	b.w	200093f0 <_free_r>

200045ec <malloc>:
200045ec:	f24c 330c 	movw	r3, #49932	; 0xc30c
200045f0:	4601      	mov	r1, r0
200045f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045f6:	6818      	ldr	r0, [r3, #0]
200045f8:	f000 b800 	b.w	200045fc <_malloc_r>

200045fc <_malloc_r>:
200045fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004600:	f101 040b 	add.w	r4, r1, #11
20004604:	2c16      	cmp	r4, #22
20004606:	b083      	sub	sp, #12
20004608:	4606      	mov	r6, r0
2000460a:	d82f      	bhi.n	2000466c <_malloc_r+0x70>
2000460c:	2300      	movs	r3, #0
2000460e:	2410      	movs	r4, #16
20004610:	428c      	cmp	r4, r1
20004612:	bf2c      	ite	cs
20004614:	4619      	movcs	r1, r3
20004616:	f043 0101 	orrcc.w	r1, r3, #1
2000461a:	2900      	cmp	r1, #0
2000461c:	d130      	bne.n	20004680 <_malloc_r+0x84>
2000461e:	4630      	mov	r0, r6
20004620:	f000 fbf0 	bl	20004e04 <__malloc_lock>
20004624:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20004628:	d22e      	bcs.n	20004688 <_malloc_r+0x8c>
2000462a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000462e:	f24c 4500 	movw	r5, #50176	; 0xc400
20004632:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004636:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000463a:	68d3      	ldr	r3, [r2, #12]
2000463c:	4293      	cmp	r3, r2
2000463e:	f000 8206 	beq.w	20004a4e <_malloc_r+0x452>
20004642:	685a      	ldr	r2, [r3, #4]
20004644:	f103 0508 	add.w	r5, r3, #8
20004648:	68d9      	ldr	r1, [r3, #12]
2000464a:	4630      	mov	r0, r6
2000464c:	f022 0c03 	bic.w	ip, r2, #3
20004650:	689a      	ldr	r2, [r3, #8]
20004652:	4463      	add	r3, ip
20004654:	685c      	ldr	r4, [r3, #4]
20004656:	608a      	str	r2, [r1, #8]
20004658:	f044 0401 	orr.w	r4, r4, #1
2000465c:	60d1      	str	r1, [r2, #12]
2000465e:	605c      	str	r4, [r3, #4]
20004660:	f000 fbd2 	bl	20004e08 <__malloc_unlock>
20004664:	4628      	mov	r0, r5
20004666:	b003      	add	sp, #12
20004668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000466c:	f024 0407 	bic.w	r4, r4, #7
20004670:	0fe3      	lsrs	r3, r4, #31
20004672:	428c      	cmp	r4, r1
20004674:	bf2c      	ite	cs
20004676:	4619      	movcs	r1, r3
20004678:	f043 0101 	orrcc.w	r1, r3, #1
2000467c:	2900      	cmp	r1, #0
2000467e:	d0ce      	beq.n	2000461e <_malloc_r+0x22>
20004680:	230c      	movs	r3, #12
20004682:	2500      	movs	r5, #0
20004684:	6033      	str	r3, [r6, #0]
20004686:	e7ed      	b.n	20004664 <_malloc_r+0x68>
20004688:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000468c:	bf04      	itt	eq
2000468e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004692:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004696:	f040 8090 	bne.w	200047ba <_malloc_r+0x1be>
2000469a:	f24c 4500 	movw	r5, #50176	; 0xc400
2000469e:	f2c2 0500 	movt	r5, #8192	; 0x2000
200046a2:	1828      	adds	r0, r5, r0
200046a4:	68c3      	ldr	r3, [r0, #12]
200046a6:	4298      	cmp	r0, r3
200046a8:	d106      	bne.n	200046b8 <_malloc_r+0xbc>
200046aa:	e00d      	b.n	200046c8 <_malloc_r+0xcc>
200046ac:	2a00      	cmp	r2, #0
200046ae:	f280 816f 	bge.w	20004990 <_malloc_r+0x394>
200046b2:	68db      	ldr	r3, [r3, #12]
200046b4:	4298      	cmp	r0, r3
200046b6:	d007      	beq.n	200046c8 <_malloc_r+0xcc>
200046b8:	6859      	ldr	r1, [r3, #4]
200046ba:	f021 0103 	bic.w	r1, r1, #3
200046be:	1b0a      	subs	r2, r1, r4
200046c0:	2a0f      	cmp	r2, #15
200046c2:	ddf3      	ble.n	200046ac <_malloc_r+0xb0>
200046c4:	f10e 3eff 	add.w	lr, lr, #4294967295
200046c8:	f10e 0e01 	add.w	lr, lr, #1
200046cc:	f24c 4700 	movw	r7, #50176	; 0xc400
200046d0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200046d4:	f107 0108 	add.w	r1, r7, #8
200046d8:	688b      	ldr	r3, [r1, #8]
200046da:	4299      	cmp	r1, r3
200046dc:	bf08      	it	eq
200046de:	687a      	ldreq	r2, [r7, #4]
200046e0:	d026      	beq.n	20004730 <_malloc_r+0x134>
200046e2:	685a      	ldr	r2, [r3, #4]
200046e4:	f022 0c03 	bic.w	ip, r2, #3
200046e8:	ebc4 020c 	rsb	r2, r4, ip
200046ec:	2a0f      	cmp	r2, #15
200046ee:	f300 8194 	bgt.w	20004a1a <_malloc_r+0x41e>
200046f2:	2a00      	cmp	r2, #0
200046f4:	60c9      	str	r1, [r1, #12]
200046f6:	6089      	str	r1, [r1, #8]
200046f8:	f280 8099 	bge.w	2000482e <_malloc_r+0x232>
200046fc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004700:	f080 8165 	bcs.w	200049ce <_malloc_r+0x3d2>
20004704:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004708:	f04f 0a01 	mov.w	sl, #1
2000470c:	687a      	ldr	r2, [r7, #4]
2000470e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004712:	ea4f 0cac 	mov.w	ip, ip, asr #2
20004716:	fa0a fc0c 	lsl.w	ip, sl, ip
2000471a:	60d8      	str	r0, [r3, #12]
2000471c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004720:	ea4c 0202 	orr.w	r2, ip, r2
20004724:	607a      	str	r2, [r7, #4]
20004726:	f8c3 8008 	str.w	r8, [r3, #8]
2000472a:	f8c8 300c 	str.w	r3, [r8, #12]
2000472e:	6083      	str	r3, [r0, #8]
20004730:	f04f 0c01 	mov.w	ip, #1
20004734:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004738:	fa0c fc03 	lsl.w	ip, ip, r3
2000473c:	4594      	cmp	ip, r2
2000473e:	f200 8082 	bhi.w	20004846 <_malloc_r+0x24a>
20004742:	ea12 0f0c 	tst.w	r2, ip
20004746:	d108      	bne.n	2000475a <_malloc_r+0x15e>
20004748:	f02e 0e03 	bic.w	lr, lr, #3
2000474c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004750:	f10e 0e04 	add.w	lr, lr, #4
20004754:	ea12 0f0c 	tst.w	r2, ip
20004758:	d0f8      	beq.n	2000474c <_malloc_r+0x150>
2000475a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000475e:	46f2      	mov	sl, lr
20004760:	46c8      	mov	r8, r9
20004762:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004766:	4598      	cmp	r8, r3
20004768:	d107      	bne.n	2000477a <_malloc_r+0x17e>
2000476a:	e168      	b.n	20004a3e <_malloc_r+0x442>
2000476c:	2a00      	cmp	r2, #0
2000476e:	f280 8178 	bge.w	20004a62 <_malloc_r+0x466>
20004772:	68db      	ldr	r3, [r3, #12]
20004774:	4598      	cmp	r8, r3
20004776:	f000 8162 	beq.w	20004a3e <_malloc_r+0x442>
2000477a:	6858      	ldr	r0, [r3, #4]
2000477c:	f020 0003 	bic.w	r0, r0, #3
20004780:	1b02      	subs	r2, r0, r4
20004782:	2a0f      	cmp	r2, #15
20004784:	ddf2      	ble.n	2000476c <_malloc_r+0x170>
20004786:	461d      	mov	r5, r3
20004788:	191f      	adds	r7, r3, r4
2000478a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000478e:	f044 0e01 	orr.w	lr, r4, #1
20004792:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004796:	4630      	mov	r0, r6
20004798:	50ba      	str	r2, [r7, r2]
2000479a:	f042 0201 	orr.w	r2, r2, #1
2000479e:	f8c3 e004 	str.w	lr, [r3, #4]
200047a2:	f8cc 4008 	str.w	r4, [ip, #8]
200047a6:	f8c4 c00c 	str.w	ip, [r4, #12]
200047aa:	608f      	str	r7, [r1, #8]
200047ac:	60cf      	str	r7, [r1, #12]
200047ae:	607a      	str	r2, [r7, #4]
200047b0:	60b9      	str	r1, [r7, #8]
200047b2:	60f9      	str	r1, [r7, #12]
200047b4:	f000 fb28 	bl	20004e08 <__malloc_unlock>
200047b8:	e754      	b.n	20004664 <_malloc_r+0x68>
200047ba:	f1be 0f04 	cmp.w	lr, #4
200047be:	bf9e      	ittt	ls
200047c0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200047c4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200047c8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200047cc:	f67f af65 	bls.w	2000469a <_malloc_r+0x9e>
200047d0:	f1be 0f14 	cmp.w	lr, #20
200047d4:	bf9c      	itt	ls
200047d6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200047da:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200047de:	f67f af5c 	bls.w	2000469a <_malloc_r+0x9e>
200047e2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200047e6:	bf9e      	ittt	ls
200047e8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200047ec:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200047f0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200047f4:	f67f af51 	bls.w	2000469a <_malloc_r+0x9e>
200047f8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200047fc:	bf9e      	ittt	ls
200047fe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004802:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20004806:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000480a:	f67f af46 	bls.w	2000469a <_malloc_r+0x9e>
2000480e:	f240 5354 	movw	r3, #1364	; 0x554
20004812:	459e      	cmp	lr, r3
20004814:	bf95      	itete	ls
20004816:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000481a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000481e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004822:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20004826:	bf98      	it	ls
20004828:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000482c:	e735      	b.n	2000469a <_malloc_r+0x9e>
2000482e:	eb03 020c 	add.w	r2, r3, ip
20004832:	f103 0508 	add.w	r5, r3, #8
20004836:	4630      	mov	r0, r6
20004838:	6853      	ldr	r3, [r2, #4]
2000483a:	f043 0301 	orr.w	r3, r3, #1
2000483e:	6053      	str	r3, [r2, #4]
20004840:	f000 fae2 	bl	20004e08 <__malloc_unlock>
20004844:	e70e      	b.n	20004664 <_malloc_r+0x68>
20004846:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000484a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000484e:	f023 0903 	bic.w	r9, r3, #3
20004852:	ebc4 0209 	rsb	r2, r4, r9
20004856:	454c      	cmp	r4, r9
20004858:	bf94      	ite	ls
2000485a:	2300      	movls	r3, #0
2000485c:	2301      	movhi	r3, #1
2000485e:	2a0f      	cmp	r2, #15
20004860:	bfd8      	it	le
20004862:	f043 0301 	orrle.w	r3, r3, #1
20004866:	2b00      	cmp	r3, #0
20004868:	f000 80a1 	beq.w	200049ae <_malloc_r+0x3b2>
2000486c:	f64c 0b80 	movw	fp, #51328	; 0xc880
20004870:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004874:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004878:	f8db 3000 	ldr.w	r3, [fp]
2000487c:	3310      	adds	r3, #16
2000487e:	191b      	adds	r3, r3, r4
20004880:	f1b2 3fff 	cmp.w	r2, #4294967295
20004884:	d006      	beq.n	20004894 <_malloc_r+0x298>
20004886:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000488a:	331f      	adds	r3, #31
2000488c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004890:	f023 031f 	bic.w	r3, r3, #31
20004894:	4619      	mov	r1, r3
20004896:	4630      	mov	r0, r6
20004898:	9301      	str	r3, [sp, #4]
2000489a:	f000 fb53 	bl	20004f44 <_sbrk_r>
2000489e:	9b01      	ldr	r3, [sp, #4]
200048a0:	f1b0 3fff 	cmp.w	r0, #4294967295
200048a4:	4682      	mov	sl, r0
200048a6:	f000 80f4 	beq.w	20004a92 <_malloc_r+0x496>
200048aa:	eb08 0109 	add.w	r1, r8, r9
200048ae:	4281      	cmp	r1, r0
200048b0:	f200 80ec 	bhi.w	20004a8c <_malloc_r+0x490>
200048b4:	f8db 2004 	ldr.w	r2, [fp, #4]
200048b8:	189a      	adds	r2, r3, r2
200048ba:	4551      	cmp	r1, sl
200048bc:	f8cb 2004 	str.w	r2, [fp, #4]
200048c0:	f000 8145 	beq.w	20004b4e <_malloc_r+0x552>
200048c4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200048c8:	f24c 4000 	movw	r0, #50176	; 0xc400
200048cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200048d0:	f1b5 3fff 	cmp.w	r5, #4294967295
200048d4:	bf08      	it	eq
200048d6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200048da:	d003      	beq.n	200048e4 <_malloc_r+0x2e8>
200048dc:	4452      	add	r2, sl
200048de:	1a51      	subs	r1, r2, r1
200048e0:	f8cb 1004 	str.w	r1, [fp, #4]
200048e4:	f01a 0507 	ands.w	r5, sl, #7
200048e8:	4630      	mov	r0, r6
200048ea:	bf17      	itett	ne
200048ec:	f1c5 0508 	rsbne	r5, r5, #8
200048f0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200048f4:	44aa      	addne	sl, r5
200048f6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200048fa:	4453      	add	r3, sl
200048fc:	051b      	lsls	r3, r3, #20
200048fe:	0d1b      	lsrs	r3, r3, #20
20004900:	1aed      	subs	r5, r5, r3
20004902:	4629      	mov	r1, r5
20004904:	f000 fb1e 	bl	20004f44 <_sbrk_r>
20004908:	f1b0 3fff 	cmp.w	r0, #4294967295
2000490c:	f000 812c 	beq.w	20004b68 <_malloc_r+0x56c>
20004910:	ebca 0100 	rsb	r1, sl, r0
20004914:	1949      	adds	r1, r1, r5
20004916:	f041 0101 	orr.w	r1, r1, #1
2000491a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000491e:	f64c 0380 	movw	r3, #51328	; 0xc880
20004922:	f8c7 a008 	str.w	sl, [r7, #8]
20004926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000492a:	18aa      	adds	r2, r5, r2
2000492c:	45b8      	cmp	r8, r7
2000492e:	f8cb 2004 	str.w	r2, [fp, #4]
20004932:	f8ca 1004 	str.w	r1, [sl, #4]
20004936:	d017      	beq.n	20004968 <_malloc_r+0x36c>
20004938:	f1b9 0f0f 	cmp.w	r9, #15
2000493c:	f240 80df 	bls.w	20004afe <_malloc_r+0x502>
20004940:	f1a9 010c 	sub.w	r1, r9, #12
20004944:	2505      	movs	r5, #5
20004946:	f021 0107 	bic.w	r1, r1, #7
2000494a:	eb08 0001 	add.w	r0, r8, r1
2000494e:	290f      	cmp	r1, #15
20004950:	6085      	str	r5, [r0, #8]
20004952:	6045      	str	r5, [r0, #4]
20004954:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004958:	f000 0001 	and.w	r0, r0, #1
2000495c:	ea41 0000 	orr.w	r0, r1, r0
20004960:	f8c8 0004 	str.w	r0, [r8, #4]
20004964:	f200 80ac 	bhi.w	20004ac0 <_malloc_r+0x4c4>
20004968:	46d0      	mov	r8, sl
2000496a:	f64c 0380 	movw	r3, #51328	; 0xc880
2000496e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004972:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004976:	428a      	cmp	r2, r1
20004978:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000497c:	bf88      	it	hi
2000497e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004980:	f64c 0380 	movw	r3, #51328	; 0xc880
20004984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004988:	428a      	cmp	r2, r1
2000498a:	bf88      	it	hi
2000498c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000498e:	e082      	b.n	20004a96 <_malloc_r+0x49a>
20004990:	185c      	adds	r4, r3, r1
20004992:	689a      	ldr	r2, [r3, #8]
20004994:	68d9      	ldr	r1, [r3, #12]
20004996:	4630      	mov	r0, r6
20004998:	6866      	ldr	r6, [r4, #4]
2000499a:	f103 0508 	add.w	r5, r3, #8
2000499e:	608a      	str	r2, [r1, #8]
200049a0:	f046 0301 	orr.w	r3, r6, #1
200049a4:	60d1      	str	r1, [r2, #12]
200049a6:	6063      	str	r3, [r4, #4]
200049a8:	f000 fa2e 	bl	20004e08 <__malloc_unlock>
200049ac:	e65a      	b.n	20004664 <_malloc_r+0x68>
200049ae:	eb08 0304 	add.w	r3, r8, r4
200049b2:	f042 0201 	orr.w	r2, r2, #1
200049b6:	f044 0401 	orr.w	r4, r4, #1
200049ba:	4630      	mov	r0, r6
200049bc:	f8c8 4004 	str.w	r4, [r8, #4]
200049c0:	f108 0508 	add.w	r5, r8, #8
200049c4:	605a      	str	r2, [r3, #4]
200049c6:	60bb      	str	r3, [r7, #8]
200049c8:	f000 fa1e 	bl	20004e08 <__malloc_unlock>
200049cc:	e64a      	b.n	20004664 <_malloc_r+0x68>
200049ce:	ea4f 225c 	mov.w	r2, ip, lsr #9
200049d2:	2a04      	cmp	r2, #4
200049d4:	d954      	bls.n	20004a80 <_malloc_r+0x484>
200049d6:	2a14      	cmp	r2, #20
200049d8:	f200 8089 	bhi.w	20004aee <_malloc_r+0x4f2>
200049dc:	325b      	adds	r2, #91	; 0x5b
200049de:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200049e2:	44a8      	add	r8, r5
200049e4:	f24c 4700 	movw	r7, #50176	; 0xc400
200049e8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200049ec:	f8d8 0008 	ldr.w	r0, [r8, #8]
200049f0:	4540      	cmp	r0, r8
200049f2:	d103      	bne.n	200049fc <_malloc_r+0x400>
200049f4:	e06f      	b.n	20004ad6 <_malloc_r+0x4da>
200049f6:	6880      	ldr	r0, [r0, #8]
200049f8:	4580      	cmp	r8, r0
200049fa:	d004      	beq.n	20004a06 <_malloc_r+0x40a>
200049fc:	6842      	ldr	r2, [r0, #4]
200049fe:	f022 0203 	bic.w	r2, r2, #3
20004a02:	4594      	cmp	ip, r2
20004a04:	d3f7      	bcc.n	200049f6 <_malloc_r+0x3fa>
20004a06:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004a0a:	f8c3 c00c 	str.w	ip, [r3, #12]
20004a0e:	6098      	str	r0, [r3, #8]
20004a10:	687a      	ldr	r2, [r7, #4]
20004a12:	60c3      	str	r3, [r0, #12]
20004a14:	f8cc 3008 	str.w	r3, [ip, #8]
20004a18:	e68a      	b.n	20004730 <_malloc_r+0x134>
20004a1a:	191f      	adds	r7, r3, r4
20004a1c:	4630      	mov	r0, r6
20004a1e:	f044 0401 	orr.w	r4, r4, #1
20004a22:	60cf      	str	r7, [r1, #12]
20004a24:	605c      	str	r4, [r3, #4]
20004a26:	f103 0508 	add.w	r5, r3, #8
20004a2a:	50ba      	str	r2, [r7, r2]
20004a2c:	f042 0201 	orr.w	r2, r2, #1
20004a30:	608f      	str	r7, [r1, #8]
20004a32:	607a      	str	r2, [r7, #4]
20004a34:	60b9      	str	r1, [r7, #8]
20004a36:	60f9      	str	r1, [r7, #12]
20004a38:	f000 f9e6 	bl	20004e08 <__malloc_unlock>
20004a3c:	e612      	b.n	20004664 <_malloc_r+0x68>
20004a3e:	f10a 0a01 	add.w	sl, sl, #1
20004a42:	f01a 0f03 	tst.w	sl, #3
20004a46:	d05f      	beq.n	20004b08 <_malloc_r+0x50c>
20004a48:	f103 0808 	add.w	r8, r3, #8
20004a4c:	e689      	b.n	20004762 <_malloc_r+0x166>
20004a4e:	f103 0208 	add.w	r2, r3, #8
20004a52:	68d3      	ldr	r3, [r2, #12]
20004a54:	429a      	cmp	r2, r3
20004a56:	bf08      	it	eq
20004a58:	f10e 0e02 	addeq.w	lr, lr, #2
20004a5c:	f43f ae36 	beq.w	200046cc <_malloc_r+0xd0>
20004a60:	e5ef      	b.n	20004642 <_malloc_r+0x46>
20004a62:	461d      	mov	r5, r3
20004a64:	1819      	adds	r1, r3, r0
20004a66:	68da      	ldr	r2, [r3, #12]
20004a68:	4630      	mov	r0, r6
20004a6a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004a6e:	684c      	ldr	r4, [r1, #4]
20004a70:	6093      	str	r3, [r2, #8]
20004a72:	f044 0401 	orr.w	r4, r4, #1
20004a76:	60da      	str	r2, [r3, #12]
20004a78:	604c      	str	r4, [r1, #4]
20004a7a:	f000 f9c5 	bl	20004e08 <__malloc_unlock>
20004a7e:	e5f1      	b.n	20004664 <_malloc_r+0x68>
20004a80:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004a84:	3238      	adds	r2, #56	; 0x38
20004a86:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a8a:	e7aa      	b.n	200049e2 <_malloc_r+0x3e6>
20004a8c:	45b8      	cmp	r8, r7
20004a8e:	f43f af11 	beq.w	200048b4 <_malloc_r+0x2b8>
20004a92:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a96:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004a9a:	f022 0203 	bic.w	r2, r2, #3
20004a9e:	4294      	cmp	r4, r2
20004aa0:	bf94      	ite	ls
20004aa2:	2300      	movls	r3, #0
20004aa4:	2301      	movhi	r3, #1
20004aa6:	1b12      	subs	r2, r2, r4
20004aa8:	2a0f      	cmp	r2, #15
20004aaa:	bfd8      	it	le
20004aac:	f043 0301 	orrle.w	r3, r3, #1
20004ab0:	2b00      	cmp	r3, #0
20004ab2:	f43f af7c 	beq.w	200049ae <_malloc_r+0x3b2>
20004ab6:	4630      	mov	r0, r6
20004ab8:	2500      	movs	r5, #0
20004aba:	f000 f9a5 	bl	20004e08 <__malloc_unlock>
20004abe:	e5d1      	b.n	20004664 <_malloc_r+0x68>
20004ac0:	f108 0108 	add.w	r1, r8, #8
20004ac4:	4630      	mov	r0, r6
20004ac6:	9301      	str	r3, [sp, #4]
20004ac8:	f004 fc92 	bl	200093f0 <_free_r>
20004acc:	9b01      	ldr	r3, [sp, #4]
20004ace:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004ad2:	685a      	ldr	r2, [r3, #4]
20004ad4:	e749      	b.n	2000496a <_malloc_r+0x36e>
20004ad6:	f04f 0a01 	mov.w	sl, #1
20004ada:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004ade:	1092      	asrs	r2, r2, #2
20004ae0:	4684      	mov	ip, r0
20004ae2:	fa0a f202 	lsl.w	r2, sl, r2
20004ae6:	ea48 0202 	orr.w	r2, r8, r2
20004aea:	607a      	str	r2, [r7, #4]
20004aec:	e78d      	b.n	20004a0a <_malloc_r+0x40e>
20004aee:	2a54      	cmp	r2, #84	; 0x54
20004af0:	d824      	bhi.n	20004b3c <_malloc_r+0x540>
20004af2:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004af6:	326e      	adds	r2, #110	; 0x6e
20004af8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004afc:	e771      	b.n	200049e2 <_malloc_r+0x3e6>
20004afe:	2301      	movs	r3, #1
20004b00:	46d0      	mov	r8, sl
20004b02:	f8ca 3004 	str.w	r3, [sl, #4]
20004b06:	e7c6      	b.n	20004a96 <_malloc_r+0x49a>
20004b08:	464a      	mov	r2, r9
20004b0a:	f01e 0f03 	tst.w	lr, #3
20004b0e:	4613      	mov	r3, r2
20004b10:	f10e 3eff 	add.w	lr, lr, #4294967295
20004b14:	d033      	beq.n	20004b7e <_malloc_r+0x582>
20004b16:	f853 2908 	ldr.w	r2, [r3], #-8
20004b1a:	429a      	cmp	r2, r3
20004b1c:	d0f5      	beq.n	20004b0a <_malloc_r+0x50e>
20004b1e:	687b      	ldr	r3, [r7, #4]
20004b20:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004b24:	459c      	cmp	ip, r3
20004b26:	f63f ae8e 	bhi.w	20004846 <_malloc_r+0x24a>
20004b2a:	f1bc 0f00 	cmp.w	ip, #0
20004b2e:	f43f ae8a 	beq.w	20004846 <_malloc_r+0x24a>
20004b32:	ea1c 0f03 	tst.w	ip, r3
20004b36:	d027      	beq.n	20004b88 <_malloc_r+0x58c>
20004b38:	46d6      	mov	lr, sl
20004b3a:	e60e      	b.n	2000475a <_malloc_r+0x15e>
20004b3c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004b40:	d815      	bhi.n	20004b6e <_malloc_r+0x572>
20004b42:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004b46:	3277      	adds	r2, #119	; 0x77
20004b48:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b4c:	e749      	b.n	200049e2 <_malloc_r+0x3e6>
20004b4e:	0508      	lsls	r0, r1, #20
20004b50:	0d00      	lsrs	r0, r0, #20
20004b52:	2800      	cmp	r0, #0
20004b54:	f47f aeb6 	bne.w	200048c4 <_malloc_r+0x2c8>
20004b58:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004b5c:	444b      	add	r3, r9
20004b5e:	f043 0301 	orr.w	r3, r3, #1
20004b62:	f8c8 3004 	str.w	r3, [r8, #4]
20004b66:	e700      	b.n	2000496a <_malloc_r+0x36e>
20004b68:	2101      	movs	r1, #1
20004b6a:	2500      	movs	r5, #0
20004b6c:	e6d5      	b.n	2000491a <_malloc_r+0x31e>
20004b6e:	f240 5054 	movw	r0, #1364	; 0x554
20004b72:	4282      	cmp	r2, r0
20004b74:	d90d      	bls.n	20004b92 <_malloc_r+0x596>
20004b76:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004b7a:	227e      	movs	r2, #126	; 0x7e
20004b7c:	e731      	b.n	200049e2 <_malloc_r+0x3e6>
20004b7e:	687b      	ldr	r3, [r7, #4]
20004b80:	ea23 030c 	bic.w	r3, r3, ip
20004b84:	607b      	str	r3, [r7, #4]
20004b86:	e7cb      	b.n	20004b20 <_malloc_r+0x524>
20004b88:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004b8c:	f10a 0a04 	add.w	sl, sl, #4
20004b90:	e7cf      	b.n	20004b32 <_malloc_r+0x536>
20004b92:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004b96:	327c      	adds	r2, #124	; 0x7c
20004b98:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b9c:	e721      	b.n	200049e2 <_malloc_r+0x3e6>
20004b9e:	bf00      	nop

20004ba0 <memcpy>:
20004ba0:	2a03      	cmp	r2, #3
20004ba2:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004ba6:	d80b      	bhi.n	20004bc0 <memcpy+0x20>
20004ba8:	b13a      	cbz	r2, 20004bba <memcpy+0x1a>
20004baa:	2300      	movs	r3, #0
20004bac:	f811 c003 	ldrb.w	ip, [r1, r3]
20004bb0:	f800 c003 	strb.w	ip, [r0, r3]
20004bb4:	3301      	adds	r3, #1
20004bb6:	4293      	cmp	r3, r2
20004bb8:	d1f8      	bne.n	20004bac <memcpy+0xc>
20004bba:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004bbe:	4770      	bx	lr
20004bc0:	1882      	adds	r2, r0, r2
20004bc2:	460c      	mov	r4, r1
20004bc4:	4603      	mov	r3, r0
20004bc6:	e003      	b.n	20004bd0 <memcpy+0x30>
20004bc8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004bcc:	f803 1c01 	strb.w	r1, [r3, #-1]
20004bd0:	f003 0603 	and.w	r6, r3, #3
20004bd4:	4619      	mov	r1, r3
20004bd6:	46a4      	mov	ip, r4
20004bd8:	3301      	adds	r3, #1
20004bda:	3401      	adds	r4, #1
20004bdc:	2e00      	cmp	r6, #0
20004bde:	d1f3      	bne.n	20004bc8 <memcpy+0x28>
20004be0:	f01c 0403 	ands.w	r4, ip, #3
20004be4:	4663      	mov	r3, ip
20004be6:	bf08      	it	eq
20004be8:	ebc1 0c02 	rsbeq	ip, r1, r2
20004bec:	d068      	beq.n	20004cc0 <memcpy+0x120>
20004bee:	4265      	negs	r5, r4
20004bf0:	f1c4 0a04 	rsb	sl, r4, #4
20004bf4:	eb0c 0705 	add.w	r7, ip, r5
20004bf8:	4633      	mov	r3, r6
20004bfa:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004bfe:	f85c 6005 	ldr.w	r6, [ip, r5]
20004c02:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20004c06:	1a55      	subs	r5, r2, r1
20004c08:	e008      	b.n	20004c1c <memcpy+0x7c>
20004c0a:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004c0e:	4626      	mov	r6, r4
20004c10:	fa04 f40a 	lsl.w	r4, r4, sl
20004c14:	ea49 0404 	orr.w	r4, r9, r4
20004c18:	50cc      	str	r4, [r1, r3]
20004c1a:	3304      	adds	r3, #4
20004c1c:	185c      	adds	r4, r3, r1
20004c1e:	2d03      	cmp	r5, #3
20004c20:	fa26 f908 	lsr.w	r9, r6, r8
20004c24:	f1a5 0504 	sub.w	r5, r5, #4
20004c28:	eb0c 0603 	add.w	r6, ip, r3
20004c2c:	dced      	bgt.n	20004c0a <memcpy+0x6a>
20004c2e:	2300      	movs	r3, #0
20004c30:	e002      	b.n	20004c38 <memcpy+0x98>
20004c32:	5cf1      	ldrb	r1, [r6, r3]
20004c34:	54e1      	strb	r1, [r4, r3]
20004c36:	3301      	adds	r3, #1
20004c38:	1919      	adds	r1, r3, r4
20004c3a:	4291      	cmp	r1, r2
20004c3c:	d3f9      	bcc.n	20004c32 <memcpy+0x92>
20004c3e:	e7bc      	b.n	20004bba <memcpy+0x1a>
20004c40:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004c44:	f841 4c40 	str.w	r4, [r1, #-64]
20004c48:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004c4c:	f841 4c3c 	str.w	r4, [r1, #-60]
20004c50:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004c54:	f841 4c38 	str.w	r4, [r1, #-56]
20004c58:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004c5c:	f841 4c34 	str.w	r4, [r1, #-52]
20004c60:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004c64:	f841 4c30 	str.w	r4, [r1, #-48]
20004c68:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004c6c:	f841 4c2c 	str.w	r4, [r1, #-44]
20004c70:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004c74:	f841 4c28 	str.w	r4, [r1, #-40]
20004c78:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004c7c:	f841 4c24 	str.w	r4, [r1, #-36]
20004c80:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004c84:	f841 4c20 	str.w	r4, [r1, #-32]
20004c88:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004c8c:	f841 4c1c 	str.w	r4, [r1, #-28]
20004c90:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004c94:	f841 4c18 	str.w	r4, [r1, #-24]
20004c98:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004c9c:	f841 4c14 	str.w	r4, [r1, #-20]
20004ca0:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004ca4:	f841 4c10 	str.w	r4, [r1, #-16]
20004ca8:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004cac:	f841 4c0c 	str.w	r4, [r1, #-12]
20004cb0:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004cb4:	f841 4c08 	str.w	r4, [r1, #-8]
20004cb8:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004cbc:	f841 4c04 	str.w	r4, [r1, #-4]
20004cc0:	461c      	mov	r4, r3
20004cc2:	460d      	mov	r5, r1
20004cc4:	3340      	adds	r3, #64	; 0x40
20004cc6:	3140      	adds	r1, #64	; 0x40
20004cc8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004ccc:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004cd0:	dcb6      	bgt.n	20004c40 <memcpy+0xa0>
20004cd2:	4621      	mov	r1, r4
20004cd4:	462b      	mov	r3, r5
20004cd6:	1b54      	subs	r4, r2, r5
20004cd8:	e00f      	b.n	20004cfa <memcpy+0x15a>
20004cda:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004cde:	f843 5c10 	str.w	r5, [r3, #-16]
20004ce2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20004ce6:	f843 5c0c 	str.w	r5, [r3, #-12]
20004cea:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004cee:	f843 5c08 	str.w	r5, [r3, #-8]
20004cf2:	f851 5c04 	ldr.w	r5, [r1, #-4]
20004cf6:	f843 5c04 	str.w	r5, [r3, #-4]
20004cfa:	2c0f      	cmp	r4, #15
20004cfc:	460d      	mov	r5, r1
20004cfe:	469c      	mov	ip, r3
20004d00:	f101 0110 	add.w	r1, r1, #16
20004d04:	f103 0310 	add.w	r3, r3, #16
20004d08:	f1a4 0410 	sub.w	r4, r4, #16
20004d0c:	dce5      	bgt.n	20004cda <memcpy+0x13a>
20004d0e:	ebcc 0102 	rsb	r1, ip, r2
20004d12:	2300      	movs	r3, #0
20004d14:	e003      	b.n	20004d1e <memcpy+0x17e>
20004d16:	58ec      	ldr	r4, [r5, r3]
20004d18:	f84c 4003 	str.w	r4, [ip, r3]
20004d1c:	3304      	adds	r3, #4
20004d1e:	195e      	adds	r6, r3, r5
20004d20:	2903      	cmp	r1, #3
20004d22:	eb03 040c 	add.w	r4, r3, ip
20004d26:	f1a1 0104 	sub.w	r1, r1, #4
20004d2a:	dcf4      	bgt.n	20004d16 <memcpy+0x176>
20004d2c:	e77f      	b.n	20004c2e <memcpy+0x8e>
20004d2e:	bf00      	nop

20004d30 <memset>:
20004d30:	2a03      	cmp	r2, #3
20004d32:	b2c9      	uxtb	r1, r1
20004d34:	b430      	push	{r4, r5}
20004d36:	d807      	bhi.n	20004d48 <memset+0x18>
20004d38:	b122      	cbz	r2, 20004d44 <memset+0x14>
20004d3a:	2300      	movs	r3, #0
20004d3c:	54c1      	strb	r1, [r0, r3]
20004d3e:	3301      	adds	r3, #1
20004d40:	4293      	cmp	r3, r2
20004d42:	d1fb      	bne.n	20004d3c <memset+0xc>
20004d44:	bc30      	pop	{r4, r5}
20004d46:	4770      	bx	lr
20004d48:	eb00 0c02 	add.w	ip, r0, r2
20004d4c:	4603      	mov	r3, r0
20004d4e:	e001      	b.n	20004d54 <memset+0x24>
20004d50:	f803 1c01 	strb.w	r1, [r3, #-1]
20004d54:	f003 0403 	and.w	r4, r3, #3
20004d58:	461a      	mov	r2, r3
20004d5a:	3301      	adds	r3, #1
20004d5c:	2c00      	cmp	r4, #0
20004d5e:	d1f7      	bne.n	20004d50 <memset+0x20>
20004d60:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004d64:	ebc2 040c 	rsb	r4, r2, ip
20004d68:	fb03 f301 	mul.w	r3, r3, r1
20004d6c:	e01f      	b.n	20004dae <memset+0x7e>
20004d6e:	f842 3c40 	str.w	r3, [r2, #-64]
20004d72:	f842 3c3c 	str.w	r3, [r2, #-60]
20004d76:	f842 3c38 	str.w	r3, [r2, #-56]
20004d7a:	f842 3c34 	str.w	r3, [r2, #-52]
20004d7e:	f842 3c30 	str.w	r3, [r2, #-48]
20004d82:	f842 3c2c 	str.w	r3, [r2, #-44]
20004d86:	f842 3c28 	str.w	r3, [r2, #-40]
20004d8a:	f842 3c24 	str.w	r3, [r2, #-36]
20004d8e:	f842 3c20 	str.w	r3, [r2, #-32]
20004d92:	f842 3c1c 	str.w	r3, [r2, #-28]
20004d96:	f842 3c18 	str.w	r3, [r2, #-24]
20004d9a:	f842 3c14 	str.w	r3, [r2, #-20]
20004d9e:	f842 3c10 	str.w	r3, [r2, #-16]
20004da2:	f842 3c0c 	str.w	r3, [r2, #-12]
20004da6:	f842 3c08 	str.w	r3, [r2, #-8]
20004daa:	f842 3c04 	str.w	r3, [r2, #-4]
20004dae:	4615      	mov	r5, r2
20004db0:	3240      	adds	r2, #64	; 0x40
20004db2:	2c3f      	cmp	r4, #63	; 0x3f
20004db4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004db8:	dcd9      	bgt.n	20004d6e <memset+0x3e>
20004dba:	462a      	mov	r2, r5
20004dbc:	ebc5 040c 	rsb	r4, r5, ip
20004dc0:	e007      	b.n	20004dd2 <memset+0xa2>
20004dc2:	f842 3c10 	str.w	r3, [r2, #-16]
20004dc6:	f842 3c0c 	str.w	r3, [r2, #-12]
20004dca:	f842 3c08 	str.w	r3, [r2, #-8]
20004dce:	f842 3c04 	str.w	r3, [r2, #-4]
20004dd2:	4615      	mov	r5, r2
20004dd4:	3210      	adds	r2, #16
20004dd6:	2c0f      	cmp	r4, #15
20004dd8:	f1a4 0410 	sub.w	r4, r4, #16
20004ddc:	dcf1      	bgt.n	20004dc2 <memset+0x92>
20004dde:	462a      	mov	r2, r5
20004de0:	ebc5 050c 	rsb	r5, r5, ip
20004de4:	e001      	b.n	20004dea <memset+0xba>
20004de6:	f842 3c04 	str.w	r3, [r2, #-4]
20004dea:	4614      	mov	r4, r2
20004dec:	3204      	adds	r2, #4
20004dee:	2d03      	cmp	r5, #3
20004df0:	f1a5 0504 	sub.w	r5, r5, #4
20004df4:	dcf7      	bgt.n	20004de6 <memset+0xb6>
20004df6:	e001      	b.n	20004dfc <memset+0xcc>
20004df8:	f804 1b01 	strb.w	r1, [r4], #1
20004dfc:	4564      	cmp	r4, ip
20004dfe:	d3fb      	bcc.n	20004df8 <memset+0xc8>
20004e00:	e7a0      	b.n	20004d44 <memset+0x14>
20004e02:	bf00      	nop

20004e04 <__malloc_lock>:
20004e04:	4770      	bx	lr
20004e06:	bf00      	nop

20004e08 <__malloc_unlock>:
20004e08:	4770      	bx	lr
20004e0a:	bf00      	nop

20004e0c <printf>:
20004e0c:	b40f      	push	{r0, r1, r2, r3}
20004e0e:	f24c 330c 	movw	r3, #49932	; 0xc30c
20004e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e16:	b510      	push	{r4, lr}
20004e18:	681c      	ldr	r4, [r3, #0]
20004e1a:	b082      	sub	sp, #8
20004e1c:	b124      	cbz	r4, 20004e28 <printf+0x1c>
20004e1e:	69a3      	ldr	r3, [r4, #24]
20004e20:	b913      	cbnz	r3, 20004e28 <printf+0x1c>
20004e22:	4620      	mov	r0, r4
20004e24:	f004 fa60 	bl	200092e8 <__sinit>
20004e28:	4620      	mov	r0, r4
20004e2a:	ac05      	add	r4, sp, #20
20004e2c:	9a04      	ldr	r2, [sp, #16]
20004e2e:	4623      	mov	r3, r4
20004e30:	6881      	ldr	r1, [r0, #8]
20004e32:	9401      	str	r4, [sp, #4]
20004e34:	f001 fbf6 	bl	20006624 <_vfprintf_r>
20004e38:	b002      	add	sp, #8
20004e3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004e3e:	b004      	add	sp, #16
20004e40:	4770      	bx	lr
20004e42:	bf00      	nop

20004e44 <_printf_r>:
20004e44:	b40e      	push	{r1, r2, r3}
20004e46:	b510      	push	{r4, lr}
20004e48:	4604      	mov	r4, r0
20004e4a:	b083      	sub	sp, #12
20004e4c:	b118      	cbz	r0, 20004e56 <_printf_r+0x12>
20004e4e:	6983      	ldr	r3, [r0, #24]
20004e50:	b90b      	cbnz	r3, 20004e56 <_printf_r+0x12>
20004e52:	f004 fa49 	bl	200092e8 <__sinit>
20004e56:	4620      	mov	r0, r4
20004e58:	ac06      	add	r4, sp, #24
20004e5a:	9a05      	ldr	r2, [sp, #20]
20004e5c:	4623      	mov	r3, r4
20004e5e:	6881      	ldr	r1, [r0, #8]
20004e60:	9401      	str	r4, [sp, #4]
20004e62:	f001 fbdf 	bl	20006624 <_vfprintf_r>
20004e66:	b003      	add	sp, #12
20004e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004e6c:	b003      	add	sp, #12
20004e6e:	4770      	bx	lr

20004e70 <putchar>:
20004e70:	b570      	push	{r4, r5, r6, lr}
20004e72:	f24c 340c 	movw	r4, #49932	; 0xc30c
20004e76:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004e7a:	4605      	mov	r5, r0
20004e7c:	6820      	ldr	r0, [r4, #0]
20004e7e:	b120      	cbz	r0, 20004e8a <putchar+0x1a>
20004e80:	6983      	ldr	r3, [r0, #24]
20004e82:	b913      	cbnz	r3, 20004e8a <putchar+0x1a>
20004e84:	f004 fa30 	bl	200092e8 <__sinit>
20004e88:	6820      	ldr	r0, [r4, #0]
20004e8a:	4629      	mov	r1, r5
20004e8c:	6882      	ldr	r2, [r0, #8]
20004e8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20004e92:	f005 bbb5 	b.w	2000a600 <_putc_r>
20004e96:	bf00      	nop

20004e98 <_putchar_r>:
20004e98:	b510      	push	{r4, lr}
20004e9a:	4604      	mov	r4, r0
20004e9c:	b082      	sub	sp, #8
20004e9e:	b128      	cbz	r0, 20004eac <_putchar_r+0x14>
20004ea0:	6983      	ldr	r3, [r0, #24]
20004ea2:	b91b      	cbnz	r3, 20004eac <_putchar_r+0x14>
20004ea4:	9101      	str	r1, [sp, #4]
20004ea6:	f004 fa1f 	bl	200092e8 <__sinit>
20004eaa:	9901      	ldr	r1, [sp, #4]
20004eac:	4620      	mov	r0, r4
20004eae:	68a2      	ldr	r2, [r4, #8]
20004eb0:	b002      	add	sp, #8
20004eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004eb6:	f005 bba3 	b.w	2000a600 <_putc_r>
20004eba:	bf00      	nop

20004ebc <_puts_r>:
20004ebc:	b530      	push	{r4, r5, lr}
20004ebe:	4604      	mov	r4, r0
20004ec0:	b089      	sub	sp, #36	; 0x24
20004ec2:	4608      	mov	r0, r1
20004ec4:	460d      	mov	r5, r1
20004ec6:	f000 f89b 	bl	20005000 <strlen>
20004eca:	f24c 0350 	movw	r3, #49232	; 0xc050
20004ece:	9501      	str	r5, [sp, #4]
20004ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ed4:	9303      	str	r3, [sp, #12]
20004ed6:	9002      	str	r0, [sp, #8]
20004ed8:	1c43      	adds	r3, r0, #1
20004eda:	9307      	str	r3, [sp, #28]
20004edc:	2301      	movs	r3, #1
20004ede:	9304      	str	r3, [sp, #16]
20004ee0:	ab01      	add	r3, sp, #4
20004ee2:	9305      	str	r3, [sp, #20]
20004ee4:	2302      	movs	r3, #2
20004ee6:	9306      	str	r3, [sp, #24]
20004ee8:	b10c      	cbz	r4, 20004eee <_puts_r+0x32>
20004eea:	69a3      	ldr	r3, [r4, #24]
20004eec:	b1eb      	cbz	r3, 20004f2a <_puts_r+0x6e>
20004eee:	f24c 330c 	movw	r3, #49932	; 0xc30c
20004ef2:	4620      	mov	r0, r4
20004ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ef8:	681b      	ldr	r3, [r3, #0]
20004efa:	689b      	ldr	r3, [r3, #8]
20004efc:	899a      	ldrh	r2, [r3, #12]
20004efe:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20004f02:	bf01      	itttt	eq
20004f04:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004f08:	819a      	strheq	r2, [r3, #12]
20004f0a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004f0c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20004f10:	68a1      	ldr	r1, [r4, #8]
20004f12:	bf08      	it	eq
20004f14:	665a      	streq	r2, [r3, #100]	; 0x64
20004f16:	aa05      	add	r2, sp, #20
20004f18:	f004 fb4a 	bl	200095b0 <__sfvwrite_r>
20004f1c:	2800      	cmp	r0, #0
20004f1e:	bf14      	ite	ne
20004f20:	f04f 30ff 	movne.w	r0, #4294967295
20004f24:	200a      	moveq	r0, #10
20004f26:	b009      	add	sp, #36	; 0x24
20004f28:	bd30      	pop	{r4, r5, pc}
20004f2a:	4620      	mov	r0, r4
20004f2c:	f004 f9dc 	bl	200092e8 <__sinit>
20004f30:	e7dd      	b.n	20004eee <_puts_r+0x32>
20004f32:	bf00      	nop

20004f34 <puts>:
20004f34:	f24c 330c 	movw	r3, #49932	; 0xc30c
20004f38:	4601      	mov	r1, r0
20004f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f3e:	6818      	ldr	r0, [r3, #0]
20004f40:	e7bc      	b.n	20004ebc <_puts_r>
20004f42:	bf00      	nop

20004f44 <_sbrk_r>:
20004f44:	b538      	push	{r3, r4, r5, lr}
20004f46:	f64c 241c 	movw	r4, #51740	; 0xca1c
20004f4a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004f4e:	4605      	mov	r5, r0
20004f50:	4608      	mov	r0, r1
20004f52:	2300      	movs	r3, #0
20004f54:	6023      	str	r3, [r4, #0]
20004f56:	f7fd f9b3 	bl	200022c0 <_sbrk>
20004f5a:	f1b0 3fff 	cmp.w	r0, #4294967295
20004f5e:	d000      	beq.n	20004f62 <_sbrk_r+0x1e>
20004f60:	bd38      	pop	{r3, r4, r5, pc}
20004f62:	6823      	ldr	r3, [r4, #0]
20004f64:	2b00      	cmp	r3, #0
20004f66:	d0fb      	beq.n	20004f60 <_sbrk_r+0x1c>
20004f68:	602b      	str	r3, [r5, #0]
20004f6a:	bd38      	pop	{r3, r4, r5, pc}

20004f6c <sprintf>:
20004f6c:	b40e      	push	{r1, r2, r3}
20004f6e:	f24c 330c 	movw	r3, #49932	; 0xc30c
20004f72:	b530      	push	{r4, r5, lr}
20004f74:	b09c      	sub	sp, #112	; 0x70
20004f76:	ac1f      	add	r4, sp, #124	; 0x7c
20004f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f7c:	4605      	mov	r5, r0
20004f7e:	a901      	add	r1, sp, #4
20004f80:	f854 2b04 	ldr.w	r2, [r4], #4
20004f84:	f04f 3cff 	mov.w	ip, #4294967295
20004f88:	6818      	ldr	r0, [r3, #0]
20004f8a:	f44f 7302 	mov.w	r3, #520	; 0x208
20004f8e:	f8ad 3010 	strh.w	r3, [sp, #16]
20004f92:	4623      	mov	r3, r4
20004f94:	9505      	str	r5, [sp, #20]
20004f96:	9501      	str	r5, [sp, #4]
20004f98:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
20004f9c:	f8ad c012 	strh.w	ip, [sp, #18]
20004fa0:	9506      	str	r5, [sp, #24]
20004fa2:	9503      	str	r5, [sp, #12]
20004fa4:	941b      	str	r4, [sp, #108]	; 0x6c
20004fa6:	f000 f8e9 	bl	2000517c <_svfprintf_r>
20004faa:	9b01      	ldr	r3, [sp, #4]
20004fac:	2200      	movs	r2, #0
20004fae:	701a      	strb	r2, [r3, #0]
20004fb0:	b01c      	add	sp, #112	; 0x70
20004fb2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
20004fb6:	b003      	add	sp, #12
20004fb8:	4770      	bx	lr
20004fba:	bf00      	nop

20004fbc <_sprintf_r>:
20004fbc:	b40c      	push	{r2, r3}
20004fbe:	460b      	mov	r3, r1
20004fc0:	b510      	push	{r4, lr}
20004fc2:	b09c      	sub	sp, #112	; 0x70
20004fc4:	ac1e      	add	r4, sp, #120	; 0x78
20004fc6:	a901      	add	r1, sp, #4
20004fc8:	9305      	str	r3, [sp, #20]
20004fca:	f44f 7c02 	mov.w	ip, #520	; 0x208
20004fce:	f854 2b04 	ldr.w	r2, [r4], #4
20004fd2:	9301      	str	r3, [sp, #4]
20004fd4:	f04f 33ff 	mov.w	r3, #4294967295
20004fd8:	f8ad 3012 	strh.w	r3, [sp, #18]
20004fdc:	4623      	mov	r3, r4
20004fde:	941b      	str	r4, [sp, #108]	; 0x6c
20004fe0:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
20004fe4:	f8ad c010 	strh.w	ip, [sp, #16]
20004fe8:	9406      	str	r4, [sp, #24]
20004fea:	9403      	str	r4, [sp, #12]
20004fec:	f000 f8c6 	bl	2000517c <_svfprintf_r>
20004ff0:	9b01      	ldr	r3, [sp, #4]
20004ff2:	2200      	movs	r2, #0
20004ff4:	701a      	strb	r2, [r3, #0]
20004ff6:	b01c      	add	sp, #112	; 0x70
20004ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004ffc:	b002      	add	sp, #8
20004ffe:	4770      	bx	lr

20005000 <strlen>:
20005000:	f020 0103 	bic.w	r1, r0, #3
20005004:	f010 0003 	ands.w	r0, r0, #3
20005008:	f1c0 0000 	rsb	r0, r0, #0
2000500c:	f851 3b04 	ldr.w	r3, [r1], #4
20005010:	f100 0c04 	add.w	ip, r0, #4
20005014:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20005018:	f06f 0200 	mvn.w	r2, #0
2000501c:	bf1c      	itt	ne
2000501e:	fa22 f20c 	lsrne.w	r2, r2, ip
20005022:	4313      	orrne	r3, r2
20005024:	f04f 0c01 	mov.w	ip, #1
20005028:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
2000502c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20005030:	eba3 020c 	sub.w	r2, r3, ip
20005034:	ea22 0203 	bic.w	r2, r2, r3
20005038:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
2000503c:	bf04      	itt	eq
2000503e:	f851 3b04 	ldreq.w	r3, [r1], #4
20005042:	3004      	addeq	r0, #4
20005044:	d0f4      	beq.n	20005030 <strlen+0x30>
20005046:	f013 0fff 	tst.w	r3, #255	; 0xff
2000504a:	bf1f      	itttt	ne
2000504c:	3001      	addne	r0, #1
2000504e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20005052:	3001      	addne	r0, #1
20005054:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20005058:	bf18      	it	ne
2000505a:	3001      	addne	r0, #1
2000505c:	4770      	bx	lr
2000505e:	bf00      	nop

20005060 <__sprint_r>:
20005060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005064:	b085      	sub	sp, #20
20005066:	4692      	mov	sl, r2
20005068:	460c      	mov	r4, r1
2000506a:	9003      	str	r0, [sp, #12]
2000506c:	6890      	ldr	r0, [r2, #8]
2000506e:	6817      	ldr	r7, [r2, #0]
20005070:	2800      	cmp	r0, #0
20005072:	f000 8081 	beq.w	20005178 <__sprint_r+0x118>
20005076:	f04f 0900 	mov.w	r9, #0
2000507a:	680b      	ldr	r3, [r1, #0]
2000507c:	464d      	mov	r5, r9
2000507e:	2d00      	cmp	r5, #0
20005080:	d054      	beq.n	2000512c <__sprint_r+0xcc>
20005082:	68a6      	ldr	r6, [r4, #8]
20005084:	42b5      	cmp	r5, r6
20005086:	46b0      	mov	r8, r6
20005088:	bf3e      	ittt	cc
2000508a:	4618      	movcc	r0, r3
2000508c:	462e      	movcc	r6, r5
2000508e:	46a8      	movcc	r8, r5
20005090:	d33c      	bcc.n	2000510c <__sprint_r+0xac>
20005092:	89a0      	ldrh	r0, [r4, #12]
20005094:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005098:	bf08      	it	eq
2000509a:	4618      	moveq	r0, r3
2000509c:	d036      	beq.n	2000510c <__sprint_r+0xac>
2000509e:	6962      	ldr	r2, [r4, #20]
200050a0:	6921      	ldr	r1, [r4, #16]
200050a2:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
200050a6:	1a5b      	subs	r3, r3, r1
200050a8:	f103 0c01 	add.w	ip, r3, #1
200050ac:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
200050b0:	44ac      	add	ip, r5
200050b2:	ea4f 0b6b 	mov.w	fp, fp, asr #1
200050b6:	45e3      	cmp	fp, ip
200050b8:	465a      	mov	r2, fp
200050ba:	bf3c      	itt	cc
200050bc:	46e3      	movcc	fp, ip
200050be:	465a      	movcc	r2, fp
200050c0:	f410 6f80 	tst.w	r0, #1024	; 0x400
200050c4:	d037      	beq.n	20005136 <__sprint_r+0xd6>
200050c6:	4611      	mov	r1, r2
200050c8:	9803      	ldr	r0, [sp, #12]
200050ca:	9301      	str	r3, [sp, #4]
200050cc:	f7ff fa96 	bl	200045fc <_malloc_r>
200050d0:	9b01      	ldr	r3, [sp, #4]
200050d2:	2800      	cmp	r0, #0
200050d4:	d03b      	beq.n	2000514e <__sprint_r+0xee>
200050d6:	461a      	mov	r2, r3
200050d8:	6921      	ldr	r1, [r4, #16]
200050da:	9301      	str	r3, [sp, #4]
200050dc:	9002      	str	r0, [sp, #8]
200050de:	f7ff fd5f 	bl	20004ba0 <memcpy>
200050e2:	89a2      	ldrh	r2, [r4, #12]
200050e4:	9b01      	ldr	r3, [sp, #4]
200050e6:	f8dd c008 	ldr.w	ip, [sp, #8]
200050ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200050ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200050f2:	81a2      	strh	r2, [r4, #12]
200050f4:	462e      	mov	r6, r5
200050f6:	46a8      	mov	r8, r5
200050f8:	ebc3 020b 	rsb	r2, r3, fp
200050fc:	eb0c 0003 	add.w	r0, ip, r3
20005100:	60a2      	str	r2, [r4, #8]
20005102:	f8c4 c010 	str.w	ip, [r4, #16]
20005106:	6020      	str	r0, [r4, #0]
20005108:	f8c4 b014 	str.w	fp, [r4, #20]
2000510c:	4642      	mov	r2, r8
2000510e:	4649      	mov	r1, r9
20005110:	f004 fd1a 	bl	20009b48 <memmove>
20005114:	68a2      	ldr	r2, [r4, #8]
20005116:	6823      	ldr	r3, [r4, #0]
20005118:	1b96      	subs	r6, r2, r6
2000511a:	60a6      	str	r6, [r4, #8]
2000511c:	f8da 2008 	ldr.w	r2, [sl, #8]
20005120:	4443      	add	r3, r8
20005122:	6023      	str	r3, [r4, #0]
20005124:	1b55      	subs	r5, r2, r5
20005126:	f8ca 5008 	str.w	r5, [sl, #8]
2000512a:	b1fd      	cbz	r5, 2000516c <__sprint_r+0x10c>
2000512c:	f8d7 9000 	ldr.w	r9, [r7]
20005130:	687d      	ldr	r5, [r7, #4]
20005132:	3708      	adds	r7, #8
20005134:	e7a3      	b.n	2000507e <__sprint_r+0x1e>
20005136:	9803      	ldr	r0, [sp, #12]
20005138:	9301      	str	r3, [sp, #4]
2000513a:	f005 faa9 	bl	2000a690 <_realloc_r>
2000513e:	9b01      	ldr	r3, [sp, #4]
20005140:	4684      	mov	ip, r0
20005142:	2800      	cmp	r0, #0
20005144:	d1d6      	bne.n	200050f4 <__sprint_r+0x94>
20005146:	9803      	ldr	r0, [sp, #12]
20005148:	6921      	ldr	r1, [r4, #16]
2000514a:	f004 f951 	bl	200093f0 <_free_r>
2000514e:	9a03      	ldr	r2, [sp, #12]
20005150:	230c      	movs	r3, #12
20005152:	f04f 30ff 	mov.w	r0, #4294967295
20005156:	6013      	str	r3, [r2, #0]
20005158:	2300      	movs	r3, #0
2000515a:	89a2      	ldrh	r2, [r4, #12]
2000515c:	f8ca 3004 	str.w	r3, [sl, #4]
20005160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
20005164:	f8ca 3008 	str.w	r3, [sl, #8]
20005168:	81a2      	strh	r2, [r4, #12]
2000516a:	e002      	b.n	20005172 <__sprint_r+0x112>
2000516c:	4628      	mov	r0, r5
2000516e:	f8ca 5004 	str.w	r5, [sl, #4]
20005172:	b005      	add	sp, #20
20005174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005178:	6050      	str	r0, [r2, #4]
2000517a:	e7fa      	b.n	20005172 <__sprint_r+0x112>

2000517c <_svfprintf_r>:
2000517c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005180:	b0c5      	sub	sp, #276	; 0x114
20005182:	460e      	mov	r6, r1
20005184:	469a      	mov	sl, r3
20005186:	4615      	mov	r5, r2
20005188:	9009      	str	r0, [sp, #36]	; 0x24
2000518a:	f004 fc01 	bl	20009990 <_localeconv_r>
2000518e:	89b3      	ldrh	r3, [r6, #12]
20005190:	f013 0f80 	tst.w	r3, #128	; 0x80
20005194:	6800      	ldr	r0, [r0, #0]
20005196:	901b      	str	r0, [sp, #108]	; 0x6c
20005198:	d003      	beq.n	200051a2 <_svfprintf_r+0x26>
2000519a:	6933      	ldr	r3, [r6, #16]
2000519c:	2b00      	cmp	r3, #0
2000519e:	f001 808c 	beq.w	200062ba <_svfprintf_r+0x113e>
200051a2:	f10d 0974 	add.w	r9, sp, #116	; 0x74
200051a6:	46b3      	mov	fp, r6
200051a8:	464c      	mov	r4, r9
200051aa:	2200      	movs	r2, #0
200051ac:	9210      	str	r2, [sp, #64]	; 0x40
200051ae:	2300      	movs	r3, #0
200051b0:	9218      	str	r2, [sp, #96]	; 0x60
200051b2:	9217      	str	r2, [sp, #92]	; 0x5c
200051b4:	921a      	str	r2, [sp, #104]	; 0x68
200051b6:	920d      	str	r2, [sp, #52]	; 0x34
200051b8:	aa2d      	add	r2, sp, #180	; 0xb4
200051ba:	9319      	str	r3, [sp, #100]	; 0x64
200051bc:	3228      	adds	r2, #40	; 0x28
200051be:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
200051c2:	9216      	str	r2, [sp, #88]	; 0x58
200051c4:	9307      	str	r3, [sp, #28]
200051c6:	2300      	movs	r3, #0
200051c8:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
200051cc:	9338      	str	r3, [sp, #224]	; 0xe0
200051ce:	9339      	str	r3, [sp, #228]	; 0xe4
200051d0:	782b      	ldrb	r3, [r5, #0]
200051d2:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
200051d6:	bf18      	it	ne
200051d8:	2201      	movne	r2, #1
200051da:	2b00      	cmp	r3, #0
200051dc:	bf0c      	ite	eq
200051de:	2200      	moveq	r2, #0
200051e0:	f002 0201 	andne.w	r2, r2, #1
200051e4:	b302      	cbz	r2, 20005228 <_svfprintf_r+0xac>
200051e6:	462e      	mov	r6, r5
200051e8:	f816 3f01 	ldrb.w	r3, [r6, #1]!
200051ec:	1e1a      	subs	r2, r3, #0
200051ee:	bf18      	it	ne
200051f0:	2201      	movne	r2, #1
200051f2:	2b25      	cmp	r3, #37	; 0x25
200051f4:	bf0c      	ite	eq
200051f6:	2200      	moveq	r2, #0
200051f8:	f002 0201 	andne.w	r2, r2, #1
200051fc:	2a00      	cmp	r2, #0
200051fe:	d1f3      	bne.n	200051e8 <_svfprintf_r+0x6c>
20005200:	1b77      	subs	r7, r6, r5
20005202:	bf08      	it	eq
20005204:	4635      	moveq	r5, r6
20005206:	d00f      	beq.n	20005228 <_svfprintf_r+0xac>
20005208:	6067      	str	r7, [r4, #4]
2000520a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000520c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000520e:	3301      	adds	r3, #1
20005210:	6025      	str	r5, [r4, #0]
20005212:	19d2      	adds	r2, r2, r7
20005214:	2b07      	cmp	r3, #7
20005216:	9239      	str	r2, [sp, #228]	; 0xe4
20005218:	9338      	str	r3, [sp, #224]	; 0xe0
2000521a:	dc79      	bgt.n	20005310 <_svfprintf_r+0x194>
2000521c:	3408      	adds	r4, #8
2000521e:	980d      	ldr	r0, [sp, #52]	; 0x34
20005220:	4635      	mov	r5, r6
20005222:	19c0      	adds	r0, r0, r7
20005224:	900d      	str	r0, [sp, #52]	; 0x34
20005226:	7833      	ldrb	r3, [r6, #0]
20005228:	2b00      	cmp	r3, #0
2000522a:	f000 8737 	beq.w	2000609c <_svfprintf_r+0xf20>
2000522e:	2100      	movs	r1, #0
20005230:	f04f 0200 	mov.w	r2, #0
20005234:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20005238:	1c6b      	adds	r3, r5, #1
2000523a:	910c      	str	r1, [sp, #48]	; 0x30
2000523c:	f04f 38ff 	mov.w	r8, #4294967295
20005240:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005244:	468a      	mov	sl, r1
20005246:	786a      	ldrb	r2, [r5, #1]
20005248:	202b      	movs	r0, #43	; 0x2b
2000524a:	f04f 0c20 	mov.w	ip, #32
2000524e:	1c5d      	adds	r5, r3, #1
20005250:	f1a2 0320 	sub.w	r3, r2, #32
20005254:	2b58      	cmp	r3, #88	; 0x58
20005256:	f200 8219 	bhi.w	2000568c <_svfprintf_r+0x510>
2000525a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000525e:	0229      	.short	0x0229
20005260:	02170217 	.word	0x02170217
20005264:	02170235 	.word	0x02170235
20005268:	02170217 	.word	0x02170217
2000526c:	02170217 	.word	0x02170217
20005270:	023c0217 	.word	0x023c0217
20005274:	02170248 	.word	0x02170248
20005278:	02cf02c8 	.word	0x02cf02c8
2000527c:	02ef0217 	.word	0x02ef0217
20005280:	02f602f6 	.word	0x02f602f6
20005284:	02f602f6 	.word	0x02f602f6
20005288:	02f602f6 	.word	0x02f602f6
2000528c:	02f602f6 	.word	0x02f602f6
20005290:	021702f6 	.word	0x021702f6
20005294:	02170217 	.word	0x02170217
20005298:	02170217 	.word	0x02170217
2000529c:	02170217 	.word	0x02170217
200052a0:	02170217 	.word	0x02170217
200052a4:	024f0217 	.word	0x024f0217
200052a8:	02170288 	.word	0x02170288
200052ac:	02170288 	.word	0x02170288
200052b0:	02170217 	.word	0x02170217
200052b4:	02c10217 	.word	0x02c10217
200052b8:	02170217 	.word	0x02170217
200052bc:	021703ee 	.word	0x021703ee
200052c0:	02170217 	.word	0x02170217
200052c4:	02170217 	.word	0x02170217
200052c8:	02170393 	.word	0x02170393
200052cc:	03ad0217 	.word	0x03ad0217
200052d0:	02170217 	.word	0x02170217
200052d4:	02170217 	.word	0x02170217
200052d8:	02170217 	.word	0x02170217
200052dc:	02170217 	.word	0x02170217
200052e0:	02170217 	.word	0x02170217
200052e4:	03d803c7 	.word	0x03d803c7
200052e8:	02880288 	.word	0x02880288
200052ec:	030b0288 	.word	0x030b0288
200052f0:	021703d8 	.word	0x021703d8
200052f4:	030f0217 	.word	0x030f0217
200052f8:	03190217 	.word	0x03190217
200052fc:	033e0329 	.word	0x033e0329
20005300:	0217038c 	.word	0x0217038c
20005304:	02170359 	.word	0x02170359
20005308:	02170384 	.word	0x02170384
2000530c:	00ea0217 	.word	0x00ea0217
20005310:	9809      	ldr	r0, [sp, #36]	; 0x24
20005312:	4659      	mov	r1, fp
20005314:	aa37      	add	r2, sp, #220	; 0xdc
20005316:	f7ff fea3 	bl	20005060 <__sprint_r>
2000531a:	2800      	cmp	r0, #0
2000531c:	d17c      	bne.n	20005418 <_svfprintf_r+0x29c>
2000531e:	464c      	mov	r4, r9
20005320:	e77d      	b.n	2000521e <_svfprintf_r+0xa2>
20005322:	9918      	ldr	r1, [sp, #96]	; 0x60
20005324:	2901      	cmp	r1, #1
20005326:	f340 8452 	ble.w	20005bce <_svfprintf_r+0xa52>
2000532a:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000532c:	2301      	movs	r3, #1
2000532e:	6063      	str	r3, [r4, #4]
20005330:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005332:	6022      	str	r2, [r4, #0]
20005334:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005336:	3301      	adds	r3, #1
20005338:	9338      	str	r3, [sp, #224]	; 0xe0
2000533a:	3201      	adds	r2, #1
2000533c:	2b07      	cmp	r3, #7
2000533e:	9239      	str	r2, [sp, #228]	; 0xe4
20005340:	f300 8596 	bgt.w	20005e70 <_svfprintf_r+0xcf4>
20005344:	3408      	adds	r4, #8
20005346:	2301      	movs	r3, #1
20005348:	6063      	str	r3, [r4, #4]
2000534a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000534c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000534e:	3301      	adds	r3, #1
20005350:	981b      	ldr	r0, [sp, #108]	; 0x6c
20005352:	3201      	adds	r2, #1
20005354:	2b07      	cmp	r3, #7
20005356:	9239      	str	r2, [sp, #228]	; 0xe4
20005358:	6020      	str	r0, [r4, #0]
2000535a:	9338      	str	r3, [sp, #224]	; 0xe0
2000535c:	f300 857d 	bgt.w	20005e5a <_svfprintf_r+0xcde>
20005360:	3408      	adds	r4, #8
20005362:	9810      	ldr	r0, [sp, #64]	; 0x40
20005364:	2200      	movs	r2, #0
20005366:	2300      	movs	r3, #0
20005368:	9919      	ldr	r1, [sp, #100]	; 0x64
2000536a:	f005 ffd1 	bl	2000b310 <__aeabi_dcmpeq>
2000536e:	2800      	cmp	r0, #0
20005370:	f040 8503 	bne.w	20005d7a <_svfprintf_r+0xbfe>
20005374:	9918      	ldr	r1, [sp, #96]	; 0x60
20005376:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005378:	1e4a      	subs	r2, r1, #1
2000537a:	6062      	str	r2, [r4, #4]
2000537c:	1c59      	adds	r1, r3, #1
2000537e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005380:	6021      	str	r1, [r4, #0]
20005382:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005384:	3301      	adds	r3, #1
20005386:	9338      	str	r3, [sp, #224]	; 0xe0
20005388:	188a      	adds	r2, r1, r2
2000538a:	2b07      	cmp	r3, #7
2000538c:	9239      	str	r2, [sp, #228]	; 0xe4
2000538e:	f300 842f 	bgt.w	20005bf0 <_svfprintf_r+0xa74>
20005392:	3408      	adds	r4, #8
20005394:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005396:	981a      	ldr	r0, [sp, #104]	; 0x68
20005398:	6062      	str	r2, [r4, #4]
2000539a:	aa3e      	add	r2, sp, #248	; 0xf8
2000539c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000539e:	6022      	str	r2, [r4, #0]
200053a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200053a2:	3301      	adds	r3, #1
200053a4:	9338      	str	r3, [sp, #224]	; 0xe0
200053a6:	1812      	adds	r2, r2, r0
200053a8:	2b07      	cmp	r3, #7
200053aa:	9239      	str	r2, [sp, #228]	; 0xe4
200053ac:	f300 814f 	bgt.w	2000564e <_svfprintf_r+0x4d2>
200053b0:	f104 0308 	add.w	r3, r4, #8
200053b4:	f01a 0f04 	tst.w	sl, #4
200053b8:	f000 8156 	beq.w	20005668 <_svfprintf_r+0x4ec>
200053bc:	990c      	ldr	r1, [sp, #48]	; 0x30
200053be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200053c0:	1a8e      	subs	r6, r1, r2
200053c2:	2e00      	cmp	r6, #0
200053c4:	f340 8150 	ble.w	20005668 <_svfprintf_r+0x4ec>
200053c8:	2e10      	cmp	r6, #16
200053ca:	f24c 0754 	movw	r7, #49236	; 0xc054
200053ce:	bfd8      	it	le
200053d0:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200053d4:	f340 83de 	ble.w	20005b94 <_svfprintf_r+0xa18>
200053d8:	2410      	movs	r4, #16
200053da:	f2c2 0700 	movt	r7, #8192	; 0x2000
200053de:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200053e2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
200053e6:	e003      	b.n	200053f0 <_svfprintf_r+0x274>
200053e8:	3e10      	subs	r6, #16
200053ea:	2e10      	cmp	r6, #16
200053ec:	f340 83d2 	ble.w	20005b94 <_svfprintf_r+0xa18>
200053f0:	605c      	str	r4, [r3, #4]
200053f2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200053f4:	9939      	ldr	r1, [sp, #228]	; 0xe4
200053f6:	3201      	adds	r2, #1
200053f8:	601f      	str	r7, [r3, #0]
200053fa:	3110      	adds	r1, #16
200053fc:	2a07      	cmp	r2, #7
200053fe:	9139      	str	r1, [sp, #228]	; 0xe4
20005400:	f103 0308 	add.w	r3, r3, #8
20005404:	9238      	str	r2, [sp, #224]	; 0xe0
20005406:	ddef      	ble.n	200053e8 <_svfprintf_r+0x26c>
20005408:	4650      	mov	r0, sl
2000540a:	4659      	mov	r1, fp
2000540c:	4642      	mov	r2, r8
2000540e:	f7ff fe27 	bl	20005060 <__sprint_r>
20005412:	464b      	mov	r3, r9
20005414:	2800      	cmp	r0, #0
20005416:	d0e7      	beq.n	200053e8 <_svfprintf_r+0x26c>
20005418:	465e      	mov	r6, fp
2000541a:	89b3      	ldrh	r3, [r6, #12]
2000541c:	980d      	ldr	r0, [sp, #52]	; 0x34
2000541e:	f013 0f40 	tst.w	r3, #64	; 0x40
20005422:	bf18      	it	ne
20005424:	f04f 30ff 	movne.w	r0, #4294967295
20005428:	900d      	str	r0, [sp, #52]	; 0x34
2000542a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000542c:	b045      	add	sp, #276	; 0x114
2000542e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005432:	f01a 0f20 	tst.w	sl, #32
20005436:	f24c 0098 	movw	r0, #49304	; 0xc098
2000543a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000543e:	9214      	str	r2, [sp, #80]	; 0x50
20005440:	9017      	str	r0, [sp, #92]	; 0x5c
20005442:	f000 82c3 	beq.w	200059cc <_svfprintf_r+0x850>
20005446:	990a      	ldr	r1, [sp, #40]	; 0x28
20005448:	1dcb      	adds	r3, r1, #7
2000544a:	f023 0307 	bic.w	r3, r3, #7
2000544e:	f103 0208 	add.w	r2, r3, #8
20005452:	920a      	str	r2, [sp, #40]	; 0x28
20005454:	e9d3 6700 	ldrd	r6, r7, [r3]
20005458:	ea56 0107 	orrs.w	r1, r6, r7
2000545c:	bf0c      	ite	eq
2000545e:	2200      	moveq	r2, #0
20005460:	2201      	movne	r2, #1
20005462:	ea1a 0f02 	tst.w	sl, r2
20005466:	f040 84bc 	bne.w	20005de2 <_svfprintf_r+0xc66>
2000546a:	2302      	movs	r3, #2
2000546c:	f04f 0100 	mov.w	r1, #0
20005470:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005474:	f1b8 0f00 	cmp.w	r8, #0
20005478:	bfa8      	it	ge
2000547a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000547e:	f1b8 0f00 	cmp.w	r8, #0
20005482:	bf18      	it	ne
20005484:	f042 0201 	orrne.w	r2, r2, #1
20005488:	2a00      	cmp	r2, #0
2000548a:	f000 8160 	beq.w	2000574e <_svfprintf_r+0x5d2>
2000548e:	2b01      	cmp	r3, #1
20005490:	f000 8434 	beq.w	20005cfc <_svfprintf_r+0xb80>
20005494:	2b02      	cmp	r3, #2
20005496:	f000 8417 	beq.w	20005cc8 <_svfprintf_r+0xb4c>
2000549a:	9916      	ldr	r1, [sp, #88]	; 0x58
2000549c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200054a0:	9111      	str	r1, [sp, #68]	; 0x44
200054a2:	ea4f 08d6 	mov.w	r8, r6, lsr #3
200054a6:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
200054aa:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
200054ae:	f006 0007 	and.w	r0, r6, #7
200054b2:	4667      	mov	r7, ip
200054b4:	4646      	mov	r6, r8
200054b6:	3030      	adds	r0, #48	; 0x30
200054b8:	ea56 0207 	orrs.w	r2, r6, r7
200054bc:	f801 0d01 	strb.w	r0, [r1, #-1]!
200054c0:	d1ef      	bne.n	200054a2 <_svfprintf_r+0x326>
200054c2:	f01a 0f01 	tst.w	sl, #1
200054c6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200054ca:	9111      	str	r1, [sp, #68]	; 0x44
200054cc:	f040 84db 	bne.w	20005e86 <_svfprintf_r+0xd0a>
200054d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
200054d2:	1a5b      	subs	r3, r3, r1
200054d4:	930e      	str	r3, [sp, #56]	; 0x38
200054d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200054d8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
200054dc:	4543      	cmp	r3, r8
200054de:	bfb8      	it	lt
200054e0:	4643      	movlt	r3, r8
200054e2:	930b      	str	r3, [sp, #44]	; 0x2c
200054e4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200054e8:	b113      	cbz	r3, 200054f0 <_svfprintf_r+0x374>
200054ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054ec:	3101      	adds	r1, #1
200054ee:	910b      	str	r1, [sp, #44]	; 0x2c
200054f0:	f01a 0202 	ands.w	r2, sl, #2
200054f4:	9213      	str	r2, [sp, #76]	; 0x4c
200054f6:	d002      	beq.n	200054fe <_svfprintf_r+0x382>
200054f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200054fa:	3302      	adds	r3, #2
200054fc:	930b      	str	r3, [sp, #44]	; 0x2c
200054fe:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
20005502:	9012      	str	r0, [sp, #72]	; 0x48
20005504:	d138      	bne.n	20005578 <_svfprintf_r+0x3fc>
20005506:	990c      	ldr	r1, [sp, #48]	; 0x30
20005508:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000550a:	1a8e      	subs	r6, r1, r2
2000550c:	2e00      	cmp	r6, #0
2000550e:	dd33      	ble.n	20005578 <_svfprintf_r+0x3fc>
20005510:	2e10      	cmp	r6, #16
20005512:	f24c 0754 	movw	r7, #49236	; 0xc054
20005516:	bfd8      	it	le
20005518:	f2c2 0700 	movtle	r7, #8192	; 0x2000
2000551c:	dd20      	ble.n	20005560 <_svfprintf_r+0x3e4>
2000551e:	f04f 0810 	mov.w	r8, #16
20005522:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005526:	e002      	b.n	2000552e <_svfprintf_r+0x3b2>
20005528:	3e10      	subs	r6, #16
2000552a:	2e10      	cmp	r6, #16
2000552c:	dd18      	ble.n	20005560 <_svfprintf_r+0x3e4>
2000552e:	f8c4 8004 	str.w	r8, [r4, #4]
20005532:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005534:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005536:	3301      	adds	r3, #1
20005538:	6027      	str	r7, [r4, #0]
2000553a:	3210      	adds	r2, #16
2000553c:	2b07      	cmp	r3, #7
2000553e:	9239      	str	r2, [sp, #228]	; 0xe4
20005540:	f104 0408 	add.w	r4, r4, #8
20005544:	9338      	str	r3, [sp, #224]	; 0xe0
20005546:	ddef      	ble.n	20005528 <_svfprintf_r+0x3ac>
20005548:	9809      	ldr	r0, [sp, #36]	; 0x24
2000554a:	4659      	mov	r1, fp
2000554c:	aa37      	add	r2, sp, #220	; 0xdc
2000554e:	464c      	mov	r4, r9
20005550:	f7ff fd86 	bl	20005060 <__sprint_r>
20005554:	2800      	cmp	r0, #0
20005556:	f47f af5f 	bne.w	20005418 <_svfprintf_r+0x29c>
2000555a:	3e10      	subs	r6, #16
2000555c:	2e10      	cmp	r6, #16
2000555e:	dce6      	bgt.n	2000552e <_svfprintf_r+0x3b2>
20005560:	6066      	str	r6, [r4, #4]
20005562:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005564:	6027      	str	r7, [r4, #0]
20005566:	1c5a      	adds	r2, r3, #1
20005568:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000556a:	9238      	str	r2, [sp, #224]	; 0xe0
2000556c:	199b      	adds	r3, r3, r6
2000556e:	2a07      	cmp	r2, #7
20005570:	9339      	str	r3, [sp, #228]	; 0xe4
20005572:	f300 83f7 	bgt.w	20005d64 <_svfprintf_r+0xbe8>
20005576:	3408      	adds	r4, #8
20005578:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000557c:	b173      	cbz	r3, 2000559c <_svfprintf_r+0x420>
2000557e:	2301      	movs	r3, #1
20005580:	6063      	str	r3, [r4, #4]
20005582:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005584:	aa43      	add	r2, sp, #268	; 0x10c
20005586:	3203      	adds	r2, #3
20005588:	6022      	str	r2, [r4, #0]
2000558a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000558c:	3301      	adds	r3, #1
2000558e:	9338      	str	r3, [sp, #224]	; 0xe0
20005590:	3201      	adds	r2, #1
20005592:	2b07      	cmp	r3, #7
20005594:	9239      	str	r2, [sp, #228]	; 0xe4
20005596:	f300 8340 	bgt.w	20005c1a <_svfprintf_r+0xa9e>
2000559a:	3408      	adds	r4, #8
2000559c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
2000559e:	b16b      	cbz	r3, 200055bc <_svfprintf_r+0x440>
200055a0:	2302      	movs	r3, #2
200055a2:	6063      	str	r3, [r4, #4]
200055a4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200055a6:	aa43      	add	r2, sp, #268	; 0x10c
200055a8:	6022      	str	r2, [r4, #0]
200055aa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200055ac:	3301      	adds	r3, #1
200055ae:	9338      	str	r3, [sp, #224]	; 0xe0
200055b0:	3202      	adds	r2, #2
200055b2:	2b07      	cmp	r3, #7
200055b4:	9239      	str	r2, [sp, #228]	; 0xe4
200055b6:	f300 833a 	bgt.w	20005c2e <_svfprintf_r+0xab2>
200055ba:	3408      	adds	r4, #8
200055bc:	9812      	ldr	r0, [sp, #72]	; 0x48
200055be:	2880      	cmp	r0, #128	; 0x80
200055c0:	f000 82b2 	beq.w	20005b28 <_svfprintf_r+0x9ac>
200055c4:	9815      	ldr	r0, [sp, #84]	; 0x54
200055c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200055c8:	1ac6      	subs	r6, r0, r3
200055ca:	2e00      	cmp	r6, #0
200055cc:	dd2e      	ble.n	2000562c <_svfprintf_r+0x4b0>
200055ce:	2e10      	cmp	r6, #16
200055d0:	4fa7      	ldr	r7, [pc, #668]	; (20005870 <_svfprintf_r+0x6f4>)
200055d2:	bfc8      	it	gt
200055d4:	f04f 0810 	movgt.w	r8, #16
200055d8:	dc03      	bgt.n	200055e2 <_svfprintf_r+0x466>
200055da:	e01b      	b.n	20005614 <_svfprintf_r+0x498>
200055dc:	3e10      	subs	r6, #16
200055de:	2e10      	cmp	r6, #16
200055e0:	dd18      	ble.n	20005614 <_svfprintf_r+0x498>
200055e2:	f8c4 8004 	str.w	r8, [r4, #4]
200055e6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200055e8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200055ea:	3301      	adds	r3, #1
200055ec:	6027      	str	r7, [r4, #0]
200055ee:	3210      	adds	r2, #16
200055f0:	2b07      	cmp	r3, #7
200055f2:	9239      	str	r2, [sp, #228]	; 0xe4
200055f4:	f104 0408 	add.w	r4, r4, #8
200055f8:	9338      	str	r3, [sp, #224]	; 0xe0
200055fa:	ddef      	ble.n	200055dc <_svfprintf_r+0x460>
200055fc:	9809      	ldr	r0, [sp, #36]	; 0x24
200055fe:	4659      	mov	r1, fp
20005600:	aa37      	add	r2, sp, #220	; 0xdc
20005602:	464c      	mov	r4, r9
20005604:	f7ff fd2c 	bl	20005060 <__sprint_r>
20005608:	2800      	cmp	r0, #0
2000560a:	f47f af05 	bne.w	20005418 <_svfprintf_r+0x29c>
2000560e:	3e10      	subs	r6, #16
20005610:	2e10      	cmp	r6, #16
20005612:	dce6      	bgt.n	200055e2 <_svfprintf_r+0x466>
20005614:	6066      	str	r6, [r4, #4]
20005616:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005618:	6027      	str	r7, [r4, #0]
2000561a:	1c5a      	adds	r2, r3, #1
2000561c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000561e:	9238      	str	r2, [sp, #224]	; 0xe0
20005620:	199b      	adds	r3, r3, r6
20005622:	2a07      	cmp	r2, #7
20005624:	9339      	str	r3, [sp, #228]	; 0xe4
20005626:	f300 82ee 	bgt.w	20005c06 <_svfprintf_r+0xa8a>
2000562a:	3408      	adds	r4, #8
2000562c:	f41a 7f80 	tst.w	sl, #256	; 0x100
20005630:	f040 8219 	bne.w	20005a66 <_svfprintf_r+0x8ea>
20005634:	990e      	ldr	r1, [sp, #56]	; 0x38
20005636:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005638:	6061      	str	r1, [r4, #4]
2000563a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000563c:	6022      	str	r2, [r4, #0]
2000563e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005640:	3301      	adds	r3, #1
20005642:	9338      	str	r3, [sp, #224]	; 0xe0
20005644:	1852      	adds	r2, r2, r1
20005646:	2b07      	cmp	r3, #7
20005648:	9239      	str	r2, [sp, #228]	; 0xe4
2000564a:	f77f aeb1 	ble.w	200053b0 <_svfprintf_r+0x234>
2000564e:	9809      	ldr	r0, [sp, #36]	; 0x24
20005650:	4659      	mov	r1, fp
20005652:	aa37      	add	r2, sp, #220	; 0xdc
20005654:	f7ff fd04 	bl	20005060 <__sprint_r>
20005658:	2800      	cmp	r0, #0
2000565a:	f47f aedd 	bne.w	20005418 <_svfprintf_r+0x29c>
2000565e:	f01a 0f04 	tst.w	sl, #4
20005662:	464b      	mov	r3, r9
20005664:	f47f aeaa 	bne.w	200053bc <_svfprintf_r+0x240>
20005668:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000566a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000566c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000566e:	990c      	ldr	r1, [sp, #48]	; 0x30
20005670:	428a      	cmp	r2, r1
20005672:	bfac      	ite	ge
20005674:	1880      	addge	r0, r0, r2
20005676:	1840      	addlt	r0, r0, r1
20005678:	900d      	str	r0, [sp, #52]	; 0x34
2000567a:	2b00      	cmp	r3, #0
2000567c:	f040 829e 	bne.w	20005bbc <_svfprintf_r+0xa40>
20005680:	2300      	movs	r3, #0
20005682:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20005686:	9338      	str	r3, [sp, #224]	; 0xe0
20005688:	464c      	mov	r4, r9
2000568a:	e5a1      	b.n	200051d0 <_svfprintf_r+0x54>
2000568c:	9214      	str	r2, [sp, #80]	; 0x50
2000568e:	2a00      	cmp	r2, #0
20005690:	f000 8504 	beq.w	2000609c <_svfprintf_r+0xf20>
20005694:	2001      	movs	r0, #1
20005696:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
2000569a:	f04f 0100 	mov.w	r1, #0
2000569e:	aa2d      	add	r2, sp, #180	; 0xb4
200056a0:	900b      	str	r0, [sp, #44]	; 0x2c
200056a2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
200056a6:	9211      	str	r2, [sp, #68]	; 0x44
200056a8:	900e      	str	r0, [sp, #56]	; 0x38
200056aa:	2100      	movs	r1, #0
200056ac:	9115      	str	r1, [sp, #84]	; 0x54
200056ae:	e71f      	b.n	200054f0 <_svfprintf_r+0x374>
200056b0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200056b4:	2b00      	cmp	r3, #0
200056b6:	f040 840c 	bne.w	20005ed2 <_svfprintf_r+0xd56>
200056ba:	990a      	ldr	r1, [sp, #40]	; 0x28
200056bc:	462b      	mov	r3, r5
200056be:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
200056c2:	782a      	ldrb	r2, [r5, #0]
200056c4:	910a      	str	r1, [sp, #40]	; 0x28
200056c6:	e5c2      	b.n	2000524e <_svfprintf_r+0xd2>
200056c8:	990a      	ldr	r1, [sp, #40]	; 0x28
200056ca:	f04a 0a01 	orr.w	sl, sl, #1
200056ce:	782a      	ldrb	r2, [r5, #0]
200056d0:	462b      	mov	r3, r5
200056d2:	910a      	str	r1, [sp, #40]	; 0x28
200056d4:	e5bb      	b.n	2000524e <_svfprintf_r+0xd2>
200056d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200056d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056da:	681b      	ldr	r3, [r3, #0]
200056dc:	1d11      	adds	r1, r2, #4
200056de:	2b00      	cmp	r3, #0
200056e0:	930c      	str	r3, [sp, #48]	; 0x30
200056e2:	f2c0 85b2 	blt.w	2000624a <_svfprintf_r+0x10ce>
200056e6:	782a      	ldrb	r2, [r5, #0]
200056e8:	462b      	mov	r3, r5
200056ea:	910a      	str	r1, [sp, #40]	; 0x28
200056ec:	e5af      	b.n	2000524e <_svfprintf_r+0xd2>
200056ee:	990a      	ldr	r1, [sp, #40]	; 0x28
200056f0:	462b      	mov	r3, r5
200056f2:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
200056f6:	782a      	ldrb	r2, [r5, #0]
200056f8:	910a      	str	r1, [sp, #40]	; 0x28
200056fa:	e5a8      	b.n	2000524e <_svfprintf_r+0xd2>
200056fc:	f04a 0a10 	orr.w	sl, sl, #16
20005700:	9214      	str	r2, [sp, #80]	; 0x50
20005702:	f01a 0f20 	tst.w	sl, #32
20005706:	f000 8187 	beq.w	20005a18 <_svfprintf_r+0x89c>
2000570a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000570c:	1dc3      	adds	r3, r0, #7
2000570e:	f023 0307 	bic.w	r3, r3, #7
20005712:	f103 0108 	add.w	r1, r3, #8
20005716:	910a      	str	r1, [sp, #40]	; 0x28
20005718:	e9d3 6700 	ldrd	r6, r7, [r3]
2000571c:	2e00      	cmp	r6, #0
2000571e:	f177 0000 	sbcs.w	r0, r7, #0
20005722:	f2c0 8376 	blt.w	20005e12 <_svfprintf_r+0xc96>
20005726:	ea56 0107 	orrs.w	r1, r6, r7
2000572a:	f04f 0301 	mov.w	r3, #1
2000572e:	bf0c      	ite	eq
20005730:	2200      	moveq	r2, #0
20005732:	2201      	movne	r2, #1
20005734:	f1b8 0f00 	cmp.w	r8, #0
20005738:	bfa8      	it	ge
2000573a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000573e:	f1b8 0f00 	cmp.w	r8, #0
20005742:	bf18      	it	ne
20005744:	f042 0201 	orrne.w	r2, r2, #1
20005748:	2a00      	cmp	r2, #0
2000574a:	f47f aea0 	bne.w	2000548e <_svfprintf_r+0x312>
2000574e:	2b00      	cmp	r3, #0
20005750:	f040 81e5 	bne.w	20005b1e <_svfprintf_r+0x9a2>
20005754:	f01a 0f01 	tst.w	sl, #1
20005758:	f000 81e1 	beq.w	20005b1e <_svfprintf_r+0x9a2>
2000575c:	2330      	movs	r3, #48	; 0x30
2000575e:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
20005762:	ab2d      	add	r3, sp, #180	; 0xb4
20005764:	2001      	movs	r0, #1
20005766:	3327      	adds	r3, #39	; 0x27
20005768:	900e      	str	r0, [sp, #56]	; 0x38
2000576a:	9311      	str	r3, [sp, #68]	; 0x44
2000576c:	e6b3      	b.n	200054d6 <_svfprintf_r+0x35a>
2000576e:	f01a 0f08 	tst.w	sl, #8
20005772:	9214      	str	r2, [sp, #80]	; 0x50
20005774:	f000 83bf 	beq.w	20005ef6 <_svfprintf_r+0xd7a>
20005778:	980a      	ldr	r0, [sp, #40]	; 0x28
2000577a:	1dc3      	adds	r3, r0, #7
2000577c:	f023 0307 	bic.w	r3, r3, #7
20005780:	f103 0108 	add.w	r1, r3, #8
20005784:	910a      	str	r1, [sp, #40]	; 0x28
20005786:	685e      	ldr	r6, [r3, #4]
20005788:	681f      	ldr	r7, [r3, #0]
2000578a:	9619      	str	r6, [sp, #100]	; 0x64
2000578c:	9710      	str	r7, [sp, #64]	; 0x40
2000578e:	4638      	mov	r0, r7
20005790:	4631      	mov	r1, r6
20005792:	f005 f957 	bl	2000aa44 <__isinfd>
20005796:	4603      	mov	r3, r0
20005798:	2800      	cmp	r0, #0
2000579a:	f000 8493 	beq.w	200060c4 <_svfprintf_r+0xf48>
2000579e:	4638      	mov	r0, r7
200057a0:	2200      	movs	r2, #0
200057a2:	2300      	movs	r3, #0
200057a4:	4631      	mov	r1, r6
200057a6:	f005 fdbd 	bl	2000b324 <__aeabi_dcmplt>
200057aa:	2800      	cmp	r0, #0
200057ac:	f040 8415 	bne.w	20005fda <_svfprintf_r+0xe5e>
200057b0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200057b4:	2003      	movs	r0, #3
200057b6:	f24c 028c 	movw	r2, #49292	; 0xc08c
200057ba:	f24c 0188 	movw	r1, #49288	; 0xc088
200057be:	900b      	str	r0, [sp, #44]	; 0x2c
200057c0:	9814      	ldr	r0, [sp, #80]	; 0x50
200057c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200057ca:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200057ce:	2847      	cmp	r0, #71	; 0x47
200057d0:	bfd8      	it	le
200057d2:	460a      	movle	r2, r1
200057d4:	2103      	movs	r1, #3
200057d6:	9211      	str	r2, [sp, #68]	; 0x44
200057d8:	2200      	movs	r2, #0
200057da:	910e      	str	r1, [sp, #56]	; 0x38
200057dc:	9215      	str	r2, [sp, #84]	; 0x54
200057de:	e683      	b.n	200054e8 <_svfprintf_r+0x36c>
200057e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200057e2:	f04a 0a08 	orr.w	sl, sl, #8
200057e6:	782a      	ldrb	r2, [r5, #0]
200057e8:	462b      	mov	r3, r5
200057ea:	910a      	str	r1, [sp, #40]	; 0x28
200057ec:	e52f      	b.n	2000524e <_svfprintf_r+0xd2>
200057ee:	990a      	ldr	r1, [sp, #40]	; 0x28
200057f0:	782a      	ldrb	r2, [r5, #0]
200057f2:	f04a 0a04 	orr.w	sl, sl, #4
200057f6:	462b      	mov	r3, r5
200057f8:	910a      	str	r1, [sp, #40]	; 0x28
200057fa:	e528      	b.n	2000524e <_svfprintf_r+0xd2>
200057fc:	462b      	mov	r3, r5
200057fe:	f813 2b01 	ldrb.w	r2, [r3], #1
20005802:	2a2a      	cmp	r2, #42	; 0x2a
20005804:	f000 86cf 	beq.w	200065a6 <_svfprintf_r+0x142a>
20005808:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000580c:	2909      	cmp	r1, #9
2000580e:	bf88      	it	hi
20005810:	f04f 0800 	movhi.w	r8, #0
20005814:	d810      	bhi.n	20005838 <_svfprintf_r+0x6bc>
20005816:	3502      	adds	r5, #2
20005818:	f04f 0800 	mov.w	r8, #0
2000581c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005820:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005824:	462b      	mov	r3, r5
20005826:	3501      	adds	r5, #1
20005828:	eb01 0848 	add.w	r8, r1, r8, lsl #1
2000582c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005830:	2909      	cmp	r1, #9
20005832:	d9f3      	bls.n	2000581c <_svfprintf_r+0x6a0>
20005834:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005838:	461d      	mov	r5, r3
2000583a:	e509      	b.n	20005250 <_svfprintf_r+0xd4>
2000583c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000583e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
20005842:	782a      	ldrb	r2, [r5, #0]
20005844:	462b      	mov	r3, r5
20005846:	910a      	str	r1, [sp, #40]	; 0x28
20005848:	e501      	b.n	2000524e <_svfprintf_r+0xd2>
2000584a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000584e:	2600      	movs	r6, #0
20005850:	462b      	mov	r3, r5
20005852:	eb06 0686 	add.w	r6, r6, r6, lsl #2
20005856:	f813 2b01 	ldrb.w	r2, [r3], #1
2000585a:	eb01 0646 	add.w	r6, r1, r6, lsl #1
2000585e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005862:	461d      	mov	r5, r3
20005864:	2909      	cmp	r1, #9
20005866:	d9f3      	bls.n	20005850 <_svfprintf_r+0x6d4>
20005868:	960c      	str	r6, [sp, #48]	; 0x30
2000586a:	461d      	mov	r5, r3
2000586c:	e4f0      	b.n	20005250 <_svfprintf_r+0xd4>
2000586e:	bf00      	nop
20005870:	2000c064 	.word	0x2000c064
20005874:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20005878:	990a      	ldr	r1, [sp, #40]	; 0x28
2000587a:	e734      	b.n	200056e6 <_svfprintf_r+0x56a>
2000587c:	782a      	ldrb	r2, [r5, #0]
2000587e:	2a6c      	cmp	r2, #108	; 0x6c
20005880:	f000 8418 	beq.w	200060b4 <_svfprintf_r+0xf38>
20005884:	990a      	ldr	r1, [sp, #40]	; 0x28
20005886:	f04a 0a10 	orr.w	sl, sl, #16
2000588a:	462b      	mov	r3, r5
2000588c:	910a      	str	r1, [sp, #40]	; 0x28
2000588e:	e4de      	b.n	2000524e <_svfprintf_r+0xd2>
20005890:	f01a 0f20 	tst.w	sl, #32
20005894:	f000 8323 	beq.w	20005ede <_svfprintf_r+0xd62>
20005898:	990a      	ldr	r1, [sp, #40]	; 0x28
2000589a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
2000589c:	680b      	ldr	r3, [r1, #0]
2000589e:	4610      	mov	r0, r2
200058a0:	ea4f 71e0 	mov.w	r1, r0, asr #31
200058a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200058a6:	e9c3 0100 	strd	r0, r1, [r3]
200058aa:	f102 0a04 	add.w	sl, r2, #4
200058ae:	e48f      	b.n	200051d0 <_svfprintf_r+0x54>
200058b0:	f01a 0320 	ands.w	r3, sl, #32
200058b4:	9214      	str	r2, [sp, #80]	; 0x50
200058b6:	f000 80c7 	beq.w	20005a48 <_svfprintf_r+0x8cc>
200058ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200058bc:	1dda      	adds	r2, r3, #7
200058be:	2300      	movs	r3, #0
200058c0:	f022 0207 	bic.w	r2, r2, #7
200058c4:	f102 0008 	add.w	r0, r2, #8
200058c8:	900a      	str	r0, [sp, #40]	; 0x28
200058ca:	e9d2 6700 	ldrd	r6, r7, [r2]
200058ce:	ea56 0107 	orrs.w	r1, r6, r7
200058d2:	bf0c      	ite	eq
200058d4:	2200      	moveq	r2, #0
200058d6:	2201      	movne	r2, #1
200058d8:	e5c8      	b.n	2000546c <_svfprintf_r+0x2f0>
200058da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200058dc:	f24c 0098 	movw	r0, #49304	; 0xc098
200058e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200058e2:	2378      	movs	r3, #120	; 0x78
200058e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058e8:	9314      	str	r3, [sp, #80]	; 0x50
200058ea:	6816      	ldr	r6, [r2, #0]
200058ec:	3104      	adds	r1, #4
200058ee:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
200058f2:	f04a 0a02 	orr.w	sl, sl, #2
200058f6:	2330      	movs	r3, #48	; 0x30
200058f8:	1e32      	subs	r2, r6, #0
200058fa:	bf18      	it	ne
200058fc:	2201      	movne	r2, #1
200058fe:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
20005902:	4636      	mov	r6, r6
20005904:	f04f 0700 	mov.w	r7, #0
20005908:	9017      	str	r0, [sp, #92]	; 0x5c
2000590a:	2302      	movs	r3, #2
2000590c:	910a      	str	r1, [sp, #40]	; 0x28
2000590e:	e5ad      	b.n	2000546c <_svfprintf_r+0x2f0>
20005910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005912:	9214      	str	r2, [sp, #80]	; 0x50
20005914:	f04f 0200 	mov.w	r2, #0
20005918:	1d18      	adds	r0, r3, #4
2000591a:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
2000591e:	681b      	ldr	r3, [r3, #0]
20005920:	900a      	str	r0, [sp, #40]	; 0x28
20005922:	9311      	str	r3, [sp, #68]	; 0x44
20005924:	2b00      	cmp	r3, #0
20005926:	f000 854d 	beq.w	200063c4 <_svfprintf_r+0x1248>
2000592a:	f1b8 0f00 	cmp.w	r8, #0
2000592e:	9811      	ldr	r0, [sp, #68]	; 0x44
20005930:	f2c0 852a 	blt.w	20006388 <_svfprintf_r+0x120c>
20005934:	2100      	movs	r1, #0
20005936:	4642      	mov	r2, r8
20005938:	f004 f8cc 	bl	20009ad4 <memchr>
2000593c:	4603      	mov	r3, r0
2000593e:	2800      	cmp	r0, #0
20005940:	f000 856e 	beq.w	20006420 <_svfprintf_r+0x12a4>
20005944:	9811      	ldr	r0, [sp, #68]	; 0x44
20005946:	1a1b      	subs	r3, r3, r0
20005948:	930e      	str	r3, [sp, #56]	; 0x38
2000594a:	4543      	cmp	r3, r8
2000594c:	f340 8482 	ble.w	20006254 <_svfprintf_r+0x10d8>
20005950:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20005954:	2100      	movs	r1, #0
20005956:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
2000595a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000595e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005962:	9115      	str	r1, [sp, #84]	; 0x54
20005964:	e5c0      	b.n	200054e8 <_svfprintf_r+0x36c>
20005966:	f01a 0f20 	tst.w	sl, #32
2000596a:	9214      	str	r2, [sp, #80]	; 0x50
2000596c:	d010      	beq.n	20005990 <_svfprintf_r+0x814>
2000596e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005970:	1dda      	adds	r2, r3, #7
20005972:	2301      	movs	r3, #1
20005974:	e7a4      	b.n	200058c0 <_svfprintf_r+0x744>
20005976:	990a      	ldr	r1, [sp, #40]	; 0x28
20005978:	f04a 0a20 	orr.w	sl, sl, #32
2000597c:	782a      	ldrb	r2, [r5, #0]
2000597e:	462b      	mov	r3, r5
20005980:	910a      	str	r1, [sp, #40]	; 0x28
20005982:	e464      	b.n	2000524e <_svfprintf_r+0xd2>
20005984:	f04a 0a10 	orr.w	sl, sl, #16
20005988:	9214      	str	r2, [sp, #80]	; 0x50
2000598a:	f01a 0f20 	tst.w	sl, #32
2000598e:	d1ee      	bne.n	2000596e <_svfprintf_r+0x7f2>
20005990:	f01a 0f10 	tst.w	sl, #16
20005994:	f040 8254 	bne.w	20005e40 <_svfprintf_r+0xcc4>
20005998:	f01a 0f40 	tst.w	sl, #64	; 0x40
2000599c:	f000 8250 	beq.w	20005e40 <_svfprintf_r+0xcc4>
200059a0:	980a      	ldr	r0, [sp, #40]	; 0x28
200059a2:	2301      	movs	r3, #1
200059a4:	1d01      	adds	r1, r0, #4
200059a6:	910a      	str	r1, [sp, #40]	; 0x28
200059a8:	8806      	ldrh	r6, [r0, #0]
200059aa:	1e32      	subs	r2, r6, #0
200059ac:	bf18      	it	ne
200059ae:	2201      	movne	r2, #1
200059b0:	4636      	mov	r6, r6
200059b2:	f04f 0700 	mov.w	r7, #0
200059b6:	e559      	b.n	2000546c <_svfprintf_r+0x2f0>
200059b8:	f01a 0f20 	tst.w	sl, #32
200059bc:	9214      	str	r2, [sp, #80]	; 0x50
200059be:	f24c 0274 	movw	r2, #49268	; 0xc074
200059c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200059c6:	9217      	str	r2, [sp, #92]	; 0x5c
200059c8:	f47f ad3d 	bne.w	20005446 <_svfprintf_r+0x2ca>
200059cc:	f01a 0f10 	tst.w	sl, #16
200059d0:	f040 822d 	bne.w	20005e2e <_svfprintf_r+0xcb2>
200059d4:	f01a 0f40 	tst.w	sl, #64	; 0x40
200059d8:	f000 8229 	beq.w	20005e2e <_svfprintf_r+0xcb2>
200059dc:	990a      	ldr	r1, [sp, #40]	; 0x28
200059de:	1d0a      	adds	r2, r1, #4
200059e0:	920a      	str	r2, [sp, #40]	; 0x28
200059e2:	880e      	ldrh	r6, [r1, #0]
200059e4:	4636      	mov	r6, r6
200059e6:	f04f 0700 	mov.w	r7, #0
200059ea:	e535      	b.n	20005458 <_svfprintf_r+0x2dc>
200059ec:	9214      	str	r2, [sp, #80]	; 0x50
200059ee:	2001      	movs	r0, #1
200059f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200059f2:	f04f 0100 	mov.w	r1, #0
200059f6:	900b      	str	r0, [sp, #44]	; 0x2c
200059f8:	900e      	str	r0, [sp, #56]	; 0x38
200059fa:	6813      	ldr	r3, [r2, #0]
200059fc:	3204      	adds	r2, #4
200059fe:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005a02:	920a      	str	r2, [sp, #40]	; 0x28
20005a04:	aa2d      	add	r2, sp, #180	; 0xb4
20005a06:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20005a0a:	9211      	str	r2, [sp, #68]	; 0x44
20005a0c:	e64d      	b.n	200056aa <_svfprintf_r+0x52e>
20005a0e:	f01a 0f20 	tst.w	sl, #32
20005a12:	9214      	str	r2, [sp, #80]	; 0x50
20005a14:	f47f ae79 	bne.w	2000570a <_svfprintf_r+0x58e>
20005a18:	f01a 0f10 	tst.w	sl, #16
20005a1c:	f040 81ed 	bne.w	20005dfa <_svfprintf_r+0xc7e>
20005a20:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005a24:	f000 81e9 	beq.w	20005dfa <_svfprintf_r+0xc7e>
20005a28:	980a      	ldr	r0, [sp, #40]	; 0x28
20005a2a:	1d01      	adds	r1, r0, #4
20005a2c:	910a      	str	r1, [sp, #40]	; 0x28
20005a2e:	f9b0 6000 	ldrsh.w	r6, [r0]
20005a32:	4636      	mov	r6, r6
20005a34:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005a38:	e670      	b.n	2000571c <_svfprintf_r+0x5a0>
20005a3a:	f04a 0a10 	orr.w	sl, sl, #16
20005a3e:	9214      	str	r2, [sp, #80]	; 0x50
20005a40:	f01a 0320 	ands.w	r3, sl, #32
20005a44:	f47f af39 	bne.w	200058ba <_svfprintf_r+0x73e>
20005a48:	f01a 0210 	ands.w	r2, sl, #16
20005a4c:	f000 825f 	beq.w	20005f0e <_svfprintf_r+0xd92>
20005a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005a52:	1d10      	adds	r0, r2, #4
20005a54:	900a      	str	r0, [sp, #40]	; 0x28
20005a56:	6816      	ldr	r6, [r2, #0]
20005a58:	1e32      	subs	r2, r6, #0
20005a5a:	bf18      	it	ne
20005a5c:	2201      	movne	r2, #1
20005a5e:	4636      	mov	r6, r6
20005a60:	f04f 0700 	mov.w	r7, #0
20005a64:	e502      	b.n	2000546c <_svfprintf_r+0x2f0>
20005a66:	9b14      	ldr	r3, [sp, #80]	; 0x50
20005a68:	2b65      	cmp	r3, #101	; 0x65
20005a6a:	f77f ac5a 	ble.w	20005322 <_svfprintf_r+0x1a6>
20005a6e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005a70:	2200      	movs	r2, #0
20005a72:	2300      	movs	r3, #0
20005a74:	9919      	ldr	r1, [sp, #100]	; 0x64
20005a76:	f005 fc4b 	bl	2000b310 <__aeabi_dcmpeq>
20005a7a:	2800      	cmp	r0, #0
20005a7c:	f000 80e1 	beq.w	20005c42 <_svfprintf_r+0xac6>
20005a80:	2301      	movs	r3, #1
20005a82:	6063      	str	r3, [r4, #4]
20005a84:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005a86:	f24c 03b4 	movw	r3, #49332	; 0xc0b4
20005a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a8e:	6023      	str	r3, [r4, #0]
20005a90:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005a92:	3201      	adds	r2, #1
20005a94:	9238      	str	r2, [sp, #224]	; 0xe0
20005a96:	3301      	adds	r3, #1
20005a98:	2a07      	cmp	r2, #7
20005a9a:	9339      	str	r3, [sp, #228]	; 0xe4
20005a9c:	bfd8      	it	le
20005a9e:	f104 0308 	addle.w	r3, r4, #8
20005aa2:	f300 829f 	bgt.w	20005fe4 <_svfprintf_r+0xe68>
20005aa6:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005aa8:	9818      	ldr	r0, [sp, #96]	; 0x60
20005aaa:	4282      	cmp	r2, r0
20005aac:	db03      	blt.n	20005ab6 <_svfprintf_r+0x93a>
20005aae:	f01a 0f01 	tst.w	sl, #1
20005ab2:	f43f ac7f 	beq.w	200053b4 <_svfprintf_r+0x238>
20005ab6:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005ab8:	2201      	movs	r2, #1
20005aba:	605a      	str	r2, [r3, #4]
20005abc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005abe:	6019      	str	r1, [r3, #0]
20005ac0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005ac2:	3201      	adds	r2, #1
20005ac4:	9238      	str	r2, [sp, #224]	; 0xe0
20005ac6:	3101      	adds	r1, #1
20005ac8:	2a07      	cmp	r2, #7
20005aca:	9139      	str	r1, [sp, #228]	; 0xe4
20005acc:	f300 83eb 	bgt.w	200062a6 <_svfprintf_r+0x112a>
20005ad0:	3308      	adds	r3, #8
20005ad2:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005ad4:	1e56      	subs	r6, r2, #1
20005ad6:	2e00      	cmp	r6, #0
20005ad8:	f77f ac6c 	ble.w	200053b4 <_svfprintf_r+0x238>
20005adc:	2e10      	cmp	r6, #16
20005ade:	4fa0      	ldr	r7, [pc, #640]	; (20005d60 <_svfprintf_r+0xbe4>)
20005ae0:	f340 81e9 	ble.w	20005eb6 <_svfprintf_r+0xd3a>
20005ae4:	2410      	movs	r4, #16
20005ae6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005aea:	e003      	b.n	20005af4 <_svfprintf_r+0x978>
20005aec:	3e10      	subs	r6, #16
20005aee:	2e10      	cmp	r6, #16
20005af0:	f340 81e1 	ble.w	20005eb6 <_svfprintf_r+0xd3a>
20005af4:	605c      	str	r4, [r3, #4]
20005af6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005af8:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005afa:	3201      	adds	r2, #1
20005afc:	601f      	str	r7, [r3, #0]
20005afe:	3110      	adds	r1, #16
20005b00:	2a07      	cmp	r2, #7
20005b02:	9139      	str	r1, [sp, #228]	; 0xe4
20005b04:	f103 0308 	add.w	r3, r3, #8
20005b08:	9238      	str	r2, [sp, #224]	; 0xe0
20005b0a:	ddef      	ble.n	20005aec <_svfprintf_r+0x970>
20005b0c:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b0e:	4659      	mov	r1, fp
20005b10:	4642      	mov	r2, r8
20005b12:	f7ff faa5 	bl	20005060 <__sprint_r>
20005b16:	464b      	mov	r3, r9
20005b18:	2800      	cmp	r0, #0
20005b1a:	d0e7      	beq.n	20005aec <_svfprintf_r+0x970>
20005b1c:	e47c      	b.n	20005418 <_svfprintf_r+0x29c>
20005b1e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005b20:	2200      	movs	r2, #0
20005b22:	920e      	str	r2, [sp, #56]	; 0x38
20005b24:	9111      	str	r1, [sp, #68]	; 0x44
20005b26:	e4d6      	b.n	200054d6 <_svfprintf_r+0x35a>
20005b28:	990c      	ldr	r1, [sp, #48]	; 0x30
20005b2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005b2c:	1a8e      	subs	r6, r1, r2
20005b2e:	2e00      	cmp	r6, #0
20005b30:	f77f ad48 	ble.w	200055c4 <_svfprintf_r+0x448>
20005b34:	2e10      	cmp	r6, #16
20005b36:	4f8a      	ldr	r7, [pc, #552]	; (20005d60 <_svfprintf_r+0xbe4>)
20005b38:	bfc8      	it	gt
20005b3a:	f04f 0810 	movgt.w	r8, #16
20005b3e:	dc03      	bgt.n	20005b48 <_svfprintf_r+0x9cc>
20005b40:	e01b      	b.n	20005b7a <_svfprintf_r+0x9fe>
20005b42:	3e10      	subs	r6, #16
20005b44:	2e10      	cmp	r6, #16
20005b46:	dd18      	ble.n	20005b7a <_svfprintf_r+0x9fe>
20005b48:	f8c4 8004 	str.w	r8, [r4, #4]
20005b4c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b4e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005b50:	3301      	adds	r3, #1
20005b52:	6027      	str	r7, [r4, #0]
20005b54:	3210      	adds	r2, #16
20005b56:	2b07      	cmp	r3, #7
20005b58:	9239      	str	r2, [sp, #228]	; 0xe4
20005b5a:	f104 0408 	add.w	r4, r4, #8
20005b5e:	9338      	str	r3, [sp, #224]	; 0xe0
20005b60:	ddef      	ble.n	20005b42 <_svfprintf_r+0x9c6>
20005b62:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b64:	4659      	mov	r1, fp
20005b66:	aa37      	add	r2, sp, #220	; 0xdc
20005b68:	464c      	mov	r4, r9
20005b6a:	f7ff fa79 	bl	20005060 <__sprint_r>
20005b6e:	2800      	cmp	r0, #0
20005b70:	f47f ac52 	bne.w	20005418 <_svfprintf_r+0x29c>
20005b74:	3e10      	subs	r6, #16
20005b76:	2e10      	cmp	r6, #16
20005b78:	dce6      	bgt.n	20005b48 <_svfprintf_r+0x9cc>
20005b7a:	6066      	str	r6, [r4, #4]
20005b7c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b7e:	6027      	str	r7, [r4, #0]
20005b80:	1c5a      	adds	r2, r3, #1
20005b82:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005b84:	9238      	str	r2, [sp, #224]	; 0xe0
20005b86:	199b      	adds	r3, r3, r6
20005b88:	2a07      	cmp	r2, #7
20005b8a:	9339      	str	r3, [sp, #228]	; 0xe4
20005b8c:	f300 8188 	bgt.w	20005ea0 <_svfprintf_r+0xd24>
20005b90:	3408      	adds	r4, #8
20005b92:	e517      	b.n	200055c4 <_svfprintf_r+0x448>
20005b94:	605e      	str	r6, [r3, #4]
20005b96:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005b98:	601f      	str	r7, [r3, #0]
20005b9a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005b9c:	3201      	adds	r2, #1
20005b9e:	9238      	str	r2, [sp, #224]	; 0xe0
20005ba0:	18f3      	adds	r3, r6, r3
20005ba2:	2a07      	cmp	r2, #7
20005ba4:	9339      	str	r3, [sp, #228]	; 0xe4
20005ba6:	f77f ad60 	ble.w	2000566a <_svfprintf_r+0x4ee>
20005baa:	9809      	ldr	r0, [sp, #36]	; 0x24
20005bac:	4659      	mov	r1, fp
20005bae:	aa37      	add	r2, sp, #220	; 0xdc
20005bb0:	f7ff fa56 	bl	20005060 <__sprint_r>
20005bb4:	2800      	cmp	r0, #0
20005bb6:	f43f ad57 	beq.w	20005668 <_svfprintf_r+0x4ec>
20005bba:	e42d      	b.n	20005418 <_svfprintf_r+0x29c>
20005bbc:	9809      	ldr	r0, [sp, #36]	; 0x24
20005bbe:	4659      	mov	r1, fp
20005bc0:	aa37      	add	r2, sp, #220	; 0xdc
20005bc2:	f7ff fa4d 	bl	20005060 <__sprint_r>
20005bc6:	2800      	cmp	r0, #0
20005bc8:	f43f ad5a 	beq.w	20005680 <_svfprintf_r+0x504>
20005bcc:	e424      	b.n	20005418 <_svfprintf_r+0x29c>
20005bce:	f01a 0f01 	tst.w	sl, #1
20005bd2:	f47f abaa 	bne.w	2000532a <_svfprintf_r+0x1ae>
20005bd6:	2301      	movs	r3, #1
20005bd8:	6063      	str	r3, [r4, #4]
20005bda:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005bdc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005bde:	3301      	adds	r3, #1
20005be0:	9911      	ldr	r1, [sp, #68]	; 0x44
20005be2:	3201      	adds	r2, #1
20005be4:	2b07      	cmp	r3, #7
20005be6:	9239      	str	r2, [sp, #228]	; 0xe4
20005be8:	6021      	str	r1, [r4, #0]
20005bea:	9338      	str	r3, [sp, #224]	; 0xe0
20005bec:	f77f abd1 	ble.w	20005392 <_svfprintf_r+0x216>
20005bf0:	9809      	ldr	r0, [sp, #36]	; 0x24
20005bf2:	4659      	mov	r1, fp
20005bf4:	aa37      	add	r2, sp, #220	; 0xdc
20005bf6:	f7ff fa33 	bl	20005060 <__sprint_r>
20005bfa:	2800      	cmp	r0, #0
20005bfc:	f47f ac0c 	bne.w	20005418 <_svfprintf_r+0x29c>
20005c00:	464c      	mov	r4, r9
20005c02:	f7ff bbc7 	b.w	20005394 <_svfprintf_r+0x218>
20005c06:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c08:	4659      	mov	r1, fp
20005c0a:	aa37      	add	r2, sp, #220	; 0xdc
20005c0c:	f7ff fa28 	bl	20005060 <__sprint_r>
20005c10:	2800      	cmp	r0, #0
20005c12:	f47f ac01 	bne.w	20005418 <_svfprintf_r+0x29c>
20005c16:	464c      	mov	r4, r9
20005c18:	e508      	b.n	2000562c <_svfprintf_r+0x4b0>
20005c1a:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c1c:	4659      	mov	r1, fp
20005c1e:	aa37      	add	r2, sp, #220	; 0xdc
20005c20:	f7ff fa1e 	bl	20005060 <__sprint_r>
20005c24:	2800      	cmp	r0, #0
20005c26:	f47f abf7 	bne.w	20005418 <_svfprintf_r+0x29c>
20005c2a:	464c      	mov	r4, r9
20005c2c:	e4b6      	b.n	2000559c <_svfprintf_r+0x420>
20005c2e:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c30:	4659      	mov	r1, fp
20005c32:	aa37      	add	r2, sp, #220	; 0xdc
20005c34:	f7ff fa14 	bl	20005060 <__sprint_r>
20005c38:	2800      	cmp	r0, #0
20005c3a:	f47f abed 	bne.w	20005418 <_svfprintf_r+0x29c>
20005c3e:	464c      	mov	r4, r9
20005c40:	e4bc      	b.n	200055bc <_svfprintf_r+0x440>
20005c42:	9b42      	ldr	r3, [sp, #264]	; 0x108
20005c44:	2b00      	cmp	r3, #0
20005c46:	f340 81d9 	ble.w	20005ffc <_svfprintf_r+0xe80>
20005c4a:	9918      	ldr	r1, [sp, #96]	; 0x60
20005c4c:	428b      	cmp	r3, r1
20005c4e:	f2c0 816f 	blt.w	20005f30 <_svfprintf_r+0xdb4>
20005c52:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005c54:	6061      	str	r1, [r4, #4]
20005c56:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005c58:	6022      	str	r2, [r4, #0]
20005c5a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005c5c:	3301      	adds	r3, #1
20005c5e:	9338      	str	r3, [sp, #224]	; 0xe0
20005c60:	1852      	adds	r2, r2, r1
20005c62:	2b07      	cmp	r3, #7
20005c64:	9239      	str	r2, [sp, #228]	; 0xe4
20005c66:	bfd8      	it	le
20005c68:	f104 0308 	addle.w	r3, r4, #8
20005c6c:	f300 83ba 	bgt.w	200063e4 <_svfprintf_r+0x1268>
20005c70:	9c42      	ldr	r4, [sp, #264]	; 0x108
20005c72:	9818      	ldr	r0, [sp, #96]	; 0x60
20005c74:	1a24      	subs	r4, r4, r0
20005c76:	2c00      	cmp	r4, #0
20005c78:	f340 819b 	ble.w	20005fb2 <_svfprintf_r+0xe36>
20005c7c:	2c10      	cmp	r4, #16
20005c7e:	4f38      	ldr	r7, [pc, #224]	; (20005d60 <_svfprintf_r+0xbe4>)
20005c80:	f340 818b 	ble.w	20005f9a <_svfprintf_r+0xe1e>
20005c84:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
20005c88:	2610      	movs	r6, #16
20005c8a:	46aa      	mov	sl, r5
20005c8c:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005c90:	9d09      	ldr	r5, [sp, #36]	; 0x24
20005c92:	e003      	b.n	20005c9c <_svfprintf_r+0xb20>
20005c94:	3c10      	subs	r4, #16
20005c96:	2c10      	cmp	r4, #16
20005c98:	f340 817c 	ble.w	20005f94 <_svfprintf_r+0xe18>
20005c9c:	605e      	str	r6, [r3, #4]
20005c9e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005ca0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005ca2:	3201      	adds	r2, #1
20005ca4:	601f      	str	r7, [r3, #0]
20005ca6:	3110      	adds	r1, #16
20005ca8:	2a07      	cmp	r2, #7
20005caa:	9139      	str	r1, [sp, #228]	; 0xe4
20005cac:	f103 0308 	add.w	r3, r3, #8
20005cb0:	9238      	str	r2, [sp, #224]	; 0xe0
20005cb2:	ddef      	ble.n	20005c94 <_svfprintf_r+0xb18>
20005cb4:	4628      	mov	r0, r5
20005cb6:	4659      	mov	r1, fp
20005cb8:	4642      	mov	r2, r8
20005cba:	f7ff f9d1 	bl	20005060 <__sprint_r>
20005cbe:	464b      	mov	r3, r9
20005cc0:	2800      	cmp	r0, #0
20005cc2:	d0e7      	beq.n	20005c94 <_svfprintf_r+0xb18>
20005cc4:	f7ff bba8 	b.w	20005418 <_svfprintf_r+0x29c>
20005cc8:	9816      	ldr	r0, [sp, #88]	; 0x58
20005cca:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
20005cce:	4603      	mov	r3, r0
20005cd0:	9011      	str	r0, [sp, #68]	; 0x44
20005cd2:	0931      	lsrs	r1, r6, #4
20005cd4:	f006 020f 	and.w	r2, r6, #15
20005cd8:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20005cdc:	0938      	lsrs	r0, r7, #4
20005cde:	f81c 2002 	ldrb.w	r2, [ip, r2]
20005ce2:	460e      	mov	r6, r1
20005ce4:	4607      	mov	r7, r0
20005ce6:	ea56 0107 	orrs.w	r1, r6, r7
20005cea:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005cee:	d1f0      	bne.n	20005cd2 <_svfprintf_r+0xb56>
20005cf0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005cf2:	9311      	str	r3, [sp, #68]	; 0x44
20005cf4:	1ad2      	subs	r2, r2, r3
20005cf6:	920e      	str	r2, [sp, #56]	; 0x38
20005cf8:	f7ff bbed 	b.w	200054d6 <_svfprintf_r+0x35a>
20005cfc:	2300      	movs	r3, #0
20005cfe:	2209      	movs	r2, #9
20005d00:	42b2      	cmp	r2, r6
20005d02:	eb73 0007 	sbcs.w	r0, r3, r7
20005d06:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005d08:	bf3e      	ittt	cc
20005d0a:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
20005d0e:	46a0      	movcc	r8, r4
20005d10:	461c      	movcc	r4, r3
20005d12:	d21a      	bcs.n	20005d4a <_svfprintf_r+0xbce>
20005d14:	4630      	mov	r0, r6
20005d16:	4639      	mov	r1, r7
20005d18:	220a      	movs	r2, #10
20005d1a:	2300      	movs	r3, #0
20005d1c:	f005 fb52 	bl	2000b3c4 <__aeabi_uldivmod>
20005d20:	4630      	mov	r0, r6
20005d22:	4639      	mov	r1, r7
20005d24:	2300      	movs	r3, #0
20005d26:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005d2a:	220a      	movs	r2, #10
20005d2c:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005d30:	f005 fb48 	bl	2000b3c4 <__aeabi_uldivmod>
20005d34:	4606      	mov	r6, r0
20005d36:	460f      	mov	r7, r1
20005d38:	2009      	movs	r0, #9
20005d3a:	2100      	movs	r1, #0
20005d3c:	42b0      	cmp	r0, r6
20005d3e:	41b9      	sbcs	r1, r7
20005d40:	d3e8      	bcc.n	20005d14 <_svfprintf_r+0xb98>
20005d42:	4623      	mov	r3, r4
20005d44:	4644      	mov	r4, r8
20005d46:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20005d4a:	1e5a      	subs	r2, r3, #1
20005d4c:	3630      	adds	r6, #48	; 0x30
20005d4e:	9211      	str	r2, [sp, #68]	; 0x44
20005d50:	f803 6c01 	strb.w	r6, [r3, #-1]
20005d54:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005d56:	1a9b      	subs	r3, r3, r2
20005d58:	930e      	str	r3, [sp, #56]	; 0x38
20005d5a:	f7ff bbbc 	b.w	200054d6 <_svfprintf_r+0x35a>
20005d5e:	bf00      	nop
20005d60:	2000c064 	.word	0x2000c064
20005d64:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d66:	4659      	mov	r1, fp
20005d68:	aa37      	add	r2, sp, #220	; 0xdc
20005d6a:	f7ff f979 	bl	20005060 <__sprint_r>
20005d6e:	2800      	cmp	r0, #0
20005d70:	f47f ab52 	bne.w	20005418 <_svfprintf_r+0x29c>
20005d74:	464c      	mov	r4, r9
20005d76:	f7ff bbff 	b.w	20005578 <_svfprintf_r+0x3fc>
20005d7a:	9818      	ldr	r0, [sp, #96]	; 0x60
20005d7c:	1e46      	subs	r6, r0, #1
20005d7e:	2e00      	cmp	r6, #0
20005d80:	f77f ab08 	ble.w	20005394 <_svfprintf_r+0x218>
20005d84:	2e10      	cmp	r6, #16
20005d86:	4f9c      	ldr	r7, [pc, #624]	; (20005ff8 <_svfprintf_r+0xe7c>)
20005d88:	bfc8      	it	gt
20005d8a:	f04f 0810 	movgt.w	r8, #16
20005d8e:	dc03      	bgt.n	20005d98 <_svfprintf_r+0xc1c>
20005d90:	e01b      	b.n	20005dca <_svfprintf_r+0xc4e>
20005d92:	3e10      	subs	r6, #16
20005d94:	2e10      	cmp	r6, #16
20005d96:	dd18      	ble.n	20005dca <_svfprintf_r+0xc4e>
20005d98:	f8c4 8004 	str.w	r8, [r4, #4]
20005d9c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005d9e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005da0:	3301      	adds	r3, #1
20005da2:	6027      	str	r7, [r4, #0]
20005da4:	3210      	adds	r2, #16
20005da6:	2b07      	cmp	r3, #7
20005da8:	9239      	str	r2, [sp, #228]	; 0xe4
20005daa:	f104 0408 	add.w	r4, r4, #8
20005dae:	9338      	str	r3, [sp, #224]	; 0xe0
20005db0:	ddef      	ble.n	20005d92 <_svfprintf_r+0xc16>
20005db2:	9809      	ldr	r0, [sp, #36]	; 0x24
20005db4:	4659      	mov	r1, fp
20005db6:	aa37      	add	r2, sp, #220	; 0xdc
20005db8:	464c      	mov	r4, r9
20005dba:	f7ff f951 	bl	20005060 <__sprint_r>
20005dbe:	2800      	cmp	r0, #0
20005dc0:	f47f ab2a 	bne.w	20005418 <_svfprintf_r+0x29c>
20005dc4:	3e10      	subs	r6, #16
20005dc6:	2e10      	cmp	r6, #16
20005dc8:	dce6      	bgt.n	20005d98 <_svfprintf_r+0xc1c>
20005dca:	6066      	str	r6, [r4, #4]
20005dcc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005dce:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005dd0:	3301      	adds	r3, #1
20005dd2:	6027      	str	r7, [r4, #0]
20005dd4:	1992      	adds	r2, r2, r6
20005dd6:	2b07      	cmp	r3, #7
20005dd8:	9239      	str	r2, [sp, #228]	; 0xe4
20005dda:	9338      	str	r3, [sp, #224]	; 0xe0
20005ddc:	f77f aad9 	ble.w	20005392 <_svfprintf_r+0x216>
20005de0:	e706      	b.n	20005bf0 <_svfprintf_r+0xa74>
20005de2:	9814      	ldr	r0, [sp, #80]	; 0x50
20005de4:	2130      	movs	r1, #48	; 0x30
20005de6:	f04a 0a02 	orr.w	sl, sl, #2
20005dea:	2201      	movs	r2, #1
20005dec:	2302      	movs	r3, #2
20005dee:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20005df2:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20005df6:	f7ff bb39 	b.w	2000546c <_svfprintf_r+0x2f0>
20005dfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005dfc:	1d13      	adds	r3, r2, #4
20005dfe:	6816      	ldr	r6, [r2, #0]
20005e00:	930a      	str	r3, [sp, #40]	; 0x28
20005e02:	4636      	mov	r6, r6
20005e04:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005e08:	2e00      	cmp	r6, #0
20005e0a:	f177 0000 	sbcs.w	r0, r7, #0
20005e0e:	f6bf ac8a 	bge.w	20005726 <_svfprintf_r+0x5aa>
20005e12:	4276      	negs	r6, r6
20005e14:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20005e18:	232d      	movs	r3, #45	; 0x2d
20005e1a:	ea56 0207 	orrs.w	r2, r6, r7
20005e1e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005e22:	bf0c      	ite	eq
20005e24:	2200      	moveq	r2, #0
20005e26:	2201      	movne	r2, #1
20005e28:	2301      	movs	r3, #1
20005e2a:	f7ff bb23 	b.w	20005474 <_svfprintf_r+0x2f8>
20005e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e30:	1d18      	adds	r0, r3, #4
20005e32:	681e      	ldr	r6, [r3, #0]
20005e34:	900a      	str	r0, [sp, #40]	; 0x28
20005e36:	4636      	mov	r6, r6
20005e38:	f04f 0700 	mov.w	r7, #0
20005e3c:	f7ff bb0c 	b.w	20005458 <_svfprintf_r+0x2dc>
20005e40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e42:	1d13      	adds	r3, r2, #4
20005e44:	6816      	ldr	r6, [r2, #0]
20005e46:	930a      	str	r3, [sp, #40]	; 0x28
20005e48:	2301      	movs	r3, #1
20005e4a:	1e32      	subs	r2, r6, #0
20005e4c:	bf18      	it	ne
20005e4e:	2201      	movne	r2, #1
20005e50:	4636      	mov	r6, r6
20005e52:	f04f 0700 	mov.w	r7, #0
20005e56:	f7ff bb09 	b.w	2000546c <_svfprintf_r+0x2f0>
20005e5a:	9809      	ldr	r0, [sp, #36]	; 0x24
20005e5c:	4659      	mov	r1, fp
20005e5e:	aa37      	add	r2, sp, #220	; 0xdc
20005e60:	f7ff f8fe 	bl	20005060 <__sprint_r>
20005e64:	2800      	cmp	r0, #0
20005e66:	f47f aad7 	bne.w	20005418 <_svfprintf_r+0x29c>
20005e6a:	464c      	mov	r4, r9
20005e6c:	f7ff ba79 	b.w	20005362 <_svfprintf_r+0x1e6>
20005e70:	9809      	ldr	r0, [sp, #36]	; 0x24
20005e72:	4659      	mov	r1, fp
20005e74:	aa37      	add	r2, sp, #220	; 0xdc
20005e76:	f7ff f8f3 	bl	20005060 <__sprint_r>
20005e7a:	2800      	cmp	r0, #0
20005e7c:	f47f aacc 	bne.w	20005418 <_svfprintf_r+0x29c>
20005e80:	464c      	mov	r4, r9
20005e82:	f7ff ba60 	b.w	20005346 <_svfprintf_r+0x1ca>
20005e86:	2830      	cmp	r0, #48	; 0x30
20005e88:	f000 8296 	beq.w	200063b8 <_svfprintf_r+0x123c>
20005e8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005e8e:	2330      	movs	r3, #48	; 0x30
20005e90:	f802 3d01 	strb.w	r3, [r2, #-1]!
20005e94:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005e96:	9211      	str	r2, [sp, #68]	; 0x44
20005e98:	1a9b      	subs	r3, r3, r2
20005e9a:	930e      	str	r3, [sp, #56]	; 0x38
20005e9c:	f7ff bb1b 	b.w	200054d6 <_svfprintf_r+0x35a>
20005ea0:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ea2:	4659      	mov	r1, fp
20005ea4:	aa37      	add	r2, sp, #220	; 0xdc
20005ea6:	f7ff f8db 	bl	20005060 <__sprint_r>
20005eaa:	2800      	cmp	r0, #0
20005eac:	f47f aab4 	bne.w	20005418 <_svfprintf_r+0x29c>
20005eb0:	464c      	mov	r4, r9
20005eb2:	f7ff bb87 	b.w	200055c4 <_svfprintf_r+0x448>
20005eb6:	605e      	str	r6, [r3, #4]
20005eb8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005eba:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005ebc:	3201      	adds	r2, #1
20005ebe:	601f      	str	r7, [r3, #0]
20005ec0:	1989      	adds	r1, r1, r6
20005ec2:	2a07      	cmp	r2, #7
20005ec4:	9139      	str	r1, [sp, #228]	; 0xe4
20005ec6:	9238      	str	r2, [sp, #224]	; 0xe0
20005ec8:	f73f abc1 	bgt.w	2000564e <_svfprintf_r+0x4d2>
20005ecc:	3308      	adds	r3, #8
20005ece:	f7ff ba71 	b.w	200053b4 <_svfprintf_r+0x238>
20005ed2:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ed4:	462b      	mov	r3, r5
20005ed6:	782a      	ldrb	r2, [r5, #0]
20005ed8:	910a      	str	r1, [sp, #40]	; 0x28
20005eda:	f7ff b9b8 	b.w	2000524e <_svfprintf_r+0xd2>
20005ede:	f01a 0f10 	tst.w	sl, #16
20005ee2:	f000 81cd 	beq.w	20006280 <_svfprintf_r+0x1104>
20005ee6:	980a      	ldr	r0, [sp, #40]	; 0x28
20005ee8:	990d      	ldr	r1, [sp, #52]	; 0x34
20005eea:	f100 0a04 	add.w	sl, r0, #4
20005eee:	6803      	ldr	r3, [r0, #0]
20005ef0:	6019      	str	r1, [r3, #0]
20005ef2:	f7ff b96d 	b.w	200051d0 <_svfprintf_r+0x54>
20005ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ef8:	1dd3      	adds	r3, r2, #7
20005efa:	f023 0307 	bic.w	r3, r3, #7
20005efe:	f103 0008 	add.w	r0, r3, #8
20005f02:	900a      	str	r0, [sp, #40]	; 0x28
20005f04:	685e      	ldr	r6, [r3, #4]
20005f06:	681f      	ldr	r7, [r3, #0]
20005f08:	9619      	str	r6, [sp, #100]	; 0x64
20005f0a:	9710      	str	r7, [sp, #64]	; 0x40
20005f0c:	e43f      	b.n	2000578e <_svfprintf_r+0x612>
20005f0e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
20005f12:	f000 81a9 	beq.w	20006268 <_svfprintf_r+0x10ec>
20005f16:	990a      	ldr	r1, [sp, #40]	; 0x28
20005f18:	4613      	mov	r3, r2
20005f1a:	1d0a      	adds	r2, r1, #4
20005f1c:	920a      	str	r2, [sp, #40]	; 0x28
20005f1e:	880e      	ldrh	r6, [r1, #0]
20005f20:	1e32      	subs	r2, r6, #0
20005f22:	bf18      	it	ne
20005f24:	2201      	movne	r2, #1
20005f26:	4636      	mov	r6, r6
20005f28:	f04f 0700 	mov.w	r7, #0
20005f2c:	f7ff ba9e 	b.w	2000546c <_svfprintf_r+0x2f0>
20005f30:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005f32:	6063      	str	r3, [r4, #4]
20005f34:	9938      	ldr	r1, [sp, #224]	; 0xe0
20005f36:	6022      	str	r2, [r4, #0]
20005f38:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005f3a:	3101      	adds	r1, #1
20005f3c:	9138      	str	r1, [sp, #224]	; 0xe0
20005f3e:	18d3      	adds	r3, r2, r3
20005f40:	2907      	cmp	r1, #7
20005f42:	9339      	str	r3, [sp, #228]	; 0xe4
20005f44:	f300 8262 	bgt.w	2000640c <_svfprintf_r+0x1290>
20005f48:	3408      	adds	r4, #8
20005f4a:	2301      	movs	r3, #1
20005f4c:	9e42      	ldr	r6, [sp, #264]	; 0x108
20005f4e:	6063      	str	r3, [r4, #4]
20005f50:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005f52:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005f54:	3301      	adds	r3, #1
20005f56:	981b      	ldr	r0, [sp, #108]	; 0x6c
20005f58:	3201      	adds	r2, #1
20005f5a:	2b07      	cmp	r3, #7
20005f5c:	9338      	str	r3, [sp, #224]	; 0xe0
20005f5e:	bfd8      	it	le
20005f60:	f104 0308 	addle.w	r3, r4, #8
20005f64:	6020      	str	r0, [r4, #0]
20005f66:	9239      	str	r2, [sp, #228]	; 0xe4
20005f68:	f300 8246 	bgt.w	200063f8 <_svfprintf_r+0x127c>
20005f6c:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005f6e:	9911      	ldr	r1, [sp, #68]	; 0x44
20005f70:	9818      	ldr	r0, [sp, #96]	; 0x60
20005f72:	198e      	adds	r6, r1, r6
20005f74:	601e      	str	r6, [r3, #0]
20005f76:	1a81      	subs	r1, r0, r2
20005f78:	6059      	str	r1, [r3, #4]
20005f7a:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f7c:	1a8a      	subs	r2, r1, r2
20005f7e:	9938      	ldr	r1, [sp, #224]	; 0xe0
20005f80:	1812      	adds	r2, r2, r0
20005f82:	9239      	str	r2, [sp, #228]	; 0xe4
20005f84:	3101      	adds	r1, #1
20005f86:	9138      	str	r1, [sp, #224]	; 0xe0
20005f88:	2907      	cmp	r1, #7
20005f8a:	f73f ab60 	bgt.w	2000564e <_svfprintf_r+0x4d2>
20005f8e:	3308      	adds	r3, #8
20005f90:	f7ff ba10 	b.w	200053b4 <_svfprintf_r+0x238>
20005f94:	4655      	mov	r5, sl
20005f96:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
20005f9a:	605c      	str	r4, [r3, #4]
20005f9c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f9e:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005fa0:	3201      	adds	r2, #1
20005fa2:	601f      	str	r7, [r3, #0]
20005fa4:	1909      	adds	r1, r1, r4
20005fa6:	2a07      	cmp	r2, #7
20005fa8:	9139      	str	r1, [sp, #228]	; 0xe4
20005faa:	9238      	str	r2, [sp, #224]	; 0xe0
20005fac:	f300 827f 	bgt.w	200064ae <_svfprintf_r+0x1332>
20005fb0:	3308      	adds	r3, #8
20005fb2:	f01a 0f01 	tst.w	sl, #1
20005fb6:	f43f a9fd 	beq.w	200053b4 <_svfprintf_r+0x238>
20005fba:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005fbc:	2201      	movs	r2, #1
20005fbe:	605a      	str	r2, [r3, #4]
20005fc0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005fc2:	6019      	str	r1, [r3, #0]
20005fc4:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005fc6:	3201      	adds	r2, #1
20005fc8:	9238      	str	r2, [sp, #224]	; 0xe0
20005fca:	3101      	adds	r1, #1
20005fcc:	2a07      	cmp	r2, #7
20005fce:	9139      	str	r1, [sp, #228]	; 0xe4
20005fd0:	f73f ab3d 	bgt.w	2000564e <_svfprintf_r+0x4d2>
20005fd4:	3308      	adds	r3, #8
20005fd6:	f7ff b9ed 	b.w	200053b4 <_svfprintf_r+0x238>
20005fda:	232d      	movs	r3, #45	; 0x2d
20005fdc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005fe0:	f7ff bbe8 	b.w	200057b4 <_svfprintf_r+0x638>
20005fe4:	9809      	ldr	r0, [sp, #36]	; 0x24
20005fe6:	4659      	mov	r1, fp
20005fe8:	aa37      	add	r2, sp, #220	; 0xdc
20005fea:	f7ff f839 	bl	20005060 <__sprint_r>
20005fee:	2800      	cmp	r0, #0
20005ff0:	f47f aa12 	bne.w	20005418 <_svfprintf_r+0x29c>
20005ff4:	464b      	mov	r3, r9
20005ff6:	e556      	b.n	20005aa6 <_svfprintf_r+0x92a>
20005ff8:	2000c064 	.word	0x2000c064
20005ffc:	2301      	movs	r3, #1
20005ffe:	6063      	str	r3, [r4, #4]
20006000:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006002:	f24c 03b4 	movw	r3, #49332	; 0xc0b4
20006006:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000600a:	6023      	str	r3, [r4, #0]
2000600c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000600e:	3201      	adds	r2, #1
20006010:	9238      	str	r2, [sp, #224]	; 0xe0
20006012:	3301      	adds	r3, #1
20006014:	2a07      	cmp	r2, #7
20006016:	9339      	str	r3, [sp, #228]	; 0xe4
20006018:	bfd8      	it	le
2000601a:	f104 0308 	addle.w	r3, r4, #8
2000601e:	f300 8173 	bgt.w	20006308 <_svfprintf_r+0x118c>
20006022:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006024:	b92a      	cbnz	r2, 20006032 <_svfprintf_r+0xeb6>
20006026:	9818      	ldr	r0, [sp, #96]	; 0x60
20006028:	b918      	cbnz	r0, 20006032 <_svfprintf_r+0xeb6>
2000602a:	f01a 0f01 	tst.w	sl, #1
2000602e:	f43f a9c1 	beq.w	200053b4 <_svfprintf_r+0x238>
20006032:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006034:	2201      	movs	r2, #1
20006036:	605a      	str	r2, [r3, #4]
20006038:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000603a:	6019      	str	r1, [r3, #0]
2000603c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000603e:	3201      	adds	r2, #1
20006040:	9238      	str	r2, [sp, #224]	; 0xe0
20006042:	3101      	adds	r1, #1
20006044:	2a07      	cmp	r2, #7
20006046:	9139      	str	r1, [sp, #228]	; 0xe4
20006048:	f300 8168 	bgt.w	2000631c <_svfprintf_r+0x11a0>
2000604c:	3308      	adds	r3, #8
2000604e:	9c42      	ldr	r4, [sp, #264]	; 0x108
20006050:	4264      	negs	r4, r4
20006052:	2c00      	cmp	r4, #0
20006054:	f340 8187 	ble.w	20006366 <_svfprintf_r+0x11ea>
20006058:	2c10      	cmp	r4, #16
2000605a:	4f9e      	ldr	r7, [pc, #632]	; (200062d4 <_svfprintf_r+0x1158>)
2000605c:	f340 81a0 	ble.w	200063a0 <_svfprintf_r+0x1224>
20006060:	2610      	movs	r6, #16
20006062:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20006066:	e003      	b.n	20006070 <_svfprintf_r+0xef4>
20006068:	3c10      	subs	r4, #16
2000606a:	2c10      	cmp	r4, #16
2000606c:	f340 8198 	ble.w	200063a0 <_svfprintf_r+0x1224>
20006070:	605e      	str	r6, [r3, #4]
20006072:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006074:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006076:	3201      	adds	r2, #1
20006078:	601f      	str	r7, [r3, #0]
2000607a:	3110      	adds	r1, #16
2000607c:	2a07      	cmp	r2, #7
2000607e:	9139      	str	r1, [sp, #228]	; 0xe4
20006080:	f103 0308 	add.w	r3, r3, #8
20006084:	9238      	str	r2, [sp, #224]	; 0xe0
20006086:	ddef      	ble.n	20006068 <_svfprintf_r+0xeec>
20006088:	9809      	ldr	r0, [sp, #36]	; 0x24
2000608a:	4659      	mov	r1, fp
2000608c:	4642      	mov	r2, r8
2000608e:	f7fe ffe7 	bl	20005060 <__sprint_r>
20006092:	464b      	mov	r3, r9
20006094:	2800      	cmp	r0, #0
20006096:	d0e7      	beq.n	20006068 <_svfprintf_r+0xeec>
20006098:	f7ff b9be 	b.w	20005418 <_svfprintf_r+0x29c>
2000609c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000609e:	465e      	mov	r6, fp
200060a0:	2b00      	cmp	r3, #0
200060a2:	f43f a9ba 	beq.w	2000541a <_svfprintf_r+0x29e>
200060a6:	9809      	ldr	r0, [sp, #36]	; 0x24
200060a8:	4659      	mov	r1, fp
200060aa:	aa37      	add	r2, sp, #220	; 0xdc
200060ac:	f7fe ffd8 	bl	20005060 <__sprint_r>
200060b0:	f7ff b9b3 	b.w	2000541a <_svfprintf_r+0x29e>
200060b4:	990a      	ldr	r1, [sp, #40]	; 0x28
200060b6:	f04a 0a20 	orr.w	sl, sl, #32
200060ba:	786a      	ldrb	r2, [r5, #1]
200060bc:	1c6b      	adds	r3, r5, #1
200060be:	910a      	str	r1, [sp, #40]	; 0x28
200060c0:	f7ff b8c5 	b.w	2000524e <_svfprintf_r+0xd2>
200060c4:	4638      	mov	r0, r7
200060c6:	4631      	mov	r1, r6
200060c8:	9308      	str	r3, [sp, #32]
200060ca:	f004 fccd 	bl	2000aa68 <__isnand>
200060ce:	9b08      	ldr	r3, [sp, #32]
200060d0:	2800      	cmp	r0, #0
200060d2:	f040 8101 	bne.w	200062d8 <_svfprintf_r+0x115c>
200060d6:	f1b8 3fff 	cmp.w	r8, #4294967295
200060da:	bf08      	it	eq
200060dc:	f108 0807 	addeq.w	r8, r8, #7
200060e0:	d00e      	beq.n	20006100 <_svfprintf_r+0xf84>
200060e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
200060e4:	2a67      	cmp	r2, #103	; 0x67
200060e6:	bf14      	ite	ne
200060e8:	2300      	movne	r3, #0
200060ea:	2301      	moveq	r3, #1
200060ec:	2a47      	cmp	r2, #71	; 0x47
200060ee:	bf08      	it	eq
200060f0:	f043 0301 	orreq.w	r3, r3, #1
200060f4:	b123      	cbz	r3, 20006100 <_svfprintf_r+0xf84>
200060f6:	f1b8 0f00 	cmp.w	r8, #0
200060fa:	bf08      	it	eq
200060fc:	f04f 0801 	moveq.w	r8, #1
20006100:	4633      	mov	r3, r6
20006102:	463a      	mov	r2, r7
20006104:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20006108:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
2000610c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
2000610e:	2b00      	cmp	r3, #0
20006110:	f2c0 820a 	blt.w	20006528 <_svfprintf_r+0x13ac>
20006114:	2300      	movs	r3, #0
20006116:	9315      	str	r3, [sp, #84]	; 0x54
20006118:	9914      	ldr	r1, [sp, #80]	; 0x50
2000611a:	2966      	cmp	r1, #102	; 0x66
2000611c:	bf14      	ite	ne
2000611e:	2300      	movne	r3, #0
20006120:	2301      	moveq	r3, #1
20006122:	2946      	cmp	r1, #70	; 0x46
20006124:	bf08      	it	eq
20006126:	f043 0301 	orreq.w	r3, r3, #1
2000612a:	9312      	str	r3, [sp, #72]	; 0x48
2000612c:	2b00      	cmp	r3, #0
2000612e:	f000 818a 	beq.w	20006446 <_svfprintf_r+0x12ca>
20006132:	2303      	movs	r3, #3
20006134:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006138:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000613a:	970e      	str	r7, [sp, #56]	; 0x38
2000613c:	960f      	str	r6, [sp, #60]	; 0x3c
2000613e:	9300      	str	r3, [sp, #0]
20006140:	9809      	ldr	r0, [sp, #36]	; 0x24
20006142:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
20006146:	9101      	str	r1, [sp, #4]
20006148:	a942      	add	r1, sp, #264	; 0x108
2000614a:	9102      	str	r1, [sp, #8]
2000614c:	a941      	add	r1, sp, #260	; 0x104
2000614e:	9103      	str	r1, [sp, #12]
20006150:	a940      	add	r1, sp, #256	; 0x100
20006152:	9104      	str	r1, [sp, #16]
20006154:	f002 f80c 	bl	20008170 <_dtoa_r>
20006158:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000615a:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
2000615e:	bf18      	it	ne
20006160:	2301      	movne	r3, #1
20006162:	2a47      	cmp	r2, #71	; 0x47
20006164:	bf0c      	ite	eq
20006166:	2300      	moveq	r3, #0
20006168:	f003 0301 	andne.w	r3, r3, #1
2000616c:	9011      	str	r0, [sp, #68]	; 0x44
2000616e:	b92b      	cbnz	r3, 2000617c <_svfprintf_r+0x1000>
20006170:	f01a 0f01 	tst.w	sl, #1
20006174:	bf08      	it	eq
20006176:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
2000617a:	d01a      	beq.n	200061b2 <_svfprintf_r+0x1036>
2000617c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000617e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006180:	9912      	ldr	r1, [sp, #72]	; 0x48
20006182:	eb03 0c00 	add.w	ip, r3, r0
20006186:	b129      	cbz	r1, 20006194 <_svfprintf_r+0x1018>
20006188:	781b      	ldrb	r3, [r3, #0]
2000618a:	2b30      	cmp	r3, #48	; 0x30
2000618c:	f000 80d0 	beq.w	20006330 <_svfprintf_r+0x11b4>
20006190:	9b42      	ldr	r3, [sp, #264]	; 0x108
20006192:	449c      	add	ip, r3
20006194:	4638      	mov	r0, r7
20006196:	2200      	movs	r2, #0
20006198:	2300      	movs	r3, #0
2000619a:	4631      	mov	r1, r6
2000619c:	f8cd c020 	str.w	ip, [sp, #32]
200061a0:	f005 f8b6 	bl	2000b310 <__aeabi_dcmpeq>
200061a4:	f8dd c020 	ldr.w	ip, [sp, #32]
200061a8:	2800      	cmp	r0, #0
200061aa:	f000 8173 	beq.w	20006494 <_svfprintf_r+0x1318>
200061ae:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200061b2:	9814      	ldr	r0, [sp, #80]	; 0x50
200061b4:	9911      	ldr	r1, [sp, #68]	; 0x44
200061b6:	2867      	cmp	r0, #103	; 0x67
200061b8:	bf14      	ite	ne
200061ba:	2300      	movne	r3, #0
200061bc:	2301      	moveq	r3, #1
200061be:	2847      	cmp	r0, #71	; 0x47
200061c0:	bf08      	it	eq
200061c2:	f043 0301 	orreq.w	r3, r3, #1
200061c6:	ebc1 010c 	rsb	r1, r1, ip
200061ca:	9118      	str	r1, [sp, #96]	; 0x60
200061cc:	2b00      	cmp	r3, #0
200061ce:	f000 814a 	beq.w	20006466 <_svfprintf_r+0x12ea>
200061d2:	9a42      	ldr	r2, [sp, #264]	; 0x108
200061d4:	f112 0f03 	cmn.w	r2, #3
200061d8:	920e      	str	r2, [sp, #56]	; 0x38
200061da:	db02      	blt.n	200061e2 <_svfprintf_r+0x1066>
200061dc:	4590      	cmp	r8, r2
200061de:	f280 814b 	bge.w	20006478 <_svfprintf_r+0x12fc>
200061e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
200061e4:	3b02      	subs	r3, #2
200061e6:	9314      	str	r3, [sp, #80]	; 0x50
200061e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200061ea:	9814      	ldr	r0, [sp, #80]	; 0x50
200061ec:	1e53      	subs	r3, r2, #1
200061ee:	9342      	str	r3, [sp, #264]	; 0x108
200061f0:	2b00      	cmp	r3, #0
200061f2:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
200061f6:	f2c0 81d1 	blt.w	2000659c <_svfprintf_r+0x1420>
200061fa:	222b      	movs	r2, #43	; 0x2b
200061fc:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006200:	2b09      	cmp	r3, #9
20006202:	f300 8162 	bgt.w	200064ca <_svfprintf_r+0x134e>
20006206:	a93f      	add	r1, sp, #252	; 0xfc
20006208:	3330      	adds	r3, #48	; 0x30
2000620a:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
2000620e:	2330      	movs	r3, #48	; 0x30
20006210:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
20006214:	ab3e      	add	r3, sp, #248	; 0xf8
20006216:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006218:	1acb      	subs	r3, r1, r3
2000621a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000621c:	931a      	str	r3, [sp, #104]	; 0x68
2000621e:	1859      	adds	r1, r3, r1
20006220:	2a01      	cmp	r2, #1
20006222:	910e      	str	r1, [sp, #56]	; 0x38
20006224:	f340 81cc 	ble.w	200065c0 <_svfprintf_r+0x1444>
20006228:	980e      	ldr	r0, [sp, #56]	; 0x38
2000622a:	3001      	adds	r0, #1
2000622c:	900e      	str	r0, [sp, #56]	; 0x38
2000622e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20006232:	910b      	str	r1, [sp, #44]	; 0x2c
20006234:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006236:	2b00      	cmp	r3, #0
20006238:	f000 80fd 	beq.w	20006436 <_svfprintf_r+0x12ba>
2000623c:	232d      	movs	r3, #45	; 0x2d
2000623e:	2000      	movs	r0, #0
20006240:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006244:	9015      	str	r0, [sp, #84]	; 0x54
20006246:	f7ff b950 	b.w	200054ea <_svfprintf_r+0x36e>
2000624a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000624c:	425b      	negs	r3, r3
2000624e:	930c      	str	r3, [sp, #48]	; 0x30
20006250:	f7ff bace 	b.w	200057f0 <_svfprintf_r+0x674>
20006254:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006256:	2000      	movs	r0, #0
20006258:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000625c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20006260:	9015      	str	r0, [sp, #84]	; 0x54
20006262:	920b      	str	r2, [sp, #44]	; 0x2c
20006264:	f7ff b940 	b.w	200054e8 <_svfprintf_r+0x36c>
20006268:	980a      	ldr	r0, [sp, #40]	; 0x28
2000626a:	1d01      	adds	r1, r0, #4
2000626c:	910a      	str	r1, [sp, #40]	; 0x28
2000626e:	6806      	ldr	r6, [r0, #0]
20006270:	1e32      	subs	r2, r6, #0
20006272:	bf18      	it	ne
20006274:	2201      	movne	r2, #1
20006276:	4636      	mov	r6, r6
20006278:	f04f 0700 	mov.w	r7, #0
2000627c:	f7ff b8f6 	b.w	2000546c <_svfprintf_r+0x2f0>
20006280:	f01a 0f40 	tst.w	sl, #64	; 0x40
20006284:	bf17      	itett	ne
20006286:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
20006288:	990a      	ldreq	r1, [sp, #40]	; 0x28
2000628a:	980d      	ldrne	r0, [sp, #52]	; 0x34
2000628c:	f102 0a04 	addne.w	sl, r2, #4
20006290:	bf11      	iteee	ne
20006292:	6813      	ldrne	r3, [r2, #0]
20006294:	f101 0a04 	addeq.w	sl, r1, #4
20006298:	680b      	ldreq	r3, [r1, #0]
2000629a:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
2000629c:	bf14      	ite	ne
2000629e:	8018      	strhne	r0, [r3, #0]
200062a0:	601a      	streq	r2, [r3, #0]
200062a2:	f7fe bf95 	b.w	200051d0 <_svfprintf_r+0x54>
200062a6:	9809      	ldr	r0, [sp, #36]	; 0x24
200062a8:	4659      	mov	r1, fp
200062aa:	aa37      	add	r2, sp, #220	; 0xdc
200062ac:	f7fe fed8 	bl	20005060 <__sprint_r>
200062b0:	2800      	cmp	r0, #0
200062b2:	f47f a8b1 	bne.w	20005418 <_svfprintf_r+0x29c>
200062b6:	464b      	mov	r3, r9
200062b8:	e40b      	b.n	20005ad2 <_svfprintf_r+0x956>
200062ba:	9809      	ldr	r0, [sp, #36]	; 0x24
200062bc:	2140      	movs	r1, #64	; 0x40
200062be:	f7fe f99d 	bl	200045fc <_malloc_r>
200062c2:	6030      	str	r0, [r6, #0]
200062c4:	6130      	str	r0, [r6, #16]
200062c6:	2800      	cmp	r0, #0
200062c8:	f000 818d 	beq.w	200065e6 <_svfprintf_r+0x146a>
200062cc:	2340      	movs	r3, #64	; 0x40
200062ce:	6173      	str	r3, [r6, #20]
200062d0:	f7fe bf67 	b.w	200051a2 <_svfprintf_r+0x26>
200062d4:	2000c064 	.word	0x2000c064
200062d8:	2003      	movs	r0, #3
200062da:	f24c 0294 	movw	r2, #49300	; 0xc094
200062de:	f24c 0190 	movw	r1, #49296	; 0xc090
200062e2:	900b      	str	r0, [sp, #44]	; 0x2c
200062e4:	9814      	ldr	r0, [sp, #80]	; 0x50
200062e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200062ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200062ee:	9315      	str	r3, [sp, #84]	; 0x54
200062f0:	2847      	cmp	r0, #71	; 0x47
200062f2:	bfd8      	it	le
200062f4:	460a      	movle	r2, r1
200062f6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200062fa:	2103      	movs	r1, #3
200062fc:	9211      	str	r2, [sp, #68]	; 0x44
200062fe:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006302:	910e      	str	r1, [sp, #56]	; 0x38
20006304:	f7ff b8f0 	b.w	200054e8 <_svfprintf_r+0x36c>
20006308:	9809      	ldr	r0, [sp, #36]	; 0x24
2000630a:	4659      	mov	r1, fp
2000630c:	aa37      	add	r2, sp, #220	; 0xdc
2000630e:	f7fe fea7 	bl	20005060 <__sprint_r>
20006312:	2800      	cmp	r0, #0
20006314:	f47f a880 	bne.w	20005418 <_svfprintf_r+0x29c>
20006318:	464b      	mov	r3, r9
2000631a:	e682      	b.n	20006022 <_svfprintf_r+0xea6>
2000631c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000631e:	4659      	mov	r1, fp
20006320:	aa37      	add	r2, sp, #220	; 0xdc
20006322:	f7fe fe9d 	bl	20005060 <__sprint_r>
20006326:	2800      	cmp	r0, #0
20006328:	f47f a876 	bne.w	20005418 <_svfprintf_r+0x29c>
2000632c:	464b      	mov	r3, r9
2000632e:	e68e      	b.n	2000604e <_svfprintf_r+0xed2>
20006330:	4638      	mov	r0, r7
20006332:	2200      	movs	r2, #0
20006334:	2300      	movs	r3, #0
20006336:	4631      	mov	r1, r6
20006338:	f8cd c020 	str.w	ip, [sp, #32]
2000633c:	f004 ffe8 	bl	2000b310 <__aeabi_dcmpeq>
20006340:	f8dd c020 	ldr.w	ip, [sp, #32]
20006344:	2800      	cmp	r0, #0
20006346:	f47f af23 	bne.w	20006190 <_svfprintf_r+0x1014>
2000634a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000634c:	f1c2 0301 	rsb	r3, r2, #1
20006350:	9342      	str	r3, [sp, #264]	; 0x108
20006352:	e71e      	b.n	20006192 <_svfprintf_r+0x1016>
20006354:	9809      	ldr	r0, [sp, #36]	; 0x24
20006356:	4659      	mov	r1, fp
20006358:	aa37      	add	r2, sp, #220	; 0xdc
2000635a:	f7fe fe81 	bl	20005060 <__sprint_r>
2000635e:	2800      	cmp	r0, #0
20006360:	f47f a85a 	bne.w	20005418 <_svfprintf_r+0x29c>
20006364:	464b      	mov	r3, r9
20006366:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006368:	9811      	ldr	r0, [sp, #68]	; 0x44
2000636a:	605a      	str	r2, [r3, #4]
2000636c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000636e:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006370:	6018      	str	r0, [r3, #0]
20006372:	3201      	adds	r2, #1
20006374:	9818      	ldr	r0, [sp, #96]	; 0x60
20006376:	9238      	str	r2, [sp, #224]	; 0xe0
20006378:	1809      	adds	r1, r1, r0
2000637a:	2a07      	cmp	r2, #7
2000637c:	9139      	str	r1, [sp, #228]	; 0xe4
2000637e:	f73f a966 	bgt.w	2000564e <_svfprintf_r+0x4d2>
20006382:	3308      	adds	r3, #8
20006384:	f7ff b816 	b.w	200053b4 <_svfprintf_r+0x238>
20006388:	2100      	movs	r1, #0
2000638a:	9115      	str	r1, [sp, #84]	; 0x54
2000638c:	f7fe fe38 	bl	20005000 <strlen>
20006390:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006394:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006398:	900e      	str	r0, [sp, #56]	; 0x38
2000639a:	920b      	str	r2, [sp, #44]	; 0x2c
2000639c:	f7ff b8a4 	b.w	200054e8 <_svfprintf_r+0x36c>
200063a0:	605c      	str	r4, [r3, #4]
200063a2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200063a4:	601f      	str	r7, [r3, #0]
200063a6:	1c51      	adds	r1, r2, #1
200063a8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200063aa:	9138      	str	r1, [sp, #224]	; 0xe0
200063ac:	1912      	adds	r2, r2, r4
200063ae:	2907      	cmp	r1, #7
200063b0:	9239      	str	r2, [sp, #228]	; 0xe4
200063b2:	dccf      	bgt.n	20006354 <_svfprintf_r+0x11d8>
200063b4:	3308      	adds	r3, #8
200063b6:	e7d6      	b.n	20006366 <_svfprintf_r+0x11ea>
200063b8:	9916      	ldr	r1, [sp, #88]	; 0x58
200063ba:	9811      	ldr	r0, [sp, #68]	; 0x44
200063bc:	1a08      	subs	r0, r1, r0
200063be:	900e      	str	r0, [sp, #56]	; 0x38
200063c0:	f7ff b889 	b.w	200054d6 <_svfprintf_r+0x35a>
200063c4:	f1b8 0f06 	cmp.w	r8, #6
200063c8:	bf34      	ite	cc
200063ca:	4641      	movcc	r1, r8
200063cc:	2106      	movcs	r1, #6
200063ce:	f24c 02ac 	movw	r2, #49324	; 0xc0ac
200063d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200063d6:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
200063da:	910e      	str	r1, [sp, #56]	; 0x38
200063dc:	9211      	str	r2, [sp, #68]	; 0x44
200063de:	930b      	str	r3, [sp, #44]	; 0x2c
200063e0:	f7ff b963 	b.w	200056aa <_svfprintf_r+0x52e>
200063e4:	9809      	ldr	r0, [sp, #36]	; 0x24
200063e6:	4659      	mov	r1, fp
200063e8:	aa37      	add	r2, sp, #220	; 0xdc
200063ea:	f7fe fe39 	bl	20005060 <__sprint_r>
200063ee:	2800      	cmp	r0, #0
200063f0:	f47f a812 	bne.w	20005418 <_svfprintf_r+0x29c>
200063f4:	464b      	mov	r3, r9
200063f6:	e43b      	b.n	20005c70 <_svfprintf_r+0xaf4>
200063f8:	9809      	ldr	r0, [sp, #36]	; 0x24
200063fa:	4659      	mov	r1, fp
200063fc:	aa37      	add	r2, sp, #220	; 0xdc
200063fe:	f7fe fe2f 	bl	20005060 <__sprint_r>
20006402:	2800      	cmp	r0, #0
20006404:	f47f a808 	bne.w	20005418 <_svfprintf_r+0x29c>
20006408:	464b      	mov	r3, r9
2000640a:	e5af      	b.n	20005f6c <_svfprintf_r+0xdf0>
2000640c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000640e:	4659      	mov	r1, fp
20006410:	aa37      	add	r2, sp, #220	; 0xdc
20006412:	f7fe fe25 	bl	20005060 <__sprint_r>
20006416:	2800      	cmp	r0, #0
20006418:	f47e affe 	bne.w	20005418 <_svfprintf_r+0x29c>
2000641c:	464c      	mov	r4, r9
2000641e:	e594      	b.n	20005f4a <_svfprintf_r+0xdce>
20006420:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20006424:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006428:	9015      	str	r0, [sp, #84]	; 0x54
2000642a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000642e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006432:	f7ff b859 	b.w	200054e8 <_svfprintf_r+0x36c>
20006436:	980e      	ldr	r0, [sp, #56]	; 0x38
20006438:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000643c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
20006440:	900b      	str	r0, [sp, #44]	; 0x2c
20006442:	f7ff b851 	b.w	200054e8 <_svfprintf_r+0x36c>
20006446:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006448:	2a65      	cmp	r2, #101	; 0x65
2000644a:	bf14      	ite	ne
2000644c:	2300      	movne	r3, #0
2000644e:	2301      	moveq	r3, #1
20006450:	2a45      	cmp	r2, #69	; 0x45
20006452:	bf08      	it	eq
20006454:	f043 0301 	orreq.w	r3, r3, #1
20006458:	2b00      	cmp	r3, #0
2000645a:	d032      	beq.n	200064c2 <_svfprintf_r+0x1346>
2000645c:	f108 0301 	add.w	r3, r8, #1
20006460:	930b      	str	r3, [sp, #44]	; 0x2c
20006462:	2302      	movs	r3, #2
20006464:	e668      	b.n	20006138 <_svfprintf_r+0xfbc>
20006466:	9814      	ldr	r0, [sp, #80]	; 0x50
20006468:	2865      	cmp	r0, #101	; 0x65
2000646a:	dd62      	ble.n	20006532 <_svfprintf_r+0x13b6>
2000646c:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000646e:	2a66      	cmp	r2, #102	; 0x66
20006470:	bf1c      	itt	ne
20006472:	9b42      	ldrne	r3, [sp, #264]	; 0x108
20006474:	930e      	strne	r3, [sp, #56]	; 0x38
20006476:	d06f      	beq.n	20006558 <_svfprintf_r+0x13dc>
20006478:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000647a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
2000647c:	429a      	cmp	r2, r3
2000647e:	dc5b      	bgt.n	20006538 <_svfprintf_r+0x13bc>
20006480:	f01a 0f01 	tst.w	sl, #1
20006484:	f040 8081 	bne.w	2000658a <_svfprintf_r+0x140e>
20006488:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
2000648c:	2167      	movs	r1, #103	; 0x67
2000648e:	900b      	str	r0, [sp, #44]	; 0x2c
20006490:	9114      	str	r1, [sp, #80]	; 0x50
20006492:	e6cf      	b.n	20006234 <_svfprintf_r+0x10b8>
20006494:	9b40      	ldr	r3, [sp, #256]	; 0x100
20006496:	459c      	cmp	ip, r3
20006498:	bf98      	it	ls
2000649a:	469c      	movls	ip, r3
2000649c:	f67f ae89 	bls.w	200061b2 <_svfprintf_r+0x1036>
200064a0:	2230      	movs	r2, #48	; 0x30
200064a2:	f803 2b01 	strb.w	r2, [r3], #1
200064a6:	459c      	cmp	ip, r3
200064a8:	9340      	str	r3, [sp, #256]	; 0x100
200064aa:	d8fa      	bhi.n	200064a2 <_svfprintf_r+0x1326>
200064ac:	e681      	b.n	200061b2 <_svfprintf_r+0x1036>
200064ae:	9809      	ldr	r0, [sp, #36]	; 0x24
200064b0:	4659      	mov	r1, fp
200064b2:	aa37      	add	r2, sp, #220	; 0xdc
200064b4:	f7fe fdd4 	bl	20005060 <__sprint_r>
200064b8:	2800      	cmp	r0, #0
200064ba:	f47e afad 	bne.w	20005418 <_svfprintf_r+0x29c>
200064be:	464b      	mov	r3, r9
200064c0:	e577      	b.n	20005fb2 <_svfprintf_r+0xe36>
200064c2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200064c6:	3302      	adds	r3, #2
200064c8:	e636      	b.n	20006138 <_svfprintf_r+0xfbc>
200064ca:	f246 6c67 	movw	ip, #26215	; 0x6667
200064ce:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
200064d2:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200064d6:	fb8c 2103 	smull	r2, r1, ip, r3
200064da:	17da      	asrs	r2, r3, #31
200064dc:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
200064e0:	eb02 0182 	add.w	r1, r2, r2, lsl #2
200064e4:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
200064e8:	4613      	mov	r3, r2
200064ea:	3130      	adds	r1, #48	; 0x30
200064ec:	2a09      	cmp	r2, #9
200064ee:	f800 1d01 	strb.w	r1, [r0, #-1]!
200064f2:	dcf0      	bgt.n	200064d6 <_svfprintf_r+0x135a>
200064f4:	3330      	adds	r3, #48	; 0x30
200064f6:	1e42      	subs	r2, r0, #1
200064f8:	b2d9      	uxtb	r1, r3
200064fa:	f800 1c01 	strb.w	r1, [r0, #-1]
200064fe:	9b07      	ldr	r3, [sp, #28]
20006500:	4293      	cmp	r3, r2
20006502:	bf98      	it	ls
20006504:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20006508:	f67f ae84 	bls.w	20006214 <_svfprintf_r+0x1098>
2000650c:	4602      	mov	r2, r0
2000650e:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
20006512:	e001      	b.n	20006518 <_svfprintf_r+0x139c>
20006514:	f812 1b01 	ldrb.w	r1, [r2], #1
20006518:	f803 1c01 	strb.w	r1, [r3, #-1]
2000651c:	4619      	mov	r1, r3
2000651e:	9807      	ldr	r0, [sp, #28]
20006520:	3301      	adds	r3, #1
20006522:	4290      	cmp	r0, r2
20006524:	d8f6      	bhi.n	20006514 <_svfprintf_r+0x1398>
20006526:	e675      	b.n	20006214 <_svfprintf_r+0x1098>
20006528:	202d      	movs	r0, #45	; 0x2d
2000652a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
2000652e:	9015      	str	r0, [sp, #84]	; 0x54
20006530:	e5f2      	b.n	20006118 <_svfprintf_r+0xf9c>
20006532:	9942      	ldr	r1, [sp, #264]	; 0x108
20006534:	910e      	str	r1, [sp, #56]	; 0x38
20006536:	e657      	b.n	200061e8 <_svfprintf_r+0x106c>
20006538:	990e      	ldr	r1, [sp, #56]	; 0x38
2000653a:	9818      	ldr	r0, [sp, #96]	; 0x60
2000653c:	2900      	cmp	r1, #0
2000653e:	bfda      	itte	le
20006540:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
20006542:	f1c2 0302 	rsble	r3, r2, #2
20006546:	2301      	movgt	r3, #1
20006548:	181b      	adds	r3, r3, r0
2000654a:	2167      	movs	r1, #103	; 0x67
2000654c:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006550:	930e      	str	r3, [sp, #56]	; 0x38
20006552:	9114      	str	r1, [sp, #80]	; 0x50
20006554:	920b      	str	r2, [sp, #44]	; 0x2c
20006556:	e66d      	b.n	20006234 <_svfprintf_r+0x10b8>
20006558:	9842      	ldr	r0, [sp, #264]	; 0x108
2000655a:	2800      	cmp	r0, #0
2000655c:	900e      	str	r0, [sp, #56]	; 0x38
2000655e:	dd38      	ble.n	200065d2 <_svfprintf_r+0x1456>
20006560:	f1b8 0f00 	cmp.w	r8, #0
20006564:	d107      	bne.n	20006576 <_svfprintf_r+0x13fa>
20006566:	f01a 0f01 	tst.w	sl, #1
2000656a:	bf04      	itt	eq
2000656c:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
20006570:	910b      	streq	r1, [sp, #44]	; 0x2c
20006572:	f43f ae5f 	beq.w	20006234 <_svfprintf_r+0x10b8>
20006576:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006578:	2066      	movs	r0, #102	; 0x66
2000657a:	9014      	str	r0, [sp, #80]	; 0x50
2000657c:	1c53      	adds	r3, r2, #1
2000657e:	4443      	add	r3, r8
20006580:	930e      	str	r3, [sp, #56]	; 0x38
20006582:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006586:	910b      	str	r1, [sp, #44]	; 0x2c
20006588:	e654      	b.n	20006234 <_svfprintf_r+0x10b8>
2000658a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
2000658c:	2367      	movs	r3, #103	; 0x67
2000658e:	9314      	str	r3, [sp, #80]	; 0x50
20006590:	3201      	adds	r2, #1
20006592:	920e      	str	r2, [sp, #56]	; 0x38
20006594:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20006598:	900b      	str	r0, [sp, #44]	; 0x2c
2000659a:	e64b      	b.n	20006234 <_svfprintf_r+0x10b8>
2000659c:	222d      	movs	r2, #45	; 0x2d
2000659e:	425b      	negs	r3, r3
200065a0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
200065a4:	e62c      	b.n	20006200 <_svfprintf_r+0x1084>
200065a6:	990a      	ldr	r1, [sp, #40]	; 0x28
200065a8:	781a      	ldrb	r2, [r3, #0]
200065aa:	f8d1 8000 	ldr.w	r8, [r1]
200065ae:	3104      	adds	r1, #4
200065b0:	910a      	str	r1, [sp, #40]	; 0x28
200065b2:	f1b8 0f00 	cmp.w	r8, #0
200065b6:	bfb8      	it	lt
200065b8:	f04f 38ff 	movlt.w	r8, #4294967295
200065bc:	f7fe be47 	b.w	2000524e <_svfprintf_r+0xd2>
200065c0:	f01a 0f01 	tst.w	sl, #1
200065c4:	bf04      	itt	eq
200065c6:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
200065ca:	930b      	streq	r3, [sp, #44]	; 0x2c
200065cc:	f43f ae32 	beq.w	20006234 <_svfprintf_r+0x10b8>
200065d0:	e62a      	b.n	20006228 <_svfprintf_r+0x10ac>
200065d2:	f1b8 0f00 	cmp.w	r8, #0
200065d6:	d10e      	bne.n	200065f6 <_svfprintf_r+0x147a>
200065d8:	f01a 0f01 	tst.w	sl, #1
200065dc:	d10b      	bne.n	200065f6 <_svfprintf_r+0x147a>
200065de:	2201      	movs	r2, #1
200065e0:	920b      	str	r2, [sp, #44]	; 0x2c
200065e2:	920e      	str	r2, [sp, #56]	; 0x38
200065e4:	e626      	b.n	20006234 <_svfprintf_r+0x10b8>
200065e6:	9809      	ldr	r0, [sp, #36]	; 0x24
200065e8:	230c      	movs	r3, #12
200065ea:	f04f 31ff 	mov.w	r1, #4294967295
200065ee:	910d      	str	r1, [sp, #52]	; 0x34
200065f0:	6003      	str	r3, [r0, #0]
200065f2:	f7fe bf1a 	b.w	2000542a <_svfprintf_r+0x2ae>
200065f6:	f108 0302 	add.w	r3, r8, #2
200065fa:	2066      	movs	r0, #102	; 0x66
200065fc:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006600:	930e      	str	r3, [sp, #56]	; 0x38
20006602:	9014      	str	r0, [sp, #80]	; 0x50
20006604:	910b      	str	r1, [sp, #44]	; 0x2c
20006606:	e615      	b.n	20006234 <_svfprintf_r+0x10b8>

20006608 <__sprint_r>:
20006608:	6893      	ldr	r3, [r2, #8]
2000660a:	b510      	push	{r4, lr}
2000660c:	4614      	mov	r4, r2
2000660e:	b913      	cbnz	r3, 20006616 <__sprint_r+0xe>
20006610:	6053      	str	r3, [r2, #4]
20006612:	4618      	mov	r0, r3
20006614:	bd10      	pop	{r4, pc}
20006616:	f002 ffcb 	bl	200095b0 <__sfvwrite_r>
2000661a:	2300      	movs	r3, #0
2000661c:	6063      	str	r3, [r4, #4]
2000661e:	60a3      	str	r3, [r4, #8]
20006620:	bd10      	pop	{r4, pc}
20006622:	bf00      	nop

20006624 <_vfprintf_r>:
20006624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006628:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
2000662c:	b083      	sub	sp, #12
2000662e:	460e      	mov	r6, r1
20006630:	4615      	mov	r5, r2
20006632:	469a      	mov	sl, r3
20006634:	4681      	mov	r9, r0
20006636:	f003 f9ab 	bl	20009990 <_localeconv_r>
2000663a:	6800      	ldr	r0, [r0, #0]
2000663c:	901d      	str	r0, [sp, #116]	; 0x74
2000663e:	f1b9 0f00 	cmp.w	r9, #0
20006642:	d004      	beq.n	2000664e <_vfprintf_r+0x2a>
20006644:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006648:	2b00      	cmp	r3, #0
2000664a:	f000 815a 	beq.w	20006902 <_vfprintf_r+0x2de>
2000664e:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
20006652:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006656:	429e      	cmp	r6, r3
20006658:	bf08      	it	eq
2000665a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000665e:	d010      	beq.n	20006682 <_vfprintf_r+0x5e>
20006660:	f24c 1308 	movw	r3, #49416	; 0xc108
20006664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006668:	429e      	cmp	r6, r3
2000666a:	bf08      	it	eq
2000666c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20006670:	d007      	beq.n	20006682 <_vfprintf_r+0x5e>
20006672:	f24c 1328 	movw	r3, #49448	; 0xc128
20006676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000667a:	429e      	cmp	r6, r3
2000667c:	bf08      	it	eq
2000667e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20006682:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20006686:	fa1f f38c 	uxth.w	r3, ip
2000668a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000668e:	d109      	bne.n	200066a4 <_vfprintf_r+0x80>
20006690:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20006694:	6e72      	ldr	r2, [r6, #100]	; 0x64
20006696:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000669a:	fa1f f38c 	uxth.w	r3, ip
2000669e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
200066a2:	6672      	str	r2, [r6, #100]	; 0x64
200066a4:	f013 0f08 	tst.w	r3, #8
200066a8:	f001 8301 	beq.w	20007cae <_vfprintf_r+0x168a>
200066ac:	6932      	ldr	r2, [r6, #16]
200066ae:	2a00      	cmp	r2, #0
200066b0:	f001 82fd 	beq.w	20007cae <_vfprintf_r+0x168a>
200066b4:	f003 031a 	and.w	r3, r3, #26
200066b8:	2b0a      	cmp	r3, #10
200066ba:	f000 80e0 	beq.w	2000687e <_vfprintf_r+0x25a>
200066be:	2200      	movs	r2, #0
200066c0:	9212      	str	r2, [sp, #72]	; 0x48
200066c2:	921a      	str	r2, [sp, #104]	; 0x68
200066c4:	2300      	movs	r3, #0
200066c6:	921c      	str	r2, [sp, #112]	; 0x70
200066c8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200066cc:	9211      	str	r2, [sp, #68]	; 0x44
200066ce:	3404      	adds	r4, #4
200066d0:	9219      	str	r2, [sp, #100]	; 0x64
200066d2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200066d6:	931b      	str	r3, [sp, #108]	; 0x6c
200066d8:	3204      	adds	r2, #4
200066da:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200066de:	3228      	adds	r2, #40	; 0x28
200066e0:	3303      	adds	r3, #3
200066e2:	9218      	str	r2, [sp, #96]	; 0x60
200066e4:	9307      	str	r3, [sp, #28]
200066e6:	2300      	movs	r3, #0
200066e8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200066ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200066f0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200066f4:	782b      	ldrb	r3, [r5, #0]
200066f6:	1e1a      	subs	r2, r3, #0
200066f8:	bf18      	it	ne
200066fa:	2201      	movne	r2, #1
200066fc:	2b25      	cmp	r3, #37	; 0x25
200066fe:	bf0c      	ite	eq
20006700:	2200      	moveq	r2, #0
20006702:	f002 0201 	andne.w	r2, r2, #1
20006706:	b332      	cbz	r2, 20006756 <_vfprintf_r+0x132>
20006708:	462f      	mov	r7, r5
2000670a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
2000670e:	1e1a      	subs	r2, r3, #0
20006710:	bf18      	it	ne
20006712:	2201      	movne	r2, #1
20006714:	2b25      	cmp	r3, #37	; 0x25
20006716:	bf0c      	ite	eq
20006718:	2200      	moveq	r2, #0
2000671a:	f002 0201 	andne.w	r2, r2, #1
2000671e:	2a00      	cmp	r2, #0
20006720:	d1f3      	bne.n	2000670a <_vfprintf_r+0xe6>
20006722:	ebb7 0805 	subs.w	r8, r7, r5
20006726:	bf08      	it	eq
20006728:	463d      	moveq	r5, r7
2000672a:	d014      	beq.n	20006756 <_vfprintf_r+0x132>
2000672c:	f8c4 8004 	str.w	r8, [r4, #4]
20006730:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006734:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006738:	3301      	adds	r3, #1
2000673a:	6025      	str	r5, [r4, #0]
2000673c:	2b07      	cmp	r3, #7
2000673e:	4442      	add	r2, r8
20006740:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006744:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006748:	dc78      	bgt.n	2000683c <_vfprintf_r+0x218>
2000674a:	3408      	adds	r4, #8
2000674c:	9811      	ldr	r0, [sp, #68]	; 0x44
2000674e:	463d      	mov	r5, r7
20006750:	4440      	add	r0, r8
20006752:	9011      	str	r0, [sp, #68]	; 0x44
20006754:	783b      	ldrb	r3, [r7, #0]
20006756:	2b00      	cmp	r3, #0
20006758:	d07c      	beq.n	20006854 <_vfprintf_r+0x230>
2000675a:	1c6b      	adds	r3, r5, #1
2000675c:	f04f 37ff 	mov.w	r7, #4294967295
20006760:	202b      	movs	r0, #43	; 0x2b
20006762:	f04f 0c20 	mov.w	ip, #32
20006766:	2100      	movs	r1, #0
20006768:	f04f 0200 	mov.w	r2, #0
2000676c:	910f      	str	r1, [sp, #60]	; 0x3c
2000676e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006772:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20006776:	786a      	ldrb	r2, [r5, #1]
20006778:	910a      	str	r1, [sp, #40]	; 0x28
2000677a:	1c5d      	adds	r5, r3, #1
2000677c:	f1a2 0320 	sub.w	r3, r2, #32
20006780:	2b58      	cmp	r3, #88	; 0x58
20006782:	f200 8286 	bhi.w	20006c92 <_vfprintf_r+0x66e>
20006786:	e8df f013 	tbh	[pc, r3, lsl #1]
2000678a:	0298      	.short	0x0298
2000678c:	02840284 	.word	0x02840284
20006790:	028402a4 	.word	0x028402a4
20006794:	02840284 	.word	0x02840284
20006798:	02840284 	.word	0x02840284
2000679c:	02ad0284 	.word	0x02ad0284
200067a0:	028402ba 	.word	0x028402ba
200067a4:	02ca02c1 	.word	0x02ca02c1
200067a8:	02e70284 	.word	0x02e70284
200067ac:	02f002f0 	.word	0x02f002f0
200067b0:	02f002f0 	.word	0x02f002f0
200067b4:	02f002f0 	.word	0x02f002f0
200067b8:	02f002f0 	.word	0x02f002f0
200067bc:	028402f0 	.word	0x028402f0
200067c0:	02840284 	.word	0x02840284
200067c4:	02840284 	.word	0x02840284
200067c8:	02840284 	.word	0x02840284
200067cc:	02840284 	.word	0x02840284
200067d0:	03040284 	.word	0x03040284
200067d4:	02840326 	.word	0x02840326
200067d8:	02840326 	.word	0x02840326
200067dc:	02840284 	.word	0x02840284
200067e0:	036a0284 	.word	0x036a0284
200067e4:	02840284 	.word	0x02840284
200067e8:	02840481 	.word	0x02840481
200067ec:	02840284 	.word	0x02840284
200067f0:	02840284 	.word	0x02840284
200067f4:	02840414 	.word	0x02840414
200067f8:	042f0284 	.word	0x042f0284
200067fc:	02840284 	.word	0x02840284
20006800:	02840284 	.word	0x02840284
20006804:	02840284 	.word	0x02840284
20006808:	02840284 	.word	0x02840284
2000680c:	02840284 	.word	0x02840284
20006810:	0465044f 	.word	0x0465044f
20006814:	03260326 	.word	0x03260326
20006818:	03730326 	.word	0x03730326
2000681c:	02840465 	.word	0x02840465
20006820:	03790284 	.word	0x03790284
20006824:	03850284 	.word	0x03850284
20006828:	03ad0396 	.word	0x03ad0396
2000682c:	0284040a 	.word	0x0284040a
20006830:	028403cc 	.word	0x028403cc
20006834:	028403f4 	.word	0x028403f4
20006838:	00c00284 	.word	0x00c00284
2000683c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006840:	4648      	mov	r0, r9
20006842:	4631      	mov	r1, r6
20006844:	320c      	adds	r2, #12
20006846:	f7ff fedf 	bl	20006608 <__sprint_r>
2000684a:	b958      	cbnz	r0, 20006864 <_vfprintf_r+0x240>
2000684c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006850:	3404      	adds	r4, #4
20006852:	e77b      	b.n	2000674c <_vfprintf_r+0x128>
20006854:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006858:	2b00      	cmp	r3, #0
2000685a:	f041 8192 	bne.w	20007b82 <_vfprintf_r+0x155e>
2000685e:	2300      	movs	r3, #0
20006860:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006864:	89b3      	ldrh	r3, [r6, #12]
20006866:	f013 0f40 	tst.w	r3, #64	; 0x40
2000686a:	d002      	beq.n	20006872 <_vfprintf_r+0x24e>
2000686c:	f04f 30ff 	mov.w	r0, #4294967295
20006870:	9011      	str	r0, [sp, #68]	; 0x44
20006872:	9811      	ldr	r0, [sp, #68]	; 0x44
20006874:	b05f      	add	sp, #380	; 0x17c
20006876:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000687a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000687e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20006882:	2b00      	cmp	r3, #0
20006884:	f6ff af1b 	blt.w	200066be <_vfprintf_r+0x9a>
20006888:	6a37      	ldr	r7, [r6, #32]
2000688a:	f02c 0c02 	bic.w	ip, ip, #2
2000688e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20006892:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20006896:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000689a:	340c      	adds	r4, #12
2000689c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200068a0:	462a      	mov	r2, r5
200068a2:	4653      	mov	r3, sl
200068a4:	4648      	mov	r0, r9
200068a6:	4621      	mov	r1, r4
200068a8:	ad1f      	add	r5, sp, #124	; 0x7c
200068aa:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200068ae:	2700      	movs	r7, #0
200068b0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200068b4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200068b8:	f44f 6580 	mov.w	r5, #1024	; 0x400
200068bc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200068c0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200068c4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200068c8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200068cc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200068d0:	f7ff fea8 	bl	20006624 <_vfprintf_r>
200068d4:	2800      	cmp	r0, #0
200068d6:	9011      	str	r0, [sp, #68]	; 0x44
200068d8:	db09      	blt.n	200068ee <_vfprintf_r+0x2ca>
200068da:	4621      	mov	r1, r4
200068dc:	4648      	mov	r0, r9
200068de:	f002 fb93 	bl	20009008 <_fflush_r>
200068e2:	9911      	ldr	r1, [sp, #68]	; 0x44
200068e4:	42b8      	cmp	r0, r7
200068e6:	bf18      	it	ne
200068e8:	f04f 31ff 	movne.w	r1, #4294967295
200068ec:	9111      	str	r1, [sp, #68]	; 0x44
200068ee:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200068f2:	f013 0f40 	tst.w	r3, #64	; 0x40
200068f6:	d0bc      	beq.n	20006872 <_vfprintf_r+0x24e>
200068f8:	89b3      	ldrh	r3, [r6, #12]
200068fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200068fe:	81b3      	strh	r3, [r6, #12]
20006900:	e7b7      	b.n	20006872 <_vfprintf_r+0x24e>
20006902:	4648      	mov	r0, r9
20006904:	f002 fcf0 	bl	200092e8 <__sinit>
20006908:	e6a1      	b.n	2000664e <_vfprintf_r+0x2a>
2000690a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000690c:	f24c 0c98 	movw	ip, #49304	; 0xc098
20006910:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006914:	9216      	str	r2, [sp, #88]	; 0x58
20006916:	f010 0f20 	tst.w	r0, #32
2000691a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000691e:	f000 836e 	beq.w	20006ffe <_vfprintf_r+0x9da>
20006922:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006924:	1dcb      	adds	r3, r1, #7
20006926:	f023 0307 	bic.w	r3, r3, #7
2000692a:	f103 0208 	add.w	r2, r3, #8
2000692e:	920b      	str	r2, [sp, #44]	; 0x2c
20006930:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006934:	ea5a 020b 	orrs.w	r2, sl, fp
20006938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000693a:	bf0c      	ite	eq
2000693c:	2200      	moveq	r2, #0
2000693e:	2201      	movne	r2, #1
20006940:	4213      	tst	r3, r2
20006942:	f040 866b 	bne.w	2000761c <_vfprintf_r+0xff8>
20006946:	2302      	movs	r3, #2
20006948:	f04f 0100 	mov.w	r1, #0
2000694c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20006950:	2f00      	cmp	r7, #0
20006952:	bfa2      	ittt	ge
20006954:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20006958:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000695c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20006960:	2f00      	cmp	r7, #0
20006962:	bf18      	it	ne
20006964:	f042 0201 	orrne.w	r2, r2, #1
20006968:	2a00      	cmp	r2, #0
2000696a:	f000 841e 	beq.w	200071aa <_vfprintf_r+0xb86>
2000696e:	2b01      	cmp	r3, #1
20006970:	f000 85de 	beq.w	20007530 <_vfprintf_r+0xf0c>
20006974:	2b02      	cmp	r3, #2
20006976:	f000 85c1 	beq.w	200074fc <_vfprintf_r+0xed8>
2000697a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000697c:	9113      	str	r1, [sp, #76]	; 0x4c
2000697e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20006982:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20006986:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000698a:	f00a 0007 	and.w	r0, sl, #7
2000698e:	46e3      	mov	fp, ip
20006990:	46c2      	mov	sl, r8
20006992:	3030      	adds	r0, #48	; 0x30
20006994:	ea5a 020b 	orrs.w	r2, sl, fp
20006998:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000699c:	d1ef      	bne.n	2000697e <_vfprintf_r+0x35a>
2000699e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200069a2:	9113      	str	r1, [sp, #76]	; 0x4c
200069a4:	f01c 0f01 	tst.w	ip, #1
200069a8:	f040 868c 	bne.w	200076c4 <_vfprintf_r+0x10a0>
200069ac:	9818      	ldr	r0, [sp, #96]	; 0x60
200069ae:	1a40      	subs	r0, r0, r1
200069b0:	9010      	str	r0, [sp, #64]	; 0x40
200069b2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200069b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200069b8:	9717      	str	r7, [sp, #92]	; 0x5c
200069ba:	42ba      	cmp	r2, r7
200069bc:	bfb8      	it	lt
200069be:	463a      	movlt	r2, r7
200069c0:	920c      	str	r2, [sp, #48]	; 0x30
200069c2:	b113      	cbz	r3, 200069ca <_vfprintf_r+0x3a6>
200069c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200069c6:	3201      	adds	r2, #1
200069c8:	920c      	str	r2, [sp, #48]	; 0x30
200069ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200069cc:	980a      	ldr	r0, [sp, #40]	; 0x28
200069ce:	f013 0302 	ands.w	r3, r3, #2
200069d2:	9315      	str	r3, [sp, #84]	; 0x54
200069d4:	bf1e      	ittt	ne
200069d6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200069da:	f10c 0c02 	addne.w	ip, ip, #2
200069de:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200069e2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200069e6:	9014      	str	r0, [sp, #80]	; 0x50
200069e8:	d14d      	bne.n	20006a86 <_vfprintf_r+0x462>
200069ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
200069ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200069ee:	1a8f      	subs	r7, r1, r2
200069f0:	2f00      	cmp	r7, #0
200069f2:	dd48      	ble.n	20006a86 <_vfprintf_r+0x462>
200069f4:	2f10      	cmp	r7, #16
200069f6:	f24c 08b8 	movw	r8, #49336	; 0xc0b8
200069fa:	bfd8      	it	le
200069fc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006a00:	dd30      	ble.n	20006a64 <_vfprintf_r+0x440>
20006a02:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006a06:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006a0a:	4643      	mov	r3, r8
20006a0c:	f04f 0a10 	mov.w	sl, #16
20006a10:	46a8      	mov	r8, r5
20006a12:	f10b 0b0c 	add.w	fp, fp, #12
20006a16:	461d      	mov	r5, r3
20006a18:	e002      	b.n	20006a20 <_vfprintf_r+0x3fc>
20006a1a:	3f10      	subs	r7, #16
20006a1c:	2f10      	cmp	r7, #16
20006a1e:	dd1e      	ble.n	20006a5e <_vfprintf_r+0x43a>
20006a20:	f8c4 a004 	str.w	sl, [r4, #4]
20006a24:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a28:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006a2c:	3301      	adds	r3, #1
20006a2e:	6025      	str	r5, [r4, #0]
20006a30:	3210      	adds	r2, #16
20006a32:	2b07      	cmp	r3, #7
20006a34:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006a38:	f104 0408 	add.w	r4, r4, #8
20006a3c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006a40:	ddeb      	ble.n	20006a1a <_vfprintf_r+0x3f6>
20006a42:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006a46:	4648      	mov	r0, r9
20006a48:	4631      	mov	r1, r6
20006a4a:	465a      	mov	r2, fp
20006a4c:	3404      	adds	r4, #4
20006a4e:	f7ff fddb 	bl	20006608 <__sprint_r>
20006a52:	2800      	cmp	r0, #0
20006a54:	f47f af06 	bne.w	20006864 <_vfprintf_r+0x240>
20006a58:	3f10      	subs	r7, #16
20006a5a:	2f10      	cmp	r7, #16
20006a5c:	dce0      	bgt.n	20006a20 <_vfprintf_r+0x3fc>
20006a5e:	462b      	mov	r3, r5
20006a60:	4645      	mov	r5, r8
20006a62:	4698      	mov	r8, r3
20006a64:	6067      	str	r7, [r4, #4]
20006a66:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a6a:	f8c4 8000 	str.w	r8, [r4]
20006a6e:	1c5a      	adds	r2, r3, #1
20006a70:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006a74:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006a78:	19db      	adds	r3, r3, r7
20006a7a:	2a07      	cmp	r2, #7
20006a7c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006a80:	f300 858a 	bgt.w	20007598 <_vfprintf_r+0xf74>
20006a84:	3408      	adds	r4, #8
20006a86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006a8a:	b19b      	cbz	r3, 20006ab4 <_vfprintf_r+0x490>
20006a8c:	2301      	movs	r3, #1
20006a8e:	6063      	str	r3, [r4, #4]
20006a90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a94:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006a98:	3207      	adds	r2, #7
20006a9a:	6022      	str	r2, [r4, #0]
20006a9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006aa0:	3301      	adds	r3, #1
20006aa2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006aa6:	3201      	adds	r2, #1
20006aa8:	2b07      	cmp	r3, #7
20006aaa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006aae:	f300 84b6 	bgt.w	2000741e <_vfprintf_r+0xdfa>
20006ab2:	3408      	adds	r4, #8
20006ab4:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006ab6:	b19b      	cbz	r3, 20006ae0 <_vfprintf_r+0x4bc>
20006ab8:	2302      	movs	r3, #2
20006aba:	6063      	str	r3, [r4, #4]
20006abc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006ac0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006ac4:	3204      	adds	r2, #4
20006ac6:	6022      	str	r2, [r4, #0]
20006ac8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006acc:	3301      	adds	r3, #1
20006ace:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006ad2:	3202      	adds	r2, #2
20006ad4:	2b07      	cmp	r3, #7
20006ad6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006ada:	f300 84af 	bgt.w	2000743c <_vfprintf_r+0xe18>
20006ade:	3408      	adds	r4, #8
20006ae0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20006ae4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20006ae8:	f000 8376 	beq.w	200071d8 <_vfprintf_r+0xbb4>
20006aec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006aee:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006af0:	1a9f      	subs	r7, r3, r2
20006af2:	2f00      	cmp	r7, #0
20006af4:	dd43      	ble.n	20006b7e <_vfprintf_r+0x55a>
20006af6:	2f10      	cmp	r7, #16
20006af8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20007688 <_vfprintf_r+0x1064>
20006afc:	dd2e      	ble.n	20006b5c <_vfprintf_r+0x538>
20006afe:	4643      	mov	r3, r8
20006b00:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006b04:	46a8      	mov	r8, r5
20006b06:	f04f 0a10 	mov.w	sl, #16
20006b0a:	f10b 0b0c 	add.w	fp, fp, #12
20006b0e:	461d      	mov	r5, r3
20006b10:	e002      	b.n	20006b18 <_vfprintf_r+0x4f4>
20006b12:	3f10      	subs	r7, #16
20006b14:	2f10      	cmp	r7, #16
20006b16:	dd1e      	ble.n	20006b56 <_vfprintf_r+0x532>
20006b18:	f8c4 a004 	str.w	sl, [r4, #4]
20006b1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006b20:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006b24:	3301      	adds	r3, #1
20006b26:	6025      	str	r5, [r4, #0]
20006b28:	3210      	adds	r2, #16
20006b2a:	2b07      	cmp	r3, #7
20006b2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006b30:	f104 0408 	add.w	r4, r4, #8
20006b34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006b38:	ddeb      	ble.n	20006b12 <_vfprintf_r+0x4ee>
20006b3a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006b3e:	4648      	mov	r0, r9
20006b40:	4631      	mov	r1, r6
20006b42:	465a      	mov	r2, fp
20006b44:	3404      	adds	r4, #4
20006b46:	f7ff fd5f 	bl	20006608 <__sprint_r>
20006b4a:	2800      	cmp	r0, #0
20006b4c:	f47f ae8a 	bne.w	20006864 <_vfprintf_r+0x240>
20006b50:	3f10      	subs	r7, #16
20006b52:	2f10      	cmp	r7, #16
20006b54:	dce0      	bgt.n	20006b18 <_vfprintf_r+0x4f4>
20006b56:	462b      	mov	r3, r5
20006b58:	4645      	mov	r5, r8
20006b5a:	4698      	mov	r8, r3
20006b5c:	6067      	str	r7, [r4, #4]
20006b5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006b62:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006b66:	3301      	adds	r3, #1
20006b68:	f8c4 8000 	str.w	r8, [r4]
20006b6c:	19d2      	adds	r2, r2, r7
20006b6e:	2b07      	cmp	r3, #7
20006b70:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006b74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006b78:	f300 8442 	bgt.w	20007400 <_vfprintf_r+0xddc>
20006b7c:	3408      	adds	r4, #8
20006b7e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006b82:	f41c 7f80 	tst.w	ip, #256	; 0x100
20006b86:	f040 829d 	bne.w	200070c4 <_vfprintf_r+0xaa0>
20006b8a:	9810      	ldr	r0, [sp, #64]	; 0x40
20006b8c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20006b8e:	6060      	str	r0, [r4, #4]
20006b90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006b94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006b98:	3301      	adds	r3, #1
20006b9a:	6021      	str	r1, [r4, #0]
20006b9c:	1812      	adds	r2, r2, r0
20006b9e:	2b07      	cmp	r3, #7
20006ba0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006ba4:	bfd8      	it	le
20006ba6:	f104 0308 	addle.w	r3, r4, #8
20006baa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006bae:	f300 839b 	bgt.w	200072e8 <_vfprintf_r+0xcc4>
20006bb2:	990a      	ldr	r1, [sp, #40]	; 0x28
20006bb4:	f011 0f04 	tst.w	r1, #4
20006bb8:	d055      	beq.n	20006c66 <_vfprintf_r+0x642>
20006bba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006bbc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20006bc0:	ebcc 0702 	rsb	r7, ip, r2
20006bc4:	2f00      	cmp	r7, #0
20006bc6:	dd4e      	ble.n	20006c66 <_vfprintf_r+0x642>
20006bc8:	2f10      	cmp	r7, #16
20006bca:	f24c 08b8 	movw	r8, #49336	; 0xc0b8
20006bce:	bfd8      	it	le
20006bd0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006bd4:	dd2e      	ble.n	20006c34 <_vfprintf_r+0x610>
20006bd6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006bda:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20006bde:	4642      	mov	r2, r8
20006be0:	2410      	movs	r4, #16
20006be2:	46a8      	mov	r8, r5
20006be4:	f10a 0a0c 	add.w	sl, sl, #12
20006be8:	4615      	mov	r5, r2
20006bea:	e002      	b.n	20006bf2 <_vfprintf_r+0x5ce>
20006bec:	3f10      	subs	r7, #16
20006bee:	2f10      	cmp	r7, #16
20006bf0:	dd1d      	ble.n	20006c2e <_vfprintf_r+0x60a>
20006bf2:	605c      	str	r4, [r3, #4]
20006bf4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006bf8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006bfc:	3201      	adds	r2, #1
20006bfe:	601d      	str	r5, [r3, #0]
20006c00:	3110      	adds	r1, #16
20006c02:	2a07      	cmp	r2, #7
20006c04:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006c08:	f103 0308 	add.w	r3, r3, #8
20006c0c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006c10:	ddec      	ble.n	20006bec <_vfprintf_r+0x5c8>
20006c12:	4648      	mov	r0, r9
20006c14:	4631      	mov	r1, r6
20006c16:	4652      	mov	r2, sl
20006c18:	f7ff fcf6 	bl	20006608 <__sprint_r>
20006c1c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006c20:	3304      	adds	r3, #4
20006c22:	2800      	cmp	r0, #0
20006c24:	f47f ae1e 	bne.w	20006864 <_vfprintf_r+0x240>
20006c28:	3f10      	subs	r7, #16
20006c2a:	2f10      	cmp	r7, #16
20006c2c:	dce1      	bgt.n	20006bf2 <_vfprintf_r+0x5ce>
20006c2e:	462a      	mov	r2, r5
20006c30:	4645      	mov	r5, r8
20006c32:	4690      	mov	r8, r2
20006c34:	605f      	str	r7, [r3, #4]
20006c36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006c3a:	f8c3 8000 	str.w	r8, [r3]
20006c3e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006c42:	3201      	adds	r2, #1
20006c44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006c48:	18fb      	adds	r3, r7, r3
20006c4a:	2a07      	cmp	r2, #7
20006c4c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006c50:	dd0b      	ble.n	20006c6a <_vfprintf_r+0x646>
20006c52:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006c56:	4648      	mov	r0, r9
20006c58:	4631      	mov	r1, r6
20006c5a:	320c      	adds	r2, #12
20006c5c:	f7ff fcd4 	bl	20006608 <__sprint_r>
20006c60:	2800      	cmp	r0, #0
20006c62:	f47f adff 	bne.w	20006864 <_vfprintf_r+0x240>
20006c66:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006c6a:	9811      	ldr	r0, [sp, #68]	; 0x44
20006c6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006c6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006c70:	428a      	cmp	r2, r1
20006c72:	bfac      	ite	ge
20006c74:	1880      	addge	r0, r0, r2
20006c76:	1840      	addlt	r0, r0, r1
20006c78:	9011      	str	r0, [sp, #68]	; 0x44
20006c7a:	2b00      	cmp	r3, #0
20006c7c:	f040 8342 	bne.w	20007304 <_vfprintf_r+0xce0>
20006c80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006c84:	2300      	movs	r3, #0
20006c86:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20006c8a:	3404      	adds	r4, #4
20006c8c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006c90:	e530      	b.n	200066f4 <_vfprintf_r+0xd0>
20006c92:	9216      	str	r2, [sp, #88]	; 0x58
20006c94:	2a00      	cmp	r2, #0
20006c96:	f43f addd 	beq.w	20006854 <_vfprintf_r+0x230>
20006c9a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20006c9e:	2301      	movs	r3, #1
20006ca0:	f04f 0c00 	mov.w	ip, #0
20006ca4:	3004      	adds	r0, #4
20006ca6:	930c      	str	r3, [sp, #48]	; 0x30
20006ca8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20006cac:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006cb0:	9013      	str	r0, [sp, #76]	; 0x4c
20006cb2:	9310      	str	r3, [sp, #64]	; 0x40
20006cb4:	2100      	movs	r1, #0
20006cb6:	9117      	str	r1, [sp, #92]	; 0x5c
20006cb8:	e687      	b.n	200069ca <_vfprintf_r+0x3a6>
20006cba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006cbe:	2b00      	cmp	r3, #0
20006cc0:	f040 852b 	bne.w	2000771a <_vfprintf_r+0x10f6>
20006cc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006cc6:	462b      	mov	r3, r5
20006cc8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006ccc:	782a      	ldrb	r2, [r5, #0]
20006cce:	910b      	str	r1, [sp, #44]	; 0x2c
20006cd0:	e553      	b.n	2000677a <_vfprintf_r+0x156>
20006cd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006cd6:	f043 0301 	orr.w	r3, r3, #1
20006cda:	930a      	str	r3, [sp, #40]	; 0x28
20006cdc:	462b      	mov	r3, r5
20006cde:	782a      	ldrb	r2, [r5, #0]
20006ce0:	910b      	str	r1, [sp, #44]	; 0x2c
20006ce2:	e54a      	b.n	2000677a <_vfprintf_r+0x156>
20006ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006ce6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006ce8:	6809      	ldr	r1, [r1, #0]
20006cea:	910f      	str	r1, [sp, #60]	; 0x3c
20006cec:	1d11      	adds	r1, r2, #4
20006cee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006cf0:	2b00      	cmp	r3, #0
20006cf2:	f2c0 8780 	blt.w	20007bf6 <_vfprintf_r+0x15d2>
20006cf6:	782a      	ldrb	r2, [r5, #0]
20006cf8:	462b      	mov	r3, r5
20006cfa:	910b      	str	r1, [sp, #44]	; 0x2c
20006cfc:	e53d      	b.n	2000677a <_vfprintf_r+0x156>
20006cfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d00:	462b      	mov	r3, r5
20006d02:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20006d06:	782a      	ldrb	r2, [r5, #0]
20006d08:	910b      	str	r1, [sp, #44]	; 0x2c
20006d0a:	e536      	b.n	2000677a <_vfprintf_r+0x156>
20006d0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006d10:	f043 0304 	orr.w	r3, r3, #4
20006d14:	930a      	str	r3, [sp, #40]	; 0x28
20006d16:	462b      	mov	r3, r5
20006d18:	782a      	ldrb	r2, [r5, #0]
20006d1a:	910b      	str	r1, [sp, #44]	; 0x2c
20006d1c:	e52d      	b.n	2000677a <_vfprintf_r+0x156>
20006d1e:	462b      	mov	r3, r5
20006d20:	f813 2b01 	ldrb.w	r2, [r3], #1
20006d24:	2a2a      	cmp	r2, #42	; 0x2a
20006d26:	f001 80cd 	beq.w	20007ec4 <_vfprintf_r+0x18a0>
20006d2a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006d2e:	2909      	cmp	r1, #9
20006d30:	f201 8037 	bhi.w	20007da2 <_vfprintf_r+0x177e>
20006d34:	3502      	adds	r5, #2
20006d36:	2700      	movs	r7, #0
20006d38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006d3c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20006d40:	462b      	mov	r3, r5
20006d42:	3501      	adds	r5, #1
20006d44:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20006d48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006d4c:	2909      	cmp	r1, #9
20006d4e:	d9f3      	bls.n	20006d38 <_vfprintf_r+0x714>
20006d50:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20006d54:	461d      	mov	r5, r3
20006d56:	e511      	b.n	2000677c <_vfprintf_r+0x158>
20006d58:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d5a:	462b      	mov	r3, r5
20006d5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006d5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006d62:	920a      	str	r2, [sp, #40]	; 0x28
20006d64:	782a      	ldrb	r2, [r5, #0]
20006d66:	910b      	str	r1, [sp, #44]	; 0x2c
20006d68:	e507      	b.n	2000677a <_vfprintf_r+0x156>
20006d6a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006d6e:	f04f 0800 	mov.w	r8, #0
20006d72:	462b      	mov	r3, r5
20006d74:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20006d78:	f813 2b01 	ldrb.w	r2, [r3], #1
20006d7c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20006d80:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006d84:	461d      	mov	r5, r3
20006d86:	2909      	cmp	r1, #9
20006d88:	d9f3      	bls.n	20006d72 <_vfprintf_r+0x74e>
20006d8a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20006d8e:	461d      	mov	r5, r3
20006d90:	e4f4      	b.n	2000677c <_vfprintf_r+0x158>
20006d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006d94:	9216      	str	r2, [sp, #88]	; 0x58
20006d96:	f043 0310 	orr.w	r3, r3, #16
20006d9a:	930a      	str	r3, [sp, #40]	; 0x28
20006d9c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006da0:	f01c 0f20 	tst.w	ip, #32
20006da4:	f000 815d 	beq.w	20007062 <_vfprintf_r+0xa3e>
20006da8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006daa:	1dc3      	adds	r3, r0, #7
20006dac:	f023 0307 	bic.w	r3, r3, #7
20006db0:	f103 0108 	add.w	r1, r3, #8
20006db4:	910b      	str	r1, [sp, #44]	; 0x2c
20006db6:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006dba:	f1ba 0f00 	cmp.w	sl, #0
20006dbe:	f17b 0200 	sbcs.w	r2, fp, #0
20006dc2:	f2c0 849b 	blt.w	200076fc <_vfprintf_r+0x10d8>
20006dc6:	ea5a 030b 	orrs.w	r3, sl, fp
20006dca:	f04f 0301 	mov.w	r3, #1
20006dce:	bf0c      	ite	eq
20006dd0:	2200      	moveq	r2, #0
20006dd2:	2201      	movne	r2, #1
20006dd4:	e5bc      	b.n	20006950 <_vfprintf_r+0x32c>
20006dd6:	980a      	ldr	r0, [sp, #40]	; 0x28
20006dd8:	9216      	str	r2, [sp, #88]	; 0x58
20006dda:	f010 0f08 	tst.w	r0, #8
20006dde:	f000 84ed 	beq.w	200077bc <_vfprintf_r+0x1198>
20006de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006de4:	1dcb      	adds	r3, r1, #7
20006de6:	f023 0307 	bic.w	r3, r3, #7
20006dea:	f103 0208 	add.w	r2, r3, #8
20006dee:	920b      	str	r2, [sp, #44]	; 0x2c
20006df0:	f8d3 8004 	ldr.w	r8, [r3, #4]
20006df4:	f8d3 a000 	ldr.w	sl, [r3]
20006df8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20006dfc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20006e00:	4650      	mov	r0, sl
20006e02:	4641      	mov	r1, r8
20006e04:	f003 fe1e 	bl	2000aa44 <__isinfd>
20006e08:	4683      	mov	fp, r0
20006e0a:	2800      	cmp	r0, #0
20006e0c:	f000 8599 	beq.w	20007942 <_vfprintf_r+0x131e>
20006e10:	4650      	mov	r0, sl
20006e12:	2200      	movs	r2, #0
20006e14:	2300      	movs	r3, #0
20006e16:	4641      	mov	r1, r8
20006e18:	f004 fa84 	bl	2000b324 <__aeabi_dcmplt>
20006e1c:	2800      	cmp	r0, #0
20006e1e:	f040 850b 	bne.w	20007838 <_vfprintf_r+0x1214>
20006e22:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006e26:	f24c 018c 	movw	r1, #49292	; 0xc08c
20006e2a:	f24c 0288 	movw	r2, #49288	; 0xc088
20006e2e:	9816      	ldr	r0, [sp, #88]	; 0x58
20006e30:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006e34:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006e38:	f04f 0c03 	mov.w	ip, #3
20006e3c:	2847      	cmp	r0, #71	; 0x47
20006e3e:	bfd8      	it	le
20006e40:	4611      	movle	r1, r2
20006e42:	9113      	str	r1, [sp, #76]	; 0x4c
20006e44:	990a      	ldr	r1, [sp, #40]	; 0x28
20006e46:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006e4a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20006e4e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006e52:	910a      	str	r1, [sp, #40]	; 0x28
20006e54:	f04f 0c00 	mov.w	ip, #0
20006e58:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20006e5c:	e5b1      	b.n	200069c2 <_vfprintf_r+0x39e>
20006e5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006e62:	f043 0308 	orr.w	r3, r3, #8
20006e66:	930a      	str	r3, [sp, #40]	; 0x28
20006e68:	462b      	mov	r3, r5
20006e6a:	782a      	ldrb	r2, [r5, #0]
20006e6c:	910b      	str	r1, [sp, #44]	; 0x2c
20006e6e:	e484      	b.n	2000677a <_vfprintf_r+0x156>
20006e70:	990a      	ldr	r1, [sp, #40]	; 0x28
20006e72:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20006e76:	910a      	str	r1, [sp, #40]	; 0x28
20006e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e7a:	e73c      	b.n	20006cf6 <_vfprintf_r+0x6d2>
20006e7c:	782a      	ldrb	r2, [r5, #0]
20006e7e:	2a6c      	cmp	r2, #108	; 0x6c
20006e80:	f000 8555 	beq.w	2000792e <_vfprintf_r+0x130a>
20006e84:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006e88:	910b      	str	r1, [sp, #44]	; 0x2c
20006e8a:	f043 0310 	orr.w	r3, r3, #16
20006e8e:	930a      	str	r3, [sp, #40]	; 0x28
20006e90:	462b      	mov	r3, r5
20006e92:	e472      	b.n	2000677a <_vfprintf_r+0x156>
20006e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006e96:	f012 0f20 	tst.w	r2, #32
20006e9a:	f000 8482 	beq.w	200077a2 <_vfprintf_r+0x117e>
20006e9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006ea0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006ea2:	6803      	ldr	r3, [r0, #0]
20006ea4:	4610      	mov	r0, r2
20006ea6:	ea4f 71e0 	mov.w	r1, r0, asr #31
20006eaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006eac:	e9c3 0100 	strd	r0, r1, [r3]
20006eb0:	f102 0a04 	add.w	sl, r2, #4
20006eb4:	e41e      	b.n	200066f4 <_vfprintf_r+0xd0>
20006eb6:	9216      	str	r2, [sp, #88]	; 0x58
20006eb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006eba:	f012 0320 	ands.w	r3, r2, #32
20006ebe:	f000 80ef 	beq.w	200070a0 <_vfprintf_r+0xa7c>
20006ec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006ec4:	1dda      	adds	r2, r3, #7
20006ec6:	2300      	movs	r3, #0
20006ec8:	f022 0207 	bic.w	r2, r2, #7
20006ecc:	f102 0c08 	add.w	ip, r2, #8
20006ed0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006ed4:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006ed8:	ea5a 000b 	orrs.w	r0, sl, fp
20006edc:	bf0c      	ite	eq
20006ede:	2200      	moveq	r2, #0
20006ee0:	2201      	movne	r2, #1
20006ee2:	e531      	b.n	20006948 <_vfprintf_r+0x324>
20006ee4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006ee6:	2178      	movs	r1, #120	; 0x78
20006ee8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006eec:	9116      	str	r1, [sp, #88]	; 0x58
20006eee:	6803      	ldr	r3, [r0, #0]
20006ef0:	f24c 0098 	movw	r0, #49304	; 0xc098
20006ef4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20006ef8:	2130      	movs	r1, #48	; 0x30
20006efa:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20006efe:	f04c 0c02 	orr.w	ip, ip, #2
20006f02:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006f04:	1e1a      	subs	r2, r3, #0
20006f06:	bf18      	it	ne
20006f08:	2201      	movne	r2, #1
20006f0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006f0e:	469a      	mov	sl, r3
20006f10:	f04f 0b00 	mov.w	fp, #0
20006f14:	3104      	adds	r1, #4
20006f16:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20006f1a:	9019      	str	r0, [sp, #100]	; 0x64
20006f1c:	2302      	movs	r3, #2
20006f1e:	910b      	str	r1, [sp, #44]	; 0x2c
20006f20:	e512      	b.n	20006948 <_vfprintf_r+0x324>
20006f22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006f24:	9216      	str	r2, [sp, #88]	; 0x58
20006f26:	f04f 0200 	mov.w	r2, #0
20006f2a:	1d18      	adds	r0, r3, #4
20006f2c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006f30:	681b      	ldr	r3, [r3, #0]
20006f32:	900b      	str	r0, [sp, #44]	; 0x2c
20006f34:	9313      	str	r3, [sp, #76]	; 0x4c
20006f36:	2b00      	cmp	r3, #0
20006f38:	f000 86c6 	beq.w	20007cc8 <_vfprintf_r+0x16a4>
20006f3c:	2f00      	cmp	r7, #0
20006f3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006f40:	f2c0 868f 	blt.w	20007c62 <_vfprintf_r+0x163e>
20006f44:	2100      	movs	r1, #0
20006f46:	463a      	mov	r2, r7
20006f48:	f002 fdc4 	bl	20009ad4 <memchr>
20006f4c:	4603      	mov	r3, r0
20006f4e:	2800      	cmp	r0, #0
20006f50:	f000 86f5 	beq.w	20007d3e <_vfprintf_r+0x171a>
20006f54:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006f56:	1a1b      	subs	r3, r3, r0
20006f58:	9310      	str	r3, [sp, #64]	; 0x40
20006f5a:	42bb      	cmp	r3, r7
20006f5c:	f340 85be 	ble.w	20007adc <_vfprintf_r+0x14b8>
20006f60:	9710      	str	r7, [sp, #64]	; 0x40
20006f62:	2100      	movs	r1, #0
20006f64:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20006f68:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006f6c:	970c      	str	r7, [sp, #48]	; 0x30
20006f6e:	9117      	str	r1, [sp, #92]	; 0x5c
20006f70:	e527      	b.n	200069c2 <_vfprintf_r+0x39e>
20006f72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006f76:	9216      	str	r2, [sp, #88]	; 0x58
20006f78:	f01c 0f20 	tst.w	ip, #32
20006f7c:	d023      	beq.n	20006fc6 <_vfprintf_r+0x9a2>
20006f7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006f80:	2301      	movs	r3, #1
20006f82:	1dc2      	adds	r2, r0, #7
20006f84:	f022 0207 	bic.w	r2, r2, #7
20006f88:	f102 0108 	add.w	r1, r2, #8
20006f8c:	910b      	str	r1, [sp, #44]	; 0x2c
20006f8e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006f92:	ea5a 020b 	orrs.w	r2, sl, fp
20006f96:	bf0c      	ite	eq
20006f98:	2200      	moveq	r2, #0
20006f9a:	2201      	movne	r2, #1
20006f9c:	e4d4      	b.n	20006948 <_vfprintf_r+0x324>
20006f9e:	990a      	ldr	r1, [sp, #40]	; 0x28
20006fa0:	462b      	mov	r3, r5
20006fa2:	f041 0120 	orr.w	r1, r1, #32
20006fa6:	910a      	str	r1, [sp, #40]	; 0x28
20006fa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006faa:	782a      	ldrb	r2, [r5, #0]
20006fac:	910b      	str	r1, [sp, #44]	; 0x2c
20006fae:	f7ff bbe4 	b.w	2000677a <_vfprintf_r+0x156>
20006fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006fb4:	9216      	str	r2, [sp, #88]	; 0x58
20006fb6:	f043 0310 	orr.w	r3, r3, #16
20006fba:	930a      	str	r3, [sp, #40]	; 0x28
20006fbc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006fc0:	f01c 0f20 	tst.w	ip, #32
20006fc4:	d1db      	bne.n	20006f7e <_vfprintf_r+0x95a>
20006fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006fc8:	f013 0f10 	tst.w	r3, #16
20006fcc:	f000 83d5 	beq.w	2000777a <_vfprintf_r+0x1156>
20006fd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006fd2:	2301      	movs	r3, #1
20006fd4:	1d02      	adds	r2, r0, #4
20006fd6:	920b      	str	r2, [sp, #44]	; 0x2c
20006fd8:	6801      	ldr	r1, [r0, #0]
20006fda:	1e0a      	subs	r2, r1, #0
20006fdc:	bf18      	it	ne
20006fde:	2201      	movne	r2, #1
20006fe0:	468a      	mov	sl, r1
20006fe2:	f04f 0b00 	mov.w	fp, #0
20006fe6:	e4af      	b.n	20006948 <_vfprintf_r+0x324>
20006fe8:	980a      	ldr	r0, [sp, #40]	; 0x28
20006fea:	9216      	str	r2, [sp, #88]	; 0x58
20006fec:	f24c 0274 	movw	r2, #49268	; 0xc074
20006ff0:	f010 0f20 	tst.w	r0, #32
20006ff4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006ff8:	9219      	str	r2, [sp, #100]	; 0x64
20006ffa:	f47f ac92 	bne.w	20006922 <_vfprintf_r+0x2fe>
20006ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007000:	f013 0f10 	tst.w	r3, #16
20007004:	f040 831a 	bne.w	2000763c <_vfprintf_r+0x1018>
20007008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000700a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000700e:	f000 8315 	beq.w	2000763c <_vfprintf_r+0x1018>
20007012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007014:	f103 0c04 	add.w	ip, r3, #4
20007018:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000701c:	f8b3 a000 	ldrh.w	sl, [r3]
20007020:	46d2      	mov	sl, sl
20007022:	f04f 0b00 	mov.w	fp, #0
20007026:	e485      	b.n	20006934 <_vfprintf_r+0x310>
20007028:	9216      	str	r2, [sp, #88]	; 0x58
2000702a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000702e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007030:	f04f 0c01 	mov.w	ip, #1
20007034:	f04f 0000 	mov.w	r0, #0
20007038:	3104      	adds	r1, #4
2000703a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000703e:	6813      	ldr	r3, [r2, #0]
20007040:	3204      	adds	r2, #4
20007042:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20007046:	920b      	str	r2, [sp, #44]	; 0x2c
20007048:	9113      	str	r1, [sp, #76]	; 0x4c
2000704a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000704e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20007052:	e62f      	b.n	20006cb4 <_vfprintf_r+0x690>
20007054:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007058:	9216      	str	r2, [sp, #88]	; 0x58
2000705a:	f01c 0f20 	tst.w	ip, #32
2000705e:	f47f aea3 	bne.w	20006da8 <_vfprintf_r+0x784>
20007062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007064:	f012 0f10 	tst.w	r2, #16
20007068:	f040 82f1 	bne.w	2000764e <_vfprintf_r+0x102a>
2000706c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000706e:	f012 0f40 	tst.w	r2, #64	; 0x40
20007072:	f000 82ec 	beq.w	2000764e <_vfprintf_r+0x102a>
20007076:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007078:	f103 0c04 	add.w	ip, r3, #4
2000707c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007080:	f9b3 a000 	ldrsh.w	sl, [r3]
20007084:	46d2      	mov	sl, sl
20007086:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000708a:	e696      	b.n	20006dba <_vfprintf_r+0x796>
2000708c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000708e:	9216      	str	r2, [sp, #88]	; 0x58
20007090:	f041 0110 	orr.w	r1, r1, #16
20007094:	910a      	str	r1, [sp, #40]	; 0x28
20007096:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007098:	f012 0320 	ands.w	r3, r2, #32
2000709c:	f47f af11 	bne.w	20006ec2 <_vfprintf_r+0x89e>
200070a0:	990a      	ldr	r1, [sp, #40]	; 0x28
200070a2:	f011 0210 	ands.w	r2, r1, #16
200070a6:	f000 8354 	beq.w	20007752 <_vfprintf_r+0x112e>
200070aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200070ac:	f102 0c04 	add.w	ip, r2, #4
200070b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200070b4:	6811      	ldr	r1, [r2, #0]
200070b6:	1e0a      	subs	r2, r1, #0
200070b8:	bf18      	it	ne
200070ba:	2201      	movne	r2, #1
200070bc:	468a      	mov	sl, r1
200070be:	f04f 0b00 	mov.w	fp, #0
200070c2:	e441      	b.n	20006948 <_vfprintf_r+0x324>
200070c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200070c6:	2a65      	cmp	r2, #101	; 0x65
200070c8:	f340 8128 	ble.w	2000731c <_vfprintf_r+0xcf8>
200070cc:	9812      	ldr	r0, [sp, #72]	; 0x48
200070ce:	2200      	movs	r2, #0
200070d0:	2300      	movs	r3, #0
200070d2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200070d4:	f004 f91c 	bl	2000b310 <__aeabi_dcmpeq>
200070d8:	2800      	cmp	r0, #0
200070da:	f000 81be 	beq.w	2000745a <_vfprintf_r+0xe36>
200070de:	2301      	movs	r3, #1
200070e0:	6063      	str	r3, [r4, #4]
200070e2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200070e6:	f24c 03b4 	movw	r3, #49332	; 0xc0b4
200070ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070ee:	6023      	str	r3, [r4, #0]
200070f0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200070f4:	3201      	adds	r2, #1
200070f6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200070fa:	3301      	adds	r3, #1
200070fc:	2a07      	cmp	r2, #7
200070fe:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007102:	bfd8      	it	le
20007104:	f104 0308 	addle.w	r3, r4, #8
20007108:	f300 839b 	bgt.w	20007842 <_vfprintf_r+0x121e>
2000710c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007110:	981a      	ldr	r0, [sp, #104]	; 0x68
20007112:	4282      	cmp	r2, r0
20007114:	db04      	blt.n	20007120 <_vfprintf_r+0xafc>
20007116:	990a      	ldr	r1, [sp, #40]	; 0x28
20007118:	f011 0f01 	tst.w	r1, #1
2000711c:	f43f ad49 	beq.w	20006bb2 <_vfprintf_r+0x58e>
20007120:	2201      	movs	r2, #1
20007122:	605a      	str	r2, [r3, #4]
20007124:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007128:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000712c:	3201      	adds	r2, #1
2000712e:	981d      	ldr	r0, [sp, #116]	; 0x74
20007130:	3101      	adds	r1, #1
20007132:	2a07      	cmp	r2, #7
20007134:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007138:	6018      	str	r0, [r3, #0]
2000713a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000713e:	f300 855f 	bgt.w	20007c00 <_vfprintf_r+0x15dc>
20007142:	3308      	adds	r3, #8
20007144:	991a      	ldr	r1, [sp, #104]	; 0x68
20007146:	1e4f      	subs	r7, r1, #1
20007148:	2f00      	cmp	r7, #0
2000714a:	f77f ad32 	ble.w	20006bb2 <_vfprintf_r+0x58e>
2000714e:	2f10      	cmp	r7, #16
20007150:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20007688 <_vfprintf_r+0x1064>
20007154:	f340 82ea 	ble.w	2000772c <_vfprintf_r+0x1108>
20007158:	4642      	mov	r2, r8
2000715a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000715e:	46a8      	mov	r8, r5
20007160:	2410      	movs	r4, #16
20007162:	f10a 0a0c 	add.w	sl, sl, #12
20007166:	4615      	mov	r5, r2
20007168:	e003      	b.n	20007172 <_vfprintf_r+0xb4e>
2000716a:	3f10      	subs	r7, #16
2000716c:	2f10      	cmp	r7, #16
2000716e:	f340 82da 	ble.w	20007726 <_vfprintf_r+0x1102>
20007172:	605c      	str	r4, [r3, #4]
20007174:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007178:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000717c:	3201      	adds	r2, #1
2000717e:	601d      	str	r5, [r3, #0]
20007180:	3110      	adds	r1, #16
20007182:	2a07      	cmp	r2, #7
20007184:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007188:	f103 0308 	add.w	r3, r3, #8
2000718c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007190:	ddeb      	ble.n	2000716a <_vfprintf_r+0xb46>
20007192:	4648      	mov	r0, r9
20007194:	4631      	mov	r1, r6
20007196:	4652      	mov	r2, sl
20007198:	f7ff fa36 	bl	20006608 <__sprint_r>
2000719c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200071a0:	3304      	adds	r3, #4
200071a2:	2800      	cmp	r0, #0
200071a4:	d0e1      	beq.n	2000716a <_vfprintf_r+0xb46>
200071a6:	f7ff bb5d 	b.w	20006864 <_vfprintf_r+0x240>
200071aa:	b97b      	cbnz	r3, 200071cc <_vfprintf_r+0xba8>
200071ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200071ae:	f011 0f01 	tst.w	r1, #1
200071b2:	d00b      	beq.n	200071cc <_vfprintf_r+0xba8>
200071b4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200071b8:	2330      	movs	r3, #48	; 0x30
200071ba:	3204      	adds	r2, #4
200071bc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200071c0:	3227      	adds	r2, #39	; 0x27
200071c2:	2301      	movs	r3, #1
200071c4:	9213      	str	r2, [sp, #76]	; 0x4c
200071c6:	9310      	str	r3, [sp, #64]	; 0x40
200071c8:	f7ff bbf3 	b.w	200069b2 <_vfprintf_r+0x38e>
200071cc:	9818      	ldr	r0, [sp, #96]	; 0x60
200071ce:	2100      	movs	r1, #0
200071d0:	9110      	str	r1, [sp, #64]	; 0x40
200071d2:	9013      	str	r0, [sp, #76]	; 0x4c
200071d4:	f7ff bbed 	b.w	200069b2 <_vfprintf_r+0x38e>
200071d8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200071da:	990c      	ldr	r1, [sp, #48]	; 0x30
200071dc:	1a47      	subs	r7, r0, r1
200071de:	2f00      	cmp	r7, #0
200071e0:	f77f ac84 	ble.w	20006aec <_vfprintf_r+0x4c8>
200071e4:	2f10      	cmp	r7, #16
200071e6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20007688 <_vfprintf_r+0x1064>
200071ea:	dd2e      	ble.n	2000724a <_vfprintf_r+0xc26>
200071ec:	4643      	mov	r3, r8
200071ee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200071f2:	46a8      	mov	r8, r5
200071f4:	f04f 0a10 	mov.w	sl, #16
200071f8:	f10b 0b0c 	add.w	fp, fp, #12
200071fc:	461d      	mov	r5, r3
200071fe:	e002      	b.n	20007206 <_vfprintf_r+0xbe2>
20007200:	3f10      	subs	r7, #16
20007202:	2f10      	cmp	r7, #16
20007204:	dd1e      	ble.n	20007244 <_vfprintf_r+0xc20>
20007206:	f8c4 a004 	str.w	sl, [r4, #4]
2000720a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000720e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007212:	3301      	adds	r3, #1
20007214:	6025      	str	r5, [r4, #0]
20007216:	3210      	adds	r2, #16
20007218:	2b07      	cmp	r3, #7
2000721a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000721e:	f104 0408 	add.w	r4, r4, #8
20007222:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007226:	ddeb      	ble.n	20007200 <_vfprintf_r+0xbdc>
20007228:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000722c:	4648      	mov	r0, r9
2000722e:	4631      	mov	r1, r6
20007230:	465a      	mov	r2, fp
20007232:	3404      	adds	r4, #4
20007234:	f7ff f9e8 	bl	20006608 <__sprint_r>
20007238:	2800      	cmp	r0, #0
2000723a:	f47f ab13 	bne.w	20006864 <_vfprintf_r+0x240>
2000723e:	3f10      	subs	r7, #16
20007240:	2f10      	cmp	r7, #16
20007242:	dce0      	bgt.n	20007206 <_vfprintf_r+0xbe2>
20007244:	462b      	mov	r3, r5
20007246:	4645      	mov	r5, r8
20007248:	4698      	mov	r8, r3
2000724a:	6067      	str	r7, [r4, #4]
2000724c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007250:	f8c4 8000 	str.w	r8, [r4]
20007254:	1c5a      	adds	r2, r3, #1
20007256:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000725a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000725e:	19db      	adds	r3, r3, r7
20007260:	2a07      	cmp	r2, #7
20007262:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007266:	f300 823a 	bgt.w	200076de <_vfprintf_r+0x10ba>
2000726a:	3408      	adds	r4, #8
2000726c:	e43e      	b.n	20006aec <_vfprintf_r+0x4c8>
2000726e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007270:	6063      	str	r3, [r4, #4]
20007272:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007276:	6021      	str	r1, [r4, #0]
20007278:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000727c:	3201      	adds	r2, #1
2000727e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007282:	18cb      	adds	r3, r1, r3
20007284:	2a07      	cmp	r2, #7
20007286:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000728a:	f300 8549 	bgt.w	20007d20 <_vfprintf_r+0x16fc>
2000728e:	3408      	adds	r4, #8
20007290:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20007292:	2301      	movs	r3, #1
20007294:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20007298:	6063      	str	r3, [r4, #4]
2000729a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000729e:	6022      	str	r2, [r4, #0]
200072a0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200072a4:	3301      	adds	r3, #1
200072a6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072aa:	3201      	adds	r2, #1
200072ac:	2b07      	cmp	r3, #7
200072ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072b2:	bfd8      	it	le
200072b4:	f104 0308 	addle.w	r3, r4, #8
200072b8:	f300 8523 	bgt.w	20007d02 <_vfprintf_r+0x16de>
200072bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200072be:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200072c2:	19c7      	adds	r7, r0, r7
200072c4:	981a      	ldr	r0, [sp, #104]	; 0x68
200072c6:	601f      	str	r7, [r3, #0]
200072c8:	1a81      	subs	r1, r0, r2
200072ca:	6059      	str	r1, [r3, #4]
200072cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200072d0:	1a8a      	subs	r2, r1, r2
200072d2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200072d6:	1812      	adds	r2, r2, r0
200072d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072dc:	3101      	adds	r1, #1
200072de:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200072e2:	2907      	cmp	r1, #7
200072e4:	f340 8232 	ble.w	2000774c <_vfprintf_r+0x1128>
200072e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200072ec:	4648      	mov	r0, r9
200072ee:	4631      	mov	r1, r6
200072f0:	320c      	adds	r2, #12
200072f2:	f7ff f989 	bl	20006608 <__sprint_r>
200072f6:	2800      	cmp	r0, #0
200072f8:	f47f aab4 	bne.w	20006864 <_vfprintf_r+0x240>
200072fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007300:	3304      	adds	r3, #4
20007302:	e456      	b.n	20006bb2 <_vfprintf_r+0x58e>
20007304:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007308:	4648      	mov	r0, r9
2000730a:	4631      	mov	r1, r6
2000730c:	320c      	adds	r2, #12
2000730e:	f7ff f97b 	bl	20006608 <__sprint_r>
20007312:	2800      	cmp	r0, #0
20007314:	f43f acb4 	beq.w	20006c80 <_vfprintf_r+0x65c>
20007318:	f7ff baa4 	b.w	20006864 <_vfprintf_r+0x240>
2000731c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000731e:	2901      	cmp	r1, #1
20007320:	dd4c      	ble.n	200073bc <_vfprintf_r+0xd98>
20007322:	2301      	movs	r3, #1
20007324:	6063      	str	r3, [r4, #4]
20007326:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000732a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000732e:	3301      	adds	r3, #1
20007330:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007332:	3201      	adds	r2, #1
20007334:	2b07      	cmp	r3, #7
20007336:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000733a:	6020      	str	r0, [r4, #0]
2000733c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007340:	f300 81b2 	bgt.w	200076a8 <_vfprintf_r+0x1084>
20007344:	3408      	adds	r4, #8
20007346:	2301      	movs	r3, #1
20007348:	6063      	str	r3, [r4, #4]
2000734a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000734e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007352:	3301      	adds	r3, #1
20007354:	991d      	ldr	r1, [sp, #116]	; 0x74
20007356:	3201      	adds	r2, #1
20007358:	2b07      	cmp	r3, #7
2000735a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000735e:	6021      	str	r1, [r4, #0]
20007360:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007364:	f300 8192 	bgt.w	2000768c <_vfprintf_r+0x1068>
20007368:	3408      	adds	r4, #8
2000736a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000736c:	2200      	movs	r2, #0
2000736e:	2300      	movs	r3, #0
20007370:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007372:	f003 ffcd 	bl	2000b310 <__aeabi_dcmpeq>
20007376:	2800      	cmp	r0, #0
20007378:	f040 811d 	bne.w	200075b6 <_vfprintf_r+0xf92>
2000737c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000737e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007380:	1e5a      	subs	r2, r3, #1
20007382:	6062      	str	r2, [r4, #4]
20007384:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007388:	1c41      	adds	r1, r0, #1
2000738a:	6021      	str	r1, [r4, #0]
2000738c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007390:	3301      	adds	r3, #1
20007392:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007396:	188a      	adds	r2, r1, r2
20007398:	2b07      	cmp	r3, #7
2000739a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000739e:	dc21      	bgt.n	200073e4 <_vfprintf_r+0xdc0>
200073a0:	3408      	adds	r4, #8
200073a2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200073a4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200073a8:	981c      	ldr	r0, [sp, #112]	; 0x70
200073aa:	6022      	str	r2, [r4, #0]
200073ac:	6063      	str	r3, [r4, #4]
200073ae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200073b2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200073b6:	3301      	adds	r3, #1
200073b8:	f7ff bbf0 	b.w	20006b9c <_vfprintf_r+0x578>
200073bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200073be:	f012 0f01 	tst.w	r2, #1
200073c2:	d1ae      	bne.n	20007322 <_vfprintf_r+0xcfe>
200073c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200073c6:	2301      	movs	r3, #1
200073c8:	6063      	str	r3, [r4, #4]
200073ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200073ce:	6022      	str	r2, [r4, #0]
200073d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200073d4:	3301      	adds	r3, #1
200073d6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200073da:	3201      	adds	r2, #1
200073dc:	2b07      	cmp	r3, #7
200073de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200073e2:	dddd      	ble.n	200073a0 <_vfprintf_r+0xd7c>
200073e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200073e8:	4648      	mov	r0, r9
200073ea:	4631      	mov	r1, r6
200073ec:	320c      	adds	r2, #12
200073ee:	f7ff f90b 	bl	20006608 <__sprint_r>
200073f2:	2800      	cmp	r0, #0
200073f4:	f47f aa36 	bne.w	20006864 <_vfprintf_r+0x240>
200073f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200073fc:	3404      	adds	r4, #4
200073fe:	e7d0      	b.n	200073a2 <_vfprintf_r+0xd7e>
20007400:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007404:	4648      	mov	r0, r9
20007406:	4631      	mov	r1, r6
20007408:	320c      	adds	r2, #12
2000740a:	f7ff f8fd 	bl	20006608 <__sprint_r>
2000740e:	2800      	cmp	r0, #0
20007410:	f47f aa28 	bne.w	20006864 <_vfprintf_r+0x240>
20007414:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007418:	3404      	adds	r4, #4
2000741a:	f7ff bbb0 	b.w	20006b7e <_vfprintf_r+0x55a>
2000741e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007422:	4648      	mov	r0, r9
20007424:	4631      	mov	r1, r6
20007426:	320c      	adds	r2, #12
20007428:	f7ff f8ee 	bl	20006608 <__sprint_r>
2000742c:	2800      	cmp	r0, #0
2000742e:	f47f aa19 	bne.w	20006864 <_vfprintf_r+0x240>
20007432:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007436:	3404      	adds	r4, #4
20007438:	f7ff bb3c 	b.w	20006ab4 <_vfprintf_r+0x490>
2000743c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007440:	4648      	mov	r0, r9
20007442:	4631      	mov	r1, r6
20007444:	320c      	adds	r2, #12
20007446:	f7ff f8df 	bl	20006608 <__sprint_r>
2000744a:	2800      	cmp	r0, #0
2000744c:	f47f aa0a 	bne.w	20006864 <_vfprintf_r+0x240>
20007450:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007454:	3404      	adds	r4, #4
20007456:	f7ff bb43 	b.w	20006ae0 <_vfprintf_r+0x4bc>
2000745a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000745e:	2b00      	cmp	r3, #0
20007460:	f340 81fd 	ble.w	2000785e <_vfprintf_r+0x123a>
20007464:	991a      	ldr	r1, [sp, #104]	; 0x68
20007466:	428b      	cmp	r3, r1
20007468:	f6ff af01 	blt.w	2000726e <_vfprintf_r+0xc4a>
2000746c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000746e:	6061      	str	r1, [r4, #4]
20007470:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007474:	6022      	str	r2, [r4, #0]
20007476:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000747a:	3301      	adds	r3, #1
2000747c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007480:	1852      	adds	r2, r2, r1
20007482:	2b07      	cmp	r3, #7
20007484:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007488:	bfd8      	it	le
2000748a:	f104 0308 	addle.w	r3, r4, #8
2000748e:	f300 8429 	bgt.w	20007ce4 <_vfprintf_r+0x16c0>
20007492:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20007496:	981a      	ldr	r0, [sp, #104]	; 0x68
20007498:	1a24      	subs	r4, r4, r0
2000749a:	2c00      	cmp	r4, #0
2000749c:	f340 81b3 	ble.w	20007806 <_vfprintf_r+0x11e2>
200074a0:	2c10      	cmp	r4, #16
200074a2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20007688 <_vfprintf_r+0x1064>
200074a6:	f340 819d 	ble.w	200077e4 <_vfprintf_r+0x11c0>
200074aa:	4642      	mov	r2, r8
200074ac:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200074b0:	46a8      	mov	r8, r5
200074b2:	2710      	movs	r7, #16
200074b4:	f10a 0a0c 	add.w	sl, sl, #12
200074b8:	4615      	mov	r5, r2
200074ba:	e003      	b.n	200074c4 <_vfprintf_r+0xea0>
200074bc:	3c10      	subs	r4, #16
200074be:	2c10      	cmp	r4, #16
200074c0:	f340 818d 	ble.w	200077de <_vfprintf_r+0x11ba>
200074c4:	605f      	str	r7, [r3, #4]
200074c6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200074ca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200074ce:	3201      	adds	r2, #1
200074d0:	601d      	str	r5, [r3, #0]
200074d2:	3110      	adds	r1, #16
200074d4:	2a07      	cmp	r2, #7
200074d6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200074da:	f103 0308 	add.w	r3, r3, #8
200074de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200074e2:	ddeb      	ble.n	200074bc <_vfprintf_r+0xe98>
200074e4:	4648      	mov	r0, r9
200074e6:	4631      	mov	r1, r6
200074e8:	4652      	mov	r2, sl
200074ea:	f7ff f88d 	bl	20006608 <__sprint_r>
200074ee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200074f2:	3304      	adds	r3, #4
200074f4:	2800      	cmp	r0, #0
200074f6:	d0e1      	beq.n	200074bc <_vfprintf_r+0xe98>
200074f8:	f7ff b9b4 	b.w	20006864 <_vfprintf_r+0x240>
200074fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
200074fe:	9819      	ldr	r0, [sp, #100]	; 0x64
20007500:	4613      	mov	r3, r2
20007502:	9213      	str	r2, [sp, #76]	; 0x4c
20007504:	f00a 020f 	and.w	r2, sl, #15
20007508:	ea4f 111a 	mov.w	r1, sl, lsr #4
2000750c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20007510:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20007514:	5c82      	ldrb	r2, [r0, r2]
20007516:	468a      	mov	sl, r1
20007518:	46e3      	mov	fp, ip
2000751a:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000751e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20007522:	d1ef      	bne.n	20007504 <_vfprintf_r+0xee0>
20007524:	9818      	ldr	r0, [sp, #96]	; 0x60
20007526:	9313      	str	r3, [sp, #76]	; 0x4c
20007528:	1ac0      	subs	r0, r0, r3
2000752a:	9010      	str	r0, [sp, #64]	; 0x40
2000752c:	f7ff ba41 	b.w	200069b2 <_vfprintf_r+0x38e>
20007530:	2209      	movs	r2, #9
20007532:	2300      	movs	r3, #0
20007534:	4552      	cmp	r2, sl
20007536:	eb73 000b 	sbcs.w	r0, r3, fp
2000753a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000753e:	d21f      	bcs.n	20007580 <_vfprintf_r+0xf5c>
20007540:	4623      	mov	r3, r4
20007542:	4644      	mov	r4, r8
20007544:	46b8      	mov	r8, r7
20007546:	461f      	mov	r7, r3
20007548:	4650      	mov	r0, sl
2000754a:	4659      	mov	r1, fp
2000754c:	220a      	movs	r2, #10
2000754e:	2300      	movs	r3, #0
20007550:	f003 ff38 	bl	2000b3c4 <__aeabi_uldivmod>
20007554:	2300      	movs	r3, #0
20007556:	4650      	mov	r0, sl
20007558:	4659      	mov	r1, fp
2000755a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000755e:	220a      	movs	r2, #10
20007560:	f804 cd01 	strb.w	ip, [r4, #-1]!
20007564:	f003 ff2e 	bl	2000b3c4 <__aeabi_uldivmod>
20007568:	2209      	movs	r2, #9
2000756a:	2300      	movs	r3, #0
2000756c:	4682      	mov	sl, r0
2000756e:	468b      	mov	fp, r1
20007570:	4552      	cmp	r2, sl
20007572:	eb73 030b 	sbcs.w	r3, r3, fp
20007576:	d3e7      	bcc.n	20007548 <_vfprintf_r+0xf24>
20007578:	463b      	mov	r3, r7
2000757a:	4647      	mov	r7, r8
2000757c:	46a0      	mov	r8, r4
2000757e:	461c      	mov	r4, r3
20007580:	f108 30ff 	add.w	r0, r8, #4294967295
20007584:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20007588:	9013      	str	r0, [sp, #76]	; 0x4c
2000758a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000758e:	9918      	ldr	r1, [sp, #96]	; 0x60
20007590:	1a09      	subs	r1, r1, r0
20007592:	9110      	str	r1, [sp, #64]	; 0x40
20007594:	f7ff ba0d 	b.w	200069b2 <_vfprintf_r+0x38e>
20007598:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000759c:	4648      	mov	r0, r9
2000759e:	4631      	mov	r1, r6
200075a0:	320c      	adds	r2, #12
200075a2:	f7ff f831 	bl	20006608 <__sprint_r>
200075a6:	2800      	cmp	r0, #0
200075a8:	f47f a95c 	bne.w	20006864 <_vfprintf_r+0x240>
200075ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200075b0:	3404      	adds	r4, #4
200075b2:	f7ff ba68 	b.w	20006a86 <_vfprintf_r+0x462>
200075b6:	991a      	ldr	r1, [sp, #104]	; 0x68
200075b8:	1e4f      	subs	r7, r1, #1
200075ba:	2f00      	cmp	r7, #0
200075bc:	f77f aef1 	ble.w	200073a2 <_vfprintf_r+0xd7e>
200075c0:	2f10      	cmp	r7, #16
200075c2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20007688 <_vfprintf_r+0x1064>
200075c6:	dd4e      	ble.n	20007666 <_vfprintf_r+0x1042>
200075c8:	4643      	mov	r3, r8
200075ca:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200075ce:	46a8      	mov	r8, r5
200075d0:	f04f 0a10 	mov.w	sl, #16
200075d4:	f10b 0b0c 	add.w	fp, fp, #12
200075d8:	461d      	mov	r5, r3
200075da:	e002      	b.n	200075e2 <_vfprintf_r+0xfbe>
200075dc:	3f10      	subs	r7, #16
200075de:	2f10      	cmp	r7, #16
200075e0:	dd3e      	ble.n	20007660 <_vfprintf_r+0x103c>
200075e2:	f8c4 a004 	str.w	sl, [r4, #4]
200075e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200075ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200075ee:	3301      	adds	r3, #1
200075f0:	6025      	str	r5, [r4, #0]
200075f2:	3210      	adds	r2, #16
200075f4:	2b07      	cmp	r3, #7
200075f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200075fa:	f104 0408 	add.w	r4, r4, #8
200075fe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007602:	ddeb      	ble.n	200075dc <_vfprintf_r+0xfb8>
20007604:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007608:	4648      	mov	r0, r9
2000760a:	4631      	mov	r1, r6
2000760c:	465a      	mov	r2, fp
2000760e:	3404      	adds	r4, #4
20007610:	f7fe fffa 	bl	20006608 <__sprint_r>
20007614:	2800      	cmp	r0, #0
20007616:	d0e1      	beq.n	200075dc <_vfprintf_r+0xfb8>
20007618:	f7ff b924 	b.w	20006864 <_vfprintf_r+0x240>
2000761c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000761e:	2130      	movs	r1, #48	; 0x30
20007620:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007624:	2201      	movs	r2, #1
20007626:	2302      	movs	r3, #2
20007628:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000762c:	f04c 0c02 	orr.w	ip, ip, #2
20007630:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20007634:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007638:	f7ff b986 	b.w	20006948 <_vfprintf_r+0x324>
2000763c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000763e:	1d01      	adds	r1, r0, #4
20007640:	6803      	ldr	r3, [r0, #0]
20007642:	910b      	str	r1, [sp, #44]	; 0x2c
20007644:	469a      	mov	sl, r3
20007646:	f04f 0b00 	mov.w	fp, #0
2000764a:	f7ff b973 	b.w	20006934 <_vfprintf_r+0x310>
2000764e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007650:	1d01      	adds	r1, r0, #4
20007652:	6803      	ldr	r3, [r0, #0]
20007654:	910b      	str	r1, [sp, #44]	; 0x2c
20007656:	469a      	mov	sl, r3
20007658:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000765c:	f7ff bbad 	b.w	20006dba <_vfprintf_r+0x796>
20007660:	462b      	mov	r3, r5
20007662:	4645      	mov	r5, r8
20007664:	4698      	mov	r8, r3
20007666:	6067      	str	r7, [r4, #4]
20007668:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000766c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007670:	3301      	adds	r3, #1
20007672:	f8c4 8000 	str.w	r8, [r4]
20007676:	19d2      	adds	r2, r2, r7
20007678:	2b07      	cmp	r3, #7
2000767a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000767e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007682:	f77f ae8d 	ble.w	200073a0 <_vfprintf_r+0xd7c>
20007686:	e6ad      	b.n	200073e4 <_vfprintf_r+0xdc0>
20007688:	2000c0c8 	.word	0x2000c0c8
2000768c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007690:	4648      	mov	r0, r9
20007692:	4631      	mov	r1, r6
20007694:	320c      	adds	r2, #12
20007696:	f7fe ffb7 	bl	20006608 <__sprint_r>
2000769a:	2800      	cmp	r0, #0
2000769c:	f47f a8e2 	bne.w	20006864 <_vfprintf_r+0x240>
200076a0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200076a4:	3404      	adds	r4, #4
200076a6:	e660      	b.n	2000736a <_vfprintf_r+0xd46>
200076a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200076ac:	4648      	mov	r0, r9
200076ae:	4631      	mov	r1, r6
200076b0:	320c      	adds	r2, #12
200076b2:	f7fe ffa9 	bl	20006608 <__sprint_r>
200076b6:	2800      	cmp	r0, #0
200076b8:	f47f a8d4 	bne.w	20006864 <_vfprintf_r+0x240>
200076bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200076c0:	3404      	adds	r4, #4
200076c2:	e640      	b.n	20007346 <_vfprintf_r+0xd22>
200076c4:	2830      	cmp	r0, #48	; 0x30
200076c6:	f000 82ec 	beq.w	20007ca2 <_vfprintf_r+0x167e>
200076ca:	9813      	ldr	r0, [sp, #76]	; 0x4c
200076cc:	2330      	movs	r3, #48	; 0x30
200076ce:	f800 3d01 	strb.w	r3, [r0, #-1]!
200076d2:	9918      	ldr	r1, [sp, #96]	; 0x60
200076d4:	9013      	str	r0, [sp, #76]	; 0x4c
200076d6:	1a09      	subs	r1, r1, r0
200076d8:	9110      	str	r1, [sp, #64]	; 0x40
200076da:	f7ff b96a 	b.w	200069b2 <_vfprintf_r+0x38e>
200076de:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200076e2:	4648      	mov	r0, r9
200076e4:	4631      	mov	r1, r6
200076e6:	320c      	adds	r2, #12
200076e8:	f7fe ff8e 	bl	20006608 <__sprint_r>
200076ec:	2800      	cmp	r0, #0
200076ee:	f47f a8b9 	bne.w	20006864 <_vfprintf_r+0x240>
200076f2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200076f6:	3404      	adds	r4, #4
200076f8:	f7ff b9f8 	b.w	20006aec <_vfprintf_r+0x4c8>
200076fc:	f1da 0a00 	rsbs	sl, sl, #0
20007700:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20007704:	232d      	movs	r3, #45	; 0x2d
20007706:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000770a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000770e:	bf0c      	ite	eq
20007710:	2200      	moveq	r2, #0
20007712:	2201      	movne	r2, #1
20007714:	2301      	movs	r3, #1
20007716:	f7ff b91b 	b.w	20006950 <_vfprintf_r+0x32c>
2000771a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000771c:	462b      	mov	r3, r5
2000771e:	782a      	ldrb	r2, [r5, #0]
20007720:	910b      	str	r1, [sp, #44]	; 0x2c
20007722:	f7ff b82a 	b.w	2000677a <_vfprintf_r+0x156>
20007726:	462a      	mov	r2, r5
20007728:	4645      	mov	r5, r8
2000772a:	4690      	mov	r8, r2
2000772c:	605f      	str	r7, [r3, #4]
2000772e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007732:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007736:	3201      	adds	r2, #1
20007738:	f8c3 8000 	str.w	r8, [r3]
2000773c:	19c9      	adds	r1, r1, r7
2000773e:	2a07      	cmp	r2, #7
20007740:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007744:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007748:	f73f adce 	bgt.w	200072e8 <_vfprintf_r+0xcc4>
2000774c:	3308      	adds	r3, #8
2000774e:	f7ff ba30 	b.w	20006bb2 <_vfprintf_r+0x58e>
20007752:	980a      	ldr	r0, [sp, #40]	; 0x28
20007754:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20007758:	f000 81ed 	beq.w	20007b36 <_vfprintf_r+0x1512>
2000775c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000775e:	4613      	mov	r3, r2
20007760:	1d0a      	adds	r2, r1, #4
20007762:	920b      	str	r2, [sp, #44]	; 0x2c
20007764:	f8b1 a000 	ldrh.w	sl, [r1]
20007768:	f1ba 0200 	subs.w	r2, sl, #0
2000776c:	bf18      	it	ne
2000776e:	2201      	movne	r2, #1
20007770:	46d2      	mov	sl, sl
20007772:	f04f 0b00 	mov.w	fp, #0
20007776:	f7ff b8e7 	b.w	20006948 <_vfprintf_r+0x324>
2000777a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000777c:	f013 0f40 	tst.w	r3, #64	; 0x40
20007780:	f000 81cc 	beq.w	20007b1c <_vfprintf_r+0x14f8>
20007784:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007786:	2301      	movs	r3, #1
20007788:	1d01      	adds	r1, r0, #4
2000778a:	910b      	str	r1, [sp, #44]	; 0x2c
2000778c:	f8b0 a000 	ldrh.w	sl, [r0]
20007790:	f1ba 0200 	subs.w	r2, sl, #0
20007794:	bf18      	it	ne
20007796:	2201      	movne	r2, #1
20007798:	46d2      	mov	sl, sl
2000779a:	f04f 0b00 	mov.w	fp, #0
2000779e:	f7ff b8d3 	b.w	20006948 <_vfprintf_r+0x324>
200077a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200077a4:	f013 0f10 	tst.w	r3, #16
200077a8:	f000 81a4 	beq.w	20007af4 <_vfprintf_r+0x14d0>
200077ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
200077ae:	9911      	ldr	r1, [sp, #68]	; 0x44
200077b0:	f100 0a04 	add.w	sl, r0, #4
200077b4:	6803      	ldr	r3, [r0, #0]
200077b6:	6019      	str	r1, [r3, #0]
200077b8:	f7fe bf9c 	b.w	200066f4 <_vfprintf_r+0xd0>
200077bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200077be:	1dc3      	adds	r3, r0, #7
200077c0:	f023 0307 	bic.w	r3, r3, #7
200077c4:	f103 0108 	add.w	r1, r3, #8
200077c8:	910b      	str	r1, [sp, #44]	; 0x2c
200077ca:	f8d3 8004 	ldr.w	r8, [r3, #4]
200077ce:	f8d3 a000 	ldr.w	sl, [r3]
200077d2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200077d6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200077da:	f7ff bb11 	b.w	20006e00 <_vfprintf_r+0x7dc>
200077de:	462a      	mov	r2, r5
200077e0:	4645      	mov	r5, r8
200077e2:	4690      	mov	r8, r2
200077e4:	605c      	str	r4, [r3, #4]
200077e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200077ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200077ee:	3201      	adds	r2, #1
200077f0:	f8c3 8000 	str.w	r8, [r3]
200077f4:	1909      	adds	r1, r1, r4
200077f6:	2a07      	cmp	r2, #7
200077f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200077fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007800:	f300 82ea 	bgt.w	20007dd8 <_vfprintf_r+0x17b4>
20007804:	3308      	adds	r3, #8
20007806:	990a      	ldr	r1, [sp, #40]	; 0x28
20007808:	f011 0f01 	tst.w	r1, #1
2000780c:	f43f a9d1 	beq.w	20006bb2 <_vfprintf_r+0x58e>
20007810:	2201      	movs	r2, #1
20007812:	605a      	str	r2, [r3, #4]
20007814:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007818:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000781c:	3201      	adds	r2, #1
2000781e:	981d      	ldr	r0, [sp, #116]	; 0x74
20007820:	3101      	adds	r1, #1
20007822:	2a07      	cmp	r2, #7
20007824:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007828:	6018      	str	r0, [r3, #0]
2000782a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000782e:	f73f ad5b 	bgt.w	200072e8 <_vfprintf_r+0xcc4>
20007832:	3308      	adds	r3, #8
20007834:	f7ff b9bd 	b.w	20006bb2 <_vfprintf_r+0x58e>
20007838:	232d      	movs	r3, #45	; 0x2d
2000783a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000783e:	f7ff baf2 	b.w	20006e26 <_vfprintf_r+0x802>
20007842:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007846:	4648      	mov	r0, r9
20007848:	4631      	mov	r1, r6
2000784a:	320c      	adds	r2, #12
2000784c:	f7fe fedc 	bl	20006608 <__sprint_r>
20007850:	2800      	cmp	r0, #0
20007852:	f47f a807 	bne.w	20006864 <_vfprintf_r+0x240>
20007856:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000785a:	3304      	adds	r3, #4
2000785c:	e456      	b.n	2000710c <_vfprintf_r+0xae8>
2000785e:	2301      	movs	r3, #1
20007860:	6063      	str	r3, [r4, #4]
20007862:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007866:	f24c 03b4 	movw	r3, #49332	; 0xc0b4
2000786a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000786e:	6023      	str	r3, [r4, #0]
20007870:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007874:	3201      	adds	r2, #1
20007876:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000787a:	3301      	adds	r3, #1
2000787c:	2a07      	cmp	r2, #7
2000787e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007882:	bfd8      	it	le
20007884:	f104 0308 	addle.w	r3, r4, #8
20007888:	f300 8187 	bgt.w	20007b9a <_vfprintf_r+0x1576>
2000788c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007890:	b93a      	cbnz	r2, 200078a2 <_vfprintf_r+0x127e>
20007892:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20007894:	b92a      	cbnz	r2, 200078a2 <_vfprintf_r+0x127e>
20007896:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000789a:	f01c 0f01 	tst.w	ip, #1
2000789e:	f43f a988 	beq.w	20006bb2 <_vfprintf_r+0x58e>
200078a2:	2201      	movs	r2, #1
200078a4:	605a      	str	r2, [r3, #4]
200078a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200078aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200078ae:	3201      	adds	r2, #1
200078b0:	981d      	ldr	r0, [sp, #116]	; 0x74
200078b2:	3101      	adds	r1, #1
200078b4:	2a07      	cmp	r2, #7
200078b6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200078ba:	6018      	str	r0, [r3, #0]
200078bc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200078c0:	f300 8179 	bgt.w	20007bb6 <_vfprintf_r+0x1592>
200078c4:	3308      	adds	r3, #8
200078c6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200078ca:	427f      	negs	r7, r7
200078cc:	2f00      	cmp	r7, #0
200078ce:	f340 81b3 	ble.w	20007c38 <_vfprintf_r+0x1614>
200078d2:	2f10      	cmp	r7, #16
200078d4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20007f28 <_vfprintf_r+0x1904>
200078d8:	f340 81d2 	ble.w	20007c80 <_vfprintf_r+0x165c>
200078dc:	4642      	mov	r2, r8
200078de:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200078e2:	46a8      	mov	r8, r5
200078e4:	2410      	movs	r4, #16
200078e6:	f10a 0a0c 	add.w	sl, sl, #12
200078ea:	4615      	mov	r5, r2
200078ec:	e003      	b.n	200078f6 <_vfprintf_r+0x12d2>
200078ee:	3f10      	subs	r7, #16
200078f0:	2f10      	cmp	r7, #16
200078f2:	f340 81c2 	ble.w	20007c7a <_vfprintf_r+0x1656>
200078f6:	605c      	str	r4, [r3, #4]
200078f8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200078fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007900:	3201      	adds	r2, #1
20007902:	601d      	str	r5, [r3, #0]
20007904:	3110      	adds	r1, #16
20007906:	2a07      	cmp	r2, #7
20007908:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000790c:	f103 0308 	add.w	r3, r3, #8
20007910:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007914:	ddeb      	ble.n	200078ee <_vfprintf_r+0x12ca>
20007916:	4648      	mov	r0, r9
20007918:	4631      	mov	r1, r6
2000791a:	4652      	mov	r2, sl
2000791c:	f7fe fe74 	bl	20006608 <__sprint_r>
20007920:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007924:	3304      	adds	r3, #4
20007926:	2800      	cmp	r0, #0
20007928:	d0e1      	beq.n	200078ee <_vfprintf_r+0x12ca>
2000792a:	f7fe bf9b 	b.w	20006864 <_vfprintf_r+0x240>
2000792e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007930:	1c6b      	adds	r3, r5, #1
20007932:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007934:	f042 0220 	orr.w	r2, r2, #32
20007938:	920a      	str	r2, [sp, #40]	; 0x28
2000793a:	786a      	ldrb	r2, [r5, #1]
2000793c:	910b      	str	r1, [sp, #44]	; 0x2c
2000793e:	f7fe bf1c 	b.w	2000677a <_vfprintf_r+0x156>
20007942:	4650      	mov	r0, sl
20007944:	4641      	mov	r1, r8
20007946:	f003 f88f 	bl	2000aa68 <__isnand>
2000794a:	2800      	cmp	r0, #0
2000794c:	f040 80ff 	bne.w	20007b4e <_vfprintf_r+0x152a>
20007950:	f1b7 3fff 	cmp.w	r7, #4294967295
20007954:	f000 8251 	beq.w	20007dfa <_vfprintf_r+0x17d6>
20007958:	9816      	ldr	r0, [sp, #88]	; 0x58
2000795a:	2867      	cmp	r0, #103	; 0x67
2000795c:	bf14      	ite	ne
2000795e:	2300      	movne	r3, #0
20007960:	2301      	moveq	r3, #1
20007962:	2847      	cmp	r0, #71	; 0x47
20007964:	bf08      	it	eq
20007966:	f043 0301 	orreq.w	r3, r3, #1
2000796a:	b113      	cbz	r3, 20007972 <_vfprintf_r+0x134e>
2000796c:	2f00      	cmp	r7, #0
2000796e:	bf08      	it	eq
20007970:	2701      	moveq	r7, #1
20007972:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20007976:	4643      	mov	r3, r8
20007978:	4652      	mov	r2, sl
2000797a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000797c:	e9c0 2300 	strd	r2, r3, [r0]
20007980:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20007984:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20007988:	910a      	str	r1, [sp, #40]	; 0x28
2000798a:	2b00      	cmp	r3, #0
2000798c:	f2c0 8264 	blt.w	20007e58 <_vfprintf_r+0x1834>
20007990:	2100      	movs	r1, #0
20007992:	9117      	str	r1, [sp, #92]	; 0x5c
20007994:	9816      	ldr	r0, [sp, #88]	; 0x58
20007996:	2866      	cmp	r0, #102	; 0x66
20007998:	bf14      	ite	ne
2000799a:	2300      	movne	r3, #0
2000799c:	2301      	moveq	r3, #1
2000799e:	2846      	cmp	r0, #70	; 0x46
200079a0:	bf08      	it	eq
200079a2:	f043 0301 	orreq.w	r3, r3, #1
200079a6:	9310      	str	r3, [sp, #64]	; 0x40
200079a8:	2b00      	cmp	r3, #0
200079aa:	f000 81d1 	beq.w	20007d50 <_vfprintf_r+0x172c>
200079ae:	46bc      	mov	ip, r7
200079b0:	2303      	movs	r3, #3
200079b2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200079b6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200079ba:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200079be:	4648      	mov	r0, r9
200079c0:	9300      	str	r3, [sp, #0]
200079c2:	9102      	str	r1, [sp, #8]
200079c4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200079c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200079cc:	310c      	adds	r1, #12
200079ce:	f8cd c004 	str.w	ip, [sp, #4]
200079d2:	9103      	str	r1, [sp, #12]
200079d4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200079d8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200079dc:	9104      	str	r1, [sp, #16]
200079de:	f000 fbc7 	bl	20008170 <_dtoa_r>
200079e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200079e4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200079e8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200079ec:	bf18      	it	ne
200079ee:	2301      	movne	r3, #1
200079f0:	2a47      	cmp	r2, #71	; 0x47
200079f2:	bf0c      	ite	eq
200079f4:	2300      	moveq	r3, #0
200079f6:	f003 0301 	andne.w	r3, r3, #1
200079fa:	9013      	str	r0, [sp, #76]	; 0x4c
200079fc:	b933      	cbnz	r3, 20007a0c <_vfprintf_r+0x13e8>
200079fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007a00:	f013 0f01 	tst.w	r3, #1
20007a04:	bf08      	it	eq
20007a06:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20007a0a:	d016      	beq.n	20007a3a <_vfprintf_r+0x1416>
20007a0c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007a0e:	9910      	ldr	r1, [sp, #64]	; 0x40
20007a10:	eb00 0b0c 	add.w	fp, r0, ip
20007a14:	b131      	cbz	r1, 20007a24 <_vfprintf_r+0x1400>
20007a16:	7803      	ldrb	r3, [r0, #0]
20007a18:	2b30      	cmp	r3, #48	; 0x30
20007a1a:	f000 80da 	beq.w	20007bd2 <_vfprintf_r+0x15ae>
20007a1e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007a22:	449b      	add	fp, r3
20007a24:	4650      	mov	r0, sl
20007a26:	2200      	movs	r2, #0
20007a28:	2300      	movs	r3, #0
20007a2a:	4641      	mov	r1, r8
20007a2c:	f003 fc70 	bl	2000b310 <__aeabi_dcmpeq>
20007a30:	2800      	cmp	r0, #0
20007a32:	f000 81c2 	beq.w	20007dba <_vfprintf_r+0x1796>
20007a36:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20007a3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007a3c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007a3e:	2a67      	cmp	r2, #103	; 0x67
20007a40:	bf14      	ite	ne
20007a42:	2300      	movne	r3, #0
20007a44:	2301      	moveq	r3, #1
20007a46:	2a47      	cmp	r2, #71	; 0x47
20007a48:	bf08      	it	eq
20007a4a:	f043 0301 	orreq.w	r3, r3, #1
20007a4e:	ebc0 000b 	rsb	r0, r0, fp
20007a52:	901a      	str	r0, [sp, #104]	; 0x68
20007a54:	2b00      	cmp	r3, #0
20007a56:	f000 818a 	beq.w	20007d6e <_vfprintf_r+0x174a>
20007a5a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20007a5e:	f111 0f03 	cmn.w	r1, #3
20007a62:	9110      	str	r1, [sp, #64]	; 0x40
20007a64:	db02      	blt.n	20007a6c <_vfprintf_r+0x1448>
20007a66:	428f      	cmp	r7, r1
20007a68:	f280 818c 	bge.w	20007d84 <_vfprintf_r+0x1760>
20007a6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007a6e:	3a02      	subs	r2, #2
20007a70:	9216      	str	r2, [sp, #88]	; 0x58
20007a72:	9910      	ldr	r1, [sp, #64]	; 0x40
20007a74:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007a76:	1e4b      	subs	r3, r1, #1
20007a78:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007a7c:	2b00      	cmp	r3, #0
20007a7e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20007a82:	f2c0 8234 	blt.w	20007eee <_vfprintf_r+0x18ca>
20007a86:	222b      	movs	r2, #43	; 0x2b
20007a88:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007a8c:	2b09      	cmp	r3, #9
20007a8e:	f300 81b6 	bgt.w	20007dfe <_vfprintf_r+0x17da>
20007a92:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007a96:	3330      	adds	r3, #48	; 0x30
20007a98:	3204      	adds	r2, #4
20007a9a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20007a9e:	2330      	movs	r3, #48	; 0x30
20007aa0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20007aa4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007aa8:	981a      	ldr	r0, [sp, #104]	; 0x68
20007aaa:	991a      	ldr	r1, [sp, #104]	; 0x68
20007aac:	1ad3      	subs	r3, r2, r3
20007aae:	1818      	adds	r0, r3, r0
20007ab0:	931c      	str	r3, [sp, #112]	; 0x70
20007ab2:	2901      	cmp	r1, #1
20007ab4:	9010      	str	r0, [sp, #64]	; 0x40
20007ab6:	f340 8210 	ble.w	20007eda <_vfprintf_r+0x18b6>
20007aba:	9810      	ldr	r0, [sp, #64]	; 0x40
20007abc:	3001      	adds	r0, #1
20007abe:	9010      	str	r0, [sp, #64]	; 0x40
20007ac0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20007ac4:	910c      	str	r1, [sp, #48]	; 0x30
20007ac6:	9817      	ldr	r0, [sp, #92]	; 0x5c
20007ac8:	2800      	cmp	r0, #0
20007aca:	f000 816e 	beq.w	20007daa <_vfprintf_r+0x1786>
20007ace:	232d      	movs	r3, #45	; 0x2d
20007ad0:	2100      	movs	r1, #0
20007ad2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007ad6:	9117      	str	r1, [sp, #92]	; 0x5c
20007ad8:	f7fe bf74 	b.w	200069c4 <_vfprintf_r+0x3a0>
20007adc:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007ade:	f04f 0c00 	mov.w	ip, #0
20007ae2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007ae6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20007aea:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20007aee:	920c      	str	r2, [sp, #48]	; 0x30
20007af0:	f7fe bf67 	b.w	200069c2 <_vfprintf_r+0x39e>
20007af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007af6:	f012 0f40 	tst.w	r2, #64	; 0x40
20007afa:	bf17      	itett	ne
20007afc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20007afe:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20007b00:	9911      	ldrne	r1, [sp, #68]	; 0x44
20007b02:	f100 0a04 	addne.w	sl, r0, #4
20007b06:	bf11      	iteee	ne
20007b08:	6803      	ldrne	r3, [r0, #0]
20007b0a:	f102 0a04 	addeq.w	sl, r2, #4
20007b0e:	6813      	ldreq	r3, [r2, #0]
20007b10:	9811      	ldreq	r0, [sp, #68]	; 0x44
20007b12:	bf14      	ite	ne
20007b14:	8019      	strhne	r1, [r3, #0]
20007b16:	6018      	streq	r0, [r3, #0]
20007b18:	f7fe bdec 	b.w	200066f4 <_vfprintf_r+0xd0>
20007b1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007b1e:	1d13      	adds	r3, r2, #4
20007b20:	930b      	str	r3, [sp, #44]	; 0x2c
20007b22:	6811      	ldr	r1, [r2, #0]
20007b24:	2301      	movs	r3, #1
20007b26:	1e0a      	subs	r2, r1, #0
20007b28:	bf18      	it	ne
20007b2a:	2201      	movne	r2, #1
20007b2c:	468a      	mov	sl, r1
20007b2e:	f04f 0b00 	mov.w	fp, #0
20007b32:	f7fe bf09 	b.w	20006948 <_vfprintf_r+0x324>
20007b36:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007b38:	1d02      	adds	r2, r0, #4
20007b3a:	920b      	str	r2, [sp, #44]	; 0x2c
20007b3c:	6801      	ldr	r1, [r0, #0]
20007b3e:	1e0a      	subs	r2, r1, #0
20007b40:	bf18      	it	ne
20007b42:	2201      	movne	r2, #1
20007b44:	468a      	mov	sl, r1
20007b46:	f04f 0b00 	mov.w	fp, #0
20007b4a:	f7fe befd 	b.w	20006948 <_vfprintf_r+0x324>
20007b4e:	f24c 0294 	movw	r2, #49300	; 0xc094
20007b52:	f24c 0390 	movw	r3, #49296	; 0xc090
20007b56:	9916      	ldr	r1, [sp, #88]	; 0x58
20007b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b5c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007b60:	2003      	movs	r0, #3
20007b62:	2947      	cmp	r1, #71	; 0x47
20007b64:	bfd8      	it	le
20007b66:	461a      	movle	r2, r3
20007b68:	9213      	str	r2, [sp, #76]	; 0x4c
20007b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007b6c:	900c      	str	r0, [sp, #48]	; 0x30
20007b6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20007b72:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20007b76:	920a      	str	r2, [sp, #40]	; 0x28
20007b78:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007b7c:	9010      	str	r0, [sp, #64]	; 0x40
20007b7e:	f7fe bf20 	b.w	200069c2 <_vfprintf_r+0x39e>
20007b82:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b86:	4648      	mov	r0, r9
20007b88:	4631      	mov	r1, r6
20007b8a:	320c      	adds	r2, #12
20007b8c:	f7fe fd3c 	bl	20006608 <__sprint_r>
20007b90:	2800      	cmp	r0, #0
20007b92:	f47e ae67 	bne.w	20006864 <_vfprintf_r+0x240>
20007b96:	f7fe be62 	b.w	2000685e <_vfprintf_r+0x23a>
20007b9a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b9e:	4648      	mov	r0, r9
20007ba0:	4631      	mov	r1, r6
20007ba2:	320c      	adds	r2, #12
20007ba4:	f7fe fd30 	bl	20006608 <__sprint_r>
20007ba8:	2800      	cmp	r0, #0
20007baa:	f47e ae5b 	bne.w	20006864 <_vfprintf_r+0x240>
20007bae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007bb2:	3304      	adds	r3, #4
20007bb4:	e66a      	b.n	2000788c <_vfprintf_r+0x1268>
20007bb6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007bba:	4648      	mov	r0, r9
20007bbc:	4631      	mov	r1, r6
20007bbe:	320c      	adds	r2, #12
20007bc0:	f7fe fd22 	bl	20006608 <__sprint_r>
20007bc4:	2800      	cmp	r0, #0
20007bc6:	f47e ae4d 	bne.w	20006864 <_vfprintf_r+0x240>
20007bca:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007bce:	3304      	adds	r3, #4
20007bd0:	e679      	b.n	200078c6 <_vfprintf_r+0x12a2>
20007bd2:	4650      	mov	r0, sl
20007bd4:	2200      	movs	r2, #0
20007bd6:	2300      	movs	r3, #0
20007bd8:	4641      	mov	r1, r8
20007bda:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007bde:	f003 fb97 	bl	2000b310 <__aeabi_dcmpeq>
20007be2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007be6:	2800      	cmp	r0, #0
20007be8:	f47f af19 	bne.w	20007a1e <_vfprintf_r+0x13fa>
20007bec:	f1cc 0301 	rsb	r3, ip, #1
20007bf0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007bf4:	e715      	b.n	20007a22 <_vfprintf_r+0x13fe>
20007bf6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007bf8:	4252      	negs	r2, r2
20007bfa:	920f      	str	r2, [sp, #60]	; 0x3c
20007bfc:	f7ff b887 	b.w	20006d0e <_vfprintf_r+0x6ea>
20007c00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c04:	4648      	mov	r0, r9
20007c06:	4631      	mov	r1, r6
20007c08:	320c      	adds	r2, #12
20007c0a:	f7fe fcfd 	bl	20006608 <__sprint_r>
20007c0e:	2800      	cmp	r0, #0
20007c10:	f47e ae28 	bne.w	20006864 <_vfprintf_r+0x240>
20007c14:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c18:	3304      	adds	r3, #4
20007c1a:	f7ff ba93 	b.w	20007144 <_vfprintf_r+0xb20>
20007c1e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c22:	4648      	mov	r0, r9
20007c24:	4631      	mov	r1, r6
20007c26:	320c      	adds	r2, #12
20007c28:	f7fe fcee 	bl	20006608 <__sprint_r>
20007c2c:	2800      	cmp	r0, #0
20007c2e:	f47e ae19 	bne.w	20006864 <_vfprintf_r+0x240>
20007c32:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c36:	3304      	adds	r3, #4
20007c38:	991a      	ldr	r1, [sp, #104]	; 0x68
20007c3a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007c3c:	6059      	str	r1, [r3, #4]
20007c3e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007c42:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007c46:	6018      	str	r0, [r3, #0]
20007c48:	3201      	adds	r2, #1
20007c4a:	981a      	ldr	r0, [sp, #104]	; 0x68
20007c4c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007c50:	1809      	adds	r1, r1, r0
20007c52:	2a07      	cmp	r2, #7
20007c54:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007c58:	f73f ab46 	bgt.w	200072e8 <_vfprintf_r+0xcc4>
20007c5c:	3308      	adds	r3, #8
20007c5e:	f7fe bfa8 	b.w	20006bb2 <_vfprintf_r+0x58e>
20007c62:	2100      	movs	r1, #0
20007c64:	9117      	str	r1, [sp, #92]	; 0x5c
20007c66:	f7fd f9cb 	bl	20005000 <strlen>
20007c6a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007c6e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007c72:	9010      	str	r0, [sp, #64]	; 0x40
20007c74:	920c      	str	r2, [sp, #48]	; 0x30
20007c76:	f7fe bea4 	b.w	200069c2 <_vfprintf_r+0x39e>
20007c7a:	462a      	mov	r2, r5
20007c7c:	4645      	mov	r5, r8
20007c7e:	4690      	mov	r8, r2
20007c80:	605f      	str	r7, [r3, #4]
20007c82:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007c86:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007c8a:	3201      	adds	r2, #1
20007c8c:	f8c3 8000 	str.w	r8, [r3]
20007c90:	19c9      	adds	r1, r1, r7
20007c92:	2a07      	cmp	r2, #7
20007c94:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007c98:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007c9c:	dcbf      	bgt.n	20007c1e <_vfprintf_r+0x15fa>
20007c9e:	3308      	adds	r3, #8
20007ca0:	e7ca      	b.n	20007c38 <_vfprintf_r+0x1614>
20007ca2:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007ca4:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007ca6:	1a51      	subs	r1, r2, r1
20007ca8:	9110      	str	r1, [sp, #64]	; 0x40
20007caa:	f7fe be82 	b.w	200069b2 <_vfprintf_r+0x38e>
20007cae:	4648      	mov	r0, r9
20007cb0:	4631      	mov	r1, r6
20007cb2:	f000 f949 	bl	20007f48 <__swsetup_r>
20007cb6:	2800      	cmp	r0, #0
20007cb8:	f47e add8 	bne.w	2000686c <_vfprintf_r+0x248>
20007cbc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20007cc0:	fa1f f38c 	uxth.w	r3, ip
20007cc4:	f7fe bcf6 	b.w	200066b4 <_vfprintf_r+0x90>
20007cc8:	2f06      	cmp	r7, #6
20007cca:	bf28      	it	cs
20007ccc:	2706      	movcs	r7, #6
20007cce:	f24c 01ac 	movw	r1, #49324	; 0xc0ac
20007cd2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007cd6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007cda:	9710      	str	r7, [sp, #64]	; 0x40
20007cdc:	9113      	str	r1, [sp, #76]	; 0x4c
20007cde:	920c      	str	r2, [sp, #48]	; 0x30
20007ce0:	f7fe bfe8 	b.w	20006cb4 <_vfprintf_r+0x690>
20007ce4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ce8:	4648      	mov	r0, r9
20007cea:	4631      	mov	r1, r6
20007cec:	320c      	adds	r2, #12
20007cee:	f7fe fc8b 	bl	20006608 <__sprint_r>
20007cf2:	2800      	cmp	r0, #0
20007cf4:	f47e adb6 	bne.w	20006864 <_vfprintf_r+0x240>
20007cf8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007cfc:	3304      	adds	r3, #4
20007cfe:	f7ff bbc8 	b.w	20007492 <_vfprintf_r+0xe6e>
20007d02:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007d06:	4648      	mov	r0, r9
20007d08:	4631      	mov	r1, r6
20007d0a:	320c      	adds	r2, #12
20007d0c:	f7fe fc7c 	bl	20006608 <__sprint_r>
20007d10:	2800      	cmp	r0, #0
20007d12:	f47e ada7 	bne.w	20006864 <_vfprintf_r+0x240>
20007d16:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d1a:	3304      	adds	r3, #4
20007d1c:	f7ff bace 	b.w	200072bc <_vfprintf_r+0xc98>
20007d20:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007d24:	4648      	mov	r0, r9
20007d26:	4631      	mov	r1, r6
20007d28:	320c      	adds	r2, #12
20007d2a:	f7fe fc6d 	bl	20006608 <__sprint_r>
20007d2e:	2800      	cmp	r0, #0
20007d30:	f47e ad98 	bne.w	20006864 <_vfprintf_r+0x240>
20007d34:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007d38:	3404      	adds	r4, #4
20007d3a:	f7ff baa9 	b.w	20007290 <_vfprintf_r+0xc6c>
20007d3e:	9710      	str	r7, [sp, #64]	; 0x40
20007d40:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20007d44:	9017      	str	r0, [sp, #92]	; 0x5c
20007d46:	970c      	str	r7, [sp, #48]	; 0x30
20007d48:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007d4c:	f7fe be39 	b.w	200069c2 <_vfprintf_r+0x39e>
20007d50:	9916      	ldr	r1, [sp, #88]	; 0x58
20007d52:	2965      	cmp	r1, #101	; 0x65
20007d54:	bf14      	ite	ne
20007d56:	2300      	movne	r3, #0
20007d58:	2301      	moveq	r3, #1
20007d5a:	2945      	cmp	r1, #69	; 0x45
20007d5c:	bf08      	it	eq
20007d5e:	f043 0301 	orreq.w	r3, r3, #1
20007d62:	2b00      	cmp	r3, #0
20007d64:	d046      	beq.n	20007df4 <_vfprintf_r+0x17d0>
20007d66:	f107 0c01 	add.w	ip, r7, #1
20007d6a:	2302      	movs	r3, #2
20007d6c:	e621      	b.n	200079b2 <_vfprintf_r+0x138e>
20007d6e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20007d70:	2b65      	cmp	r3, #101	; 0x65
20007d72:	dd76      	ble.n	20007e62 <_vfprintf_r+0x183e>
20007d74:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007d76:	2a66      	cmp	r2, #102	; 0x66
20007d78:	bf1c      	itt	ne
20007d7a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20007d7e:	9310      	strne	r3, [sp, #64]	; 0x40
20007d80:	f000 8083 	beq.w	20007e8a <_vfprintf_r+0x1866>
20007d84:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007d86:	9810      	ldr	r0, [sp, #64]	; 0x40
20007d88:	4283      	cmp	r3, r0
20007d8a:	dc6e      	bgt.n	20007e6a <_vfprintf_r+0x1846>
20007d8c:	990a      	ldr	r1, [sp, #40]	; 0x28
20007d8e:	f011 0f01 	tst.w	r1, #1
20007d92:	f040 808e 	bne.w	20007eb2 <_vfprintf_r+0x188e>
20007d96:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007d9a:	2367      	movs	r3, #103	; 0x67
20007d9c:	920c      	str	r2, [sp, #48]	; 0x30
20007d9e:	9316      	str	r3, [sp, #88]	; 0x58
20007da0:	e691      	b.n	20007ac6 <_vfprintf_r+0x14a2>
20007da2:	2700      	movs	r7, #0
20007da4:	461d      	mov	r5, r3
20007da6:	f7fe bce9 	b.w	2000677c <_vfprintf_r+0x158>
20007daa:	9910      	ldr	r1, [sp, #64]	; 0x40
20007dac:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007db0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20007db4:	910c      	str	r1, [sp, #48]	; 0x30
20007db6:	f7fe be04 	b.w	200069c2 <_vfprintf_r+0x39e>
20007dba:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20007dbe:	459b      	cmp	fp, r3
20007dc0:	bf98      	it	ls
20007dc2:	469b      	movls	fp, r3
20007dc4:	f67f ae39 	bls.w	20007a3a <_vfprintf_r+0x1416>
20007dc8:	2230      	movs	r2, #48	; 0x30
20007dca:	f803 2b01 	strb.w	r2, [r3], #1
20007dce:	459b      	cmp	fp, r3
20007dd0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20007dd4:	d8f9      	bhi.n	20007dca <_vfprintf_r+0x17a6>
20007dd6:	e630      	b.n	20007a3a <_vfprintf_r+0x1416>
20007dd8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ddc:	4648      	mov	r0, r9
20007dde:	4631      	mov	r1, r6
20007de0:	320c      	adds	r2, #12
20007de2:	f7fe fc11 	bl	20006608 <__sprint_r>
20007de6:	2800      	cmp	r0, #0
20007de8:	f47e ad3c 	bne.w	20006864 <_vfprintf_r+0x240>
20007dec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007df0:	3304      	adds	r3, #4
20007df2:	e508      	b.n	20007806 <_vfprintf_r+0x11e2>
20007df4:	46bc      	mov	ip, r7
20007df6:	3302      	adds	r3, #2
20007df8:	e5db      	b.n	200079b2 <_vfprintf_r+0x138e>
20007dfa:	3707      	adds	r7, #7
20007dfc:	e5b9      	b.n	20007972 <_vfprintf_r+0x134e>
20007dfe:	f246 6c67 	movw	ip, #26215	; 0x6667
20007e02:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20007e06:	3103      	adds	r1, #3
20007e08:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20007e0c:	fb8c 2003 	smull	r2, r0, ip, r3
20007e10:	17da      	asrs	r2, r3, #31
20007e12:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20007e16:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20007e1a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20007e1e:	4613      	mov	r3, r2
20007e20:	3030      	adds	r0, #48	; 0x30
20007e22:	2a09      	cmp	r2, #9
20007e24:	f801 0d01 	strb.w	r0, [r1, #-1]!
20007e28:	dcf0      	bgt.n	20007e0c <_vfprintf_r+0x17e8>
20007e2a:	3330      	adds	r3, #48	; 0x30
20007e2c:	1e48      	subs	r0, r1, #1
20007e2e:	b2da      	uxtb	r2, r3
20007e30:	f801 2c01 	strb.w	r2, [r1, #-1]
20007e34:	9b07      	ldr	r3, [sp, #28]
20007e36:	4283      	cmp	r3, r0
20007e38:	d96a      	bls.n	20007f10 <_vfprintf_r+0x18ec>
20007e3a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007e3e:	3303      	adds	r3, #3
20007e40:	e001      	b.n	20007e46 <_vfprintf_r+0x1822>
20007e42:	f811 2b01 	ldrb.w	r2, [r1], #1
20007e46:	f803 2c01 	strb.w	r2, [r3, #-1]
20007e4a:	461a      	mov	r2, r3
20007e4c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20007e50:	3301      	adds	r3, #1
20007e52:	458c      	cmp	ip, r1
20007e54:	d8f5      	bhi.n	20007e42 <_vfprintf_r+0x181e>
20007e56:	e625      	b.n	20007aa4 <_vfprintf_r+0x1480>
20007e58:	222d      	movs	r2, #45	; 0x2d
20007e5a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20007e5e:	9217      	str	r2, [sp, #92]	; 0x5c
20007e60:	e598      	b.n	20007994 <_vfprintf_r+0x1370>
20007e62:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007e66:	9010      	str	r0, [sp, #64]	; 0x40
20007e68:	e603      	b.n	20007a72 <_vfprintf_r+0x144e>
20007e6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20007e6c:	991a      	ldr	r1, [sp, #104]	; 0x68
20007e6e:	2b00      	cmp	r3, #0
20007e70:	bfda      	itte	le
20007e72:	9810      	ldrle	r0, [sp, #64]	; 0x40
20007e74:	f1c0 0302 	rsble	r3, r0, #2
20007e78:	2301      	movgt	r3, #1
20007e7a:	185b      	adds	r3, r3, r1
20007e7c:	2267      	movs	r2, #103	; 0x67
20007e7e:	9310      	str	r3, [sp, #64]	; 0x40
20007e80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20007e84:	9216      	str	r2, [sp, #88]	; 0x58
20007e86:	930c      	str	r3, [sp, #48]	; 0x30
20007e88:	e61d      	b.n	20007ac6 <_vfprintf_r+0x14a2>
20007e8a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007e8e:	2800      	cmp	r0, #0
20007e90:	9010      	str	r0, [sp, #64]	; 0x40
20007e92:	dd31      	ble.n	20007ef8 <_vfprintf_r+0x18d4>
20007e94:	b91f      	cbnz	r7, 20007e9e <_vfprintf_r+0x187a>
20007e96:	990a      	ldr	r1, [sp, #40]	; 0x28
20007e98:	f011 0f01 	tst.w	r1, #1
20007e9c:	d00e      	beq.n	20007ebc <_vfprintf_r+0x1898>
20007e9e:	9810      	ldr	r0, [sp, #64]	; 0x40
20007ea0:	2166      	movs	r1, #102	; 0x66
20007ea2:	9116      	str	r1, [sp, #88]	; 0x58
20007ea4:	1c43      	adds	r3, r0, #1
20007ea6:	19db      	adds	r3, r3, r7
20007ea8:	9310      	str	r3, [sp, #64]	; 0x40
20007eaa:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20007eae:	920c      	str	r2, [sp, #48]	; 0x30
20007eb0:	e609      	b.n	20007ac6 <_vfprintf_r+0x14a2>
20007eb2:	9810      	ldr	r0, [sp, #64]	; 0x40
20007eb4:	2167      	movs	r1, #103	; 0x67
20007eb6:	9116      	str	r1, [sp, #88]	; 0x58
20007eb8:	3001      	adds	r0, #1
20007eba:	9010      	str	r0, [sp, #64]	; 0x40
20007ebc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007ec0:	920c      	str	r2, [sp, #48]	; 0x30
20007ec2:	e600      	b.n	20007ac6 <_vfprintf_r+0x14a2>
20007ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007ec6:	781a      	ldrb	r2, [r3, #0]
20007ec8:	680f      	ldr	r7, [r1, #0]
20007eca:	3104      	adds	r1, #4
20007ecc:	910b      	str	r1, [sp, #44]	; 0x2c
20007ece:	2f00      	cmp	r7, #0
20007ed0:	bfb8      	it	lt
20007ed2:	f04f 37ff 	movlt.w	r7, #4294967295
20007ed6:	f7fe bc50 	b.w	2000677a <_vfprintf_r+0x156>
20007eda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007edc:	f012 0f01 	tst.w	r2, #1
20007ee0:	bf04      	itt	eq
20007ee2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20007ee6:	930c      	streq	r3, [sp, #48]	; 0x30
20007ee8:	f43f aded 	beq.w	20007ac6 <_vfprintf_r+0x14a2>
20007eec:	e5e5      	b.n	20007aba <_vfprintf_r+0x1496>
20007eee:	222d      	movs	r2, #45	; 0x2d
20007ef0:	425b      	negs	r3, r3
20007ef2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007ef6:	e5c9      	b.n	20007a8c <_vfprintf_r+0x1468>
20007ef8:	b977      	cbnz	r7, 20007f18 <_vfprintf_r+0x18f4>
20007efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007efc:	f013 0f01 	tst.w	r3, #1
20007f00:	d10a      	bne.n	20007f18 <_vfprintf_r+0x18f4>
20007f02:	f04f 0c01 	mov.w	ip, #1
20007f06:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20007f0a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20007f0e:	e5da      	b.n	20007ac6 <_vfprintf_r+0x14a2>
20007f10:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007f14:	3202      	adds	r2, #2
20007f16:	e5c5      	b.n	20007aa4 <_vfprintf_r+0x1480>
20007f18:	3702      	adds	r7, #2
20007f1a:	2166      	movs	r1, #102	; 0x66
20007f1c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007f20:	9710      	str	r7, [sp, #64]	; 0x40
20007f22:	9116      	str	r1, [sp, #88]	; 0x58
20007f24:	920c      	str	r2, [sp, #48]	; 0x30
20007f26:	e5ce      	b.n	20007ac6 <_vfprintf_r+0x14a2>
20007f28:	2000c0c8 	.word	0x2000c0c8

20007f2c <vfprintf>:
20007f2c:	b410      	push	{r4}
20007f2e:	f24c 340c 	movw	r4, #49932	; 0xc30c
20007f32:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007f36:	468c      	mov	ip, r1
20007f38:	4613      	mov	r3, r2
20007f3a:	4601      	mov	r1, r0
20007f3c:	4662      	mov	r2, ip
20007f3e:	6820      	ldr	r0, [r4, #0]
20007f40:	bc10      	pop	{r4}
20007f42:	f7fe bb6f 	b.w	20006624 <_vfprintf_r>
20007f46:	bf00      	nop

20007f48 <__swsetup_r>:
20007f48:	b570      	push	{r4, r5, r6, lr}
20007f4a:	f24c 350c 	movw	r5, #49932	; 0xc30c
20007f4e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007f52:	4606      	mov	r6, r0
20007f54:	460c      	mov	r4, r1
20007f56:	6828      	ldr	r0, [r5, #0]
20007f58:	b110      	cbz	r0, 20007f60 <__swsetup_r+0x18>
20007f5a:	6983      	ldr	r3, [r0, #24]
20007f5c:	2b00      	cmp	r3, #0
20007f5e:	d036      	beq.n	20007fce <__swsetup_r+0x86>
20007f60:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
20007f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007f68:	429c      	cmp	r4, r3
20007f6a:	d038      	beq.n	20007fde <__swsetup_r+0x96>
20007f6c:	f24c 1308 	movw	r3, #49416	; 0xc108
20007f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007f74:	429c      	cmp	r4, r3
20007f76:	d041      	beq.n	20007ffc <__swsetup_r+0xb4>
20007f78:	f24c 1328 	movw	r3, #49448	; 0xc128
20007f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007f80:	429c      	cmp	r4, r3
20007f82:	bf04      	itt	eq
20007f84:	682b      	ldreq	r3, [r5, #0]
20007f86:	68dc      	ldreq	r4, [r3, #12]
20007f88:	89a2      	ldrh	r2, [r4, #12]
20007f8a:	4611      	mov	r1, r2
20007f8c:	b293      	uxth	r3, r2
20007f8e:	f013 0f08 	tst.w	r3, #8
20007f92:	4618      	mov	r0, r3
20007f94:	bf18      	it	ne
20007f96:	6922      	ldrne	r2, [r4, #16]
20007f98:	d033      	beq.n	20008002 <__swsetup_r+0xba>
20007f9a:	b31a      	cbz	r2, 20007fe4 <__swsetup_r+0x9c>
20007f9c:	f013 0101 	ands.w	r1, r3, #1
20007fa0:	d007      	beq.n	20007fb2 <__swsetup_r+0x6a>
20007fa2:	6963      	ldr	r3, [r4, #20]
20007fa4:	2100      	movs	r1, #0
20007fa6:	60a1      	str	r1, [r4, #8]
20007fa8:	425b      	negs	r3, r3
20007faa:	61a3      	str	r3, [r4, #24]
20007fac:	b142      	cbz	r2, 20007fc0 <__swsetup_r+0x78>
20007fae:	2000      	movs	r0, #0
20007fb0:	bd70      	pop	{r4, r5, r6, pc}
20007fb2:	f013 0f02 	tst.w	r3, #2
20007fb6:	bf08      	it	eq
20007fb8:	6961      	ldreq	r1, [r4, #20]
20007fba:	60a1      	str	r1, [r4, #8]
20007fbc:	2a00      	cmp	r2, #0
20007fbe:	d1f6      	bne.n	20007fae <__swsetup_r+0x66>
20007fc0:	89a3      	ldrh	r3, [r4, #12]
20007fc2:	f013 0f80 	tst.w	r3, #128	; 0x80
20007fc6:	d0f2      	beq.n	20007fae <__swsetup_r+0x66>
20007fc8:	f04f 30ff 	mov.w	r0, #4294967295
20007fcc:	bd70      	pop	{r4, r5, r6, pc}
20007fce:	f001 f98b 	bl	200092e8 <__sinit>
20007fd2:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
20007fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007fda:	429c      	cmp	r4, r3
20007fdc:	d1c6      	bne.n	20007f6c <__swsetup_r+0x24>
20007fde:	682b      	ldr	r3, [r5, #0]
20007fe0:	685c      	ldr	r4, [r3, #4]
20007fe2:	e7d1      	b.n	20007f88 <__swsetup_r+0x40>
20007fe4:	f403 7120 	and.w	r1, r3, #640	; 0x280
20007fe8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20007fec:	d0d6      	beq.n	20007f9c <__swsetup_r+0x54>
20007fee:	4630      	mov	r0, r6
20007ff0:	4621      	mov	r1, r4
20007ff2:	f001 fd01 	bl	200099f8 <__smakebuf_r>
20007ff6:	89a3      	ldrh	r3, [r4, #12]
20007ff8:	6922      	ldr	r2, [r4, #16]
20007ffa:	e7cf      	b.n	20007f9c <__swsetup_r+0x54>
20007ffc:	682b      	ldr	r3, [r5, #0]
20007ffe:	689c      	ldr	r4, [r3, #8]
20008000:	e7c2      	b.n	20007f88 <__swsetup_r+0x40>
20008002:	f013 0f10 	tst.w	r3, #16
20008006:	d0df      	beq.n	20007fc8 <__swsetup_r+0x80>
20008008:	f013 0f04 	tst.w	r3, #4
2000800c:	bf08      	it	eq
2000800e:	6922      	ldreq	r2, [r4, #16]
20008010:	d017      	beq.n	20008042 <__swsetup_r+0xfa>
20008012:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008014:	b151      	cbz	r1, 2000802c <__swsetup_r+0xe4>
20008016:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000801a:	4299      	cmp	r1, r3
2000801c:	d003      	beq.n	20008026 <__swsetup_r+0xde>
2000801e:	4630      	mov	r0, r6
20008020:	f001 f9e6 	bl	200093f0 <_free_r>
20008024:	89a2      	ldrh	r2, [r4, #12]
20008026:	b290      	uxth	r0, r2
20008028:	2300      	movs	r3, #0
2000802a:	6363      	str	r3, [r4, #52]	; 0x34
2000802c:	6922      	ldr	r2, [r4, #16]
2000802e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20008032:	f2c0 0100 	movt	r1, #0
20008036:	2300      	movs	r3, #0
20008038:	ea00 0101 	and.w	r1, r0, r1
2000803c:	6063      	str	r3, [r4, #4]
2000803e:	81a1      	strh	r1, [r4, #12]
20008040:	6022      	str	r2, [r4, #0]
20008042:	f041 0308 	orr.w	r3, r1, #8
20008046:	81a3      	strh	r3, [r4, #12]
20008048:	b29b      	uxth	r3, r3
2000804a:	e7a6      	b.n	20007f9a <__swsetup_r+0x52>
2000804c:	0000      	lsls	r0, r0, #0
	...

20008050 <quorem>:
20008050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008054:	6903      	ldr	r3, [r0, #16]
20008056:	690e      	ldr	r6, [r1, #16]
20008058:	4682      	mov	sl, r0
2000805a:	4689      	mov	r9, r1
2000805c:	429e      	cmp	r6, r3
2000805e:	f300 8083 	bgt.w	20008168 <quorem+0x118>
20008062:	1cf2      	adds	r2, r6, #3
20008064:	f101 0514 	add.w	r5, r1, #20
20008068:	f100 0414 	add.w	r4, r0, #20
2000806c:	3e01      	subs	r6, #1
2000806e:	0092      	lsls	r2, r2, #2
20008070:	188b      	adds	r3, r1, r2
20008072:	1812      	adds	r2, r2, r0
20008074:	f103 0804 	add.w	r8, r3, #4
20008078:	6859      	ldr	r1, [r3, #4]
2000807a:	6850      	ldr	r0, [r2, #4]
2000807c:	3101      	adds	r1, #1
2000807e:	f002 ffb3 	bl	2000afe8 <__aeabi_uidiv>
20008082:	4607      	mov	r7, r0
20008084:	2800      	cmp	r0, #0
20008086:	d039      	beq.n	200080fc <quorem+0xac>
20008088:	2300      	movs	r3, #0
2000808a:	469c      	mov	ip, r3
2000808c:	461a      	mov	r2, r3
2000808e:	58e9      	ldr	r1, [r5, r3]
20008090:	58e0      	ldr	r0, [r4, r3]
20008092:	fa1f fe81 	uxth.w	lr, r1
20008096:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000809a:	b281      	uxth	r1, r0
2000809c:	fb0e ce07 	mla	lr, lr, r7, ip
200080a0:	1851      	adds	r1, r2, r1
200080a2:	fb0b fc07 	mul.w	ip, fp, r7
200080a6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200080aa:	fa1f fe8e 	uxth.w	lr, lr
200080ae:	ebce 0101 	rsb	r1, lr, r1
200080b2:	fa1f f28c 	uxth.w	r2, ip
200080b6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200080ba:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200080be:	fa1f fe81 	uxth.w	lr, r1
200080c2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200080c6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200080ca:	50e1      	str	r1, [r4, r3]
200080cc:	3304      	adds	r3, #4
200080ce:	1412      	asrs	r2, r2, #16
200080d0:	1959      	adds	r1, r3, r5
200080d2:	4588      	cmp	r8, r1
200080d4:	d2db      	bcs.n	2000808e <quorem+0x3e>
200080d6:	1d32      	adds	r2, r6, #4
200080d8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200080dc:	6859      	ldr	r1, [r3, #4]
200080de:	b969      	cbnz	r1, 200080fc <quorem+0xac>
200080e0:	429c      	cmp	r4, r3
200080e2:	d209      	bcs.n	200080f8 <quorem+0xa8>
200080e4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200080e8:	b112      	cbz	r2, 200080f0 <quorem+0xa0>
200080ea:	e005      	b.n	200080f8 <quorem+0xa8>
200080ec:	681a      	ldr	r2, [r3, #0]
200080ee:	b91a      	cbnz	r2, 200080f8 <quorem+0xa8>
200080f0:	3b04      	subs	r3, #4
200080f2:	3e01      	subs	r6, #1
200080f4:	429c      	cmp	r4, r3
200080f6:	d3f9      	bcc.n	200080ec <quorem+0x9c>
200080f8:	f8ca 6010 	str.w	r6, [sl, #16]
200080fc:	4649      	mov	r1, r9
200080fe:	4650      	mov	r0, sl
20008100:	f001 fdd0 	bl	20009ca4 <__mcmp>
20008104:	2800      	cmp	r0, #0
20008106:	db2c      	blt.n	20008162 <quorem+0x112>
20008108:	2300      	movs	r3, #0
2000810a:	3701      	adds	r7, #1
2000810c:	469c      	mov	ip, r3
2000810e:	58ea      	ldr	r2, [r5, r3]
20008110:	58e0      	ldr	r0, [r4, r3]
20008112:	b291      	uxth	r1, r2
20008114:	0c12      	lsrs	r2, r2, #16
20008116:	fa1f f980 	uxth.w	r9, r0
2000811a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000811e:	ebc1 0109 	rsb	r1, r1, r9
20008122:	4461      	add	r1, ip
20008124:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008128:	b289      	uxth	r1, r1
2000812a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000812e:	50e1      	str	r1, [r4, r3]
20008130:	3304      	adds	r3, #4
20008132:	ea4f 4c22 	mov.w	ip, r2, asr #16
20008136:	195a      	adds	r2, r3, r5
20008138:	4590      	cmp	r8, r2
2000813a:	d2e8      	bcs.n	2000810e <quorem+0xbe>
2000813c:	1d32      	adds	r2, r6, #4
2000813e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20008142:	6859      	ldr	r1, [r3, #4]
20008144:	b969      	cbnz	r1, 20008162 <quorem+0x112>
20008146:	429c      	cmp	r4, r3
20008148:	d209      	bcs.n	2000815e <quorem+0x10e>
2000814a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000814e:	b112      	cbz	r2, 20008156 <quorem+0x106>
20008150:	e005      	b.n	2000815e <quorem+0x10e>
20008152:	681a      	ldr	r2, [r3, #0]
20008154:	b91a      	cbnz	r2, 2000815e <quorem+0x10e>
20008156:	3b04      	subs	r3, #4
20008158:	3e01      	subs	r6, #1
2000815a:	429c      	cmp	r4, r3
2000815c:	d3f9      	bcc.n	20008152 <quorem+0x102>
2000815e:	f8ca 6010 	str.w	r6, [sl, #16]
20008162:	4638      	mov	r0, r7
20008164:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008168:	2000      	movs	r0, #0
2000816a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000816e:	bf00      	nop

20008170 <_dtoa_r>:
20008170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008174:	6a46      	ldr	r6, [r0, #36]	; 0x24
20008176:	b0a1      	sub	sp, #132	; 0x84
20008178:	4604      	mov	r4, r0
2000817a:	4690      	mov	r8, r2
2000817c:	4699      	mov	r9, r3
2000817e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20008180:	2e00      	cmp	r6, #0
20008182:	f000 8423 	beq.w	200089cc <_dtoa_r+0x85c>
20008186:	6832      	ldr	r2, [r6, #0]
20008188:	b182      	cbz	r2, 200081ac <_dtoa_r+0x3c>
2000818a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000818c:	f04f 0c01 	mov.w	ip, #1
20008190:	6876      	ldr	r6, [r6, #4]
20008192:	4620      	mov	r0, r4
20008194:	680b      	ldr	r3, [r1, #0]
20008196:	6056      	str	r6, [r2, #4]
20008198:	684a      	ldr	r2, [r1, #4]
2000819a:	4619      	mov	r1, r3
2000819c:	fa0c f202 	lsl.w	r2, ip, r2
200081a0:	609a      	str	r2, [r3, #8]
200081a2:	f001 feb9 	bl	20009f18 <_Bfree>
200081a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200081a8:	2200      	movs	r2, #0
200081aa:	601a      	str	r2, [r3, #0]
200081ac:	f1b9 0600 	subs.w	r6, r9, #0
200081b0:	db38      	blt.n	20008224 <_dtoa_r+0xb4>
200081b2:	2300      	movs	r3, #0
200081b4:	602b      	str	r3, [r5, #0]
200081b6:	f240 0300 	movw	r3, #0
200081ba:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200081be:	461a      	mov	r2, r3
200081c0:	ea06 0303 	and.w	r3, r6, r3
200081c4:	4293      	cmp	r3, r2
200081c6:	d017      	beq.n	200081f8 <_dtoa_r+0x88>
200081c8:	2200      	movs	r2, #0
200081ca:	2300      	movs	r3, #0
200081cc:	4640      	mov	r0, r8
200081ce:	4649      	mov	r1, r9
200081d0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200081d4:	f003 f89c 	bl	2000b310 <__aeabi_dcmpeq>
200081d8:	2800      	cmp	r0, #0
200081da:	d029      	beq.n	20008230 <_dtoa_r+0xc0>
200081dc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200081de:	2301      	movs	r3, #1
200081e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200081e2:	6003      	str	r3, [r0, #0]
200081e4:	2900      	cmp	r1, #0
200081e6:	f000 80d0 	beq.w	2000838a <_dtoa_r+0x21a>
200081ea:	4b79      	ldr	r3, [pc, #484]	; (200083d0 <_dtoa_r+0x260>)
200081ec:	1e58      	subs	r0, r3, #1
200081ee:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200081f0:	6013      	str	r3, [r2, #0]
200081f2:	b021      	add	sp, #132	; 0x84
200081f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200081f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200081fa:	f242 730f 	movw	r3, #9999	; 0x270f
200081fe:	6003      	str	r3, [r0, #0]
20008200:	f1b8 0f00 	cmp.w	r8, #0
20008204:	f000 8095 	beq.w	20008332 <_dtoa_r+0x1c2>
20008208:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
2000820c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008210:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008212:	2900      	cmp	r1, #0
20008214:	d0ed      	beq.n	200081f2 <_dtoa_r+0x82>
20008216:	78c2      	ldrb	r2, [r0, #3]
20008218:	1cc3      	adds	r3, r0, #3
2000821a:	2a00      	cmp	r2, #0
2000821c:	d0e7      	beq.n	200081ee <_dtoa_r+0x7e>
2000821e:	f100 0308 	add.w	r3, r0, #8
20008222:	e7e4      	b.n	200081ee <_dtoa_r+0x7e>
20008224:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008228:	2301      	movs	r3, #1
2000822a:	46b1      	mov	r9, r6
2000822c:	602b      	str	r3, [r5, #0]
2000822e:	e7c2      	b.n	200081b6 <_dtoa_r+0x46>
20008230:	4620      	mov	r0, r4
20008232:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008236:	a91e      	add	r1, sp, #120	; 0x78
20008238:	9100      	str	r1, [sp, #0]
2000823a:	a91f      	add	r1, sp, #124	; 0x7c
2000823c:	9101      	str	r1, [sp, #4]
2000823e:	f001 febd 	bl	20009fbc <__d2b>
20008242:	f3c6 550a 	ubfx	r5, r6, #20, #11
20008246:	4683      	mov	fp, r0
20008248:	2d00      	cmp	r5, #0
2000824a:	d07e      	beq.n	2000834a <_dtoa_r+0x1da>
2000824c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008250:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20008254:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20008256:	3d07      	subs	r5, #7
20008258:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000825c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008260:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20008264:	2300      	movs	r3, #0
20008266:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000826a:	9319      	str	r3, [sp, #100]	; 0x64
2000826c:	f240 0300 	movw	r3, #0
20008270:	2200      	movs	r2, #0
20008272:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20008276:	f7fb fdc3 	bl	20003e00 <__aeabi_dsub>
2000827a:	a34f      	add	r3, pc, #316	; (adr r3, 200083b8 <_dtoa_r+0x248>)
2000827c:	e9d3 2300 	ldrd	r2, r3, [r3]
20008280:	f7fb ff72 	bl	20004168 <__aeabi_dmul>
20008284:	a34e      	add	r3, pc, #312	; (adr r3, 200083c0 <_dtoa_r+0x250>)
20008286:	e9d3 2300 	ldrd	r2, r3, [r3]
2000828a:	f7fb fdbb 	bl	20003e04 <__adddf3>
2000828e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20008292:	4628      	mov	r0, r5
20008294:	f7fb ff02 	bl	2000409c <__aeabi_i2d>
20008298:	a34b      	add	r3, pc, #300	; (adr r3, 200083c8 <_dtoa_r+0x258>)
2000829a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000829e:	f7fb ff63 	bl	20004168 <__aeabi_dmul>
200082a2:	4602      	mov	r2, r0
200082a4:	460b      	mov	r3, r1
200082a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200082aa:	f7fb fdab 	bl	20003e04 <__adddf3>
200082ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
200082b2:	f003 f85f 	bl	2000b374 <__aeabi_d2iz>
200082b6:	2200      	movs	r2, #0
200082b8:	2300      	movs	r3, #0
200082ba:	4606      	mov	r6, r0
200082bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200082c0:	f003 f830 	bl	2000b324 <__aeabi_dcmplt>
200082c4:	b140      	cbz	r0, 200082d8 <_dtoa_r+0x168>
200082c6:	4630      	mov	r0, r6
200082c8:	f7fb fee8 	bl	2000409c <__aeabi_i2d>
200082cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200082d0:	f003 f81e 	bl	2000b310 <__aeabi_dcmpeq>
200082d4:	b900      	cbnz	r0, 200082d8 <_dtoa_r+0x168>
200082d6:	3e01      	subs	r6, #1
200082d8:	2e16      	cmp	r6, #22
200082da:	d95b      	bls.n	20008394 <_dtoa_r+0x224>
200082dc:	2301      	movs	r3, #1
200082de:	9318      	str	r3, [sp, #96]	; 0x60
200082e0:	3f01      	subs	r7, #1
200082e2:	ebb7 0a05 	subs.w	sl, r7, r5
200082e6:	bf42      	ittt	mi
200082e8:	f1ca 0a00 	rsbmi	sl, sl, #0
200082ec:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200082f0:	f04f 0a00 	movmi.w	sl, #0
200082f4:	d401      	bmi.n	200082fa <_dtoa_r+0x18a>
200082f6:	2200      	movs	r2, #0
200082f8:	920f      	str	r2, [sp, #60]	; 0x3c
200082fa:	2e00      	cmp	r6, #0
200082fc:	f2c0 8371 	blt.w	200089e2 <_dtoa_r+0x872>
20008300:	44b2      	add	sl, r6
20008302:	2300      	movs	r3, #0
20008304:	9617      	str	r6, [sp, #92]	; 0x5c
20008306:	9315      	str	r3, [sp, #84]	; 0x54
20008308:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000830a:	2b09      	cmp	r3, #9
2000830c:	d862      	bhi.n	200083d4 <_dtoa_r+0x264>
2000830e:	2b05      	cmp	r3, #5
20008310:	f340 8677 	ble.w	20009002 <_dtoa_r+0xe92>
20008314:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008316:	2700      	movs	r7, #0
20008318:	3804      	subs	r0, #4
2000831a:	902a      	str	r0, [sp, #168]	; 0xa8
2000831c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000831e:	1e8b      	subs	r3, r1, #2
20008320:	2b03      	cmp	r3, #3
20008322:	f200 83dd 	bhi.w	20008ae0 <_dtoa_r+0x970>
20008326:	e8df f013 	tbh	[pc, r3, lsl #1]
2000832a:	03a5      	.short	0x03a5
2000832c:	03d503d8 	.word	0x03d503d8
20008330:	03c4      	.short	0x03c4
20008332:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20008336:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000833a:	2e00      	cmp	r6, #0
2000833c:	f47f af64 	bne.w	20008208 <_dtoa_r+0x98>
20008340:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20008344:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008348:	e762      	b.n	20008210 <_dtoa_r+0xa0>
2000834a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000834c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000834e:	18fb      	adds	r3, r7, r3
20008350:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008354:	1c9d      	adds	r5, r3, #2
20008356:	2d20      	cmp	r5, #32
20008358:	bfdc      	itt	le
2000835a:	f1c5 0020 	rsble	r0, r5, #32
2000835e:	fa08 f000 	lslle.w	r0, r8, r0
20008362:	dd08      	ble.n	20008376 <_dtoa_r+0x206>
20008364:	3b1e      	subs	r3, #30
20008366:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000836a:	fa16 f202 	lsls.w	r2, r6, r2
2000836e:	fa28 f303 	lsr.w	r3, r8, r3
20008372:	ea42 0003 	orr.w	r0, r2, r3
20008376:	f7fb fe81 	bl	2000407c <__aeabi_ui2d>
2000837a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000837e:	2201      	movs	r2, #1
20008380:	3d03      	subs	r5, #3
20008382:	9219      	str	r2, [sp, #100]	; 0x64
20008384:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20008388:	e770      	b.n	2000826c <_dtoa_r+0xfc>
2000838a:	f24c 00b4 	movw	r0, #49332	; 0xc0b4
2000838e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008392:	e72e      	b.n	200081f2 <_dtoa_r+0x82>
20008394:	f24c 1390 	movw	r3, #49552	; 0xc190
20008398:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000839c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083a0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200083a4:	e9d3 2300 	ldrd	r2, r3, [r3]
200083a8:	f002 ffbc 	bl	2000b324 <__aeabi_dcmplt>
200083ac:	2800      	cmp	r0, #0
200083ae:	f040 8320 	bne.w	200089f2 <_dtoa_r+0x882>
200083b2:	9018      	str	r0, [sp, #96]	; 0x60
200083b4:	e794      	b.n	200082e0 <_dtoa_r+0x170>
200083b6:	bf00      	nop
200083b8:	636f4361 	.word	0x636f4361
200083bc:	3fd287a7 	.word	0x3fd287a7
200083c0:	8b60c8b3 	.word	0x8b60c8b3
200083c4:	3fc68a28 	.word	0x3fc68a28
200083c8:	509f79fb 	.word	0x509f79fb
200083cc:	3fd34413 	.word	0x3fd34413
200083d0:	2000c0b5 	.word	0x2000c0b5
200083d4:	2300      	movs	r3, #0
200083d6:	f04f 30ff 	mov.w	r0, #4294967295
200083da:	461f      	mov	r7, r3
200083dc:	2101      	movs	r1, #1
200083de:	932a      	str	r3, [sp, #168]	; 0xa8
200083e0:	9011      	str	r0, [sp, #68]	; 0x44
200083e2:	9116      	str	r1, [sp, #88]	; 0x58
200083e4:	9008      	str	r0, [sp, #32]
200083e6:	932b      	str	r3, [sp, #172]	; 0xac
200083e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200083ea:	2300      	movs	r3, #0
200083ec:	606b      	str	r3, [r5, #4]
200083ee:	4620      	mov	r0, r4
200083f0:	6869      	ldr	r1, [r5, #4]
200083f2:	f001 fdad 	bl	20009f50 <_Balloc>
200083f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200083f8:	6028      	str	r0, [r5, #0]
200083fa:	681b      	ldr	r3, [r3, #0]
200083fc:	9310      	str	r3, [sp, #64]	; 0x40
200083fe:	2f00      	cmp	r7, #0
20008400:	f000 815b 	beq.w	200086ba <_dtoa_r+0x54a>
20008404:	2e00      	cmp	r6, #0
20008406:	f340 842a 	ble.w	20008c5e <_dtoa_r+0xaee>
2000840a:	f24c 1390 	movw	r3, #49552	; 0xc190
2000840e:	f006 020f 	and.w	r2, r6, #15
20008412:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008416:	1135      	asrs	r5, r6, #4
20008418:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000841c:	f015 0f10 	tst.w	r5, #16
20008420:	e9d3 0100 	ldrd	r0, r1, [r3]
20008424:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008428:	f000 82e7 	beq.w	200089fa <_dtoa_r+0x88a>
2000842c:	f24c 2368 	movw	r3, #49768	; 0xc268
20008430:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008434:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008438:	f005 050f 	and.w	r5, r5, #15
2000843c:	f04f 0803 	mov.w	r8, #3
20008440:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20008444:	f7fb ffba 	bl	200043bc <__aeabi_ddiv>
20008448:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000844c:	b1bd      	cbz	r5, 2000847e <_dtoa_r+0x30e>
2000844e:	f24c 2768 	movw	r7, #49768	; 0xc268
20008452:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008456:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000845a:	f015 0f01 	tst.w	r5, #1
2000845e:	4610      	mov	r0, r2
20008460:	4619      	mov	r1, r3
20008462:	d007      	beq.n	20008474 <_dtoa_r+0x304>
20008464:	e9d7 2300 	ldrd	r2, r3, [r7]
20008468:	f108 0801 	add.w	r8, r8, #1
2000846c:	f7fb fe7c 	bl	20004168 <__aeabi_dmul>
20008470:	4602      	mov	r2, r0
20008472:	460b      	mov	r3, r1
20008474:	3708      	adds	r7, #8
20008476:	106d      	asrs	r5, r5, #1
20008478:	d1ef      	bne.n	2000845a <_dtoa_r+0x2ea>
2000847a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000847e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008482:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20008486:	f7fb ff99 	bl	200043bc <__aeabi_ddiv>
2000848a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000848e:	9918      	ldr	r1, [sp, #96]	; 0x60
20008490:	2900      	cmp	r1, #0
20008492:	f000 80de 	beq.w	20008652 <_dtoa_r+0x4e2>
20008496:	f240 0300 	movw	r3, #0
2000849a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000849e:	2200      	movs	r2, #0
200084a0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200084a4:	f04f 0500 	mov.w	r5, #0
200084a8:	f002 ff3c 	bl	2000b324 <__aeabi_dcmplt>
200084ac:	b108      	cbz	r0, 200084b2 <_dtoa_r+0x342>
200084ae:	f04f 0501 	mov.w	r5, #1
200084b2:	9a08      	ldr	r2, [sp, #32]
200084b4:	2a00      	cmp	r2, #0
200084b6:	bfd4      	ite	le
200084b8:	2500      	movle	r5, #0
200084ba:	f005 0501 	andgt.w	r5, r5, #1
200084be:	2d00      	cmp	r5, #0
200084c0:	f000 80c7 	beq.w	20008652 <_dtoa_r+0x4e2>
200084c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200084c6:	2b00      	cmp	r3, #0
200084c8:	f340 80f5 	ble.w	200086b6 <_dtoa_r+0x546>
200084cc:	f240 0300 	movw	r3, #0
200084d0:	2200      	movs	r2, #0
200084d2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200084d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200084da:	f7fb fe45 	bl	20004168 <__aeabi_dmul>
200084de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200084e2:	f108 0001 	add.w	r0, r8, #1
200084e6:	1e71      	subs	r1, r6, #1
200084e8:	9112      	str	r1, [sp, #72]	; 0x48
200084ea:	f7fb fdd7 	bl	2000409c <__aeabi_i2d>
200084ee:	4602      	mov	r2, r0
200084f0:	460b      	mov	r3, r1
200084f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200084f6:	f7fb fe37 	bl	20004168 <__aeabi_dmul>
200084fa:	f240 0300 	movw	r3, #0
200084fe:	2200      	movs	r2, #0
20008500:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008504:	f7fb fc7e 	bl	20003e04 <__adddf3>
20008508:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
2000850c:	4680      	mov	r8, r0
2000850e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20008512:	9b16      	ldr	r3, [sp, #88]	; 0x58
20008514:	2b00      	cmp	r3, #0
20008516:	f000 83ad 	beq.w	20008c74 <_dtoa_r+0xb04>
2000851a:	f24c 1390 	movw	r3, #49552	; 0xc190
2000851e:	f240 0100 	movw	r1, #0
20008522:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008526:	2000      	movs	r0, #0
20008528:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
2000852c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008530:	f8cd c00c 	str.w	ip, [sp, #12]
20008534:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20008538:	f7fb ff40 	bl	200043bc <__aeabi_ddiv>
2000853c:	4642      	mov	r2, r8
2000853e:	464b      	mov	r3, r9
20008540:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008542:	f7fb fc5d 	bl	20003e00 <__aeabi_dsub>
20008546:	4680      	mov	r8, r0
20008548:	4689      	mov	r9, r1
2000854a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000854e:	f002 ff11 	bl	2000b374 <__aeabi_d2iz>
20008552:	4607      	mov	r7, r0
20008554:	f7fb fda2 	bl	2000409c <__aeabi_i2d>
20008558:	4602      	mov	r2, r0
2000855a:	460b      	mov	r3, r1
2000855c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008560:	f7fb fc4e 	bl	20003e00 <__aeabi_dsub>
20008564:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008568:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000856c:	4640      	mov	r0, r8
2000856e:	f805 3b01 	strb.w	r3, [r5], #1
20008572:	4649      	mov	r1, r9
20008574:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008578:	f002 fef2 	bl	2000b360 <__aeabi_dcmpgt>
2000857c:	2800      	cmp	r0, #0
2000857e:	f040 8213 	bne.w	200089a8 <_dtoa_r+0x838>
20008582:	f240 0100 	movw	r1, #0
20008586:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000858a:	2000      	movs	r0, #0
2000858c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008590:	f7fb fc36 	bl	20003e00 <__aeabi_dsub>
20008594:	4602      	mov	r2, r0
20008596:	460b      	mov	r3, r1
20008598:	4640      	mov	r0, r8
2000859a:	4649      	mov	r1, r9
2000859c:	f002 fee0 	bl	2000b360 <__aeabi_dcmpgt>
200085a0:	f8dd c00c 	ldr.w	ip, [sp, #12]
200085a4:	2800      	cmp	r0, #0
200085a6:	f040 83e7 	bne.w	20008d78 <_dtoa_r+0xc08>
200085aa:	f1bc 0f01 	cmp.w	ip, #1
200085ae:	f340 8082 	ble.w	200086b6 <_dtoa_r+0x546>
200085b2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200085b6:	2701      	movs	r7, #1
200085b8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200085bc:	961d      	str	r6, [sp, #116]	; 0x74
200085be:	4666      	mov	r6, ip
200085c0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200085c4:	940c      	str	r4, [sp, #48]	; 0x30
200085c6:	e010      	b.n	200085ea <_dtoa_r+0x47a>
200085c8:	f240 0100 	movw	r1, #0
200085cc:	2000      	movs	r0, #0
200085ce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200085d2:	f7fb fc15 	bl	20003e00 <__aeabi_dsub>
200085d6:	4642      	mov	r2, r8
200085d8:	464b      	mov	r3, r9
200085da:	f002 fea3 	bl	2000b324 <__aeabi_dcmplt>
200085de:	2800      	cmp	r0, #0
200085e0:	f040 83c7 	bne.w	20008d72 <_dtoa_r+0xc02>
200085e4:	42b7      	cmp	r7, r6
200085e6:	f280 848b 	bge.w	20008f00 <_dtoa_r+0xd90>
200085ea:	f240 0300 	movw	r3, #0
200085ee:	4640      	mov	r0, r8
200085f0:	4649      	mov	r1, r9
200085f2:	2200      	movs	r2, #0
200085f4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200085f8:	3501      	adds	r5, #1
200085fa:	f7fb fdb5 	bl	20004168 <__aeabi_dmul>
200085fe:	f240 0300 	movw	r3, #0
20008602:	2200      	movs	r2, #0
20008604:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008608:	4680      	mov	r8, r0
2000860a:	4689      	mov	r9, r1
2000860c:	4650      	mov	r0, sl
2000860e:	4659      	mov	r1, fp
20008610:	f7fb fdaa 	bl	20004168 <__aeabi_dmul>
20008614:	468b      	mov	fp, r1
20008616:	4682      	mov	sl, r0
20008618:	f002 feac 	bl	2000b374 <__aeabi_d2iz>
2000861c:	4604      	mov	r4, r0
2000861e:	f7fb fd3d 	bl	2000409c <__aeabi_i2d>
20008622:	3430      	adds	r4, #48	; 0x30
20008624:	4602      	mov	r2, r0
20008626:	460b      	mov	r3, r1
20008628:	4650      	mov	r0, sl
2000862a:	4659      	mov	r1, fp
2000862c:	f7fb fbe8 	bl	20003e00 <__aeabi_dsub>
20008630:	9a10      	ldr	r2, [sp, #64]	; 0x40
20008632:	464b      	mov	r3, r9
20008634:	55d4      	strb	r4, [r2, r7]
20008636:	4642      	mov	r2, r8
20008638:	3701      	adds	r7, #1
2000863a:	4682      	mov	sl, r0
2000863c:	468b      	mov	fp, r1
2000863e:	f002 fe71 	bl	2000b324 <__aeabi_dcmplt>
20008642:	4652      	mov	r2, sl
20008644:	465b      	mov	r3, fp
20008646:	2800      	cmp	r0, #0
20008648:	d0be      	beq.n	200085c8 <_dtoa_r+0x458>
2000864a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000864e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008650:	e1aa      	b.n	200089a8 <_dtoa_r+0x838>
20008652:	4640      	mov	r0, r8
20008654:	f7fb fd22 	bl	2000409c <__aeabi_i2d>
20008658:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000865c:	f7fb fd84 	bl	20004168 <__aeabi_dmul>
20008660:	f240 0300 	movw	r3, #0
20008664:	2200      	movs	r2, #0
20008666:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000866a:	f7fb fbcb 	bl	20003e04 <__adddf3>
2000866e:	9a08      	ldr	r2, [sp, #32]
20008670:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20008674:	4680      	mov	r8, r0
20008676:	46a9      	mov	r9, r5
20008678:	2a00      	cmp	r2, #0
2000867a:	f040 82ec 	bne.w	20008c56 <_dtoa_r+0xae6>
2000867e:	f240 0300 	movw	r3, #0
20008682:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008686:	2200      	movs	r2, #0
20008688:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000868c:	f7fb fbb8 	bl	20003e00 <__aeabi_dsub>
20008690:	4642      	mov	r2, r8
20008692:	462b      	mov	r3, r5
20008694:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008698:	f002 fe62 	bl	2000b360 <__aeabi_dcmpgt>
2000869c:	2800      	cmp	r0, #0
2000869e:	f040 824a 	bne.w	20008b36 <_dtoa_r+0x9c6>
200086a2:	4642      	mov	r2, r8
200086a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200086a8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200086ac:	f002 fe3a 	bl	2000b324 <__aeabi_dcmplt>
200086b0:	2800      	cmp	r0, #0
200086b2:	f040 81d5 	bne.w	20008a60 <_dtoa_r+0x8f0>
200086b6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200086ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200086bc:	ea6f 0703 	mvn.w	r7, r3
200086c0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200086c4:	2e0e      	cmp	r6, #14
200086c6:	bfcc      	ite	gt
200086c8:	2700      	movgt	r7, #0
200086ca:	f007 0701 	andle.w	r7, r7, #1
200086ce:	2f00      	cmp	r7, #0
200086d0:	f000 80b7 	beq.w	20008842 <_dtoa_r+0x6d2>
200086d4:	982b      	ldr	r0, [sp, #172]	; 0xac
200086d6:	f24c 1390 	movw	r3, #49552	; 0xc190
200086da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200086de:	9908      	ldr	r1, [sp, #32]
200086e0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200086e4:	0fc2      	lsrs	r2, r0, #31
200086e6:	2900      	cmp	r1, #0
200086e8:	bfcc      	ite	gt
200086ea:	2200      	movgt	r2, #0
200086ec:	f002 0201 	andle.w	r2, r2, #1
200086f0:	e9d3 0100 	ldrd	r0, r1, [r3]
200086f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200086f8:	2a00      	cmp	r2, #0
200086fa:	f040 81a0 	bne.w	20008a3e <_dtoa_r+0x8ce>
200086fe:	4602      	mov	r2, r0
20008700:	460b      	mov	r3, r1
20008702:	4640      	mov	r0, r8
20008704:	4649      	mov	r1, r9
20008706:	f7fb fe59 	bl	200043bc <__aeabi_ddiv>
2000870a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000870c:	f002 fe32 	bl	2000b374 <__aeabi_d2iz>
20008710:	4682      	mov	sl, r0
20008712:	f7fb fcc3 	bl	2000409c <__aeabi_i2d>
20008716:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000871a:	f7fb fd25 	bl	20004168 <__aeabi_dmul>
2000871e:	4602      	mov	r2, r0
20008720:	460b      	mov	r3, r1
20008722:	4640      	mov	r0, r8
20008724:	4649      	mov	r1, r9
20008726:	f7fb fb6b 	bl	20003e00 <__aeabi_dsub>
2000872a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
2000872e:	f805 3b01 	strb.w	r3, [r5], #1
20008732:	9a08      	ldr	r2, [sp, #32]
20008734:	2a01      	cmp	r2, #1
20008736:	4680      	mov	r8, r0
20008738:	4689      	mov	r9, r1
2000873a:	d052      	beq.n	200087e2 <_dtoa_r+0x672>
2000873c:	f240 0300 	movw	r3, #0
20008740:	2200      	movs	r2, #0
20008742:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008746:	f7fb fd0f 	bl	20004168 <__aeabi_dmul>
2000874a:	2200      	movs	r2, #0
2000874c:	2300      	movs	r3, #0
2000874e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20008752:	f002 fddd 	bl	2000b310 <__aeabi_dcmpeq>
20008756:	2800      	cmp	r0, #0
20008758:	f040 81eb 	bne.w	20008b32 <_dtoa_r+0x9c2>
2000875c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000875e:	f04f 0801 	mov.w	r8, #1
20008762:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20008766:	46a3      	mov	fp, r4
20008768:	1c87      	adds	r7, r0, #2
2000876a:	960f      	str	r6, [sp, #60]	; 0x3c
2000876c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20008770:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20008774:	e00a      	b.n	2000878c <_dtoa_r+0x61c>
20008776:	f7fb fcf7 	bl	20004168 <__aeabi_dmul>
2000877a:	2200      	movs	r2, #0
2000877c:	2300      	movs	r3, #0
2000877e:	4604      	mov	r4, r0
20008780:	460d      	mov	r5, r1
20008782:	f002 fdc5 	bl	2000b310 <__aeabi_dcmpeq>
20008786:	2800      	cmp	r0, #0
20008788:	f040 81ce 	bne.w	20008b28 <_dtoa_r+0x9b8>
2000878c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008790:	4620      	mov	r0, r4
20008792:	4629      	mov	r1, r5
20008794:	f108 0801 	add.w	r8, r8, #1
20008798:	f7fb fe10 	bl	200043bc <__aeabi_ddiv>
2000879c:	463e      	mov	r6, r7
2000879e:	f002 fde9 	bl	2000b374 <__aeabi_d2iz>
200087a2:	4682      	mov	sl, r0
200087a4:	f7fb fc7a 	bl	2000409c <__aeabi_i2d>
200087a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200087ac:	f7fb fcdc 	bl	20004168 <__aeabi_dmul>
200087b0:	4602      	mov	r2, r0
200087b2:	460b      	mov	r3, r1
200087b4:	4620      	mov	r0, r4
200087b6:	4629      	mov	r1, r5
200087b8:	f7fb fb22 	bl	20003e00 <__aeabi_dsub>
200087bc:	2200      	movs	r2, #0
200087be:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200087c2:	f807 cc01 	strb.w	ip, [r7, #-1]
200087c6:	3701      	adds	r7, #1
200087c8:	45c1      	cmp	r9, r8
200087ca:	f240 0300 	movw	r3, #0
200087ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
200087d2:	d1d0      	bne.n	20008776 <_dtoa_r+0x606>
200087d4:	4635      	mov	r5, r6
200087d6:	465c      	mov	r4, fp
200087d8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200087da:	4680      	mov	r8, r0
200087dc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200087e0:	4689      	mov	r9, r1
200087e2:	4642      	mov	r2, r8
200087e4:	464b      	mov	r3, r9
200087e6:	4640      	mov	r0, r8
200087e8:	4649      	mov	r1, r9
200087ea:	f7fb fb0b 	bl	20003e04 <__adddf3>
200087ee:	4680      	mov	r8, r0
200087f0:	4689      	mov	r9, r1
200087f2:	4642      	mov	r2, r8
200087f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200087f8:	464b      	mov	r3, r9
200087fa:	f002 fd93 	bl	2000b324 <__aeabi_dcmplt>
200087fe:	b960      	cbnz	r0, 2000881a <_dtoa_r+0x6aa>
20008800:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008804:	4642      	mov	r2, r8
20008806:	464b      	mov	r3, r9
20008808:	f002 fd82 	bl	2000b310 <__aeabi_dcmpeq>
2000880c:	2800      	cmp	r0, #0
2000880e:	f000 8190 	beq.w	20008b32 <_dtoa_r+0x9c2>
20008812:	f01a 0f01 	tst.w	sl, #1
20008816:	f000 818c 	beq.w	20008b32 <_dtoa_r+0x9c2>
2000881a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000881c:	e000      	b.n	20008820 <_dtoa_r+0x6b0>
2000881e:	461d      	mov	r5, r3
20008820:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008824:	1e6b      	subs	r3, r5, #1
20008826:	2a39      	cmp	r2, #57	; 0x39
20008828:	f040 8367 	bne.w	20008efa <_dtoa_r+0xd8a>
2000882c:	428b      	cmp	r3, r1
2000882e:	d1f6      	bne.n	2000881e <_dtoa_r+0x6ae>
20008830:	9910      	ldr	r1, [sp, #64]	; 0x40
20008832:	2330      	movs	r3, #48	; 0x30
20008834:	3601      	adds	r6, #1
20008836:	2231      	movs	r2, #49	; 0x31
20008838:	700b      	strb	r3, [r1, #0]
2000883a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000883c:	701a      	strb	r2, [r3, #0]
2000883e:	9612      	str	r6, [sp, #72]	; 0x48
20008840:	e0b2      	b.n	200089a8 <_dtoa_r+0x838>
20008842:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008844:	2a00      	cmp	r2, #0
20008846:	f040 80df 	bne.w	20008a08 <_dtoa_r+0x898>
2000884a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000884c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000884e:	920c      	str	r2, [sp, #48]	; 0x30
20008850:	2d00      	cmp	r5, #0
20008852:	bfd4      	ite	le
20008854:	2300      	movle	r3, #0
20008856:	2301      	movgt	r3, #1
20008858:	f1ba 0f00 	cmp.w	sl, #0
2000885c:	bfd4      	ite	le
2000885e:	2300      	movle	r3, #0
20008860:	f003 0301 	andgt.w	r3, r3, #1
20008864:	b14b      	cbz	r3, 2000887a <_dtoa_r+0x70a>
20008866:	45aa      	cmp	sl, r5
20008868:	bfb4      	ite	lt
2000886a:	4653      	movlt	r3, sl
2000886c:	462b      	movge	r3, r5
2000886e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008870:	ebc3 0a0a 	rsb	sl, r3, sl
20008874:	1aed      	subs	r5, r5, r3
20008876:	1ac0      	subs	r0, r0, r3
20008878:	900f      	str	r0, [sp, #60]	; 0x3c
2000887a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000887c:	2900      	cmp	r1, #0
2000887e:	dd1c      	ble.n	200088ba <_dtoa_r+0x74a>
20008880:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008882:	2a00      	cmp	r2, #0
20008884:	f000 82e9 	beq.w	20008e5a <_dtoa_r+0xcea>
20008888:	2f00      	cmp	r7, #0
2000888a:	dd12      	ble.n	200088b2 <_dtoa_r+0x742>
2000888c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000888e:	463a      	mov	r2, r7
20008890:	4620      	mov	r0, r4
20008892:	f001 fdbd 	bl	2000a410 <__pow5mult>
20008896:	465a      	mov	r2, fp
20008898:	900c      	str	r0, [sp, #48]	; 0x30
2000889a:	4620      	mov	r0, r4
2000889c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000889e:	f001 fccf 	bl	2000a240 <__multiply>
200088a2:	4659      	mov	r1, fp
200088a4:	4603      	mov	r3, r0
200088a6:	4620      	mov	r0, r4
200088a8:	9303      	str	r3, [sp, #12]
200088aa:	f001 fb35 	bl	20009f18 <_Bfree>
200088ae:	9b03      	ldr	r3, [sp, #12]
200088b0:	469b      	mov	fp, r3
200088b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
200088b4:	1bda      	subs	r2, r3, r7
200088b6:	f040 8311 	bne.w	20008edc <_dtoa_r+0xd6c>
200088ba:	2101      	movs	r1, #1
200088bc:	4620      	mov	r0, r4
200088be:	f001 fd59 	bl	2000a374 <__i2b>
200088c2:	9006      	str	r0, [sp, #24]
200088c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
200088c6:	2800      	cmp	r0, #0
200088c8:	dd05      	ble.n	200088d6 <_dtoa_r+0x766>
200088ca:	9906      	ldr	r1, [sp, #24]
200088cc:	4620      	mov	r0, r4
200088ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200088d0:	f001 fd9e 	bl	2000a410 <__pow5mult>
200088d4:	9006      	str	r0, [sp, #24]
200088d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
200088d8:	2901      	cmp	r1, #1
200088da:	f340 810a 	ble.w	20008af2 <_dtoa_r+0x982>
200088de:	2700      	movs	r7, #0
200088e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200088e2:	2b00      	cmp	r3, #0
200088e4:	f040 8261 	bne.w	20008daa <_dtoa_r+0xc3a>
200088e8:	2301      	movs	r3, #1
200088ea:	4453      	add	r3, sl
200088ec:	f013 031f 	ands.w	r3, r3, #31
200088f0:	f040 812a 	bne.w	20008b48 <_dtoa_r+0x9d8>
200088f4:	231c      	movs	r3, #28
200088f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200088f8:	449a      	add	sl, r3
200088fa:	18ed      	adds	r5, r5, r3
200088fc:	18d2      	adds	r2, r2, r3
200088fe:	920f      	str	r2, [sp, #60]	; 0x3c
20008900:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20008902:	2b00      	cmp	r3, #0
20008904:	dd05      	ble.n	20008912 <_dtoa_r+0x7a2>
20008906:	4659      	mov	r1, fp
20008908:	461a      	mov	r2, r3
2000890a:	4620      	mov	r0, r4
2000890c:	f001 fc3a 	bl	2000a184 <__lshift>
20008910:	4683      	mov	fp, r0
20008912:	f1ba 0f00 	cmp.w	sl, #0
20008916:	dd05      	ble.n	20008924 <_dtoa_r+0x7b4>
20008918:	9906      	ldr	r1, [sp, #24]
2000891a:	4652      	mov	r2, sl
2000891c:	4620      	mov	r0, r4
2000891e:	f001 fc31 	bl	2000a184 <__lshift>
20008922:	9006      	str	r0, [sp, #24]
20008924:	9818      	ldr	r0, [sp, #96]	; 0x60
20008926:	2800      	cmp	r0, #0
20008928:	f040 8229 	bne.w	20008d7e <_dtoa_r+0xc0e>
2000892c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000892e:	9908      	ldr	r1, [sp, #32]
20008930:	2802      	cmp	r0, #2
20008932:	bfd4      	ite	le
20008934:	2300      	movle	r3, #0
20008936:	2301      	movgt	r3, #1
20008938:	2900      	cmp	r1, #0
2000893a:	bfcc      	ite	gt
2000893c:	2300      	movgt	r3, #0
2000893e:	f003 0301 	andle.w	r3, r3, #1
20008942:	2b00      	cmp	r3, #0
20008944:	f000 810c 	beq.w	20008b60 <_dtoa_r+0x9f0>
20008948:	2900      	cmp	r1, #0
2000894a:	f040 808c 	bne.w	20008a66 <_dtoa_r+0x8f6>
2000894e:	2205      	movs	r2, #5
20008950:	9906      	ldr	r1, [sp, #24]
20008952:	9b08      	ldr	r3, [sp, #32]
20008954:	4620      	mov	r0, r4
20008956:	f001 fd17 	bl	2000a388 <__multadd>
2000895a:	9006      	str	r0, [sp, #24]
2000895c:	4658      	mov	r0, fp
2000895e:	9906      	ldr	r1, [sp, #24]
20008960:	f001 f9a0 	bl	20009ca4 <__mcmp>
20008964:	2800      	cmp	r0, #0
20008966:	dd7e      	ble.n	20008a66 <_dtoa_r+0x8f6>
20008968:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000896a:	3601      	adds	r6, #1
2000896c:	2700      	movs	r7, #0
2000896e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008972:	2331      	movs	r3, #49	; 0x31
20008974:	f805 3b01 	strb.w	r3, [r5], #1
20008978:	9906      	ldr	r1, [sp, #24]
2000897a:	4620      	mov	r0, r4
2000897c:	f001 facc 	bl	20009f18 <_Bfree>
20008980:	f1ba 0f00 	cmp.w	sl, #0
20008984:	f000 80d5 	beq.w	20008b32 <_dtoa_r+0x9c2>
20008988:	1e3b      	subs	r3, r7, #0
2000898a:	bf18      	it	ne
2000898c:	2301      	movne	r3, #1
2000898e:	4557      	cmp	r7, sl
20008990:	bf0c      	ite	eq
20008992:	2300      	moveq	r3, #0
20008994:	f003 0301 	andne.w	r3, r3, #1
20008998:	2b00      	cmp	r3, #0
2000899a:	f040 80d0 	bne.w	20008b3e <_dtoa_r+0x9ce>
2000899e:	4651      	mov	r1, sl
200089a0:	4620      	mov	r0, r4
200089a2:	f001 fab9 	bl	20009f18 <_Bfree>
200089a6:	9612      	str	r6, [sp, #72]	; 0x48
200089a8:	4620      	mov	r0, r4
200089aa:	4659      	mov	r1, fp
200089ac:	f001 fab4 	bl	20009f18 <_Bfree>
200089b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
200089b2:	1c53      	adds	r3, r2, #1
200089b4:	2200      	movs	r2, #0
200089b6:	702a      	strb	r2, [r5, #0]
200089b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200089ba:	992e      	ldr	r1, [sp, #184]	; 0xb8
200089bc:	6003      	str	r3, [r0, #0]
200089be:	2900      	cmp	r1, #0
200089c0:	f000 81d4 	beq.w	20008d6c <_dtoa_r+0xbfc>
200089c4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200089c6:	9810      	ldr	r0, [sp, #64]	; 0x40
200089c8:	6015      	str	r5, [r2, #0]
200089ca:	e412      	b.n	200081f2 <_dtoa_r+0x82>
200089cc:	2010      	movs	r0, #16
200089ce:	f7fb fe0d 	bl	200045ec <malloc>
200089d2:	60c6      	str	r6, [r0, #12]
200089d4:	6046      	str	r6, [r0, #4]
200089d6:	6086      	str	r6, [r0, #8]
200089d8:	6006      	str	r6, [r0, #0]
200089da:	4606      	mov	r6, r0
200089dc:	6260      	str	r0, [r4, #36]	; 0x24
200089de:	f7ff bbd2 	b.w	20008186 <_dtoa_r+0x16>
200089e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200089e4:	4271      	negs	r1, r6
200089e6:	2200      	movs	r2, #0
200089e8:	9115      	str	r1, [sp, #84]	; 0x54
200089ea:	1b80      	subs	r0, r0, r6
200089ec:	9217      	str	r2, [sp, #92]	; 0x5c
200089ee:	900f      	str	r0, [sp, #60]	; 0x3c
200089f0:	e48a      	b.n	20008308 <_dtoa_r+0x198>
200089f2:	2100      	movs	r1, #0
200089f4:	3e01      	subs	r6, #1
200089f6:	9118      	str	r1, [sp, #96]	; 0x60
200089f8:	e472      	b.n	200082e0 <_dtoa_r+0x170>
200089fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200089fe:	f04f 0802 	mov.w	r8, #2
20008a02:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20008a06:	e521      	b.n	2000844c <_dtoa_r+0x2dc>
20008a08:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008a0a:	2801      	cmp	r0, #1
20008a0c:	f340 826c 	ble.w	20008ee8 <_dtoa_r+0xd78>
20008a10:	9a08      	ldr	r2, [sp, #32]
20008a12:	9815      	ldr	r0, [sp, #84]	; 0x54
20008a14:	1e53      	subs	r3, r2, #1
20008a16:	4298      	cmp	r0, r3
20008a18:	f2c0 8258 	blt.w	20008ecc <_dtoa_r+0xd5c>
20008a1c:	1ac7      	subs	r7, r0, r3
20008a1e:	9b08      	ldr	r3, [sp, #32]
20008a20:	2b00      	cmp	r3, #0
20008a22:	bfa8      	it	ge
20008a24:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20008a26:	f2c0 8273 	blt.w	20008f10 <_dtoa_r+0xda0>
20008a2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008a2c:	4620      	mov	r0, r4
20008a2e:	2101      	movs	r1, #1
20008a30:	449a      	add	sl, r3
20008a32:	18d2      	adds	r2, r2, r3
20008a34:	920f      	str	r2, [sp, #60]	; 0x3c
20008a36:	f001 fc9d 	bl	2000a374 <__i2b>
20008a3a:	900c      	str	r0, [sp, #48]	; 0x30
20008a3c:	e708      	b.n	20008850 <_dtoa_r+0x6e0>
20008a3e:	9b08      	ldr	r3, [sp, #32]
20008a40:	b973      	cbnz	r3, 20008a60 <_dtoa_r+0x8f0>
20008a42:	f240 0300 	movw	r3, #0
20008a46:	2200      	movs	r2, #0
20008a48:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008a4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008a50:	f7fb fb8a 	bl	20004168 <__aeabi_dmul>
20008a54:	4642      	mov	r2, r8
20008a56:	464b      	mov	r3, r9
20008a58:	f002 fc78 	bl	2000b34c <__aeabi_dcmpge>
20008a5c:	2800      	cmp	r0, #0
20008a5e:	d06a      	beq.n	20008b36 <_dtoa_r+0x9c6>
20008a60:	2200      	movs	r2, #0
20008a62:	9206      	str	r2, [sp, #24]
20008a64:	920c      	str	r2, [sp, #48]	; 0x30
20008a66:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008a68:	2700      	movs	r7, #0
20008a6a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008a6e:	43de      	mvns	r6, r3
20008a70:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008a72:	e781      	b.n	20008978 <_dtoa_r+0x808>
20008a74:	2100      	movs	r1, #0
20008a76:	9116      	str	r1, [sp, #88]	; 0x58
20008a78:	982b      	ldr	r0, [sp, #172]	; 0xac
20008a7a:	2800      	cmp	r0, #0
20008a7c:	f340 819f 	ble.w	20008dbe <_dtoa_r+0xc4e>
20008a80:	982b      	ldr	r0, [sp, #172]	; 0xac
20008a82:	4601      	mov	r1, r0
20008a84:	9011      	str	r0, [sp, #68]	; 0x44
20008a86:	9008      	str	r0, [sp, #32]
20008a88:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008a8a:	2200      	movs	r2, #0
20008a8c:	2917      	cmp	r1, #23
20008a8e:	606a      	str	r2, [r5, #4]
20008a90:	f240 82ab 	bls.w	20008fea <_dtoa_r+0xe7a>
20008a94:	2304      	movs	r3, #4
20008a96:	005b      	lsls	r3, r3, #1
20008a98:	3201      	adds	r2, #1
20008a9a:	f103 0014 	add.w	r0, r3, #20
20008a9e:	4288      	cmp	r0, r1
20008aa0:	d9f9      	bls.n	20008a96 <_dtoa_r+0x926>
20008aa2:	9b08      	ldr	r3, [sp, #32]
20008aa4:	606a      	str	r2, [r5, #4]
20008aa6:	2b0e      	cmp	r3, #14
20008aa8:	bf8c      	ite	hi
20008aaa:	2700      	movhi	r7, #0
20008aac:	f007 0701 	andls.w	r7, r7, #1
20008ab0:	e49d      	b.n	200083ee <_dtoa_r+0x27e>
20008ab2:	2201      	movs	r2, #1
20008ab4:	9216      	str	r2, [sp, #88]	; 0x58
20008ab6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008ab8:	18f3      	adds	r3, r6, r3
20008aba:	9311      	str	r3, [sp, #68]	; 0x44
20008abc:	1c59      	adds	r1, r3, #1
20008abe:	2900      	cmp	r1, #0
20008ac0:	bfc8      	it	gt
20008ac2:	9108      	strgt	r1, [sp, #32]
20008ac4:	dce0      	bgt.n	20008a88 <_dtoa_r+0x918>
20008ac6:	290e      	cmp	r1, #14
20008ac8:	bf8c      	ite	hi
20008aca:	2700      	movhi	r7, #0
20008acc:	f007 0701 	andls.w	r7, r7, #1
20008ad0:	9108      	str	r1, [sp, #32]
20008ad2:	e489      	b.n	200083e8 <_dtoa_r+0x278>
20008ad4:	2301      	movs	r3, #1
20008ad6:	9316      	str	r3, [sp, #88]	; 0x58
20008ad8:	e7ce      	b.n	20008a78 <_dtoa_r+0x908>
20008ada:	2200      	movs	r2, #0
20008adc:	9216      	str	r2, [sp, #88]	; 0x58
20008ade:	e7ea      	b.n	20008ab6 <_dtoa_r+0x946>
20008ae0:	f04f 33ff 	mov.w	r3, #4294967295
20008ae4:	2700      	movs	r7, #0
20008ae6:	2001      	movs	r0, #1
20008ae8:	9311      	str	r3, [sp, #68]	; 0x44
20008aea:	9016      	str	r0, [sp, #88]	; 0x58
20008aec:	9308      	str	r3, [sp, #32]
20008aee:	972b      	str	r7, [sp, #172]	; 0xac
20008af0:	e47a      	b.n	200083e8 <_dtoa_r+0x278>
20008af2:	f1b8 0f00 	cmp.w	r8, #0
20008af6:	f47f aef2 	bne.w	200088de <_dtoa_r+0x76e>
20008afa:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20008afe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008b02:	2b00      	cmp	r3, #0
20008b04:	f47f aeeb 	bne.w	200088de <_dtoa_r+0x76e>
20008b08:	f240 0300 	movw	r3, #0
20008b0c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008b10:	ea09 0303 	and.w	r3, r9, r3
20008b14:	2b00      	cmp	r3, #0
20008b16:	f43f aee2 	beq.w	200088de <_dtoa_r+0x76e>
20008b1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008b1c:	f10a 0a01 	add.w	sl, sl, #1
20008b20:	2701      	movs	r7, #1
20008b22:	3201      	adds	r2, #1
20008b24:	920f      	str	r2, [sp, #60]	; 0x3c
20008b26:	e6db      	b.n	200088e0 <_dtoa_r+0x770>
20008b28:	4635      	mov	r5, r6
20008b2a:	465c      	mov	r4, fp
20008b2c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008b2e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008b32:	9612      	str	r6, [sp, #72]	; 0x48
20008b34:	e738      	b.n	200089a8 <_dtoa_r+0x838>
20008b36:	2000      	movs	r0, #0
20008b38:	9006      	str	r0, [sp, #24]
20008b3a:	900c      	str	r0, [sp, #48]	; 0x30
20008b3c:	e714      	b.n	20008968 <_dtoa_r+0x7f8>
20008b3e:	4639      	mov	r1, r7
20008b40:	4620      	mov	r0, r4
20008b42:	f001 f9e9 	bl	20009f18 <_Bfree>
20008b46:	e72a      	b.n	2000899e <_dtoa_r+0x82e>
20008b48:	f1c3 0320 	rsb	r3, r3, #32
20008b4c:	2b04      	cmp	r3, #4
20008b4e:	f340 8254 	ble.w	20008ffa <_dtoa_r+0xe8a>
20008b52:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008b54:	3b04      	subs	r3, #4
20008b56:	449a      	add	sl, r3
20008b58:	18ed      	adds	r5, r5, r3
20008b5a:	18c9      	adds	r1, r1, r3
20008b5c:	910f      	str	r1, [sp, #60]	; 0x3c
20008b5e:	e6cf      	b.n	20008900 <_dtoa_r+0x790>
20008b60:	9916      	ldr	r1, [sp, #88]	; 0x58
20008b62:	2900      	cmp	r1, #0
20008b64:	f000 8131 	beq.w	20008dca <_dtoa_r+0xc5a>
20008b68:	2d00      	cmp	r5, #0
20008b6a:	dd05      	ble.n	20008b78 <_dtoa_r+0xa08>
20008b6c:	990c      	ldr	r1, [sp, #48]	; 0x30
20008b6e:	462a      	mov	r2, r5
20008b70:	4620      	mov	r0, r4
20008b72:	f001 fb07 	bl	2000a184 <__lshift>
20008b76:	900c      	str	r0, [sp, #48]	; 0x30
20008b78:	2f00      	cmp	r7, #0
20008b7a:	f040 81ea 	bne.w	20008f52 <_dtoa_r+0xde2>
20008b7e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008b82:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008b84:	2301      	movs	r3, #1
20008b86:	f008 0001 	and.w	r0, r8, #1
20008b8a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20008b8c:	9011      	str	r0, [sp, #68]	; 0x44
20008b8e:	950f      	str	r5, [sp, #60]	; 0x3c
20008b90:	461d      	mov	r5, r3
20008b92:	960c      	str	r6, [sp, #48]	; 0x30
20008b94:	9906      	ldr	r1, [sp, #24]
20008b96:	4658      	mov	r0, fp
20008b98:	f7ff fa5a 	bl	20008050 <quorem>
20008b9c:	4639      	mov	r1, r7
20008b9e:	3030      	adds	r0, #48	; 0x30
20008ba0:	900b      	str	r0, [sp, #44]	; 0x2c
20008ba2:	4658      	mov	r0, fp
20008ba4:	f001 f87e 	bl	20009ca4 <__mcmp>
20008ba8:	9906      	ldr	r1, [sp, #24]
20008baa:	4652      	mov	r2, sl
20008bac:	4606      	mov	r6, r0
20008bae:	4620      	mov	r0, r4
20008bb0:	f001 fa6c 	bl	2000a08c <__mdiff>
20008bb4:	68c3      	ldr	r3, [r0, #12]
20008bb6:	4680      	mov	r8, r0
20008bb8:	2b00      	cmp	r3, #0
20008bba:	d03d      	beq.n	20008c38 <_dtoa_r+0xac8>
20008bbc:	f04f 0901 	mov.w	r9, #1
20008bc0:	4641      	mov	r1, r8
20008bc2:	4620      	mov	r0, r4
20008bc4:	f001 f9a8 	bl	20009f18 <_Bfree>
20008bc8:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008bca:	ea59 0101 	orrs.w	r1, r9, r1
20008bce:	d103      	bne.n	20008bd8 <_dtoa_r+0xa68>
20008bd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008bd2:	2a00      	cmp	r2, #0
20008bd4:	f000 81eb 	beq.w	20008fae <_dtoa_r+0xe3e>
20008bd8:	2e00      	cmp	r6, #0
20008bda:	f2c0 819e 	blt.w	20008f1a <_dtoa_r+0xdaa>
20008bde:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20008be0:	4332      	orrs	r2, r6
20008be2:	d103      	bne.n	20008bec <_dtoa_r+0xa7c>
20008be4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008be6:	2b00      	cmp	r3, #0
20008be8:	f000 8197 	beq.w	20008f1a <_dtoa_r+0xdaa>
20008bec:	f1b9 0f00 	cmp.w	r9, #0
20008bf0:	f300 81ce 	bgt.w	20008f90 <_dtoa_r+0xe20>
20008bf4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008bf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008bf8:	f801 2b01 	strb.w	r2, [r1], #1
20008bfc:	9b08      	ldr	r3, [sp, #32]
20008bfe:	910f      	str	r1, [sp, #60]	; 0x3c
20008c00:	429d      	cmp	r5, r3
20008c02:	f000 81c2 	beq.w	20008f8a <_dtoa_r+0xe1a>
20008c06:	4659      	mov	r1, fp
20008c08:	220a      	movs	r2, #10
20008c0a:	2300      	movs	r3, #0
20008c0c:	4620      	mov	r0, r4
20008c0e:	f001 fbbb 	bl	2000a388 <__multadd>
20008c12:	4557      	cmp	r7, sl
20008c14:	4639      	mov	r1, r7
20008c16:	4683      	mov	fp, r0
20008c18:	d014      	beq.n	20008c44 <_dtoa_r+0xad4>
20008c1a:	220a      	movs	r2, #10
20008c1c:	2300      	movs	r3, #0
20008c1e:	4620      	mov	r0, r4
20008c20:	3501      	adds	r5, #1
20008c22:	f001 fbb1 	bl	2000a388 <__multadd>
20008c26:	4651      	mov	r1, sl
20008c28:	220a      	movs	r2, #10
20008c2a:	2300      	movs	r3, #0
20008c2c:	4607      	mov	r7, r0
20008c2e:	4620      	mov	r0, r4
20008c30:	f001 fbaa 	bl	2000a388 <__multadd>
20008c34:	4682      	mov	sl, r0
20008c36:	e7ad      	b.n	20008b94 <_dtoa_r+0xa24>
20008c38:	4658      	mov	r0, fp
20008c3a:	4641      	mov	r1, r8
20008c3c:	f001 f832 	bl	20009ca4 <__mcmp>
20008c40:	4681      	mov	r9, r0
20008c42:	e7bd      	b.n	20008bc0 <_dtoa_r+0xa50>
20008c44:	4620      	mov	r0, r4
20008c46:	220a      	movs	r2, #10
20008c48:	2300      	movs	r3, #0
20008c4a:	3501      	adds	r5, #1
20008c4c:	f001 fb9c 	bl	2000a388 <__multadd>
20008c50:	4607      	mov	r7, r0
20008c52:	4682      	mov	sl, r0
20008c54:	e79e      	b.n	20008b94 <_dtoa_r+0xa24>
20008c56:	9612      	str	r6, [sp, #72]	; 0x48
20008c58:	f8dd c020 	ldr.w	ip, [sp, #32]
20008c5c:	e459      	b.n	20008512 <_dtoa_r+0x3a2>
20008c5e:	4275      	negs	r5, r6
20008c60:	2d00      	cmp	r5, #0
20008c62:	f040 8101 	bne.w	20008e68 <_dtoa_r+0xcf8>
20008c66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008c6a:	f04f 0802 	mov.w	r8, #2
20008c6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c72:	e40c      	b.n	2000848e <_dtoa_r+0x31e>
20008c74:	f24c 1190 	movw	r1, #49552	; 0xc190
20008c78:	4642      	mov	r2, r8
20008c7a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008c7e:	464b      	mov	r3, r9
20008c80:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20008c84:	f8cd c00c 	str.w	ip, [sp, #12]
20008c88:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008c8a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20008c8e:	f7fb fa6b 	bl	20004168 <__aeabi_dmul>
20008c92:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20008c96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c9a:	f002 fb6b 	bl	2000b374 <__aeabi_d2iz>
20008c9e:	4607      	mov	r7, r0
20008ca0:	f7fb f9fc 	bl	2000409c <__aeabi_i2d>
20008ca4:	460b      	mov	r3, r1
20008ca6:	4602      	mov	r2, r0
20008ca8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008cac:	f7fb f8a8 	bl	20003e00 <__aeabi_dsub>
20008cb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008cb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008cb8:	f805 3b01 	strb.w	r3, [r5], #1
20008cbc:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008cc0:	f1bc 0f01 	cmp.w	ip, #1
20008cc4:	d029      	beq.n	20008d1a <_dtoa_r+0xbaa>
20008cc6:	46d1      	mov	r9, sl
20008cc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008ccc:	46b2      	mov	sl, r6
20008cce:	9e10      	ldr	r6, [sp, #64]	; 0x40
20008cd0:	951c      	str	r5, [sp, #112]	; 0x70
20008cd2:	2701      	movs	r7, #1
20008cd4:	4665      	mov	r5, ip
20008cd6:	46a0      	mov	r8, r4
20008cd8:	f240 0300 	movw	r3, #0
20008cdc:	2200      	movs	r2, #0
20008cde:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008ce2:	f7fb fa41 	bl	20004168 <__aeabi_dmul>
20008ce6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008cea:	f002 fb43 	bl	2000b374 <__aeabi_d2iz>
20008cee:	4604      	mov	r4, r0
20008cf0:	f7fb f9d4 	bl	2000409c <__aeabi_i2d>
20008cf4:	3430      	adds	r4, #48	; 0x30
20008cf6:	4602      	mov	r2, r0
20008cf8:	460b      	mov	r3, r1
20008cfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008cfe:	f7fb f87f 	bl	20003e00 <__aeabi_dsub>
20008d02:	55f4      	strb	r4, [r6, r7]
20008d04:	3701      	adds	r7, #1
20008d06:	42af      	cmp	r7, r5
20008d08:	d1e6      	bne.n	20008cd8 <_dtoa_r+0xb68>
20008d0a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20008d0c:	3f01      	subs	r7, #1
20008d0e:	4656      	mov	r6, sl
20008d10:	4644      	mov	r4, r8
20008d12:	46ca      	mov	sl, r9
20008d14:	19ed      	adds	r5, r5, r7
20008d16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008d1a:	f240 0300 	movw	r3, #0
20008d1e:	2200      	movs	r2, #0
20008d20:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20008d24:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20008d28:	f7fb f86c 	bl	20003e04 <__adddf3>
20008d2c:	4602      	mov	r2, r0
20008d2e:	460b      	mov	r3, r1
20008d30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008d34:	f002 fb14 	bl	2000b360 <__aeabi_dcmpgt>
20008d38:	b9f0      	cbnz	r0, 20008d78 <_dtoa_r+0xc08>
20008d3a:	f240 0100 	movw	r1, #0
20008d3e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20008d42:	2000      	movs	r0, #0
20008d44:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008d48:	f7fb f85a 	bl	20003e00 <__aeabi_dsub>
20008d4c:	4602      	mov	r2, r0
20008d4e:	460b      	mov	r3, r1
20008d50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008d54:	f002 fae6 	bl	2000b324 <__aeabi_dcmplt>
20008d58:	2800      	cmp	r0, #0
20008d5a:	f43f acac 	beq.w	200086b6 <_dtoa_r+0x546>
20008d5e:	462b      	mov	r3, r5
20008d60:	461d      	mov	r5, r3
20008d62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008d66:	2a30      	cmp	r2, #48	; 0x30
20008d68:	d0fa      	beq.n	20008d60 <_dtoa_r+0xbf0>
20008d6a:	e61d      	b.n	200089a8 <_dtoa_r+0x838>
20008d6c:	9810      	ldr	r0, [sp, #64]	; 0x40
20008d6e:	f7ff ba40 	b.w	200081f2 <_dtoa_r+0x82>
20008d72:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008d76:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008d78:	9e12      	ldr	r6, [sp, #72]	; 0x48
20008d7a:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d7c:	e550      	b.n	20008820 <_dtoa_r+0x6b0>
20008d7e:	4658      	mov	r0, fp
20008d80:	9906      	ldr	r1, [sp, #24]
20008d82:	f000 ff8f 	bl	20009ca4 <__mcmp>
20008d86:	2800      	cmp	r0, #0
20008d88:	f6bf add0 	bge.w	2000892c <_dtoa_r+0x7bc>
20008d8c:	4659      	mov	r1, fp
20008d8e:	4620      	mov	r0, r4
20008d90:	220a      	movs	r2, #10
20008d92:	2300      	movs	r3, #0
20008d94:	f001 faf8 	bl	2000a388 <__multadd>
20008d98:	9916      	ldr	r1, [sp, #88]	; 0x58
20008d9a:	3e01      	subs	r6, #1
20008d9c:	4683      	mov	fp, r0
20008d9e:	2900      	cmp	r1, #0
20008da0:	f040 8119 	bne.w	20008fd6 <_dtoa_r+0xe66>
20008da4:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008da6:	9208      	str	r2, [sp, #32]
20008da8:	e5c0      	b.n	2000892c <_dtoa_r+0x7bc>
20008daa:	9806      	ldr	r0, [sp, #24]
20008dac:	6903      	ldr	r3, [r0, #16]
20008dae:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008db2:	6918      	ldr	r0, [r3, #16]
20008db4:	f000 ff24 	bl	20009c00 <__hi0bits>
20008db8:	f1c0 0320 	rsb	r3, r0, #32
20008dbc:	e595      	b.n	200088ea <_dtoa_r+0x77a>
20008dbe:	2101      	movs	r1, #1
20008dc0:	9111      	str	r1, [sp, #68]	; 0x44
20008dc2:	9108      	str	r1, [sp, #32]
20008dc4:	912b      	str	r1, [sp, #172]	; 0xac
20008dc6:	f7ff bb0f 	b.w	200083e8 <_dtoa_r+0x278>
20008dca:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008dcc:	46b1      	mov	r9, r6
20008dce:	9f16      	ldr	r7, [sp, #88]	; 0x58
20008dd0:	46aa      	mov	sl, r5
20008dd2:	f8dd 8018 	ldr.w	r8, [sp, #24]
20008dd6:	9e08      	ldr	r6, [sp, #32]
20008dd8:	e002      	b.n	20008de0 <_dtoa_r+0xc70>
20008dda:	f001 fad5 	bl	2000a388 <__multadd>
20008dde:	4683      	mov	fp, r0
20008de0:	4641      	mov	r1, r8
20008de2:	4658      	mov	r0, fp
20008de4:	f7ff f934 	bl	20008050 <quorem>
20008de8:	3501      	adds	r5, #1
20008dea:	220a      	movs	r2, #10
20008dec:	2300      	movs	r3, #0
20008dee:	4659      	mov	r1, fp
20008df0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20008df4:	f80a c007 	strb.w	ip, [sl, r7]
20008df8:	3701      	adds	r7, #1
20008dfa:	4620      	mov	r0, r4
20008dfc:	42be      	cmp	r6, r7
20008dfe:	dcec      	bgt.n	20008dda <_dtoa_r+0xc6a>
20008e00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008e04:	464e      	mov	r6, r9
20008e06:	2700      	movs	r7, #0
20008e08:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20008e0c:	4659      	mov	r1, fp
20008e0e:	2201      	movs	r2, #1
20008e10:	4620      	mov	r0, r4
20008e12:	f001 f9b7 	bl	2000a184 <__lshift>
20008e16:	9906      	ldr	r1, [sp, #24]
20008e18:	4683      	mov	fp, r0
20008e1a:	f000 ff43 	bl	20009ca4 <__mcmp>
20008e1e:	2800      	cmp	r0, #0
20008e20:	dd0f      	ble.n	20008e42 <_dtoa_r+0xcd2>
20008e22:	9910      	ldr	r1, [sp, #64]	; 0x40
20008e24:	e000      	b.n	20008e28 <_dtoa_r+0xcb8>
20008e26:	461d      	mov	r5, r3
20008e28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008e2c:	1e6b      	subs	r3, r5, #1
20008e2e:	2a39      	cmp	r2, #57	; 0x39
20008e30:	f040 808c 	bne.w	20008f4c <_dtoa_r+0xddc>
20008e34:	428b      	cmp	r3, r1
20008e36:	d1f6      	bne.n	20008e26 <_dtoa_r+0xcb6>
20008e38:	9910      	ldr	r1, [sp, #64]	; 0x40
20008e3a:	2331      	movs	r3, #49	; 0x31
20008e3c:	3601      	adds	r6, #1
20008e3e:	700b      	strb	r3, [r1, #0]
20008e40:	e59a      	b.n	20008978 <_dtoa_r+0x808>
20008e42:	d103      	bne.n	20008e4c <_dtoa_r+0xcdc>
20008e44:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008e46:	f010 0f01 	tst.w	r0, #1
20008e4a:	d1ea      	bne.n	20008e22 <_dtoa_r+0xcb2>
20008e4c:	462b      	mov	r3, r5
20008e4e:	461d      	mov	r5, r3
20008e50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008e54:	2a30      	cmp	r2, #48	; 0x30
20008e56:	d0fa      	beq.n	20008e4e <_dtoa_r+0xcde>
20008e58:	e58e      	b.n	20008978 <_dtoa_r+0x808>
20008e5a:	4659      	mov	r1, fp
20008e5c:	9a15      	ldr	r2, [sp, #84]	; 0x54
20008e5e:	4620      	mov	r0, r4
20008e60:	f001 fad6 	bl	2000a410 <__pow5mult>
20008e64:	4683      	mov	fp, r0
20008e66:	e528      	b.n	200088ba <_dtoa_r+0x74a>
20008e68:	f005 030f 	and.w	r3, r5, #15
20008e6c:	f24c 1290 	movw	r2, #49552	; 0xc190
20008e70:	f2c2 0200 	movt	r2, #8192	; 0x2000
20008e74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008e78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20008e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
20008e80:	f7fb f972 	bl	20004168 <__aeabi_dmul>
20008e84:	112d      	asrs	r5, r5, #4
20008e86:	bf08      	it	eq
20008e88:	f04f 0802 	moveq.w	r8, #2
20008e8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008e90:	f43f aafd 	beq.w	2000848e <_dtoa_r+0x31e>
20008e94:	f24c 2768 	movw	r7, #49768	; 0xc268
20008e98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008e9c:	f04f 0802 	mov.w	r8, #2
20008ea0:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008ea4:	f015 0f01 	tst.w	r5, #1
20008ea8:	4610      	mov	r0, r2
20008eaa:	4619      	mov	r1, r3
20008eac:	d007      	beq.n	20008ebe <_dtoa_r+0xd4e>
20008eae:	e9d7 2300 	ldrd	r2, r3, [r7]
20008eb2:	f108 0801 	add.w	r8, r8, #1
20008eb6:	f7fb f957 	bl	20004168 <__aeabi_dmul>
20008eba:	4602      	mov	r2, r0
20008ebc:	460b      	mov	r3, r1
20008ebe:	3708      	adds	r7, #8
20008ec0:	106d      	asrs	r5, r5, #1
20008ec2:	d1ef      	bne.n	20008ea4 <_dtoa_r+0xd34>
20008ec4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008ec8:	f7ff bae1 	b.w	2000848e <_dtoa_r+0x31e>
20008ecc:	9915      	ldr	r1, [sp, #84]	; 0x54
20008ece:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008ed0:	1a5b      	subs	r3, r3, r1
20008ed2:	18c9      	adds	r1, r1, r3
20008ed4:	18d2      	adds	r2, r2, r3
20008ed6:	9115      	str	r1, [sp, #84]	; 0x54
20008ed8:	9217      	str	r2, [sp, #92]	; 0x5c
20008eda:	e5a0      	b.n	20008a1e <_dtoa_r+0x8ae>
20008edc:	4659      	mov	r1, fp
20008ede:	4620      	mov	r0, r4
20008ee0:	f001 fa96 	bl	2000a410 <__pow5mult>
20008ee4:	4683      	mov	fp, r0
20008ee6:	e4e8      	b.n	200088ba <_dtoa_r+0x74a>
20008ee8:	9919      	ldr	r1, [sp, #100]	; 0x64
20008eea:	2900      	cmp	r1, #0
20008eec:	d047      	beq.n	20008f7e <_dtoa_r+0xe0e>
20008eee:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008ef2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008ef4:	3303      	adds	r3, #3
20008ef6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008ef8:	e597      	b.n	20008a2a <_dtoa_r+0x8ba>
20008efa:	3201      	adds	r2, #1
20008efc:	b2d2      	uxtb	r2, r2
20008efe:	e49d      	b.n	2000883c <_dtoa_r+0x6cc>
20008f00:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008f04:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20008f08:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20008f0a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008f0c:	f7ff bbd3 	b.w	200086b6 <_dtoa_r+0x546>
20008f10:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008f12:	2300      	movs	r3, #0
20008f14:	9808      	ldr	r0, [sp, #32]
20008f16:	1a0d      	subs	r5, r1, r0
20008f18:	e587      	b.n	20008a2a <_dtoa_r+0x8ba>
20008f1a:	f1b9 0f00 	cmp.w	r9, #0
20008f1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008f20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008f22:	dd0f      	ble.n	20008f44 <_dtoa_r+0xdd4>
20008f24:	4659      	mov	r1, fp
20008f26:	2201      	movs	r2, #1
20008f28:	4620      	mov	r0, r4
20008f2a:	f001 f92b 	bl	2000a184 <__lshift>
20008f2e:	9906      	ldr	r1, [sp, #24]
20008f30:	4683      	mov	fp, r0
20008f32:	f000 feb7 	bl	20009ca4 <__mcmp>
20008f36:	2800      	cmp	r0, #0
20008f38:	dd47      	ble.n	20008fca <_dtoa_r+0xe5a>
20008f3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008f3c:	2939      	cmp	r1, #57	; 0x39
20008f3e:	d031      	beq.n	20008fa4 <_dtoa_r+0xe34>
20008f40:	3101      	adds	r1, #1
20008f42:	910b      	str	r1, [sp, #44]	; 0x2c
20008f44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008f46:	f805 2b01 	strb.w	r2, [r5], #1
20008f4a:	e515      	b.n	20008978 <_dtoa_r+0x808>
20008f4c:	3201      	adds	r2, #1
20008f4e:	701a      	strb	r2, [r3, #0]
20008f50:	e512      	b.n	20008978 <_dtoa_r+0x808>
20008f52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20008f54:	4620      	mov	r0, r4
20008f56:	6851      	ldr	r1, [r2, #4]
20008f58:	f000 fffa 	bl	20009f50 <_Balloc>
20008f5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20008f5e:	f103 010c 	add.w	r1, r3, #12
20008f62:	691a      	ldr	r2, [r3, #16]
20008f64:	3202      	adds	r2, #2
20008f66:	0092      	lsls	r2, r2, #2
20008f68:	4605      	mov	r5, r0
20008f6a:	300c      	adds	r0, #12
20008f6c:	f7fb fe18 	bl	20004ba0 <memcpy>
20008f70:	4620      	mov	r0, r4
20008f72:	4629      	mov	r1, r5
20008f74:	2201      	movs	r2, #1
20008f76:	f001 f905 	bl	2000a184 <__lshift>
20008f7a:	4682      	mov	sl, r0
20008f7c:	e601      	b.n	20008b82 <_dtoa_r+0xa12>
20008f7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20008f80:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008f82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008f84:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20008f88:	e54f      	b.n	20008a2a <_dtoa_r+0x8ba>
20008f8a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008f8c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008f8e:	e73d      	b.n	20008e0c <_dtoa_r+0xc9c>
20008f90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20008f92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008f94:	2b39      	cmp	r3, #57	; 0x39
20008f96:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008f98:	d004      	beq.n	20008fa4 <_dtoa_r+0xe34>
20008f9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008f9c:	1c43      	adds	r3, r0, #1
20008f9e:	f805 3b01 	strb.w	r3, [r5], #1
20008fa2:	e4e9      	b.n	20008978 <_dtoa_r+0x808>
20008fa4:	2339      	movs	r3, #57	; 0x39
20008fa6:	f805 3b01 	strb.w	r3, [r5], #1
20008faa:	9910      	ldr	r1, [sp, #64]	; 0x40
20008fac:	e73c      	b.n	20008e28 <_dtoa_r+0xcb8>
20008fae:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008fb0:	4633      	mov	r3, r6
20008fb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008fb4:	2839      	cmp	r0, #57	; 0x39
20008fb6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008fb8:	d0f4      	beq.n	20008fa4 <_dtoa_r+0xe34>
20008fba:	2b00      	cmp	r3, #0
20008fbc:	dd01      	ble.n	20008fc2 <_dtoa_r+0xe52>
20008fbe:	3001      	adds	r0, #1
20008fc0:	900b      	str	r0, [sp, #44]	; 0x2c
20008fc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008fc4:	f805 1b01 	strb.w	r1, [r5], #1
20008fc8:	e4d6      	b.n	20008978 <_dtoa_r+0x808>
20008fca:	d1bb      	bne.n	20008f44 <_dtoa_r+0xdd4>
20008fcc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008fce:	f010 0f01 	tst.w	r0, #1
20008fd2:	d0b7      	beq.n	20008f44 <_dtoa_r+0xdd4>
20008fd4:	e7b1      	b.n	20008f3a <_dtoa_r+0xdca>
20008fd6:	2300      	movs	r3, #0
20008fd8:	990c      	ldr	r1, [sp, #48]	; 0x30
20008fda:	4620      	mov	r0, r4
20008fdc:	220a      	movs	r2, #10
20008fde:	f001 f9d3 	bl	2000a388 <__multadd>
20008fe2:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008fe4:	9308      	str	r3, [sp, #32]
20008fe6:	900c      	str	r0, [sp, #48]	; 0x30
20008fe8:	e4a0      	b.n	2000892c <_dtoa_r+0x7bc>
20008fea:	9908      	ldr	r1, [sp, #32]
20008fec:	290e      	cmp	r1, #14
20008fee:	bf8c      	ite	hi
20008ff0:	2700      	movhi	r7, #0
20008ff2:	f007 0701 	andls.w	r7, r7, #1
20008ff6:	f7ff b9fa 	b.w	200083ee <_dtoa_r+0x27e>
20008ffa:	f43f ac81 	beq.w	20008900 <_dtoa_r+0x790>
20008ffe:	331c      	adds	r3, #28
20009000:	e479      	b.n	200088f6 <_dtoa_r+0x786>
20009002:	2701      	movs	r7, #1
20009004:	f7ff b98a 	b.w	2000831c <_dtoa_r+0x1ac>

20009008 <_fflush_r>:
20009008:	690b      	ldr	r3, [r1, #16]
2000900a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000900e:	460c      	mov	r4, r1
20009010:	4680      	mov	r8, r0
20009012:	2b00      	cmp	r3, #0
20009014:	d071      	beq.n	200090fa <_fflush_r+0xf2>
20009016:	b110      	cbz	r0, 2000901e <_fflush_r+0x16>
20009018:	6983      	ldr	r3, [r0, #24]
2000901a:	2b00      	cmp	r3, #0
2000901c:	d078      	beq.n	20009110 <_fflush_r+0x108>
2000901e:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
20009022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009026:	429c      	cmp	r4, r3
20009028:	bf08      	it	eq
2000902a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000902e:	d010      	beq.n	20009052 <_fflush_r+0x4a>
20009030:	f24c 1308 	movw	r3, #49416	; 0xc108
20009034:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009038:	429c      	cmp	r4, r3
2000903a:	bf08      	it	eq
2000903c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20009040:	d007      	beq.n	20009052 <_fflush_r+0x4a>
20009042:	f24c 1328 	movw	r3, #49448	; 0xc128
20009046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000904a:	429c      	cmp	r4, r3
2000904c:	bf08      	it	eq
2000904e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20009052:	89a3      	ldrh	r3, [r4, #12]
20009054:	b21a      	sxth	r2, r3
20009056:	f012 0f08 	tst.w	r2, #8
2000905a:	d135      	bne.n	200090c8 <_fflush_r+0xc0>
2000905c:	6862      	ldr	r2, [r4, #4]
2000905e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009062:	81a3      	strh	r3, [r4, #12]
20009064:	2a00      	cmp	r2, #0
20009066:	dd5e      	ble.n	20009126 <_fflush_r+0x11e>
20009068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000906a:	2e00      	cmp	r6, #0
2000906c:	d045      	beq.n	200090fa <_fflush_r+0xf2>
2000906e:	b29b      	uxth	r3, r3
20009070:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20009074:	bf18      	it	ne
20009076:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20009078:	d059      	beq.n	2000912e <_fflush_r+0x126>
2000907a:	f013 0f04 	tst.w	r3, #4
2000907e:	d14a      	bne.n	20009116 <_fflush_r+0x10e>
20009080:	2300      	movs	r3, #0
20009082:	4640      	mov	r0, r8
20009084:	6a21      	ldr	r1, [r4, #32]
20009086:	462a      	mov	r2, r5
20009088:	47b0      	blx	r6
2000908a:	4285      	cmp	r5, r0
2000908c:	d138      	bne.n	20009100 <_fflush_r+0xf8>
2000908e:	89a1      	ldrh	r1, [r4, #12]
20009090:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20009094:	6922      	ldr	r2, [r4, #16]
20009096:	f2c0 0300 	movt	r3, #0
2000909a:	ea01 0303 	and.w	r3, r1, r3
2000909e:	2100      	movs	r1, #0
200090a0:	6061      	str	r1, [r4, #4]
200090a2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200090a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200090a8:	81a3      	strh	r3, [r4, #12]
200090aa:	6022      	str	r2, [r4, #0]
200090ac:	bf18      	it	ne
200090ae:	6565      	strne	r5, [r4, #84]	; 0x54
200090b0:	b319      	cbz	r1, 200090fa <_fflush_r+0xf2>
200090b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200090b6:	4299      	cmp	r1, r3
200090b8:	d002      	beq.n	200090c0 <_fflush_r+0xb8>
200090ba:	4640      	mov	r0, r8
200090bc:	f000 f998 	bl	200093f0 <_free_r>
200090c0:	2000      	movs	r0, #0
200090c2:	6360      	str	r0, [r4, #52]	; 0x34
200090c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200090c8:	6926      	ldr	r6, [r4, #16]
200090ca:	b1b6      	cbz	r6, 200090fa <_fflush_r+0xf2>
200090cc:	6825      	ldr	r5, [r4, #0]
200090ce:	6026      	str	r6, [r4, #0]
200090d0:	1bad      	subs	r5, r5, r6
200090d2:	f012 0f03 	tst.w	r2, #3
200090d6:	bf0c      	ite	eq
200090d8:	6963      	ldreq	r3, [r4, #20]
200090da:	2300      	movne	r3, #0
200090dc:	60a3      	str	r3, [r4, #8]
200090de:	e00a      	b.n	200090f6 <_fflush_r+0xee>
200090e0:	4632      	mov	r2, r6
200090e2:	462b      	mov	r3, r5
200090e4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200090e6:	4640      	mov	r0, r8
200090e8:	6a21      	ldr	r1, [r4, #32]
200090ea:	47b8      	blx	r7
200090ec:	2800      	cmp	r0, #0
200090ee:	ebc0 0505 	rsb	r5, r0, r5
200090f2:	4406      	add	r6, r0
200090f4:	dd04      	ble.n	20009100 <_fflush_r+0xf8>
200090f6:	2d00      	cmp	r5, #0
200090f8:	dcf2      	bgt.n	200090e0 <_fflush_r+0xd8>
200090fa:	2000      	movs	r0, #0
200090fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009100:	89a3      	ldrh	r3, [r4, #12]
20009102:	f04f 30ff 	mov.w	r0, #4294967295
20009106:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000910a:	81a3      	strh	r3, [r4, #12]
2000910c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009110:	f000 f8ea 	bl	200092e8 <__sinit>
20009114:	e783      	b.n	2000901e <_fflush_r+0x16>
20009116:	6862      	ldr	r2, [r4, #4]
20009118:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000911a:	1aad      	subs	r5, r5, r2
2000911c:	2b00      	cmp	r3, #0
2000911e:	d0af      	beq.n	20009080 <_fflush_r+0x78>
20009120:	6c23      	ldr	r3, [r4, #64]	; 0x40
20009122:	1aed      	subs	r5, r5, r3
20009124:	e7ac      	b.n	20009080 <_fflush_r+0x78>
20009126:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009128:	2a00      	cmp	r2, #0
2000912a:	dc9d      	bgt.n	20009068 <_fflush_r+0x60>
2000912c:	e7e5      	b.n	200090fa <_fflush_r+0xf2>
2000912e:	2301      	movs	r3, #1
20009130:	4640      	mov	r0, r8
20009132:	6a21      	ldr	r1, [r4, #32]
20009134:	47b0      	blx	r6
20009136:	f1b0 3fff 	cmp.w	r0, #4294967295
2000913a:	4605      	mov	r5, r0
2000913c:	d002      	beq.n	20009144 <_fflush_r+0x13c>
2000913e:	89a3      	ldrh	r3, [r4, #12]
20009140:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20009142:	e79a      	b.n	2000907a <_fflush_r+0x72>
20009144:	f8d8 3000 	ldr.w	r3, [r8]
20009148:	2b1d      	cmp	r3, #29
2000914a:	d0d6      	beq.n	200090fa <_fflush_r+0xf2>
2000914c:	89a3      	ldrh	r3, [r4, #12]
2000914e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009152:	81a3      	strh	r3, [r4, #12]
20009154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20009158 <fflush>:
20009158:	4601      	mov	r1, r0
2000915a:	b128      	cbz	r0, 20009168 <fflush+0x10>
2000915c:	f24c 330c 	movw	r3, #49932	; 0xc30c
20009160:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009164:	6818      	ldr	r0, [r3, #0]
20009166:	e74f      	b.n	20009008 <_fflush_r>
20009168:	f24c 0348 	movw	r3, #49224	; 0xc048
2000916c:	f249 0109 	movw	r1, #36873	; 0x9009
20009170:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009174:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009178:	6818      	ldr	r0, [r3, #0]
2000917a:	f000 bbb3 	b.w	200098e4 <_fwalk_reent>
2000917e:	bf00      	nop

20009180 <__sfp_lock_acquire>:
20009180:	4770      	bx	lr
20009182:	bf00      	nop

20009184 <__sfp_lock_release>:
20009184:	4770      	bx	lr
20009186:	bf00      	nop

20009188 <__sinit_lock_acquire>:
20009188:	4770      	bx	lr
2000918a:	bf00      	nop

2000918c <__sinit_lock_release>:
2000918c:	4770      	bx	lr
2000918e:	bf00      	nop

20009190 <__fp_lock>:
20009190:	2000      	movs	r0, #0
20009192:	4770      	bx	lr

20009194 <__fp_unlock>:
20009194:	2000      	movs	r0, #0
20009196:	4770      	bx	lr

20009198 <__fp_unlock_all>:
20009198:	f24c 330c 	movw	r3, #49932	; 0xc30c
2000919c:	f249 1195 	movw	r1, #37269	; 0x9195
200091a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200091a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200091a8:	6818      	ldr	r0, [r3, #0]
200091aa:	f000 bbc5 	b.w	20009938 <_fwalk>
200091ae:	bf00      	nop

200091b0 <__fp_lock_all>:
200091b0:	f24c 330c 	movw	r3, #49932	; 0xc30c
200091b4:	f249 1191 	movw	r1, #37265	; 0x9191
200091b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200091bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200091c0:	6818      	ldr	r0, [r3, #0]
200091c2:	f000 bbb9 	b.w	20009938 <_fwalk>
200091c6:	bf00      	nop

200091c8 <_cleanup_r>:
200091c8:	f64a 7129 	movw	r1, #44841	; 0xaf29
200091cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200091d0:	f000 bbb2 	b.w	20009938 <_fwalk>

200091d4 <_cleanup>:
200091d4:	f24c 0348 	movw	r3, #49224	; 0xc048
200091d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200091dc:	6818      	ldr	r0, [r3, #0]
200091de:	e7f3      	b.n	200091c8 <_cleanup_r>

200091e0 <std>:
200091e0:	b510      	push	{r4, lr}
200091e2:	4604      	mov	r4, r0
200091e4:	2300      	movs	r3, #0
200091e6:	305c      	adds	r0, #92	; 0x5c
200091e8:	81a1      	strh	r1, [r4, #12]
200091ea:	4619      	mov	r1, r3
200091ec:	81e2      	strh	r2, [r4, #14]
200091ee:	2208      	movs	r2, #8
200091f0:	6023      	str	r3, [r4, #0]
200091f2:	6063      	str	r3, [r4, #4]
200091f4:	60a3      	str	r3, [r4, #8]
200091f6:	6663      	str	r3, [r4, #100]	; 0x64
200091f8:	6123      	str	r3, [r4, #16]
200091fa:	6163      	str	r3, [r4, #20]
200091fc:	61a3      	str	r3, [r4, #24]
200091fe:	f7fb fd97 	bl	20004d30 <memset>
20009202:	f64a 20f1 	movw	r0, #43761	; 0xaaf1
20009206:	f64a 21b5 	movw	r1, #43701	; 0xaab5
2000920a:	f64a 228d 	movw	r2, #43661	; 0xaa8d
2000920e:	f64a 2385 	movw	r3, #43653	; 0xaa85
20009212:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009216:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000921a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000921e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009222:	6260      	str	r0, [r4, #36]	; 0x24
20009224:	62a1      	str	r1, [r4, #40]	; 0x28
20009226:	62e2      	str	r2, [r4, #44]	; 0x2c
20009228:	6323      	str	r3, [r4, #48]	; 0x30
2000922a:	6224      	str	r4, [r4, #32]
2000922c:	bd10      	pop	{r4, pc}
2000922e:	bf00      	nop

20009230 <__sfmoreglue>:
20009230:	b570      	push	{r4, r5, r6, lr}
20009232:	2568      	movs	r5, #104	; 0x68
20009234:	460e      	mov	r6, r1
20009236:	fb05 f501 	mul.w	r5, r5, r1
2000923a:	f105 010c 	add.w	r1, r5, #12
2000923e:	f7fb f9dd 	bl	200045fc <_malloc_r>
20009242:	4604      	mov	r4, r0
20009244:	b148      	cbz	r0, 2000925a <__sfmoreglue+0x2a>
20009246:	f100 030c 	add.w	r3, r0, #12
2000924a:	2100      	movs	r1, #0
2000924c:	6046      	str	r6, [r0, #4]
2000924e:	462a      	mov	r2, r5
20009250:	4618      	mov	r0, r3
20009252:	6021      	str	r1, [r4, #0]
20009254:	60a3      	str	r3, [r4, #8]
20009256:	f7fb fd6b 	bl	20004d30 <memset>
2000925a:	4620      	mov	r0, r4
2000925c:	bd70      	pop	{r4, r5, r6, pc}
2000925e:	bf00      	nop

20009260 <__sfp>:
20009260:	f24c 0348 	movw	r3, #49224	; 0xc048
20009264:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009268:	b570      	push	{r4, r5, r6, lr}
2000926a:	681d      	ldr	r5, [r3, #0]
2000926c:	4606      	mov	r6, r0
2000926e:	69ab      	ldr	r3, [r5, #24]
20009270:	2b00      	cmp	r3, #0
20009272:	d02a      	beq.n	200092ca <__sfp+0x6a>
20009274:	35d8      	adds	r5, #216	; 0xd8
20009276:	686b      	ldr	r3, [r5, #4]
20009278:	68ac      	ldr	r4, [r5, #8]
2000927a:	3b01      	subs	r3, #1
2000927c:	d503      	bpl.n	20009286 <__sfp+0x26>
2000927e:	e020      	b.n	200092c2 <__sfp+0x62>
20009280:	3468      	adds	r4, #104	; 0x68
20009282:	3b01      	subs	r3, #1
20009284:	d41d      	bmi.n	200092c2 <__sfp+0x62>
20009286:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000928a:	2a00      	cmp	r2, #0
2000928c:	d1f8      	bne.n	20009280 <__sfp+0x20>
2000928e:	2500      	movs	r5, #0
20009290:	f04f 33ff 	mov.w	r3, #4294967295
20009294:	6665      	str	r5, [r4, #100]	; 0x64
20009296:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000929a:	81e3      	strh	r3, [r4, #14]
2000929c:	4629      	mov	r1, r5
2000929e:	f04f 0301 	mov.w	r3, #1
200092a2:	6025      	str	r5, [r4, #0]
200092a4:	81a3      	strh	r3, [r4, #12]
200092a6:	2208      	movs	r2, #8
200092a8:	60a5      	str	r5, [r4, #8]
200092aa:	6065      	str	r5, [r4, #4]
200092ac:	6125      	str	r5, [r4, #16]
200092ae:	6165      	str	r5, [r4, #20]
200092b0:	61a5      	str	r5, [r4, #24]
200092b2:	f7fb fd3d 	bl	20004d30 <memset>
200092b6:	64e5      	str	r5, [r4, #76]	; 0x4c
200092b8:	6365      	str	r5, [r4, #52]	; 0x34
200092ba:	63a5      	str	r5, [r4, #56]	; 0x38
200092bc:	64a5      	str	r5, [r4, #72]	; 0x48
200092be:	4620      	mov	r0, r4
200092c0:	bd70      	pop	{r4, r5, r6, pc}
200092c2:	6828      	ldr	r0, [r5, #0]
200092c4:	b128      	cbz	r0, 200092d2 <__sfp+0x72>
200092c6:	4605      	mov	r5, r0
200092c8:	e7d5      	b.n	20009276 <__sfp+0x16>
200092ca:	4628      	mov	r0, r5
200092cc:	f000 f80c 	bl	200092e8 <__sinit>
200092d0:	e7d0      	b.n	20009274 <__sfp+0x14>
200092d2:	4630      	mov	r0, r6
200092d4:	2104      	movs	r1, #4
200092d6:	f7ff ffab 	bl	20009230 <__sfmoreglue>
200092da:	6028      	str	r0, [r5, #0]
200092dc:	2800      	cmp	r0, #0
200092de:	d1f2      	bne.n	200092c6 <__sfp+0x66>
200092e0:	230c      	movs	r3, #12
200092e2:	4604      	mov	r4, r0
200092e4:	6033      	str	r3, [r6, #0]
200092e6:	e7ea      	b.n	200092be <__sfp+0x5e>

200092e8 <__sinit>:
200092e8:	b570      	push	{r4, r5, r6, lr}
200092ea:	6986      	ldr	r6, [r0, #24]
200092ec:	4604      	mov	r4, r0
200092ee:	b106      	cbz	r6, 200092f2 <__sinit+0xa>
200092f0:	bd70      	pop	{r4, r5, r6, pc}
200092f2:	f249 13c9 	movw	r3, #37321	; 0x91c9
200092f6:	2501      	movs	r5, #1
200092f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092fc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20009300:	6283      	str	r3, [r0, #40]	; 0x28
20009302:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20009306:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000930a:	6185      	str	r5, [r0, #24]
2000930c:	f7ff ffa8 	bl	20009260 <__sfp>
20009310:	6060      	str	r0, [r4, #4]
20009312:	4620      	mov	r0, r4
20009314:	f7ff ffa4 	bl	20009260 <__sfp>
20009318:	60a0      	str	r0, [r4, #8]
2000931a:	4620      	mov	r0, r4
2000931c:	f7ff ffa0 	bl	20009260 <__sfp>
20009320:	4632      	mov	r2, r6
20009322:	2104      	movs	r1, #4
20009324:	4623      	mov	r3, r4
20009326:	60e0      	str	r0, [r4, #12]
20009328:	6860      	ldr	r0, [r4, #4]
2000932a:	f7ff ff59 	bl	200091e0 <std>
2000932e:	462a      	mov	r2, r5
20009330:	68a0      	ldr	r0, [r4, #8]
20009332:	2109      	movs	r1, #9
20009334:	4623      	mov	r3, r4
20009336:	f7ff ff53 	bl	200091e0 <std>
2000933a:	4623      	mov	r3, r4
2000933c:	68e0      	ldr	r0, [r4, #12]
2000933e:	2112      	movs	r1, #18
20009340:	2202      	movs	r2, #2
20009342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20009346:	e74b      	b.n	200091e0 <std>

20009348 <_malloc_trim_r>:
20009348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000934a:	f24c 4400 	movw	r4, #50176	; 0xc400
2000934e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009352:	460f      	mov	r7, r1
20009354:	4605      	mov	r5, r0
20009356:	f7fb fd55 	bl	20004e04 <__malloc_lock>
2000935a:	68a3      	ldr	r3, [r4, #8]
2000935c:	685e      	ldr	r6, [r3, #4]
2000935e:	f026 0603 	bic.w	r6, r6, #3
20009362:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20009366:	330f      	adds	r3, #15
20009368:	1bdf      	subs	r7, r3, r7
2000936a:	0b3f      	lsrs	r7, r7, #12
2000936c:	3f01      	subs	r7, #1
2000936e:	033f      	lsls	r7, r7, #12
20009370:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20009374:	db07      	blt.n	20009386 <_malloc_trim_r+0x3e>
20009376:	2100      	movs	r1, #0
20009378:	4628      	mov	r0, r5
2000937a:	f7fb fde3 	bl	20004f44 <_sbrk_r>
2000937e:	68a3      	ldr	r3, [r4, #8]
20009380:	18f3      	adds	r3, r6, r3
20009382:	4283      	cmp	r3, r0
20009384:	d004      	beq.n	20009390 <_malloc_trim_r+0x48>
20009386:	4628      	mov	r0, r5
20009388:	f7fb fd3e 	bl	20004e08 <__malloc_unlock>
2000938c:	2000      	movs	r0, #0
2000938e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009390:	4279      	negs	r1, r7
20009392:	4628      	mov	r0, r5
20009394:	f7fb fdd6 	bl	20004f44 <_sbrk_r>
20009398:	f1b0 3fff 	cmp.w	r0, #4294967295
2000939c:	d010      	beq.n	200093c0 <_malloc_trim_r+0x78>
2000939e:	68a2      	ldr	r2, [r4, #8]
200093a0:	f64c 0384 	movw	r3, #51332	; 0xc884
200093a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200093a8:	1bf6      	subs	r6, r6, r7
200093aa:	f046 0601 	orr.w	r6, r6, #1
200093ae:	4628      	mov	r0, r5
200093b0:	6056      	str	r6, [r2, #4]
200093b2:	681a      	ldr	r2, [r3, #0]
200093b4:	1bd7      	subs	r7, r2, r7
200093b6:	601f      	str	r7, [r3, #0]
200093b8:	f7fb fd26 	bl	20004e08 <__malloc_unlock>
200093bc:	2001      	movs	r0, #1
200093be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200093c0:	2100      	movs	r1, #0
200093c2:	4628      	mov	r0, r5
200093c4:	f7fb fdbe 	bl	20004f44 <_sbrk_r>
200093c8:	68a3      	ldr	r3, [r4, #8]
200093ca:	1ac2      	subs	r2, r0, r3
200093cc:	2a0f      	cmp	r2, #15
200093ce:	ddda      	ble.n	20009386 <_malloc_trim_r+0x3e>
200093d0:	f64c 0408 	movw	r4, #51208	; 0xc808
200093d4:	f64c 0184 	movw	r1, #51332	; 0xc884
200093d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200093dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200093e0:	f042 0201 	orr.w	r2, r2, #1
200093e4:	6824      	ldr	r4, [r4, #0]
200093e6:	1b00      	subs	r0, r0, r4
200093e8:	6008      	str	r0, [r1, #0]
200093ea:	605a      	str	r2, [r3, #4]
200093ec:	e7cb      	b.n	20009386 <_malloc_trim_r+0x3e>
200093ee:	bf00      	nop

200093f0 <_free_r>:
200093f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200093f4:	4605      	mov	r5, r0
200093f6:	460c      	mov	r4, r1
200093f8:	2900      	cmp	r1, #0
200093fa:	f000 8088 	beq.w	2000950e <_free_r+0x11e>
200093fe:	f7fb fd01 	bl	20004e04 <__malloc_lock>
20009402:	f1a4 0208 	sub.w	r2, r4, #8
20009406:	f24c 4000 	movw	r0, #50176	; 0xc400
2000940a:	6856      	ldr	r6, [r2, #4]
2000940c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009410:	f026 0301 	bic.w	r3, r6, #1
20009414:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009418:	18d1      	adds	r1, r2, r3
2000941a:	458c      	cmp	ip, r1
2000941c:	684f      	ldr	r7, [r1, #4]
2000941e:	f027 0703 	bic.w	r7, r7, #3
20009422:	f000 8095 	beq.w	20009550 <_free_r+0x160>
20009426:	f016 0601 	ands.w	r6, r6, #1
2000942a:	604f      	str	r7, [r1, #4]
2000942c:	d05f      	beq.n	200094ee <_free_r+0xfe>
2000942e:	2600      	movs	r6, #0
20009430:	19cc      	adds	r4, r1, r7
20009432:	6864      	ldr	r4, [r4, #4]
20009434:	f014 0f01 	tst.w	r4, #1
20009438:	d106      	bne.n	20009448 <_free_r+0x58>
2000943a:	19db      	adds	r3, r3, r7
2000943c:	2e00      	cmp	r6, #0
2000943e:	d07a      	beq.n	20009536 <_free_r+0x146>
20009440:	688c      	ldr	r4, [r1, #8]
20009442:	68c9      	ldr	r1, [r1, #12]
20009444:	608c      	str	r4, [r1, #8]
20009446:	60e1      	str	r1, [r4, #12]
20009448:	f043 0101 	orr.w	r1, r3, #1
2000944c:	50d3      	str	r3, [r2, r3]
2000944e:	6051      	str	r1, [r2, #4]
20009450:	2e00      	cmp	r6, #0
20009452:	d147      	bne.n	200094e4 <_free_r+0xf4>
20009454:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20009458:	d35b      	bcc.n	20009512 <_free_r+0x122>
2000945a:	0a59      	lsrs	r1, r3, #9
2000945c:	2904      	cmp	r1, #4
2000945e:	bf9e      	ittt	ls
20009460:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20009464:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20009468:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000946c:	d928      	bls.n	200094c0 <_free_r+0xd0>
2000946e:	2914      	cmp	r1, #20
20009470:	bf9c      	itt	ls
20009472:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20009476:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000947a:	d921      	bls.n	200094c0 <_free_r+0xd0>
2000947c:	2954      	cmp	r1, #84	; 0x54
2000947e:	bf9e      	ittt	ls
20009480:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20009484:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20009488:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000948c:	d918      	bls.n	200094c0 <_free_r+0xd0>
2000948e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20009492:	bf9e      	ittt	ls
20009494:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20009498:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000949c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200094a0:	d90e      	bls.n	200094c0 <_free_r+0xd0>
200094a2:	f240 5c54 	movw	ip, #1364	; 0x554
200094a6:	4561      	cmp	r1, ip
200094a8:	bf95      	itete	ls
200094aa:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200094ae:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200094b2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200094b6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200094ba:	bf98      	it	ls
200094bc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200094c0:	1904      	adds	r4, r0, r4
200094c2:	68a1      	ldr	r1, [r4, #8]
200094c4:	42a1      	cmp	r1, r4
200094c6:	d103      	bne.n	200094d0 <_free_r+0xe0>
200094c8:	e064      	b.n	20009594 <_free_r+0x1a4>
200094ca:	6889      	ldr	r1, [r1, #8]
200094cc:	428c      	cmp	r4, r1
200094ce:	d004      	beq.n	200094da <_free_r+0xea>
200094d0:	6848      	ldr	r0, [r1, #4]
200094d2:	f020 0003 	bic.w	r0, r0, #3
200094d6:	4283      	cmp	r3, r0
200094d8:	d3f7      	bcc.n	200094ca <_free_r+0xda>
200094da:	68cb      	ldr	r3, [r1, #12]
200094dc:	60d3      	str	r3, [r2, #12]
200094de:	6091      	str	r1, [r2, #8]
200094e0:	60ca      	str	r2, [r1, #12]
200094e2:	609a      	str	r2, [r3, #8]
200094e4:	4628      	mov	r0, r5
200094e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200094ea:	f7fb bc8d 	b.w	20004e08 <__malloc_unlock>
200094ee:	f854 4c08 	ldr.w	r4, [r4, #-8]
200094f2:	f100 0c08 	add.w	ip, r0, #8
200094f6:	1b12      	subs	r2, r2, r4
200094f8:	191b      	adds	r3, r3, r4
200094fa:	6894      	ldr	r4, [r2, #8]
200094fc:	4564      	cmp	r4, ip
200094fe:	d047      	beq.n	20009590 <_free_r+0x1a0>
20009500:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20009504:	f8cc 4008 	str.w	r4, [ip, #8]
20009508:	f8c4 c00c 	str.w	ip, [r4, #12]
2000950c:	e790      	b.n	20009430 <_free_r+0x40>
2000950e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009512:	08db      	lsrs	r3, r3, #3
20009514:	f04f 0c01 	mov.w	ip, #1
20009518:	6846      	ldr	r6, [r0, #4]
2000951a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000951e:	109b      	asrs	r3, r3, #2
20009520:	fa0c f303 	lsl.w	r3, ip, r3
20009524:	60d1      	str	r1, [r2, #12]
20009526:	688c      	ldr	r4, [r1, #8]
20009528:	ea46 0303 	orr.w	r3, r6, r3
2000952c:	6043      	str	r3, [r0, #4]
2000952e:	6094      	str	r4, [r2, #8]
20009530:	60e2      	str	r2, [r4, #12]
20009532:	608a      	str	r2, [r1, #8]
20009534:	e7d6      	b.n	200094e4 <_free_r+0xf4>
20009536:	688c      	ldr	r4, [r1, #8]
20009538:	4f1c      	ldr	r7, [pc, #112]	; (200095ac <_free_r+0x1bc>)
2000953a:	42bc      	cmp	r4, r7
2000953c:	d181      	bne.n	20009442 <_free_r+0x52>
2000953e:	50d3      	str	r3, [r2, r3]
20009540:	f043 0301 	orr.w	r3, r3, #1
20009544:	60e2      	str	r2, [r4, #12]
20009546:	60a2      	str	r2, [r4, #8]
20009548:	6053      	str	r3, [r2, #4]
2000954a:	6094      	str	r4, [r2, #8]
2000954c:	60d4      	str	r4, [r2, #12]
2000954e:	e7c9      	b.n	200094e4 <_free_r+0xf4>
20009550:	18fb      	adds	r3, r7, r3
20009552:	f016 0f01 	tst.w	r6, #1
20009556:	d107      	bne.n	20009568 <_free_r+0x178>
20009558:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000955c:	1a52      	subs	r2, r2, r1
2000955e:	185b      	adds	r3, r3, r1
20009560:	68d4      	ldr	r4, [r2, #12]
20009562:	6891      	ldr	r1, [r2, #8]
20009564:	60a1      	str	r1, [r4, #8]
20009566:	60cc      	str	r4, [r1, #12]
20009568:	f64c 010c 	movw	r1, #51212	; 0xc80c
2000956c:	6082      	str	r2, [r0, #8]
2000956e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009572:	f043 0001 	orr.w	r0, r3, #1
20009576:	6050      	str	r0, [r2, #4]
20009578:	680a      	ldr	r2, [r1, #0]
2000957a:	4293      	cmp	r3, r2
2000957c:	d3b2      	bcc.n	200094e4 <_free_r+0xf4>
2000957e:	f64c 0380 	movw	r3, #51328	; 0xc880
20009582:	4628      	mov	r0, r5
20009584:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009588:	6819      	ldr	r1, [r3, #0]
2000958a:	f7ff fedd 	bl	20009348 <_malloc_trim_r>
2000958e:	e7a9      	b.n	200094e4 <_free_r+0xf4>
20009590:	2601      	movs	r6, #1
20009592:	e74d      	b.n	20009430 <_free_r+0x40>
20009594:	2601      	movs	r6, #1
20009596:	6844      	ldr	r4, [r0, #4]
20009598:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000959c:	460b      	mov	r3, r1
2000959e:	fa06 fc0c 	lsl.w	ip, r6, ip
200095a2:	ea44 040c 	orr.w	r4, r4, ip
200095a6:	6044      	str	r4, [r0, #4]
200095a8:	e798      	b.n	200094dc <_free_r+0xec>
200095aa:	bf00      	nop
200095ac:	2000c408 	.word	0x2000c408

200095b0 <__sfvwrite_r>:
200095b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200095b4:	6893      	ldr	r3, [r2, #8]
200095b6:	b085      	sub	sp, #20
200095b8:	4690      	mov	r8, r2
200095ba:	460c      	mov	r4, r1
200095bc:	9003      	str	r0, [sp, #12]
200095be:	2b00      	cmp	r3, #0
200095c0:	d064      	beq.n	2000968c <__sfvwrite_r+0xdc>
200095c2:	8988      	ldrh	r0, [r1, #12]
200095c4:	fa1f fa80 	uxth.w	sl, r0
200095c8:	f01a 0f08 	tst.w	sl, #8
200095cc:	f000 80a0 	beq.w	20009710 <__sfvwrite_r+0x160>
200095d0:	690b      	ldr	r3, [r1, #16]
200095d2:	2b00      	cmp	r3, #0
200095d4:	f000 809c 	beq.w	20009710 <__sfvwrite_r+0x160>
200095d8:	f01a 0b02 	ands.w	fp, sl, #2
200095dc:	f8d8 5000 	ldr.w	r5, [r8]
200095e0:	bf1c      	itt	ne
200095e2:	f04f 0a00 	movne.w	sl, #0
200095e6:	4657      	movne	r7, sl
200095e8:	d136      	bne.n	20009658 <__sfvwrite_r+0xa8>
200095ea:	f01a 0a01 	ands.w	sl, sl, #1
200095ee:	bf1d      	ittte	ne
200095f0:	46dc      	movne	ip, fp
200095f2:	46d9      	movne	r9, fp
200095f4:	465f      	movne	r7, fp
200095f6:	4656      	moveq	r6, sl
200095f8:	d152      	bne.n	200096a0 <__sfvwrite_r+0xf0>
200095fa:	b326      	cbz	r6, 20009646 <__sfvwrite_r+0x96>
200095fc:	b280      	uxth	r0, r0
200095fe:	68a7      	ldr	r7, [r4, #8]
20009600:	f410 7f00 	tst.w	r0, #512	; 0x200
20009604:	f000 808f 	beq.w	20009726 <__sfvwrite_r+0x176>
20009608:	42be      	cmp	r6, r7
2000960a:	46bb      	mov	fp, r7
2000960c:	f080 80a7 	bcs.w	2000975e <__sfvwrite_r+0x1ae>
20009610:	6820      	ldr	r0, [r4, #0]
20009612:	4637      	mov	r7, r6
20009614:	46b3      	mov	fp, r6
20009616:	465a      	mov	r2, fp
20009618:	4651      	mov	r1, sl
2000961a:	f000 fa95 	bl	20009b48 <memmove>
2000961e:	68a2      	ldr	r2, [r4, #8]
20009620:	6823      	ldr	r3, [r4, #0]
20009622:	46b1      	mov	r9, r6
20009624:	1bd7      	subs	r7, r2, r7
20009626:	60a7      	str	r7, [r4, #8]
20009628:	4637      	mov	r7, r6
2000962a:	445b      	add	r3, fp
2000962c:	6023      	str	r3, [r4, #0]
2000962e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009632:	ebc9 0606 	rsb	r6, r9, r6
20009636:	44ca      	add	sl, r9
20009638:	1bdf      	subs	r7, r3, r7
2000963a:	f8c8 7008 	str.w	r7, [r8, #8]
2000963e:	b32f      	cbz	r7, 2000968c <__sfvwrite_r+0xdc>
20009640:	89a0      	ldrh	r0, [r4, #12]
20009642:	2e00      	cmp	r6, #0
20009644:	d1da      	bne.n	200095fc <__sfvwrite_r+0x4c>
20009646:	f8d5 a000 	ldr.w	sl, [r5]
2000964a:	686e      	ldr	r6, [r5, #4]
2000964c:	3508      	adds	r5, #8
2000964e:	e7d4      	b.n	200095fa <__sfvwrite_r+0x4a>
20009650:	f8d5 a000 	ldr.w	sl, [r5]
20009654:	686f      	ldr	r7, [r5, #4]
20009656:	3508      	adds	r5, #8
20009658:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000965c:	bf34      	ite	cc
2000965e:	463b      	movcc	r3, r7
20009660:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20009664:	4652      	mov	r2, sl
20009666:	9803      	ldr	r0, [sp, #12]
20009668:	2f00      	cmp	r7, #0
2000966a:	d0f1      	beq.n	20009650 <__sfvwrite_r+0xa0>
2000966c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000966e:	6a21      	ldr	r1, [r4, #32]
20009670:	47b0      	blx	r6
20009672:	2800      	cmp	r0, #0
20009674:	4482      	add	sl, r0
20009676:	ebc0 0707 	rsb	r7, r0, r7
2000967a:	f340 80ec 	ble.w	20009856 <__sfvwrite_r+0x2a6>
2000967e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009682:	1a18      	subs	r0, r3, r0
20009684:	f8c8 0008 	str.w	r0, [r8, #8]
20009688:	2800      	cmp	r0, #0
2000968a:	d1e5      	bne.n	20009658 <__sfvwrite_r+0xa8>
2000968c:	2000      	movs	r0, #0
2000968e:	b005      	add	sp, #20
20009690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009694:	f8d5 9000 	ldr.w	r9, [r5]
20009698:	f04f 0c00 	mov.w	ip, #0
2000969c:	686f      	ldr	r7, [r5, #4]
2000969e:	3508      	adds	r5, #8
200096a0:	2f00      	cmp	r7, #0
200096a2:	d0f7      	beq.n	20009694 <__sfvwrite_r+0xe4>
200096a4:	f1bc 0f00 	cmp.w	ip, #0
200096a8:	f000 80b5 	beq.w	20009816 <__sfvwrite_r+0x266>
200096ac:	6963      	ldr	r3, [r4, #20]
200096ae:	45bb      	cmp	fp, r7
200096b0:	bf34      	ite	cc
200096b2:	46da      	movcc	sl, fp
200096b4:	46ba      	movcs	sl, r7
200096b6:	68a6      	ldr	r6, [r4, #8]
200096b8:	6820      	ldr	r0, [r4, #0]
200096ba:	6922      	ldr	r2, [r4, #16]
200096bc:	199e      	adds	r6, r3, r6
200096be:	4290      	cmp	r0, r2
200096c0:	bf94      	ite	ls
200096c2:	2200      	movls	r2, #0
200096c4:	2201      	movhi	r2, #1
200096c6:	45b2      	cmp	sl, r6
200096c8:	bfd4      	ite	le
200096ca:	2200      	movle	r2, #0
200096cc:	f002 0201 	andgt.w	r2, r2, #1
200096d0:	2a00      	cmp	r2, #0
200096d2:	f040 80ae 	bne.w	20009832 <__sfvwrite_r+0x282>
200096d6:	459a      	cmp	sl, r3
200096d8:	f2c0 8082 	blt.w	200097e0 <__sfvwrite_r+0x230>
200096dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200096de:	464a      	mov	r2, r9
200096e0:	f8cd c004 	str.w	ip, [sp, #4]
200096e4:	9803      	ldr	r0, [sp, #12]
200096e6:	6a21      	ldr	r1, [r4, #32]
200096e8:	47b0      	blx	r6
200096ea:	f8dd c004 	ldr.w	ip, [sp, #4]
200096ee:	1e06      	subs	r6, r0, #0
200096f0:	f340 80b1 	ble.w	20009856 <__sfvwrite_r+0x2a6>
200096f4:	ebbb 0b06 	subs.w	fp, fp, r6
200096f8:	f000 8086 	beq.w	20009808 <__sfvwrite_r+0x258>
200096fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009700:	44b1      	add	r9, r6
20009702:	1bbf      	subs	r7, r7, r6
20009704:	1b9e      	subs	r6, r3, r6
20009706:	f8c8 6008 	str.w	r6, [r8, #8]
2000970a:	2e00      	cmp	r6, #0
2000970c:	d1c8      	bne.n	200096a0 <__sfvwrite_r+0xf0>
2000970e:	e7bd      	b.n	2000968c <__sfvwrite_r+0xdc>
20009710:	9803      	ldr	r0, [sp, #12]
20009712:	4621      	mov	r1, r4
20009714:	f7fe fc18 	bl	20007f48 <__swsetup_r>
20009718:	2800      	cmp	r0, #0
2000971a:	f040 80d4 	bne.w	200098c6 <__sfvwrite_r+0x316>
2000971e:	89a0      	ldrh	r0, [r4, #12]
20009720:	fa1f fa80 	uxth.w	sl, r0
20009724:	e758      	b.n	200095d8 <__sfvwrite_r+0x28>
20009726:	6820      	ldr	r0, [r4, #0]
20009728:	46b9      	mov	r9, r7
2000972a:	6923      	ldr	r3, [r4, #16]
2000972c:	4298      	cmp	r0, r3
2000972e:	bf94      	ite	ls
20009730:	2300      	movls	r3, #0
20009732:	2301      	movhi	r3, #1
20009734:	42b7      	cmp	r7, r6
20009736:	bf2c      	ite	cs
20009738:	2300      	movcs	r3, #0
2000973a:	f003 0301 	andcc.w	r3, r3, #1
2000973e:	2b00      	cmp	r3, #0
20009740:	f040 809d 	bne.w	2000987e <__sfvwrite_r+0x2ce>
20009744:	6963      	ldr	r3, [r4, #20]
20009746:	429e      	cmp	r6, r3
20009748:	f0c0 808c 	bcc.w	20009864 <__sfvwrite_r+0x2b4>
2000974c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000974e:	4652      	mov	r2, sl
20009750:	9803      	ldr	r0, [sp, #12]
20009752:	6a21      	ldr	r1, [r4, #32]
20009754:	47b8      	blx	r7
20009756:	1e07      	subs	r7, r0, #0
20009758:	dd7d      	ble.n	20009856 <__sfvwrite_r+0x2a6>
2000975a:	46b9      	mov	r9, r7
2000975c:	e767      	b.n	2000962e <__sfvwrite_r+0x7e>
2000975e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20009762:	bf08      	it	eq
20009764:	6820      	ldreq	r0, [r4, #0]
20009766:	f43f af56 	beq.w	20009616 <__sfvwrite_r+0x66>
2000976a:	6962      	ldr	r2, [r4, #20]
2000976c:	6921      	ldr	r1, [r4, #16]
2000976e:	6823      	ldr	r3, [r4, #0]
20009770:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20009774:	1a5b      	subs	r3, r3, r1
20009776:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000977a:	f103 0c01 	add.w	ip, r3, #1
2000977e:	44b4      	add	ip, r6
20009780:	ea4f 0969 	mov.w	r9, r9, asr #1
20009784:	45e1      	cmp	r9, ip
20009786:	464a      	mov	r2, r9
20009788:	bf3c      	itt	cc
2000978a:	46e1      	movcc	r9, ip
2000978c:	464a      	movcc	r2, r9
2000978e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20009792:	f000 8083 	beq.w	2000989c <__sfvwrite_r+0x2ec>
20009796:	4611      	mov	r1, r2
20009798:	9803      	ldr	r0, [sp, #12]
2000979a:	9302      	str	r3, [sp, #8]
2000979c:	f7fa ff2e 	bl	200045fc <_malloc_r>
200097a0:	9b02      	ldr	r3, [sp, #8]
200097a2:	2800      	cmp	r0, #0
200097a4:	f000 8099 	beq.w	200098da <__sfvwrite_r+0x32a>
200097a8:	461a      	mov	r2, r3
200097aa:	6921      	ldr	r1, [r4, #16]
200097ac:	9302      	str	r3, [sp, #8]
200097ae:	9001      	str	r0, [sp, #4]
200097b0:	f7fb f9f6 	bl	20004ba0 <memcpy>
200097b4:	89a2      	ldrh	r2, [r4, #12]
200097b6:	9b02      	ldr	r3, [sp, #8]
200097b8:	f8dd c004 	ldr.w	ip, [sp, #4]
200097bc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200097c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200097c4:	81a2      	strh	r2, [r4, #12]
200097c6:	ebc3 0209 	rsb	r2, r3, r9
200097ca:	eb0c 0003 	add.w	r0, ip, r3
200097ce:	4637      	mov	r7, r6
200097d0:	46b3      	mov	fp, r6
200097d2:	60a2      	str	r2, [r4, #8]
200097d4:	f8c4 c010 	str.w	ip, [r4, #16]
200097d8:	6020      	str	r0, [r4, #0]
200097da:	f8c4 9014 	str.w	r9, [r4, #20]
200097de:	e71a      	b.n	20009616 <__sfvwrite_r+0x66>
200097e0:	4652      	mov	r2, sl
200097e2:	4649      	mov	r1, r9
200097e4:	4656      	mov	r6, sl
200097e6:	f8cd c004 	str.w	ip, [sp, #4]
200097ea:	f000 f9ad 	bl	20009b48 <memmove>
200097ee:	68a2      	ldr	r2, [r4, #8]
200097f0:	6823      	ldr	r3, [r4, #0]
200097f2:	ebbb 0b06 	subs.w	fp, fp, r6
200097f6:	ebca 0202 	rsb	r2, sl, r2
200097fa:	f8dd c004 	ldr.w	ip, [sp, #4]
200097fe:	4453      	add	r3, sl
20009800:	60a2      	str	r2, [r4, #8]
20009802:	6023      	str	r3, [r4, #0]
20009804:	f47f af7a 	bne.w	200096fc <__sfvwrite_r+0x14c>
20009808:	9803      	ldr	r0, [sp, #12]
2000980a:	4621      	mov	r1, r4
2000980c:	f7ff fbfc 	bl	20009008 <_fflush_r>
20009810:	bb08      	cbnz	r0, 20009856 <__sfvwrite_r+0x2a6>
20009812:	46dc      	mov	ip, fp
20009814:	e772      	b.n	200096fc <__sfvwrite_r+0x14c>
20009816:	4648      	mov	r0, r9
20009818:	210a      	movs	r1, #10
2000981a:	463a      	mov	r2, r7
2000981c:	f000 f95a 	bl	20009ad4 <memchr>
20009820:	2800      	cmp	r0, #0
20009822:	d04b      	beq.n	200098bc <__sfvwrite_r+0x30c>
20009824:	f100 0b01 	add.w	fp, r0, #1
20009828:	f04f 0c01 	mov.w	ip, #1
2000982c:	ebc9 0b0b 	rsb	fp, r9, fp
20009830:	e73c      	b.n	200096ac <__sfvwrite_r+0xfc>
20009832:	4649      	mov	r1, r9
20009834:	4632      	mov	r2, r6
20009836:	f8cd c004 	str.w	ip, [sp, #4]
2000983a:	f000 f985 	bl	20009b48 <memmove>
2000983e:	6823      	ldr	r3, [r4, #0]
20009840:	4621      	mov	r1, r4
20009842:	9803      	ldr	r0, [sp, #12]
20009844:	199b      	adds	r3, r3, r6
20009846:	6023      	str	r3, [r4, #0]
20009848:	f7ff fbde 	bl	20009008 <_fflush_r>
2000984c:	f8dd c004 	ldr.w	ip, [sp, #4]
20009850:	2800      	cmp	r0, #0
20009852:	f43f af4f 	beq.w	200096f4 <__sfvwrite_r+0x144>
20009856:	89a3      	ldrh	r3, [r4, #12]
20009858:	f04f 30ff 	mov.w	r0, #4294967295
2000985c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009860:	81a3      	strh	r3, [r4, #12]
20009862:	e714      	b.n	2000968e <__sfvwrite_r+0xde>
20009864:	4632      	mov	r2, r6
20009866:	4651      	mov	r1, sl
20009868:	f000 f96e 	bl	20009b48 <memmove>
2000986c:	68a2      	ldr	r2, [r4, #8]
2000986e:	6823      	ldr	r3, [r4, #0]
20009870:	4637      	mov	r7, r6
20009872:	1b92      	subs	r2, r2, r6
20009874:	46b1      	mov	r9, r6
20009876:	199b      	adds	r3, r3, r6
20009878:	60a2      	str	r2, [r4, #8]
2000987a:	6023      	str	r3, [r4, #0]
2000987c:	e6d7      	b.n	2000962e <__sfvwrite_r+0x7e>
2000987e:	4651      	mov	r1, sl
20009880:	463a      	mov	r2, r7
20009882:	f000 f961 	bl	20009b48 <memmove>
20009886:	6823      	ldr	r3, [r4, #0]
20009888:	9803      	ldr	r0, [sp, #12]
2000988a:	4621      	mov	r1, r4
2000988c:	19db      	adds	r3, r3, r7
2000988e:	6023      	str	r3, [r4, #0]
20009890:	f7ff fbba 	bl	20009008 <_fflush_r>
20009894:	2800      	cmp	r0, #0
20009896:	f43f aeca 	beq.w	2000962e <__sfvwrite_r+0x7e>
2000989a:	e7dc      	b.n	20009856 <__sfvwrite_r+0x2a6>
2000989c:	9803      	ldr	r0, [sp, #12]
2000989e:	9302      	str	r3, [sp, #8]
200098a0:	f000 fef6 	bl	2000a690 <_realloc_r>
200098a4:	9b02      	ldr	r3, [sp, #8]
200098a6:	4684      	mov	ip, r0
200098a8:	2800      	cmp	r0, #0
200098aa:	d18c      	bne.n	200097c6 <__sfvwrite_r+0x216>
200098ac:	6921      	ldr	r1, [r4, #16]
200098ae:	9803      	ldr	r0, [sp, #12]
200098b0:	f7ff fd9e 	bl	200093f0 <_free_r>
200098b4:	9903      	ldr	r1, [sp, #12]
200098b6:	230c      	movs	r3, #12
200098b8:	600b      	str	r3, [r1, #0]
200098ba:	e7cc      	b.n	20009856 <__sfvwrite_r+0x2a6>
200098bc:	f107 0b01 	add.w	fp, r7, #1
200098c0:	f04f 0c01 	mov.w	ip, #1
200098c4:	e6f2      	b.n	200096ac <__sfvwrite_r+0xfc>
200098c6:	9903      	ldr	r1, [sp, #12]
200098c8:	2209      	movs	r2, #9
200098ca:	89a3      	ldrh	r3, [r4, #12]
200098cc:	f04f 30ff 	mov.w	r0, #4294967295
200098d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200098d4:	600a      	str	r2, [r1, #0]
200098d6:	81a3      	strh	r3, [r4, #12]
200098d8:	e6d9      	b.n	2000968e <__sfvwrite_r+0xde>
200098da:	9a03      	ldr	r2, [sp, #12]
200098dc:	230c      	movs	r3, #12
200098de:	6013      	str	r3, [r2, #0]
200098e0:	e7b9      	b.n	20009856 <__sfvwrite_r+0x2a6>
200098e2:	bf00      	nop

200098e4 <_fwalk_reent>:
200098e4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200098e8:	4607      	mov	r7, r0
200098ea:	468a      	mov	sl, r1
200098ec:	f7ff fc48 	bl	20009180 <__sfp_lock_acquire>
200098f0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200098f4:	bf08      	it	eq
200098f6:	46b0      	moveq	r8, r6
200098f8:	d018      	beq.n	2000992c <_fwalk_reent+0x48>
200098fa:	f04f 0800 	mov.w	r8, #0
200098fe:	6875      	ldr	r5, [r6, #4]
20009900:	68b4      	ldr	r4, [r6, #8]
20009902:	3d01      	subs	r5, #1
20009904:	d40f      	bmi.n	20009926 <_fwalk_reent+0x42>
20009906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000990a:	b14b      	cbz	r3, 20009920 <_fwalk_reent+0x3c>
2000990c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009910:	4621      	mov	r1, r4
20009912:	4638      	mov	r0, r7
20009914:	f1b3 3fff 	cmp.w	r3, #4294967295
20009918:	d002      	beq.n	20009920 <_fwalk_reent+0x3c>
2000991a:	47d0      	blx	sl
2000991c:	ea48 0800 	orr.w	r8, r8, r0
20009920:	3468      	adds	r4, #104	; 0x68
20009922:	3d01      	subs	r5, #1
20009924:	d5ef      	bpl.n	20009906 <_fwalk_reent+0x22>
20009926:	6836      	ldr	r6, [r6, #0]
20009928:	2e00      	cmp	r6, #0
2000992a:	d1e8      	bne.n	200098fe <_fwalk_reent+0x1a>
2000992c:	f7ff fc2a 	bl	20009184 <__sfp_lock_release>
20009930:	4640      	mov	r0, r8
20009932:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20009936:	bf00      	nop

20009938 <_fwalk>:
20009938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000993c:	4606      	mov	r6, r0
2000993e:	4688      	mov	r8, r1
20009940:	f7ff fc1e 	bl	20009180 <__sfp_lock_acquire>
20009944:	36d8      	adds	r6, #216	; 0xd8
20009946:	bf08      	it	eq
20009948:	4637      	moveq	r7, r6
2000994a:	d015      	beq.n	20009978 <_fwalk+0x40>
2000994c:	2700      	movs	r7, #0
2000994e:	6875      	ldr	r5, [r6, #4]
20009950:	68b4      	ldr	r4, [r6, #8]
20009952:	3d01      	subs	r5, #1
20009954:	d40d      	bmi.n	20009972 <_fwalk+0x3a>
20009956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000995a:	b13b      	cbz	r3, 2000996c <_fwalk+0x34>
2000995c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009960:	4620      	mov	r0, r4
20009962:	f1b3 3fff 	cmp.w	r3, #4294967295
20009966:	d001      	beq.n	2000996c <_fwalk+0x34>
20009968:	47c0      	blx	r8
2000996a:	4307      	orrs	r7, r0
2000996c:	3468      	adds	r4, #104	; 0x68
2000996e:	3d01      	subs	r5, #1
20009970:	d5f1      	bpl.n	20009956 <_fwalk+0x1e>
20009972:	6836      	ldr	r6, [r6, #0]
20009974:	2e00      	cmp	r6, #0
20009976:	d1ea      	bne.n	2000994e <_fwalk+0x16>
20009978:	f7ff fc04 	bl	20009184 <__sfp_lock_release>
2000997c:	4638      	mov	r0, r7
2000997e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009982:	bf00      	nop

20009984 <__locale_charset>:
20009984:	f24c 1348 	movw	r3, #49480	; 0xc148
20009988:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000998c:	6818      	ldr	r0, [r3, #0]
2000998e:	4770      	bx	lr

20009990 <_localeconv_r>:
20009990:	4800      	ldr	r0, [pc, #0]	; (20009994 <_localeconv_r+0x4>)
20009992:	4770      	bx	lr
20009994:	2000c14c 	.word	0x2000c14c

20009998 <localeconv>:
20009998:	4800      	ldr	r0, [pc, #0]	; (2000999c <localeconv+0x4>)
2000999a:	4770      	bx	lr
2000999c:	2000c14c 	.word	0x2000c14c

200099a0 <_setlocale_r>:
200099a0:	b570      	push	{r4, r5, r6, lr}
200099a2:	4605      	mov	r5, r0
200099a4:	460e      	mov	r6, r1
200099a6:	4614      	mov	r4, r2
200099a8:	b172      	cbz	r2, 200099c8 <_setlocale_r+0x28>
200099aa:	f24c 014c 	movw	r1, #49228	; 0xc04c
200099ae:	4610      	mov	r0, r2
200099b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200099b4:	f001 f8ae 	bl	2000ab14 <strcmp>
200099b8:	b958      	cbnz	r0, 200099d2 <_setlocale_r+0x32>
200099ba:	f24c 004c 	movw	r0, #49228	; 0xc04c
200099be:	622c      	str	r4, [r5, #32]
200099c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200099c4:	61ee      	str	r6, [r5, #28]
200099c6:	bd70      	pop	{r4, r5, r6, pc}
200099c8:	f24c 004c 	movw	r0, #49228	; 0xc04c
200099cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200099d0:	bd70      	pop	{r4, r5, r6, pc}
200099d2:	f24c 0184 	movw	r1, #49284	; 0xc084
200099d6:	4620      	mov	r0, r4
200099d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200099dc:	f001 f89a 	bl	2000ab14 <strcmp>
200099e0:	2800      	cmp	r0, #0
200099e2:	d0ea      	beq.n	200099ba <_setlocale_r+0x1a>
200099e4:	2000      	movs	r0, #0
200099e6:	bd70      	pop	{r4, r5, r6, pc}

200099e8 <setlocale>:
200099e8:	f24c 330c 	movw	r3, #49932	; 0xc30c
200099ec:	460a      	mov	r2, r1
200099ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200099f2:	4601      	mov	r1, r0
200099f4:	6818      	ldr	r0, [r3, #0]
200099f6:	e7d3      	b.n	200099a0 <_setlocale_r>

200099f8 <__smakebuf_r>:
200099f8:	898b      	ldrh	r3, [r1, #12]
200099fa:	b5f0      	push	{r4, r5, r6, r7, lr}
200099fc:	460c      	mov	r4, r1
200099fe:	b29a      	uxth	r2, r3
20009a00:	b091      	sub	sp, #68	; 0x44
20009a02:	f012 0f02 	tst.w	r2, #2
20009a06:	4605      	mov	r5, r0
20009a08:	d141      	bne.n	20009a8e <__smakebuf_r+0x96>
20009a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009a0e:	2900      	cmp	r1, #0
20009a10:	db18      	blt.n	20009a44 <__smakebuf_r+0x4c>
20009a12:	aa01      	add	r2, sp, #4
20009a14:	f001 fa90 	bl	2000af38 <_fstat_r>
20009a18:	2800      	cmp	r0, #0
20009a1a:	db11      	blt.n	20009a40 <__smakebuf_r+0x48>
20009a1c:	9b02      	ldr	r3, [sp, #8]
20009a1e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20009a22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20009a26:	bf14      	ite	ne
20009a28:	2700      	movne	r7, #0
20009a2a:	2701      	moveq	r7, #1
20009a2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20009a30:	d040      	beq.n	20009ab4 <__smakebuf_r+0xbc>
20009a32:	89a3      	ldrh	r3, [r4, #12]
20009a34:	f44f 6680 	mov.w	r6, #1024	; 0x400
20009a38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009a3c:	81a3      	strh	r3, [r4, #12]
20009a3e:	e00b      	b.n	20009a58 <__smakebuf_r+0x60>
20009a40:	89a3      	ldrh	r3, [r4, #12]
20009a42:	b29a      	uxth	r2, r3
20009a44:	f012 0f80 	tst.w	r2, #128	; 0x80
20009a48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009a4c:	bf0c      	ite	eq
20009a4e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20009a52:	2640      	movne	r6, #64	; 0x40
20009a54:	2700      	movs	r7, #0
20009a56:	81a3      	strh	r3, [r4, #12]
20009a58:	4628      	mov	r0, r5
20009a5a:	4631      	mov	r1, r6
20009a5c:	f7fa fdce 	bl	200045fc <_malloc_r>
20009a60:	b170      	cbz	r0, 20009a80 <__smakebuf_r+0x88>
20009a62:	89a1      	ldrh	r1, [r4, #12]
20009a64:	f249 12c9 	movw	r2, #37321	; 0x91c9
20009a68:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009a6c:	6120      	str	r0, [r4, #16]
20009a6e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20009a72:	6166      	str	r6, [r4, #20]
20009a74:	62aa      	str	r2, [r5, #40]	; 0x28
20009a76:	81a1      	strh	r1, [r4, #12]
20009a78:	6020      	str	r0, [r4, #0]
20009a7a:	b97f      	cbnz	r7, 20009a9c <__smakebuf_r+0xa4>
20009a7c:	b011      	add	sp, #68	; 0x44
20009a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20009a80:	89a3      	ldrh	r3, [r4, #12]
20009a82:	f413 7f00 	tst.w	r3, #512	; 0x200
20009a86:	d1f9      	bne.n	20009a7c <__smakebuf_r+0x84>
20009a88:	f043 0302 	orr.w	r3, r3, #2
20009a8c:	81a3      	strh	r3, [r4, #12]
20009a8e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20009a92:	6123      	str	r3, [r4, #16]
20009a94:	6023      	str	r3, [r4, #0]
20009a96:	2301      	movs	r3, #1
20009a98:	6163      	str	r3, [r4, #20]
20009a9a:	e7ef      	b.n	20009a7c <__smakebuf_r+0x84>
20009a9c:	4628      	mov	r0, r5
20009a9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009aa2:	f001 fa5f 	bl	2000af64 <_isatty_r>
20009aa6:	2800      	cmp	r0, #0
20009aa8:	d0e8      	beq.n	20009a7c <__smakebuf_r+0x84>
20009aaa:	89a3      	ldrh	r3, [r4, #12]
20009aac:	f043 0301 	orr.w	r3, r3, #1
20009ab0:	81a3      	strh	r3, [r4, #12]
20009ab2:	e7e3      	b.n	20009a7c <__smakebuf_r+0x84>
20009ab4:	f64a 238d 	movw	r3, #43661	; 0xaa8d
20009ab8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20009aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009abe:	429a      	cmp	r2, r3
20009ac0:	d1b7      	bne.n	20009a32 <__smakebuf_r+0x3a>
20009ac2:	89a2      	ldrh	r2, [r4, #12]
20009ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
20009ac8:	461e      	mov	r6, r3
20009aca:	6523      	str	r3, [r4, #80]	; 0x50
20009acc:	ea42 0303 	orr.w	r3, r2, r3
20009ad0:	81a3      	strh	r3, [r4, #12]
20009ad2:	e7c1      	b.n	20009a58 <__smakebuf_r+0x60>

20009ad4 <memchr>:
20009ad4:	f010 0f03 	tst.w	r0, #3
20009ad8:	b2c9      	uxtb	r1, r1
20009ada:	b410      	push	{r4}
20009adc:	d010      	beq.n	20009b00 <memchr+0x2c>
20009ade:	2a00      	cmp	r2, #0
20009ae0:	d02f      	beq.n	20009b42 <memchr+0x6e>
20009ae2:	7803      	ldrb	r3, [r0, #0]
20009ae4:	428b      	cmp	r3, r1
20009ae6:	d02a      	beq.n	20009b3e <memchr+0x6a>
20009ae8:	3a01      	subs	r2, #1
20009aea:	e005      	b.n	20009af8 <memchr+0x24>
20009aec:	2a00      	cmp	r2, #0
20009aee:	d028      	beq.n	20009b42 <memchr+0x6e>
20009af0:	7803      	ldrb	r3, [r0, #0]
20009af2:	3a01      	subs	r2, #1
20009af4:	428b      	cmp	r3, r1
20009af6:	d022      	beq.n	20009b3e <memchr+0x6a>
20009af8:	3001      	adds	r0, #1
20009afa:	f010 0f03 	tst.w	r0, #3
20009afe:	d1f5      	bne.n	20009aec <memchr+0x18>
20009b00:	2a03      	cmp	r2, #3
20009b02:	d911      	bls.n	20009b28 <memchr+0x54>
20009b04:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20009b08:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20009b0c:	6803      	ldr	r3, [r0, #0]
20009b0e:	ea84 0303 	eor.w	r3, r4, r3
20009b12:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20009b16:	ea2c 0303 	bic.w	r3, ip, r3
20009b1a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20009b1e:	d103      	bne.n	20009b28 <memchr+0x54>
20009b20:	3a04      	subs	r2, #4
20009b22:	3004      	adds	r0, #4
20009b24:	2a03      	cmp	r2, #3
20009b26:	d8f1      	bhi.n	20009b0c <memchr+0x38>
20009b28:	b15a      	cbz	r2, 20009b42 <memchr+0x6e>
20009b2a:	7803      	ldrb	r3, [r0, #0]
20009b2c:	428b      	cmp	r3, r1
20009b2e:	d006      	beq.n	20009b3e <memchr+0x6a>
20009b30:	3a01      	subs	r2, #1
20009b32:	b132      	cbz	r2, 20009b42 <memchr+0x6e>
20009b34:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20009b38:	3a01      	subs	r2, #1
20009b3a:	428b      	cmp	r3, r1
20009b3c:	d1f9      	bne.n	20009b32 <memchr+0x5e>
20009b3e:	bc10      	pop	{r4}
20009b40:	4770      	bx	lr
20009b42:	2000      	movs	r0, #0
20009b44:	e7fb      	b.n	20009b3e <memchr+0x6a>
20009b46:	bf00      	nop

20009b48 <memmove>:
20009b48:	4288      	cmp	r0, r1
20009b4a:	468c      	mov	ip, r1
20009b4c:	b470      	push	{r4, r5, r6}
20009b4e:	4605      	mov	r5, r0
20009b50:	4614      	mov	r4, r2
20009b52:	d90e      	bls.n	20009b72 <memmove+0x2a>
20009b54:	188b      	adds	r3, r1, r2
20009b56:	4298      	cmp	r0, r3
20009b58:	d20b      	bcs.n	20009b72 <memmove+0x2a>
20009b5a:	b142      	cbz	r2, 20009b6e <memmove+0x26>
20009b5c:	ebc2 0c03 	rsb	ip, r2, r3
20009b60:	4601      	mov	r1, r0
20009b62:	1e53      	subs	r3, r2, #1
20009b64:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009b68:	54ca      	strb	r2, [r1, r3]
20009b6a:	3b01      	subs	r3, #1
20009b6c:	d2fa      	bcs.n	20009b64 <memmove+0x1c>
20009b6e:	bc70      	pop	{r4, r5, r6}
20009b70:	4770      	bx	lr
20009b72:	2a0f      	cmp	r2, #15
20009b74:	d809      	bhi.n	20009b8a <memmove+0x42>
20009b76:	2c00      	cmp	r4, #0
20009b78:	d0f9      	beq.n	20009b6e <memmove+0x26>
20009b7a:	2300      	movs	r3, #0
20009b7c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009b80:	54ea      	strb	r2, [r5, r3]
20009b82:	3301      	adds	r3, #1
20009b84:	42a3      	cmp	r3, r4
20009b86:	d1f9      	bne.n	20009b7c <memmove+0x34>
20009b88:	e7f1      	b.n	20009b6e <memmove+0x26>
20009b8a:	ea41 0300 	orr.w	r3, r1, r0
20009b8e:	f013 0f03 	tst.w	r3, #3
20009b92:	d1f0      	bne.n	20009b76 <memmove+0x2e>
20009b94:	4694      	mov	ip, r2
20009b96:	460c      	mov	r4, r1
20009b98:	4603      	mov	r3, r0
20009b9a:	6825      	ldr	r5, [r4, #0]
20009b9c:	f1ac 0c10 	sub.w	ip, ip, #16
20009ba0:	601d      	str	r5, [r3, #0]
20009ba2:	6865      	ldr	r5, [r4, #4]
20009ba4:	605d      	str	r5, [r3, #4]
20009ba6:	68a5      	ldr	r5, [r4, #8]
20009ba8:	609d      	str	r5, [r3, #8]
20009baa:	68e5      	ldr	r5, [r4, #12]
20009bac:	3410      	adds	r4, #16
20009bae:	60dd      	str	r5, [r3, #12]
20009bb0:	3310      	adds	r3, #16
20009bb2:	f1bc 0f0f 	cmp.w	ip, #15
20009bb6:	d8f0      	bhi.n	20009b9a <memmove+0x52>
20009bb8:	3a10      	subs	r2, #16
20009bba:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20009bbe:	f10c 0501 	add.w	r5, ip, #1
20009bc2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20009bc6:	012d      	lsls	r5, r5, #4
20009bc8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20009bcc:	eb01 0c05 	add.w	ip, r1, r5
20009bd0:	1945      	adds	r5, r0, r5
20009bd2:	2e03      	cmp	r6, #3
20009bd4:	4634      	mov	r4, r6
20009bd6:	d9ce      	bls.n	20009b76 <memmove+0x2e>
20009bd8:	2300      	movs	r3, #0
20009bda:	f85c 2003 	ldr.w	r2, [ip, r3]
20009bde:	50ea      	str	r2, [r5, r3]
20009be0:	3304      	adds	r3, #4
20009be2:	1af2      	subs	r2, r6, r3
20009be4:	2a03      	cmp	r2, #3
20009be6:	d8f8      	bhi.n	20009bda <memmove+0x92>
20009be8:	3e04      	subs	r6, #4
20009bea:	08b3      	lsrs	r3, r6, #2
20009bec:	1c5a      	adds	r2, r3, #1
20009bee:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20009bf2:	0092      	lsls	r2, r2, #2
20009bf4:	4494      	add	ip, r2
20009bf6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20009bfa:	18ad      	adds	r5, r5, r2
20009bfc:	e7bb      	b.n	20009b76 <memmove+0x2e>
20009bfe:	bf00      	nop

20009c00 <__hi0bits>:
20009c00:	0c02      	lsrs	r2, r0, #16
20009c02:	4603      	mov	r3, r0
20009c04:	0412      	lsls	r2, r2, #16
20009c06:	b1b2      	cbz	r2, 20009c36 <__hi0bits+0x36>
20009c08:	2000      	movs	r0, #0
20009c0a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20009c0e:	d101      	bne.n	20009c14 <__hi0bits+0x14>
20009c10:	3008      	adds	r0, #8
20009c12:	021b      	lsls	r3, r3, #8
20009c14:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20009c18:	d101      	bne.n	20009c1e <__hi0bits+0x1e>
20009c1a:	3004      	adds	r0, #4
20009c1c:	011b      	lsls	r3, r3, #4
20009c1e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20009c22:	d101      	bne.n	20009c28 <__hi0bits+0x28>
20009c24:	3002      	adds	r0, #2
20009c26:	009b      	lsls	r3, r3, #2
20009c28:	2b00      	cmp	r3, #0
20009c2a:	db03      	blt.n	20009c34 <__hi0bits+0x34>
20009c2c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20009c30:	d004      	beq.n	20009c3c <__hi0bits+0x3c>
20009c32:	3001      	adds	r0, #1
20009c34:	4770      	bx	lr
20009c36:	0403      	lsls	r3, r0, #16
20009c38:	2010      	movs	r0, #16
20009c3a:	e7e6      	b.n	20009c0a <__hi0bits+0xa>
20009c3c:	2020      	movs	r0, #32
20009c3e:	4770      	bx	lr

20009c40 <__lo0bits>:
20009c40:	6803      	ldr	r3, [r0, #0]
20009c42:	4602      	mov	r2, r0
20009c44:	f013 0007 	ands.w	r0, r3, #7
20009c48:	d009      	beq.n	20009c5e <__lo0bits+0x1e>
20009c4a:	f013 0f01 	tst.w	r3, #1
20009c4e:	d121      	bne.n	20009c94 <__lo0bits+0x54>
20009c50:	f013 0f02 	tst.w	r3, #2
20009c54:	d122      	bne.n	20009c9c <__lo0bits+0x5c>
20009c56:	089b      	lsrs	r3, r3, #2
20009c58:	2002      	movs	r0, #2
20009c5a:	6013      	str	r3, [r2, #0]
20009c5c:	4770      	bx	lr
20009c5e:	b299      	uxth	r1, r3
20009c60:	b909      	cbnz	r1, 20009c66 <__lo0bits+0x26>
20009c62:	0c1b      	lsrs	r3, r3, #16
20009c64:	2010      	movs	r0, #16
20009c66:	f013 0fff 	tst.w	r3, #255	; 0xff
20009c6a:	d101      	bne.n	20009c70 <__lo0bits+0x30>
20009c6c:	3008      	adds	r0, #8
20009c6e:	0a1b      	lsrs	r3, r3, #8
20009c70:	f013 0f0f 	tst.w	r3, #15
20009c74:	d101      	bne.n	20009c7a <__lo0bits+0x3a>
20009c76:	3004      	adds	r0, #4
20009c78:	091b      	lsrs	r3, r3, #4
20009c7a:	f013 0f03 	tst.w	r3, #3
20009c7e:	d101      	bne.n	20009c84 <__lo0bits+0x44>
20009c80:	3002      	adds	r0, #2
20009c82:	089b      	lsrs	r3, r3, #2
20009c84:	f013 0f01 	tst.w	r3, #1
20009c88:	d102      	bne.n	20009c90 <__lo0bits+0x50>
20009c8a:	085b      	lsrs	r3, r3, #1
20009c8c:	d004      	beq.n	20009c98 <__lo0bits+0x58>
20009c8e:	3001      	adds	r0, #1
20009c90:	6013      	str	r3, [r2, #0]
20009c92:	4770      	bx	lr
20009c94:	2000      	movs	r0, #0
20009c96:	4770      	bx	lr
20009c98:	2020      	movs	r0, #32
20009c9a:	4770      	bx	lr
20009c9c:	085b      	lsrs	r3, r3, #1
20009c9e:	2001      	movs	r0, #1
20009ca0:	6013      	str	r3, [r2, #0]
20009ca2:	4770      	bx	lr

20009ca4 <__mcmp>:
20009ca4:	4603      	mov	r3, r0
20009ca6:	690a      	ldr	r2, [r1, #16]
20009ca8:	6900      	ldr	r0, [r0, #16]
20009caa:	b410      	push	{r4}
20009cac:	1a80      	subs	r0, r0, r2
20009cae:	d111      	bne.n	20009cd4 <__mcmp+0x30>
20009cb0:	3204      	adds	r2, #4
20009cb2:	f103 0c14 	add.w	ip, r3, #20
20009cb6:	0092      	lsls	r2, r2, #2
20009cb8:	189b      	adds	r3, r3, r2
20009cba:	1889      	adds	r1, r1, r2
20009cbc:	3104      	adds	r1, #4
20009cbe:	3304      	adds	r3, #4
20009cc0:	f853 4c04 	ldr.w	r4, [r3, #-4]
20009cc4:	3b04      	subs	r3, #4
20009cc6:	f851 2c04 	ldr.w	r2, [r1, #-4]
20009cca:	3904      	subs	r1, #4
20009ccc:	4294      	cmp	r4, r2
20009cce:	d103      	bne.n	20009cd8 <__mcmp+0x34>
20009cd0:	459c      	cmp	ip, r3
20009cd2:	d3f5      	bcc.n	20009cc0 <__mcmp+0x1c>
20009cd4:	bc10      	pop	{r4}
20009cd6:	4770      	bx	lr
20009cd8:	bf38      	it	cc
20009cda:	f04f 30ff 	movcc.w	r0, #4294967295
20009cde:	d3f9      	bcc.n	20009cd4 <__mcmp+0x30>
20009ce0:	2001      	movs	r0, #1
20009ce2:	e7f7      	b.n	20009cd4 <__mcmp+0x30>

20009ce4 <__ulp>:
20009ce4:	f240 0300 	movw	r3, #0
20009ce8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009cec:	ea01 0303 	and.w	r3, r1, r3
20009cf0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20009cf4:	2b00      	cmp	r3, #0
20009cf6:	dd02      	ble.n	20009cfe <__ulp+0x1a>
20009cf8:	4619      	mov	r1, r3
20009cfa:	2000      	movs	r0, #0
20009cfc:	4770      	bx	lr
20009cfe:	425b      	negs	r3, r3
20009d00:	151b      	asrs	r3, r3, #20
20009d02:	2b13      	cmp	r3, #19
20009d04:	dd0e      	ble.n	20009d24 <__ulp+0x40>
20009d06:	3b14      	subs	r3, #20
20009d08:	2b1e      	cmp	r3, #30
20009d0a:	dd03      	ble.n	20009d14 <__ulp+0x30>
20009d0c:	2301      	movs	r3, #1
20009d0e:	2100      	movs	r1, #0
20009d10:	4618      	mov	r0, r3
20009d12:	4770      	bx	lr
20009d14:	2201      	movs	r2, #1
20009d16:	f1c3 031f 	rsb	r3, r3, #31
20009d1a:	2100      	movs	r1, #0
20009d1c:	fa12 f303 	lsls.w	r3, r2, r3
20009d20:	4618      	mov	r0, r3
20009d22:	4770      	bx	lr
20009d24:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20009d28:	2000      	movs	r0, #0
20009d2a:	fa52 f103 	asrs.w	r1, r2, r3
20009d2e:	4770      	bx	lr

20009d30 <__b2d>:
20009d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009d34:	6904      	ldr	r4, [r0, #16]
20009d36:	f100 0614 	add.w	r6, r0, #20
20009d3a:	460f      	mov	r7, r1
20009d3c:	3404      	adds	r4, #4
20009d3e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20009d42:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009d46:	46a0      	mov	r8, r4
20009d48:	4628      	mov	r0, r5
20009d4a:	f7ff ff59 	bl	20009c00 <__hi0bits>
20009d4e:	280a      	cmp	r0, #10
20009d50:	f1c0 0320 	rsb	r3, r0, #32
20009d54:	603b      	str	r3, [r7, #0]
20009d56:	dc14      	bgt.n	20009d82 <__b2d+0x52>
20009d58:	42a6      	cmp	r6, r4
20009d5a:	f1c0 030b 	rsb	r3, r0, #11
20009d5e:	d237      	bcs.n	20009dd0 <__b2d+0xa0>
20009d60:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009d64:	40d9      	lsrs	r1, r3
20009d66:	fa25 fc03 	lsr.w	ip, r5, r3
20009d6a:	3015      	adds	r0, #21
20009d6c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20009d70:	4085      	lsls	r5, r0
20009d72:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20009d76:	ea41 0205 	orr.w	r2, r1, r5
20009d7a:	4610      	mov	r0, r2
20009d7c:	4619      	mov	r1, r3
20009d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009d82:	42a6      	cmp	r6, r4
20009d84:	d320      	bcc.n	20009dc8 <__b2d+0x98>
20009d86:	2100      	movs	r1, #0
20009d88:	380b      	subs	r0, #11
20009d8a:	bf02      	ittt	eq
20009d8c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20009d90:	460a      	moveq	r2, r1
20009d92:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20009d96:	d0f0      	beq.n	20009d7a <__b2d+0x4a>
20009d98:	42b4      	cmp	r4, r6
20009d9a:	f1c0 0320 	rsb	r3, r0, #32
20009d9e:	d919      	bls.n	20009dd4 <__b2d+0xa4>
20009da0:	f854 4c04 	ldr.w	r4, [r4, #-4]
20009da4:	40dc      	lsrs	r4, r3
20009da6:	4085      	lsls	r5, r0
20009da8:	fa21 fc03 	lsr.w	ip, r1, r3
20009dac:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20009db0:	fa11 f000 	lsls.w	r0, r1, r0
20009db4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20009db8:	ea44 0200 	orr.w	r2, r4, r0
20009dbc:	ea45 030c 	orr.w	r3, r5, ip
20009dc0:	4610      	mov	r0, r2
20009dc2:	4619      	mov	r1, r3
20009dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009dc8:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009dcc:	3c04      	subs	r4, #4
20009dce:	e7db      	b.n	20009d88 <__b2d+0x58>
20009dd0:	2100      	movs	r1, #0
20009dd2:	e7c8      	b.n	20009d66 <__b2d+0x36>
20009dd4:	2400      	movs	r4, #0
20009dd6:	e7e6      	b.n	20009da6 <__b2d+0x76>

20009dd8 <__ratio>:
20009dd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20009ddc:	b083      	sub	sp, #12
20009dde:	460e      	mov	r6, r1
20009de0:	a901      	add	r1, sp, #4
20009de2:	4607      	mov	r7, r0
20009de4:	f7ff ffa4 	bl	20009d30 <__b2d>
20009de8:	460d      	mov	r5, r1
20009dea:	4604      	mov	r4, r0
20009dec:	4669      	mov	r1, sp
20009dee:	4630      	mov	r0, r6
20009df0:	f7ff ff9e 	bl	20009d30 <__b2d>
20009df4:	f8dd c004 	ldr.w	ip, [sp, #4]
20009df8:	46a9      	mov	r9, r5
20009dfa:	46a0      	mov	r8, r4
20009dfc:	460b      	mov	r3, r1
20009dfe:	4602      	mov	r2, r0
20009e00:	6931      	ldr	r1, [r6, #16]
20009e02:	4616      	mov	r6, r2
20009e04:	6938      	ldr	r0, [r7, #16]
20009e06:	461f      	mov	r7, r3
20009e08:	1a40      	subs	r0, r0, r1
20009e0a:	9900      	ldr	r1, [sp, #0]
20009e0c:	ebc1 010c 	rsb	r1, r1, ip
20009e10:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20009e14:	2900      	cmp	r1, #0
20009e16:	bfc9      	itett	gt
20009e18:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20009e1c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20009e20:	4624      	movgt	r4, r4
20009e22:	464d      	movgt	r5, r9
20009e24:	bfdc      	itt	le
20009e26:	4612      	movle	r2, r2
20009e28:	463b      	movle	r3, r7
20009e2a:	4620      	mov	r0, r4
20009e2c:	4629      	mov	r1, r5
20009e2e:	f7fa fac5 	bl	200043bc <__aeabi_ddiv>
20009e32:	b003      	add	sp, #12
20009e34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20009e38 <_mprec_log10>:
20009e38:	2817      	cmp	r0, #23
20009e3a:	b510      	push	{r4, lr}
20009e3c:	4604      	mov	r4, r0
20009e3e:	dd0e      	ble.n	20009e5e <_mprec_log10+0x26>
20009e40:	f240 0100 	movw	r1, #0
20009e44:	2000      	movs	r0, #0
20009e46:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20009e4a:	f240 0300 	movw	r3, #0
20009e4e:	2200      	movs	r2, #0
20009e50:	f2c4 0324 	movt	r3, #16420	; 0x4024
20009e54:	f7fa f988 	bl	20004168 <__aeabi_dmul>
20009e58:	3c01      	subs	r4, #1
20009e5a:	d1f6      	bne.n	20009e4a <_mprec_log10+0x12>
20009e5c:	bd10      	pop	{r4, pc}
20009e5e:	f24c 1390 	movw	r3, #49552	; 0xc190
20009e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009e66:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20009e6a:	e9d3 0100 	ldrd	r0, r1, [r3]
20009e6e:	bd10      	pop	{r4, pc}

20009e70 <__copybits>:
20009e70:	6913      	ldr	r3, [r2, #16]
20009e72:	3901      	subs	r1, #1
20009e74:	f102 0c14 	add.w	ip, r2, #20
20009e78:	b410      	push	{r4}
20009e7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20009e7e:	114c      	asrs	r4, r1, #5
20009e80:	3214      	adds	r2, #20
20009e82:	3401      	adds	r4, #1
20009e84:	4594      	cmp	ip, r2
20009e86:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009e8a:	d20f      	bcs.n	20009eac <__copybits+0x3c>
20009e8c:	2300      	movs	r3, #0
20009e8e:	f85c 1003 	ldr.w	r1, [ip, r3]
20009e92:	50c1      	str	r1, [r0, r3]
20009e94:	3304      	adds	r3, #4
20009e96:	eb03 010c 	add.w	r1, r3, ip
20009e9a:	428a      	cmp	r2, r1
20009e9c:	d8f7      	bhi.n	20009e8e <__copybits+0x1e>
20009e9e:	ea6f 0c0c 	mvn.w	ip, ip
20009ea2:	4462      	add	r2, ip
20009ea4:	f022 0203 	bic.w	r2, r2, #3
20009ea8:	3204      	adds	r2, #4
20009eaa:	1880      	adds	r0, r0, r2
20009eac:	4284      	cmp	r4, r0
20009eae:	d904      	bls.n	20009eba <__copybits+0x4a>
20009eb0:	2300      	movs	r3, #0
20009eb2:	f840 3b04 	str.w	r3, [r0], #4
20009eb6:	4284      	cmp	r4, r0
20009eb8:	d8fb      	bhi.n	20009eb2 <__copybits+0x42>
20009eba:	bc10      	pop	{r4}
20009ebc:	4770      	bx	lr
20009ebe:	bf00      	nop

20009ec0 <__any_on>:
20009ec0:	6902      	ldr	r2, [r0, #16]
20009ec2:	114b      	asrs	r3, r1, #5
20009ec4:	429a      	cmp	r2, r3
20009ec6:	db10      	blt.n	20009eea <__any_on+0x2a>
20009ec8:	dd0e      	ble.n	20009ee8 <__any_on+0x28>
20009eca:	f011 011f 	ands.w	r1, r1, #31
20009ece:	d00b      	beq.n	20009ee8 <__any_on+0x28>
20009ed0:	461a      	mov	r2, r3
20009ed2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20009ed6:	695b      	ldr	r3, [r3, #20]
20009ed8:	fa23 fc01 	lsr.w	ip, r3, r1
20009edc:	fa0c f101 	lsl.w	r1, ip, r1
20009ee0:	4299      	cmp	r1, r3
20009ee2:	d002      	beq.n	20009eea <__any_on+0x2a>
20009ee4:	2001      	movs	r0, #1
20009ee6:	4770      	bx	lr
20009ee8:	461a      	mov	r2, r3
20009eea:	3204      	adds	r2, #4
20009eec:	f100 0114 	add.w	r1, r0, #20
20009ef0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20009ef4:	f103 0c04 	add.w	ip, r3, #4
20009ef8:	4561      	cmp	r1, ip
20009efa:	d20b      	bcs.n	20009f14 <__any_on+0x54>
20009efc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20009f00:	2a00      	cmp	r2, #0
20009f02:	d1ef      	bne.n	20009ee4 <__any_on+0x24>
20009f04:	4299      	cmp	r1, r3
20009f06:	d205      	bcs.n	20009f14 <__any_on+0x54>
20009f08:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20009f0c:	2a00      	cmp	r2, #0
20009f0e:	d1e9      	bne.n	20009ee4 <__any_on+0x24>
20009f10:	4299      	cmp	r1, r3
20009f12:	d3f9      	bcc.n	20009f08 <__any_on+0x48>
20009f14:	2000      	movs	r0, #0
20009f16:	4770      	bx	lr

20009f18 <_Bfree>:
20009f18:	b530      	push	{r4, r5, lr}
20009f1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
20009f1c:	b083      	sub	sp, #12
20009f1e:	4604      	mov	r4, r0
20009f20:	b155      	cbz	r5, 20009f38 <_Bfree+0x20>
20009f22:	b139      	cbz	r1, 20009f34 <_Bfree+0x1c>
20009f24:	6a63      	ldr	r3, [r4, #36]	; 0x24
20009f26:	684a      	ldr	r2, [r1, #4]
20009f28:	68db      	ldr	r3, [r3, #12]
20009f2a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20009f2e:	6008      	str	r0, [r1, #0]
20009f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20009f34:	b003      	add	sp, #12
20009f36:	bd30      	pop	{r4, r5, pc}
20009f38:	2010      	movs	r0, #16
20009f3a:	9101      	str	r1, [sp, #4]
20009f3c:	f7fa fb56 	bl	200045ec <malloc>
20009f40:	9901      	ldr	r1, [sp, #4]
20009f42:	6260      	str	r0, [r4, #36]	; 0x24
20009f44:	60c5      	str	r5, [r0, #12]
20009f46:	6045      	str	r5, [r0, #4]
20009f48:	6085      	str	r5, [r0, #8]
20009f4a:	6005      	str	r5, [r0, #0]
20009f4c:	e7e9      	b.n	20009f22 <_Bfree+0xa>
20009f4e:	bf00      	nop

20009f50 <_Balloc>:
20009f50:	b570      	push	{r4, r5, r6, lr}
20009f52:	6a44      	ldr	r4, [r0, #36]	; 0x24
20009f54:	4606      	mov	r6, r0
20009f56:	460d      	mov	r5, r1
20009f58:	b164      	cbz	r4, 20009f74 <_Balloc+0x24>
20009f5a:	68e2      	ldr	r2, [r4, #12]
20009f5c:	b1a2      	cbz	r2, 20009f88 <_Balloc+0x38>
20009f5e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20009f62:	b1eb      	cbz	r3, 20009fa0 <_Balloc+0x50>
20009f64:	6819      	ldr	r1, [r3, #0]
20009f66:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20009f6a:	2200      	movs	r2, #0
20009f6c:	60da      	str	r2, [r3, #12]
20009f6e:	611a      	str	r2, [r3, #16]
20009f70:	4618      	mov	r0, r3
20009f72:	bd70      	pop	{r4, r5, r6, pc}
20009f74:	2010      	movs	r0, #16
20009f76:	f7fa fb39 	bl	200045ec <malloc>
20009f7a:	2300      	movs	r3, #0
20009f7c:	4604      	mov	r4, r0
20009f7e:	6270      	str	r0, [r6, #36]	; 0x24
20009f80:	60c3      	str	r3, [r0, #12]
20009f82:	6043      	str	r3, [r0, #4]
20009f84:	6083      	str	r3, [r0, #8]
20009f86:	6003      	str	r3, [r0, #0]
20009f88:	2210      	movs	r2, #16
20009f8a:	4630      	mov	r0, r6
20009f8c:	2104      	movs	r1, #4
20009f8e:	f000 ff2b 	bl	2000ade8 <_calloc_r>
20009f92:	6a73      	ldr	r3, [r6, #36]	; 0x24
20009f94:	60e0      	str	r0, [r4, #12]
20009f96:	68da      	ldr	r2, [r3, #12]
20009f98:	2a00      	cmp	r2, #0
20009f9a:	d1e0      	bne.n	20009f5e <_Balloc+0xe>
20009f9c:	4613      	mov	r3, r2
20009f9e:	e7e7      	b.n	20009f70 <_Balloc+0x20>
20009fa0:	2401      	movs	r4, #1
20009fa2:	4630      	mov	r0, r6
20009fa4:	4621      	mov	r1, r4
20009fa6:	40ac      	lsls	r4, r5
20009fa8:	1d62      	adds	r2, r4, #5
20009faa:	0092      	lsls	r2, r2, #2
20009fac:	f000 ff1c 	bl	2000ade8 <_calloc_r>
20009fb0:	4603      	mov	r3, r0
20009fb2:	2800      	cmp	r0, #0
20009fb4:	d0dc      	beq.n	20009f70 <_Balloc+0x20>
20009fb6:	6045      	str	r5, [r0, #4]
20009fb8:	6084      	str	r4, [r0, #8]
20009fba:	e7d6      	b.n	20009f6a <_Balloc+0x1a>

20009fbc <__d2b>:
20009fbc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009fc0:	b083      	sub	sp, #12
20009fc2:	2101      	movs	r1, #1
20009fc4:	461d      	mov	r5, r3
20009fc6:	4614      	mov	r4, r2
20009fc8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20009fca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20009fcc:	f7ff ffc0 	bl	20009f50 <_Balloc>
20009fd0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20009fd4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20009fd8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20009fdc:	4615      	mov	r5, r2
20009fde:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20009fe2:	9300      	str	r3, [sp, #0]
20009fe4:	bf1c      	itt	ne
20009fe6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20009fea:	9300      	strne	r3, [sp, #0]
20009fec:	4680      	mov	r8, r0
20009fee:	2c00      	cmp	r4, #0
20009ff0:	d023      	beq.n	2000a03a <__d2b+0x7e>
20009ff2:	a802      	add	r0, sp, #8
20009ff4:	f840 4d04 	str.w	r4, [r0, #-4]!
20009ff8:	f7ff fe22 	bl	20009c40 <__lo0bits>
20009ffc:	4603      	mov	r3, r0
20009ffe:	2800      	cmp	r0, #0
2000a000:	d137      	bne.n	2000a072 <__d2b+0xb6>
2000a002:	9901      	ldr	r1, [sp, #4]
2000a004:	9a00      	ldr	r2, [sp, #0]
2000a006:	f8c8 1014 	str.w	r1, [r8, #20]
2000a00a:	2a00      	cmp	r2, #0
2000a00c:	bf14      	ite	ne
2000a00e:	2402      	movne	r4, #2
2000a010:	2401      	moveq	r4, #1
2000a012:	f8c8 2018 	str.w	r2, [r8, #24]
2000a016:	f8c8 4010 	str.w	r4, [r8, #16]
2000a01a:	f1ba 0f00 	cmp.w	sl, #0
2000a01e:	d01b      	beq.n	2000a058 <__d2b+0x9c>
2000a020:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000a024:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000a028:	f1aa 0a03 	sub.w	sl, sl, #3
2000a02c:	4453      	add	r3, sl
2000a02e:	603b      	str	r3, [r7, #0]
2000a030:	6032      	str	r2, [r6, #0]
2000a032:	4640      	mov	r0, r8
2000a034:	b003      	add	sp, #12
2000a036:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a03a:	4668      	mov	r0, sp
2000a03c:	f7ff fe00 	bl	20009c40 <__lo0bits>
2000a040:	2301      	movs	r3, #1
2000a042:	461c      	mov	r4, r3
2000a044:	f8c8 3010 	str.w	r3, [r8, #16]
2000a048:	9b00      	ldr	r3, [sp, #0]
2000a04a:	f8c8 3014 	str.w	r3, [r8, #20]
2000a04e:	f100 0320 	add.w	r3, r0, #32
2000a052:	f1ba 0f00 	cmp.w	sl, #0
2000a056:	d1e3      	bne.n	2000a020 <__d2b+0x64>
2000a058:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000a05c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000a060:	3b02      	subs	r3, #2
2000a062:	603b      	str	r3, [r7, #0]
2000a064:	6910      	ldr	r0, [r2, #16]
2000a066:	f7ff fdcb 	bl	20009c00 <__hi0bits>
2000a06a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000a06e:	6030      	str	r0, [r6, #0]
2000a070:	e7df      	b.n	2000a032 <__d2b+0x76>
2000a072:	9a00      	ldr	r2, [sp, #0]
2000a074:	f1c0 0120 	rsb	r1, r0, #32
2000a078:	fa12 f101 	lsls.w	r1, r2, r1
2000a07c:	40c2      	lsrs	r2, r0
2000a07e:	9801      	ldr	r0, [sp, #4]
2000a080:	4301      	orrs	r1, r0
2000a082:	f8c8 1014 	str.w	r1, [r8, #20]
2000a086:	9200      	str	r2, [sp, #0]
2000a088:	e7bf      	b.n	2000a00a <__d2b+0x4e>
2000a08a:	bf00      	nop

2000a08c <__mdiff>:
2000a08c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a090:	6913      	ldr	r3, [r2, #16]
2000a092:	690f      	ldr	r7, [r1, #16]
2000a094:	460c      	mov	r4, r1
2000a096:	4615      	mov	r5, r2
2000a098:	1aff      	subs	r7, r7, r3
2000a09a:	2f00      	cmp	r7, #0
2000a09c:	d04f      	beq.n	2000a13e <__mdiff+0xb2>
2000a09e:	db6a      	blt.n	2000a176 <__mdiff+0xea>
2000a0a0:	2700      	movs	r7, #0
2000a0a2:	f101 0614 	add.w	r6, r1, #20
2000a0a6:	6861      	ldr	r1, [r4, #4]
2000a0a8:	f7ff ff52 	bl	20009f50 <_Balloc>
2000a0ac:	f8d5 8010 	ldr.w	r8, [r5, #16]
2000a0b0:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000a0b4:	f105 0114 	add.w	r1, r5, #20
2000a0b8:	2200      	movs	r2, #0
2000a0ba:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000a0be:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000a0c2:	f105 0814 	add.w	r8, r5, #20
2000a0c6:	3414      	adds	r4, #20
2000a0c8:	f100 0314 	add.w	r3, r0, #20
2000a0cc:	60c7      	str	r7, [r0, #12]
2000a0ce:	f851 7b04 	ldr.w	r7, [r1], #4
2000a0d2:	f856 5b04 	ldr.w	r5, [r6], #4
2000a0d6:	46bb      	mov	fp, r7
2000a0d8:	fa1f fa87 	uxth.w	sl, r7
2000a0dc:	0c3f      	lsrs	r7, r7, #16
2000a0de:	fa1f f985 	uxth.w	r9, r5
2000a0e2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000a0e6:	ebca 0a09 	rsb	sl, sl, r9
2000a0ea:	4452      	add	r2, sl
2000a0ec:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a0f0:	b292      	uxth	r2, r2
2000a0f2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a0f6:	f843 2b04 	str.w	r2, [r3], #4
2000a0fa:	143a      	asrs	r2, r7, #16
2000a0fc:	4588      	cmp	r8, r1
2000a0fe:	d8e6      	bhi.n	2000a0ce <__mdiff+0x42>
2000a100:	42a6      	cmp	r6, r4
2000a102:	d20e      	bcs.n	2000a122 <__mdiff+0x96>
2000a104:	f856 1b04 	ldr.w	r1, [r6], #4
2000a108:	b28d      	uxth	r5, r1
2000a10a:	0c09      	lsrs	r1, r1, #16
2000a10c:	1952      	adds	r2, r2, r5
2000a10e:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a112:	b292      	uxth	r2, r2
2000a114:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a118:	f843 2b04 	str.w	r2, [r3], #4
2000a11c:	140a      	asrs	r2, r1, #16
2000a11e:	42b4      	cmp	r4, r6
2000a120:	d8f0      	bhi.n	2000a104 <__mdiff+0x78>
2000a122:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a126:	b932      	cbnz	r2, 2000a136 <__mdiff+0xaa>
2000a128:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a12c:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a130:	3b04      	subs	r3, #4
2000a132:	2a00      	cmp	r2, #0
2000a134:	d0f8      	beq.n	2000a128 <__mdiff+0x9c>
2000a136:	f8c0 c010 	str.w	ip, [r0, #16]
2000a13a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a13e:	3304      	adds	r3, #4
2000a140:	f101 0614 	add.w	r6, r1, #20
2000a144:	009b      	lsls	r3, r3, #2
2000a146:	18d2      	adds	r2, r2, r3
2000a148:	18cb      	adds	r3, r1, r3
2000a14a:	3304      	adds	r3, #4
2000a14c:	3204      	adds	r2, #4
2000a14e:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a152:	3b04      	subs	r3, #4
2000a154:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a158:	3a04      	subs	r2, #4
2000a15a:	458c      	cmp	ip, r1
2000a15c:	d10a      	bne.n	2000a174 <__mdiff+0xe8>
2000a15e:	429e      	cmp	r6, r3
2000a160:	d3f5      	bcc.n	2000a14e <__mdiff+0xc2>
2000a162:	2100      	movs	r1, #0
2000a164:	f7ff fef4 	bl	20009f50 <_Balloc>
2000a168:	2301      	movs	r3, #1
2000a16a:	6103      	str	r3, [r0, #16]
2000a16c:	2300      	movs	r3, #0
2000a16e:	6143      	str	r3, [r0, #20]
2000a170:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a174:	d297      	bcs.n	2000a0a6 <__mdiff+0x1a>
2000a176:	4623      	mov	r3, r4
2000a178:	462c      	mov	r4, r5
2000a17a:	2701      	movs	r7, #1
2000a17c:	461d      	mov	r5, r3
2000a17e:	f104 0614 	add.w	r6, r4, #20
2000a182:	e790      	b.n	2000a0a6 <__mdiff+0x1a>

2000a184 <__lshift>:
2000a184:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a188:	690d      	ldr	r5, [r1, #16]
2000a18a:	688b      	ldr	r3, [r1, #8]
2000a18c:	1156      	asrs	r6, r2, #5
2000a18e:	3501      	adds	r5, #1
2000a190:	460c      	mov	r4, r1
2000a192:	19ad      	adds	r5, r5, r6
2000a194:	4690      	mov	r8, r2
2000a196:	429d      	cmp	r5, r3
2000a198:	4682      	mov	sl, r0
2000a19a:	6849      	ldr	r1, [r1, #4]
2000a19c:	dd03      	ble.n	2000a1a6 <__lshift+0x22>
2000a19e:	005b      	lsls	r3, r3, #1
2000a1a0:	3101      	adds	r1, #1
2000a1a2:	429d      	cmp	r5, r3
2000a1a4:	dcfb      	bgt.n	2000a19e <__lshift+0x1a>
2000a1a6:	4650      	mov	r0, sl
2000a1a8:	f7ff fed2 	bl	20009f50 <_Balloc>
2000a1ac:	2e00      	cmp	r6, #0
2000a1ae:	4607      	mov	r7, r0
2000a1b0:	f100 0214 	add.w	r2, r0, #20
2000a1b4:	dd0a      	ble.n	2000a1cc <__lshift+0x48>
2000a1b6:	2300      	movs	r3, #0
2000a1b8:	4619      	mov	r1, r3
2000a1ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a1be:	3301      	adds	r3, #1
2000a1c0:	42b3      	cmp	r3, r6
2000a1c2:	d1fa      	bne.n	2000a1ba <__lshift+0x36>
2000a1c4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a1c8:	f103 0214 	add.w	r2, r3, #20
2000a1cc:	6920      	ldr	r0, [r4, #16]
2000a1ce:	f104 0314 	add.w	r3, r4, #20
2000a1d2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a1d6:	3014      	adds	r0, #20
2000a1d8:	f018 081f 	ands.w	r8, r8, #31
2000a1dc:	d01b      	beq.n	2000a216 <__lshift+0x92>
2000a1de:	f1c8 0e20 	rsb	lr, r8, #32
2000a1e2:	2100      	movs	r1, #0
2000a1e4:	681e      	ldr	r6, [r3, #0]
2000a1e6:	fa06 fc08 	lsl.w	ip, r6, r8
2000a1ea:	ea41 010c 	orr.w	r1, r1, ip
2000a1ee:	f842 1b04 	str.w	r1, [r2], #4
2000a1f2:	f853 1b04 	ldr.w	r1, [r3], #4
2000a1f6:	4298      	cmp	r0, r3
2000a1f8:	fa21 f10e 	lsr.w	r1, r1, lr
2000a1fc:	d8f2      	bhi.n	2000a1e4 <__lshift+0x60>
2000a1fe:	6011      	str	r1, [r2, #0]
2000a200:	b101      	cbz	r1, 2000a204 <__lshift+0x80>
2000a202:	3501      	adds	r5, #1
2000a204:	4650      	mov	r0, sl
2000a206:	3d01      	subs	r5, #1
2000a208:	4621      	mov	r1, r4
2000a20a:	613d      	str	r5, [r7, #16]
2000a20c:	f7ff fe84 	bl	20009f18 <_Bfree>
2000a210:	4638      	mov	r0, r7
2000a212:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a216:	f853 1008 	ldr.w	r1, [r3, r8]
2000a21a:	f842 1008 	str.w	r1, [r2, r8]
2000a21e:	f108 0804 	add.w	r8, r8, #4
2000a222:	eb08 0103 	add.w	r1, r8, r3
2000a226:	4288      	cmp	r0, r1
2000a228:	d9ec      	bls.n	2000a204 <__lshift+0x80>
2000a22a:	f853 1008 	ldr.w	r1, [r3, r8]
2000a22e:	f842 1008 	str.w	r1, [r2, r8]
2000a232:	f108 0804 	add.w	r8, r8, #4
2000a236:	eb08 0103 	add.w	r1, r8, r3
2000a23a:	4288      	cmp	r0, r1
2000a23c:	d8eb      	bhi.n	2000a216 <__lshift+0x92>
2000a23e:	e7e1      	b.n	2000a204 <__lshift+0x80>

2000a240 <__multiply>:
2000a240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a244:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a248:	6917      	ldr	r7, [r2, #16]
2000a24a:	460d      	mov	r5, r1
2000a24c:	4616      	mov	r6, r2
2000a24e:	b087      	sub	sp, #28
2000a250:	45b8      	cmp	r8, r7
2000a252:	bfb5      	itete	lt
2000a254:	4615      	movlt	r5, r2
2000a256:	463b      	movge	r3, r7
2000a258:	460b      	movlt	r3, r1
2000a25a:	4647      	movge	r7, r8
2000a25c:	bfb4      	ite	lt
2000a25e:	461e      	movlt	r6, r3
2000a260:	4698      	movge	r8, r3
2000a262:	68ab      	ldr	r3, [r5, #8]
2000a264:	eb08 0407 	add.w	r4, r8, r7
2000a268:	6869      	ldr	r1, [r5, #4]
2000a26a:	429c      	cmp	r4, r3
2000a26c:	bfc8      	it	gt
2000a26e:	3101      	addgt	r1, #1
2000a270:	f7ff fe6e 	bl	20009f50 <_Balloc>
2000a274:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a278:	f100 0b14 	add.w	fp, r0, #20
2000a27c:	3314      	adds	r3, #20
2000a27e:	9003      	str	r0, [sp, #12]
2000a280:	459b      	cmp	fp, r3
2000a282:	9304      	str	r3, [sp, #16]
2000a284:	d206      	bcs.n	2000a294 <__multiply+0x54>
2000a286:	9904      	ldr	r1, [sp, #16]
2000a288:	465b      	mov	r3, fp
2000a28a:	2200      	movs	r2, #0
2000a28c:	f843 2b04 	str.w	r2, [r3], #4
2000a290:	4299      	cmp	r1, r3
2000a292:	d8fb      	bhi.n	2000a28c <__multiply+0x4c>
2000a294:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a298:	f106 0914 	add.w	r9, r6, #20
2000a29c:	f108 0814 	add.w	r8, r8, #20
2000a2a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a2a4:	3514      	adds	r5, #20
2000a2a6:	45c1      	cmp	r9, r8
2000a2a8:	f8cd 8004 	str.w	r8, [sp, #4]
2000a2ac:	f10c 0c14 	add.w	ip, ip, #20
2000a2b0:	9502      	str	r5, [sp, #8]
2000a2b2:	d24b      	bcs.n	2000a34c <__multiply+0x10c>
2000a2b4:	f04f 0a00 	mov.w	sl, #0
2000a2b8:	9405      	str	r4, [sp, #20]
2000a2ba:	f859 400a 	ldr.w	r4, [r9, sl]
2000a2be:	eb0a 080b 	add.w	r8, sl, fp
2000a2c2:	b2a0      	uxth	r0, r4
2000a2c4:	b1d8      	cbz	r0, 2000a2fe <__multiply+0xbe>
2000a2c6:	9a02      	ldr	r2, [sp, #8]
2000a2c8:	4643      	mov	r3, r8
2000a2ca:	2400      	movs	r4, #0
2000a2cc:	f852 5b04 	ldr.w	r5, [r2], #4
2000a2d0:	6819      	ldr	r1, [r3, #0]
2000a2d2:	b2af      	uxth	r7, r5
2000a2d4:	0c2d      	lsrs	r5, r5, #16
2000a2d6:	b28e      	uxth	r6, r1
2000a2d8:	0c09      	lsrs	r1, r1, #16
2000a2da:	fb00 6607 	mla	r6, r0, r7, r6
2000a2de:	fb00 1105 	mla	r1, r0, r5, r1
2000a2e2:	1936      	adds	r6, r6, r4
2000a2e4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000a2e8:	b2b6      	uxth	r6, r6
2000a2ea:	0c0c      	lsrs	r4, r1, #16
2000a2ec:	4594      	cmp	ip, r2
2000a2ee:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000a2f2:	f843 6b04 	str.w	r6, [r3], #4
2000a2f6:	d8e9      	bhi.n	2000a2cc <__multiply+0x8c>
2000a2f8:	601c      	str	r4, [r3, #0]
2000a2fa:	f859 400a 	ldr.w	r4, [r9, sl]
2000a2fe:	0c24      	lsrs	r4, r4, #16
2000a300:	d01c      	beq.n	2000a33c <__multiply+0xfc>
2000a302:	f85b 200a 	ldr.w	r2, [fp, sl]
2000a306:	4641      	mov	r1, r8
2000a308:	9b02      	ldr	r3, [sp, #8]
2000a30a:	2500      	movs	r5, #0
2000a30c:	4610      	mov	r0, r2
2000a30e:	881e      	ldrh	r6, [r3, #0]
2000a310:	b297      	uxth	r7, r2
2000a312:	fb06 5504 	mla	r5, r6, r4, r5
2000a316:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000a31a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000a31e:	600f      	str	r7, [r1, #0]
2000a320:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000a324:	f853 2b04 	ldr.w	r2, [r3], #4
2000a328:	b286      	uxth	r6, r0
2000a32a:	0c12      	lsrs	r2, r2, #16
2000a32c:	fb02 6204 	mla	r2, r2, r4, r6
2000a330:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000a334:	0c15      	lsrs	r5, r2, #16
2000a336:	459c      	cmp	ip, r3
2000a338:	d8e9      	bhi.n	2000a30e <__multiply+0xce>
2000a33a:	600a      	str	r2, [r1, #0]
2000a33c:	f10a 0a04 	add.w	sl, sl, #4
2000a340:	9a01      	ldr	r2, [sp, #4]
2000a342:	eb0a 0309 	add.w	r3, sl, r9
2000a346:	429a      	cmp	r2, r3
2000a348:	d8b7      	bhi.n	2000a2ba <__multiply+0x7a>
2000a34a:	9c05      	ldr	r4, [sp, #20]
2000a34c:	2c00      	cmp	r4, #0
2000a34e:	dd0b      	ble.n	2000a368 <__multiply+0x128>
2000a350:	9a04      	ldr	r2, [sp, #16]
2000a352:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000a356:	b93b      	cbnz	r3, 2000a368 <__multiply+0x128>
2000a358:	4613      	mov	r3, r2
2000a35a:	e003      	b.n	2000a364 <__multiply+0x124>
2000a35c:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a360:	3b04      	subs	r3, #4
2000a362:	b90a      	cbnz	r2, 2000a368 <__multiply+0x128>
2000a364:	3c01      	subs	r4, #1
2000a366:	d1f9      	bne.n	2000a35c <__multiply+0x11c>
2000a368:	9b03      	ldr	r3, [sp, #12]
2000a36a:	4618      	mov	r0, r3
2000a36c:	611c      	str	r4, [r3, #16]
2000a36e:	b007      	add	sp, #28
2000a370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000a374 <__i2b>:
2000a374:	b510      	push	{r4, lr}
2000a376:	460c      	mov	r4, r1
2000a378:	2101      	movs	r1, #1
2000a37a:	f7ff fde9 	bl	20009f50 <_Balloc>
2000a37e:	2201      	movs	r2, #1
2000a380:	6144      	str	r4, [r0, #20]
2000a382:	6102      	str	r2, [r0, #16]
2000a384:	bd10      	pop	{r4, pc}
2000a386:	bf00      	nop

2000a388 <__multadd>:
2000a388:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a38c:	460d      	mov	r5, r1
2000a38e:	2100      	movs	r1, #0
2000a390:	4606      	mov	r6, r0
2000a392:	692c      	ldr	r4, [r5, #16]
2000a394:	b083      	sub	sp, #12
2000a396:	f105 0814 	add.w	r8, r5, #20
2000a39a:	4608      	mov	r0, r1
2000a39c:	f858 7001 	ldr.w	r7, [r8, r1]
2000a3a0:	3001      	adds	r0, #1
2000a3a2:	fa1f fa87 	uxth.w	sl, r7
2000a3a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000a3aa:	fb0a 3302 	mla	r3, sl, r2, r3
2000a3ae:	fb0c fc02 	mul.w	ip, ip, r2
2000a3b2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000a3b6:	b29b      	uxth	r3, r3
2000a3b8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000a3bc:	f848 3001 	str.w	r3, [r8, r1]
2000a3c0:	3104      	adds	r1, #4
2000a3c2:	4284      	cmp	r4, r0
2000a3c4:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000a3c8:	dce8      	bgt.n	2000a39c <__multadd+0x14>
2000a3ca:	b13b      	cbz	r3, 2000a3dc <__multadd+0x54>
2000a3cc:	68aa      	ldr	r2, [r5, #8]
2000a3ce:	4294      	cmp	r4, r2
2000a3d0:	da08      	bge.n	2000a3e4 <__multadd+0x5c>
2000a3d2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000a3d6:	3401      	adds	r4, #1
2000a3d8:	612c      	str	r4, [r5, #16]
2000a3da:	6153      	str	r3, [r2, #20]
2000a3dc:	4628      	mov	r0, r5
2000a3de:	b003      	add	sp, #12
2000a3e0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a3e4:	6869      	ldr	r1, [r5, #4]
2000a3e6:	4630      	mov	r0, r6
2000a3e8:	9301      	str	r3, [sp, #4]
2000a3ea:	3101      	adds	r1, #1
2000a3ec:	f7ff fdb0 	bl	20009f50 <_Balloc>
2000a3f0:	692a      	ldr	r2, [r5, #16]
2000a3f2:	f105 010c 	add.w	r1, r5, #12
2000a3f6:	3202      	adds	r2, #2
2000a3f8:	0092      	lsls	r2, r2, #2
2000a3fa:	4607      	mov	r7, r0
2000a3fc:	300c      	adds	r0, #12
2000a3fe:	f7fa fbcf 	bl	20004ba0 <memcpy>
2000a402:	4629      	mov	r1, r5
2000a404:	4630      	mov	r0, r6
2000a406:	463d      	mov	r5, r7
2000a408:	f7ff fd86 	bl	20009f18 <_Bfree>
2000a40c:	9b01      	ldr	r3, [sp, #4]
2000a40e:	e7e0      	b.n	2000a3d2 <__multadd+0x4a>

2000a410 <__pow5mult>:
2000a410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a414:	4615      	mov	r5, r2
2000a416:	f012 0203 	ands.w	r2, r2, #3
2000a41a:	4604      	mov	r4, r0
2000a41c:	4688      	mov	r8, r1
2000a41e:	d12c      	bne.n	2000a47a <__pow5mult+0x6a>
2000a420:	10ad      	asrs	r5, r5, #2
2000a422:	d01e      	beq.n	2000a462 <__pow5mult+0x52>
2000a424:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000a426:	2e00      	cmp	r6, #0
2000a428:	d034      	beq.n	2000a494 <__pow5mult+0x84>
2000a42a:	68b7      	ldr	r7, [r6, #8]
2000a42c:	2f00      	cmp	r7, #0
2000a42e:	d03b      	beq.n	2000a4a8 <__pow5mult+0x98>
2000a430:	f015 0f01 	tst.w	r5, #1
2000a434:	d108      	bne.n	2000a448 <__pow5mult+0x38>
2000a436:	106d      	asrs	r5, r5, #1
2000a438:	d013      	beq.n	2000a462 <__pow5mult+0x52>
2000a43a:	683e      	ldr	r6, [r7, #0]
2000a43c:	b1a6      	cbz	r6, 2000a468 <__pow5mult+0x58>
2000a43e:	4630      	mov	r0, r6
2000a440:	4607      	mov	r7, r0
2000a442:	f015 0f01 	tst.w	r5, #1
2000a446:	d0f6      	beq.n	2000a436 <__pow5mult+0x26>
2000a448:	4641      	mov	r1, r8
2000a44a:	463a      	mov	r2, r7
2000a44c:	4620      	mov	r0, r4
2000a44e:	f7ff fef7 	bl	2000a240 <__multiply>
2000a452:	4641      	mov	r1, r8
2000a454:	4606      	mov	r6, r0
2000a456:	4620      	mov	r0, r4
2000a458:	f7ff fd5e 	bl	20009f18 <_Bfree>
2000a45c:	106d      	asrs	r5, r5, #1
2000a45e:	46b0      	mov	r8, r6
2000a460:	d1eb      	bne.n	2000a43a <__pow5mult+0x2a>
2000a462:	4640      	mov	r0, r8
2000a464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a468:	4639      	mov	r1, r7
2000a46a:	463a      	mov	r2, r7
2000a46c:	4620      	mov	r0, r4
2000a46e:	f7ff fee7 	bl	2000a240 <__multiply>
2000a472:	6038      	str	r0, [r7, #0]
2000a474:	4607      	mov	r7, r0
2000a476:	6006      	str	r6, [r0, #0]
2000a478:	e7e3      	b.n	2000a442 <__pow5mult+0x32>
2000a47a:	f24c 1c90 	movw	ip, #49552	; 0xc190
2000a47e:	2300      	movs	r3, #0
2000a480:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000a484:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000a488:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000a48c:	f7ff ff7c 	bl	2000a388 <__multadd>
2000a490:	4680      	mov	r8, r0
2000a492:	e7c5      	b.n	2000a420 <__pow5mult+0x10>
2000a494:	2010      	movs	r0, #16
2000a496:	f7fa f8a9 	bl	200045ec <malloc>
2000a49a:	2300      	movs	r3, #0
2000a49c:	4606      	mov	r6, r0
2000a49e:	6260      	str	r0, [r4, #36]	; 0x24
2000a4a0:	60c3      	str	r3, [r0, #12]
2000a4a2:	6043      	str	r3, [r0, #4]
2000a4a4:	6083      	str	r3, [r0, #8]
2000a4a6:	6003      	str	r3, [r0, #0]
2000a4a8:	4620      	mov	r0, r4
2000a4aa:	f240 2171 	movw	r1, #625	; 0x271
2000a4ae:	f7ff ff61 	bl	2000a374 <__i2b>
2000a4b2:	2300      	movs	r3, #0
2000a4b4:	60b0      	str	r0, [r6, #8]
2000a4b6:	4607      	mov	r7, r0
2000a4b8:	6003      	str	r3, [r0, #0]
2000a4ba:	e7b9      	b.n	2000a430 <__pow5mult+0x20>

2000a4bc <__s2b>:
2000a4bc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a4c0:	461e      	mov	r6, r3
2000a4c2:	f648 6339 	movw	r3, #36409	; 0x8e39
2000a4c6:	f106 0c08 	add.w	ip, r6, #8
2000a4ca:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000a4ce:	4688      	mov	r8, r1
2000a4d0:	4605      	mov	r5, r0
2000a4d2:	4617      	mov	r7, r2
2000a4d4:	fb83 130c 	smull	r1, r3, r3, ip
2000a4d8:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000a4dc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000a4e0:	f1bc 0f01 	cmp.w	ip, #1
2000a4e4:	dd35      	ble.n	2000a552 <__s2b+0x96>
2000a4e6:	2100      	movs	r1, #0
2000a4e8:	2201      	movs	r2, #1
2000a4ea:	0052      	lsls	r2, r2, #1
2000a4ec:	3101      	adds	r1, #1
2000a4ee:	4594      	cmp	ip, r2
2000a4f0:	dcfb      	bgt.n	2000a4ea <__s2b+0x2e>
2000a4f2:	4628      	mov	r0, r5
2000a4f4:	f7ff fd2c 	bl	20009f50 <_Balloc>
2000a4f8:	9b08      	ldr	r3, [sp, #32]
2000a4fa:	6143      	str	r3, [r0, #20]
2000a4fc:	2301      	movs	r3, #1
2000a4fe:	2f09      	cmp	r7, #9
2000a500:	6103      	str	r3, [r0, #16]
2000a502:	dd22      	ble.n	2000a54a <__s2b+0x8e>
2000a504:	f108 0a09 	add.w	sl, r8, #9
2000a508:	2409      	movs	r4, #9
2000a50a:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a50e:	4601      	mov	r1, r0
2000a510:	220a      	movs	r2, #10
2000a512:	3401      	adds	r4, #1
2000a514:	3b30      	subs	r3, #48	; 0x30
2000a516:	4628      	mov	r0, r5
2000a518:	f7ff ff36 	bl	2000a388 <__multadd>
2000a51c:	42a7      	cmp	r7, r4
2000a51e:	dcf4      	bgt.n	2000a50a <__s2b+0x4e>
2000a520:	eb0a 0807 	add.w	r8, sl, r7
2000a524:	f1a8 0808 	sub.w	r8, r8, #8
2000a528:	42be      	cmp	r6, r7
2000a52a:	dd0c      	ble.n	2000a546 <__s2b+0x8a>
2000a52c:	2400      	movs	r4, #0
2000a52e:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a532:	4601      	mov	r1, r0
2000a534:	3401      	adds	r4, #1
2000a536:	220a      	movs	r2, #10
2000a538:	3b30      	subs	r3, #48	; 0x30
2000a53a:	4628      	mov	r0, r5
2000a53c:	f7ff ff24 	bl	2000a388 <__multadd>
2000a540:	19e3      	adds	r3, r4, r7
2000a542:	429e      	cmp	r6, r3
2000a544:	dcf3      	bgt.n	2000a52e <__s2b+0x72>
2000a546:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a54a:	f108 080a 	add.w	r8, r8, #10
2000a54e:	2709      	movs	r7, #9
2000a550:	e7ea      	b.n	2000a528 <__s2b+0x6c>
2000a552:	2100      	movs	r1, #0
2000a554:	e7cd      	b.n	2000a4f2 <__s2b+0x36>
2000a556:	bf00      	nop

2000a558 <putc>:
2000a558:	b570      	push	{r4, r5, r6, lr}
2000a55a:	f24c 350c 	movw	r5, #49932	; 0xc30c
2000a55e:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000a562:	4606      	mov	r6, r0
2000a564:	460c      	mov	r4, r1
2000a566:	6828      	ldr	r0, [r5, #0]
2000a568:	b110      	cbz	r0, 2000a570 <putc+0x18>
2000a56a:	6983      	ldr	r3, [r0, #24]
2000a56c:	2b00      	cmp	r3, #0
2000a56e:	d02c      	beq.n	2000a5ca <putc+0x72>
2000a570:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
2000a574:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a578:	429c      	cmp	r4, r3
2000a57a:	d02e      	beq.n	2000a5da <putc+0x82>
2000a57c:	f24c 1308 	movw	r3, #49416	; 0xc108
2000a580:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a584:	429c      	cmp	r4, r3
2000a586:	d032      	beq.n	2000a5ee <putc+0x96>
2000a588:	f24c 1328 	movw	r3, #49448	; 0xc128
2000a58c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a590:	429c      	cmp	r4, r3
2000a592:	bf04      	itt	eq
2000a594:	682b      	ldreq	r3, [r5, #0]
2000a596:	68dc      	ldreq	r4, [r3, #12]
2000a598:	68a3      	ldr	r3, [r4, #8]
2000a59a:	3b01      	subs	r3, #1
2000a59c:	60a3      	str	r3, [r4, #8]
2000a59e:	2b00      	cmp	r3, #0
2000a5a0:	db06      	blt.n	2000a5b0 <putc+0x58>
2000a5a2:	6823      	ldr	r3, [r4, #0]
2000a5a4:	701e      	strb	r6, [r3, #0]
2000a5a6:	6823      	ldr	r3, [r4, #0]
2000a5a8:	f813 0b01 	ldrb.w	r0, [r3], #1
2000a5ac:	6023      	str	r3, [r4, #0]
2000a5ae:	bd70      	pop	{r4, r5, r6, pc}
2000a5b0:	69a2      	ldr	r2, [r4, #24]
2000a5b2:	4293      	cmp	r3, r2
2000a5b4:	db14      	blt.n	2000a5e0 <putc+0x88>
2000a5b6:	6823      	ldr	r3, [r4, #0]
2000a5b8:	701e      	strb	r6, [r3, #0]
2000a5ba:	6823      	ldr	r3, [r4, #0]
2000a5bc:	7819      	ldrb	r1, [r3, #0]
2000a5be:	290a      	cmp	r1, #10
2000a5c0:	d018      	beq.n	2000a5f4 <putc+0x9c>
2000a5c2:	3301      	adds	r3, #1
2000a5c4:	4608      	mov	r0, r1
2000a5c6:	6023      	str	r3, [r4, #0]
2000a5c8:	bd70      	pop	{r4, r5, r6, pc}
2000a5ca:	f7fe fe8d 	bl	200092e8 <__sinit>
2000a5ce:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
2000a5d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a5d6:	429c      	cmp	r4, r3
2000a5d8:	d1d0      	bne.n	2000a57c <putc+0x24>
2000a5da:	682b      	ldr	r3, [r5, #0]
2000a5dc:	685c      	ldr	r4, [r3, #4]
2000a5de:	e7db      	b.n	2000a598 <putc+0x40>
2000a5e0:	6828      	ldr	r0, [r5, #0]
2000a5e2:	4631      	mov	r1, r6
2000a5e4:	4622      	mov	r2, r4
2000a5e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000a5ea:	f000 bb81 	b.w	2000acf0 <__swbuf_r>
2000a5ee:	682b      	ldr	r3, [r5, #0]
2000a5f0:	689c      	ldr	r4, [r3, #8]
2000a5f2:	e7d1      	b.n	2000a598 <putc+0x40>
2000a5f4:	6828      	ldr	r0, [r5, #0]
2000a5f6:	4622      	mov	r2, r4
2000a5f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000a5fc:	f000 bb78 	b.w	2000acf0 <__swbuf_r>

2000a600 <_putc_r>:
2000a600:	b570      	push	{r4, r5, r6, lr}
2000a602:	460d      	mov	r5, r1
2000a604:	4614      	mov	r4, r2
2000a606:	4606      	mov	r6, r0
2000a608:	b110      	cbz	r0, 2000a610 <_putc_r+0x10>
2000a60a:	6983      	ldr	r3, [r0, #24]
2000a60c:	2b00      	cmp	r3, #0
2000a60e:	d02f      	beq.n	2000a670 <_putc_r+0x70>
2000a610:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
2000a614:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a618:	429c      	cmp	r4, r3
2000a61a:	bf08      	it	eq
2000a61c:	6874      	ldreq	r4, [r6, #4]
2000a61e:	d00e      	beq.n	2000a63e <_putc_r+0x3e>
2000a620:	f24c 1308 	movw	r3, #49416	; 0xc108
2000a624:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a628:	429c      	cmp	r4, r3
2000a62a:	bf08      	it	eq
2000a62c:	68b4      	ldreq	r4, [r6, #8]
2000a62e:	d006      	beq.n	2000a63e <_putc_r+0x3e>
2000a630:	f24c 1328 	movw	r3, #49448	; 0xc128
2000a634:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a638:	429c      	cmp	r4, r3
2000a63a:	bf08      	it	eq
2000a63c:	68f4      	ldreq	r4, [r6, #12]
2000a63e:	68a3      	ldr	r3, [r4, #8]
2000a640:	3b01      	subs	r3, #1
2000a642:	60a3      	str	r3, [r4, #8]
2000a644:	2b00      	cmp	r3, #0
2000a646:	db06      	blt.n	2000a656 <_putc_r+0x56>
2000a648:	6823      	ldr	r3, [r4, #0]
2000a64a:	701d      	strb	r5, [r3, #0]
2000a64c:	6823      	ldr	r3, [r4, #0]
2000a64e:	f813 0b01 	ldrb.w	r0, [r3], #1
2000a652:	6023      	str	r3, [r4, #0]
2000a654:	bd70      	pop	{r4, r5, r6, pc}
2000a656:	69a2      	ldr	r2, [r4, #24]
2000a658:	4293      	cmp	r3, r2
2000a65a:	db0c      	blt.n	2000a676 <_putc_r+0x76>
2000a65c:	6823      	ldr	r3, [r4, #0]
2000a65e:	701d      	strb	r5, [r3, #0]
2000a660:	6823      	ldr	r3, [r4, #0]
2000a662:	7819      	ldrb	r1, [r3, #0]
2000a664:	290a      	cmp	r1, #10
2000a666:	d00d      	beq.n	2000a684 <_putc_r+0x84>
2000a668:	3301      	adds	r3, #1
2000a66a:	4608      	mov	r0, r1
2000a66c:	6023      	str	r3, [r4, #0]
2000a66e:	bd70      	pop	{r4, r5, r6, pc}
2000a670:	f7fe fe3a 	bl	200092e8 <__sinit>
2000a674:	e7cc      	b.n	2000a610 <_putc_r+0x10>
2000a676:	4630      	mov	r0, r6
2000a678:	4629      	mov	r1, r5
2000a67a:	4622      	mov	r2, r4
2000a67c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000a680:	f000 bb36 	b.w	2000acf0 <__swbuf_r>
2000a684:	4630      	mov	r0, r6
2000a686:	4622      	mov	r2, r4
2000a688:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000a68c:	f000 bb30 	b.w	2000acf0 <__swbuf_r>

2000a690 <_realloc_r>:
2000a690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a694:	4691      	mov	r9, r2
2000a696:	b083      	sub	sp, #12
2000a698:	4607      	mov	r7, r0
2000a69a:	460e      	mov	r6, r1
2000a69c:	2900      	cmp	r1, #0
2000a69e:	f000 813a 	beq.w	2000a916 <_realloc_r+0x286>
2000a6a2:	f1a1 0808 	sub.w	r8, r1, #8
2000a6a6:	f109 040b 	add.w	r4, r9, #11
2000a6aa:	f7fa fbab 	bl	20004e04 <__malloc_lock>
2000a6ae:	2c16      	cmp	r4, #22
2000a6b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a6b4:	460b      	mov	r3, r1
2000a6b6:	f200 80a0 	bhi.w	2000a7fa <_realloc_r+0x16a>
2000a6ba:	2210      	movs	r2, #16
2000a6bc:	2500      	movs	r5, #0
2000a6be:	4614      	mov	r4, r2
2000a6c0:	454c      	cmp	r4, r9
2000a6c2:	bf38      	it	cc
2000a6c4:	f045 0501 	orrcc.w	r5, r5, #1
2000a6c8:	2d00      	cmp	r5, #0
2000a6ca:	f040 812a 	bne.w	2000a922 <_realloc_r+0x292>
2000a6ce:	f021 0a03 	bic.w	sl, r1, #3
2000a6d2:	4592      	cmp	sl, r2
2000a6d4:	bfa2      	ittt	ge
2000a6d6:	4640      	movge	r0, r8
2000a6d8:	4655      	movge	r5, sl
2000a6da:	f108 0808 	addge.w	r8, r8, #8
2000a6de:	da75      	bge.n	2000a7cc <_realloc_r+0x13c>
2000a6e0:	f24c 4300 	movw	r3, #50176	; 0xc400
2000a6e4:	eb08 000a 	add.w	r0, r8, sl
2000a6e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a6ec:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000a6f0:	4586      	cmp	lr, r0
2000a6f2:	f000 811a 	beq.w	2000a92a <_realloc_r+0x29a>
2000a6f6:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000a6fa:	f02c 0b01 	bic.w	fp, ip, #1
2000a6fe:	4483      	add	fp, r0
2000a700:	f8db b004 	ldr.w	fp, [fp, #4]
2000a704:	f01b 0f01 	tst.w	fp, #1
2000a708:	d07c      	beq.n	2000a804 <_realloc_r+0x174>
2000a70a:	46ac      	mov	ip, r5
2000a70c:	4628      	mov	r0, r5
2000a70e:	f011 0f01 	tst.w	r1, #1
2000a712:	f040 809b 	bne.w	2000a84c <_realloc_r+0x1bc>
2000a716:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000a71a:	ebc1 0b08 	rsb	fp, r1, r8
2000a71e:	f8db 5004 	ldr.w	r5, [fp, #4]
2000a722:	f025 0503 	bic.w	r5, r5, #3
2000a726:	2800      	cmp	r0, #0
2000a728:	f000 80dd 	beq.w	2000a8e6 <_realloc_r+0x256>
2000a72c:	4570      	cmp	r0, lr
2000a72e:	f000 811f 	beq.w	2000a970 <_realloc_r+0x2e0>
2000a732:	eb05 030a 	add.w	r3, r5, sl
2000a736:	eb0c 0503 	add.w	r5, ip, r3
2000a73a:	4295      	cmp	r5, r2
2000a73c:	bfb8      	it	lt
2000a73e:	461d      	movlt	r5, r3
2000a740:	f2c0 80d2 	blt.w	2000a8e8 <_realloc_r+0x258>
2000a744:	6881      	ldr	r1, [r0, #8]
2000a746:	465b      	mov	r3, fp
2000a748:	68c0      	ldr	r0, [r0, #12]
2000a74a:	f1aa 0204 	sub.w	r2, sl, #4
2000a74e:	2a24      	cmp	r2, #36	; 0x24
2000a750:	6081      	str	r1, [r0, #8]
2000a752:	60c8      	str	r0, [r1, #12]
2000a754:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a758:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a75c:	6081      	str	r1, [r0, #8]
2000a75e:	60c8      	str	r0, [r1, #12]
2000a760:	f200 80d0 	bhi.w	2000a904 <_realloc_r+0x274>
2000a764:	2a13      	cmp	r2, #19
2000a766:	469c      	mov	ip, r3
2000a768:	d921      	bls.n	2000a7ae <_realloc_r+0x11e>
2000a76a:	4631      	mov	r1, r6
2000a76c:	f10b 0c10 	add.w	ip, fp, #16
2000a770:	f851 0b04 	ldr.w	r0, [r1], #4
2000a774:	f8cb 0008 	str.w	r0, [fp, #8]
2000a778:	6870      	ldr	r0, [r6, #4]
2000a77a:	1d0e      	adds	r6, r1, #4
2000a77c:	2a1b      	cmp	r2, #27
2000a77e:	f8cb 000c 	str.w	r0, [fp, #12]
2000a782:	d914      	bls.n	2000a7ae <_realloc_r+0x11e>
2000a784:	6848      	ldr	r0, [r1, #4]
2000a786:	1d31      	adds	r1, r6, #4
2000a788:	f10b 0c18 	add.w	ip, fp, #24
2000a78c:	f8cb 0010 	str.w	r0, [fp, #16]
2000a790:	6870      	ldr	r0, [r6, #4]
2000a792:	1d0e      	adds	r6, r1, #4
2000a794:	2a24      	cmp	r2, #36	; 0x24
2000a796:	f8cb 0014 	str.w	r0, [fp, #20]
2000a79a:	d108      	bne.n	2000a7ae <_realloc_r+0x11e>
2000a79c:	684a      	ldr	r2, [r1, #4]
2000a79e:	f10b 0c20 	add.w	ip, fp, #32
2000a7a2:	f8cb 2018 	str.w	r2, [fp, #24]
2000a7a6:	6872      	ldr	r2, [r6, #4]
2000a7a8:	3608      	adds	r6, #8
2000a7aa:	f8cb 201c 	str.w	r2, [fp, #28]
2000a7ae:	4631      	mov	r1, r6
2000a7b0:	4698      	mov	r8, r3
2000a7b2:	4662      	mov	r2, ip
2000a7b4:	4658      	mov	r0, fp
2000a7b6:	f851 3b04 	ldr.w	r3, [r1], #4
2000a7ba:	f842 3b04 	str.w	r3, [r2], #4
2000a7be:	6873      	ldr	r3, [r6, #4]
2000a7c0:	f8cc 3004 	str.w	r3, [ip, #4]
2000a7c4:	684b      	ldr	r3, [r1, #4]
2000a7c6:	6053      	str	r3, [r2, #4]
2000a7c8:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a7cc:	ebc4 0c05 	rsb	ip, r4, r5
2000a7d0:	f1bc 0f0f 	cmp.w	ip, #15
2000a7d4:	d826      	bhi.n	2000a824 <_realloc_r+0x194>
2000a7d6:	1942      	adds	r2, r0, r5
2000a7d8:	f003 0301 	and.w	r3, r3, #1
2000a7dc:	ea43 0505 	orr.w	r5, r3, r5
2000a7e0:	6045      	str	r5, [r0, #4]
2000a7e2:	6853      	ldr	r3, [r2, #4]
2000a7e4:	f043 0301 	orr.w	r3, r3, #1
2000a7e8:	6053      	str	r3, [r2, #4]
2000a7ea:	4638      	mov	r0, r7
2000a7ec:	4645      	mov	r5, r8
2000a7ee:	f7fa fb0b 	bl	20004e08 <__malloc_unlock>
2000a7f2:	4628      	mov	r0, r5
2000a7f4:	b003      	add	sp, #12
2000a7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a7fa:	f024 0407 	bic.w	r4, r4, #7
2000a7fe:	4622      	mov	r2, r4
2000a800:	0fe5      	lsrs	r5, r4, #31
2000a802:	e75d      	b.n	2000a6c0 <_realloc_r+0x30>
2000a804:	f02c 0c03 	bic.w	ip, ip, #3
2000a808:	eb0c 050a 	add.w	r5, ip, sl
2000a80c:	4295      	cmp	r5, r2
2000a80e:	f6ff af7e 	blt.w	2000a70e <_realloc_r+0x7e>
2000a812:	6882      	ldr	r2, [r0, #8]
2000a814:	460b      	mov	r3, r1
2000a816:	68c1      	ldr	r1, [r0, #12]
2000a818:	4640      	mov	r0, r8
2000a81a:	f108 0808 	add.w	r8, r8, #8
2000a81e:	608a      	str	r2, [r1, #8]
2000a820:	60d1      	str	r1, [r2, #12]
2000a822:	e7d3      	b.n	2000a7cc <_realloc_r+0x13c>
2000a824:	1901      	adds	r1, r0, r4
2000a826:	f003 0301 	and.w	r3, r3, #1
2000a82a:	eb01 020c 	add.w	r2, r1, ip
2000a82e:	ea43 0404 	orr.w	r4, r3, r4
2000a832:	f04c 0301 	orr.w	r3, ip, #1
2000a836:	6044      	str	r4, [r0, #4]
2000a838:	604b      	str	r3, [r1, #4]
2000a83a:	4638      	mov	r0, r7
2000a83c:	6853      	ldr	r3, [r2, #4]
2000a83e:	3108      	adds	r1, #8
2000a840:	f043 0301 	orr.w	r3, r3, #1
2000a844:	6053      	str	r3, [r2, #4]
2000a846:	f7fe fdd3 	bl	200093f0 <_free_r>
2000a84a:	e7ce      	b.n	2000a7ea <_realloc_r+0x15a>
2000a84c:	4649      	mov	r1, r9
2000a84e:	4638      	mov	r0, r7
2000a850:	f7f9 fed4 	bl	200045fc <_malloc_r>
2000a854:	4605      	mov	r5, r0
2000a856:	2800      	cmp	r0, #0
2000a858:	d041      	beq.n	2000a8de <_realloc_r+0x24e>
2000a85a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000a85e:	f1a0 0208 	sub.w	r2, r0, #8
2000a862:	f023 0101 	bic.w	r1, r3, #1
2000a866:	4441      	add	r1, r8
2000a868:	428a      	cmp	r2, r1
2000a86a:	f000 80d7 	beq.w	2000aa1c <_realloc_r+0x38c>
2000a86e:	f1aa 0204 	sub.w	r2, sl, #4
2000a872:	4631      	mov	r1, r6
2000a874:	2a24      	cmp	r2, #36	; 0x24
2000a876:	d878      	bhi.n	2000a96a <_realloc_r+0x2da>
2000a878:	2a13      	cmp	r2, #19
2000a87a:	4603      	mov	r3, r0
2000a87c:	d921      	bls.n	2000a8c2 <_realloc_r+0x232>
2000a87e:	4634      	mov	r4, r6
2000a880:	f854 3b04 	ldr.w	r3, [r4], #4
2000a884:	1d21      	adds	r1, r4, #4
2000a886:	f840 3b04 	str.w	r3, [r0], #4
2000a88a:	1d03      	adds	r3, r0, #4
2000a88c:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000a890:	2a1b      	cmp	r2, #27
2000a892:	f8c5 c004 	str.w	ip, [r5, #4]
2000a896:	d914      	bls.n	2000a8c2 <_realloc_r+0x232>
2000a898:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000a89c:	1d1c      	adds	r4, r3, #4
2000a89e:	f101 0c04 	add.w	ip, r1, #4
2000a8a2:	f8c0 e004 	str.w	lr, [r0, #4]
2000a8a6:	6848      	ldr	r0, [r1, #4]
2000a8a8:	f10c 0104 	add.w	r1, ip, #4
2000a8ac:	6058      	str	r0, [r3, #4]
2000a8ae:	1d23      	adds	r3, r4, #4
2000a8b0:	2a24      	cmp	r2, #36	; 0x24
2000a8b2:	d106      	bne.n	2000a8c2 <_realloc_r+0x232>
2000a8b4:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000a8b8:	6062      	str	r2, [r4, #4]
2000a8ba:	684a      	ldr	r2, [r1, #4]
2000a8bc:	3108      	adds	r1, #8
2000a8be:	605a      	str	r2, [r3, #4]
2000a8c0:	3308      	adds	r3, #8
2000a8c2:	4608      	mov	r0, r1
2000a8c4:	461a      	mov	r2, r3
2000a8c6:	f850 4b04 	ldr.w	r4, [r0], #4
2000a8ca:	f842 4b04 	str.w	r4, [r2], #4
2000a8ce:	6849      	ldr	r1, [r1, #4]
2000a8d0:	6059      	str	r1, [r3, #4]
2000a8d2:	6843      	ldr	r3, [r0, #4]
2000a8d4:	6053      	str	r3, [r2, #4]
2000a8d6:	4631      	mov	r1, r6
2000a8d8:	4638      	mov	r0, r7
2000a8da:	f7fe fd89 	bl	200093f0 <_free_r>
2000a8de:	4638      	mov	r0, r7
2000a8e0:	f7fa fa92 	bl	20004e08 <__malloc_unlock>
2000a8e4:	e785      	b.n	2000a7f2 <_realloc_r+0x162>
2000a8e6:	4455      	add	r5, sl
2000a8e8:	4295      	cmp	r5, r2
2000a8ea:	dbaf      	blt.n	2000a84c <_realloc_r+0x1bc>
2000a8ec:	465b      	mov	r3, fp
2000a8ee:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a8f2:	f1aa 0204 	sub.w	r2, sl, #4
2000a8f6:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a8fa:	2a24      	cmp	r2, #36	; 0x24
2000a8fc:	6081      	str	r1, [r0, #8]
2000a8fe:	60c8      	str	r0, [r1, #12]
2000a900:	f67f af30 	bls.w	2000a764 <_realloc_r+0xd4>
2000a904:	4618      	mov	r0, r3
2000a906:	4631      	mov	r1, r6
2000a908:	4698      	mov	r8, r3
2000a90a:	f7ff f91d 	bl	20009b48 <memmove>
2000a90e:	4658      	mov	r0, fp
2000a910:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a914:	e75a      	b.n	2000a7cc <_realloc_r+0x13c>
2000a916:	4611      	mov	r1, r2
2000a918:	b003      	add	sp, #12
2000a91a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a91e:	f7f9 be6d 	b.w	200045fc <_malloc_r>
2000a922:	230c      	movs	r3, #12
2000a924:	2500      	movs	r5, #0
2000a926:	603b      	str	r3, [r7, #0]
2000a928:	e763      	b.n	2000a7f2 <_realloc_r+0x162>
2000a92a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000a92e:	f104 0b10 	add.w	fp, r4, #16
2000a932:	f025 0c03 	bic.w	ip, r5, #3
2000a936:	eb0c 000a 	add.w	r0, ip, sl
2000a93a:	4558      	cmp	r0, fp
2000a93c:	bfb8      	it	lt
2000a93e:	4670      	movlt	r0, lr
2000a940:	f6ff aee5 	blt.w	2000a70e <_realloc_r+0x7e>
2000a944:	eb08 0204 	add.w	r2, r8, r4
2000a948:	1b01      	subs	r1, r0, r4
2000a94a:	f041 0101 	orr.w	r1, r1, #1
2000a94e:	609a      	str	r2, [r3, #8]
2000a950:	6051      	str	r1, [r2, #4]
2000a952:	4638      	mov	r0, r7
2000a954:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a958:	4635      	mov	r5, r6
2000a95a:	f001 0301 	and.w	r3, r1, #1
2000a95e:	431c      	orrs	r4, r3
2000a960:	f8c8 4004 	str.w	r4, [r8, #4]
2000a964:	f7fa fa50 	bl	20004e08 <__malloc_unlock>
2000a968:	e743      	b.n	2000a7f2 <_realloc_r+0x162>
2000a96a:	f7ff f8ed 	bl	20009b48 <memmove>
2000a96e:	e7b2      	b.n	2000a8d6 <_realloc_r+0x246>
2000a970:	4455      	add	r5, sl
2000a972:	f104 0110 	add.w	r1, r4, #16
2000a976:	44ac      	add	ip, r5
2000a978:	458c      	cmp	ip, r1
2000a97a:	dbb5      	blt.n	2000a8e8 <_realloc_r+0x258>
2000a97c:	465d      	mov	r5, fp
2000a97e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a982:	f1aa 0204 	sub.w	r2, sl, #4
2000a986:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000a98a:	2a24      	cmp	r2, #36	; 0x24
2000a98c:	6081      	str	r1, [r0, #8]
2000a98e:	60c8      	str	r0, [r1, #12]
2000a990:	d84c      	bhi.n	2000aa2c <_realloc_r+0x39c>
2000a992:	2a13      	cmp	r2, #19
2000a994:	4628      	mov	r0, r5
2000a996:	d924      	bls.n	2000a9e2 <_realloc_r+0x352>
2000a998:	4631      	mov	r1, r6
2000a99a:	f10b 0010 	add.w	r0, fp, #16
2000a99e:	f851 eb04 	ldr.w	lr, [r1], #4
2000a9a2:	f8cb e008 	str.w	lr, [fp, #8]
2000a9a6:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a9aa:	1d0e      	adds	r6, r1, #4
2000a9ac:	2a1b      	cmp	r2, #27
2000a9ae:	f8cb e00c 	str.w	lr, [fp, #12]
2000a9b2:	d916      	bls.n	2000a9e2 <_realloc_r+0x352>
2000a9b4:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000a9b8:	1d31      	adds	r1, r6, #4
2000a9ba:	f10b 0018 	add.w	r0, fp, #24
2000a9be:	f8cb e010 	str.w	lr, [fp, #16]
2000a9c2:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a9c6:	1d0e      	adds	r6, r1, #4
2000a9c8:	2a24      	cmp	r2, #36	; 0x24
2000a9ca:	f8cb e014 	str.w	lr, [fp, #20]
2000a9ce:	d108      	bne.n	2000a9e2 <_realloc_r+0x352>
2000a9d0:	684a      	ldr	r2, [r1, #4]
2000a9d2:	f10b 0020 	add.w	r0, fp, #32
2000a9d6:	f8cb 2018 	str.w	r2, [fp, #24]
2000a9da:	6872      	ldr	r2, [r6, #4]
2000a9dc:	3608      	adds	r6, #8
2000a9de:	f8cb 201c 	str.w	r2, [fp, #28]
2000a9e2:	4631      	mov	r1, r6
2000a9e4:	4602      	mov	r2, r0
2000a9e6:	f851 eb04 	ldr.w	lr, [r1], #4
2000a9ea:	f842 eb04 	str.w	lr, [r2], #4
2000a9ee:	6876      	ldr	r6, [r6, #4]
2000a9f0:	6046      	str	r6, [r0, #4]
2000a9f2:	6849      	ldr	r1, [r1, #4]
2000a9f4:	6051      	str	r1, [r2, #4]
2000a9f6:	eb0b 0204 	add.w	r2, fp, r4
2000a9fa:	ebc4 010c 	rsb	r1, r4, ip
2000a9fe:	f041 0101 	orr.w	r1, r1, #1
2000aa02:	609a      	str	r2, [r3, #8]
2000aa04:	6051      	str	r1, [r2, #4]
2000aa06:	4638      	mov	r0, r7
2000aa08:	f8db 1004 	ldr.w	r1, [fp, #4]
2000aa0c:	f001 0301 	and.w	r3, r1, #1
2000aa10:	431c      	orrs	r4, r3
2000aa12:	f8cb 4004 	str.w	r4, [fp, #4]
2000aa16:	f7fa f9f7 	bl	20004e08 <__malloc_unlock>
2000aa1a:	e6ea      	b.n	2000a7f2 <_realloc_r+0x162>
2000aa1c:	6855      	ldr	r5, [r2, #4]
2000aa1e:	4640      	mov	r0, r8
2000aa20:	f108 0808 	add.w	r8, r8, #8
2000aa24:	f025 0503 	bic.w	r5, r5, #3
2000aa28:	4455      	add	r5, sl
2000aa2a:	e6cf      	b.n	2000a7cc <_realloc_r+0x13c>
2000aa2c:	4631      	mov	r1, r6
2000aa2e:	4628      	mov	r0, r5
2000aa30:	9300      	str	r3, [sp, #0]
2000aa32:	f8cd c004 	str.w	ip, [sp, #4]
2000aa36:	f7ff f887 	bl	20009b48 <memmove>
2000aa3a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000aa3e:	9b00      	ldr	r3, [sp, #0]
2000aa40:	e7d9      	b.n	2000a9f6 <_realloc_r+0x366>
2000aa42:	bf00      	nop

2000aa44 <__isinfd>:
2000aa44:	4602      	mov	r2, r0
2000aa46:	4240      	negs	r0, r0
2000aa48:	ea40 0302 	orr.w	r3, r0, r2
2000aa4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000aa50:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000aa54:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000aa58:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000aa5c:	4258      	negs	r0, r3
2000aa5e:	ea40 0303 	orr.w	r3, r0, r3
2000aa62:	17d8      	asrs	r0, r3, #31
2000aa64:	3001      	adds	r0, #1
2000aa66:	4770      	bx	lr

2000aa68 <__isnand>:
2000aa68:	4602      	mov	r2, r0
2000aa6a:	4240      	negs	r0, r0
2000aa6c:	4310      	orrs	r0, r2
2000aa6e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000aa72:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000aa76:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000aa7a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000aa7e:	0fc0      	lsrs	r0, r0, #31
2000aa80:	4770      	bx	lr
2000aa82:	bf00      	nop

2000aa84 <__sclose>:
2000aa84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aa88:	f000 b9dc 	b.w	2000ae44 <_close_r>

2000aa8c <__sseek>:
2000aa8c:	b510      	push	{r4, lr}
2000aa8e:	460c      	mov	r4, r1
2000aa90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aa94:	f000 fa7a 	bl	2000af8c <_lseek_r>
2000aa98:	89a3      	ldrh	r3, [r4, #12]
2000aa9a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000aa9e:	bf15      	itete	ne
2000aaa0:	6560      	strne	r0, [r4, #84]	; 0x54
2000aaa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000aaa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000aaaa:	81a3      	strheq	r3, [r4, #12]
2000aaac:	bf18      	it	ne
2000aaae:	81a3      	strhne	r3, [r4, #12]
2000aab0:	bd10      	pop	{r4, pc}
2000aab2:	bf00      	nop

2000aab4 <__swrite>:
2000aab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000aab8:	461d      	mov	r5, r3
2000aaba:	898b      	ldrh	r3, [r1, #12]
2000aabc:	460c      	mov	r4, r1
2000aabe:	4616      	mov	r6, r2
2000aac0:	4607      	mov	r7, r0
2000aac2:	f413 7f80 	tst.w	r3, #256	; 0x100
2000aac6:	d006      	beq.n	2000aad6 <__swrite+0x22>
2000aac8:	2302      	movs	r3, #2
2000aaca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aace:	2200      	movs	r2, #0
2000aad0:	f000 fa5c 	bl	2000af8c <_lseek_r>
2000aad4:	89a3      	ldrh	r3, [r4, #12]
2000aad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000aada:	4638      	mov	r0, r7
2000aadc:	81a3      	strh	r3, [r4, #12]
2000aade:	4632      	mov	r2, r6
2000aae0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000aae4:	462b      	mov	r3, r5
2000aae6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000aaea:	f7f7 bbbb 	b.w	20002264 <_write_r>
2000aaee:	bf00      	nop

2000aaf0 <__sread>:
2000aaf0:	b510      	push	{r4, lr}
2000aaf2:	460c      	mov	r4, r1
2000aaf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aaf8:	f000 fa5e 	bl	2000afb8 <_read_r>
2000aafc:	2800      	cmp	r0, #0
2000aafe:	db03      	blt.n	2000ab08 <__sread+0x18>
2000ab00:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000ab02:	181b      	adds	r3, r3, r0
2000ab04:	6563      	str	r3, [r4, #84]	; 0x54
2000ab06:	bd10      	pop	{r4, pc}
2000ab08:	89a3      	ldrh	r3, [r4, #12]
2000ab0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000ab0e:	81a3      	strh	r3, [r4, #12]
2000ab10:	bd10      	pop	{r4, pc}
2000ab12:	bf00      	nop

2000ab14 <strcmp>:
2000ab14:	ea80 0201 	eor.w	r2, r0, r1
2000ab18:	f012 0f03 	tst.w	r2, #3
2000ab1c:	d13a      	bne.n	2000ab94 <strcmp_unaligned>
2000ab1e:	f010 0203 	ands.w	r2, r0, #3
2000ab22:	f020 0003 	bic.w	r0, r0, #3
2000ab26:	f021 0103 	bic.w	r1, r1, #3
2000ab2a:	f850 cb04 	ldr.w	ip, [r0], #4
2000ab2e:	bf08      	it	eq
2000ab30:	f851 3b04 	ldreq.w	r3, [r1], #4
2000ab34:	d00d      	beq.n	2000ab52 <strcmp+0x3e>
2000ab36:	f082 0203 	eor.w	r2, r2, #3
2000ab3a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000ab3e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000ab42:	fa23 f202 	lsr.w	r2, r3, r2
2000ab46:	f851 3b04 	ldr.w	r3, [r1], #4
2000ab4a:	ea4c 0c02 	orr.w	ip, ip, r2
2000ab4e:	ea43 0302 	orr.w	r3, r3, r2
2000ab52:	bf00      	nop
2000ab54:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000ab58:	459c      	cmp	ip, r3
2000ab5a:	bf01      	itttt	eq
2000ab5c:	ea22 020c 	biceq.w	r2, r2, ip
2000ab60:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000ab64:	f850 cb04 	ldreq.w	ip, [r0], #4
2000ab68:	f851 3b04 	ldreq.w	r3, [r1], #4
2000ab6c:	d0f2      	beq.n	2000ab54 <strcmp+0x40>
2000ab6e:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000ab72:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000ab76:	2801      	cmp	r0, #1
2000ab78:	bf28      	it	cs
2000ab7a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000ab7e:	bf08      	it	eq
2000ab80:	0a1b      	lsreq	r3, r3, #8
2000ab82:	d0f4      	beq.n	2000ab6e <strcmp+0x5a>
2000ab84:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000ab88:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000ab8c:	eba0 0003 	sub.w	r0, r0, r3
2000ab90:	4770      	bx	lr
2000ab92:	bf00      	nop

2000ab94 <strcmp_unaligned>:
2000ab94:	f010 0f03 	tst.w	r0, #3
2000ab98:	d00a      	beq.n	2000abb0 <strcmp_unaligned+0x1c>
2000ab9a:	f810 2b01 	ldrb.w	r2, [r0], #1
2000ab9e:	f811 3b01 	ldrb.w	r3, [r1], #1
2000aba2:	2a01      	cmp	r2, #1
2000aba4:	bf28      	it	cs
2000aba6:	429a      	cmpcs	r2, r3
2000aba8:	d0f4      	beq.n	2000ab94 <strcmp_unaligned>
2000abaa:	eba2 0003 	sub.w	r0, r2, r3
2000abae:	4770      	bx	lr
2000abb0:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000abb4:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000abb8:	f04f 0201 	mov.w	r2, #1
2000abbc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000abc0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000abc4:	f001 0c03 	and.w	ip, r1, #3
2000abc8:	f021 0103 	bic.w	r1, r1, #3
2000abcc:	f850 4b04 	ldr.w	r4, [r0], #4
2000abd0:	f851 5b04 	ldr.w	r5, [r1], #4
2000abd4:	f1bc 0f02 	cmp.w	ip, #2
2000abd8:	d026      	beq.n	2000ac28 <strcmp_unaligned+0x94>
2000abda:	d84b      	bhi.n	2000ac74 <strcmp_unaligned+0xe0>
2000abdc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000abe0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000abe4:	eba4 0302 	sub.w	r3, r4, r2
2000abe8:	ea23 0304 	bic.w	r3, r3, r4
2000abec:	d10d      	bne.n	2000ac0a <strcmp_unaligned+0x76>
2000abee:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000abf2:	bf08      	it	eq
2000abf4:	f851 5b04 	ldreq.w	r5, [r1], #4
2000abf8:	d10a      	bne.n	2000ac10 <strcmp_unaligned+0x7c>
2000abfa:	ea8c 0c04 	eor.w	ip, ip, r4
2000abfe:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000ac02:	d10c      	bne.n	2000ac1e <strcmp_unaligned+0x8a>
2000ac04:	f850 4b04 	ldr.w	r4, [r0], #4
2000ac08:	e7e8      	b.n	2000abdc <strcmp_unaligned+0x48>
2000ac0a:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000ac0e:	e05c      	b.n	2000acca <strcmp_unaligned+0x136>
2000ac10:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000ac14:	d152      	bne.n	2000acbc <strcmp_unaligned+0x128>
2000ac16:	780d      	ldrb	r5, [r1, #0]
2000ac18:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000ac1c:	e055      	b.n	2000acca <strcmp_unaligned+0x136>
2000ac1e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000ac22:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000ac26:	e050      	b.n	2000acca <strcmp_unaligned+0x136>
2000ac28:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000ac2c:	eba4 0302 	sub.w	r3, r4, r2
2000ac30:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000ac34:	ea23 0304 	bic.w	r3, r3, r4
2000ac38:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000ac3c:	d117      	bne.n	2000ac6e <strcmp_unaligned+0xda>
2000ac3e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000ac42:	bf08      	it	eq
2000ac44:	f851 5b04 	ldreq.w	r5, [r1], #4
2000ac48:	d107      	bne.n	2000ac5a <strcmp_unaligned+0xc6>
2000ac4a:	ea8c 0c04 	eor.w	ip, ip, r4
2000ac4e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000ac52:	d108      	bne.n	2000ac66 <strcmp_unaligned+0xd2>
2000ac54:	f850 4b04 	ldr.w	r4, [r0], #4
2000ac58:	e7e6      	b.n	2000ac28 <strcmp_unaligned+0x94>
2000ac5a:	041b      	lsls	r3, r3, #16
2000ac5c:	d12e      	bne.n	2000acbc <strcmp_unaligned+0x128>
2000ac5e:	880d      	ldrh	r5, [r1, #0]
2000ac60:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000ac64:	e031      	b.n	2000acca <strcmp_unaligned+0x136>
2000ac66:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000ac6a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000ac6e:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000ac72:	e02a      	b.n	2000acca <strcmp_unaligned+0x136>
2000ac74:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000ac78:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000ac7c:	eba4 0302 	sub.w	r3, r4, r2
2000ac80:	ea23 0304 	bic.w	r3, r3, r4
2000ac84:	d10d      	bne.n	2000aca2 <strcmp_unaligned+0x10e>
2000ac86:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000ac8a:	bf08      	it	eq
2000ac8c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000ac90:	d10a      	bne.n	2000aca8 <strcmp_unaligned+0x114>
2000ac92:	ea8c 0c04 	eor.w	ip, ip, r4
2000ac96:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000ac9a:	d10a      	bne.n	2000acb2 <strcmp_unaligned+0x11e>
2000ac9c:	f850 4b04 	ldr.w	r4, [r0], #4
2000aca0:	e7e8      	b.n	2000ac74 <strcmp_unaligned+0xe0>
2000aca2:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000aca6:	e010      	b.n	2000acca <strcmp_unaligned+0x136>
2000aca8:	f014 0fff 	tst.w	r4, #255	; 0xff
2000acac:	d006      	beq.n	2000acbc <strcmp_unaligned+0x128>
2000acae:	f851 5b04 	ldr.w	r5, [r1], #4
2000acb2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000acb6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000acba:	e006      	b.n	2000acca <strcmp_unaligned+0x136>
2000acbc:	f04f 0000 	mov.w	r0, #0
2000acc0:	f85d 4b04 	ldr.w	r4, [sp], #4
2000acc4:	f85d 5b04 	ldr.w	r5, [sp], #4
2000acc8:	4770      	bx	lr
2000acca:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000acce:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000acd2:	2801      	cmp	r0, #1
2000acd4:	bf28      	it	cs
2000acd6:	4290      	cmpcs	r0, r2
2000acd8:	bf04      	itt	eq
2000acda:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000acde:	0a2d      	lsreq	r5, r5, #8
2000ace0:	d0f3      	beq.n	2000acca <strcmp_unaligned+0x136>
2000ace2:	eba2 0000 	sub.w	r0, r2, r0
2000ace6:	f85d 4b04 	ldr.w	r4, [sp], #4
2000acea:	f85d 5b04 	ldr.w	r5, [sp], #4
2000acee:	4770      	bx	lr

2000acf0 <__swbuf_r>:
2000acf0:	b570      	push	{r4, r5, r6, lr}
2000acf2:	460c      	mov	r4, r1
2000acf4:	4615      	mov	r5, r2
2000acf6:	4606      	mov	r6, r0
2000acf8:	b110      	cbz	r0, 2000ad00 <__swbuf_r+0x10>
2000acfa:	6983      	ldr	r3, [r0, #24]
2000acfc:	2b00      	cmp	r3, #0
2000acfe:	d04c      	beq.n	2000ad9a <__swbuf_r+0xaa>
2000ad00:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
2000ad04:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ad08:	429d      	cmp	r5, r3
2000ad0a:	bf08      	it	eq
2000ad0c:	6875      	ldreq	r5, [r6, #4]
2000ad0e:	d00e      	beq.n	2000ad2e <__swbuf_r+0x3e>
2000ad10:	f24c 1308 	movw	r3, #49416	; 0xc108
2000ad14:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ad18:	429d      	cmp	r5, r3
2000ad1a:	bf08      	it	eq
2000ad1c:	68b5      	ldreq	r5, [r6, #8]
2000ad1e:	d006      	beq.n	2000ad2e <__swbuf_r+0x3e>
2000ad20:	f24c 1328 	movw	r3, #49448	; 0xc128
2000ad24:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ad28:	429d      	cmp	r5, r3
2000ad2a:	bf08      	it	eq
2000ad2c:	68f5      	ldreq	r5, [r6, #12]
2000ad2e:	89aa      	ldrh	r2, [r5, #12]
2000ad30:	69a9      	ldr	r1, [r5, #24]
2000ad32:	b293      	uxth	r3, r2
2000ad34:	f013 0f08 	tst.w	r3, #8
2000ad38:	60a9      	str	r1, [r5, #8]
2000ad3a:	d025      	beq.n	2000ad88 <__swbuf_r+0x98>
2000ad3c:	6929      	ldr	r1, [r5, #16]
2000ad3e:	b319      	cbz	r1, 2000ad88 <__swbuf_r+0x98>
2000ad40:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000ad44:	6968      	ldr	r0, [r5, #20]
2000ad46:	bf01      	itttt	eq
2000ad48:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
2000ad4c:	81aa      	strheq	r2, [r5, #12]
2000ad4e:	6e6b      	ldreq	r3, [r5, #100]	; 0x64
2000ad50:	f423 5300 	biceq.w	r3, r3, #8192	; 0x2000
2000ad54:	bf08      	it	eq
2000ad56:	666b      	streq	r3, [r5, #100]	; 0x64
2000ad58:	682b      	ldr	r3, [r5, #0]
2000ad5a:	1a5a      	subs	r2, r3, r1
2000ad5c:	4282      	cmp	r2, r0
2000ad5e:	da28      	bge.n	2000adb2 <__swbuf_r+0xc2>
2000ad60:	3201      	adds	r2, #1
2000ad62:	68a9      	ldr	r1, [r5, #8]
2000ad64:	b2e4      	uxtb	r4, r4
2000ad66:	3901      	subs	r1, #1
2000ad68:	60a9      	str	r1, [r5, #8]
2000ad6a:	f803 4b01 	strb.w	r4, [r3], #1
2000ad6e:	6969      	ldr	r1, [r5, #20]
2000ad70:	602b      	str	r3, [r5, #0]
2000ad72:	4291      	cmp	r1, r2
2000ad74:	d014      	beq.n	2000ada0 <__swbuf_r+0xb0>
2000ad76:	89ab      	ldrh	r3, [r5, #12]
2000ad78:	2c0a      	cmp	r4, #10
2000ad7a:	bf14      	ite	ne
2000ad7c:	2300      	movne	r3, #0
2000ad7e:	f003 0301 	andeq.w	r3, r3, #1
2000ad82:	b96b      	cbnz	r3, 2000ada0 <__swbuf_r+0xb0>
2000ad84:	4620      	mov	r0, r4
2000ad86:	bd70      	pop	{r4, r5, r6, pc}
2000ad88:	4630      	mov	r0, r6
2000ad8a:	4629      	mov	r1, r5
2000ad8c:	f7fd f8dc 	bl	20007f48 <__swsetup_r>
2000ad90:	b9c0      	cbnz	r0, 2000adc4 <__swbuf_r+0xd4>
2000ad92:	89aa      	ldrh	r2, [r5, #12]
2000ad94:	6929      	ldr	r1, [r5, #16]
2000ad96:	b293      	uxth	r3, r2
2000ad98:	e7d2      	b.n	2000ad40 <__swbuf_r+0x50>
2000ad9a:	f7fe faa5 	bl	200092e8 <__sinit>
2000ad9e:	e7af      	b.n	2000ad00 <__swbuf_r+0x10>
2000ada0:	4630      	mov	r0, r6
2000ada2:	4629      	mov	r1, r5
2000ada4:	f7fe f930 	bl	20009008 <_fflush_r>
2000ada8:	2800      	cmp	r0, #0
2000adaa:	d0eb      	beq.n	2000ad84 <__swbuf_r+0x94>
2000adac:	f04f 34ff 	mov.w	r4, #4294967295
2000adb0:	e7e8      	b.n	2000ad84 <__swbuf_r+0x94>
2000adb2:	4630      	mov	r0, r6
2000adb4:	4629      	mov	r1, r5
2000adb6:	f7fe f927 	bl	20009008 <_fflush_r>
2000adba:	2800      	cmp	r0, #0
2000adbc:	d1f6      	bne.n	2000adac <__swbuf_r+0xbc>
2000adbe:	682b      	ldr	r3, [r5, #0]
2000adc0:	2201      	movs	r2, #1
2000adc2:	e7ce      	b.n	2000ad62 <__swbuf_r+0x72>
2000adc4:	89ab      	ldrh	r3, [r5, #12]
2000adc6:	2209      	movs	r2, #9
2000adc8:	f04f 34ff 	mov.w	r4, #4294967295
2000adcc:	6032      	str	r2, [r6, #0]
2000adce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000add2:	81ab      	strh	r3, [r5, #12]
2000add4:	e7d6      	b.n	2000ad84 <__swbuf_r+0x94>
2000add6:	bf00      	nop

2000add8 <__swbuf>:
2000add8:	f24c 330c 	movw	r3, #49932	; 0xc30c
2000addc:	460a      	mov	r2, r1
2000adde:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ade2:	4601      	mov	r1, r0
2000ade4:	6818      	ldr	r0, [r3, #0]
2000ade6:	e783      	b.n	2000acf0 <__swbuf_r>

2000ade8 <_calloc_r>:
2000ade8:	b538      	push	{r3, r4, r5, lr}
2000adea:	fb01 f102 	mul.w	r1, r1, r2
2000adee:	f7f9 fc05 	bl	200045fc <_malloc_r>
2000adf2:	4604      	mov	r4, r0
2000adf4:	b1f8      	cbz	r0, 2000ae36 <_calloc_r+0x4e>
2000adf6:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000adfa:	f022 0203 	bic.w	r2, r2, #3
2000adfe:	3a04      	subs	r2, #4
2000ae00:	2a24      	cmp	r2, #36	; 0x24
2000ae02:	d81a      	bhi.n	2000ae3a <_calloc_r+0x52>
2000ae04:	2a13      	cmp	r2, #19
2000ae06:	4603      	mov	r3, r0
2000ae08:	d90f      	bls.n	2000ae2a <_calloc_r+0x42>
2000ae0a:	2100      	movs	r1, #0
2000ae0c:	f840 1b04 	str.w	r1, [r0], #4
2000ae10:	1d03      	adds	r3, r0, #4
2000ae12:	2a1b      	cmp	r2, #27
2000ae14:	6061      	str	r1, [r4, #4]
2000ae16:	d908      	bls.n	2000ae2a <_calloc_r+0x42>
2000ae18:	1d1d      	adds	r5, r3, #4
2000ae1a:	6041      	str	r1, [r0, #4]
2000ae1c:	6059      	str	r1, [r3, #4]
2000ae1e:	1d2b      	adds	r3, r5, #4
2000ae20:	2a24      	cmp	r2, #36	; 0x24
2000ae22:	bf02      	ittt	eq
2000ae24:	6069      	streq	r1, [r5, #4]
2000ae26:	6059      	streq	r1, [r3, #4]
2000ae28:	3308      	addeq	r3, #8
2000ae2a:	461a      	mov	r2, r3
2000ae2c:	2100      	movs	r1, #0
2000ae2e:	f842 1b04 	str.w	r1, [r2], #4
2000ae32:	6059      	str	r1, [r3, #4]
2000ae34:	6051      	str	r1, [r2, #4]
2000ae36:	4620      	mov	r0, r4
2000ae38:	bd38      	pop	{r3, r4, r5, pc}
2000ae3a:	2100      	movs	r1, #0
2000ae3c:	f7f9 ff78 	bl	20004d30 <memset>
2000ae40:	4620      	mov	r0, r4
2000ae42:	bd38      	pop	{r3, r4, r5, pc}

2000ae44 <_close_r>:
2000ae44:	b538      	push	{r3, r4, r5, lr}
2000ae46:	f64c 241c 	movw	r4, #51740	; 0xca1c
2000ae4a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ae4e:	4605      	mov	r5, r0
2000ae50:	4608      	mov	r0, r1
2000ae52:	2300      	movs	r3, #0
2000ae54:	6023      	str	r3, [r4, #0]
2000ae56:	f7f7 f9b9 	bl	200021cc <_close>
2000ae5a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ae5e:	d000      	beq.n	2000ae62 <_close_r+0x1e>
2000ae60:	bd38      	pop	{r3, r4, r5, pc}
2000ae62:	6823      	ldr	r3, [r4, #0]
2000ae64:	2b00      	cmp	r3, #0
2000ae66:	d0fb      	beq.n	2000ae60 <_close_r+0x1c>
2000ae68:	602b      	str	r3, [r5, #0]
2000ae6a:	bd38      	pop	{r3, r4, r5, pc}

2000ae6c <_fclose_r>:
2000ae6c:	b570      	push	{r4, r5, r6, lr}
2000ae6e:	4605      	mov	r5, r0
2000ae70:	460c      	mov	r4, r1
2000ae72:	2900      	cmp	r1, #0
2000ae74:	d04b      	beq.n	2000af0e <_fclose_r+0xa2>
2000ae76:	f7fe f983 	bl	20009180 <__sfp_lock_acquire>
2000ae7a:	b115      	cbz	r5, 2000ae82 <_fclose_r+0x16>
2000ae7c:	69ab      	ldr	r3, [r5, #24]
2000ae7e:	2b00      	cmp	r3, #0
2000ae80:	d048      	beq.n	2000af14 <_fclose_r+0xa8>
2000ae82:	f24c 03e8 	movw	r3, #49384	; 0xc0e8
2000ae86:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ae8a:	429c      	cmp	r4, r3
2000ae8c:	bf08      	it	eq
2000ae8e:	686c      	ldreq	r4, [r5, #4]
2000ae90:	d00e      	beq.n	2000aeb0 <_fclose_r+0x44>
2000ae92:	f24c 1308 	movw	r3, #49416	; 0xc108
2000ae96:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ae9a:	429c      	cmp	r4, r3
2000ae9c:	bf08      	it	eq
2000ae9e:	68ac      	ldreq	r4, [r5, #8]
2000aea0:	d006      	beq.n	2000aeb0 <_fclose_r+0x44>
2000aea2:	f24c 1328 	movw	r3, #49448	; 0xc128
2000aea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aeaa:	429c      	cmp	r4, r3
2000aeac:	bf08      	it	eq
2000aeae:	68ec      	ldreq	r4, [r5, #12]
2000aeb0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000aeb4:	b33e      	cbz	r6, 2000af06 <_fclose_r+0x9a>
2000aeb6:	4628      	mov	r0, r5
2000aeb8:	4621      	mov	r1, r4
2000aeba:	f7fe f8a5 	bl	20009008 <_fflush_r>
2000aebe:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000aec0:	4606      	mov	r6, r0
2000aec2:	b13b      	cbz	r3, 2000aed4 <_fclose_r+0x68>
2000aec4:	4628      	mov	r0, r5
2000aec6:	6a21      	ldr	r1, [r4, #32]
2000aec8:	4798      	blx	r3
2000aeca:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000aece:	bf28      	it	cs
2000aed0:	f04f 36ff 	movcs.w	r6, #4294967295
2000aed4:	89a3      	ldrh	r3, [r4, #12]
2000aed6:	f013 0f80 	tst.w	r3, #128	; 0x80
2000aeda:	d11f      	bne.n	2000af1c <_fclose_r+0xb0>
2000aedc:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000aede:	b141      	cbz	r1, 2000aef2 <_fclose_r+0x86>
2000aee0:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000aee4:	4299      	cmp	r1, r3
2000aee6:	d002      	beq.n	2000aeee <_fclose_r+0x82>
2000aee8:	4628      	mov	r0, r5
2000aeea:	f7fe fa81 	bl	200093f0 <_free_r>
2000aeee:	2300      	movs	r3, #0
2000aef0:	6363      	str	r3, [r4, #52]	; 0x34
2000aef2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000aef4:	b121      	cbz	r1, 2000af00 <_fclose_r+0x94>
2000aef6:	4628      	mov	r0, r5
2000aef8:	f7fe fa7a 	bl	200093f0 <_free_r>
2000aefc:	2300      	movs	r3, #0
2000aefe:	64a3      	str	r3, [r4, #72]	; 0x48
2000af00:	f04f 0300 	mov.w	r3, #0
2000af04:	81a3      	strh	r3, [r4, #12]
2000af06:	f7fe f93d 	bl	20009184 <__sfp_lock_release>
2000af0a:	4630      	mov	r0, r6
2000af0c:	bd70      	pop	{r4, r5, r6, pc}
2000af0e:	460e      	mov	r6, r1
2000af10:	4630      	mov	r0, r6
2000af12:	bd70      	pop	{r4, r5, r6, pc}
2000af14:	4628      	mov	r0, r5
2000af16:	f7fe f9e7 	bl	200092e8 <__sinit>
2000af1a:	e7b2      	b.n	2000ae82 <_fclose_r+0x16>
2000af1c:	4628      	mov	r0, r5
2000af1e:	6921      	ldr	r1, [r4, #16]
2000af20:	f7fe fa66 	bl	200093f0 <_free_r>
2000af24:	e7da      	b.n	2000aedc <_fclose_r+0x70>
2000af26:	bf00      	nop

2000af28 <fclose>:
2000af28:	f24c 330c 	movw	r3, #49932	; 0xc30c
2000af2c:	4601      	mov	r1, r0
2000af2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000af32:	6818      	ldr	r0, [r3, #0]
2000af34:	e79a      	b.n	2000ae6c <_fclose_r>
2000af36:	bf00      	nop

2000af38 <_fstat_r>:
2000af38:	b538      	push	{r3, r4, r5, lr}
2000af3a:	f64c 241c 	movw	r4, #51740	; 0xca1c
2000af3e:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000af42:	4605      	mov	r5, r0
2000af44:	4608      	mov	r0, r1
2000af46:	4611      	mov	r1, r2
2000af48:	2300      	movs	r3, #0
2000af4a:	6023      	str	r3, [r4, #0]
2000af4c:	f7f7 f950 	bl	200021f0 <_fstat>
2000af50:	f1b0 3fff 	cmp.w	r0, #4294967295
2000af54:	d000      	beq.n	2000af58 <_fstat_r+0x20>
2000af56:	bd38      	pop	{r3, r4, r5, pc}
2000af58:	6823      	ldr	r3, [r4, #0]
2000af5a:	2b00      	cmp	r3, #0
2000af5c:	d0fb      	beq.n	2000af56 <_fstat_r+0x1e>
2000af5e:	602b      	str	r3, [r5, #0]
2000af60:	bd38      	pop	{r3, r4, r5, pc}
2000af62:	bf00      	nop

2000af64 <_isatty_r>:
2000af64:	b538      	push	{r3, r4, r5, lr}
2000af66:	f64c 241c 	movw	r4, #51740	; 0xca1c
2000af6a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000af6e:	4605      	mov	r5, r0
2000af70:	4608      	mov	r0, r1
2000af72:	2300      	movs	r3, #0
2000af74:	6023      	str	r3, [r4, #0]
2000af76:	f7f7 f94d 	bl	20002214 <_isatty>
2000af7a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000af7e:	d000      	beq.n	2000af82 <_isatty_r+0x1e>
2000af80:	bd38      	pop	{r3, r4, r5, pc}
2000af82:	6823      	ldr	r3, [r4, #0]
2000af84:	2b00      	cmp	r3, #0
2000af86:	d0fb      	beq.n	2000af80 <_isatty_r+0x1c>
2000af88:	602b      	str	r3, [r5, #0]
2000af8a:	bd38      	pop	{r3, r4, r5, pc}

2000af8c <_lseek_r>:
2000af8c:	b538      	push	{r3, r4, r5, lr}
2000af8e:	f64c 241c 	movw	r4, #51740	; 0xca1c
2000af92:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000af96:	4605      	mov	r5, r0
2000af98:	4608      	mov	r0, r1
2000af9a:	4611      	mov	r1, r2
2000af9c:	461a      	mov	r2, r3
2000af9e:	2300      	movs	r3, #0
2000afa0:	6023      	str	r3, [r4, #0]
2000afa2:	f7f7 f943 	bl	2000222c <_lseek>
2000afa6:	f1b0 3fff 	cmp.w	r0, #4294967295
2000afaa:	d000      	beq.n	2000afae <_lseek_r+0x22>
2000afac:	bd38      	pop	{r3, r4, r5, pc}
2000afae:	6823      	ldr	r3, [r4, #0]
2000afb0:	2b00      	cmp	r3, #0
2000afb2:	d0fb      	beq.n	2000afac <_lseek_r+0x20>
2000afb4:	602b      	str	r3, [r5, #0]
2000afb6:	bd38      	pop	{r3, r4, r5, pc}

2000afb8 <_read_r>:
2000afb8:	b538      	push	{r3, r4, r5, lr}
2000afba:	f64c 241c 	movw	r4, #51740	; 0xca1c
2000afbe:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000afc2:	4605      	mov	r5, r0
2000afc4:	4608      	mov	r0, r1
2000afc6:	4611      	mov	r1, r2
2000afc8:	461a      	mov	r2, r3
2000afca:	2300      	movs	r3, #0
2000afcc:	6023      	str	r3, [r4, #0]
2000afce:	f7f7 f93b 	bl	20002248 <_read>
2000afd2:	f1b0 3fff 	cmp.w	r0, #4294967295
2000afd6:	d000      	beq.n	2000afda <_read_r+0x22>
2000afd8:	bd38      	pop	{r3, r4, r5, pc}
2000afda:	6823      	ldr	r3, [r4, #0]
2000afdc:	2b00      	cmp	r3, #0
2000afde:	d0fb      	beq.n	2000afd8 <_read_r+0x20>
2000afe0:	602b      	str	r3, [r5, #0]
2000afe2:	bd38      	pop	{r3, r4, r5, pc}
2000afe4:	0000      	lsls	r0, r0, #0
	...

2000afe8 <__aeabi_uidiv>:
2000afe8:	1e4a      	subs	r2, r1, #1
2000afea:	bf08      	it	eq
2000afec:	4770      	bxeq	lr
2000afee:	f0c0 8124 	bcc.w	2000b23a <__aeabi_uidiv+0x252>
2000aff2:	4288      	cmp	r0, r1
2000aff4:	f240 8116 	bls.w	2000b224 <__aeabi_uidiv+0x23c>
2000aff8:	4211      	tst	r1, r2
2000affa:	f000 8117 	beq.w	2000b22c <__aeabi_uidiv+0x244>
2000affe:	fab0 f380 	clz	r3, r0
2000b002:	fab1 f281 	clz	r2, r1
2000b006:	eba2 0303 	sub.w	r3, r2, r3
2000b00a:	f1c3 031f 	rsb	r3, r3, #31
2000b00e:	a204      	add	r2, pc, #16	; (adr r2, 2000b020 <__aeabi_uidiv+0x38>)
2000b010:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000b014:	f04f 0200 	mov.w	r2, #0
2000b018:	469f      	mov	pc, r3
2000b01a:	bf00      	nop
2000b01c:	f3af 8000 	nop.w
2000b020:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000b024:	bf00      	nop
2000b026:	eb42 0202 	adc.w	r2, r2, r2
2000b02a:	bf28      	it	cs
2000b02c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000b030:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000b034:	bf00      	nop
2000b036:	eb42 0202 	adc.w	r2, r2, r2
2000b03a:	bf28      	it	cs
2000b03c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000b040:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000b044:	bf00      	nop
2000b046:	eb42 0202 	adc.w	r2, r2, r2
2000b04a:	bf28      	it	cs
2000b04c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000b050:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000b054:	bf00      	nop
2000b056:	eb42 0202 	adc.w	r2, r2, r2
2000b05a:	bf28      	it	cs
2000b05c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000b060:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000b064:	bf00      	nop
2000b066:	eb42 0202 	adc.w	r2, r2, r2
2000b06a:	bf28      	it	cs
2000b06c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000b070:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000b074:	bf00      	nop
2000b076:	eb42 0202 	adc.w	r2, r2, r2
2000b07a:	bf28      	it	cs
2000b07c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000b080:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000b084:	bf00      	nop
2000b086:	eb42 0202 	adc.w	r2, r2, r2
2000b08a:	bf28      	it	cs
2000b08c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000b090:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000b094:	bf00      	nop
2000b096:	eb42 0202 	adc.w	r2, r2, r2
2000b09a:	bf28      	it	cs
2000b09c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000b0a0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000b0a4:	bf00      	nop
2000b0a6:	eb42 0202 	adc.w	r2, r2, r2
2000b0aa:	bf28      	it	cs
2000b0ac:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000b0b0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000b0b4:	bf00      	nop
2000b0b6:	eb42 0202 	adc.w	r2, r2, r2
2000b0ba:	bf28      	it	cs
2000b0bc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000b0c0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000b0c4:	bf00      	nop
2000b0c6:	eb42 0202 	adc.w	r2, r2, r2
2000b0ca:	bf28      	it	cs
2000b0cc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000b0d0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000b0d4:	bf00      	nop
2000b0d6:	eb42 0202 	adc.w	r2, r2, r2
2000b0da:	bf28      	it	cs
2000b0dc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000b0e0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000b0e4:	bf00      	nop
2000b0e6:	eb42 0202 	adc.w	r2, r2, r2
2000b0ea:	bf28      	it	cs
2000b0ec:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000b0f0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000b0f4:	bf00      	nop
2000b0f6:	eb42 0202 	adc.w	r2, r2, r2
2000b0fa:	bf28      	it	cs
2000b0fc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000b100:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000b104:	bf00      	nop
2000b106:	eb42 0202 	adc.w	r2, r2, r2
2000b10a:	bf28      	it	cs
2000b10c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000b110:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000b114:	bf00      	nop
2000b116:	eb42 0202 	adc.w	r2, r2, r2
2000b11a:	bf28      	it	cs
2000b11c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000b120:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000b124:	bf00      	nop
2000b126:	eb42 0202 	adc.w	r2, r2, r2
2000b12a:	bf28      	it	cs
2000b12c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000b130:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000b134:	bf00      	nop
2000b136:	eb42 0202 	adc.w	r2, r2, r2
2000b13a:	bf28      	it	cs
2000b13c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000b140:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000b144:	bf00      	nop
2000b146:	eb42 0202 	adc.w	r2, r2, r2
2000b14a:	bf28      	it	cs
2000b14c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000b150:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000b154:	bf00      	nop
2000b156:	eb42 0202 	adc.w	r2, r2, r2
2000b15a:	bf28      	it	cs
2000b15c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000b160:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000b164:	bf00      	nop
2000b166:	eb42 0202 	adc.w	r2, r2, r2
2000b16a:	bf28      	it	cs
2000b16c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000b170:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000b174:	bf00      	nop
2000b176:	eb42 0202 	adc.w	r2, r2, r2
2000b17a:	bf28      	it	cs
2000b17c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000b180:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000b184:	bf00      	nop
2000b186:	eb42 0202 	adc.w	r2, r2, r2
2000b18a:	bf28      	it	cs
2000b18c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000b190:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000b194:	bf00      	nop
2000b196:	eb42 0202 	adc.w	r2, r2, r2
2000b19a:	bf28      	it	cs
2000b19c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000b1a0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000b1a4:	bf00      	nop
2000b1a6:	eb42 0202 	adc.w	r2, r2, r2
2000b1aa:	bf28      	it	cs
2000b1ac:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000b1b0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000b1b4:	bf00      	nop
2000b1b6:	eb42 0202 	adc.w	r2, r2, r2
2000b1ba:	bf28      	it	cs
2000b1bc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000b1c0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000b1c4:	bf00      	nop
2000b1c6:	eb42 0202 	adc.w	r2, r2, r2
2000b1ca:	bf28      	it	cs
2000b1cc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000b1d0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000b1d4:	bf00      	nop
2000b1d6:	eb42 0202 	adc.w	r2, r2, r2
2000b1da:	bf28      	it	cs
2000b1dc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000b1e0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000b1e4:	bf00      	nop
2000b1e6:	eb42 0202 	adc.w	r2, r2, r2
2000b1ea:	bf28      	it	cs
2000b1ec:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000b1f0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000b1f4:	bf00      	nop
2000b1f6:	eb42 0202 	adc.w	r2, r2, r2
2000b1fa:	bf28      	it	cs
2000b1fc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000b200:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000b204:	bf00      	nop
2000b206:	eb42 0202 	adc.w	r2, r2, r2
2000b20a:	bf28      	it	cs
2000b20c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000b210:	ebb0 0f01 	cmp.w	r0, r1
2000b214:	bf00      	nop
2000b216:	eb42 0202 	adc.w	r2, r2, r2
2000b21a:	bf28      	it	cs
2000b21c:	eba0 0001 	subcs.w	r0, r0, r1
2000b220:	4610      	mov	r0, r2
2000b222:	4770      	bx	lr
2000b224:	bf0c      	ite	eq
2000b226:	2001      	moveq	r0, #1
2000b228:	2000      	movne	r0, #0
2000b22a:	4770      	bx	lr
2000b22c:	fab1 f281 	clz	r2, r1
2000b230:	f1c2 021f 	rsb	r2, r2, #31
2000b234:	fa20 f002 	lsr.w	r0, r0, r2
2000b238:	4770      	bx	lr
2000b23a:	b108      	cbz	r0, 2000b240 <__aeabi_uidiv+0x258>
2000b23c:	f04f 30ff 	mov.w	r0, #4294967295
2000b240:	f000 b80e 	b.w	2000b260 <__aeabi_idiv0>

2000b244 <__aeabi_uidivmod>:
2000b244:	2900      	cmp	r1, #0
2000b246:	d0f8      	beq.n	2000b23a <__aeabi_uidiv+0x252>
2000b248:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000b24c:	f7ff fecc 	bl	2000afe8 <__aeabi_uidiv>
2000b250:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000b254:	fb02 f300 	mul.w	r3, r2, r0
2000b258:	eba1 0103 	sub.w	r1, r1, r3
2000b25c:	4770      	bx	lr
2000b25e:	bf00      	nop

2000b260 <__aeabi_idiv0>:
2000b260:	4770      	bx	lr
2000b262:	bf00      	nop

2000b264 <__gedf2>:
2000b264:	f04f 3cff 	mov.w	ip, #4294967295
2000b268:	e006      	b.n	2000b278 <__cmpdf2+0x4>
2000b26a:	bf00      	nop

2000b26c <__ledf2>:
2000b26c:	f04f 0c01 	mov.w	ip, #1
2000b270:	e002      	b.n	2000b278 <__cmpdf2+0x4>
2000b272:	bf00      	nop

2000b274 <__cmpdf2>:
2000b274:	f04f 0c01 	mov.w	ip, #1
2000b278:	f84d cd04 	str.w	ip, [sp, #-4]!
2000b27c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b284:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b288:	bf18      	it	ne
2000b28a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000b28e:	d01b      	beq.n	2000b2c8 <__cmpdf2+0x54>
2000b290:	b001      	add	sp, #4
2000b292:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000b296:	bf0c      	ite	eq
2000b298:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000b29c:	ea91 0f03 	teqne	r1, r3
2000b2a0:	bf02      	ittt	eq
2000b2a2:	ea90 0f02 	teqeq	r0, r2
2000b2a6:	2000      	moveq	r0, #0
2000b2a8:	4770      	bxeq	lr
2000b2aa:	f110 0f00 	cmn.w	r0, #0
2000b2ae:	ea91 0f03 	teq	r1, r3
2000b2b2:	bf58      	it	pl
2000b2b4:	4299      	cmppl	r1, r3
2000b2b6:	bf08      	it	eq
2000b2b8:	4290      	cmpeq	r0, r2
2000b2ba:	bf2c      	ite	cs
2000b2bc:	17d8      	asrcs	r0, r3, #31
2000b2be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000b2c2:	f040 0001 	orr.w	r0, r0, #1
2000b2c6:	4770      	bx	lr
2000b2c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b2cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b2d0:	d102      	bne.n	2000b2d8 <__cmpdf2+0x64>
2000b2d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000b2d6:	d107      	bne.n	2000b2e8 <__cmpdf2+0x74>
2000b2d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b2dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b2e0:	d1d6      	bne.n	2000b290 <__cmpdf2+0x1c>
2000b2e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000b2e6:	d0d3      	beq.n	2000b290 <__cmpdf2+0x1c>
2000b2e8:	f85d 0b04 	ldr.w	r0, [sp], #4
2000b2ec:	4770      	bx	lr
2000b2ee:	bf00      	nop

2000b2f0 <__aeabi_cdrcmple>:
2000b2f0:	4684      	mov	ip, r0
2000b2f2:	4610      	mov	r0, r2
2000b2f4:	4662      	mov	r2, ip
2000b2f6:	468c      	mov	ip, r1
2000b2f8:	4619      	mov	r1, r3
2000b2fa:	4663      	mov	r3, ip
2000b2fc:	e000      	b.n	2000b300 <__aeabi_cdcmpeq>
2000b2fe:	bf00      	nop

2000b300 <__aeabi_cdcmpeq>:
2000b300:	b501      	push	{r0, lr}
2000b302:	f7ff ffb7 	bl	2000b274 <__cmpdf2>
2000b306:	2800      	cmp	r0, #0
2000b308:	bf48      	it	mi
2000b30a:	f110 0f00 	cmnmi.w	r0, #0
2000b30e:	bd01      	pop	{r0, pc}

2000b310 <__aeabi_dcmpeq>:
2000b310:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b314:	f7ff fff4 	bl	2000b300 <__aeabi_cdcmpeq>
2000b318:	bf0c      	ite	eq
2000b31a:	2001      	moveq	r0, #1
2000b31c:	2000      	movne	r0, #0
2000b31e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b322:	bf00      	nop

2000b324 <__aeabi_dcmplt>:
2000b324:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b328:	f7ff ffea 	bl	2000b300 <__aeabi_cdcmpeq>
2000b32c:	bf34      	ite	cc
2000b32e:	2001      	movcc	r0, #1
2000b330:	2000      	movcs	r0, #0
2000b332:	f85d fb08 	ldr.w	pc, [sp], #8
2000b336:	bf00      	nop

2000b338 <__aeabi_dcmple>:
2000b338:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b33c:	f7ff ffe0 	bl	2000b300 <__aeabi_cdcmpeq>
2000b340:	bf94      	ite	ls
2000b342:	2001      	movls	r0, #1
2000b344:	2000      	movhi	r0, #0
2000b346:	f85d fb08 	ldr.w	pc, [sp], #8
2000b34a:	bf00      	nop

2000b34c <__aeabi_dcmpge>:
2000b34c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b350:	f7ff ffce 	bl	2000b2f0 <__aeabi_cdrcmple>
2000b354:	bf94      	ite	ls
2000b356:	2001      	movls	r0, #1
2000b358:	2000      	movhi	r0, #0
2000b35a:	f85d fb08 	ldr.w	pc, [sp], #8
2000b35e:	bf00      	nop

2000b360 <__aeabi_dcmpgt>:
2000b360:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b364:	f7ff ffc4 	bl	2000b2f0 <__aeabi_cdrcmple>
2000b368:	bf34      	ite	cc
2000b36a:	2001      	movcc	r0, #1
2000b36c:	2000      	movcs	r0, #0
2000b36e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b372:	bf00      	nop

2000b374 <__aeabi_d2iz>:
2000b374:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b378:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b37c:	d215      	bcs.n	2000b3aa <__aeabi_d2iz+0x36>
2000b37e:	d511      	bpl.n	2000b3a4 <__aeabi_d2iz+0x30>
2000b380:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b384:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b388:	d912      	bls.n	2000b3b0 <__aeabi_d2iz+0x3c>
2000b38a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b38e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b392:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b396:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b39a:	fa23 f002 	lsr.w	r0, r3, r2
2000b39e:	bf18      	it	ne
2000b3a0:	4240      	negne	r0, r0
2000b3a2:	4770      	bx	lr
2000b3a4:	f04f 0000 	mov.w	r0, #0
2000b3a8:	4770      	bx	lr
2000b3aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b3ae:	d105      	bne.n	2000b3bc <__aeabi_d2iz+0x48>
2000b3b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b3b4:	bf08      	it	eq
2000b3b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b3ba:	4770      	bx	lr
2000b3bc:	f04f 0000 	mov.w	r0, #0
2000b3c0:	4770      	bx	lr
2000b3c2:	bf00      	nop

2000b3c4 <__aeabi_uldivmod>:
2000b3c4:	b94b      	cbnz	r3, 2000b3da <__aeabi_uldivmod+0x16>
2000b3c6:	b942      	cbnz	r2, 2000b3da <__aeabi_uldivmod+0x16>
2000b3c8:	2900      	cmp	r1, #0
2000b3ca:	bf08      	it	eq
2000b3cc:	2800      	cmpeq	r0, #0
2000b3ce:	d002      	beq.n	2000b3d6 <__aeabi_uldivmod+0x12>
2000b3d0:	f04f 31ff 	mov.w	r1, #4294967295
2000b3d4:	4608      	mov	r0, r1
2000b3d6:	f7ff bf43 	b.w	2000b260 <__aeabi_idiv0>
2000b3da:	b082      	sub	sp, #8
2000b3dc:	46ec      	mov	ip, sp
2000b3de:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b3e2:	f000 f805 	bl	2000b3f0 <__gnu_uldivmod_helper>
2000b3e6:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b3ea:	b002      	add	sp, #8
2000b3ec:	bc0c      	pop	{r2, r3}
2000b3ee:	4770      	bx	lr

2000b3f0 <__gnu_uldivmod_helper>:
2000b3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b3f2:	4614      	mov	r4, r2
2000b3f4:	461d      	mov	r5, r3
2000b3f6:	4606      	mov	r6, r0
2000b3f8:	460f      	mov	r7, r1
2000b3fa:	f000 f9d7 	bl	2000b7ac <__udivdi3>
2000b3fe:	fb00 f505 	mul.w	r5, r0, r5
2000b402:	fba0 2304 	umull	r2, r3, r0, r4
2000b406:	fb04 5401 	mla	r4, r4, r1, r5
2000b40a:	18e3      	adds	r3, r4, r3
2000b40c:	1ab6      	subs	r6, r6, r2
2000b40e:	eb67 0703 	sbc.w	r7, r7, r3
2000b412:	9b06      	ldr	r3, [sp, #24]
2000b414:	e9c3 6700 	strd	r6, r7, [r3]
2000b418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b41a:	bf00      	nop

2000b41c <__gnu_ldivmod_helper>:
2000b41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b41e:	4614      	mov	r4, r2
2000b420:	461d      	mov	r5, r3
2000b422:	4606      	mov	r6, r0
2000b424:	460f      	mov	r7, r1
2000b426:	f000 f80f 	bl	2000b448 <__divdi3>
2000b42a:	fb00 f505 	mul.w	r5, r0, r5
2000b42e:	fba0 2304 	umull	r2, r3, r0, r4
2000b432:	fb04 5401 	mla	r4, r4, r1, r5
2000b436:	18e3      	adds	r3, r4, r3
2000b438:	1ab6      	subs	r6, r6, r2
2000b43a:	eb67 0703 	sbc.w	r7, r7, r3
2000b43e:	9b06      	ldr	r3, [sp, #24]
2000b440:	e9c3 6700 	strd	r6, r7, [r3]
2000b444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b446:	bf00      	nop

2000b448 <__divdi3>:
2000b448:	2900      	cmp	r1, #0
2000b44a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b44e:	b085      	sub	sp, #20
2000b450:	f2c0 80c8 	blt.w	2000b5e4 <__divdi3+0x19c>
2000b454:	2600      	movs	r6, #0
2000b456:	2b00      	cmp	r3, #0
2000b458:	f2c0 80bf 	blt.w	2000b5da <__divdi3+0x192>
2000b45c:	4689      	mov	r9, r1
2000b45e:	4614      	mov	r4, r2
2000b460:	4605      	mov	r5, r0
2000b462:	469b      	mov	fp, r3
2000b464:	2b00      	cmp	r3, #0
2000b466:	d14a      	bne.n	2000b4fe <__divdi3+0xb6>
2000b468:	428a      	cmp	r2, r1
2000b46a:	d957      	bls.n	2000b51c <__divdi3+0xd4>
2000b46c:	fab2 f382 	clz	r3, r2
2000b470:	b153      	cbz	r3, 2000b488 <__divdi3+0x40>
2000b472:	f1c3 0020 	rsb	r0, r3, #32
2000b476:	fa01 f903 	lsl.w	r9, r1, r3
2000b47a:	fa25 f800 	lsr.w	r8, r5, r0
2000b47e:	fa12 f403 	lsls.w	r4, r2, r3
2000b482:	409d      	lsls	r5, r3
2000b484:	ea48 0909 	orr.w	r9, r8, r9
2000b488:	0c27      	lsrs	r7, r4, #16
2000b48a:	4648      	mov	r0, r9
2000b48c:	4639      	mov	r1, r7
2000b48e:	fa1f fb84 	uxth.w	fp, r4
2000b492:	f7ff fda9 	bl	2000afe8 <__aeabi_uidiv>
2000b496:	4639      	mov	r1, r7
2000b498:	4682      	mov	sl, r0
2000b49a:	4648      	mov	r0, r9
2000b49c:	f7ff fed2 	bl	2000b244 <__aeabi_uidivmod>
2000b4a0:	0c2a      	lsrs	r2, r5, #16
2000b4a2:	fb0b f30a 	mul.w	r3, fp, sl
2000b4a6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b4aa:	454b      	cmp	r3, r9
2000b4ac:	d909      	bls.n	2000b4c2 <__divdi3+0x7a>
2000b4ae:	eb19 0904 	adds.w	r9, r9, r4
2000b4b2:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b4b6:	d204      	bcs.n	2000b4c2 <__divdi3+0x7a>
2000b4b8:	454b      	cmp	r3, r9
2000b4ba:	bf84      	itt	hi
2000b4bc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b4c0:	44a1      	addhi	r9, r4
2000b4c2:	ebc3 0909 	rsb	r9, r3, r9
2000b4c6:	4639      	mov	r1, r7
2000b4c8:	4648      	mov	r0, r9
2000b4ca:	b2ad      	uxth	r5, r5
2000b4cc:	f7ff fd8c 	bl	2000afe8 <__aeabi_uidiv>
2000b4d0:	4639      	mov	r1, r7
2000b4d2:	4680      	mov	r8, r0
2000b4d4:	4648      	mov	r0, r9
2000b4d6:	f7ff feb5 	bl	2000b244 <__aeabi_uidivmod>
2000b4da:	fb0b fb08 	mul.w	fp, fp, r8
2000b4de:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b4e2:	45ab      	cmp	fp, r5
2000b4e4:	d907      	bls.n	2000b4f6 <__divdi3+0xae>
2000b4e6:	192d      	adds	r5, r5, r4
2000b4e8:	f108 38ff 	add.w	r8, r8, #4294967295
2000b4ec:	d203      	bcs.n	2000b4f6 <__divdi3+0xae>
2000b4ee:	45ab      	cmp	fp, r5
2000b4f0:	bf88      	it	hi
2000b4f2:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b4f6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b4fa:	2700      	movs	r7, #0
2000b4fc:	e003      	b.n	2000b506 <__divdi3+0xbe>
2000b4fe:	428b      	cmp	r3, r1
2000b500:	d957      	bls.n	2000b5b2 <__divdi3+0x16a>
2000b502:	2700      	movs	r7, #0
2000b504:	46b8      	mov	r8, r7
2000b506:	4642      	mov	r2, r8
2000b508:	463b      	mov	r3, r7
2000b50a:	b116      	cbz	r6, 2000b512 <__divdi3+0xca>
2000b50c:	4252      	negs	r2, r2
2000b50e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b512:	4619      	mov	r1, r3
2000b514:	4610      	mov	r0, r2
2000b516:	b005      	add	sp, #20
2000b518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b51c:	b922      	cbnz	r2, 2000b528 <__divdi3+0xe0>
2000b51e:	4611      	mov	r1, r2
2000b520:	2001      	movs	r0, #1
2000b522:	f7ff fd61 	bl	2000afe8 <__aeabi_uidiv>
2000b526:	4604      	mov	r4, r0
2000b528:	fab4 f884 	clz	r8, r4
2000b52c:	f1b8 0f00 	cmp.w	r8, #0
2000b530:	d15e      	bne.n	2000b5f0 <__divdi3+0x1a8>
2000b532:	ebc4 0809 	rsb	r8, r4, r9
2000b536:	0c27      	lsrs	r7, r4, #16
2000b538:	fa1f f984 	uxth.w	r9, r4
2000b53c:	2101      	movs	r1, #1
2000b53e:	9102      	str	r1, [sp, #8]
2000b540:	4639      	mov	r1, r7
2000b542:	4640      	mov	r0, r8
2000b544:	f7ff fd50 	bl	2000afe8 <__aeabi_uidiv>
2000b548:	4639      	mov	r1, r7
2000b54a:	4682      	mov	sl, r0
2000b54c:	4640      	mov	r0, r8
2000b54e:	f7ff fe79 	bl	2000b244 <__aeabi_uidivmod>
2000b552:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000b556:	fb09 f30a 	mul.w	r3, r9, sl
2000b55a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000b55e:	455b      	cmp	r3, fp
2000b560:	d909      	bls.n	2000b576 <__divdi3+0x12e>
2000b562:	eb1b 0b04 	adds.w	fp, fp, r4
2000b566:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b56a:	d204      	bcs.n	2000b576 <__divdi3+0x12e>
2000b56c:	455b      	cmp	r3, fp
2000b56e:	bf84      	itt	hi
2000b570:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b574:	44a3      	addhi	fp, r4
2000b576:	ebc3 0b0b 	rsb	fp, r3, fp
2000b57a:	4639      	mov	r1, r7
2000b57c:	4658      	mov	r0, fp
2000b57e:	b2ad      	uxth	r5, r5
2000b580:	f7ff fd32 	bl	2000afe8 <__aeabi_uidiv>
2000b584:	4639      	mov	r1, r7
2000b586:	4680      	mov	r8, r0
2000b588:	4658      	mov	r0, fp
2000b58a:	f7ff fe5b 	bl	2000b244 <__aeabi_uidivmod>
2000b58e:	fb09 f908 	mul.w	r9, r9, r8
2000b592:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b596:	45a9      	cmp	r9, r5
2000b598:	d907      	bls.n	2000b5aa <__divdi3+0x162>
2000b59a:	192d      	adds	r5, r5, r4
2000b59c:	f108 38ff 	add.w	r8, r8, #4294967295
2000b5a0:	d203      	bcs.n	2000b5aa <__divdi3+0x162>
2000b5a2:	45a9      	cmp	r9, r5
2000b5a4:	bf88      	it	hi
2000b5a6:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b5aa:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b5ae:	9f02      	ldr	r7, [sp, #8]
2000b5b0:	e7a9      	b.n	2000b506 <__divdi3+0xbe>
2000b5b2:	fab3 f783 	clz	r7, r3
2000b5b6:	2f00      	cmp	r7, #0
2000b5b8:	d168      	bne.n	2000b68c <__divdi3+0x244>
2000b5ba:	428b      	cmp	r3, r1
2000b5bc:	bf2c      	ite	cs
2000b5be:	f04f 0900 	movcs.w	r9, #0
2000b5c2:	f04f 0901 	movcc.w	r9, #1
2000b5c6:	4282      	cmp	r2, r0
2000b5c8:	bf8c      	ite	hi
2000b5ca:	464c      	movhi	r4, r9
2000b5cc:	f049 0401 	orrls.w	r4, r9, #1
2000b5d0:	2c00      	cmp	r4, #0
2000b5d2:	d096      	beq.n	2000b502 <__divdi3+0xba>
2000b5d4:	f04f 0801 	mov.w	r8, #1
2000b5d8:	e795      	b.n	2000b506 <__divdi3+0xbe>
2000b5da:	4252      	negs	r2, r2
2000b5dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b5e0:	43f6      	mvns	r6, r6
2000b5e2:	e73b      	b.n	2000b45c <__divdi3+0x14>
2000b5e4:	4240      	negs	r0, r0
2000b5e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000b5ea:	f04f 36ff 	mov.w	r6, #4294967295
2000b5ee:	e732      	b.n	2000b456 <__divdi3+0xe>
2000b5f0:	fa04 f408 	lsl.w	r4, r4, r8
2000b5f4:	f1c8 0720 	rsb	r7, r8, #32
2000b5f8:	fa35 f307 	lsrs.w	r3, r5, r7
2000b5fc:	fa29 fa07 	lsr.w	sl, r9, r7
2000b600:	0c27      	lsrs	r7, r4, #16
2000b602:	fa09 fb08 	lsl.w	fp, r9, r8
2000b606:	4639      	mov	r1, r7
2000b608:	4650      	mov	r0, sl
2000b60a:	ea43 020b 	orr.w	r2, r3, fp
2000b60e:	9202      	str	r2, [sp, #8]
2000b610:	f7ff fcea 	bl	2000afe8 <__aeabi_uidiv>
2000b614:	4639      	mov	r1, r7
2000b616:	fa1f f984 	uxth.w	r9, r4
2000b61a:	4683      	mov	fp, r0
2000b61c:	4650      	mov	r0, sl
2000b61e:	f7ff fe11 	bl	2000b244 <__aeabi_uidivmod>
2000b622:	9802      	ldr	r0, [sp, #8]
2000b624:	fb09 f20b 	mul.w	r2, r9, fp
2000b628:	0c03      	lsrs	r3, r0, #16
2000b62a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000b62e:	429a      	cmp	r2, r3
2000b630:	d904      	bls.n	2000b63c <__divdi3+0x1f4>
2000b632:	191b      	adds	r3, r3, r4
2000b634:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b638:	f0c0 80b1 	bcc.w	2000b79e <__divdi3+0x356>
2000b63c:	1a9b      	subs	r3, r3, r2
2000b63e:	4639      	mov	r1, r7
2000b640:	4618      	mov	r0, r3
2000b642:	9301      	str	r3, [sp, #4]
2000b644:	f7ff fcd0 	bl	2000afe8 <__aeabi_uidiv>
2000b648:	9901      	ldr	r1, [sp, #4]
2000b64a:	4682      	mov	sl, r0
2000b64c:	4608      	mov	r0, r1
2000b64e:	4639      	mov	r1, r7
2000b650:	f7ff fdf8 	bl	2000b244 <__aeabi_uidivmod>
2000b654:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b658:	fb09 f30a 	mul.w	r3, r9, sl
2000b65c:	fa1f f08c 	uxth.w	r0, ip
2000b660:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000b664:	4293      	cmp	r3, r2
2000b666:	d908      	bls.n	2000b67a <__divdi3+0x232>
2000b668:	1912      	adds	r2, r2, r4
2000b66a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b66e:	d204      	bcs.n	2000b67a <__divdi3+0x232>
2000b670:	4293      	cmp	r3, r2
2000b672:	bf84      	itt	hi
2000b674:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b678:	1912      	addhi	r2, r2, r4
2000b67a:	fa05 f508 	lsl.w	r5, r5, r8
2000b67e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000b682:	ebc3 0802 	rsb	r8, r3, r2
2000b686:	f8cd e008 	str.w	lr, [sp, #8]
2000b68a:	e759      	b.n	2000b540 <__divdi3+0xf8>
2000b68c:	f1c7 0020 	rsb	r0, r7, #32
2000b690:	fa03 fa07 	lsl.w	sl, r3, r7
2000b694:	40c2      	lsrs	r2, r0
2000b696:	fa35 f300 	lsrs.w	r3, r5, r0
2000b69a:	ea42 0b0a 	orr.w	fp, r2, sl
2000b69e:	fa21 f800 	lsr.w	r8, r1, r0
2000b6a2:	fa01 f907 	lsl.w	r9, r1, r7
2000b6a6:	4640      	mov	r0, r8
2000b6a8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000b6ac:	ea43 0109 	orr.w	r1, r3, r9
2000b6b0:	9102      	str	r1, [sp, #8]
2000b6b2:	4651      	mov	r1, sl
2000b6b4:	fa1f f28b 	uxth.w	r2, fp
2000b6b8:	9203      	str	r2, [sp, #12]
2000b6ba:	f7ff fc95 	bl	2000afe8 <__aeabi_uidiv>
2000b6be:	4651      	mov	r1, sl
2000b6c0:	4681      	mov	r9, r0
2000b6c2:	4640      	mov	r0, r8
2000b6c4:	f7ff fdbe 	bl	2000b244 <__aeabi_uidivmod>
2000b6c8:	9b03      	ldr	r3, [sp, #12]
2000b6ca:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b6ce:	fb03 f209 	mul.w	r2, r3, r9
2000b6d2:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000b6d6:	fa14 f307 	lsls.w	r3, r4, r7
2000b6da:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000b6de:	42a2      	cmp	r2, r4
2000b6e0:	d904      	bls.n	2000b6ec <__divdi3+0x2a4>
2000b6e2:	eb14 040b 	adds.w	r4, r4, fp
2000b6e6:	f109 39ff 	add.w	r9, r9, #4294967295
2000b6ea:	d352      	bcc.n	2000b792 <__divdi3+0x34a>
2000b6ec:	1aa4      	subs	r4, r4, r2
2000b6ee:	4651      	mov	r1, sl
2000b6f0:	4620      	mov	r0, r4
2000b6f2:	9301      	str	r3, [sp, #4]
2000b6f4:	f7ff fc78 	bl	2000afe8 <__aeabi_uidiv>
2000b6f8:	4651      	mov	r1, sl
2000b6fa:	4680      	mov	r8, r0
2000b6fc:	4620      	mov	r0, r4
2000b6fe:	f7ff fda1 	bl	2000b244 <__aeabi_uidivmod>
2000b702:	9803      	ldr	r0, [sp, #12]
2000b704:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b708:	fb00 f208 	mul.w	r2, r0, r8
2000b70c:	fa1f f38c 	uxth.w	r3, ip
2000b710:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000b714:	9b01      	ldr	r3, [sp, #4]
2000b716:	4282      	cmp	r2, r0
2000b718:	d904      	bls.n	2000b724 <__divdi3+0x2dc>
2000b71a:	eb10 000b 	adds.w	r0, r0, fp
2000b71e:	f108 38ff 	add.w	r8, r8, #4294967295
2000b722:	d330      	bcc.n	2000b786 <__divdi3+0x33e>
2000b724:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000b728:	fa1f fc83 	uxth.w	ip, r3
2000b72c:	0c1b      	lsrs	r3, r3, #16
2000b72e:	1a80      	subs	r0, r0, r2
2000b730:	fa1f fe88 	uxth.w	lr, r8
2000b734:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000b738:	fb0c f90e 	mul.w	r9, ip, lr
2000b73c:	fb0c fc0a 	mul.w	ip, ip, sl
2000b740:	fb03 c10e 	mla	r1, r3, lr, ip
2000b744:	fb03 f20a 	mul.w	r2, r3, sl
2000b748:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000b74c:	458c      	cmp	ip, r1
2000b74e:	bf88      	it	hi
2000b750:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000b754:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000b758:	4570      	cmp	r0, lr
2000b75a:	d310      	bcc.n	2000b77e <__divdi3+0x336>
2000b75c:	fa1f f989 	uxth.w	r9, r9
2000b760:	fa05 f707 	lsl.w	r7, r5, r7
2000b764:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000b768:	bf14      	ite	ne
2000b76a:	2200      	movne	r2, #0
2000b76c:	2201      	moveq	r2, #1
2000b76e:	4287      	cmp	r7, r0
2000b770:	bf2c      	ite	cs
2000b772:	2700      	movcs	r7, #0
2000b774:	f002 0701 	andcc.w	r7, r2, #1
2000b778:	2f00      	cmp	r7, #0
2000b77a:	f43f aec4 	beq.w	2000b506 <__divdi3+0xbe>
2000b77e:	f108 38ff 	add.w	r8, r8, #4294967295
2000b782:	2700      	movs	r7, #0
2000b784:	e6bf      	b.n	2000b506 <__divdi3+0xbe>
2000b786:	4282      	cmp	r2, r0
2000b788:	bf84      	itt	hi
2000b78a:	4458      	addhi	r0, fp
2000b78c:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b790:	e7c8      	b.n	2000b724 <__divdi3+0x2dc>
2000b792:	42a2      	cmp	r2, r4
2000b794:	bf84      	itt	hi
2000b796:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b79a:	445c      	addhi	r4, fp
2000b79c:	e7a6      	b.n	2000b6ec <__divdi3+0x2a4>
2000b79e:	429a      	cmp	r2, r3
2000b7a0:	bf84      	itt	hi
2000b7a2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b7a6:	191b      	addhi	r3, r3, r4
2000b7a8:	e748      	b.n	2000b63c <__divdi3+0x1f4>
2000b7aa:	bf00      	nop

2000b7ac <__udivdi3>:
2000b7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b7b0:	460c      	mov	r4, r1
2000b7b2:	b083      	sub	sp, #12
2000b7b4:	4680      	mov	r8, r0
2000b7b6:	4616      	mov	r6, r2
2000b7b8:	4689      	mov	r9, r1
2000b7ba:	461f      	mov	r7, r3
2000b7bc:	4615      	mov	r5, r2
2000b7be:	468a      	mov	sl, r1
2000b7c0:	2b00      	cmp	r3, #0
2000b7c2:	d14b      	bne.n	2000b85c <__udivdi3+0xb0>
2000b7c4:	428a      	cmp	r2, r1
2000b7c6:	d95c      	bls.n	2000b882 <__udivdi3+0xd6>
2000b7c8:	fab2 f382 	clz	r3, r2
2000b7cc:	b15b      	cbz	r3, 2000b7e6 <__udivdi3+0x3a>
2000b7ce:	f1c3 0020 	rsb	r0, r3, #32
2000b7d2:	fa01 fa03 	lsl.w	sl, r1, r3
2000b7d6:	fa28 f200 	lsr.w	r2, r8, r0
2000b7da:	fa16 f503 	lsls.w	r5, r6, r3
2000b7de:	fa08 f803 	lsl.w	r8, r8, r3
2000b7e2:	ea42 0a0a 	orr.w	sl, r2, sl
2000b7e6:	0c2e      	lsrs	r6, r5, #16
2000b7e8:	4650      	mov	r0, sl
2000b7ea:	4631      	mov	r1, r6
2000b7ec:	b2af      	uxth	r7, r5
2000b7ee:	f7ff fbfb 	bl	2000afe8 <__aeabi_uidiv>
2000b7f2:	4631      	mov	r1, r6
2000b7f4:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000b7f8:	4681      	mov	r9, r0
2000b7fa:	4650      	mov	r0, sl
2000b7fc:	f7ff fd22 	bl	2000b244 <__aeabi_uidivmod>
2000b800:	fb07 f309 	mul.w	r3, r7, r9
2000b804:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000b808:	4553      	cmp	r3, sl
2000b80a:	d909      	bls.n	2000b820 <__udivdi3+0x74>
2000b80c:	eb1a 0a05 	adds.w	sl, sl, r5
2000b810:	f109 39ff 	add.w	r9, r9, #4294967295
2000b814:	d204      	bcs.n	2000b820 <__udivdi3+0x74>
2000b816:	4553      	cmp	r3, sl
2000b818:	bf84      	itt	hi
2000b81a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b81e:	44aa      	addhi	sl, r5
2000b820:	ebc3 0a0a 	rsb	sl, r3, sl
2000b824:	4631      	mov	r1, r6
2000b826:	4650      	mov	r0, sl
2000b828:	fa1f f888 	uxth.w	r8, r8
2000b82c:	f7ff fbdc 	bl	2000afe8 <__aeabi_uidiv>
2000b830:	4631      	mov	r1, r6
2000b832:	4604      	mov	r4, r0
2000b834:	4650      	mov	r0, sl
2000b836:	f7ff fd05 	bl	2000b244 <__aeabi_uidivmod>
2000b83a:	fb07 f704 	mul.w	r7, r7, r4
2000b83e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b842:	4547      	cmp	r7, r8
2000b844:	d906      	bls.n	2000b854 <__udivdi3+0xa8>
2000b846:	3c01      	subs	r4, #1
2000b848:	eb18 0805 	adds.w	r8, r8, r5
2000b84c:	d202      	bcs.n	2000b854 <__udivdi3+0xa8>
2000b84e:	4547      	cmp	r7, r8
2000b850:	bf88      	it	hi
2000b852:	3c01      	subhi	r4, #1
2000b854:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b858:	2600      	movs	r6, #0
2000b85a:	e05c      	b.n	2000b916 <__udivdi3+0x16a>
2000b85c:	428b      	cmp	r3, r1
2000b85e:	d858      	bhi.n	2000b912 <__udivdi3+0x166>
2000b860:	fab3 f683 	clz	r6, r3
2000b864:	2e00      	cmp	r6, #0
2000b866:	d15b      	bne.n	2000b920 <__udivdi3+0x174>
2000b868:	428b      	cmp	r3, r1
2000b86a:	bf2c      	ite	cs
2000b86c:	2200      	movcs	r2, #0
2000b86e:	2201      	movcc	r2, #1
2000b870:	4285      	cmp	r5, r0
2000b872:	bf8c      	ite	hi
2000b874:	4615      	movhi	r5, r2
2000b876:	f042 0501 	orrls.w	r5, r2, #1
2000b87a:	2d00      	cmp	r5, #0
2000b87c:	d049      	beq.n	2000b912 <__udivdi3+0x166>
2000b87e:	2401      	movs	r4, #1
2000b880:	e049      	b.n	2000b916 <__udivdi3+0x16a>
2000b882:	b922      	cbnz	r2, 2000b88e <__udivdi3+0xe2>
2000b884:	4611      	mov	r1, r2
2000b886:	2001      	movs	r0, #1
2000b888:	f7ff fbae 	bl	2000afe8 <__aeabi_uidiv>
2000b88c:	4605      	mov	r5, r0
2000b88e:	fab5 f685 	clz	r6, r5
2000b892:	2e00      	cmp	r6, #0
2000b894:	f040 80ba 	bne.w	2000ba0c <__udivdi3+0x260>
2000b898:	1b64      	subs	r4, r4, r5
2000b89a:	0c2f      	lsrs	r7, r5, #16
2000b89c:	fa1f fa85 	uxth.w	sl, r5
2000b8a0:	2601      	movs	r6, #1
2000b8a2:	4639      	mov	r1, r7
2000b8a4:	4620      	mov	r0, r4
2000b8a6:	f7ff fb9f 	bl	2000afe8 <__aeabi_uidiv>
2000b8aa:	4639      	mov	r1, r7
2000b8ac:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000b8b0:	4681      	mov	r9, r0
2000b8b2:	4620      	mov	r0, r4
2000b8b4:	f7ff fcc6 	bl	2000b244 <__aeabi_uidivmod>
2000b8b8:	fb0a f309 	mul.w	r3, sl, r9
2000b8bc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000b8c0:	455b      	cmp	r3, fp
2000b8c2:	d909      	bls.n	2000b8d8 <__udivdi3+0x12c>
2000b8c4:	eb1b 0b05 	adds.w	fp, fp, r5
2000b8c8:	f109 39ff 	add.w	r9, r9, #4294967295
2000b8cc:	d204      	bcs.n	2000b8d8 <__udivdi3+0x12c>
2000b8ce:	455b      	cmp	r3, fp
2000b8d0:	bf84      	itt	hi
2000b8d2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b8d6:	44ab      	addhi	fp, r5
2000b8d8:	ebc3 0b0b 	rsb	fp, r3, fp
2000b8dc:	4639      	mov	r1, r7
2000b8de:	4658      	mov	r0, fp
2000b8e0:	fa1f f888 	uxth.w	r8, r8
2000b8e4:	f7ff fb80 	bl	2000afe8 <__aeabi_uidiv>
2000b8e8:	4639      	mov	r1, r7
2000b8ea:	4604      	mov	r4, r0
2000b8ec:	4658      	mov	r0, fp
2000b8ee:	f7ff fca9 	bl	2000b244 <__aeabi_uidivmod>
2000b8f2:	fb0a fa04 	mul.w	sl, sl, r4
2000b8f6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b8fa:	45c2      	cmp	sl, r8
2000b8fc:	d906      	bls.n	2000b90c <__udivdi3+0x160>
2000b8fe:	3c01      	subs	r4, #1
2000b900:	eb18 0805 	adds.w	r8, r8, r5
2000b904:	d202      	bcs.n	2000b90c <__udivdi3+0x160>
2000b906:	45c2      	cmp	sl, r8
2000b908:	bf88      	it	hi
2000b90a:	3c01      	subhi	r4, #1
2000b90c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b910:	e001      	b.n	2000b916 <__udivdi3+0x16a>
2000b912:	2600      	movs	r6, #0
2000b914:	4634      	mov	r4, r6
2000b916:	4631      	mov	r1, r6
2000b918:	4620      	mov	r0, r4
2000b91a:	b003      	add	sp, #12
2000b91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b920:	f1c6 0020 	rsb	r0, r6, #32
2000b924:	40b3      	lsls	r3, r6
2000b926:	fa32 f700 	lsrs.w	r7, r2, r0
2000b92a:	fa21 fb00 	lsr.w	fp, r1, r0
2000b92e:	431f      	orrs	r7, r3
2000b930:	fa14 f206 	lsls.w	r2, r4, r6
2000b934:	fa28 f100 	lsr.w	r1, r8, r0
2000b938:	4658      	mov	r0, fp
2000b93a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000b93e:	4311      	orrs	r1, r2
2000b940:	9100      	str	r1, [sp, #0]
2000b942:	4651      	mov	r1, sl
2000b944:	b2bb      	uxth	r3, r7
2000b946:	9301      	str	r3, [sp, #4]
2000b948:	f7ff fb4e 	bl	2000afe8 <__aeabi_uidiv>
2000b94c:	4651      	mov	r1, sl
2000b94e:	40b5      	lsls	r5, r6
2000b950:	4681      	mov	r9, r0
2000b952:	4658      	mov	r0, fp
2000b954:	f7ff fc76 	bl	2000b244 <__aeabi_uidivmod>
2000b958:	9c01      	ldr	r4, [sp, #4]
2000b95a:	9800      	ldr	r0, [sp, #0]
2000b95c:	fb04 f309 	mul.w	r3, r4, r9
2000b960:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000b964:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000b968:	455b      	cmp	r3, fp
2000b96a:	d905      	bls.n	2000b978 <__udivdi3+0x1cc>
2000b96c:	eb1b 0b07 	adds.w	fp, fp, r7
2000b970:	f109 39ff 	add.w	r9, r9, #4294967295
2000b974:	f0c0 808e 	bcc.w	2000ba94 <__udivdi3+0x2e8>
2000b978:	ebc3 0b0b 	rsb	fp, r3, fp
2000b97c:	4651      	mov	r1, sl
2000b97e:	4658      	mov	r0, fp
2000b980:	f7ff fb32 	bl	2000afe8 <__aeabi_uidiv>
2000b984:	4651      	mov	r1, sl
2000b986:	4604      	mov	r4, r0
2000b988:	4658      	mov	r0, fp
2000b98a:	f7ff fc5b 	bl	2000b244 <__aeabi_uidivmod>
2000b98e:	9801      	ldr	r0, [sp, #4]
2000b990:	9a00      	ldr	r2, [sp, #0]
2000b992:	fb00 f304 	mul.w	r3, r0, r4
2000b996:	fa1f fc82 	uxth.w	ip, r2
2000b99a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000b99e:	4293      	cmp	r3, r2
2000b9a0:	d906      	bls.n	2000b9b0 <__udivdi3+0x204>
2000b9a2:	3c01      	subs	r4, #1
2000b9a4:	19d2      	adds	r2, r2, r7
2000b9a6:	d203      	bcs.n	2000b9b0 <__udivdi3+0x204>
2000b9a8:	4293      	cmp	r3, r2
2000b9aa:	d901      	bls.n	2000b9b0 <__udivdi3+0x204>
2000b9ac:	19d2      	adds	r2, r2, r7
2000b9ae:	3c01      	subs	r4, #1
2000b9b0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b9b4:	b2a8      	uxth	r0, r5
2000b9b6:	1ad2      	subs	r2, r2, r3
2000b9b8:	0c2d      	lsrs	r5, r5, #16
2000b9ba:	fa1f fc84 	uxth.w	ip, r4
2000b9be:	0c23      	lsrs	r3, r4, #16
2000b9c0:	fb00 f70c 	mul.w	r7, r0, ip
2000b9c4:	fb00 fe03 	mul.w	lr, r0, r3
2000b9c8:	fb05 e10c 	mla	r1, r5, ip, lr
2000b9cc:	fb05 f503 	mul.w	r5, r5, r3
2000b9d0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000b9d4:	458e      	cmp	lr, r1
2000b9d6:	bf88      	it	hi
2000b9d8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000b9dc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000b9e0:	42aa      	cmp	r2, r5
2000b9e2:	d310      	bcc.n	2000ba06 <__udivdi3+0x25a>
2000b9e4:	b2bf      	uxth	r7, r7
2000b9e6:	fa08 f606 	lsl.w	r6, r8, r6
2000b9ea:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000b9ee:	bf14      	ite	ne
2000b9f0:	f04f 0e00 	movne.w	lr, #0
2000b9f4:	f04f 0e01 	moveq.w	lr, #1
2000b9f8:	4296      	cmp	r6, r2
2000b9fa:	bf2c      	ite	cs
2000b9fc:	2600      	movcs	r6, #0
2000b9fe:	f00e 0601 	andcc.w	r6, lr, #1
2000ba02:	2e00      	cmp	r6, #0
2000ba04:	d087      	beq.n	2000b916 <__udivdi3+0x16a>
2000ba06:	3c01      	subs	r4, #1
2000ba08:	2600      	movs	r6, #0
2000ba0a:	e784      	b.n	2000b916 <__udivdi3+0x16a>
2000ba0c:	40b5      	lsls	r5, r6
2000ba0e:	f1c6 0120 	rsb	r1, r6, #32
2000ba12:	fa24 f901 	lsr.w	r9, r4, r1
2000ba16:	fa28 f201 	lsr.w	r2, r8, r1
2000ba1a:	0c2f      	lsrs	r7, r5, #16
2000ba1c:	40b4      	lsls	r4, r6
2000ba1e:	4639      	mov	r1, r7
2000ba20:	4648      	mov	r0, r9
2000ba22:	4322      	orrs	r2, r4
2000ba24:	9200      	str	r2, [sp, #0]
2000ba26:	f7ff fadf 	bl	2000afe8 <__aeabi_uidiv>
2000ba2a:	4639      	mov	r1, r7
2000ba2c:	fa1f fa85 	uxth.w	sl, r5
2000ba30:	4683      	mov	fp, r0
2000ba32:	4648      	mov	r0, r9
2000ba34:	f7ff fc06 	bl	2000b244 <__aeabi_uidivmod>
2000ba38:	9b00      	ldr	r3, [sp, #0]
2000ba3a:	0c1a      	lsrs	r2, r3, #16
2000ba3c:	fb0a f30b 	mul.w	r3, sl, fp
2000ba40:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000ba44:	42a3      	cmp	r3, r4
2000ba46:	d903      	bls.n	2000ba50 <__udivdi3+0x2a4>
2000ba48:	1964      	adds	r4, r4, r5
2000ba4a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000ba4e:	d327      	bcc.n	2000baa0 <__udivdi3+0x2f4>
2000ba50:	1ae4      	subs	r4, r4, r3
2000ba52:	4639      	mov	r1, r7
2000ba54:	4620      	mov	r0, r4
2000ba56:	f7ff fac7 	bl	2000afe8 <__aeabi_uidiv>
2000ba5a:	4639      	mov	r1, r7
2000ba5c:	4681      	mov	r9, r0
2000ba5e:	4620      	mov	r0, r4
2000ba60:	f7ff fbf0 	bl	2000b244 <__aeabi_uidivmod>
2000ba64:	9800      	ldr	r0, [sp, #0]
2000ba66:	fb0a f309 	mul.w	r3, sl, r9
2000ba6a:	fa1f fc80 	uxth.w	ip, r0
2000ba6e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000ba72:	42a3      	cmp	r3, r4
2000ba74:	d908      	bls.n	2000ba88 <__udivdi3+0x2dc>
2000ba76:	1964      	adds	r4, r4, r5
2000ba78:	f109 39ff 	add.w	r9, r9, #4294967295
2000ba7c:	d204      	bcs.n	2000ba88 <__udivdi3+0x2dc>
2000ba7e:	42a3      	cmp	r3, r4
2000ba80:	bf84      	itt	hi
2000ba82:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000ba86:	1964      	addhi	r4, r4, r5
2000ba88:	fa08 f806 	lsl.w	r8, r8, r6
2000ba8c:	1ae4      	subs	r4, r4, r3
2000ba8e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000ba92:	e706      	b.n	2000b8a2 <__udivdi3+0xf6>
2000ba94:	455b      	cmp	r3, fp
2000ba96:	bf84      	itt	hi
2000ba98:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000ba9c:	44bb      	addhi	fp, r7
2000ba9e:	e76b      	b.n	2000b978 <__udivdi3+0x1cc>
2000baa0:	42a3      	cmp	r3, r4
2000baa2:	bf84      	itt	hi
2000baa4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000baa8:	1964      	addhi	r4, r4, r5
2000baaa:	e7d1      	b.n	2000ba50 <__udivdi3+0x2a4>
2000baac:	2e4e2e41 	.word	0x2e4e2e41
2000bab0:	2e532e54 	.word	0x2e532e54
2000bab4:	30303320 	.word	0x30303320
2000bab8:	72202c30 	.word	0x72202c30
2000babc:	79646165 	.word	0x79646165
2000bac0:	726f6620 	.word	0x726f6620
2000bac4:	74636120 	.word	0x74636120
2000bac8:	216e6f69 	.word	0x216e6f69
2000bacc:	0000000d 	.word	0x0000000d
2000bad0:	7270205a 	.word	0x7270205a
2000bad4:	65737365 	.word	0x65737365
2000bad8:	61202c64 	.word	0x61202c64
2000badc:	76697463 	.word	0x76697463
2000bae0:	6e697461 	.word	0x6e697461
2000bae4:	72742067 	.word	0x72742067
2000bae8:	65676769 	.word	0x65676769
2000baec:	6f732072 	.word	0x6f732072
2000baf0:	6f6e656c 	.word	0x6f6e656c
2000baf4:	000d6469 	.word	0x000d6469
2000baf8:	72636e49 	.word	0x72636e49
2000bafc:	6e656d65 	.word	0x6e656d65
2000bb00:	676e6974 	.word	0x676e6974
2000bb04:	6c6f7320 	.word	0x6c6f7320
2000bb08:	696f6e65 	.word	0x696f6e65
2000bb0c:	69742064 	.word	0x69742064
2000bb10:	7420656d 	.word	0x7420656d
2000bb14:	25203a6f 	.word	0x25203a6f
2000bb18:	736d2064 	.word	0x736d2064
2000bb1c:	00000a0d 	.word	0x00000a0d
2000bb20:	6e6e6143 	.word	0x6e6e6143
2000bb24:	6420746f 	.word	0x6420746f
2000bb28:	65726365 	.word	0x65726365
2000bb2c:	746e656d 	.word	0x746e656d
2000bb30:	6c6f7320 	.word	0x6c6f7320
2000bb34:	696f6e65 	.word	0x696f6e65
2000bb38:	69742064 	.word	0x69742064
2000bb3c:	202c656d 	.word	0x202c656d
2000bb40:	6d207461 	.word	0x6d207461
2000bb44:	203a6e69 	.word	0x203a6e69
2000bb48:	6d206425 	.word	0x6d206425
2000bb4c:	000a0d73 	.word	0x000a0d73
2000bb50:	72636544 	.word	0x72636544
2000bb54:	6e656d65 	.word	0x6e656d65
2000bb58:	676e6974 	.word	0x676e6974
2000bb5c:	6c6f7320 	.word	0x6c6f7320
2000bb60:	696f6e65 	.word	0x696f6e65
2000bb64:	69742064 	.word	0x69742064
2000bb68:	7420656d 	.word	0x7420656d
2000bb6c:	25203a6f 	.word	0x25203a6f
2000bb70:	736d2064 	.word	0x736d2064
2000bb74:	00000a0d 	.word	0x00000a0d
2000bb78:	76726573 	.word	0x76726573
2000bb7c:	6f645f6f 	.word	0x6f645f6f
2000bb80:	535f5920 	.word	0x535f5920
2000bb84:	465f5445 	.word	0x465f5445
2000bb88:	4157524f 	.word	0x4157524f
2000bb8c:	000d4452 	.word	0x000d4452
2000bb90:	76726573 	.word	0x76726573
2000bb94:	6f645f6f 	.word	0x6f645f6f
2000bb98:	535f5920 	.word	0x535f5920
2000bb9c:	525f5445 	.word	0x525f5445
2000bba0:	52455645 	.word	0x52455645
2000bba4:	000d4553 	.word	0x000d4553
2000bba8:	76726573 	.word	0x76726573
2000bbac:	6f645f6f 	.word	0x6f645f6f
2000bbb0:	535f5920 	.word	0x535f5920
2000bbb4:	4e5f5445 	.word	0x4e5f5445
2000bbb8:	52545545 	.word	0x52545545
2000bbbc:	000d4c41 	.word	0x000d4c41
2000bbc0:	76726573 	.word	0x76726573
2000bbc4:	6f645f6f 	.word	0x6f645f6f
2000bbc8:	535f5820 	.word	0x535f5820
2000bbcc:	465f5445 	.word	0x465f5445
2000bbd0:	4157524f 	.word	0x4157524f
2000bbd4:	000d4452 	.word	0x000d4452
2000bbd8:	76726573 	.word	0x76726573
2000bbdc:	6f645f6f 	.word	0x6f645f6f
2000bbe0:	535f5820 	.word	0x535f5820
2000bbe4:	525f5445 	.word	0x525f5445
2000bbe8:	52455645 	.word	0x52455645
2000bbec:	000d4553 	.word	0x000d4553
2000bbf0:	76726573 	.word	0x76726573
2000bbf4:	6f645f6f 	.word	0x6f645f6f
2000bbf8:	535f5820 	.word	0x535f5820
2000bbfc:	4e5f5445 	.word	0x4e5f5445
2000bc00:	52545545 	.word	0x52545545
2000bc04:	000d4c41 	.word	0x000d4c41
2000bc08:	69676542 	.word	0x69676542
2000bc0c:	6e696e6e 	.word	0x6e696e6e
2000bc10:	65732067 	.word	0x65732067
2000bc14:	612d6b65 	.word	0x612d6b65
2000bc18:	642d646e 	.word	0x642d646e
2000bc1c:	72747365 	.word	0x72747365
2000bc20:	0d21796f 	.word	0x0d21796f
2000bc24:	00000000 	.word	0x00000000
2000bc28:	25203a78 	.word	0x25203a78
2000bc2c:	3a790964 	.word	0x3a790964
2000bc30:	0d642520 	.word	0x0d642520
2000bc34:	0000000a 	.word	0x0000000a
2000bc38:	6e6f2058 	.word	0x6e6f2058
2000bc3c:	72617420 	.word	0x72617420
2000bc40:	21746567 	.word	0x21746567
2000bc44:	0000000d 	.word	0x0000000d
2000bc48:	6e6f2059 	.word	0x6e6f2059
2000bc4c:	72617420 	.word	0x72617420
2000bc50:	21746567 	.word	0x21746567
2000bc54:	0000000d 	.word	0x0000000d
2000bc58:	67726154 	.word	0x67726154
2000bc5c:	61207465 	.word	0x61207465
2000bc60:	69757163 	.word	0x69757163
2000bc64:	2c646572 	.word	0x2c646572
2000bc68:	72696620 	.word	0x72696620
2000bc6c:	21676e69 	.word	0x21676e69
2000bc70:	0000000d 	.word	0x0000000d
2000bc74:	726f6241 	.word	0x726f6241
2000bc78:	676e6974 	.word	0x676e6974
2000bc7c:	65657320 	.word	0x65657320
2000bc80:	6e612d6b 	.word	0x6e612d6b
2000bc84:	65642d64 	.word	0x65642d64
2000bc88:	6f727473 	.word	0x6f727473
2000bc8c:	00000d79 	.word	0x00000d79
2000bc90:	63656863 	.word	0x63656863
2000bc94:	6d75736b 	.word	0x6d75736b
2000bc98:	72726520 	.word	0x72726520
2000bc9c:	0021726f 	.word	0x0021726f
2000bca0:	6e676973 	.word	0x6e676973
2000bca4:	72757461 	.word	0x72757461
2000bca8:	25203a65 	.word	0x25203a65
2000bcac:	3a780964 	.word	0x3a780964
2000bcb0:	09642520 	.word	0x09642520
2000bcb4:	25203a79 	.word	0x25203a79
2000bcb8:	3a770964 	.word	0x3a770964
2000bcbc:	09642520 	.word	0x09642520
2000bcc0:	25203a68 	.word	0x25203a68
2000bcc4:	6e610964 	.word	0x6e610964
2000bcc8:	3a656c67 	.word	0x3a656c67
2000bccc:	0d642520 	.word	0x0d642520
2000bcd0:	0000000a 	.word	0x0000000a
2000bcd4:	65732058 	.word	0x65732058
2000bcd8:	206f7672 	.word	0x206f7672
2000bcdc:	20746573 	.word	0x20746573
2000bce0:	203a6f74 	.word	0x203a6f74
2000bce4:	0a0d6425 	.word	0x0a0d6425
2000bce8:	00000000 	.word	0x00000000
2000bcec:	65732059 	.word	0x65732059
2000bcf0:	206f7672 	.word	0x206f7672
2000bcf4:	20746573 	.word	0x20746573
2000bcf8:	203a6f74 	.word	0x203a6f74
2000bcfc:	0a0d6425 	.word	0x0a0d6425
2000bd00:	00000000 	.word	0x00000000
2000bd04:	6f462058 	.word	0x6f462058
2000bd08:	72617772 	.word	0x72617772
2000bd0c:	25203a64 	.word	0x25203a64
2000bd10:	20202c64 	.word	0x20202c64
2000bd14:	65522058 	.word	0x65522058
2000bd18:	73726576 	.word	0x73726576
2000bd1c:	25203a65 	.word	0x25203a65
2000bd20:	000a0d64 	.word	0x000a0d64
2000bd24:	00003a58 	.word	0x00003a58
2000bd28:	00003a59 	.word	0x00003a59
2000bd2c:	74736944 	.word	0x74736944
2000bd30:	65636e61 	.word	0x65636e61
2000bd34:	0000003a 	.word	0x0000003a
2000bd38:	746f6853 	.word	0x746f6853
2000bd3c:	00003a73 	.word	0x00003a73
2000bd40:	65646f4d 	.word	0x65646f4d
2000bd44:	0000003a 	.word	0x0000003a
2000bd48:	62654409 	.word	0x62654409
2000bd4c:	203a6775 	.word	0x203a6775
2000bd50:	3a3a7325 	.word	0x3a3a7325
2000bd54:	00000000 	.word	0x00000000
2000bd58:	642f2e2e 	.word	0x642f2e2e
2000bd5c:	65766972 	.word	0x65766972
2000bd60:	732f7372 	.word	0x732f7372
2000bd64:	73746174 	.word	0x73746174
2000bd68:	7369645f 	.word	0x7369645f
2000bd6c:	79616c70 	.word	0x79616c70
2000bd70:	0000632e 	.word	0x0000632e
2000bd74:	003a7325 	.word	0x003a7325
2000bd78:	00206425 	.word	0x00206425
2000bd7c:	65726373 	.word	0x65726373
2000bd80:	69206e65 	.word	0x69206e65
2000bd84:	6c612073 	.word	0x6c612073
2000bd88:	64616572 	.word	0x64616572
2000bd8c:	70752079 	.word	0x70752079
2000bd90:	69746164 	.word	0x69746164
2000bd94:	202c676e 	.word	0x202c676e
2000bd98:	72727563 	.word	0x72727563
2000bd9c:	20746e65 	.word	0x20746e65
2000bda0:	61647075 	.word	0x61647075
2000bda4:	64206574 	.word	0x64206574
2000bda8:	70706f72 	.word	0x70706f72
2000bdac:	00006465 	.word	0x00006465
2000bdb0:	69676562 	.word	0x69676562
2000bdb4:	6e696e6e 	.word	0x6e696e6e
2000bdb8:	70752067 	.word	0x70752067
2000bdbc:	65746164 	.word	0x65746164
2000bdc0:	00000000 	.word	0x00000000
2000bdc4:	74736964 	.word	0x74736964
2000bdc8:	2c75253a 	.word	0x2c75253a
2000bdcc:	6f687320 	.word	0x6f687320
2000bdd0:	253a7374 	.word	0x253a7374
2000bdd4:	6d202c75 	.word	0x6d202c75
2000bdd8:	3a65646f 	.word	0x3a65646f
2000bddc:	00007525 	.word	0x00007525
2000bde0:	69646461 	.word	0x69646461
2000bde4:	6420676e 	.word	0x6420676e
2000bde8:	61747369 	.word	0x61747369
2000bdec:	2065636e 	.word	0x2065636e
2000bdf0:	61647075 	.word	0x61647075
2000bdf4:	74206574 	.word	0x74206574
2000bdf8:	6966206f 	.word	0x6966206f
2000bdfc:	69206572 	.word	0x69206572
2000be00:	7525206e 	.word	0x7525206e
2000be04:	00736d20 	.word	0x00736d20
2000be08:	69646461 	.word	0x69646461
2000be0c:	7320676e 	.word	0x7320676e
2000be10:	73746f68 	.word	0x73746f68
2000be14:	64707520 	.word	0x64707520
2000be18:	20657461 	.word	0x20657461
2000be1c:	66206f74 	.word	0x66206f74
2000be20:	20657269 	.word	0x20657269
2000be24:	25206e69 	.word	0x25206e69
2000be28:	736d2075 	.word	0x736d2075
2000be2c:	00000000 	.word	0x00000000
2000be30:	69646461 	.word	0x69646461
2000be34:	6d20676e 	.word	0x6d20676e
2000be38:	2065646f 	.word	0x2065646f
2000be3c:	61647075 	.word	0x61647075
2000be40:	74206574 	.word	0x74206574
2000be44:	6966206f 	.word	0x6966206f
2000be48:	69206572 	.word	0x69206572
2000be4c:	7525206e 	.word	0x7525206e
2000be50:	00736d20 	.word	0x00736d20
2000be54:	69646461 	.word	0x69646461
2000be58:	6320676e 	.word	0x6320676e
2000be5c:	6e61656c 	.word	0x6e61656c
2000be60:	74207075 	.word	0x74207075
2000be64:	6966206f 	.word	0x6966206f
2000be68:	69206572 	.word	0x69206572
2000be6c:	7525206e 	.word	0x7525206e
2000be70:	00736d20 	.word	0x00736d20
2000be74:	64333025 	.word	0x64333025
2000be78:	00000000 	.word	0x00000000
2000be7c:	77617264 	.word	0x77617264
2000be80:	20676e69 	.word	0x20676e69
2000be84:	67726174 	.word	0x67726174
2000be88:	28207465 	.word	0x28207465
2000be8c:	252c7525 	.word	0x252c7525
2000be90:	00002975 	.word	0x00002975
2000be94:	64323025 	.word	0x64323025
2000be98:	00000000 	.word	0x00000000
2000be9c:	74697277 	.word	0x74697277
2000bea0:	20676e69 	.word	0x20676e69
2000bea4:	746f6873 	.word	0x746f6873
2000bea8:	75252073 	.word	0x75252073
2000beac:	00000000 	.word	0x00000000
2000beb0:	74697277 	.word	0x74697277
2000beb4:	20676e69 	.word	0x20676e69
2000beb8:	74736964 	.word	0x74736964
2000bebc:	65636e61 	.word	0x65636e61
2000bec0:	00752520 	.word	0x00752520
2000bec4:	4f545541 	.word	0x4f545541
2000bec8:	00002020 	.word	0x00002020
2000becc:	4d524f4e 	.word	0x4d524f4e
2000bed0:	00004c41 	.word	0x00004c41
2000bed4:	74697277 	.word	0x74697277
2000bed8:	20676e69 	.word	0x20676e69
2000bedc:	65646f6d 	.word	0x65646f6d
2000bee0:	00752520 	.word	0x00752520
2000bee4:	61656c63 	.word	0x61656c63
2000bee8:	676e696e 	.word	0x676e696e
2000beec:	20707520 	.word	0x20707520
2000bef0:	61647075 	.word	0x61647075
2000bef4:	00006574 	.word	0x00006574

2000bef8 <__func__.4321>:
2000bef8:	70736964 6470755f 6e69665f 00687369     disp_upd_finish.

2000bf08 <__func__.4313>:
2000bf08:	70736964 6972775f 6d5f6574 0065646f     disp_write_mode.

2000bf18 <__func__.4305>:
2000bf18:	70736964 6972775f 645f6574 00747369     disp_write_dist.

2000bf28 <__func__.4296>:
2000bf28:	70736964 6972775f 735f6574 73746f68     disp_write_shots
2000bf38:	00000000                                ....

2000bf3c <__func__.4279>:
2000bf3c:	70736964 6972775f 745f6574 65677261     disp_write_targe
2000bf4c:	00000074                                t...

2000bf50 <__func__.4204>:
2000bf50:	70736964 6470755f 00657461 70616548     disp_update.Heap
2000bf60:	646e6120 61747320 63206b63 696c6c6f      and stack colli
2000bf70:	6e6f6973 0000000a                       sion....

2000bf78 <g_config_reg_lut>:
2000bf78:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000bf88:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000bf98:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000bfa8:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000bfb8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000bfc8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000bfd8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000bfe8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000bff8 <g_gpio_irqn_lut>:
2000bff8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000c008:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000c018:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000c028:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000c038 <C.18.2576>:
2000c038:	00000001 00000002 00000004 00000001     ................

2000c048 <_global_impure_ptr>:
2000c048:	2000c310 00000043 0000000a              ... C.......

2000c054 <blanks.3595>:
2000c054:	20202020 20202020 20202020 20202020                     

2000c064 <zeroes.3596>:
2000c064:	30303030 30303030 30303030 30303030     0000000000000000
2000c074:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000c084:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000c094:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000c0a4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000c0b4:	00000030                                0...

2000c0b8 <blanks.3577>:
2000c0b8:	20202020 20202020 20202020 20202020                     

2000c0c8 <zeroes.3578>:
2000c0c8:	30303030 30303030 30303030 30303030     0000000000000000
2000c0d8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000c0e8 <__sf_fake_stdin>:
	...

2000c108 <__sf_fake_stdout>:
	...

2000c128 <__sf_fake_stderr>:
	...

2000c148 <charset>:
2000c148:	2000c180                                ... 

2000c14c <lconv>:
2000c14c:	2000c17c 2000c084 2000c084 2000c084     |.. ... ... ... 
2000c15c:	2000c084 2000c084 2000c084 2000c084     ... ... ... ... 
2000c16c:	2000c084 2000c084 ffffffff ffffffff     ... ... ........
2000c17c:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000c18c:	00000000                                ....

2000c190 <__mprec_tens>:
2000c190:	00000000 3ff00000 00000000 40240000     .......?......$@
2000c1a0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000c1b0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000c1c0:	00000000 412e8480 00000000 416312d0     .......A......cA
2000c1d0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000c1e0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000c1f0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000c200:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000c210:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000c220:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000c230:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000c240:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000c250:	79d99db4 44ea7843                       ...yCx.D

2000c258 <p05.2463>:
2000c258:	00000005 00000019 0000007d 00000000     ........}.......

2000c268 <__mprec_bigtens>:
2000c268:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000c278:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000c288:	7f73bf3c 75154fdd                       <.s..O.u

2000c290 <__mprec_tinytens>:
2000c290:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000c2a0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000c2b0:	64ac6f43 0ac80628                       Co.d(...

2000c2b8 <_init>:
2000c2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c2ba:	bf00      	nop
2000c2bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c2be:	bc08      	pop	{r3}
2000c2c0:	469e      	mov	lr, r3
2000c2c2:	4770      	bx	lr

2000c2c4 <_fini>:
2000c2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c2c6:	bf00      	nop
2000c2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c2ca:	bc08      	pop	{r3}
2000c2cc:	469e      	mov	lr, r3
2000c2ce:	4770      	bx	lr

2000c2d0 <__frame_dummy_init_array_entry>:
2000c2d0:	0485 2000                                   ... 

2000c2d4 <__do_global_dtors_aux_fini_array_entry>:
2000c2d4:	0471 2000                                   q.. 
