

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_last_axi_write_tt'
================================================================
* Date:           Mon Jun 26 10:21:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_axi_write_tt  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2336|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     252|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     252|   2399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |NZeros_4_fu_342_p2         |         +|   0|  0|   39|          32|          32|
    |add_ln1105_fu_470_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln1122_fu_568_p2       |         +|   0|  0|   11|          11|          11|
    |add_ln259_fu_208_p2        |         +|   0|  0|   39|          32|           1|
    |add_ln260_1_fu_613_p2      |         +|   0|  0|   13|           4|           4|
    |add_ln260_2_fu_235_p2      |         +|   0|  0|   64|          64|          64|
    |add_ln260_fu_241_p2        |         +|   0|  0|   64|          64|          64|
    |lsb_index_fu_362_p2        |         +|   0|  0|   39|          32|           7|
    |m_5_fu_522_p2              |         +|   0|  0|   71|          64|          64|
    |sub_ln1095_fu_356_p2       |         -|   0|  0|   39|           7|          32|
    |sub_ln1098_fu_388_p2       |         -|   0|  0|   14|           4|           7|
    |sub_ln1106_fu_486_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln1116_fu_562_p2       |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_276_p2            |         -|   0|  0|   92|           1|          85|
    |a_fu_416_p2                |       and|   0|  0|    2|           1|           1|
    |and_ln1100_fu_444_p2       |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_404_p2       |       and|   0|  0|   85|          85|          85|
    |hitNonZero_fu_312_p2       |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln1086_fu_262_p2      |      icmp|   0|  0|   35|          85|           1|
    |icmp_ln1097_fu_378_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1098_fu_410_p2      |      icmp|   0|  0|   35|          85|           1|
    |icmp_ln1105_fu_464_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln259_fu_202_p2       |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln1098_fu_398_p2      |      lshr|   0|  0|  266|           2|          85|
    |lshr_ln1105_fu_480_p2      |      lshr|   0|  0|  266|          85|          85|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln1100_fu_450_p2        |        or|   0|  0|    2|           1|           1|
    |NZeros_6_fu_348_p3         |    select|   0|  0|   32|           1|          32|
    |m_fu_510_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1086_fu_594_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1094_fu_550_p3    |    select|   0|  0|   10|           1|          10|
    |tmp_V_4_fu_282_p3          |    select|   0|  0|   85|           1|          85|
    |shl_ln1106_fu_496_p2       |       shl|   0|  0|  266|          85|          85|
    |shl_ln260_1_fu_640_p2      |       shl|   0|  0|  423|         128|         128|
    |shl_ln260_fu_622_p2        |       shl|   0|  0|   35|           8|          16|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1100_fu_430_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2336|        1092|        1143|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |T_BUS_blk_n_AW           |   9|          2|    1|          2|
    |T_BUS_blk_n_B            |   9|          2|    1|          2|
    |T_BUS_blk_n_W            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   32|         64|
    |i_4_fu_134               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |i_4_fu_134                        |   32|   0|   32|          0|
    |shl_ln260_1_reg_692               |  128|   0|  128|          0|
    |shl_ln260_reg_687                 |   16|   0|   16|          0|
    |trunc_ln260_reg_677               |    1|   0|    1|          0|
    |trunc_ln_reg_682                  |   60|   0|   60|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  252|   0|  252|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_tt|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_tt|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_tt|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_tt|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_tt|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_tt|  return value|
|m_axi_T_BUS_AWVALID   |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWREADY   |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWADDR    |  out|   64|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWID      |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWLEN     |  out|   32|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE    |  out|    3|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWBURST   |  out|    2|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK    |  out|    2|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE   |  out|    4|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWPROT    |  out|    3|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWQOS     |  out|    4|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWREGION  |  out|    4|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_AWUSER    |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WVALID    |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WREADY    |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WDATA     |  out|  128|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WSTRB     |  out|   16|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WLAST     |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WID       |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_WUSER     |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARVALID   |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARREADY   |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARADDR    |  out|   64|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARID      |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARLEN     |  out|   32|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE    |  out|    3|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARBURST   |  out|    2|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK    |  out|    2|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE   |  out|    4|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARPROT    |  out|    3|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARQOS     |  out|    4|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARREGION  |  out|    4|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_ARUSER    |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RVALID    |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RREADY    |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RDATA     |   in|  128|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RLAST     |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RID       |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RFIFONUM  |   in|    5|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RUSER     |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_RRESP     |   in|    2|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_BVALID    |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_BREADY    |  out|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_BRESP     |   in|    2|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_BID       |   in|    1|       m_axi|                                      T_BUS|       pointer|
|m_axi_T_BUS_BUSER     |   in|    1|       m_axi|                                      T_BUS|       pointer|
|add405                |   in|   32|     ap_none|                                     add405|        scalar|
|tt_loc_V_address0     |  out|   12|   ap_memory|                                   tt_loc_V|         array|
|tt_loc_V_ce0          |  out|    1|   ap_memory|                                   tt_loc_V|         array|
|tt_loc_V_q0           |   in|   85|   ap_memory|                                   tt_loc_V|         array|
|tt                    |   in|   64|     ap_none|                                         tt|        scalar|
|zext_ln259            |   in|   35|     ap_none|                                 zext_ln259|        scalar|
|trunc_ln11            |   in|    4|     ap_none|                                 trunc_ln11|        scalar|
+----------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 11 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln11_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln11"   --->   Operation 12 'read' 'trunc_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln259_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln259"   --->   Operation 13 'read' 'zext_ln259_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tt"   --->   Operation 14 'read' 'tt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add405_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add405"   --->   Operation 15 'read' 'add405_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln259_cast = zext i35 %zext_ln259_read"   --->   Operation 16 'zext' 'zext_ln259_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %T_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 2048, void @empty_12, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i_4"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body408"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i32 %i_4" [src/runge_kutta_45.cpp:260]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %T_BUS"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln259 = icmp_eq  i32 %i, i32 %add405_read" [src/runge_kutta_45.cpp:259]   --->   Operation 23 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%add_ln259 = add i32 %i, i32 1" [src/runge_kutta_45.cpp:259]   --->   Operation 24 'add' 'add_ln259' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.body408.split_ifconv, void %write_size.loopexit.exitStub" [src/runge_kutta_45.cpp:259]   --->   Operation 25 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_4_cast186 = zext i32 %i" [src/runge_kutta_45.cpp:260]   --->   Operation 26 'zext' 'i_4_cast186' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i85 %tt_loc_V, i64 0, i64 %i_4_cast186"   --->   Operation 27 'getelementptr' 'tt_loc_V_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12 %tt_loc_V_addr"   --->   Operation 28 'load' 'p_Val2_s' <Predicate = (!icmp_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0" [src/runge_kutta_45.cpp:260]   --->   Operation 29 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i35 %shl_ln6" [src/runge_kutta_45.cpp:260]   --->   Operation 30 'zext' 'zext_ln260_2' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %i" [src/runge_kutta_45.cpp:260]   --->   Operation 31 'trunc' 'trunc_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln260_2 = add i64 %zext_ln260_2, i64 %tt_read" [src/runge_kutta_45.cpp:260]   --->   Operation 32 'add' 'add_ln260_2' <Predicate = (!icmp_ln259)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln260 = add i64 %add_ln260_2, i64 %zext_ln259_cast" [src/runge_kutta_45.cpp:260]   --->   Operation 33 'add' 'add_ln260' <Predicate = (!icmp_ln259)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln260, i32 4, i32 63" [src/runge_kutta_45.cpp:260]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln259 = store i32 %add_ln259, i32 %i_4" [src/runge_kutta_45.cpp:259]   --->   Operation 35 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12 %tt_loc_V_addr"   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (3.00ns)   --->   "%icmp_ln1086 = icmp_eq  i85 %p_Val2_s, i85 0"   --->   Operation 37 'icmp' 'icmp_ln1086' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_s, i32 84"   --->   Operation 38 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (4.12ns)   --->   "%tmp_V = sub i85 0, i85 %p_Val2_s"   --->   Operation 39 'sub' 'tmp_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.05ns)   --->   "%tmp_V_4 = select i1 %p_Result_10, i85 %tmp_V, i85 %p_Val2_s"   --->   Operation 40 'select' 'tmp_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i85.i32.i32, i85 %tmp_V_4, i32 21, i32 84"   --->   Operation 41 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 42 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_s"   --->   Operation 43 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 44 'icmp' 'hitNonZero' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i85 %tmp_V_4"   --->   Operation 45 'trunc' 'trunc_ln1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln1267, i43 8796093022207"   --->   Operation 46 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_11, i1 1"   --->   Operation 47 'ctlz' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_3"   --->   Operation 48 'trunc' 'trunc_ln1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%NZeros_4 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 49 'add' 'NZeros_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%NZeros_6 = select i1 %hitNonZero, i32 %NZeros_4, i32 %NZeros"   --->   Operation 50 'select' 'NZeros_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 85, i32 %NZeros_6"   --->   Operation 51 'sub' 'sub_ln1095' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 52 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 54 'icmp' 'icmp_ln1097' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 55 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 11, i7 %trunc_ln1098"   --->   Operation 56 'sub' 'sub_ln1098' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 57 'zext' 'zext_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i85 38685626227668133590597631, i85 %zext_ln1098"   --->   Operation 58 'lshr' 'lshr_ln1098' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i85 %tmp_V_4, i85 %lshr_ln1098"   --->   Operation 59 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.04ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i85 %p_Result_s, i85 0"   --->   Operation 60 'icmp' 'icmp_ln1098' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 61 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%xor_ln1100 = xor i1 %tmp_4, i1 1"   --->   Operation 63 'xor' 'xor_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %tmp_V_4, i32 %lsb_index"   --->   Operation 64 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%and_ln1100 = and i1 %p_Result_7, i1 %xor_ln1100"   --->   Operation 65 'and' 'and_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 66 'or' 'or_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1100_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 67 'bitconcatenate' 'or_ln1100_3' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 68 'icmp' 'icmp_ln1105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 69 'add' 'add_ln1105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 70 'zext' 'zext_ln1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln1105 = lshr i85 %tmp_V_4, i85 %zext_ln1105"   --->   Operation 71 'lshr' 'lshr_ln1105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 72 'sub' 'sub_ln1106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 73 'zext' 'zext_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln1106 = shl i85 %tmp_V_4, i85 %zext_ln1106"   --->   Operation 74 'shl' 'shl_ln1106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106 = trunc i85 %lshr_ln1105"   --->   Operation 75 'trunc' 'trunc_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106_2 = trunc i85 %shl_ln1106"   --->   Operation 76 'trunc' 'trunc_ln1106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_2"   --->   Operation 77 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1112 = zext i2 %or_ln1100_3"   --->   Operation 78 'zext' 'zext_ln1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (4.67ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln1112"   --->   Operation 79 'add' 'm_5' <Predicate = true> <Delay = 4.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 80 'partselect' 'm_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%zext_ln1113 = zext i63 %m_8"   --->   Operation 81 'zext' 'zext_ln1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 82 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_8, i11 1023, i11 1022"   --->   Operation 83 'select' 'select_ln1094' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_6"   --->   Operation 84 'trunc' 'trunc_ln1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 30, i11 %trunc_ln1094"   --->   Operation 85 'sub' 'sub_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 86 'add' 'add_ln1122' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln1122"   --->   Operation 87 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%p_Result_12 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_5, i32 52, i32 63"   --->   Operation 88 'partset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_12"   --->   Operation 89 'select' 'select_ln1086' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln260, i3 0" [src/runge_kutta_45.cpp:260]   --->   Operation 90 'bitconcatenate' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%zext_ln260 = zext i64 %select_ln1086" [src/runge_kutta_45.cpp:260]   --->   Operation 91 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln260_1 = add i4 %trunc_ln11_read, i4 %trunc_ln260_1" [src/runge_kutta_45.cpp:260]   --->   Operation 92 'add' 'add_ln260_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i4 %add_ln260_1" [src/runge_kutta_45.cpp:260]   --->   Operation 93 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.25ns)   --->   "%shl_ln260 = shl i16 255, i16 %zext_ln260_1" [src/runge_kutta_45.cpp:260]   --->   Operation 94 'shl' 'shl_ln260' <Predicate = true> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%shl_ln260_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln260_1, i3 0" [src/runge_kutta_45.cpp:260]   --->   Operation 95 'bitconcatenate' 'shl_ln260_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%zext_ln260_3 = zext i7 %shl_ln260_2" [src/runge_kutta_45.cpp:260]   --->   Operation 96 'zext' 'zext_ln260_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln260_1 = shl i128 %zext_ln260, i128 %zext_ln260_3" [src/runge_kutta_45.cpp:260]   --->   Operation 97 'shl' 'shl_ln260_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i60 %trunc_ln" [src/runge_kutta_45.cpp:260]   --->   Operation 98 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i128 %T_BUS, i64 %sext_ln260" [src/runge_kutta_45.cpp:260]   --->   Operation 99 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i64 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:260]   --->   Operation 100 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 101 [1/1] (36.5ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %T_BUS_addr, i128 %shl_ln260_1, i16 %shl_ln260" [src/runge_kutta_45.cpp:260]   --->   Operation 101 'write' 'write_ln260' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 102 [5/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 102 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 103 [4/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 103 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 104 [3/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 104 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 105 [2/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 105 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/runge_kutta_45.cpp:259]   --->   Operation 106 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 107 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body408" [src/runge_kutta_45.cpp:259]   --->   Operation 108 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ T_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add405]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tt_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln259]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                (alloca        ) [ 010000000]
trunc_ln11_read    (read          ) [ 011000000]
zext_ln259_read    (read          ) [ 000000000]
tt_read            (read          ) [ 000000000]
add405_read        (read          ) [ 000000000]
zext_ln259_cast    (zext          ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
store_ln0          (store         ) [ 000000000]
br_ln0             (br            ) [ 000000000]
i                  (load          ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specpipeline_ln0   (specpipeline  ) [ 000000000]
icmp_ln259         (icmp          ) [ 011111110]
add_ln259          (add           ) [ 000000000]
br_ln259           (br            ) [ 000000000]
i_4_cast186        (zext          ) [ 000000000]
tt_loc_V_addr      (getelementptr ) [ 011000000]
shl_ln6            (bitconcatenate) [ 000000000]
zext_ln260_2       (zext          ) [ 000000000]
trunc_ln260        (trunc         ) [ 011000000]
add_ln260_2        (add           ) [ 000000000]
add_ln260          (add           ) [ 000000000]
trunc_ln           (partselect    ) [ 011000000]
store_ln259        (store         ) [ 000000000]
p_Val2_s           (load          ) [ 000000000]
icmp_ln1086        (icmp          ) [ 000000000]
p_Result_10        (bitselect     ) [ 000000000]
tmp_V              (sub           ) [ 000000000]
tmp_V_4            (select        ) [ 000000000]
t                  (partselect    ) [ 000000000]
tmp_s              (ctlz          ) [ 000000000]
NZeros             (trunc         ) [ 000000000]
hitNonZero         (icmp          ) [ 000000000]
trunc_ln1267       (trunc         ) [ 000000000]
p_Result_11        (bitconcatenate) [ 000000000]
tmp_3              (ctlz          ) [ 000000000]
trunc_ln1269       (trunc         ) [ 000000000]
NZeros_4           (add           ) [ 000000000]
NZeros_6           (select        ) [ 000000000]
sub_ln1095         (sub           ) [ 000000000]
lsb_index          (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
icmp_ln1097        (icmp          ) [ 000000000]
trunc_ln1098       (trunc         ) [ 000000000]
sub_ln1098         (sub           ) [ 000000000]
zext_ln1098        (zext          ) [ 000000000]
lshr_ln1098        (lshr          ) [ 000000000]
p_Result_s         (and           ) [ 000000000]
icmp_ln1098        (icmp          ) [ 000000000]
a                  (and           ) [ 000000000]
tmp_4              (bitselect     ) [ 000000000]
xor_ln1100         (xor           ) [ 000000000]
p_Result_7         (bitselect     ) [ 000000000]
and_ln1100         (and           ) [ 000000000]
or_ln1100          (or            ) [ 000000000]
or_ln1100_3        (bitconcatenate) [ 000000000]
icmp_ln1105        (icmp          ) [ 000000000]
add_ln1105         (add           ) [ 000000000]
zext_ln1105        (zext          ) [ 000000000]
lshr_ln1105        (lshr          ) [ 000000000]
sub_ln1106         (sub           ) [ 000000000]
zext_ln1106        (zext          ) [ 000000000]
shl_ln1106         (shl           ) [ 000000000]
trunc_ln1106       (trunc         ) [ 000000000]
trunc_ln1106_2     (trunc         ) [ 000000000]
m                  (select        ) [ 000000000]
zext_ln1112        (zext          ) [ 000000000]
m_5                (add           ) [ 000000000]
m_8                (partselect    ) [ 000000000]
zext_ln1113        (zext          ) [ 000000000]
p_Result_8         (bitselect     ) [ 000000000]
select_ln1094      (select        ) [ 000000000]
trunc_ln1094       (trunc         ) [ 000000000]
sub_ln1116         (sub           ) [ 000000000]
add_ln1122         (add           ) [ 000000000]
tmp_5              (bitconcatenate) [ 000000000]
p_Result_12        (partset       ) [ 000000000]
select_ln1086      (select        ) [ 000000000]
trunc_ln260_1      (bitconcatenate) [ 000000000]
zext_ln260         (zext          ) [ 000000000]
add_ln260_1        (add           ) [ 000000000]
zext_ln260_1       (zext          ) [ 000000000]
shl_ln260          (shl           ) [ 010100000]
shl_ln260_2        (bitconcatenate) [ 000000000]
zext_ln260_3       (zext          ) [ 000000000]
shl_ln260_1        (shl           ) [ 010100000]
sext_ln260         (sext          ) [ 000000000]
T_BUS_addr         (getelementptr ) [ 010111111]
empty              (writereq      ) [ 000000000]
write_ln260        (write         ) [ 000000000]
specloopname_ln259 (specloopname  ) [ 000000000]
empty_59           (writeresp     ) [ 000000000]
br_ln259           (br            ) [ 000000000]
ret_ln0            (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="T_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add405">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add405"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tt_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln259">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i85.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i21.i43"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln11_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln11_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln259_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="35" slack="0"/>
<pin id="146" dir="0" index="1" bw="35" slack="0"/>
<pin id="147" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln259_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tt_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tt_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add405_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add405_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_writeresp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_59/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln260_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="128" slack="1"/>
<pin id="172" dir="0" index="2" bw="128" slack="1"/>
<pin id="173" dir="0" index="3" bw="16" slack="1"/>
<pin id="174" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln260/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tt_loc_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="85" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln259_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="35" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln259_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln259/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln259_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_4_cast186_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast186/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="shl_ln6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="35" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln260_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="35" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln260_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln260_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="35" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260_2/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln260_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="35" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="60" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="7" slack="0"/>
<pin id="252" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln259_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln1086_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="85" slack="0"/>
<pin id="264" dir="0" index="1" bw="85" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_10_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="85" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="85" slack="0"/>
<pin id="279" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_V_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="85" slack="0"/>
<pin id="285" dir="0" index="2" bw="85" slack="0"/>
<pin id="286" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="t_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="85" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="8" slack="0"/>
<pin id="295" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="NZeros_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="hitNonZero_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln1267_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="85" slack="0"/>
<pin id="320" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1267/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_11_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="21" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln1269_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1269/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="NZeros_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_4/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="NZeros_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_6/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub_ln1095_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1095/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="lsb_index_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln1097_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="0" index="1" bw="31" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1097/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln1098_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln1098_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1098/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1098_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lshr_ln1098_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1098/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Result_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="85" slack="0"/>
<pin id="406" dir="0" index="1" bw="85" slack="0"/>
<pin id="407" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln1098_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="85" slack="0"/>
<pin id="412" dir="0" index="1" bw="85" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1098/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="a_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln1100_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1100/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Result_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="85" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln1100_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1100/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln1100_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1100/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln1100_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1100_3/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln1105_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1105/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln1105_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln1105_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="lshr_ln1105_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="85" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1105/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sub_ln1106_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1106/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln1106_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1106/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln1106_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="85" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1106/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln1106_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="85" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln1106_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="85" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106_2/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="m_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="0" index="2" bw="64" slack="0"/>
<pin id="514" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln1112_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1112/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="m_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="2" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="m_8_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="63" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="0" index="3" bw="7" slack="0"/>
<pin id="533" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_8/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln1113_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="63" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1113/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_Result_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln1094_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="11" slack="0"/>
<pin id="554" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1094/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln1094_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sub_ln1116_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="11" slack="0"/>
<pin id="565" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln1122_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="0" index="1" bw="11" slack="0"/>
<pin id="571" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="11" slack="0"/>
<pin id="578" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Result_12_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="63" slack="0"/>
<pin id="585" dir="0" index="2" bw="12" slack="0"/>
<pin id="586" dir="0" index="3" bw="7" slack="0"/>
<pin id="587" dir="0" index="4" bw="7" slack="0"/>
<pin id="588" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln1086_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="0" index="2" bw="64" slack="0"/>
<pin id="598" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1086/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln260_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="1"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln260_1/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln260_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln260_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260_1/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln260_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260_1/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln260_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="0"/>
<pin id="625" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln260/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="shl_ln260_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="0" index="1" bw="4" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln260_2/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln260_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260_3/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln260_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln260_1/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln260_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="60" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln260/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="T_BUS_addr_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="T_BUS_addr/2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="663" class="1005" name="trunc_ln11_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln259_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="6"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln259 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tt_loc_V_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="1"/>
<pin id="674" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tt_loc_V_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln260_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln260 "/>
</bind>
</comp>

<comp id="682" class="1005" name="trunc_ln_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="60" slack="1"/>
<pin id="684" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="687" class="1005" name="shl_ln260_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln260 "/>
</bind>
</comp>

<comp id="692" class="1005" name="shl_ln260_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="128" slack="1"/>
<pin id="694" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln260_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="T_BUS_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="128" slack="1"/>
<pin id="699" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="T_BUS_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="124" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="126" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="128" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="144" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="156" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="199" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="199" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="199" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="150" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="190" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="208" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="184" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="184" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="184" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="268" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="184" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="290" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="290" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="282" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="76" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="322" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="308" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="312" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="308" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="348" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="80" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="82" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="382"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="356" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="88" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="90" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="282" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="378" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="92" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="362" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="84" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="282" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="362" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="430" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="416" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="94" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="96" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="362" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="26" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="356" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="282" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="100" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="356" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="282" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="480" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="496" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="464" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="502" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="456" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="510" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="102" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="12" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="58" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="528" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="522" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="100" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="106" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="108" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="348" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="110" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="550" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="112" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="268" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="568" pin="2"/><net_sink comp="574" pin=2"/></net>

<net id="589"><net_src comp="114" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="538" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="574" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="116" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="593"><net_src comp="58" pin="0"/><net_sink comp="582" pin=4"/></net>

<net id="599"><net_src comp="262" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="48" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="582" pin="5"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="118" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="594" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="602" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="120" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="122" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="613" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="52" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="609" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="653"><net_src comp="0" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="655"><net_src comp="649" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="659"><net_src comp="134" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="666"><net_src comp="138" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="671"><net_src comp="202" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="177" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="680"><net_src comp="231" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="685"><net_src comp="247" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="690"><net_src comp="622" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="695"><net_src comp="640" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="700"><net_src comp="649" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="162" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: T_BUS | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_last_axi_write_tt : T_BUS | {}
	Port: runge_kutta_45_Pipeline_last_axi_write_tt : add405 | {1 }
	Port: runge_kutta_45_Pipeline_last_axi_write_tt : tt_loc_V | {1 2 }
	Port: runge_kutta_45_Pipeline_last_axi_write_tt : tt | {1 }
	Port: runge_kutta_45_Pipeline_last_axi_write_tt : zext_ln259 | {1 }
	Port: runge_kutta_45_Pipeline_last_axi_write_tt : trunc_ln11 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln259 : 2
		add_ln259 : 2
		br_ln259 : 3
		i_4_cast186 : 2
		tt_loc_V_addr : 3
		p_Val2_s : 4
		shl_ln6 : 2
		zext_ln260_2 : 3
		trunc_ln260 : 2
		add_ln260_2 : 4
		add_ln260 : 5
		trunc_ln : 6
		store_ln259 : 3
	State 2
		icmp_ln1086 : 1
		p_Result_10 : 1
		tmp_V : 1
		tmp_V_4 : 2
		t : 3
		tmp_s : 4
		NZeros : 5
		hitNonZero : 4
		trunc_ln1267 : 3
		p_Result_11 : 4
		tmp_3 : 5
		trunc_ln1269 : 6
		NZeros_4 : 7
		NZeros_6 : 8
		sub_ln1095 : 9
		lsb_index : 10
		tmp : 11
		icmp_ln1097 : 12
		trunc_ln1098 : 10
		sub_ln1098 : 11
		zext_ln1098 : 12
		lshr_ln1098 : 13
		p_Result_s : 14
		icmp_ln1098 : 14
		a : 15
		tmp_4 : 11
		xor_ln1100 : 12
		p_Result_7 : 11
		and_ln1100 : 12
		or_ln1100 : 15
		or_ln1100_3 : 15
		icmp_ln1105 : 11
		add_ln1105 : 10
		zext_ln1105 : 11
		lshr_ln1105 : 12
		sub_ln1106 : 10
		zext_ln1106 : 11
		shl_ln1106 : 12
		trunc_ln1106 : 13
		trunc_ln1106_2 : 13
		m : 14
		zext_ln1112 : 16
		m_5 : 17
		m_8 : 18
		zext_ln1113 : 19
		p_Result_8 : 18
		select_ln1094 : 19
		trunc_ln1094 : 9
		sub_ln1116 : 10
		add_ln1122 : 20
		tmp_5 : 21
		p_Result_12 : 22
		select_ln1086 : 23
		zext_ln260 : 24
		add_ln260_1 : 1
		zext_ln260_1 : 2
		shl_ln260 : 3
		shl_ln260_2 : 2
		zext_ln260_3 : 3
		shl_ln260_1 : 25
		T_BUS_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      shl_ln1106_fu_496      |    0    |   266   |
|    shl   |       shl_ln260_fu_622      |    0    |    19   |
|          |      shl_ln260_1_fu_640     |    0    |   182   |
|----------|-----------------------------|---------|---------|
|          |       add_ln259_fu_208      |    0    |    39   |
|          |      add_ln260_2_fu_235     |    0    |    64   |
|          |       add_ln260_fu_241      |    0    |    64   |
|          |       NZeros_4_fu_342       |    0    |    39   |
|    add   |       lsb_index_fu_362      |    0    |    39   |
|          |      add_ln1105_fu_470      |    0    |    39   |
|          |          m_5_fu_522         |    0    |    71   |
|          |      add_ln1122_fu_568      |    0    |    11   |
|          |      add_ln260_1_fu_613     |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1098_fu_398     |    0    |    15   |
|          |      lshr_ln1105_fu_480     |    0    |   266   |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_4_fu_282       |    0    |    85   |
|          |       NZeros_6_fu_348       |    0    |    32   |
|  select  |           m_fu_510          |    0    |    64   |
|          |     select_ln1094_fu_550    |    0    |    11   |
|          |     select_ln1086_fu_594    |    0    |    64   |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_276        |    0    |    92   |
|          |      sub_ln1095_fu_356      |    0    |    39   |
|    sub   |      sub_ln1098_fu_388      |    0    |    14   |
|          |      sub_ln1106_fu_486      |    0    |    39   |
|          |      sub_ln1116_fu_562      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln259_fu_202      |    0    |    18   |
|          |      icmp_ln1086_fu_262     |    0    |    35   |
|   icmp   |      hitNonZero_fu_312      |    0    |    29   |
|          |      icmp_ln1097_fu_378     |    0    |    17   |
|          |      icmp_ln1098_fu_410     |    0    |    35   |
|          |      icmp_ln1105_fu_464     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_404      |    0    |    85   |
|    and   |           a_fu_416          |    0    |    2    |
|          |      and_ln1100_fu_444      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1100_fu_430      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1100_fu_450      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          | trunc_ln11_read_read_fu_138 |    0    |    0    |
|   read   | zext_ln259_read_read_fu_144 |    0    |    0    |
|          |     tt_read_read_fu_150     |    0    |    0    |
|          |   add405_read_read_fu_156   |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_162    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln260_write_fu_169  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln259_cast_fu_190   |    0    |    0    |
|          |      i_4_cast186_fu_214     |    0    |    0    |
|          |     zext_ln260_2_fu_227     |    0    |    0    |
|          |      zext_ln1098_fu_394     |    0    |    0    |
|          |      zext_ln1105_fu_476     |    0    |    0    |
|   zext   |      zext_ln1106_fu_492     |    0    |    0    |
|          |      zext_ln1112_fu_518     |    0    |    0    |
|          |      zext_ln1113_fu_538     |    0    |    0    |
|          |      zext_ln260_fu_609      |    0    |    0    |
|          |     zext_ln260_1_fu_618     |    0    |    0    |
|          |     zext_ln260_3_fu_636     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        shl_ln6_fu_219       |    0    |    0    |
|          |      p_Result_11_fu_322     |    0    |    0    |
|bitconcatenate|      or_ln1100_3_fu_456     |    0    |    0    |
|          |         tmp_5_fu_574        |    0    |    0    |
|          |     trunc_ln260_1_fu_602    |    0    |    0    |
|          |      shl_ln260_2_fu_628     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln260_fu_231     |    0    |    0    |
|          |        NZeros_fu_308        |    0    |    0    |
|          |     trunc_ln1267_fu_318     |    0    |    0    |
|   trunc  |     trunc_ln1269_fu_338     |    0    |    0    |
|          |     trunc_ln1098_fu_384     |    0    |    0    |
|          |     trunc_ln1106_fu_502     |    0    |    0    |
|          |    trunc_ln1106_2_fu_506    |    0    |    0    |
|          |     trunc_ln1094_fu_558     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln_fu_247       |    0    |    0    |
|partselect|           t_fu_290          |    0    |    0    |
|          |          tmp_fu_368         |    0    |    0    |
|          |          m_8_fu_528         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_10_fu_268     |    0    |    0    |
| bitselect|         tmp_4_fu_422        |    0    |    0    |
|          |      p_Result_7_fu_436      |    0    |    0    |
|          |      p_Result_8_fu_542      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   ctlz   |         tmp_s_fu_300        |    0    |    0    |
|          |         tmp_3_fu_330        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_12_fu_582     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln260_fu_646      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1823  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   T_BUS_addr_reg_697  |   128  |
|      i_4_reg_656      |   32   |
|   icmp_ln259_reg_668  |    1   |
|  shl_ln260_1_reg_692  |   128  |
|   shl_ln260_reg_687   |   16   |
|trunc_ln11_read_reg_663|    4   |
|  trunc_ln260_reg_677  |    1   |
|    trunc_ln_reg_682   |   60   |
| tt_loc_V_addr_reg_672 |   12   |
+-----------------------+--------+
|         Total         |   382  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_162 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_162 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_184  |  p0  |   2  |  12  |   24   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   282  ||  4.764  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1823  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |   382  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   382  |  1841  |
+-----------+--------+--------+--------+
