# EE533_Lab4_Report

## 1. Download and Setup Fedora VM

![Screenshot 2025-02-05 102814](C:\Users\StepF\Documents\GitHub\ee533\lab 4\Pic\Screenshot 2025-02-05 102814.png)

## 2. Compile and generate a design bitfile for NetFPGA

### 2.1 Extract ids_hw and copy all Verilog and ip core files into ids_hw/src

![Screenshot 2025-02-05 130858](C:\Users\StepF\Documents\GitHub\ee533\lab 4\Pic\Screenshot 2025-02-05 130858.png)

### 2.2 Copy all of source files within ids_hw into corresponding folders into NetFPGA project folder

![Screenshot 2025-02-05 131118](C:\Users\StepF\Documents\GitHub\ee533\lab 4\Pic\Screenshot 2025-02-05 131118.png)

### 2.3 Compile the design by 'cd' into the synth folder type 'make'

![Screenshot 2025-02-05 131155](C:\Users\StepF\Documents\GitHub\ee533\lab 4\Pic\Screenshot 2025-02-05 131155.png)

### 2.4 '*.bit' file generated

![Screenshot 2025-02-05 131422](C:\Users\StepF\Documents\GitHub\ee533\lab 4\Pic\Screenshot 2025-02-05 131422.png)

## 3. Set Up VPN to USC

![Screenshot 2025-02-05 131605](C:\Users\StepF\Documents\GitHub\ee533\lab 4\Pic\Screenshot 2025-02-05 131605.png)

## 4. NetFPGA Environment

