Analysis & Synthesis report for VGA-Camera-2006
Fri Nov 09 16:45:25 2012
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated
 15. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|altsyncram_chq1:altsyncram1
 16. Parameter Settings for User Entity Instance: DIVIDE:inst10
 17. Parameter Settings for User Entity Instance: altaccumulate0:inst2|altaccumulate:altaccumulate_component
 18. Parameter Settings for User Entity Instance: lpm_dff1:inst5|lpm_ff:lpm_ff_component
 19. Parameter Settings for User Entity Instance: DIVIDE:inst11
 20. Parameter Settings for User Entity Instance: altaccumulate0:inst14|altaccumulate:altaccumulate_component
 21. Parameter Settings for User Entity Instance: lpm_dff1:inst6|lpm_ff:lpm_ff_component
 22. Parameter Settings for User Entity Instance: lpm_dff1:inst3|lpm_ff:lpm_ff_component
 23. Parameter Settings for User Entity Instance: lpm_dff1:inst4|lpm_ff:lpm_ff_component
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 26. SignalTap II Logic Analyzer Settings
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 09 16:45:25 2012          ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; VGA-Camera-2006                                ;
; Top-level Entity Name              ; VGA-Camera-2006                                ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 2,603                                          ;
;     Total combinational functions  ; 1,291                                          ;
;     Dedicated logic registers      ; 1,877                                          ;
; Total registers                    ; 1877                                           ;
; Total pins                         ; 35                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 59,904                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8T144C7        ;                    ;
; Top-level entity name                                                      ; VGA-Camera-2006    ; VGA-Camera-2006    ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Maximum Number of M4K/M9K/M20K Memory Blocks                               ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path                                ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ;
+-----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+
; VGA-Camera-2006.bdf                                             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf                   ;
; Debouncer.vhd                                                   ; yes             ; User VHDL File                     ; C:/Users/student/Desktop/LatestVGA141112/Debouncer.vhd                         ;
; lpm_dff1.vhd                                                    ; yes             ; User Wizard-Generated File         ; C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd                          ;
; Slowcounter.vhd                                                 ; yes             ; User VHDL File                     ; C:/Users/student/Desktop/LatestVGA141112/Slowcounter.vhd                       ;
; SyncProcessor.vhd                                               ; yes             ; User VHDL File                     ; C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd                     ;
; denom.vhd                                                       ; yes             ; User VHDL File                     ; C:/Users/student/Desktop/LatestVGA141112/denom.vhd                             ;
; led.vhd                                                         ; yes             ; User VHDL File                     ; C:/Users/student/Desktop/LatestVGA141112/led.vhd                               ;
; divide.tdf                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/divide.tdf                   ;
; alt_u_div.inc                                                   ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.inc                ;
; alt_u_div.tdf                                                   ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf                ;
; lpm_add_sub.inc                                                 ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; aglobal110.inc                                                  ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc               ;
; alt_nonrestoring_divide.inc                                     ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_nonrestoring_divide.inc  ;
; lpm_add_sub.tdf                                                 ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;
; addcore.inc                                                     ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/addcore.inc                  ;
; look_add.inc                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/look_add.inc                 ;
; bypassff.inc                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;
; alt_stratix_add_sub.inc                                         ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;
; db/add_sub_lkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_lkc.tdf                    ;
; db/add_sub_mkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_mkc.tdf                    ;
; db/add_sub_nkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_nkc.tdf                    ;
; db/add_sub_okc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_okc.tdf                    ;
; db/add_sub_pkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_pkc.tdf                    ;
; db/add_sub_qkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_qkc.tdf                    ;
; db/add_sub_rkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_rkc.tdf                    ;
; db/add_sub_skc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_skc.tdf                    ;
; db/add_sub_tkc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_tkc.tdf                    ;
; db/add_sub_5mc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_5mc.tdf                    ;
; db/add_sub_6mc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_6mc.tdf                    ;
; db/add_sub_7mc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_7mc.tdf                    ;
; db/add_sub_8mc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_8mc.tdf                    ;
; db/add_sub_9mc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_9mc.tdf                    ;
; db/add_sub_amc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_amc.tdf                    ;
; db/add_sub_bmc.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/add_sub_bmc.tdf                    ;
; altaccumulate0.vhd                                              ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd                    ;
; altaccumulate.tdf                                               ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altaccumulate.tdf            ;
; accumulate_no_wys.inc                                           ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/accumulate_no_wys.inc        ;
; altaccumulate_stratix.inc                                       ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altaccumulate_stratix.inc    ;
; db/accum_jsf.tdf                                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/accum_jsf.tdf                      ;
; lpm_ff.tdf                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf                   ;
; lpm_constant.inc                                                ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;
; sld_signaltap.vhd                                               ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; dffeea.inc                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                    ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                          ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                                                  ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                                           ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                                     ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                                  ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                                                   ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_4t14.tdf                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_4t14.tdf                ;
; db/altsyncram_chq1.tdf                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_chq1.tdf                ;
; altdpram.tdf                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                                     ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                                             ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                                  ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;
; db/mux_eoc.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/mux_eoc.tdf                        ;
; lpm_decode.tdf                                                  ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                                      ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                                 ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/decode_rqf.tdf                     ;
; lpm_counter.tdf                                                 ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; cmpconst.inc                                                    ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                                 ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                                         ; yes             ; Megafunction                       ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_idi.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cntr_idi.tdf                       ;
; db/cmpr_bcc.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cmpr_bcc.tdf                       ;
; db/cntr_v1j.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cntr_v1j.tdf                       ;
; db/cntr_1ci.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cntr_1ci.tdf                       ;
; db/cmpr_9cc.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cmpr_9cc.tdf                       ;
; db/cntr_gui.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cntr_gui.tdf                       ;
; db/cmpr_5cc.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cmpr_5cc.tdf                       ;
; sld_rom_sr.vhd                                                  ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_os14.tdf ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_os14.tdf                ;
; C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_0hq1.tdf ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_0hq1.tdf                ;
; C:/Users/student/Desktop/LatestVGA141112/db/cntr_cdi.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Desktop/LatestVGA141112/db/cntr_cdi.tdf                       ;
+-----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,603 ;
;                                             ;       ;
; Total combinational functions               ; 1291  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 411   ;
;     -- 3 input functions                    ; 446   ;
;     -- <=2 input functions                  ; 434   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 946   ;
;     -- arithmetic mode                      ; 345   ;
;                                             ;       ;
; Total registers                             ; 1877  ;
;     -- Dedicated logic registers            ; 1877  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 35    ;
; Total memory bits                           ; 59904 ;
; Maximum fan-out node                        ; D7_2  ;
; Maximum fan-out                             ; 1193  ;
; Total fan-out                               ; 11580 ;
; Average fan-out                             ; 3.48  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                             ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |VGA-Camera-2006                                                                                     ; 1291 (5)          ; 1877 (0)     ; 59904       ; 0            ; 0       ; 0         ; 35   ; 0            ; |VGA-Camera-2006                                                                                                                                                                                                                                                                                                ;              ;
;    |DIVIDE:inst10|                                                                                   ; 229 (0)           ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10                                                                                                                                                                                                                                                                                  ;              ;
;       |alt_u_div:the_divider|                                                                        ; 229 (93)          ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider                                                                                                                                                                                                                                                            ;              ;
;          |lpm_add_sub:$00013|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00013                                                                                                                                                                                                                                         ;              ;
;             |add_sub_qkc:auto_generated|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00013|add_sub_qkc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00015|                                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00015                                                                                                                                                                                                                                         ;              ;
;             |add_sub_rkc:auto_generated|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00015|add_sub_rkc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00017|                                                                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00017                                                                                                                                                                                                                                         ;              ;
;             |add_sub_skc:auto_generated|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00017|add_sub_skc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00019|                                                                        ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00019                                                                                                                                                                                                                                         ;              ;
;             |add_sub_tkc:auto_generated|                                                             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00019|add_sub_tkc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00021|                                                                        ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00021                                                                                                                                                                                                                                         ;              ;
;             |add_sub_5mc:auto_generated|                                                             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00021|add_sub_5mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00023|                                                                        ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00023                                                                                                                                                                                                                                         ;              ;
;             |add_sub_6mc:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00023|add_sub_6mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00025|                                                                        ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00025                                                                                                                                                                                                                                         ;              ;
;             |add_sub_7mc:auto_generated|                                                             ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00025|add_sub_7mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00027|                                                                        ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027                                                                                                                                                                                                                                         ;              ;
;             |add_sub_8mc:auto_generated|                                                             ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00029|                                                                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029                                                                                                                                                                                                                                         ;              ;
;             |add_sub_9mc:auto_generated|                                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00031|                                                                        ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031                                                                                                                                                                                                                                         ;              ;
;             |add_sub_amc:auto_generated|                                                             ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00033|                                                                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033                                                                                                                                                                                                                                         ;              ;
;             |add_sub_bmc:auto_generated|                                                             ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated                                                                                                                                                                                                              ;              ;
;    |DIVIDE:inst11|                                                                                   ; 229 (0)           ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11                                                                                                                                                                                                                                                                                  ;              ;
;       |alt_u_div:the_divider|                                                                        ; 229 (93)          ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider                                                                                                                                                                                                                                                            ;              ;
;          |lpm_add_sub:$00013|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00013                                                                                                                                                                                                                                         ;              ;
;             |add_sub_qkc:auto_generated|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00013|add_sub_qkc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00015|                                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00015                                                                                                                                                                                                                                         ;              ;
;             |add_sub_rkc:auto_generated|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00015|add_sub_rkc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00017|                                                                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00017                                                                                                                                                                                                                                         ;              ;
;             |add_sub_skc:auto_generated|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00017|add_sub_skc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00019|                                                                        ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00019                                                                                                                                                                                                                                         ;              ;
;             |add_sub_tkc:auto_generated|                                                             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00019|add_sub_tkc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00021|                                                                        ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00021                                                                                                                                                                                                                                         ;              ;
;             |add_sub_5mc:auto_generated|                                                             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00021|add_sub_5mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00023|                                                                        ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00023                                                                                                                                                                                                                                         ;              ;
;             |add_sub_6mc:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00023|add_sub_6mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00025|                                                                        ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00025                                                                                                                                                                                                                                         ;              ;
;             |add_sub_7mc:auto_generated|                                                             ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00025|add_sub_7mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00027|                                                                        ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00027                                                                                                                                                                                                                                         ;              ;
;             |add_sub_8mc:auto_generated|                                                             ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00029|                                                                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00029                                                                                                                                                                                                                                         ;              ;
;             |add_sub_9mc:auto_generated|                                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00031|                                                                        ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00031                                                                                                                                                                                                                                         ;              ;
;             |add_sub_amc:auto_generated|                                                             ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated                                                                                                                                                                                                              ;              ;
;          |lpm_add_sub:$00033|                                                                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00033                                                                                                                                                                                                                                         ;              ;
;             |add_sub_bmc:auto_generated|                                                             ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated                                                                                                                                                                                                              ;              ;
;    |LED_mov:inst20|                                                                                  ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|LED_mov:inst20                                                                                                                                                                                                                                                                                 ;              ;
;    |SlowCounter:inst1|                                                                               ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|SlowCounter:inst1                                                                                                                                                                                                                                                                              ;              ;
;    |SyncProcessor:inst|                                                                              ; 42 (42)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|SyncProcessor:inst                                                                                                                                                                                                                                                                             ;              ;
;    |altaccumulate0:inst14|                                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|altaccumulate0:inst14                                                                                                                                                                                                                                                                          ;              ;
;       |altaccumulate:altaccumulate_component|                                                        ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|altaccumulate0:inst14|altaccumulate:altaccumulate_component                                                                                                                                                                                                                                    ;              ;
;          |accum_jsf:accum_cell|                                                                      ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|altaccumulate0:inst14|altaccumulate:altaccumulate_component|accum_jsf:accum_cell                                                                                                                                                                                                               ;              ;
;    |altaccumulate0:inst2|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|altaccumulate0:inst2                                                                                                                                                                                                                                                                           ;              ;
;       |altaccumulate:altaccumulate_component|                                                        ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|altaccumulate0:inst2|altaccumulate:altaccumulate_component                                                                                                                                                                                                                                     ;              ;
;          |accum_jsf:accum_cell|                                                                      ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell                                                                                                                                                                                                                ;              ;
;    |debouncer:inst13|                                                                                ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|debouncer:inst13                                                                                                                                                                                                                                                                               ;              ;
;    |lpm_dff1:inst5|                                                                                  ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|lpm_dff1:inst5                                                                                                                                                                                                                                                                                 ;              ;
;       |lpm_ff:lpm_ff_component|                                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|lpm_dff1:inst5|lpm_ff:lpm_ff_component                                                                                                                                                                                                                                                         ;              ;
;    |lpm_dff1:inst6|                                                                                  ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|lpm_dff1:inst6                                                                                                                                                                                                                                                                                 ;              ;
;       |lpm_ff:lpm_ff_component|                                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|lpm_dff1:inst6|lpm_ff:lpm_ff_component                                                                                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (66)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_hub:auto_hub                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                     ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 616 (1)           ; 1632 (0)     ; 59904       ; 0            ; 0       ; 0         ; 1    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                 ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 615 (20)          ; 1632 (728)   ; 59904       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;             |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                         ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 59904       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;             |altsyncram_4t14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 59904       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated                                                                                                                                            ;              ;
;                |altsyncram_chq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 59904       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|altsyncram_chq1:altsyncram1                                                                                                                ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;          |sld_ela_control:ela_control|                                                               ; 266 (1)           ; 581 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 226 (0)           ; 565 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 339 (339)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 226 (0)           ; 226 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 39 (39)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 196 (13)          ; 177 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                |cntr_idi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_idi:auto_generated                                                        ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                 ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1ci:auto_generated                                                                       ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 117 (117)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA-Camera-2006|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|altsyncram_chq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 117          ; 512          ; 117          ; 59904 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+---------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                             ;
+--------+---------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------------+
; Altera ; ALTACCUMULATE ; N/A     ; N/A          ; N/A          ; |VGA-Camera-2006|altaccumulate0:inst14 ; C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd ;
; Altera ; ALTACCUMULATE ; N/A     ; N/A          ; N/A          ; |VGA-Camera-2006|altaccumulate0:inst2  ; C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd ;
; Altera ; LPM_FF        ; N/A     ; N/A          ; N/A          ; |VGA-Camera-2006|lpm_dff1:inst3        ; C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd       ;
+--------+---------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][15] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][14] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][13] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][12] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][11] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][10] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][9]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][8]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][7]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][6]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][5]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][4]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][3]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][2]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][1]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][0]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][15] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][14] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][13] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][12] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][11] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][10] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][9]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][8]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][7]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][6]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][5]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][4]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][3]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][2]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][1]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][0]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][15] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][14] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][13] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][12] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][11] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][10] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][9]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][8]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][7]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][6]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][5]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][4]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][3]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][2]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][1]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][0]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][11]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][15]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][14]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][13]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][12]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][15] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][14] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][13] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][12] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][11] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][10] ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][9]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][8]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][7]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][6]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][5]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][4]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][3]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][2]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][1]  ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][0]  ; Stuck at VCC due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][11]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][15]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][14]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][13]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][12]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][15]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][14]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][13]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][12]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][15]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][14]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][13]    ; Stuck at GND due to stuck port data_in ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][12]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 82                    ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+-----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                     ;
+-----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][12] ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][12], ;
;                                                           ; due to stuck port data_in ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][11]     ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][12] ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][12], ;
;                                                           ; due to stuck port data_in ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][11]     ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][15] ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][15]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][14] ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][14]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][13] ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][13]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][11] ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][11]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][10] ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][10]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][9]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][9]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][8]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][8]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][7]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][7]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][6]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][6]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][5]  ; Stuck at VCC              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][5]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][4]  ; Stuck at VCC              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][4]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][3]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][3]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][2]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][2]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][1]  ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][1]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[1][0]  ; Stuck at VCC              ; DIVIDE:inst11|alt_u_div:the_divider|DFFDenominator[2][0]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][15] ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][15]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][14] ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][14]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][13] ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][13]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][11] ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][11]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][10] ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][10]  ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][9]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][9]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][8]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][8]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][7]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][7]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][6]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][6]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][5]  ; Stuck at VCC              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][5]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][4]  ; Stuck at VCC              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][4]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][3]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][3]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][2]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][2]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][1]  ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][1]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[1][0]  ; Stuck at VCC              ; DIVIDE:inst10|alt_u_div:the_divider|DFFDenominator[2][0]   ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][15]    ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][15]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][14]    ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][14]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][13]    ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][13]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[1][12]    ; Stuck at GND              ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][12]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][15]    ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][15]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][14]    ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][14]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][13]    ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][13]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[1][12]    ; Stuck at GND              ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][12]     ;
;                                                           ; due to stuck port data_in ;                                                            ;
+-----------------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1877  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 671   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 601   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; debouncer:inst13|carry1                                                                                                                ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|altsyncram_chq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIVIDE:inst10 ;
+--------------------+-------+-------------------------------+
; Parameter Name     ; Value ; Type                          ;
+--------------------+-------+-------------------------------+
; WIDTH_N            ; 16    ; Signed Integer                ;
; WIDTH_D            ; 16    ; Signed Integer                ;
; WIDTH_Q            ; 16    ; Signed Integer                ;
; WIDTH_R            ; 16    ; Signed Integer                ;
; WIDTH_D_MIN        ; 1     ; Signed Integer                ;
; MAXIMIZE_SPEED     ; 5     ; Untyped                       ;
; OPTIMIZE_FOR_SPEED ; 5     ; Untyped                       ;
; LPM_PIPELINE       ; 2     ; Untyped                       ;
; PIPELINE_DELAY     ; 8     ; Signed Integer                ;
+--------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altaccumulate0:inst2|altaccumulate:altaccumulate_component ;
+------------------------+------------+-------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                              ;
+------------------------+------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                    ;
; USE_WYS                ; ON         ; Untyped                                                           ;
; WIDTH_IN               ; 8          ; Signed Integer                                                    ;
; WIDTH_OUT              ; 16         ; Signed Integer                                                    ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                           ;
; EXTRA_LATENCY          ; 0          ; Untyped                                                           ;
; CBXI_PARAMETER         ; accum_jsf  ; Untyped                                                           ;
+------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dff1:inst5|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_FFTYPE             ; DFF        ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIVIDE:inst11 ;
+--------------------+-------+-------------------------------+
; Parameter Name     ; Value ; Type                          ;
+--------------------+-------+-------------------------------+
; WIDTH_N            ; 16    ; Signed Integer                ;
; WIDTH_D            ; 16    ; Signed Integer                ;
; WIDTH_Q            ; 16    ; Signed Integer                ;
; WIDTH_R            ; 16    ; Signed Integer                ;
; WIDTH_D_MIN        ; 1     ; Signed Integer                ;
; MAXIMIZE_SPEED     ; 5     ; Untyped                       ;
; OPTIMIZE_FOR_SPEED ; 5     ; Untyped                       ;
; LPM_PIPELINE       ; 2     ; Untyped                       ;
; PIPELINE_DELAY     ; 8     ; Signed Integer                ;
+--------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altaccumulate0:inst14|altaccumulate:altaccumulate_component ;
+------------------------+------------+--------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                               ;
+------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                     ;
; USE_WYS                ; ON         ; Untyped                                                            ;
; WIDTH_IN               ; 8          ; Signed Integer                                                     ;
; WIDTH_OUT              ; 16         ; Signed Integer                                                     ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                            ;
; EXTRA_LATENCY          ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER         ; accum_jsf  ; Untyped                                                            ;
+------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dff1:inst6|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_FFTYPE             ; DFF        ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dff1:inst3|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_FFTYPE             ; DFF        ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dff1:inst4|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                       ;
; LPM_FFTYPE             ; DFF        ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 117                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 113                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 58682                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 58834                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 362                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 113                 ; 117              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                  ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D5_2                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D5_2                                                                                               ; N/A                                                                                                                                                            ;
; D6_1                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D6_1                                                                                               ; N/A                                                                                                                                                            ;
; D7_1                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D7_1                                                                                               ; N/A                                                                                                                                                            ;
; D7_1                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D7_1                                                                                               ; N/A                                                                                                                                                            ;
; D7_2                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D7_2                                                                                               ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated|op_1~32_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated|op_1~32_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][10]                                             ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][10]                                             ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated|op_1~30_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated|op_1~30_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated|op_1~28_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated|op_1~28_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated|op_1~26_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated|op_1~26_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][4]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][4]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][5]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][5]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][6]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][6]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][7]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][7]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][8]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][8]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][9]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst10|quotient[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst10|alt_u_div:the_divider|DFFQuotient[2][9]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated|op_1~32_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated|op_1~32_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][10]                                             ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][10]                                             ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated|op_1~30_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated|op_1~30_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated|op_1~28_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated|op_1~28_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated|op_1~26_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated|op_1~26_wirecell ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][4]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][4]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][5]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][5]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][6]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][6]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][7]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][7]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][8]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][8]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][9]                                              ; N/A                                                                                                                                                            ;
; DIVIDE:inst11|quotient[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][9]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AvUHigh[0]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[0]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[10]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[10]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[11]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[11]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[12]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[12]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[13]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[13]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[14]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[14]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[15]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[15]                                            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[1]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[1]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[2]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[2]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[3]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[3]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[4]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[4]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[5]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[5]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[6]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[6]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[7]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[7]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[8]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[8]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[9]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AvUHigh[9]                                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; LED_mov:inst20|AverageValV[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated|op_1~32_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated|op_1~32_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][10]                                             ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][10]                                             ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated|op_1~30_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated|op_1~30_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated|op_1~28_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated|op_1~28_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated|op_1~26_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated|op_1~26_wirecell ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][4]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][4]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][5]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][5]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][6]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][6]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][7]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][7]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][8]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][8]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][9]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|AverageValV[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DIVIDE:inst11|alt_u_div:the_divider|DFFQuotient[2][9]                                              ; N/A                                                                                                                                                            ;
; LED_mov:inst20|LED1                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_mov:inst20|LED1                                                                                ; N/A                                                                                                                                                            ;
; LED_mov:inst20|LED1                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LED_mov:inst20|LED1                                                                                ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|AccumulateSIGNAL                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|AccumulateSIGNAL~0                                                              ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|AccumulateSIGNAL                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|AccumulateSIGNAL~0                                                              ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|Aclr                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:inst13|Aclr~0                                                                            ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|Aclr                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:inst13|Aclr~0                                                                            ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|CalculateSIGNAL                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|u4                                                                              ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|CalculateSIGNAL                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|u4                                                                              ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|TrainFLAGsynced                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|u2                                                                              ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|TrainFLAGsynced                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|u2                                                                              ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|TrainFlag                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:inst13|u3                                                                                ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|TrainFlag                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:inst13|u3                                                                                ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|WindowCOLUMN                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|WindowCOLUMN~9_wirecell                                                         ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|WindowCOLUMN                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|WindowCOLUMN~9_wirecell                                                         ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|WindowROW                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|WindowROW~2_wirecell                                                            ; N/A                                                                                                                                                            ;
; SyncProcessor:inst|WindowROW                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|WindowROW~2_wirecell                                                            ; N/A                                                                                                                                                            ;
; UclkEN                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|Mux7                                                                            ; N/A                                                                                                                                                            ;
; YclkEN                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SyncProcessor:inst|Mux6~0                                                                          ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[0]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[0]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[10]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[10]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[11]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[11]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[12]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[12]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[13]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[13]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[14]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[14]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[15]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[15]        ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[1]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[1]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[2]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[2]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[3]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[3]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[4]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[4]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[5]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[5]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[6]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[6]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[7]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[7]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[8]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[8]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[9]         ; N/A                                                                                                                                                            ;
; altaccumulate0:inst2|altaccumulate:altaccumulate_component|result[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell|acc_ffa[9]         ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; bit_denom:inst12|denominator[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                     ; N/A                                                                                                                                                            ;
; lpm_dff1:inst5|lpm_ff:lpm_ff_component|q[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                     ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov 09 16:44:59 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file altaccumulate2.vhd
    Info: Found design unit 1: altaccumulate2-SYN
    Info: Found entity 1: altaccumulate2
Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info: Found design unit 1: lpm_counter1-SYN
    Info: Found entity 1: lpm_counter1
Info: Found 1 design units, including 1 entities, in source file vga-camera-2006.bdf
    Info: Found entity 1: VGA-Camera-2006
Info: Found 2 design units, including 1 entities, in source file altaccumulate1.vhd
    Info: Found design unit 1: altaccumulate1-SYN
    Info: Found entity 1: altaccumulate1
Info: Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info: Found design unit 1: debouncer-clean_pulse
    Info: Found entity 1: debouncer
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd
    Info: Found design unit 1: lpm_add_sub1-SYN
    Info: Found entity 1: lpm_add_sub1
Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd
    Info: Found design unit 1: lpm_compare0-SYN
    Info: Found entity 1: lpm_compare0
Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd
    Info: Found design unit 1: lpm_compare1-SYN
    Info: Found entity 1: lpm_compare1
Info: Found 2 design units, including 1 entities, in source file lpm_compare2.vhd
    Info: Found design unit 1: lpm_compare2-SYN
    Info: Found entity 1: lpm_compare2
Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd
    Info: Found design unit 1: lpm_dff0-SYN
    Info: Found entity 1: lpm_dff0
Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd
    Info: Found design unit 1: lpm_dff1-SYN
    Info: Found entity 1: lpm_dff1
Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info: Found design unit 1: lpm_divide0-SYN
    Info: Found entity 1: lpm_divide0
Info: Found 2 design units, including 1 entities, in source file sequencer.vhd
    Info: Found design unit 1: Sequencer-Sequencer_v1
    Info: Found entity 1: Sequencer
Info: Found 2 design units, including 1 entities, in source file slowcounter.vhd
    Info: Found design unit 1: SlowCounter-SlowCounter_v1
    Info: Found entity 1: SlowCounter
Info: Found 2 design units, including 1 entities, in source file syncprocessor.vhd
    Info: Found design unit 1: SyncProcessor-SyncProcessor_v1
    Info: Found entity 1: SyncProcessor
Info: Found 2 design units, including 1 entities, in source file adddiv.vhd
    Info: Found design unit 1: bit_AddDiv-str_AddDiv
    Info: Found entity 1: bit_AddDiv
Info: Found 2 design units, including 1 entities, in source file adddiv1.vhd
    Info: Found design unit 1: bit_AddDiv1-str_AddDiv1
    Info: Found entity 1: bit_AddDiv1
Info: Found 1 design units, including 1 entities, in source file vga-camera-2006v1.bdf
    Info: Found entity 1: VGA-Camera-2006V1
Info: Found 2 design units, including 1 entities, in source file adddiv2.vhd
    Info: Found design unit 1: bit_AddDiv2-str_AddDiv1
    Info: Found entity 1: bit_AddDiv2
Warning: Can't analyze file -- file H:/phils module/VGA-Camera-2006-2.bdf is missing
Info: Found 2 design units, including 1 entities, in source file denom.vhd
    Info: Found design unit 1: bit_denom-str_denom
    Info: Found entity 1: bit_denom
Warning: Can't analyze file -- file LED_mov1.vhd is missing
Info: Found 2 design units, including 1 entities, in source file led.vhd
    Info: Found design unit 1: LED_mov-str_LED
    Info: Found entity 1: LED_mov
Info: Elaborating entity "VGA-Camera-2006" for the top level hierarchy
Warning: Pin "LED6" is missing source
Warning: Pin "LED2" is missing source
Warning: Pin "LED4" is missing source
Warning: Pin "LED5" is missing source
Warning: Pin "D1_ALBot" is missing source
Warning: Pin "D0_ALBot" is missing source
Warning: Pin "D5_2" not connected
Info: Elaborating entity "SyncProcessor" for hierarchy "SyncProcessor:inst"
Info: Elaborating entity "debouncer" for hierarchy "debouncer:inst13"
Info: Elaborating entity "SlowCounter" for hierarchy "SlowCounter:inst1"
Info: Elaborating entity "LED_mov" for hierarchy "LED_mov:inst20"
Warning (10541): VHDL Signal Declaration warning at led.vhd(20): used implicit default value for signal "LED2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at led.vhd(26): object "AvUHigh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at led.vhd(27): object "AvULow" assigned a value but never read
Info: Elaborating entity "DIVIDE" for hierarchy "DIVIDE:inst10"
Info: Elaborated megafunction instantiation "DIVIDE:inst10"
Info: Instantiated megafunction "DIVIDE:inst10" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "2"
    Info: Parameter "PIPELINE_DELAY" = "8"
    Info: Parameter "WIDTH_D" = "16"
    Info: Parameter "WIDTH_D_MIN" = "1"
    Info: Parameter "WIDTH_N" = "16"
    Info: Parameter "WIDTH_Q" = "16"
    Info: Parameter "WIDTH_R" = "16"
Info: Elaborating entity "alt_u_div" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00003"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00003", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00003|add_sub_lkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00005"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00005", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00005|add_sub_mkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00007"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00007", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_nkc.tdf
    Info: Found entity 1: add_sub_nkc
Info: Elaborating entity "add_sub_nkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00007|add_sub_nkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00009"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00009", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_okc.tdf
    Info: Found entity 1: add_sub_okc
Info: Elaborating entity "add_sub_okc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00009|add_sub_okc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00011"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00011", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pkc.tdf
    Info: Found entity 1: add_sub_pkc
Info: Elaborating entity "add_sub_pkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00011|add_sub_pkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00013"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00013", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qkc.tdf
    Info: Found entity 1: add_sub_qkc
Info: Elaborating entity "add_sub_qkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00013|add_sub_qkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00015"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00015", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_rkc.tdf
    Info: Found entity 1: add_sub_rkc
Info: Elaborating entity "add_sub_rkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00015|add_sub_rkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00017"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00017", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_skc.tdf
    Info: Found entity 1: add_sub_skc
Info: Elaborating entity "add_sub_skc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00017|add_sub_skc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00019"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00019", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_tkc.tdf
    Info: Found entity 1: add_sub_tkc
Info: Elaborating entity "add_sub_tkc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00019|add_sub_tkc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00021"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00021", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5mc.tdf
    Info: Found entity 1: add_sub_5mc
Info: Elaborating entity "add_sub_5mc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00021|add_sub_5mc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00023"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00023", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6mc.tdf
    Info: Found entity 1: add_sub_6mc
Info: Elaborating entity "add_sub_6mc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00023|add_sub_6mc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00025"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00025", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7mc.tdf
    Info: Found entity 1: add_sub_7mc
Info: Elaborating entity "add_sub_7mc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00025|add_sub_7mc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8mc.tdf
    Info: Found entity 1: add_sub_8mc
Info: Elaborating entity "add_sub_8mc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00027|add_sub_8mc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9mc.tdf
    Info: Found entity 1: add_sub_9mc
Info: Elaborating entity "add_sub_9mc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00029|add_sub_9mc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_amc.tdf
    Info: Found entity 1: add_sub_amc
Info: Elaborating entity "add_sub_amc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00031|add_sub_amc:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033"
Info: Elaborated megafunction instantiation "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033", which is child of megafunction instantiation "DIVIDE:inst10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bmc.tdf
    Info: Found entity 1: add_sub_bmc
Info: Elaborating entity "add_sub_bmc" for hierarchy "DIVIDE:inst10|alt_u_div:the_divider|lpm_add_sub:$00033|add_sub_bmc:auto_generated"
Info: Elaborating entity "bit_denom" for hierarchy "bit_denom:inst12"
Warning (10540): VHDL Signal Declaration warning at denom.vhd(10): used explicit default value for signal "denominator" because signal was never assigned a value
Warning: Using design file altaccumulate0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altaccumulate0-SYN
    Info: Found entity 1: altaccumulate0
Info: Elaborating entity "altaccumulate0" for hierarchy "altaccumulate0:inst2"
Info: Elaborating entity "altaccumulate" for hierarchy "altaccumulate0:inst2|altaccumulate:altaccumulate_component"
Info: Elaborated megafunction instantiation "altaccumulate0:inst2|altaccumulate:altaccumulate_component"
Info: Instantiated megafunction "altaccumulate0:inst2|altaccumulate:altaccumulate_component" with the following parameter:
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "altaccumulate"
    Info: Parameter "width_in" = "8"
    Info: Parameter "width_out" = "16"
Info: Found 1 design units, including 1 entities, in source file db/accum_jsf.tdf
    Info: Found entity 1: accum_jsf
Info: Elaborating entity "accum_jsf" for hierarchy "altaccumulate0:inst2|altaccumulate:altaccumulate_component|accum_jsf:accum_cell"
Info: Elaborating entity "lpm_dff1" for hierarchy "lpm_dff1:inst5"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_dff1:inst5|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "lpm_dff1:inst5|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "lpm_dff1:inst5|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4t14.tdf
    Info: Found entity 1: altsyncram_4t14
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_chq1.tdf
    Info: Found entity 1: altsyncram_chq1
Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info: Found entity 1: mux_eoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf
    Info: Found entity 1: cntr_idi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info: Found entity 1: cmpr_bcc
Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info: Found entity 1: cntr_v1j
Info: Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info: Found entity 1: cntr_1ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer SyncProcessor:inst|Mux8
    Warning: Found clock multiplexer SyncProcessor:inst|Mux7
    Warning: Found clock multiplexer SyncProcessor:inst|Mux1
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED6" is stuck at GND
    Warning (13410): Pin "LED2" is stuck at GND
    Warning (13410): Pin "LED4" is stuck at GND
    Warning (13410): Pin "LED5" is stuck at GND
    Warning (13410): Pin "D5_ALBot" is stuck at GND
    Warning (13410): Pin "D4_ALBot" is stuck at GND
    Warning (13410): Pin "D3_ALBot" is stuck at GND
    Warning (13410): Pin "D2_ALBot" is stuck at GND
    Warning (13410): Pin "D1_ALBot" is stuck at GND
    Warning (13410): Pin "D0_ALBot" is stuck at GND
    Warning (13410): Pin "LED3" is stuck at GND
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 199 of its 231 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 2810 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 21 output pins
    Info: Implemented 2653 logic cells
    Info: Implemented 117 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Fri Nov 09 16:45:25 2012
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:16


