// Seed: 3915069343
module module_0;
  supply0 id_1 = 1;
  id_4(
      .id_0(id_2), .id_1(1'b0)
  );
  always @(*) begin : LABEL_0
    cover (1'b0);
  end
  wire id_5;
  module_0 id_6 (.id_0(1));
  wire id_7;
  wire id_8 = id_7;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  rnmos #(1) (1 ^ id_4, id_3, id_3 - (1), id_4);
  module_0 modCall_1 ();
endmodule
