<profile>

<section name = "Vivado HLS Report for 'Block_Mat_exit2022_p'" level="0">
<item name = "Date">Fri Nov 23 08:52:18 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">PCIE_Rotate</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.819, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Mat2Array2D_fu_58">Mat2Array2D, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 4</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 482, 853</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 69</column>
<column name="Register">-, -, 68, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Mat2Array2D_fu_58">Mat2Array2D, 0, 0, 482, 853</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="arr0_cols_out_blk_n">9, 2, 1, 2</column>
<column name="arr0_rows_out_blk_n">9, 2, 1, 2</column>
<column name="mat0_cols_V_blk_n">9, 2, 1, 2</column>
<column name="mat0_data_stream_0_V_read">9, 2, 1, 2</column>
<column name="mat0_rows_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Mat2Array2D_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="mat0_cols_V_read_reg_113">32, 0, 32, 0</column>
<column name="mat0_rows_V_read_reg_108">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="ap_return_1">out, 2, ap_ctrl_hs, Block_Mat.exit2022_p, return value</column>
<column name="mat0_rows_V_dout">in, 32, ap_fifo, mat0_rows_V, pointer</column>
<column name="mat0_rows_V_empty_n">in, 1, ap_fifo, mat0_rows_V, pointer</column>
<column name="mat0_rows_V_read">out, 1, ap_fifo, mat0_rows_V, pointer</column>
<column name="mat0_cols_V_dout">in, 32, ap_fifo, mat0_cols_V, pointer</column>
<column name="mat0_cols_V_empty_n">in, 1, ap_fifo, mat0_cols_V, pointer</column>
<column name="mat0_cols_V_read">out, 1, ap_fifo, mat0_cols_V, pointer</column>
<column name="mat0_data_stream_0_V_dout">in, 8, ap_fifo, mat0_data_stream_0_V, pointer</column>
<column name="mat0_data_stream_0_V_empty_n">in, 1, ap_fifo, mat0_data_stream_0_V, pointer</column>
<column name="mat0_data_stream_0_V_read">out, 1, ap_fifo, mat0_data_stream_0_V, pointer</column>
<column name="arr0_val_address0">out, 16, ap_memory, arr0_val, array</column>
<column name="arr0_val_ce0">out, 1, ap_memory, arr0_val, array</column>
<column name="arr0_val_we0">out, 1, ap_memory, arr0_val, array</column>
<column name="arr0_val_d0">out, 8, ap_memory, arr0_val, array</column>
<column name="arr0_rows_out_din">out, 32, ap_fifo, arr0_rows_out, pointer</column>
<column name="arr0_rows_out_full_n">in, 1, ap_fifo, arr0_rows_out, pointer</column>
<column name="arr0_rows_out_write">out, 1, ap_fifo, arr0_rows_out, pointer</column>
<column name="arr0_cols_out_din">out, 32, ap_fifo, arr0_cols_out, pointer</column>
<column name="arr0_cols_out_full_n">in, 1, ap_fifo, arr0_cols_out, pointer</column>
<column name="arr0_cols_out_write">out, 1, ap_fifo, arr0_cols_out, pointer</column>
</table>
</item>
</section>
</profile>
