/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  wire [10:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [9:0] celloutsig_0_64z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = celloutsig_0_1z[0] ? celloutsig_0_21z[2] : celloutsig_0_35z;
  assign celloutsig_1_6z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_6z[6] ? celloutsig_0_7z : celloutsig_0_5z[2];
  assign celloutsig_0_31z = ~(celloutsig_0_9z | celloutsig_0_2z[1]);
  assign celloutsig_0_35z = ~((celloutsig_0_13z | celloutsig_0_19z[4]) & (_00_ | celloutsig_0_31z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[3] | in_data[105]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_1z[2] | celloutsig_1_9z[0]) & (in_data[142] | celloutsig_1_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_9z) & (celloutsig_0_12z[5] | celloutsig_0_8z[13]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[2] | celloutsig_0_1z[0]) & (celloutsig_0_2z[0] | celloutsig_0_1z[2]));
  assign celloutsig_1_0z = in_data[167] | ~(in_data[191]);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[137]);
  assign celloutsig_0_7z = celloutsig_0_5z[3] | ~(celloutsig_0_6z[1]);
  assign celloutsig_0_6z = { in_data[92:71], celloutsig_0_3z } + { celloutsig_0_0z[5:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  reg [18:0] _17_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 19'h00000;
    else _17_ <= { in_data[43:36], celloutsig_0_17z, celloutsig_0_12z };
  assign { _03_[18:11], _02_, _03_[9:5], _01_, _00_, _03_[2:0] } = _17_;
  assign celloutsig_0_4z = { in_data[89:84], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } & { celloutsig_0_2z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[107:103], celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_10z[11:10], celloutsig_1_0z, celloutsig_1_7z } & { celloutsig_1_9z[1], celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[53:51] & in_data[47:45];
  assign celloutsig_0_12z = { celloutsig_0_6z[13], celloutsig_0_5z } & celloutsig_0_0z[8:3];
  assign celloutsig_0_14z = { celloutsig_0_5z[3], celloutsig_0_2z } & celloutsig_0_12z[4:0];
  assign celloutsig_1_7z = in_data[102:100] && { in_data[177:176], celloutsig_1_4z };
  assign celloutsig_0_0z = - in_data[80:70];
  assign celloutsig_0_5z = - celloutsig_0_4z[9:5];
  assign celloutsig_0_64z = - { celloutsig_0_19z[13:5], celloutsig_0_31z };
  assign celloutsig_1_1z = - in_data[139:134];
  assign celloutsig_1_5z = - { in_data[125:124], celloutsig_1_2z };
  assign celloutsig_1_8z = - { celloutsig_1_3z[0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_9z = - celloutsig_1_8z[2:0];
  assign celloutsig_1_10z = - { in_data[120:116], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_17z = - celloutsig_0_8z[5:1];
  assign celloutsig_0_19z = - { celloutsig_0_4z[6:0], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_21z = - celloutsig_0_1z;
  assign celloutsig_0_8z = { celloutsig_0_2z[2:0], celloutsig_0_4z } - { celloutsig_0_0z[9:0], celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] - { celloutsig_0_0z[0], celloutsig_0_1z };
  assign { _03_[10], _03_[4:3] } = { _02_, _01_, _00_ };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
