// Seed: 127163643
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2
);
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    output tri   id_4,
    input  wire  id_5,
    output wire  id_6,
    input  tri0  id_7,
    output tri1  id_8,
    output tri0  id_9,
    output uwire id_10,
    input  wire  id_11,
    output uwire id_12,
    input  uwire id_13
);
  assign id_4 = 1'd0 == 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_6
  );
  assign modCall_1.type_0 = 0;
  assign id_2 = 1 & id_11;
  or primCall (id_6, id_5, id_0, id_1, id_11, id_13, id_7);
  assign id_3 = id_5;
endmodule
