var group___s_p_i___c_o_n_f_i_g___m_a_c_r_o_s =
[
    [ "SPI Device Mode Macros", "group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s.html", "group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s" ],
    [ "SPI Device Bus Mode Macros", "group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s.html", "group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s" ],
    [ "SPI Clock Speed Macros", "group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html", "group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s" ],
    [ "SPI CPOL Configuration Macros", "group___s_p_i___c_p_o_l___m_a_c_r_o_s.html", "group___s_p_i___c_p_o_l___m_a_c_r_o_s" ],
    [ "SPI CPHA Configuration Macros", "group___s_p_i___c_p_h_a___m_a_c_r_o_s.html", "group___s_p_i___c_p_h_a___m_a_c_r_o_s" ],
    [ "SPI Frame Size Configuration Macros", "group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html", "group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s" ],
    [ "SPI SSM Configuration Macros", "group___s_p_i___s_s_m___m_a_c_r_o_s.html", "group___s_p_i___s_s_m___m_a_c_r_o_s" ],
    [ "SPI Bit Order Configuration Macros", "group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html", "group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s" ],
    [ "SPI SSOE Configuration Macros", "group___s_p_i___s_s_o_e___m_a_c_r_o_s.html", "group___s_p_i___s_s_o_e___m_a_c_r_o_s" ],
    [ "SPI CRC Configuration Macros", "group___s_p_i___c_r_c___m_a_c_r_o_s.html", "group___s_p_i___c_r_c___m_a_c_r_o_s" ]
];