

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Jul 22 20:54:52 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2031|  2031|  2031|  2031|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2029|  2029|         4|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.30>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 8 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_5, %Col_Loop_end ]" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_4, %Col_Loop_end ]" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop_end ]" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 11 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 12 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 14 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten23, -10" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten23, 1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 16 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop_begin" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 18 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 19 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.02ns)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 20 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln29_6 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 22 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln29_7 = select i1 %icmp_ln13, i5 1, i5 %or_ln26" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 23 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 24 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 26 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_4" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29, %icmp_ln13" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 28 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 29 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 30 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln29, i5 %shl_ln26_mid1, i5 %select_ln29_6" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 31 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %select_ln13_2 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 32 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 26, %zext_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 33 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln26_1 = or i5 %shl_ln26_mid1, 1" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 34 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln29, i5 %or_ln26_1, i5 %select_ln29_7" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 35 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten, 1" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 36 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.32>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %select_ln29_5 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 37 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln13_1 = select i1 %and_ln29, i4 %r, i4 %select_ln29_4" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 38 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %select_ln13_3 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 39 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.78ns)   --->   "%mul_ln1494_1 = mul i10 26, %zext_ln1494_3" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 40 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [cnn_ap_type/max_pool_1.cpp:27]   --->   Operation 41 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i5 %shl_ln2 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 42 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln1494 = add i10 %zext_ln1494_4, %mul_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 43 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 44 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i11 %tmp to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 46 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl6_cast, %zext_ln1494_5" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 47 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i13 %zext_ln29, %sub_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 48 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i13 %add_ln1494_2 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 49 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 50 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln1494_3 = add i10 %zext_ln1494_4, %mul_ln1494_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 51 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494_3, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 52 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_3, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i11 %tmp_7 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 54 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i13 %p_shl4_cast, %zext_ln1494_7" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 55 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_4 = add i13 %zext_ln29, %sub_ln1494_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 56 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 57 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln2, 1" [cnn_ap_type/max_pool_1.cpp:27]   --->   Operation 58 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i5 %or_ln27 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 59 'zext' 'zext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln1494_5 = add i10 %zext_ln1494_9, %mul_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 60 'add' 'add_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494_5, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 61 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_5, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 62 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i11 %tmp_8 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 63 'zext' 'zext_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_2 = sub i13 %p_shl2_cast, %zext_ln1494_10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 64 'sub' 'sub_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_6 = add i13 %zext_ln29, %sub_ln1494_2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 65 'add' 'add_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i13 %add_ln1494_6 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 66 'zext' 'zext_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_11" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 67 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln1494_7 = add i10 %zext_ln1494_9, %mul_ln1494_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 68 'add' 'add_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494_7, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 69 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_7, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 70 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i11 %tmp_9 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 71 'zext' 'zext_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_3 = sub i13 %p_shl_cast, %zext_ln1494_12" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 72 'sub' 'sub_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_8 = add i13 %zext_ln29, %sub_ln1494_3" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 73 'add' 'add_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 74 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_3 : Operation 75 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln13, 1" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 75 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 76 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.07>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i13 %add_ln1494_4 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 77 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%conv_out_V_addr_2 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_8" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 78 'getelementptr' 'conv_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 79 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %conv_out_V_load to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 80 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 81 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 82 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %select_ln29 to i14" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 83 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i13 %add_ln1494_8 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 84 'zext' 'zext_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%conv_out_V_addr_3 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 85 'getelementptr' 'conv_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 86 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_4 : Operation 87 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %zext_ln29_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 87 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %zext_ln29_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 88 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 89 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 90 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_4 : Operation 91 [1/1] (1.30ns)   --->   "switch i3 %select_ln29_5, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 91 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.30>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 93 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln13_1 to i8" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 95 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 13, %zext_ln203" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 96 'mul' 'mul_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_type/max_pool_1.cpp:17]   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_type/max_pool_1.cpp:17]   --->   Operation 98 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [cnn_ap_type/max_pool_1.cpp:18]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 100 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 101 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_V_load_2, %select_ln29_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 101 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_V_load_2, i14 %select_ln29_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 102 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 103 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 104 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_V_load_3, %select_ln29_2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 104 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_V_load_3, i14 %select_ln29_2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 105 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i4 %select_ln13 to i8" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 106 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %zext_ln203_4, %mul_ln203" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 107 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i8 %add_ln203 to i64" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 108 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad = getelementptr [169 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 109 'getelementptr' 'max_pool_out_0_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad = getelementptr [169 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 110 'getelementptr' 'max_pool_out_1_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%max_pool_out_2_V_ad = getelementptr [169 x i14]* %max_pool_out_2_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 111 'getelementptr' 'max_pool_out_2_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%max_pool_out_3_V_ad = getelementptr [169 x i14]* %max_pool_out_3_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 112 'getelementptr' 'max_pool_out_3_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%max_pool_out_4_V_ad = getelementptr [169 x i14]* %max_pool_out_4_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 113 'getelementptr' 'max_pool_out_4_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%max_pool_out_5_V_ad = getelementptr [169 x i14]* %max_pool_out_5_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 114 'getelementptr' 'max_pool_out_5_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_4_V_ad, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 115 'store' <Predicate = (select_ln29_5 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 116 'br' <Predicate = (select_ln29_5 == 4)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_3_V_ad, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 117 'store' <Predicate = (select_ln29_5 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 118 'br' <Predicate = (select_ln29_5 == 3)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_2_V_ad, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 119 'store' <Predicate = (select_ln29_5 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 120 'br' <Predicate = (select_ln29_5 == 2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_1_V_ad, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 121 'store' <Predicate = (select_ln29_5 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 122 'br' <Predicate = (select_ln29_5 == 1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_0_V_ad, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 123 'store' <Predicate = (select_ln29_5 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 124 'br' <Predicate = (select_ln29_5 == 0)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_5_V_ad, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 125 'store' <Predicate = (select_ln29_5 == 7) | (select_ln29_5 == 6) | (select_ln29_5 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 169> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 126 'br' <Predicate = (select_ln29_5 == 7) | (select_ln29_5 == 6) | (select_ln29_5 == 5)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_type/max_pool_1.cpp:37]   --->   Operation 127 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 128 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/max_pool_1.cpp:40]   --->   Operation 129 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111110]
indvar_flatten23    (phi              ) [ 0010000]
f_0                 (phi              ) [ 0010000]
indvar_flatten      (phi              ) [ 0010000]
r_0                 (phi              ) [ 0010000]
c_0                 (phi              ) [ 0010000]
shl_ln              (bitconcatenate   ) [ 0000000]
or_ln26             (or               ) [ 0000000]
icmp_ln10           (icmp             ) [ 0011110]
add_ln10            (add              ) [ 0111110]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
icmp_ln13           (icmp             ) [ 0001000]
select_ln29_4       (select           ) [ 0001000]
select_ln29_5       (select           ) [ 0111110]
select_ln29_6       (select           ) [ 0000000]
select_ln29_7       (select           ) [ 0000000]
xor_ln29            (xor              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln29            (and              ) [ 0001000]
r                   (add              ) [ 0001000]
or_ln13             (or               ) [ 0000000]
select_ln13         (select           ) [ 0011110]
shl_ln26_mid1       (bitconcatenate   ) [ 0000000]
select_ln13_2       (select           ) [ 0000000]
zext_ln1494         (zext             ) [ 0000000]
mul_ln1494          (mul              ) [ 0001000]
or_ln26_1           (or               ) [ 0000000]
select_ln13_3       (select           ) [ 0001000]
add_ln13            (add              ) [ 0001000]
zext_ln29           (zext             ) [ 0000000]
select_ln13_1       (select           ) [ 0111110]
zext_ln1494_3       (zext             ) [ 0000000]
mul_ln1494_1        (mul              ) [ 0000000]
shl_ln2             (bitconcatenate   ) [ 0000000]
zext_ln1494_4       (zext             ) [ 0000000]
add_ln1494          (add              ) [ 0000000]
p_shl6_cast         (bitconcatenate   ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln1494_5       (zext             ) [ 0000000]
sub_ln1494          (sub              ) [ 0000000]
add_ln1494_2        (add              ) [ 0000000]
zext_ln1494_6       (zext             ) [ 0000000]
conv_out_V_addr     (getelementptr    ) [ 0010100]
add_ln1494_3        (add              ) [ 0000000]
p_shl4_cast         (bitconcatenate   ) [ 0000000]
tmp_7               (bitconcatenate   ) [ 0000000]
zext_ln1494_7       (zext             ) [ 0000000]
sub_ln1494_1        (sub              ) [ 0000000]
add_ln1494_4        (add              ) [ 0010100]
or_ln27             (or               ) [ 0000000]
zext_ln1494_9       (zext             ) [ 0000000]
add_ln1494_5        (add              ) [ 0000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000]
tmp_8               (bitconcatenate   ) [ 0000000]
zext_ln1494_10      (zext             ) [ 0000000]
sub_ln1494_2        (sub              ) [ 0000000]
add_ln1494_6        (add              ) [ 0000000]
zext_ln1494_11      (zext             ) [ 0000000]
conv_out_V_addr_1   (getelementptr    ) [ 0010100]
add_ln1494_7        (add              ) [ 0000000]
p_shl_cast          (bitconcatenate   ) [ 0000000]
tmp_9               (bitconcatenate   ) [ 0000000]
zext_ln1494_12      (zext             ) [ 0000000]
sub_ln1494_3        (sub              ) [ 0000000]
add_ln1494_8        (add              ) [ 0010100]
c                   (add              ) [ 0111110]
select_ln13_4       (select           ) [ 0111110]
zext_ln1494_8       (zext             ) [ 0000000]
conv_out_V_addr_2   (getelementptr    ) [ 0001010]
conv_out_V_load     (load             ) [ 0000000]
trunc_ln1494        (trunc            ) [ 0000000]
icmp_ln1494         (icmp             ) [ 0000000]
select_ln29         (select           ) [ 0000000]
zext_ln29_1         (zext             ) [ 0000000]
zext_ln1494_13      (zext             ) [ 0000000]
conv_out_V_addr_3   (getelementptr    ) [ 0001010]
conv_out_V_load_1   (load             ) [ 0000000]
icmp_ln1494_1       (icmp             ) [ 0000000]
select_ln29_1       (select           ) [ 0001010]
switch_ln36         (switch           ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_50            (speclooptripcount) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
zext_ln203          (zext             ) [ 0000000]
mul_ln203           (mul              ) [ 0000000]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_5               (specregionbegin  ) [ 0000000]
specpipeline_ln18   (specpipeline     ) [ 0000000]
conv_out_V_load_2   (load             ) [ 0000000]
icmp_ln1494_2       (icmp             ) [ 0000000]
select_ln29_2       (select           ) [ 0000000]
conv_out_V_load_3   (load             ) [ 0000000]
icmp_ln1494_3       (icmp             ) [ 0000000]
select_ln29_3       (select           ) [ 0000000]
zext_ln203_4        (zext             ) [ 0000000]
add_ln203           (add              ) [ 0000000]
zext_ln203_5        (zext             ) [ 0000000]
max_pool_out_0_V_ad (getelementptr    ) [ 0000000]
max_pool_out_1_V_ad (getelementptr    ) [ 0000000]
max_pool_out_2_V_ad (getelementptr    ) [ 0000000]
max_pool_out_3_V_ad (getelementptr    ) [ 0000000]
max_pool_out_4_V_ad (getelementptr    ) [ 0000000]
max_pool_out_5_V_ad (getelementptr    ) [ 0000000]
store_ln36          (store            ) [ 0000000]
br_ln36             (br               ) [ 0000000]
store_ln36          (store            ) [ 0000000]
br_ln36             (br               ) [ 0000000]
store_ln36          (store            ) [ 0000000]
br_ln36             (br               ) [ 0000000]
store_ln36          (store            ) [ 0000000]
br_ln36             (br               ) [ 0000000]
store_ln36          (store            ) [ 0000000]
br_ln36             (br               ) [ 0000000]
store_ln36          (store            ) [ 0000000]
br_ln36             (br               ) [ 0000000]
empty               (specregionend    ) [ 0000000]
br_ln0              (br               ) [ 0111110]
ret_ln40            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_out_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_out_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="13" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
<pin id="115" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_V_load/3 conv_out_V_load_1/3 conv_out_V_load_2/4 conv_out_V_load_3/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_out_V_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="13" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv_out_V_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_2/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv_out_V_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_3/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_pool_out_0_V_ad_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_V_ad/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="max_pool_out_1_V_ad_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_V_ad/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="max_pool_out_2_V_ad_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_V_ad/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="max_pool_out_3_V_ad_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_V_ad/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="max_pool_out_4_V_ad_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_V_ad/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_pool_out_5_V_ad_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_5_V_ad/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln36_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="14" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln36_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="14" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln36_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="14" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln36_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="14" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln36_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="14" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln36_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="14" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten23_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten23_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="f_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="f_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="8" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="r_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="4" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="c_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_0_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="4" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln26_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln10_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="f_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln13_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln29_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln29_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln29_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln29_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln29_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln16_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln29_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="r_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln13_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln13_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln26_mid1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln13_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1494_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln1494_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln26_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln13_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="5" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln29_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln13_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="4" slack="1"/>
<pin id="426" dir="0" index="2" bw="4" slack="1"/>
<pin id="427" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln1494_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mul_ln1494_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln1494_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln1494_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="1"/>
<pin id="451" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl6_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln1494_5_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln1494_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln1494_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="13" slack="0"/>
<pin id="482" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln1494_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln1494_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_shl4_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="0"/>
<pin id="498" dir="0" index="1" bw="10" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1494_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_7/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln1494_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln1494_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="13" slack="0"/>
<pin id="525" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_4/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln27_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln1494_9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_9/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln1494_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="1"/>
<pin id="541" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_5/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_shl2_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="13" slack="0"/>
<pin id="545" dir="0" index="1" bw="10" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_8_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln1494_10_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_10/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sub_ln1494_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="0"/>
<pin id="565" dir="0" index="1" bw="11" slack="0"/>
<pin id="566" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_2/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln1494_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="0" index="1" bw="13" slack="0"/>
<pin id="572" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_6/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln1494_11_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="13" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_11/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln1494_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_7/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_shl_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="13" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_9_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1494_12_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="0"/>
<pin id="604" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_12/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sub_ln1494_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="0"/>
<pin id="608" dir="0" index="1" bw="11" slack="0"/>
<pin id="609" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_3/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln1494_8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="0" index="1" bw="13" slack="0"/>
<pin id="615" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_8/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="c_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln13_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="8" slack="1"/>
<pin id="627" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln1494_8_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_8/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln1494_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="14" slack="0"/>
<pin id="635" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln1494_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln29_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="13" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln29_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="13" slack="0"/>
<pin id="653" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln1494_13_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_13/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln1494_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="14" slack="0"/>
<pin id="661" dir="0" index="1" bw="13" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln29_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="14" slack="0"/>
<pin id="668" dir="0" index="2" bw="13" slack="0"/>
<pin id="669" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln203_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="2"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln1494_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="14" slack="0"/>
<pin id="678" dir="0" index="1" bw="14" slack="1"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln29_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="14" slack="0"/>
<pin id="684" dir="0" index="2" bw="14" slack="1"/>
<pin id="685" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln1494_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="14" slack="0"/>
<pin id="690" dir="0" index="1" bw="14" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="select_ln29_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="14" slack="0"/>
<pin id="697" dir="0" index="2" bw="14" slack="0"/>
<pin id="698" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln203_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="3"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln203_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/5 "/>
</bind>
</comp>

<comp id="720" class="1007" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="4" slack="0"/>
<pin id="723" dir="0" index="2" bw="4" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203/5 add_ln203/5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln10_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln10_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln13_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln29_4_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="1"/>
<pin id="745" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_4 "/>
</bind>
</comp>

<comp id="748" class="1005" name="select_ln29_5_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="754" class="1005" name="and_ln29_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="759" class="1005" name="r_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="1"/>
<pin id="761" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="764" class="1005" name="select_ln13_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="1"/>
<pin id="766" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="771" class="1005" name="mul_ln1494_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1494 "/>
</bind>
</comp>

<comp id="777" class="1005" name="select_ln13_3_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln13_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln13_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="conv_out_V_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="12" slack="1"/>
<pin id="795" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln1494_4_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="1"/>
<pin id="800" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_4 "/>
</bind>
</comp>

<comp id="803" class="1005" name="conv_out_V_addr_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="1"/>
<pin id="805" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln1494_8_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="13" slack="1"/>
<pin id="810" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_8 "/>
</bind>
</comp>

<comp id="813" class="1005" name="c_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln13_4_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_4 "/>
</bind>
</comp>

<comp id="823" class="1005" name="conv_out_V_addr_2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="1"/>
<pin id="825" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="conv_out_V_addr_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="1"/>
<pin id="830" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="select_ln29_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="14" slack="1"/>
<pin id="835" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="117" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="161" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="154" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="147" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="140" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="133" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="168" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="248" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="215" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="215" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="226" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="237" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="248" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="298" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="292" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="226" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="298" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="266" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="298" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="274" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="298" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="259" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="336" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="304" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="298" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="259" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="22" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="354" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="348" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="374" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="320" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="374" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="348" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="328" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="237" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="24" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="16" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="448" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="24" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="453" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="420" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="494"><net_src comp="444" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="431" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="16" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="490" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="496" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="420" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="437" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="26" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="48" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="16" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="538" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="24" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="543" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="420" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="584"><net_src comp="534" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="431" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="48" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="16" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="50" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="580" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="24" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="586" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="420" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="42" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="46" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="636"><net_src comp="99" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="99" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="633" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="56" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="663"><net_src comp="99" pin="7"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="651" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="99" pin="7"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="651" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="680"><net_src comp="99" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="99" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="99" pin="7"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="99" pin="7"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="681" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="702"><net_src comp="694" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="703"><net_src comp="694" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="704"><net_src comp="694" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="707"><net_src comp="694" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="714"><net_src comp="711" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="725"><net_src comp="74" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="673" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="708" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="728"><net_src comp="720" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="732"><net_src comp="280" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="286" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="741"><net_src comp="298" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="746"><net_src comp="304" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="751"><net_src comp="312" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="757"><net_src comp="348" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="762"><net_src comp="354" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="767"><net_src comp="366" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="774"><net_src comp="394" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="780"><net_src comp="406" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="785"><net_src comp="414" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="790"><net_src comp="423" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="796"><net_src comp="92" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="801"><net_src comp="522" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="806"><net_src comp="105" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="811"><net_src comp="612" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="816"><net_src comp="618" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="821"><net_src comp="623" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="826"><net_src comp="117" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="831"><net_src comp="124" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="836"><net_src comp="665" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="681" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_0_V | {5 }
	Port: max_pool_out_1_V | {5 }
	Port: max_pool_out_2_V | {5 }
	Port: max_pool_out_3_V | {5 }
	Port: max_pool_out_4_V | {5 }
	Port: max_pool_out_5_V | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out_V | {3 4 5 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln26 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_4 : 2
		select_ln29_5 : 2
		select_ln29_6 : 2
		select_ln29_7 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_2 : 5
		zext_ln1494 : 6
		mul_ln1494 : 7
		or_ln26_1 : 5
		select_ln13_3 : 5
		add_ln13 : 1
	State 3
		mul_ln1494_1 : 1
		zext_ln1494_4 : 1
		add_ln1494 : 2
		p_shl6_cast : 3
		tmp : 3
		zext_ln1494_5 : 4
		sub_ln1494 : 5
		add_ln1494_2 : 6
		zext_ln1494_6 : 7
		conv_out_V_addr : 8
		add_ln1494_3 : 2
		p_shl4_cast : 3
		tmp_7 : 3
		zext_ln1494_7 : 4
		sub_ln1494_1 : 5
		add_ln1494_4 : 6
		conv_out_V_load : 9
		or_ln27 : 1
		zext_ln1494_9 : 1
		add_ln1494_5 : 2
		p_shl2_cast : 3
		tmp_8 : 3
		zext_ln1494_10 : 4
		sub_ln1494_2 : 5
		add_ln1494_6 : 6
		zext_ln1494_11 : 7
		conv_out_V_addr_1 : 8
		add_ln1494_7 : 2
		p_shl_cast : 3
		tmp_9 : 3
		zext_ln1494_12 : 4
		sub_ln1494_3 : 5
		add_ln1494_8 : 6
		conv_out_V_load_1 : 9
	State 4
		conv_out_V_addr_2 : 1
		trunc_ln1494 : 1
		icmp_ln1494 : 1
		select_ln29 : 2
		zext_ln29_1 : 3
		conv_out_V_addr_3 : 1
		icmp_ln1494_1 : 4
		select_ln29_1 : 5
		conv_out_V_load_2 : 2
		conv_out_V_load_3 : 2
	State 5
		mul_ln203 : 1
		icmp_ln1494_2 : 1
		select_ln29_2 : 2
		icmp_ln1494_3 : 3
		select_ln29_3 : 4
		add_ln203 : 2
		zext_ln203_5 : 3
		max_pool_out_0_V_ad : 4
		max_pool_out_1_V_ad : 4
		max_pool_out_2_V_ad : 4
		max_pool_out_3_V_ad : 4
		max_pool_out_4_V_ad : 4
		max_pool_out_5_V_ad : 4
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		store_ln36 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln10_fu_286    |    0    |    0    |    14   |
|          |        f_fu_292       |    0    |    0    |    12   |
|          |        r_fu_354       |    0    |    0    |    13   |
|          |    add_ln13_fu_414    |    0    |    0    |    15   |
|          |   add_ln1494_fu_448   |    0    |    0    |    14   |
|          |  add_ln1494_2_fu_479  |    0    |    0    |    13   |
|    add   |  add_ln1494_3_fu_490  |    0    |    0    |    14   |
|          |  add_ln1494_4_fu_522  |    0    |    0    |    13   |
|          |  add_ln1494_5_fu_538  |    0    |    0    |    14   |
|          |  add_ln1494_6_fu_569  |    0    |    0    |    13   |
|          |  add_ln1494_7_fu_580  |    0    |    0    |    14   |
|          |  add_ln1494_8_fu_612  |    0    |    0    |    13   |
|          |        c_fu_618       |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln29_4_fu_304 |    0    |    0    |    4    |
|          |  select_ln29_5_fu_312 |    0    |    0    |    3    |
|          |  select_ln29_6_fu_320 |    0    |    0    |    5    |
|          |  select_ln29_7_fu_328 |    0    |    0    |    5    |
|          |   select_ln13_fu_366  |    0    |    0    |    4    |
|          |  select_ln13_2_fu_382 |    0    |    0    |    5    |
|  select  |  select_ln13_3_fu_406 |    0    |    0    |    5    |
|          |  select_ln13_1_fu_423 |    0    |    0    |    4    |
|          |  select_ln13_4_fu_623 |    0    |    0    |    8    |
|          |   select_ln29_fu_643  |    0    |    0    |    13   |
|          |  select_ln29_1_fu_665 |    0    |    0    |    14   |
|          |  select_ln29_2_fu_681 |    0    |    0    |    14   |
|          |  select_ln29_3_fu_694 |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln10_fu_280   |    0    |    0    |    13   |
|          |    icmp_ln13_fu_298   |    0    |    0    |    11   |
|          |    icmp_ln16_fu_342   |    0    |    0    |    9    |
|   icmp   |   icmp_ln1494_fu_637  |    0    |    0    |    13   |
|          |  icmp_ln1494_1_fu_659 |    0    |    0    |    13   |
|          |  icmp_ln1494_2_fu_676 |    0    |    0    |    13   |
|          |  icmp_ln1494_3_fu_688 |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_394   |    0    |    0    |    26   |
|          |  mul_ln1494_1_fu_431  |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|          |   sub_ln1494_fu_473   |    0    |    0    |    13   |
|    sub   |  sub_ln1494_1_fu_516  |    0    |    0    |    13   |
|          |  sub_ln1494_2_fu_563  |    0    |    0    |    13   |
|          |  sub_ln1494_3_fu_606  |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln26_fu_274    |    0    |    0    |    0    |
|    or    |     or_ln13_fu_360    |    0    |    0    |    2    |
|          |    or_ln26_1_fu_400   |    0    |    0    |    0    |
|          |     or_ln27_fu_528    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_336    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln29_fu_348    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_720      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_266     |    0    |    0    |    0    |
|          |  shl_ln26_mid1_fu_374 |    0    |    0    |    0    |
|          |     shl_ln2_fu_437    |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_453  |    0    |    0    |    0    |
|          |       tmp_fu_461      |    0    |    0    |    0    |
|bitconcatenate|   p_shl4_cast_fu_496  |    0    |    0    |    0    |
|          |      tmp_7_fu_504     |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_543  |    0    |    0    |    0    |
|          |      tmp_8_fu_551     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_586   |    0    |    0    |    0    |
|          |      tmp_9_fu_594     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln1494_fu_390  |    0    |    0    |    0    |
|          |    zext_ln29_fu_420   |    0    |    0    |    0    |
|          |  zext_ln1494_3_fu_428 |    0    |    0    |    0    |
|          |  zext_ln1494_4_fu_444 |    0    |    0    |    0    |
|          |  zext_ln1494_5_fu_469 |    0    |    0    |    0    |
|          |  zext_ln1494_6_fu_485 |    0    |    0    |    0    |
|          |  zext_ln1494_7_fu_512 |    0    |    0    |    0    |
|          |  zext_ln1494_9_fu_534 |    0    |    0    |    0    |
|   zext   | zext_ln1494_10_fu_559 |    0    |    0    |    0    |
|          | zext_ln1494_11_fu_575 |    0    |    0    |    0    |
|          | zext_ln1494_12_fu_602 |    0    |    0    |    0    |
|          |  zext_ln1494_8_fu_629 |    0    |    0    |    0    |
|          |   zext_ln29_1_fu_651  |    0    |    0    |    0    |
|          | zext_ln1494_13_fu_655 |    0    |    0    |    0    |
|          |   zext_ln203_fu_673   |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_708  |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_711  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1494_fu_633  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   468   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_733    |   10   |
|     add_ln13_reg_782    |    8   |
|   add_ln1494_4_reg_798  |   13   |
|   add_ln1494_8_reg_808  |   13   |
|     and_ln29_reg_754    |    1   |
|       c_0_reg_255       |    4   |
|        c_reg_813        |    4   |
|conv_out_V_addr_1_reg_803|   12   |
|conv_out_V_addr_2_reg_823|   12   |
|conv_out_V_addr_3_reg_828|   12   |
| conv_out_V_addr_reg_793 |   12   |
|       f_0_reg_222       |    3   |
|    icmp_ln10_reg_729    |    1   |
|    icmp_ln13_reg_738    |    1   |
| indvar_flatten23_reg_211|   10   |
|  indvar_flatten_reg_233 |    8   |
|    mul_ln1494_reg_771   |   10   |
|       r_0_reg_244       |    4   |
|        r_reg_759        |    4   |
|  select_ln13_1_reg_787  |    4   |
|  select_ln13_3_reg_777  |    5   |
|  select_ln13_4_reg_818  |    8   |
|   select_ln13_reg_764   |    4   |
|  select_ln29_1_reg_833  |   14   |
|  select_ln29_4_reg_743  |    4   |
|  select_ln29_5_reg_748  |    3   |
+-------------------------+--------+
|          Total          |   184  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_99 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.721  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   468  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |   184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   184  |   510  |
+-----------+--------+--------+--------+--------+
