###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Oct 18 23:53:06 2017
#  Design:            DLX
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRouteh -outDir timingReports
###############################################################
Path 1: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[7]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[7]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.205
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.508
  Arrival Time                  0.086
  Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.422 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.424 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.506 | 
     | datap/PCinst/PC_DATAP_reg[7]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.002 |   0.086 |    0.508 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.422 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.422 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.373 | 
     | Clk__L2_I7/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.370 | 
     | Clk__L2_I7/Z                    |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.035 |   0.087 |   -0.335 | 
     | Clk__L3_I18/A                   |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.000 |   0.087 |   -0.335 | 
     | Clk__L3_I18/Z                   |   ^   | Clk__L3_N18 | CLKBUF_X2 | 0.097 |   0.184 |   -0.238 | 
     | datap/PCinst/PC_DATAP_reg[7]/CK |   ^   | Clk__L3_N18 | DFFR_X1   | 0.020 |   0.205 |   -0.218 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[5]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[5]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.205
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.508
  Arrival Time                  0.086
  Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.422 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.424 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.506 | 
     | datap/PCinst/PC_DATAP_reg[5]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.002 |   0.086 |    0.508 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.422 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.422 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.373 | 
     | Clk__L2_I7/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.370 | 
     | Clk__L2_I7/Z                    |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.035 |   0.087 |   -0.335 | 
     | Clk__L3_I18/A                   |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.000 |   0.087 |   -0.335 | 
     | Clk__L3_I18/Z                   |   ^   | Clk__L3_N18 | CLKBUF_X2 | 0.097 |   0.184 |   -0.238 | 
     | datap/PCinst/PC_DATAP_reg[5]/CK |   ^   | Clk__L3_N18 | DFFR_X1   | 0.020 |   0.205 |   -0.218 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[6]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[6]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.205
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.508
  Arrival Time                  0.086
  Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.422 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.424 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.506 | 
     | datap/PCinst/PC_DATAP_reg[6]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.002 |   0.086 |    0.508 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.422 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.422 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.373 | 
     | Clk__L2_I7/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.369 | 
     | Clk__L2_I7/Z                    |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.035 |   0.087 |   -0.335 | 
     | Clk__L3_I18/A                   |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.000 |   0.087 |   -0.335 | 
     | Clk__L3_I18/Z                   |   ^   | Clk__L3_N18 | CLKBUF_X2 | 0.097 |   0.184 |   -0.238 | 
     | datap/PCinst/PC_DATAP_reg[6]/CK |   ^   | Clk__L3_N18 | DFFR_X1   | 0.020 |   0.205 |   -0.218 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[4]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[4]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.508
  Arrival Time                  0.086
  Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.422 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.423 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.505 | 
     | datap/PCinst/PC_DATAP_reg[4]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.002 |   0.086 |    0.508 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.422 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.422 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.373 | 
     | Clk__L2_I7/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.369 | 
     | Clk__L2_I7/Z                    |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.035 |   0.087 |   -0.334 | 
     | Clk__L3_I18/A                   |   ^   | Clk__L2_N7  | CLKBUF_X2 | 0.000 |   0.087 |   -0.334 | 
     | Clk__L3_I18/Z                   |   ^   | Clk__L3_N18 | CLKBUF_X2 | 0.097 |   0.184 |   -0.237 | 
     | datap/PCinst/PC_DATAP_reg[4]/CK |   ^   | Clk__L3_N18 | DFFR_X1   | 0.020 |   0.204 |   -0.217 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[0]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[0]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.084
  Slack Time                   -0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.421 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.422 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.504 | 
     | datap/PCinst/PC_DATAP_reg[0]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.000 |   0.084 |    0.504 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.421 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.421 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.371 | 
     | Clk__L2_I9/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.368 | 
     | Clk__L2_I9/Z                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.328 | 
     | Clk__L3_I22/A                   |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.327 | 
     | Clk__L3_I22/Z                   |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.222 | 
     | datap/PCinst/PC_DATAP_reg[0]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.003 |   0.202 |   -0.219 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[8]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[8]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.085
  Slack Time                   -0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.420 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.421 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.503 | 
     | datap/PCinst/PC_DATAP_reg[8]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.001 |   0.085 |    0.505 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.420 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.420 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.371 | 
     | Clk__L2_I9/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.367 | 
     | Clk__L2_I9/Z                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.327 | 
     | Clk__L3_I22/A                   |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.326 | 
     | Clk__L3_I22/Z                   |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.221 | 
     | datap/PCinst/PC_DATAP_reg[8]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.003 |   0.202 |   -0.218 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[1]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[1]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.201
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.085
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.419 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.421 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.503 | 
     | datap/PCinst/PC_DATAP_reg[1]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.001 |   0.085 |    0.504 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.370 | 
     | Clk__L2_I9/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.367 | 
     | Clk__L2_I9/Z                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.327 | 
     | Clk__L3_I22/A                   |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.326 | 
     | Clk__L3_I22/Z                   |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.221 | 
     | datap/PCinst/PC_DATAP_reg[1]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.003 |   0.201 |   -0.218 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin datap/RF/REGISTERS_reg[17][8]/CK 
Endpoint:   datap/RF/REGISTERS_reg[17][8]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 0.499
  Arrival Time                  0.080
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst             |         |       |   0.000 |    0.419 | 
     | datap/RF/U3084/A                 |   v   | Rst             | INV_X4  | 0.003 |   0.003 |    0.422 | 
     | datap/RF/U3084/ZN                |   ^   | datap/RF/n20758 | INV_X4  | 0.076 |   0.079 |    0.498 | 
     | datap/RF/REGISTERS_reg[17][8]/RN |   ^   | datap/RF/n20758 | DFFR_X1 | 0.001 |   0.080 |    0.499 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.370 | 
     | Clk__L2_I0/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.368 | 
     | Clk__L2_I0/Z                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.323 | 
     | Clk__L3_I1/A                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.322 | 
     | Clk__L3_I1/Z                     |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.217 | 
     | datap/RF/REGISTERS_reg[17][8]/CK |   ^   | Clk__L3_N1 | DFFR_X1   | 0.001 |   0.203 |   -0.216 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin datap/RF/REGISTERS_reg[31][8]/CK 
Endpoint:   datap/RF/REGISTERS_reg[31][8]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 0.499
  Arrival Time                  0.080
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst             |         |       |   0.000 |    0.419 | 
     | datap/RF/U3084/A                 |   v   | Rst             | INV_X4  | 0.003 |   0.003 |    0.422 | 
     | datap/RF/U3084/ZN                |   ^   | datap/RF/n20758 | INV_X4  | 0.076 |   0.079 |    0.497 | 
     | datap/RF/REGISTERS_reg[31][8]/RN |   ^   | datap/RF/n20758 | DFFR_X1 | 0.001 |   0.080 |    0.499 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.370 | 
     | Clk__L2_I0/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.368 | 
     | Clk__L2_I0/Z                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.323 | 
     | Clk__L3_I1/A                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.322 | 
     | Clk__L3_I1/Z                     |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.217 | 
     | datap/RF/REGISTERS_reg[31][8]/CK |   ^   | Clk__L3_N1 | DFFR_X1   | 0.001 |   0.203 |   -0.216 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin datap/RF/REGISTERS_reg[17][0]/CK 
Endpoint:   datap/RF/REGISTERS_reg[17][0]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 0.499
  Arrival Time                  0.080
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst             |         |       |   0.000 |    0.419 | 
     | datap/RF/U3084/A                 |   v   | Rst             | INV_X4  | 0.003 |   0.003 |    0.422 | 
     | datap/RF/U3084/ZN                |   ^   | datap/RF/n20758 | INV_X4  | 0.076 |   0.079 |    0.497 | 
     | datap/RF/REGISTERS_reg[17][0]/RN |   ^   | datap/RF/n20758 | DFFR_X1 | 0.001 |   0.080 |    0.499 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.370 | 
     | Clk__L2_I0/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.368 | 
     | Clk__L2_I0/Z                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.323 | 
     | Clk__L3_I1/A                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.322 | 
     | Clk__L3_I1/Z                     |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.217 | 
     | datap/RF/REGISTERS_reg[17][0]/CK |   ^   | Clk__L3_N1 | DFFR_X1   | 0.001 |   0.203 |   -0.216 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[29]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[29]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.503
  Arrival Time                  0.084
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.419 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.422 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.497 | 
     | datap/RF/OUT2_tri_enable_reg[29]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.005 |   0.084 |    0.503 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk         |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                        |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.369 | 
     | Clk__L2_I9/A                        |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.366 | 
     | Clk__L2_I9/Z                        |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.326 | 
     | Clk__L3_I23/A                       |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.326 | 
     | Clk__L3_I23/Z                       |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.219 | 
     | datap/RF/OUT2_tri_enable_reg[29]/CK |   ^   | Clk__L3_N23 | DFFRS_X1  | 0.003 |   0.202 |   -0.217 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin datap/RF/REGISTERS_reg[19][8]/CK 
Endpoint:   datap/RF/REGISTERS_reg[19][8]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 0.498
  Arrival Time                  0.080
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst             |         |       |   0.000 |    0.418 | 
     | datap/RF/U3084/A                 |   v   | Rst             | INV_X4  | 0.003 |   0.003 |    0.422 | 
     | datap/RF/U3084/ZN                |   ^   | datap/RF/n20758 | INV_X4  | 0.076 |   0.079 |    0.497 | 
     | datap/RF/REGISTERS_reg[19][8]/RN |   ^   | datap/RF/n20758 | DFFR_X1 | 0.001 |   0.080 |    0.498 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.369 | 
     | Clk__L2_I0/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.368 | 
     | Clk__L2_I0/Z                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.323 | 
     | Clk__L3_I1/A                     |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.321 | 
     | Clk__L3_I1/Z                     |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.217 | 
     | datap/RF/REGISTERS_reg[19][8]/CK |   ^   | Clk__L3_N1 | DFFR_X1   | 0.001 |   0.203 |   -0.216 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[3]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[3]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.201
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.086
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.419 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.420 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.502 | 
     | datap/PCinst/PC_DATAP_reg[3]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.002 |   0.086 |    0.504 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.369 | 
     | Clk__L2_I9/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.366 | 
     | Clk__L2_I9/Z                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.326 | 
     | Clk__L3_I22/A                   |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.325 | 
     | Clk__L3_I22/Z                   |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.220 | 
     | datap/PCinst/PC_DATAP_reg[3]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.003 |   0.201 |   -0.217 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[9]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[9]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.087
  Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.419 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.420 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.502 | 
     | datap/PCinst/PC_DATAP_reg[9]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.003 |   0.087 |    0.505 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.419 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.419 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.369 | 
     | Clk__L2_I9/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.366 | 
     | Clk__L2_I9/Z                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.326 | 
     | Clk__L3_I22/A                   |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.325 | 
     | Clk__L3_I22/Z                   |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.220 | 
     | datap/PCinst/PC_DATAP_reg[9]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.004 |   0.202 |   -0.216 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[2]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[2]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                             (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.201
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.085
  Slack Time                   -0.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                   |         |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                             |   v   | Rst               |         |       |   0.000 |    0.418 | 
     | datap/PCinst/U9/A               |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.420 | 
     | datap/PCinst/U9/ZN              |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.502 | 
     | datap/PCinst/PC_DATAP_reg[2]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.002 |   0.085 |    0.504 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                             |   ^   | Clk         |           |       |   0.000 |   -0.418 | 
     | Clk__L1_I0/A                    |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.418 | 
     | Clk__L1_I0/Z                    |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.369 | 
     | Clk__L2_I9/A                    |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.366 | 
     | Clk__L2_I9/Z                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.326 | 
     | Clk__L3_I22/A                   |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.325 | 
     | Clk__L3_I22/Z                   |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.220 | 
     | datap/PCinst/PC_DATAP_reg[2]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.002 |   0.201 |   -0.218 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[10]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[10]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.088
  Slack Time                   -0.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.418 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.419 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.501 | 
     | datap/PCinst/PC_DATAP_reg[10]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.004 |   0.088 |    0.505 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.418 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.418 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.369 | 
     | Clk__L2_I9/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.365 | 
     | Clk__L2_I9/Z                     |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.325 | 
     | Clk__L3_I22/A                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.324 | 
     | Clk__L3_I22/Z                    |   ^   | Clk__L3_N22 | CLKBUF_X2 | 0.105 |   0.199 |   -0.219 | 
     | datap/PCinst/PC_DATAP_reg[10]/CK |   ^   | Clk__L3_N22 | DFFR_X1   | 0.004 |   0.202 |   -0.215 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin datap/RF/REGISTERS_reg[29][8]/CK 
Endpoint:   datap/RF/REGISTERS_reg[29][8]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.201
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 0.497
  Arrival Time                  0.080
  Slack Time                   -0.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst             |         |       |   0.000 |    0.417 | 
     | datap/RF/U3084/A                 |   v   | Rst             | INV_X4  | 0.003 |   0.003 |    0.420 | 
     | datap/RF/U3084/ZN                |   ^   | datap/RF/n20758 | INV_X4  | 0.076 |   0.079 |    0.496 | 
     | datap/RF/REGISTERS_reg[29][8]/RN |   ^   | datap/RF/n20758 | DFFR_X1 | 0.001 |   0.080 |    0.497 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.417 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.417 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.368 | 
     | Clk__L2_I9/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.364 | 
     | Clk__L2_I9/Z                     |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.325 | 
     | Clk__L3_I23/A                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.324 | 
     | Clk__L3_I23/Z                    |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.218 | 
     | datap/RF/REGISTERS_reg[29][8]/CK |   ^   | Clk__L3_N23 | DFFR_X1   | 0.002 |   0.201 |   -0.217 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[16]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[16]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.085
  Slack Time                   -0.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.417 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.420 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.496 | 
     | datap/RF/OUT2_tri_enable_reg[16]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.007 |   0.085 |    0.502 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk         |           |       |   0.000 |   -0.417 | 
     | Clk__L1_I0/A                        |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.417 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.368 | 
     | Clk__L2_I9/A                        |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.364 | 
     | Clk__L2_I9/Z                        |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.325 | 
     | Clk__L3_I23/A                       |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.324 | 
     | Clk__L3_I23/Z                       |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.218 | 
     | datap/RF/OUT2_tri_enable_reg[16]/CK |   ^   | Clk__L3_N23 | DFFRS_X1  | 0.002 |   0.202 |   -0.215 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[23]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[23]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.085
  Slack Time                   -0.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.417 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.420 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.496 | 
     | datap/RF/OUT2_tri_enable_reg[23]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.007 |   0.085 |    0.502 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk         |           |       |   0.000 |   -0.417 | 
     | Clk__L1_I0/A                        |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.417 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.368 | 
     | Clk__L2_I9/A                        |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.364 | 
     | Clk__L2_I9/Z                        |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.325 | 
     | Clk__L3_I23/A                       |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.324 | 
     | Clk__L3_I23/Z                       |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.218 | 
     | datap/RF/OUT2_tri_enable_reg[23]/CK |   ^   | Clk__L3_N23 | DFFRS_X1  | 0.002 |   0.202 |   -0.215 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[26]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[26]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.201
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.085
  Slack Time                   -0.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.417 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.420 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.496 | 
     | datap/RF/OUT2_tri_enable_reg[26]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.007 |   0.085 |    0.502 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk         |           |       |   0.000 |   -0.417 | 
     | Clk__L1_I0/A                        |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.417 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.368 | 
     | Clk__L2_I9/A                        |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.364 | 
     | Clk__L2_I9/Z                        |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.324 | 
     | Clk__L3_I23/A                       |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.324 | 
     | Clk__L3_I23/Z                       |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.218 | 
     | datap/RF/OUT2_tri_enable_reg[26]/CK |   ^   | Clk__L3_N23 | DFFRS_X1  | 0.002 |   0.201 |   -0.215 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin datap/RF/REGISTERS_reg[29][0]/CK 
Endpoint:   datap/RF/REGISTERS_reg[29][0]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.200
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 0.497
  Arrival Time                  0.080
  Slack Time                   -0.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst             |         |       |   0.000 |    0.417 | 
     | datap/RF/U3084/A                 |   v   | Rst             | INV_X4  | 0.003 |   0.003 |    0.420 | 
     | datap/RF/U3084/ZN                |   ^   | datap/RF/n20758 | INV_X4  | 0.076 |   0.079 |    0.496 | 
     | datap/RF/REGISTERS_reg[29][0]/RN |   ^   | datap/RF/n20758 | DFFR_X1 | 0.001 |   0.080 |    0.497 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.417 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.417 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.368 | 
     | Clk__L2_I9/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.364 | 
     | Clk__L2_I9/Z                     |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.324 | 
     | Clk__L3_I23/A                    |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.324 | 
     | Clk__L3_I23/Z                    |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.218 | 
     | datap/RF/REGISTERS_reg[29][0]/CK |   ^   | Clk__L3_N23 | DFFR_X1   | 0.001 |   0.200 |   -0.216 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[24]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[24]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.503
  Arrival Time                  0.086
  Slack Time                   -0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.416 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.419 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.495 | 
     | datap/RF/OUT2_tri_enable_reg[24]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.008 |   0.086 |    0.503 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk         |           |       |   0.000 |   -0.416 | 
     | Clk__L1_I0/A                        |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.416 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.367 | 
     | Clk__L2_I9/A                        |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.363 | 
     | Clk__L2_I9/Z                        |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.324 | 
     | Clk__L3_I23/A                       |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.323 | 
     | Clk__L3_I23/Z                       |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.217 | 
     | datap/RF/OUT2_tri_enable_reg[24]/CK |   ^   | Clk__L3_N23 | DFFRS_X1  | 0.003 |   0.202 |   -0.214 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[17]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[17]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.202
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.503
  Arrival Time                  0.088
  Slack Time                   -0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.415 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.418 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.493 | 
     | datap/RF/OUT2_tri_enable_reg[17]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.010 |   0.088 |    0.503 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk         |           |       |   0.000 |   -0.414 | 
     | Clk__L1_I0/A                        |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.414 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.365 | 
     | Clk__L2_I9/A                        |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.362 | 
     | Clk__L2_I9/Z                        |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.040 |   0.092 |   -0.322 | 
     | Clk__L3_I23/A                       |   ^   | Clk__L2_N9  | CLKBUF_X2 | 0.001 |   0.093 |   -0.322 | 
     | Clk__L3_I23/Z                       |   ^   | Clk__L3_N23 | CLKBUF_X2 | 0.106 |   0.199 |   -0.215 | 
     | datap/RF/OUT2_tri_enable_reg[17]/CK |   ^   | Clk__L3_N23 | DFFRS_X1  | 0.003 |   0.202 |   -0.213 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[11]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[11]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.500
  Arrival Time                  0.089
  Slack Time                   -0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.412 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.413 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.495 | 
     | datap/PCinst/PC_DATAP_reg[11]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.005 |   0.089 |    0.500 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.412 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.412 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.363 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.359 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.319 | 
     | Clk__L3_I3/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.318 | 
     | Clk__L3_I3/Z                     |   ^   | Clk__L3_N3 | CLKBUF_X2 | 0.101 |   0.195 |   -0.217 | 
     | datap/PCinst/PC_DATAP_reg[11]/CK |   ^   | Clk__L3_N3 | DFFR_X1   | 0.003 |   0.197 |   -0.214 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[12]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[12]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.198
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.090
  Slack Time                   -0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.411 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.412 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.495 | 
     | datap/PCinst/PC_DATAP_reg[12]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.006 |   0.090 |    0.501 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.411 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.411 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.362 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.358 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.318 | 
     | Clk__L3_I3/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.317 | 
     | Clk__L3_I3/Z                     |   ^   | Clk__L3_N3 | CLKBUF_X2 | 0.101 |   0.195 |   -0.216 | 
     | datap/PCinst/PC_DATAP_reg[12]/CK |   ^   | Clk__L3_N3 | DFFR_X1   | 0.003 |   0.198 |   -0.213 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[9]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[9]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.095
  Slack Time                   -0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                 |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                |   v   | Rst             |          |       |   0.000 |    0.410 | 
     | datap/RF/U3084/A                   |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.413 | 
     | datap/RF/U3084/ZN                  |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.488 | 
     | datap/RF/OUT2_tri_enable_reg[9]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.016 |   0.095 |    0.505 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |       |            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                |   ^   | Clk        |           |       |   0.000 |   -0.410 | 
     | Clk__L1_I0/A                       |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.410 | 
     | Clk__L1_I0/Z                       |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.360 | 
     | Clk__L2_I0/A                       |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.359 | 
     | Clk__L2_I0/Z                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.314 | 
     | Clk__L3_I1/A                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.312 | 
     | Clk__L3_I1/Z                       |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.208 | 
     | datap/RF/OUT2_tri_enable_reg[9]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.204 |   -0.206 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[30]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[30]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.095
  Slack Time                   -0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.409 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.413 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.488 | 
     | datap/RF/OUT2_tri_enable_reg[30]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.016 |   0.095 |    0.505 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.409 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.409 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.360 | 
     | Clk__L2_I0/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.359 | 
     | Clk__L2_I0/Z                        |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.314 | 
     | Clk__L3_I1/A                        |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.312 | 
     | Clk__L3_I1/Z                        |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.208 | 
     | datap/RF/OUT2_tri_enable_reg[30]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.204 |   -0.206 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[13]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[13]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.198
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.092
  Slack Time                   -0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.409 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.411 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.493 | 
     | datap/PCinst/PC_DATAP_reg[13]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.008 |   0.092 |    0.501 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.409 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.409 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.360 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.356 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.316 | 
     | Clk__L3_I3/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.315 | 
     | Clk__L3_I3/Z                     |   ^   | Clk__L3_N3 | CLKBUF_X2 | 0.101 |   0.195 |   -0.215 | 
     | datap/PCinst/PC_DATAP_reg[13]/CK |   ^   | Clk__L3_N3 | DFFR_X1   | 0.003 |   0.198 |   -0.212 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[14]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[14]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.199
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.093
  Slack Time                   -0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.409 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.410 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.493 | 
     | datap/PCinst/PC_DATAP_reg[14]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.009 |   0.093 |    0.502 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.409 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.409 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.360 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.356 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.316 | 
     | Clk__L3_I4/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.315 | 
     | Clk__L3_I4/Z                     |   ^   | Clk__L3_N4 | CLKBUF_X2 | 0.102 |   0.197 |   -0.213 | 
     | datap/PCinst/PC_DATAP_reg[14]/CK |   ^   | Clk__L3_N4 | DFFR_X1   | 0.002 |   0.199 |   -0.210 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[8]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[8]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.096
  Slack Time                   -0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                 |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                |   v   | Rst             |          |       |   0.000 |    0.409 | 
     | datap/RF/U3084/A                   |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.412 | 
     | datap/RF/U3084/ZN                  |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.487 | 
     | datap/RF/OUT2_tri_enable_reg[8]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.017 |   0.096 |    0.505 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |       |            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                |   ^   | Clk        |           |       |   0.000 |   -0.409 | 
     | Clk__L1_I0/A                       |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.409 | 
     | Clk__L1_I0/Z                       |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.360 | 
     | Clk__L2_I0/A                       |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.358 | 
     | Clk__L2_I0/Z                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.313 | 
     | Clk__L3_I1/A                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.312 | 
     | Clk__L3_I1/Z                       |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.207 | 
     | datap/RF/OUT2_tri_enable_reg[8]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.204 |   -0.205 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[19]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[19]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.505
  Arrival Time                  0.097
  Slack Time                   -0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.408 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.411 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.487 | 
     | datap/RF/OUT2_tri_enable_reg[19]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.018 |   0.097 |    0.505 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.408 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.408 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.359 | 
     | Clk__L2_I0/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.357 | 
     | Clk__L2_I0/Z                        |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.313 | 
     | Clk__L3_I1/A                        |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.311 | 
     | Clk__L3_I1/Z                        |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.207 | 
     | datap/RF/OUT2_tri_enable_reg[19]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.204 |   -0.204 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[18]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[18]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.199
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.500
  Arrival Time                  0.092
  Slack Time                   -0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.408 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.411 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.487 | 
     | datap/RF/OUT2_tri_enable_reg[18]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.013 |   0.092 |    0.500 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.408 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.408 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.359 | 
     | Clk__L2_I3/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.355 | 
     | Clk__L2_I3/Z                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.317 | 
     | Clk__L3_I9/A                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.316 | 
     | Clk__L3_I9/Z                        |   ^   | Clk__L3_N9 | CLKBUF_X2 | 0.105 |   0.197 |   -0.211 | 
     | datap/RF/OUT2_tri_enable_reg[18]/CK |   ^   | Clk__L3_N9 | DFFRS_X1  | 0.002 |   0.199 |   -0.209 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[15]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[15]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.198
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.094
  Slack Time                   -0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.408 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.409 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.491 | 
     | datap/PCinst/PC_DATAP_reg[15]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.010 |   0.094 |    0.502 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.408 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.408 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.359 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.355 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.315 | 
     | Clk__L3_I4/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.314 | 
     | Clk__L3_I4/Z                     |   ^   | Clk__L3_N4 | CLKBUF_X2 | 0.102 |   0.197 |   -0.211 | 
     | datap/PCinst/PC_DATAP_reg[15]/CK |   ^   | Clk__L3_N4 | DFFR_X1   | 0.002 |   0.198 |   -0.209 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[20]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[20]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.508
  Arrival Time                  0.100
  Slack Time                   -0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.408 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.409 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.491 | 
     | datap/PCinst/PC_DATAP_reg[20]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.016 |   0.100 |    0.508 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.408 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.408 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.359 | 
     | Clk__L2_I5/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.355 | 
     | Clk__L2_I5/Z                     |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.044 |   0.097 |   -0.311 | 
     | Clk__L3_I13/A                    |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.003 |   0.100 |   -0.308 | 
     | Clk__L3_I13/Z                    |   ^   | Clk__L3_N13 | CLKBUF_X2 | 0.102 |   0.202 |   -0.206 | 
     | datap/PCinst/PC_DATAP_reg[20]/CK |   ^   | Clk__L3_N13 | DFFR_X1   | 0.003 |   0.204 |   -0.203 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[18]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[18]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.198
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.095
  Slack Time                   -0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.407 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.409 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.491 | 
     | datap/PCinst/PC_DATAP_reg[18]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.011 |   0.095 |    0.502 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.407 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.407 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.358 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.354 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.314 | 
     | Clk__L3_I4/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.313 | 
     | Clk__L3_I4/Z                     |   ^   | Clk__L3_N4 | CLKBUF_X2 | 0.102 |   0.197 |   -0.211 | 
     | datap/PCinst/PC_DATAP_reg[18]/CK |   ^   | Clk__L3_N4 | DFFR_X1   | 0.002 |   0.198 |   -0.209 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[24]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[24]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.204
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.507
  Arrival Time                  0.101
  Slack Time                   -0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.407 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.408 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.490 | 
     | datap/PCinst/PC_DATAP_reg[24]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.017 |   0.101 |    0.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.407 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.407 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.358 | 
     | Clk__L2_I5/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.354 | 
     | Clk__L2_I5/Z                     |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.044 |   0.097 |   -0.310 | 
     | Clk__L3_I13/A                    |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.003 |   0.100 |   -0.307 | 
     | Clk__L3_I13/Z                    |   ^   | Clk__L3_N13 | CLKBUF_X2 | 0.102 |   0.202 |   -0.205 | 
     | datap/PCinst/PC_DATAP_reg[24]/CK |   ^   | Clk__L3_N13 | DFFR_X1   | 0.002 |   0.204 |   -0.203 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[16]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[16]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.198
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.502
  Arrival Time                  0.095
  Slack Time                   -0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.406 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.408 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.490 | 
     | datap/PCinst/PC_DATAP_reg[16]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.011 |   0.095 |    0.502 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.406 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.406 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.357 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.354 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.313 | 
     | Clk__L3_I4/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.312 | 
     | Clk__L3_I4/Z                     |   ^   | Clk__L3_N4 | CLKBUF_X2 | 0.102 |   0.197 |   -0.210 | 
     | datap/PCinst/PC_DATAP_reg[16]/CK |   ^   | Clk__L3_N4 | DFFR_X1   | 0.002 |   0.198 |   -0.208 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[25]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[25]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.507
  Arrival Time                  0.101
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.405 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.001 |    0.407 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.489 | 
     | datap/PCinst/PC_DATAP_reg[25]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.017 |   0.101 |    0.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.406 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.406 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I5/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.353 | 
     | Clk__L2_I5/Z                     |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.044 |   0.097 |   -0.309 | 
     | Clk__L3_I13/A                    |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.003 |   0.100 |   -0.306 | 
     | Clk__L3_I13/Z                    |   ^   | Clk__L3_N13 | CLKBUF_X2 | 0.102 |   0.202 |   -0.204 | 
     | datap/PCinst/PC_DATAP_reg[25]/CK |   ^   | Clk__L3_N13 | DFFR_X1   | 0.002 |   0.203 |   -0.202 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[2]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[2]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.099
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                 |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                   |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.409 | 
     | datap/RF/U3084/ZN                  |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[2]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.020 |   0.099 |    0.504 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |       |            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                       |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                       |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I0/A                       |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.355 | 
     | Clk__L2_I0/Z                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.310 | 
     | Clk__L3_I1/A                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.308 | 
     | Clk__L3_I1/Z                       |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.204 | 
     | datap/RF/OUT2_tri_enable_reg[2]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.203 |   -0.202 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[3]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[3]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.099
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                 |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                   |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                  |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[3]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.020 |   0.099 |    0.504 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |       |            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                       |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                       |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I0/A                       |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.354 | 
     | Clk__L2_I0/Z                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.310 | 
     | Clk__L3_I1/A                       |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.308 | 
     | Clk__L3_I1/Z                       |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.204 | 
     | datap/RF/OUT2_tri_enable_reg[3]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.203 |   -0.202 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[10]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[10]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.099
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[10]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.020 |   0.099 |    0.504 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I0/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.002 |   0.051 |   -0.354 | 
     | Clk__L2_I0/Z                        |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.044 |   0.095 |   -0.310 | 
     | Clk__L3_I1/A                        |   ^   | Clk__L2_N0 | CLKBUF_X2 | 0.002 |   0.097 |   -0.308 | 
     | Clk__L3_I1/Z                        |   ^   | Clk__L3_N1 | CLKBUF_X2 | 0.104 |   0.201 |   -0.204 | 
     | datap/RF/OUT2_tri_enable_reg[10]/CK |   ^   | Clk__L3_N1 | DFFRS_X1  | 0.002 |   0.203 |   -0.202 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[1]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[1]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.200
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.096
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                 |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                   |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                  |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[1]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.017 |   0.096 |    0.501 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |       |            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                       |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                       |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I3/A                       |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                       |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.314 | 
     | Clk__L3_I9/A                       |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.313 | 
     | Clk__L3_I9/Z                       |   ^   | Clk__L3_N9 | CLKBUF_X2 | 0.105 |   0.197 |   -0.208 | 
     | datap/RF/OUT2_tri_enable_reg[1]/CK |   ^   | Clk__L3_N9 | DFFRS_X1  | 0.003 |   0.200 |   -0.205 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[13]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[13]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.099
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[13]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.020 |   0.099 |    0.504 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I3/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.314 | 
     | Clk__L3_I8/A                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.313 | 
     | Clk__L3_I8/Z                        |   ^   | Clk__L3_N8 | CLKBUF_X2 | 0.107 |   0.199 |   -0.206 | 
     | datap/RF/OUT2_tri_enable_reg[13]/CK |   ^   | Clk__L3_N8 | DFFRS_X1  | 0.004 |   0.203 |   -0.202 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[19]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[19]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.198
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.096
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.405 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.407 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.489 | 
     | datap/PCinst/PC_DATAP_reg[19]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.013 |   0.096 |    0.501 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                     |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I1/A                     |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I1/Z                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.040 |   0.093 |   -0.312 | 
     | Clk__L3_I4/A                     |   ^   | Clk__L2_N1 | CLKBUF_X2 | 0.001 |   0.094 |   -0.311 | 
     | Clk__L3_I4/Z                     |   ^   | Clk__L3_N4 | CLKBUF_X2 | 0.102 |   0.197 |   -0.209 | 
     | datap/PCinst/PC_DATAP_reg[19]/CK |   ^   | Clk__L3_N4 | DFFR_X1   | 0.001 |   0.198 |   -0.207 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[31]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[31]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.200
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.096
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[31]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.017 |   0.096 |    0.501 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I3/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.314 | 
     | Clk__L3_I9/A                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.313 | 
     | Clk__L3_I9/Z                        |   ^   | Clk__L3_N9 | CLKBUF_X2 | 0.105 |   0.197 |   -0.208 | 
     | datap/RF/OUT2_tri_enable_reg[31]/CK |   ^   | Clk__L3_N9 | DFFRS_X1  | 0.003 |   0.200 |   -0.205 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin datap/PCinst/PC_DATAP_reg[26]/CK 
Endpoint:   datap/PCinst/PC_DATAP_reg[26]/RN (^) checked with  leading edge of 
'Clk'
Beginpoint: Rst                              (v) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.303
+ Phase Shift                   0.000
= Required Time                 0.507
  Arrival Time                  0.102
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                   |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | Rst                              |   v   | Rst               |         |       |   0.000 |    0.405 | 
     | datap/PCinst/U9/A                |   v   | Rst               | INV_X2  | 0.002 |   0.002 |    0.406 | 
     | datap/PCinst/U9/ZN               |   ^   | datap/PCinst/n118 | INV_X2  | 0.082 |   0.084 |    0.489 | 
     | datap/PCinst/PC_DATAP_reg[26]/RN |   ^   | datap/PCinst/n118 | DFFR_X1 | 0.018 |   0.102 |    0.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |             |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                              |   ^   | Clk         |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                     |   ^   | Clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                     |   ^   | Clk__L1_N0  | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I5/A                     |   ^   | Clk__L1_N0  | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I5/Z                     |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.044 |   0.097 |   -0.308 | 
     | Clk__L3_I13/A                    |   ^   | Clk__L2_N5  | CLKBUF_X2 | 0.003 |   0.100 |   -0.305 | 
     | Clk__L3_I13/Z                    |   ^   | Clk__L3_N13 | CLKBUF_X2 | 0.102 |   0.202 |   -0.203 | 
     | datap/PCinst/PC_DATAP_reg[26]/CK |   ^   | Clk__L3_N13 | DFFR_X1   | 0.002 |   0.203 |   -0.202 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[21]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[21]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.200
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.096
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.484 | 
     | datap/RF/OUT2_tri_enable_reg[21]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.018 |   0.096 |    0.501 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.356 | 
     | Clk__L2_I3/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.314 | 
     | Clk__L3_I9/A                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.313 | 
     | Clk__L3_I9/Z                        |   ^   | Clk__L3_N9 | CLKBUF_X2 | 0.105 |   0.197 |   -0.208 | 
     | datap/RF/OUT2_tri_enable_reg[21]/CK |   ^   | Clk__L3_N9 | DFFRS_X1  | 0.003 |   0.200 |   -0.205 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[22]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[22]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.099
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.483 | 
     | datap/RF/OUT2_tri_enable_reg[22]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.020 |   0.099 |    0.504 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.355 | 
     | Clk__L2_I3/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.313 | 
     | Clk__L3_I8/A                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.312 | 
     | Clk__L3_I8/Z                        |   ^   | Clk__L3_N8 | CLKBUF_X2 | 0.107 |   0.199 |   -0.206 | 
     | datap/RF/OUT2_tri_enable_reg[22]/CK |   ^   | Clk__L3_N8 | DFFRS_X1  | 0.004 |   0.203 |   -0.202 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[4]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[4]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.200
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.501
  Arrival Time                  0.097
  Slack Time                   -0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                    |       |                 |          |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                |   v   | Rst             |          |       |   0.000 |    0.405 | 
     | datap/RF/U3084/A                   |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.408 | 
     | datap/RF/U3084/ZN                  |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.483 | 
     | datap/RF/OUT2_tri_enable_reg[4]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.018 |   0.097 |    0.501 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |       |            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                |   ^   | Clk        |           |       |   0.000 |   -0.405 | 
     | Clk__L1_I0/A                       |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.405 | 
     | Clk__L1_I0/Z                       |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.355 | 
     | Clk__L2_I3/A                       |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                       |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.313 | 
     | Clk__L3_I9/A                       |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.312 | 
     | Clk__L3_I9/Z                       |   ^   | Clk__L3_N9 | CLKBUF_X2 | 0.105 |   0.197 |   -0.208 | 
     | datap/RF/OUT2_tri_enable_reg[4]/CK |   ^   | Clk__L3_N9 | DFFRS_X1  | 0.003 |   0.200 |   -0.204 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin datap/RF/OUT2_tri_enable_reg[14]/CK 
Endpoint:   datap/RF/OUT2_tri_enable_reg[14]/SN (^) checked with  leading edge 
of 'Clk'
Beginpoint: Rst                                 (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.203
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 0.504
  Arrival Time                  0.099
  Slack Time                   -0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                                     |       |                 |          |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Rst                                 |   v   | Rst             |          |       |   0.000 |    0.404 | 
     | datap/RF/U3084/A                    |   v   | Rst             | INV_X4   | 0.003 |   0.003 |    0.407 | 
     | datap/RF/U3084/ZN                   |   ^   | datap/RF/n20758 | INV_X4   | 0.076 |   0.079 |    0.483 | 
     | datap/RF/OUT2_tri_enable_reg[14]/SN |   ^   | datap/RF/n20758 | DFFRS_X1 | 0.021 |   0.099 |    0.504 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | Clk                                 |   ^   | Clk        |           |       |   0.000 |   -0.404 | 
     | Clk__L1_I0/A                        |   ^   | Clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.404 | 
     | Clk__L1_I0/Z                        |   ^   | Clk__L1_N0 | CLKBUF_X3 | 0.049 |   0.049 |   -0.355 | 
     | Clk__L2_I3/A                        |   ^   | Clk__L1_N0 | CLKBUF_X2 | 0.004 |   0.053 |   -0.352 | 
     | Clk__L2_I3/Z                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.038 |   0.091 |   -0.313 | 
     | Clk__L3_I8/A                        |   ^   | Clk__L2_N3 | CLKBUF_X2 | 0.001 |   0.092 |   -0.312 | 
     | Clk__L3_I8/Z                        |   ^   | Clk__L3_N8 | CLKBUF_X2 | 0.107 |   0.199 |   -0.205 | 
     | datap/RF/OUT2_tri_enable_reg[14]/CK |   ^   | Clk__L3_N8 | DFFRS_X1  | 0.004 |   0.203 |   -0.202 | 
     +---------------------------------------------------------------------------------------------------+ 

