<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="527" />
   <irq preferredWidth="63" />
   <export preferredWidth="237" />
   <inputclock preferredWidth="100" />
   <name preferredWidth="241" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="355" />
   <clocksource preferredWidth="354" />
   <frequency preferredWidth="346" />
  </columns>
 </clocktable>
 <window width="1920" height="1156" x="0" y="0" />
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped,Library,Library/Bridges and Adapters/DMA,Library/Bridges and Adapters,Library/University Program/Audio &amp; Video/Video,Library/Qsys Interconnect,Project,Library/University Program/Audio &amp; Video,Library/University Program" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="1" />
</preferences>
