/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [22:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_12z ? celloutsig_1_1z[2] : celloutsig_1_11z[0];
  assign celloutsig_1_19z = celloutsig_1_15z ? celloutsig_1_16z : celloutsig_1_17z[15];
  assign celloutsig_1_3z = celloutsig_1_1z[0] ? celloutsig_1_1z[2] : celloutsig_1_1z[3];
  assign celloutsig_1_8z = celloutsig_1_6z[5] ? celloutsig_1_1z[2] : celloutsig_1_1z[3];
  assign celloutsig_1_14z = ~((celloutsig_1_0z | celloutsig_1_2z) & celloutsig_1_8z);
  assign celloutsig_1_18z = ~((celloutsig_1_6z[10] | celloutsig_1_13z) & celloutsig_1_13z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_2z[1]) & celloutsig_0_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_3z | in_data[125]) & celloutsig_1_1z[1]);
  assign celloutsig_1_17z = { in_data[168:163], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_0z } & { in_data[168:155], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[60:51], celloutsig_0_3z, celloutsig_0_3z } & in_data[29:18];
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z } & { celloutsig_0_5z[7:3], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_6z } & { celloutsig_0_11z[10:8], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[120:116], celloutsig_1_0z, celloutsig_1_0z } & { in_data[190:185], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[120:106] & { in_data[138:125], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_13z } === { in_data[178:175], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_10z = in_data[63:44] === { in_data[24:17], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[49:17] === { in_data[39:12], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_9z = in_data[50:39] === { celloutsig_0_5z[9:4], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_17z = { in_data[46:45], celloutsig_0_10z, celloutsig_0_7z } === { celloutsig_0_12z[4:2], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[164:161] === { celloutsig_1_1z[4:2], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z[6:5], celloutsig_1_1z[3:0], celloutsig_1_0z } === { celloutsig_1_1z[6:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_12z = in_data[186:180] === { celloutsig_1_1z[6:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[39:33] === { in_data[7], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = ! in_data[77:57];
  assign celloutsig_1_15z = ! { in_data[152:147], celloutsig_1_12z };
  assign celloutsig_0_8z = ! in_data[19:6];
  assign celloutsig_0_15z = ! { celloutsig_0_11z[6:2], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_0z = ! in_data[170:161];
  assign celloutsig_1_5z = { in_data[175:163], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z } != { in_data[167:151], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_6z[0], celloutsig_1_1z } != { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[93:91] >> in_data[3:1];
  assign celloutsig_0_12z = in_data[80:76] >> celloutsig_0_11z[4:0];
  assign celloutsig_0_2z = in_data[47:44] >> { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_11z = in_data[114:111] >> { celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_2z[1:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_14z[20:19], celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
