//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30300941
// Cuda compilation tools, release 11.4, V11.4.120
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	add

.visible .entry add(
	.param .u64 add_param_0,
	.param .u64 add_param_1,
	.param .u64 add_param_2
)
{
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<45>;
	.reg .b64 	%rd<33>;


	ld.param.u64 	%rd1, [add_param_1];
	ld.param.u64 	%rd2, [add_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %nctaid.x;
	mul.lo.s32 	%r3, %r2, %r1;
	shl.b32 	%r4, %r3, 1;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r5, %r1, %r6;
	shl.b32 	%r8, %r7, 1;
	add.s32 	%r9, %r8, -2;
	rem.u32 	%r10, %r9, %r4;
	add.s32 	%r11, %r8, -1;
	rem.u32 	%r12, %r11, %r4;
	or.b32  	%r13, %r8, 1;
	rem.u32 	%r14, %r13, %r4;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	shl.b32 	%r19, %r18, 1;
	add.s32 	%r20, %r19, -2;
	rem.u32 	%r21, %r20, %r4;
	mul.lo.s32 	%r22, %r21, %r4;
	add.s32 	%r23, %r19, -1;
	rem.u32 	%r24, %r23, %r4;
	mul.lo.s32 	%r25, %r24, %r4;
	or.b32  	%r26, %r19, 1;
	rem.u32 	%r27, %r26, %r4;
	mul.lo.s32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r19, %r4;
	add.s32 	%r30, %r25, %r12;
	mul.wide.u32 	%rd5, %r30, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	mul.f64 	%fd2, %fd1, 0d4010000000000000;
	add.s32 	%r31, %r25, %r10;
	mul.wide.u32 	%rd7, %r31, 8;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.f64 	%fd3, [%rd8];
	sub.f64 	%fd4, %fd3, %fd2;
	add.s32 	%r32, %r22, %r12;
	mul.wide.u32 	%rd9, %r32, 8;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.f64 	%fd5, [%rd10];
	add.f64 	%fd6, %fd4, %fd5;
	add.s32 	%r33, %r25, %r8;
	mul.wide.u32 	%rd11, %r33, 8;
	add.s64 	%rd12, %rd4, %rd11;
	ld.global.f64 	%fd7, [%rd12];
	add.f64 	%fd8, %fd6, %fd7;
	add.s32 	%r34, %r12, %r29;
	mul.wide.u32 	%rd13, %r34, 8;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.f64 	%fd9, [%rd14];
	add.f64 	%fd10, %fd8, %fd9;
	fma.rn.f64 	%fd11, %fd10, 0d3FC999999999999A, %fd1;
	add.s64 	%rd15, %rd3, %rd5;
	st.global.f64 	[%rd15], %fd11;
	ld.global.f64 	%fd12, [%rd12];
	mul.f64 	%fd13, %fd12, 0d4010000000000000;
	ld.global.f64 	%fd14, [%rd6];
	sub.f64 	%fd15, %fd14, %fd13;
	add.s32 	%r35, %r22, %r8;
	mul.wide.u32 	%rd16, %r35, 8;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.f64 	%fd16, [%rd17];
	add.f64 	%fd17, %fd15, %fd16;
	add.s32 	%r36, %r25, %r14;
	mul.wide.u32 	%rd18, %r36, 8;
	add.s64 	%rd19, %rd4, %rd18;
	ld.global.f64 	%fd18, [%rd19];
	add.f64 	%fd19, %fd17, %fd18;
	add.s32 	%r37, %r29, %r8;
	mul.wide.u32 	%rd20, %r37, 8;
	add.s64 	%rd21, %rd4, %rd20;
	ld.global.f64 	%fd20, [%rd21];
	add.f64 	%fd21, %fd19, %fd20;
	fma.rn.f64 	%fd22, %fd21, 0d3FC999999999999A, %fd12;
	add.s64 	%rd22, %rd3, %rd11;
	st.global.f64 	[%rd22], %fd22;
	ld.global.f64 	%fd23, [%rd14];
	mul.f64 	%fd24, %fd23, 0d4010000000000000;
	add.s32 	%r38, %r10, %r29;
	mul.wide.u32 	%rd23, %r38, 8;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.f64 	%fd25, [%rd24];
	sub.f64 	%fd26, %fd25, %fd24;
	ld.global.f64 	%fd27, [%rd6];
	add.f64 	%fd28, %fd26, %fd27;
	ld.global.f64 	%fd29, [%rd21];
	add.f64 	%fd30, %fd28, %fd29;
	add.s32 	%r39, %r28, %r12;
	mul.wide.u32 	%rd25, %r39, 8;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.f64 	%fd31, [%rd26];
	add.f64 	%fd32, %fd30, %fd31;
	fma.rn.f64 	%fd33, %fd32, 0d3FC999999999999A, %fd23;
	add.s64 	%rd27, %rd3, %rd13;
	st.global.f64 	[%rd27], %fd33;
	ld.global.f64 	%fd34, [%rd21];
	mul.f64 	%fd35, %fd34, 0d4010000000000000;
	ld.global.f64 	%fd36, [%rd14];
	sub.f64 	%fd37, %fd36, %fd35;
	ld.global.f64 	%fd38, [%rd12];
	add.f64 	%fd39, %fd37, %fd38;
	add.s32 	%r40, %r14, %r29;
	mul.wide.u32 	%rd28, %r40, 8;
	add.s64 	%rd29, %rd4, %rd28;
	ld.global.f64 	%fd40, [%rd29];
	add.f64 	%fd41, %fd39, %fd40;
	add.s32 	%r41, %r28, %r8;
	mul.wide.u32 	%rd30, %r41, 8;
	add.s64 	%rd31, %rd4, %rd30;
	ld.global.f64 	%fd42, [%rd31];
	add.f64 	%fd43, %fd41, %fd42;
	fma.rn.f64 	%fd44, %fd43, 0d3FC999999999999A, %fd34;
	add.s64 	%rd32, %rd3, %rd20;
	st.global.f64 	[%rd32], %fd44;
	ret;

}

