
lab1p2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000a8  08000000  08000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .init         00000004  080000a8  080000a8  000100a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .fini         00000004  080000ac  080000ac  000100ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000000  20000000  20000000  000100b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000000  20000000  20000000  00000000  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  000100b0  2**0
                  CONTENTS, READONLY
  6 .debug_line   0000007c  00000000  00000000  000100d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000026  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000014  00000000  00000000  0001017a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000020  00000000  00000000  00010190  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000052  00000000  00000000  000101b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <vector_table>:
 8000000:	20002000 	.word	0x20002000
 8000004:	08000021 	.word	0x08000021
 8000008:	08000057 	.word	0x08000057
 800000c:	08000057 	.word	0x08000057
 8000010:	20000000 	.word	0x20000000
 8000014:	20000000 	.word	0x20000000
 8000018:	20000000 	.word	0x20000000
 800001c:	20000000 	.word	0x20000000

08000020 <Reset_Handler>:

/* reset handler */
.section .text
Reset_Handler:
	/* set stack pointer */
	ldr r0, =_estack
 8000020:	4818      	ldr	r0, [pc, #96]	; (8000084 <main+0x2c>)
	mov sp, r0
 8000022:	4685      	mov	sp, r0

	/* initialize data and bss 
	 * not necessary for rom only code 
	 * */
	bl init_data
 8000024:	f000 f803 	bl	800002e <init_data>
	/* call main */
	bl main
 8000028:	f000 f816 	bl	8000058 <main>
	/* trap if returned */
	b .
 800002c:	e7fe      	b.n	800002c <Reset_Handler+0xc>

0800002e <init_data>:
/* initialize data and bss sections */
.section .text
init_data:

	/* copy rom to ram */
	ldr r0, =_sdata
 800002e:	4816      	ldr	r0, [pc, #88]	; (8000088 <main+0x30>)
	ldr r1, =_edata
 8000030:	4916      	ldr	r1, [pc, #88]	; (800008c <main+0x34>)
	ldr r2, =_sidata
 8000032:	4a17      	ldr	r2, [pc, #92]	; (8000090 <main+0x38>)
	movs r3, #0
 8000034:	2300      	movs	r3, #0
	b LoopCopyDataInit
 8000036:	e002      	b.n	800003e <LoopCopyDataInit>

08000038 <CopyDataInit>:

	CopyDataInit:
		ldr r4, [r2, r3]
 8000038:	58d4      	ldr	r4, [r2, r3]
		str r4, [r0, r3]
 800003a:	50c4      	str	r4, [r0, r3]
		adds r3, r3, #4
 800003c:	3304      	adds	r3, #4

0800003e <LoopCopyDataInit>:

	LoopCopyDataInit:
		adds r4, r0, r3
 800003e:	18c4      	adds	r4, r0, r3
		cmp r4, r1
 8000040:	428c      	cmp	r4, r1
		bcc CopyDataInit
 8000042:	d3f9      	bcc.n	8000038 <CopyDataInit>

	/* zero bss */
	ldr r2, =_sbss
 8000044:	4a13      	ldr	r2, [pc, #76]	; (8000094 <main+0x3c>)
	ldr r4, =_ebss
 8000046:	4c14      	ldr	r4, [pc, #80]	; (8000098 <main+0x40>)
	movs r3, #0
 8000048:	2300      	movs	r3, #0
	b LoopFillZerobss
 800004a:	e001      	b.n	8000050 <LoopFillZerobss>

0800004c <FillZerobss>:

	FillZerobss:
		str  r3, [r2]
 800004c:	6013      	str	r3, [r2, #0]
		adds r2, r2, #4
 800004e:	3204      	adds	r2, #4

08000050 <LoopFillZerobss>:

	LoopFillZerobss:
		cmp r2, r4
 8000050:	42a2      	cmp	r2, r4
		bcc FillZerobss
 8000052:	d3fb      	bcc.n	800004c <FillZerobss>

	bx lr
 8000054:	4770      	bx	lr

08000056 <Default_Handler>:


/* default handler */
.section .text
Default_Handler:
	b Default_Handler
 8000056:	e7fe      	b.n	8000056 <Default_Handler>

08000058 <main>:

/* main function */
.section .text
main:
	/* enable GPIOC clock, bit2 on IOPENR */
	ldr r6, =RCC_IOPENR
 8000058:	4e10      	ldr	r6, [pc, #64]	; (800009c <main+0x44>)
	ldr r5, [r6] //r5 HOLDS RCC_IOPENR REGISTER DATA
 800005a:	6835      	ldr	r5, [r6, #0]
	/* movs expects imm8, so this should be fine */
	//RCC_IOPENR's second bit must be "1" to enable GPIOC clock
	movs r4, 0x4
 800005c:	2404      	movs	r4, #4
	orrs r5, r5, r4 // orr 0100 to make second bit of RCC_IOPENR
 800005e:	4325      	orrs	r5, r4
	str r5, [r6] //store r5 reg data to address r6
 8000060:	6035      	str	r5, [r6, #0]

	/* setup PC6 for led 01 for bits 12-13 in MODER */
	ldr r6, =GPIOC_MODER //r6 holds the GPIOC_MODER ADDRESS
 8000062:	4e0f      	ldr	r6, [pc, #60]	; (80000a0 <main+0x48>)
	ldr r5, [r6] //r5 holds GPIOC_MODER DATA
 8000064:	6835      	ldr	r5, [r6, #0]
	/* cannot do with movs, so use pc relative */
	movs r4, 0x3 //rd holds 0011
 8000066:	2403      	movs	r4, #3
	lsls r4, r4, #12  //logical shift left 12 =>0011_0000_0000_0000
 8000068:	0324      	lsls	r4, r4, #12
	bics r5, r5, r4 //bitclear
 800006a:	43a5      	bics	r5, r4
	movs r4, 0x1 //0001
 800006c:	2401      	movs	r4, #1
	lsls r4, r4, #12 // bit[13:12]"01"
 800006e:	0324      	lsls	r4, r4, #12
	orrs r5, r5, r4 // orr with r5
 8000070:	4325      	orrs	r5, r4
	str r5, [r6] // store r5 data to GPIOC_MODER
 8000072:	6035      	str	r5, [r6, #0]

	/* turn on led connected to C6 in ODR */
	ldr r6, =GPIOC_ODR // r6 holds GPIOC_ODR address
 8000074:	4e0b      	ldr	r6, [pc, #44]	; (80000a4 <main+0x4c>)
	ldr r5, [r6] //r5 holds GPIOC_ODR data
 8000076:	6835      	ldr	r5, [r6, #0]
	movs r4, 0x40 //0100_0000 GPIOC_ODR 6. bit must be 1 for PC6
 8000078:	2440      	movs	r4, #64	; 0x40
	orrs r5, r5, r4 // orr with 0100_0000
 800007a:	4325      	orrs	r5, r4
	str r5, [r6] //store r5 data to GPIOC_ODR address
 800007c:	6035      	str	r5, [r6, #0]

	/* for(;;); */
	b .
 800007e:	e7fe      	b.n	800007e <main+0x26>

	/* this should never get executed */
	nop
 8000080:	46c0      	nop			; (mov r8, r8)
 8000082:	0000      	.short	0x0000
	ldr r0, =_estack
 8000084:	20002000 	.word	0x20002000
	ldr r0, =_sdata
 8000088:	20000000 	.word	0x20000000
	ldr r1, =_edata
 800008c:	20000000 	.word	0x20000000
	ldr r2, =_sidata
 8000090:	080000b0 	.word	0x080000b0
	ldr r2, =_sbss
 8000094:	20000000 	.word	0x20000000
	ldr r4, =_ebss
 8000098:	20000000 	.word	0x20000000
	ldr r6, =RCC_IOPENR
 800009c:	40021034 	.word	0x40021034
	ldr r6, =GPIOC_MODER //r6 holds the GPIOC_MODER ADDRESS
 80000a0:	50000800 	.word	0x50000800
	ldr r6, =GPIOC_ODR // r6 holds GPIOC_ODR address
 80000a4:	50000814 	.word	0x50000814

Disassembly of section .init:

080000a8 <_init>:
 80000a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80000aa:	46c0      	nop			; (mov r8, r8)

Disassembly of section .fini:

080000ac <_fini>:
 80000ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80000ae:	46c0      	nop			; (mov r8, r8)
