# do vhdl2_AntoinePhan_JakobRylo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:14:11 on Sep 22,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antoinephan_jakobrylo_MUX2to1_structural
# -- Compiling architecture structural of antoinephan_jakobrylo_MUX2to1_structural
# End time: 23:14:11 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:14:11 on Sep 22,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_testbench
# -- Compiling architecture tb_struct of MUX_testbench
# -- Compiling architecture tb_behave of MUX_testbench
# -- Loading entity MUX_testbench
# End time: 23:14:11 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:14:11 on Sep 22,2022
# ** Error: (vsim-3170) Could not find 'P:/ECSE222-VHDL/Lab2/VHDL2/simulation/modelsim/rtl_work.testbench'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vhdl2_AntoinePhan_JakobRylo_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.mux_testbench
# vsim work.mux_testbench 
# Start time: 23:14:11 on Sep 22,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mux_testbench(tb_behave)
# ** Warning: (vsim-3473) Component instance "dut : antoinephan_jakobrylo_MUX2to1_behavioral" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mux_testbench File: P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
run -all
# ** Note: Behavioral Test Complete
#    Time: 80 ns  Iteration: 0  Instance: /mux_testbench
add wave -position end  sim:/mux_testbench/A_in
add wave -position end  sim:/mux_testbench/B_in
add wave -position end  sim:/mux_testbench/S_in
add wave -position end  sim:/mux_testbench/Y_out
run -all
run -all
restart
# ** Warning: (vsim-3473) Component instance "dut : antoinephan_jakobrylo_MUX2to1_behavioral" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mux_testbench File: P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
run -all
# ** Note: Behavioral Test Complete
#    Time: 80 ns  Iteration: 0  Instance: /mux_testbench
run -all
vcom -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:18:57 on Sep 22,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_testbench
# -- Compiling architecture tb_struct of MUX_testbench
# -- Compiling architecture tb_behave of MUX_testbench
# -- Loading entity MUX_testbench
# End time: 23:18:57 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux_testbench
# End time: 23:19:04 on Sep 22,2022, Elapsed time: 0:04:53
# Errors: 1, Warnings: 2
# vsim work.mux_testbench 
# Start time: 23:19:04 on Sep 22,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mux_testbench(tb_behave)
# ** Warning: (vsim-3473) Component instance "dut : antoinephan_jakobrylo_MUX2to1_behavioral" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mux_testbench File: P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
add wave -position end  sim:/mux_testbench/A_in
add wave -position end  sim:/mux_testbench/B_in
add wave -position end  sim:/mux_testbench/S_in
add wave -position end  sim:/mux_testbench/Y_out
run -all
# ** Note: Behavioral Test Complete
#    Time: 80 ns  Iteration: 0  Instance: /mux_testbench
vcom -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:25:32 on Sep 22,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_testbench
# -- Compiling architecture tb_struct of MUX_testbench
# -- Compiling architecture tb_behave of MUX_testbench
# -- Loading entity MUX_testbench
# End time: 23:25:32 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux_testbench
# End time: 23:25:38 on Sep 22,2022, Elapsed time: 0:06:34
# Errors: 0, Warnings: 1
# vsim work.mux_testbench 
# Start time: 23:25:39 on Sep 22,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mux_testbench(tb_behave)
# ** Warning: (vsim-3473) Component instance "dut : antoinephan_jakobrylo_MUX2to1_behavioral" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mux_testbench File: P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
add wave -position end  sim:/mux_testbench/A_in
add wave -position end  sim:/mux_testbench/B_in
add wave -position end  sim:/mux_testbench/S_in
add wave -position end  sim:/mux_testbench/Y_out
run
run
run
run
run
run
run
run -all
# ** Note: Behavioral Test Complete
#    Time: 80 ns  Iteration: 0  Instance: /mux_testbench
vcom -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:26:25 on Sep 22,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_testbench
# -- Compiling architecture tb_behave of MUX_testbench
# -- Compiling architecture tb_struct of MUX_testbench
# -- Loading entity MUX_testbench
# End time: 23:26:25 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 23:26:28 on Sep 22,2022
# vcom -reportprogress 300 -93 -work work P:/ECSE222-VHDL/Lab2/VHDL2/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_testbench
# -- Compiling architecture tb_behave of MUX_testbench
# -- Compiling architecture tb_struct of MUX_testbench
# -- Loading entity MUX_testbench
# End time: 23:26:28 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux_testbench
# End time: 23:26:31 on Sep 22,2022, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
# vsim work.mux_testbench 
# Start time: 23:26:32 on Sep 22,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mux_testbench(tb_struct)
# Loading work.antoinephan_jakobrylo_mux2to1_structural(structural)
add wave -position end  sim:/mux_testbench/A_in
add wave -position end  sim:/mux_testbench/B_in
add wave -position end  sim:/mux_testbench/S_in
add wave -position end  sim:/mux_testbench/Y_out
run -all
# ** Note: Structural Test Complete
#    Time: 80 ns  Iteration: 0  Instance: /mux_testbench
# End time: 23:50:03 on Sep 22,2022, Elapsed time: 0:23:31
# Errors: 0, Warnings: 0
