// Seed: 1305864860
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wor id_2,
    output supply1 id_3,
    output uwire id_4,
    output tri id_5,
    output tri id_6
);
  parameter id_8 = 1;
  parameter id_9 = 1'b0;
  tri0 id_10 = id_8 | id_8 !=? 1;
  wire id_11;
  assign id_6 = -1;
  logic id_12;
  wire  id_13;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    output tri id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    output tri1 id_12,
    output tri id_13,
    output wand id_14,
    output tri0 id_15
);
  wire id_17, id_18;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_4,
      id_2,
      id_2,
      id_13,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_13 = -1;
  assign id_14 = id_18 > -1;
  assign id_14 = 1 && 1;
endmodule
