#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Apr 21 11:48:45 2016
# Process ID: 22259
# Log file: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/vivado.log
# Journal file: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/vivado.jou
#-----------------------------------------------------------
start_gui
create_project decomposed_adder_synthesis /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cadtools/xilinx/2010/Vivado/Vivado/2015.1/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
add_files -norecurse -scan_for_includes {/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_cla_decomposed.v /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_nonlinear_part.v /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_linear_part.v}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_cla_decomposed.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_cla_decomposed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_linear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_linear_part.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_nonlinear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_nonlinear_part.v:1]
[Thu Apr 21 11:51:54 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 21 11:53:59 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_cla_decomposed.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_cla_decomposed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_linear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_linear_part.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_nonlinear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.srcs/sources_1/imports/opt_decomposed/gen_nonlinear_part.v:1]
[Thu Apr 21 11:59:51 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 21 12:03:38 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.runs/impl_1/runme.log
close_project
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/decomposed_adder_synthesis/decomposed_adder_synthesis.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Apr 21 12:11:51 2016. For additional details about this file, please refer to the WebTalk help file at /cadtools/xilinx/2010/Vivado/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 21 12:11:51 2016...
create_project viv_synth /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cadtools/xilinx/2010/Vivado/Vivado/2015.1/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
add_files -norecurse -scan_for_includes {/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_cla_decomposed.v /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_nonlinear_part.v /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_linear_part.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_cla_decomposed.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_cla_decomposed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_linear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_linear_part.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_nonlinear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_nonlinear_part.v:1]
[Thu Apr 21 12:11:56 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 21 12:14:03 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:16:56 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:16:56 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:20:06 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:20:06 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:22:44 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:22:44 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:24:41 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:24:41 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:26:28 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:26:28 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:30:05 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:30:05 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:32:55 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:32:55 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:35:05 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:35:05 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Apr 21 12:38:47 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/synth_1/runme.log
[Thu Apr 21 12:38:47 2016] Launched impl_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/viv/viv_synth/viv_synth.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 16:02:11 2016...
