Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu Feb 20 16:54:41 2025
| Host             : DESKTOP-5RUADSS running 64-bit major release  (build 9200)
| Command          : report_power -file NTT_power_routed.rpt -pb NTT_power_summary_routed.pb -rpx NTT_power_routed.rpx
| Design           : NTT
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 188.202 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 187.173                           |
| Device Static (W)        | 1.029                             |
| Effective TJA (C/W)      | 1.9                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    59.263 |     6475 |       --- |             --- |
|   LUT as Logic          |    53.385 |     3584 |     41000 |            8.74 |
|   CARRY4                |     2.932 |      445 |     10250 |            4.34 |
|   LUT as Shift Register |     2.193 |      276 |     13400 |            2.06 |
|   Register              |     0.747 |      824 |     82000 |            1.00 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |    <0.001 |        1 |     41000 |           <0.01 |
|   Others                |     0.000 |      101 |       --- |             --- |
| Signals                 |    57.961 |     5979 |       --- |             --- |
| DSPs                    |    14.865 |       16 |       240 |            6.67 |
| I/O                     |    55.084 |      114 |       300 |           38.00 |
| Static Power            |     1.029 |          |           |                 |
| Total                   |   188.202 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   133.159 |     132.285 |      0.874 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     4.544 |       4.493 |      0.051 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    26.001 |      26.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------+-----------+
| Name      | Power (W) |
+-----------+-----------+
| NTT       |   187.173 |
|   BU_0    |     9.969 |
|     ma    |     0.354 |
|     mm    |     9.016 |
|       MR  |     6.588 |
|     ms    |     0.600 |
|   BU_1    |     8.824 |
|     ma    |     0.241 |
|     mm    |     8.241 |
|       MR  |     5.802 |
|     ms    |     0.342 |
|   BU_2    |     8.900 |
|     ma    |     0.261 |
|     mm    |     8.365 |
|       MR  |     5.865 |
|     ms    |     0.274 |
|   BU_3    |     8.892 |
|     ma    |     0.247 |
|     mm    |     8.336 |
|       MR  |     6.016 |
|     ms    |     0.309 |
|   BU_4    |     8.710 |
|     ma    |     0.223 |
|     mm    |     8.199 |
|       MR  |     5.942 |
|     ms    |     0.288 |
|   BU_5    |     8.966 |
|     ma    |     0.261 |
|     mm    |     8.294 |
|       MR  |     6.028 |
|     ms    |     0.412 |
|   BU_6    |     8.399 |
|     ma    |     0.221 |
|     mm    |     7.909 |
|       MR  |     5.637 |
|     ms    |     0.269 |
|   BU_7    |     9.178 |
|     ma    |     0.381 |
|     mm    |     8.462 |
|       MR  |     6.225 |
|     ms    |     0.335 |
|   CONTR_1 |     0.303 |
|   CONTR_2 |     0.165 |
|   CONTR_3 |     0.188 |
|   CONTR_4 |     0.425 |
|   CONTR_5 |     0.880 |
|   CONTR_6 |     1.821 |
|   CONTR_7 |     4.106 |
|   RU_1    |     6.595 |
|   RU_2    |     7.074 |
|   RU_3    |     7.412 |
|   RU_4    |     6.951 |
|   RU_5    |     7.159 |
|   RU_6    |     6.798 |
|   RU_7    |     8.472 |
+-----------+-----------+


