;redcode
;assert 1
	SPL 0, <-2
	SUB #10, <462
	MOV #29, @-100
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 103
	MOV #29, @-100
	MOV @121, 103
	SUB #10, <462
	MOV #10, <462
	MOV #10, <462
	SPL 291, <0
	ADD @20, @10
	SUB #10, <442
	MOV -210, 0
	MOV -210, 0
	DJN <-121, <-9
	SUB #112, @0
	ADD @16, @10
	SUB #-100, 0
	MOV 500, 90
	MOV 500, 90
	ADD 220, @10
	SUB #-100, 0
	SUB -0, <903
	SPL 291, <0
	SUB #72, @205
	SPL 291, <0
	ADD 12, @10
	ADD @20, @10
	SUB @127, 106
	MOV #10, <462
	SPL 291, <0
	MOV 707, <-20
	JMZ 29, #-100
	JMZ @10, @462
	DJN <-121, <-9
	SUB -5, 46
	DJN -2, #-10
	SUB #112, @0
	SUB #112, @0
	JMP @72, #205
	SPL 0, <-2
	SUB #10, <462
	SUB #10, <462
	SUB #10, <462
	SPL 0, <-2
	SPL 0, <-2
	MOV -7, <-20
