$date
	Sat Feb 14 15:58:42 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module JKFF_AsyncClear_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$scope module uut $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1$
#10000
0$
1#
#15000
1$
#20000
0$
0#
1"
#25000
1!
1$
#30000
0$
1#
#35000
1$
#40000
0$
0#
0"
#45000
1$
#50000
0$
