#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep 25 23:59:19 2025
# Process ID: 14356
# Current directory: E:/Digital_Logic/Labs/Lab3/ALU/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3840 E:\Digital_Logic\Labs\Lab3\ALU\ALU\ALU.xpr
# Log file: E:/Digital_Logic/Labs/Lab3/ALU/ALU/vivado.log
# Journal file: E:/Digital_Logic/Labs/Lab3/ALU/ALU\vivado.jou
# Running On        :LAPTOP-1P7N3FS9
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i9-14900HX
# CPU Frequency     :2419 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :34141 MB
# Swap memory       :2147 MB
# Total Virtual     :36288 MB
# Available Virtual :21490 MB
#-----------------------------------------------------------
start_gui
open_project E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
file mkdir E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.srcs/sources_1/new
close [ open E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.srcs/sources_1/new/ALU_Top.sv w ]
add_files E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.srcs/sources_1/new/ALU_Top.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {E:/Digital_Logic/Labs/Lab2/x7seg/x7seg/x7seg.srcs/sources_1/new/x7seg.sv E:/Digital_Logic/Labs/Lab2/Hex7Seg/Hex7Seg/Hex7Seg.srcs/sources_1/new/Hex7Seg.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.srcs/sim_1/new/ALU4_Sim.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.srcs/sim_1/new/ALU4_Sim.sv
launch_simulation
add_files -fileset constrs_1 -norecurse {{E:/Digital_Logic/Labs/Lab2/x7seg/x7seg/x7seg.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc}}
launch_simulation
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
launch_simulation
open_wave_config E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU4_Sim_behav.wcfg
source ALU_Top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.runs/impl_1/ALU_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.runs/impl_1/ALU_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Digital_Logic/Labs/Lab3/ALU/ALU/ALU.runs/impl_1/ALU_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
