

================================================================
== Vitis HLS Report for 'mean_float'
================================================================
* Date:           Tue Apr 30 11:51:00 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mean_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_data_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %in_data" [mean_float/mean_float.cpp:6]   --->   Operation 10 'read' 'in_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [mean_float/mean_float.cpp:21]   --->   Operation 11 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [5/5] (7.25ns)   --->   "%add = fadd i32 %sum_load, i32 %in_data_read" [mean_float/mean_float.cpp:21]   --->   Operation 12 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 13 [4/5] (7.25ns)   --->   "%add = fadd i32 %sum_load, i32 %in_data_read" [mean_float/mean_float.cpp:21]   --->   Operation 13 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 14 [3/5] (7.25ns)   --->   "%add = fadd i32 %sum_load, i32 %in_data_read" [mean_float/mean_float.cpp:21]   --->   Operation 14 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 15 [2/5] (7.25ns)   --->   "%add = fadd i32 %sum_load, i32 %in_data_read" [mean_float/mean_float.cpp:21]   --->   Operation 15 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%in_samples_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %in_samples_ready" [mean_float/mean_float.cpp:6]   --->   Operation 16 'read' 'in_samples_ready_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/5] (7.25ns)   --->   "%add = fadd i32 %sum_load, i32 %in_data_read" [mean_float/mean_float.cpp:21]   --->   Operation 17 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln21 = store i32 %add, i32 %sum" [mean_float/mean_float.cpp:21]   --->   Operation 18 'store' 'store_ln21' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 19 [4/4] (5.70ns)   --->   "%average = fmul i32 %add, i32 0.00195312" [mean_float/mean_float.cpp:25]   --->   Operation 19 'fmul' 'average' <Predicate = (in_samples_ready_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 20 [3/4] (5.70ns)   --->   "%average = fmul i32 %add, i32 0.00195312" [mean_float/mean_float.cpp:25]   --->   Operation 20 'fmul' 'average' <Predicate = (in_samples_ready_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 21 [2/4] (5.70ns)   --->   "%average = fmul i32 %add, i32 0.00195312" [mean_float/mean_float.cpp:25]   --->   Operation 21 'fmul' 'average' <Predicate = (in_samples_ready_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_samples_ready"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_samples_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_mean"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_mean, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/4] (5.70ns)   --->   "%average = fmul i32 %add, i32 0.00195312" [mean_float/mean_float.cpp:25]   --->   Operation 30 'fmul' 'average' <Predicate = (in_samples_ready_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %average" [mean_float/mean_float.cpp:30]   --->   Operation 31 'bitcast' 'bitcast_ln30' <Predicate = (in_samples_ready_read)> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.69ns)   --->   "%select_ln30 = select i1 %in_samples_ready_read, i32 %bitcast_ln30, i32 0" [mean_float/mean_float.cpp:30]   --->   Operation 32 'select' 'select_ln30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %out_mean, i32 %select_ln30" [mean_float/mean_float.cpp:30]   --->   Operation 33 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [mean_float/mean_float.cpp:31]   --->   Operation 34 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.26ns
The critical path consists of the following:
	wire read on port 'in_data' (mean_float/mean_float.cpp:6) [15]  (0 ns)
	'fadd' operation ('add', mean_float/mean_float.cpp:21) [17]  (7.26 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', mean_float/mean_float.cpp:21) [17]  (7.26 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', mean_float/mean_float.cpp:21) [17]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', mean_float/mean_float.cpp:21) [17]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', mean_float/mean_float.cpp:21) [17]  (7.26 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('average', mean_float/mean_float.cpp:25) [19]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('average', mean_float/mean_float.cpp:25) [19]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('average', mean_float/mean_float.cpp:25) [19]  (5.7 ns)

 <State 9>: 6.4ns
The critical path consists of the following:
	'fmul' operation ('average', mean_float/mean_float.cpp:25) [19]  (5.7 ns)
	'select' operation ('select_ln30', mean_float/mean_float.cpp:30) [21]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
