# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../bsc_mandelbulb2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/new/BRAM_to_HDMI.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/async_reset.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_clocks.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_timings.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/dvi_generator.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/serializer_10to1.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/tmds_encoder_dvi.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/rtl/demo/display_demo_dvi.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/new/test_card_drawToScreen.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_polar.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_cartesian.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/dr_zr.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_cartesian.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/mb_sdf_iteration.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/mb_log_dist.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/mandelbulb_sdf.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/new/bkm_log2.sv" \
"../../../../bsc_mandelbulb2.srcs/sources_1/new/cordic_inverse_number.sv" \
"../../../../bsc_mandelbulb2.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
