/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [16:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [25:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(_00_ | celloutsig_0_7z);
  assign celloutsig_1_11z = ~(celloutsig_1_6z | celloutsig_1_1z);
  reg [16:0] _04_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 17'h00000;
    else _04_ <= { celloutsig_0_1z[2:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign { _01_[16:5], _00_, _01_[3:0] } = _04_;
  assign celloutsig_0_7z = _01_[11:6] === { celloutsig_0_2z[4:0], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[114:108] === { in_data[164:159], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z } === celloutsig_1_5z;
  assign celloutsig_1_2z = { in_data[103:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < in_data[167:157];
  assign celloutsig_0_13z = { in_data[37:22], celloutsig_0_12z, celloutsig_0_9z } != { _01_[15:5], _00_, _01_[3:2], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[9:3], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z } != { celloutsig_1_7z[4:3], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_5z } != celloutsig_1_7z[10:6];
  assign celloutsig_1_14z = { celloutsig_1_7z[5:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z } != { celloutsig_1_12z[25:8], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_1z | celloutsig_0_2z[8:1];
  assign celloutsig_0_1z = { in_data[17:11], celloutsig_0_0z } | { in_data[87:84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = in_data[122:118] | { in_data[120:119], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_12z = ~^ { _01_[15], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_1z = ~^ { in_data[126:112], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ in_data[165:157];
  assign celloutsig_0_3z = ^ celloutsig_0_2z;
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_9z = ^ { _01_[16:13], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_8z = ^ { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[25:18], celloutsig_0_0z } << { celloutsig_0_1z[5], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } <<< { in_data[127:125], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[150:141], celloutsig_1_4z } <<< { in_data[164:159], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[51] & in_data[51]) | in_data[20]);
  assign celloutsig_1_19z = ~((in_data[139] & in_data[186]) | celloutsig_1_15z);
  assign celloutsig_1_0z = ~((in_data[112] & in_data[184]) | in_data[127]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_1z) | celloutsig_1_3z);
  assign celloutsig_1_16z = ~((celloutsig_1_6z & in_data[175]) | celloutsig_1_1z);
  assign { celloutsig_1_12z[10:9], celloutsig_1_12z[3], celloutsig_1_12z[7], celloutsig_1_12z[21:15], celloutsig_1_12z[25], celloutsig_1_12z[14], celloutsig_1_12z[24], celloutsig_1_12z[13], celloutsig_1_12z[23], celloutsig_1_12z[12], celloutsig_1_12z[22], celloutsig_1_12z[11], celloutsig_1_12z[5], celloutsig_1_12z[6], celloutsig_1_12z[4], celloutsig_1_12z[2], celloutsig_1_12z[0], celloutsig_1_12z[8] } = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z[10:3], celloutsig_1_7z[3:2], celloutsig_1_7z[2:1], celloutsig_1_7z[1:0], celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } | { in_data[129:128], celloutsig_1_0z, celloutsig_1_11z, in_data[140:134], in_data[144], in_data[133], in_data[143], in_data[132], in_data[142], in_data[131], in_data[141], in_data[130], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign _01_[4] = _00_;
  assign celloutsig_1_12z[1] = celloutsig_1_12z[7];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
