// Seed: 3456432513
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output reg id_2;
  input logic [7:0] id_1;
  assign id_2 = id_1;
  always @*
    if (1) id_4[-1] = 1;
    else begin : LABEL_0
      if (1) id_2 = -1;
      else begin : LABEL_1
        if (1) begin : LABEL_2
          $unsigned(90);
          ;
        end
      end
    end
  wire id_5;
endmodule
