<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Tue Feb 28 16:27:32 2023
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2GL005</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>0:25:85</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>10ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>3.3V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 3.3V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>No</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>Top</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\synthesis\Top.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>3361</td>
                <td>6060</td>
                <td>55.46</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>2526</td>
                <td>6060</td>
                <td>41.68</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>483</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>128</td>
                <td>161</td>
                <td>79.50</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>128</td>
                <td>161</td>
                <td>79.50</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>80</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>4</td>
                <td>11</td>
                <td>36.36</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>0</td>
                <td>10</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>0</td>
                <td>11</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>6</td>
                <td>8</td>
                <td>75.00</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>1</td>
                <td>2</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>HPMS</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>3217</td>
                <td>2382</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>144</td>
                <td>144</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>3361</td>
                <td>2526</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>97</td>
            </tr>
            <tr>
                <td>7</td>
                <td>5</td>
            </tr>
            <tr>
                <td>9</td>
                <td>2</td>
            </tr>
            <tr>
                <td>12</td>
                <td>3</td>
            </tr>
            <tr>
                <td>16</td>
                <td>2</td>
            </tr>
            <tr>
                <td>17</td>
                <td>6</td>
            </tr>
            <tr>
                <td>18</td>
                <td>2</td>
            </tr>
            <tr>
                <td>20</td>
                <td>2</td>
            </tr>
            <tr>
                <td>23</td>
                <td>1</td>
            </tr>
            <tr>
                <td>32</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>121</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>37</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>37</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>54</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS33</td>
                <td> 3.30v</td>
                <td> N/A</td>
                <td> 37</td>
                <td> 37</td>
                <td> 54</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>1670</td>
                <td>INT_NET</td>
                <td>Net   : SysClk</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>483</td>
                <td>INT_NET</td>
                <td>Net   : H1_CLKWR_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: H1_CLKWR_ibuf_RNI0GE3/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>278</td>
                <td>INT_NET</td>
                <td>Net   : ClkCtrl_1/SysRESET_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>229</td>
                <td>INT_NET</td>
                <td>Net   : H1_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>53</td>
                <td>INT_NET</td>
                <td>Net   : RESET_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: RESET_ibuf_RNI8T16/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>12</td>
                <td>INT_NET</td>
                <td>Net   : H1_CLK90</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>661</td>
                <td>INT_NET</td>
                <td>Net   : N_4074_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: TickSync_1/LatchedTickSync</td>
            </tr>
            <tr>
                <td>161</td>
                <td>INT_NET</td>
                <td>Net   : Analog_1/Ser2Par_1/un1_synchedtick_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Analog_1/Ser2Par_1/un1_synchedtick</td>
            </tr>
            <tr>
                <td>160</td>
                <td>INT_NET</td>
                <td>Net   : Analog_1/Ser2Par_1/Serial2ParallelEN_or</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R</td>
            </tr>
            <tr>
                <td>138</td>
                <td>INT_NET</td>
                <td>Net   : ClkCtrl_1_SysRESET</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/SysRESET</td>
            </tr>
            <tr>
                <td>96</td>
                <td>INT_NET</td>
                <td>Net   : DiscID_1/DiscExpID_1/un30_shiftenable_0_a2_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DiscID_1/DiscExpID_1/un30_shiftenable_0_a2</td>
            </tr>
            <tr>
                <td>70</td>
                <td>INT_NET</td>
                <td>Net   : DIO8_1_ExpSlot[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DIO8_1/ExpSlot_Z[1]</td>
            </tr>
            <tr>
                <td>70</td>
                <td>INT_NET</td>
                <td>Net   : ExpModLED_1_SlowEnable</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/SlowEnable</td>
            </tr>
            <tr>
                <td>64</td>
                <td>INT_NET</td>
                <td>Net   : DIO8_1/d8DataOut_ss0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DIO8_1/d8DataOut_m0_0_a2_0[19]</td>
            </tr>
            <tr>
                <td>64</td>
                <td>INT_NET</td>
                <td>Net   : DIO8_1/N_1442</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DIO8_1/d8DataOut_m2s2_i_a2_i_a2</td>
            </tr>
            <tr>
                <td>55</td>
                <td>INT_NET</td>
                <td>Net   : Analog_1/S2P_Addr[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Analog_1/DataBuf_1/S2P_Addr_Z[1]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>661</td>
                <td>INT_NET</td>
                <td>Net   : N_4074_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: TickSync_1/LatchedTickSync</td>
            </tr>
            <tr>
                <td>161</td>
                <td>INT_NET</td>
                <td>Net   : Analog_1/Ser2Par_1/un1_synchedtick_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Analog_1/Ser2Par_1/un1_synchedtick</td>
            </tr>
            <tr>
                <td>160</td>
                <td>INT_NET</td>
                <td>Net   : Analog_1/Ser2Par_1/Serial2ParallelEN_or</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R</td>
            </tr>
            <tr>
                <td>138</td>
                <td>INT_NET</td>
                <td>Net   : ClkCtrl_1_SysRESET</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/SysRESET</td>
            </tr>
            <tr>
                <td>96</td>
                <td>INT_NET</td>
                <td>Net   : DiscID_1/DiscExpID_1/un30_shiftenable_0_a2_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DiscID_1/DiscExpID_1/un30_shiftenable_0_a2</td>
            </tr>
            <tr>
                <td>70</td>
                <td>INT_NET</td>
                <td>Net   : DIO8_1_ExpSlot[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DIO8_1/ExpSlot_Z[1]</td>
            </tr>
            <tr>
                <td>70</td>
                <td>INT_NET</td>
                <td>Net   : ExpModLED_1_SlowEnable</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ClkCtrl_1/SlowEnable</td>
            </tr>
            <tr>
                <td>64</td>
                <td>INT_NET</td>
                <td>Net   : DIO8_1/d8DataOut_ss0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DIO8_1/d8DataOut_m0_0_a2_0[19]</td>
            </tr>
            <tr>
                <td>64</td>
                <td>INT_NET</td>
                <td>Net   : DIO8_1/N_1442</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DIO8_1/d8DataOut_m2s2_i_a2_i_a2</td>
            </tr>
            <tr>
                <td>55</td>
                <td>INT_NET</td>
                <td>Net   : Analog_1/S2P_Addr[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Analog_1/DataBuf_1/S2P_Addr_Z[1]</td>
            </tr>
        </table>
    </body>
</html>
