Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design phases.ngc ...
WARNING:NetListWriters:298 - No output is written to phases.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_state_cmp_lt0000_lut<13 : 1> on
   block phases is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file phases.edif ...
ngc2edif: Total memory usage is 112604 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design phases.ngc ...
WARNING:NetListWriters:298 - No output is written to phases.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_state_cmp_lt0000_lut<13 : 1> on
   block phases is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file phases.edif ...
ngc2edif: Total memory usage is 111260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design phases.ngc ...
WARNING:NetListWriters:298 - No output is written to phases.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_state_cmp_lt0000_lut<13 : 1> on
   block phases is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file phases.edif ...
ngc2edif: Total memory usage is 112284 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design phases.ngc ...
WARNING:NetListWriters:298 - No output is written to phases.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_state_cmp_lt0000_lut<13 : 1> on
   block phases is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file phases.edif ...
ngc2edif: Total memory usage is 110812 kilobytes

