Keys: 2.2 3.2 4.0 1.3
Keys sorted: 1.3 2.2 3.2 4.0
Sentence, Type, Revision, Part, Chapter, Section, FileName, Table_Name, Checklist_ID, Optional, 1.3, 1.3_Part, 1.3_Chapter, 1.3_Section, 2.2, 2.2_Part, 2.2_Chapter, 2.2_Section, 3.2, 3.2_Part, 3.2_Chapter, 3.2_Section, 4.0, 4.0_Part, 4.0_Chapter, 4.0_Section
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'Device receiving packet-retry control symbol follows the defined retry behavior. Further discussion of this point can be found in Part 4, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-8. General device 8/16 LP-LVDS physical layer packet transmission list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Set the “Output Retry-stopped” bit to 1 in the Port n Error and Status CSR when a packet-retry control symbol is received. Further discussion of this point can be found in Part 4, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-8. General device 8/16 LP-LVDS physical layer packet transmission list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Stop transmission of any existing packet. (restart from retry will cancel packet). Further discussion of this point can be found in Part 4, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-8. General device 8/16 LP-LVDS physical layer packet transmission list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Send a restart-from-retry control symbol to the receiving device. Further discussion of this point can be found in Part 4, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-8. General device 8/16 LP-LVDS physical layer packet transmission list', 'Item 12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Change the “Output Retry-stopped” bit to 0 in the Port n Error and Status CSR when the output port internal retry recovery procedure is complete. Further discussion of this point can be found in Part 4, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-8. General device 8/16 LP-LVDS physical layer packet transmission list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Begin re-transmitting packets from the returned expected ackID value. Further discussion of this point can be found in Part 4, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-8. General device 8/16 LP-LVDS physical layer packet transmission list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Device encountering a packet retry situation follows the defined retry behavior. Further discussion of this point can be found in Part 4, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'A packet retry situation occurs when an internal hazard or a packet is cancelled when the “Port OK” bit is set in the Port n Error and Status CSR, with the following exception. If the packet was canceled with a link-request /input-status or (optional) restart-from-retry control symbol, this is not a packet retry situation.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Change the “Input Retry-stopped” bit to 1 in the Port n Error and Status CSR when a packet retry situation has been detected.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Send a packet-retry control symbol with the expected ackID value.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Device silently discards packets when the “Input Retry-stopped” bit is set in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Device must detect control symbol errors when the “Input Retry-stopped” bit is set in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Change the “Input Retry-stopped” bit to 0 in the Port n Error and Status CSR when a restart-from-retry or a restart-from-error (link-request/input-status) control symbol is received.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 11F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Device receiving packet-retry control symbol follows the defined retry behavior. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Change the “Output Retry-stopped” bit to 1 in the Port n Error and Status CSR when a packet-retry control symbol is received. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Complete transmission of current packet if applicable, don’t transmit new packets. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Send a restart-from-retry control symbol to the receiving device. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Change the “Output Retry-stopped” bit to 0 in the Port n Error and Status CSR when the output port internal retry recovery procedure is complete. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'Begin re-transmitting packets from the returned expected ackID value. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'An end point processing element port shall accept an error-free packet of priority N if the port has enough space for the packet in the input buffer space of the port allocated for packets of priority N.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'Accepting an input packet of a priority cannot be contingent on successfully transmitting a packet of a less than or equal priority from any of its ports.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-9. General device 8/16 LP-LVDS physical layer packet reception list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'An end point processing element port shall accept an error-free packet of priority N if the port has enough space for the packet in the input buffer space of the port allocated for packets of priority N.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'Accepting an input packet of a priority cannot be contingent on successfully transmitting a packet of a less than or equal priority from any of its ports.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 2', '2.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'Response packets have the transaction ID of the associated request packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Outstanding transaction IDs are unique for each outstanding request transaction between a particular transaction source and destination pair.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-6. Class 2 device logical layer basic functionality list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Received unsolicited response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Received “ERROR” response status', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Sub-double-word data payloads have a defined data payload, properly aligned and padded to a double-word boundary', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations'
'NREAD transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD request generates a response packet which always contain data payloads of one or more double-words, although sub-double-word data may have been requested', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD response data payload is of the requested size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD, NWRITE and SWRITE transactions operate on memory regardless of system wide cache/coherence mechanism.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD packet never has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD packet must properly specify the requested size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD “DONE” response packet data payload is more or less than requested data quantity', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD “DONE” response packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NREAD “DONE” response packet data payload is not a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'NWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE request does not generate a response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'SWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'SWRITE request does not generate a response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NREAD, NWRITE and SWRITE transactions operate on memory regardless of system wide cache/coherence mechanism.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'Received NWRITE, SWRITE or NWRITE_R request packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE packets always contain data payloads of one or more double-words, although sub-double-word data may be specified', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE packet must properly specify the data payload size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE packet actual data payload size may be less than the specified size (multiple double-word only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'SWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'SWRITE packets always contain data payloads of one or more double-words', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE/NWRITE_R packet data size exceeds specified size.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'NWRITE_R transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE_R request generates a response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE_R transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE_R packets always contain data payloads of one or more double-words, although sub-double-word data may be specified', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE_R packet must properly specify the data payload size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE_R packet actual data payload size may be less than the specified size (multiple double-word only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE_R response has a data payload.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'NWRITE/NWRITE_R packet data size exceeds specified size.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'ATOMIC set transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC set response returns the unmodified data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Logic 1s are written after the data is read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC set request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC clear transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC clear response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Logic 0s are written after the data is read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC clear can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-2. Atomic clear source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC clear request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-3. Atomic clear detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC increment transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC increment response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read data is incremented then written to memory', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC increment can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-5. Atomic increment source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC increment request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-6. Atomic increment detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC decrement transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC decrement response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read data is decremented then written to memory', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC decrement can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-8. Atomic decrement source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC decrement request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-9. Atomic decrement detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap compares read data to 0 and writes with supplied data if compare is true', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap transaction must have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Atomic test-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-12. Atomic test-and-swap detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-12. Atomic test-and-swap detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC test-and-swap transaction does not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-12. Atomic test-and-swap detectable errors list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap unconditionally writes with supplied data.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap transaction must have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Atomic swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-15. Atomic swap detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-15. Atomic swap detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC swap transaction does not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-15. Atomic swap detectable errors list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap compares read data to the first 8 bytes of the payload. If they are equal, it writes the second 8 bytes of payload to the memory location.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap transaction must have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Atomic compare-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'ATOMIC compare-and-swap transaction does not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'Sub-double-word data payloads have a defined data payload, properly aligned and padded to a double-word boundary', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'All NWRITE requests containing a data payload smaller than 8 bytes must be padded to 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'NWRITE request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'SWRITE request payload is a minimum of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'SWRITE request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'All NWRITE_R requests containing a data payload smaller than 8 bytes must be padded to 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'NWRITE_R request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'Received NWRITE, NWRITE_R, SWRITE request data payload is not padded to a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'NREAD “DONE” response packet data payload is not a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'MAINTENANCE write packet data payload length is not 4B, 8B, or multiple double-word quantity up to 64B.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'MAINTENANCE read transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read request size of 4 bytes must be supported', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read request generates a MAINTENANCE read response', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read response payload size matches requested size', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'Response data for a MAINTENANCE packet consists of one or more double words, although sub-double-word data may have been requested.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write request size of 4 bytes must be supported', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write request generates a MAINTENANCE write responses', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write response does not contain a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'Received MAINTENANCE read packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'Received MAINTENANCE write packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE port-write transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE port-write does not cause a MAINTENANCE response', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read request size of 4 bytes must be supported', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read request generates a MAINTENANCE read response', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE read response payload size matches requested size', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'Response data for a MAINTENANCE packet consists of one or more double words, although sub-double-word data may have been requested.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write request may be for 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write request generates a MAINTENANCE write responses', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'MAINTENANCE write response does not contain a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'Received MAINTENANCE read packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'Received MAINTENANCE write packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'All NWRITE requests containing a data payload smaller than 8 bytes must be padded to 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'NWRITE request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'SWRITE request payload is a minimum of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'SWRITE request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'All NWRITE_R requests containing a data payload smaller than 8 bytes must be padded to 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'NWRITE_R request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'Received NWRITE, NWRITE_R, SWRITE request data payload is not padded to a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'NREAD “DONE” response packet data payload is not a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'MAINTENANCE write packet data payload length is not 4B, 8B, or multiple double-word quantity up to 64B.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'The address field of a packet is a double-word (8 byte) aligned address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'Multiple double-word data payloads are linear starting at the specified address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'Multiple double-word data payloads are aligned to a double-word boundary', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'Multiple double-word data payloads must be less than or equal to the transfer size as indicated by the wrsize/rdsize and wdptr fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'Sub-double-word data payloads have a defined data payload, properly aligned and padded to a double-word boundary', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'The response to a maintenance packet has the logical transaction, status, and TID fields and data payload (if applicable) set according to the request.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read request size of 4 bytes must be supported', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read request generates a MAINTENANCE read response', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read response payload size matches requested size', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Response data for a MAINTENANCE packet consists of one or more double words, although sub-double-word data may have been requested.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write request size of 4 bytes must be supported', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write request generates a MAINTENANCE write responses', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write response does not contain a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-2. General device I/O logical layer target transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write packet data payload length is not 4B, 8B, or multiple double-word quantity up to 64B.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received MAINTENANCE read packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received MAINTENANCE write packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received MAINTENANCE packet uses illegal combinations of field encodings, for example a 128 byte data payload.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received read request packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE port-write transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE port-write does not cause a MAINTENANCE response', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE port-write is discarded if the receiver does not have the resources to accept the port-write.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'The response to a maintenance packet has the logical transaction, status, and TID fields and data payload (if applicable) set according to the request.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read request size of 4 bytes must be supported', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read request generates a MAINTENANCE read response', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE read response payload size matches requested size', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Response data for a MAINTENANCE packet consists of one or more double words, although sub-double-word data may have been requested.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write request may be for 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write request generates a MAINTENANCE write responses', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write response does not contain a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'MAINTENANCE write packet data payload length is not 4B, 8B, or multiple double-word quantity up to 64B.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received MAINTENANCE read packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received MAINTENANCE write packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Received MAINTENANCE packet uses illegal combinations of field encodings, for example a 128 byte data payload.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'Device assigns reserved packet fields to logic 0s. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Reserved packet field contents do not affect operation of the device. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Implementation-defined packet fields do not affect operation of the device unless the function is understood by the receiving device. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Received reserved packet field encodings do not affect operation of the device if it is not necessary for the field to be defined for the requested transaction. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'A received reserved packet field encoding is regarded as an error if it is necessary for the field to be defined for the requested transaction. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Device assigns reserved packet fields to logic 0s. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Reserved packet field contents do not affect operation of the device. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Implementation-defined packet fields do not affect operation of the device unless the function is understood by the receiving device. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Received reserved packet field encodings do not affect operation of the device if it is not necessary for the field to be defined for the requested transaction. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'A received reserved packet field encoding is regarded as an error if it is necessary for the field to be defined for the requested transaction. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Received MAINTENANCE packet uses a reserved field encoding for a required field', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-3. General device I/O logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Maximum NREAD request can be 256 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Maximum NWRITE data payload can be 256 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Maximum SWRITE data payload can be 256 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Maximum NWRITE_R data payload can be 256 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'NWRITE_R response packet has no payload.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Received request packet uses a reserved field encoding for a required field', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Received response packet has reserved field encoding', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'Received MAINTENANCE packet uses a reserved field encoding for a required field', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'NREAD transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'NREAD request generates a response packet which always contain data payloads of one or more double-words, although sub-double-word data may have been requested', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'NREAD response data payload is of the requested size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Received read request packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'NREAD transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'NREAD packet never has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'NREAD packet must properly specify the requested size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC set transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC set response returns the unmodified data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Logic 1s are written after the data is read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC set request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC clear transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC clear response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Logic 0s are written after the data is read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC clear can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-2. Atomic clear source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC clear request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-3. Atomic clear detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC increment transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC increment response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read data is incremented then written to memory', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC increment can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-5. Atomic increment source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC increment request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-6. Atomic increment detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC decrement transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC decrement response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read data is decremented then written to memory', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC decrement can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-8. Atomic decrement source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC decrement request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-9. Atomic decrement detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC test-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC test-and-swap response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC test-and-swap compares read data to 0 and writes with supplied data if compare is true', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC test-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC test-and-swap can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Atomic test-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-12. Atomic test-and-swap detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC test-and-swap request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-12. Atomic test-and-swap detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC swap response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC swap unconditionally writes with supplied data.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC swap can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Atomic swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-15. Atomic swap detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC swap request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-15. Atomic swap detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC compare-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC compare-and-swap response returns unmodified read data', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Read-modify-write operation is never interrupted by another operation to the same address', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC compare-and-swap compares read data to the first 8 bytes of the payload. If they are equal, it writes the second 8 bytes of payload to the memory location.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC compare-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC compare-and-swap can only request 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'Atomic compare-and-swap transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'ATOMIC compare-and-swap request is for other than 1, 2, or 4 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'NWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE request does not generate a response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'All NWRITE requests containing a data payload smaller than 8 bytes must be padded to 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R request generates a response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'All NWRITE_R requests containing a data payload smaller than 8 bytes must be padded to 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE, SWRITE and NWRITE_R request packet data payload exceeds size specified in wrsize field', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE, SWRITE and NWRITE_R request packet data payload exceeds 256 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'Received NWRITE, SWRITE or NWRITE_R request packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'Received request packet uses illegal combinations of field encodings. For example, any ATOMIC transaction of more than 4 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE packets always contain data payloads of one or more double-words, although sub-double-word data may be specified', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE packet must properly specify the data payload size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE packet actual data payload size may be less than the specified size (multiple double-word only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R packets always contain data payloads of one or more double-words, although sub-double-word data may be specified', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R packet must properly specify the data payload size and alignment', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R packet actual data payload size may be less than the specified size (multiple double-word only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE_R response has a data payload.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'NWRITE/NWRITE_R packet data size exceeds specified size.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'Response to ATOMIC test-and-swap transaction does not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-12. Atomic test-and-swap detectable errors list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'Response to ATOMIC swap transaction does not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-15. Atomic swap detectable errors list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'ATOMIC compare-and-swap transaction data payload must be two double words (16-bytes). This is different than other ATOMIC transactions.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 2C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'Response to ATOMIC compare-and-swap transaction does not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'Response to ATOMIC compare-and-swap transaction data payload must be two double words (16-bytes).', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-18. Atomic compare-and-swap detectable errors list', 'Item 1D', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'SWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'SWRITE request does not generate a response packet', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'SWRITE request payload is a minimum of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'SWRITE request payload is a multiple of 8 bytes.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'NWRITE, SWRITE and NWRITE_R request packet data payload exceeds size specified in wrsize field', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'NWRITE, SWRITE and NWRITE_R request packet data payload exceeds 256 bytes', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'Received NWRITE, SWRITE or NWRITE_R request packet has no data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'SWRITE transaction', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'SWRITE packets always contain data payloads of one or more double-words', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.1.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'Responses that are not expected to have a data payload must not have a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'Responses shall not contain a data payload if the response status is “ERROR”', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'“ERROR” response packet has a data payload', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 4', '4.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Reads to reserved CARs do not cause an error. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Writes to a reserved CAR do not cause an error. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Reads to reserved CSRs and reserved Extended Features registers do not cause an error. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Writes to reserved CSRs and reserved Extended Features registers do not cause an error. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 19', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Reads to reserved CARs do not cause an error. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Writes to reserved CARs do not cause an error. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Reads to reserved CSRs and reserved Extended Features registers do not cause an error. Applied to Physical CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Writes to reserved CSRs and reserved Extended Features registers do not cause an error. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 19', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'Reads to reserved CAR bits return logic 0s. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to CARs do not affect operation of the device. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to implementation-defined CAR bits return the implementation defined value. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 9', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to implementation-defined CAR bits do not affect operation of the device. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 10', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CAR return logic 0s when read. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to reserved CARs do not affect operation of the device. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CSRs and reserved Extended Features register bits return logic 0s. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to reserved CSRs and reserved Extended Features register bits do not affect operation of the device. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CSRs and reserved Extended Features registers return logic 0s when read. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to reserved CSRs and reserved Extended Features registers do not affect operation of the device. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 20', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CAR bits return logic 0s. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to CARs do not affect operation of the device. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to implementation-defined CAR bits return the implementation defined value. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 9', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to implementation-defined CAR bits do not affect operation of the device. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 10', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CARs return logic 0s when read. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to reserved CARs do not affect the operation of the device. Applied to Physical Layer CARs. Note that no Physical Layer CARs are defined in version 1.3 of the RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CSRs and reserved Extended Features register bits return logic 0s. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to reserved CSRs and reserved Extended Features register bits do not affect operation of the device. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Reads to reserved CSRs and reserved Extended Features registers return logic 0s when read. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'Writes to reserved CSRs and reserved Extended Features registers do not affect operation of the device. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 20', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'All registers in the Extended Features data structure are double-word (8 byte) aligned.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'All Extended Features blocks lie completely within the Extended Features Space in the register address map', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'Extended Features list is terminated with an Extended Features pointer value of logic 0s', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'All necessary CARs (capabilities registers) exist and can be read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)'
'All necessary CARs (capabilities registers) exist and can be read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)'
'Device Identity CAR; bits 0-15: value is implementation dependant   bits 16-31: value is vendor specific as assigned by the RapidIO Trade Association.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)'
'Device Identity CAR; bits 0-15: value is implementation dependant   bits 16-31: value is vendor specific as assigned by the RapidIO Trade Association.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)'
'Device Information CAR; value is vendor and implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)'
'Device Information CAR; value is vendor and implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)'
'Assembly Identity CAR; bits 0-15: value is implementation dependant bits 16-31: value is vendor specific as assigned by the RapidIO Trade Association', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)'
'Assembly Identity CAR; bits 0-15: value is implementation dependant bits 16-31: value is vendor specific as assigned by the RapidIO Trade Association', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)'
'Assembly Information CAR; value is vendor and implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)'
'Assembly Information CAR; value is vendor and implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)'
'Processing Element Features CAR; value is implementation dependant; must indicate support for 34-bit address format packets. Only check 10F is bit 3 is set.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Switch Port Information CAR; value is implementation dependant (switch devices only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)'
'Source Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'NREAD operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'NWRITE operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'NWRITE_R operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'SWRITE operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-7. Class 2 device logical layer source transaction support list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic set operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-2. Atomic clear source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic clear operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-2. Atomic clear source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-5. Atomic increment source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic increment operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-5. Atomic increment source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-8. Atomic decrement source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic decrement operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-8. Atomic decrement source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic test-and-swap operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-11. Atomic test-and-swap source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic swap operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-14. Atomic swap source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR must indicate source support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Atomic compare-and-swap operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-17. Atomic compare-and-swap source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'Destination Operations CAR; value is implementation dependant (end point devices only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 10H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'NREAD operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'NWRITE operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'SWRITE operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'NWRITE_R operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-4. Class 1 device logical layer target transaction support list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Unsupported transaction requested', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-5. Class 1 device logical layer detectable errors list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic set operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic clear operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-1. Atomic clear target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic increment operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-4. Atomic increment target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic decrement operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-7. Atomic decrement target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic test-and-swap operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-10. Atomic test-and-swap target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic swap operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-13. Atomic swap target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR must indicate target support for', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Atomic compare-and-swap operations', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.4.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-16. Atomic compare-and-swap target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'All necessary CSRs (command and status registers) exist and can be read', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)'
'Writable CSR fields can be written', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)'
'Processing Element Logical Layer Control CSR: reset value of the Extended addressing control field is 0b001 (end point devices only)', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 11A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)'
'Local Configuration Space Base Address 0 CSR: value dependant on addressing mode supported. Bit 0 - reserved for all addressing modes. Bits 1-16 reserved for 34-bit and 50-bit addressing modes only. Bit 17-31 reserved for 34-bit addressing mode.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 11B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)'
'Local Configuration Space Base Address 1 CSR: value is implementation dependant. Bit0 - reserved for 34 bit addressing mode only.', 'REQUIREMENT', '1.3', 'Part 1', 'Chapter 5', '5.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-1. General device I/O logical layer basic functionality list', 'Item 11C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)', '2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)', '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)', '4.0', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)'
'A virtual stream identifier (VSID), consisting of a source or destination ID, class of service, and streamID, uniquely identifies a stream of PDUs within a RapidIO system that supports data streaming.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 2', '2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'Transactions within a transaction request flow (same source identifier, same destination identifier, same flowID, same PDU) shall be delivered to the logical layer of the destination in the same order that they were issued by the logical layer of the source.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 2', '2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'A transaction of a higher priority transaction request flow that was issued by the logical layer of the source before a transaction of a lower priority transaction request flow shall be delivered to the logical layer of the destination before the lower priority transaction.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 2', '2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'Request transactions that have different sources (different source identifiers) or different destinations (different destination identifiers) or different virtual channels are unordered with respect to each other.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 2', '2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'Request transactions in a transaction request flow shall be completed at the logical layer of the destination in the same order that the transactions were delivered to the logical layer of the destination.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 2', '2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'Transactions within a transaction request flow (same source identifier, same destination identifier, same flowID, same PDU) shall be delivered to the logical layer of the destination in the same order that they were issued by the logical layer of the source.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams'
'A stream of PDU’s is transmitted one PDU at a time to preserve PDU ordering.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams'
'Maximum size of a PDU that an endpoint can accept is specified in the Data Streaming Information CAR', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'A PDU of less than or equal to the MTU size is carried in a single segment.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'Continuation segments must be equal to the MTU size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'End segments must be equal to or less than the MTU size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'All segments of a PDU must have the same flowID and class of service value.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'When a segment with a start bit is received, a segmentation context associated with the virtual stream ID is opened.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'Receipt of an end segment closes the segmentation context.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'The stream and PDU associated with a segmentation context is not permitted to change during the time that the context is open.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'The number of segmentation contexts that can be supported by an endpoint is supported by the Data Streaming Information CAR.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'The transmitter issues a start segment, followed by continuation segments, followed by an end segment, in the same order in which the data appears in the PDU.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'Data payloads for start and end segments of less than the MTU size are padded to be a multiple of half words in size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'The PDU length field in the end segment header identifies the length of the data payload as well as the presence of pad bytes.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'Odd number of bytes is padded to a multiple of half-words, and indicated by setting the PAD bit.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'The ‘O’ bit is set if the data payload has an odd number of half-words', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.4', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'A stream of PDU’s is transmitted one PDU at a time to preserve PDU ordering.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'A PDU of less than or equal to the MTU size is carried in a single segment.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Continuation segments must be equal to the MTU size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'End segments must be equal to or less than the MTU size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'When a segment with a start bit is received, a segmentation context associated with the virtual stream ID is opened.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Receipt of an end segment closes the segmentation context.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'The transmitter issues a start segment, followed by continuation segments, followed by an end segment, in the same order in which the data appears in the PDU.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Data payloads for start and end segments of less than the MTU size are padded to be a multiple of half words in size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Segments are filled with bytes from the PDU in the order showing in figure 3-3 and figure 3-4', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 2. Data Streaming Packet Behavior Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'If the end of the PDU data is encountered, the start segment is identified as a single segment.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 2. Data Streaming Packet Behavior Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'If the start segment reaches MTU size (and there is remaining PDU data), the start segment is encapsulated, and a continuation segment is opened.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 2. Data Streaming Packet Behavior Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'If the source wishes to abort a PDU transmission, it sends an end segment with no data payload and the length field set to zero.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 2. Data Streaming Packet Behavior Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'The reassembly process transfers the entire payload into the reassembly buffer in order.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'All data transferred to the reassembly buffer is counted for comparison to the length field.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'If the packet is a single segment and the amount of payload data is greater than the MTU size, the segment is defective.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'If the packet is a start segment and the payload data does not match the MTU size, the PDU is defective.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Reassembly continues with continuation packets. All continuation packets must match the MTU size or the PDU is defective.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'The data from the end segment is transferred according to the data payload size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'The data payload size of the end segment must be less than or equal to the MTU size or the PDU is defective.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Once all data has been reassembled, the length provided by the end segment packet header is checked against the received data count. A mismatch indicates the PDU is defective.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Receiving a continuation or end segment on a closed context indicates a lost start segment and the PDU is defective.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Receiving a start or single segment on an open context indicates a lost end segment and the PDU is defective. The existing context is closed, and the new context is opened.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'Detection of a defective PDU results in discarding the entire PDU.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.2.5', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'The COS field shall be used starting with the most significant bit to control the number of classes supported.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 3', '3.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 19', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams'
'A virtual stream identifier (VSID), consisting of a source or destination ID, class of service, and streamID, uniquely identifies a stream of PDUs within a RapidIO system that supports data streaming.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'Receiving an end segment with a length of 0 causes the entire PDU to be discarded.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 3. Data Streaming Packet Behavior Certification List', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'Data payload length is a multiple of half-words', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'Odd number of bytes is padded to a multiple of half-words, and indicated by setting the PAD bit.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'The start bit is set if and only if the packet is the first packet in a new PDU being transferred.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'The end bit is set if and only if the packet is the last packet in the PDU being transferred.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'The ‘O’ bit is set if the data payload has an odd number of half-words', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'The length field is encoded as per Part 10, Table 4-1', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'Half word/pad byte combinations are encoded as described in Part 10, Table 4-2', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'A packet with the ‘S’ bit set has a packet header, as per Part 10, Figure 4-1 and Part 10, Figure 4-2.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'A packet with the ‘S’ bit cleared and the ‘E’ bit set has an end-segment packet header, as per Part 10, Figure 4-4.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'A packet with the ‘S’ bit clear and the ‘E’ bit clear has a continuation-segment packet header, as per Part 10, Figure 4-3.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 4', '4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 4. Data Streaming Packet Format Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'If bit 13 of the Source Operations CAR is set, the device can originate data streaming packets.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)'
'If bit 13 of the Destination Operations CAR is set, the device can receive data streaming packets.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.2', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Maximum size of a PDU that an endpoint can accept is specified in the Data Streaming Information CAR', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'The number of segmentation contexts that can be supported by an endpoint is supported by the Data Streaming Information CAR.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'The Data Streaming Information CAR conforms to the following requirements:', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'MaxPDU describes the maximum PDU size in bytes supported by the destination end point.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'MaxPDU is encoded as per Part 10, Table 5-5', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'The SegSupport field indicates the maximum number of segmentation contexts supported by the destination endpoint.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'The Data Streaming Information CAR is only defined when bit 13 is set in the Destination Operations CAR.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'SegSupport is encoded as per Part 10, Table 5-5', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.4.3', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'A PDU of less than or equal to the MTU size is carried in a single segment.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'End segments must be equal to or less than the MTU size.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 1. Data Streaming Behavior Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'Data Streaming Logical Layer Control CSR', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'The Data Streaming Logical Layer Control CSR is only defined when bit 13 is set in the Source Operations CAR.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'MTU field determines the data payload size for packets of an encapsulated PDU originated by the endpoint.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'MTU field is encoded as defined by Part 10, Table 5-6.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'Changing the MTU field results in a change in the data payload size of the PDU’s being transferred.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'Endpoint must support the entire range of MTU values.', 'REQUIREMENT', '1.3', 'Part 10', 'Chapter 5', '5.5.1', 'Historic_Checklists/Data Streaming Checklist.xml', 'Table 5. Data Streaming Registers Certification List', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '4.0', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'The destination ID of a packet is used to determine if the packet will be multicast.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction'
'Packets multicast are not modified by the multicasting device.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication'
'Packets which do not require a response can be multicast. Packets which do require a response result in implementation specific behavior.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication'
'There is one set of multicast masks for the entire switch.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'When the destination ID of a packet matches that of a destination ID associated with a multicast mask, the packet is multicast to all egress ports configured in the multicast mask, except that a packet is never multicast out of the port that it was received on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'The defined CSRs allow multicast masks to be configured.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'The implementation of the defined CSRs allow a destination ID to be associated with at most one multicast mask per port.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'The last association operation performed for a destination ID dictates which multicast mask is associated with that destination ID.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'Packets to be multicast using a multicast mask with no egress ports selected are dropped without error notification.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'The state of multicast masks after reset is that no egress ports are selected.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'After reset, no destination IDs are associated with multicast masks.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'Multicast packets in the same multicast group with the same flowID received on the same ingress port are multicast on egress ports in the same order they were received on the ingress port.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-1. Multicast Packet Behavior Certification List', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements'
'Processing Element Features CAR', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'If the device supports the multicast extensions, bit 21 of the Processing Element Features CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'Bit 21 of the Processing Element Features CAR is read only.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'Switch Multicast Support CAR is read only, and is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'If device supports the ‘simple association’ model, bit 0 has a value of 1. If the device does not support the ‘simple association’ model, bit 0 has a value of 0.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'If device supports the ‘simple association’ model, the Switch Multicast Information CAR must indicate support for block association operations.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'WHEN   the Delete_Assoc command is written to the Multicast Associate Operation CSR    bit 0 of the Switch Multicast Information CAR has a value of 1,    bit 0 in the Switch Multicast Support CAR has a value of 1,    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1   the Mcast_Mask_Num field value is 0    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the associations specified in 6K3 will be removed.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'WHEN   the Add_Assoc command is written to the Multicast Associate Operation CSR    bit 0 in the Switch Multicast Support CAR has a value of 1   the Mcast_Mask_Num field in the Multicast Associate Select CSR has a value of 0    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the multicast associations specified in 6L3 are added.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6M', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'Switch Multicast Information CAR is read only, and compliant with the following:', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'If the device supports block association operations, bit 0 has a value of 1. If block association operations are not supported, bit 0 has a value of 0.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'If the device supports per port association operations, bit 1 has a value of 1. If per port association operations are not supported, bit 1 has a value of 0.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The maximum number of destination IDs that can be associated with a single multicast mask is contained in bits 2 through 15.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The number of multicast masks that exist in the device is contained in bits 16 through 31.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The maximum number of destination IDs/multicast masks that can be programmed using a block association operation is contained in bits 16 through 31.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'All multicast Mask_Cmd commands operate correctly when the value in the Mcast_Mask field is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'All multicast Mask_Cmd commands operate correctly when the value in the Egress_Port_Num field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The Multicast Associate Select CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The egress ports selected in each multicast mask are not affected by any read or write operation performed on the Multicast Associate Select CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The associations between destination IDs and multicast masks are not affected by any read or write operation performed on the Multicast Associate Select CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The most significant 8 bits of the large (16 bit) destination ID that is the subject of associate operations is contained in bits 0 through 7 (Large_DestID).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The least significant 8 bits of the destination ID that is the subject of associate operations is contained in bits 8 through 15 (DestID).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The index of the multicast mask that is the subject of associate operations is contained in bits 16 through 31 (Mcast_Mask_Num).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'Multicast Assoc_Cmd commands operate correctly when the value in the Mcast_Mask_Num field is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'Multicast Assoc_Cmd commands operate correctly when bit 1 in the Switch Multicast Information CAR has a value of 1 and the value in the Ingress_Port field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the value in the Mcast_Mask_Num field of the Switch Multicast Select CSR added to the value of the Assoc_Blksize field in the Multicast Associate Operation CSR is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'After a write to the Multicast Associate Operation CSR when the Assoc_Cmd field value is 0b00, a read of the Multicast Associate Operation CSR has a value of 1 in bit 31 only if an association exists between the destination ID and multicast mask specified by the values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'A read of the Multicast Associate Operation CSR returns 1 in bit 31 to indicate an association exists between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR only if the Assoc_Cmd field value is 0b00.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The capability to perform Delete_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'WHEN the Block_Assoc field in the Switch Multicast Information CAR has a value of 0 AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10, THEN any association is removed between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR    THEN any association is removed between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress_Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The associations deleted in 6K2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6K1 and 6K2 are removed only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'WHEN   the Delete_Assoc command is written to the Multicast Associate Operation CSR    bit 0 of the Switch Multicast Information CAR has a value of 1,    bit 0 in the Switch Multicast Support CAR has a value of 1,    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1   the Mcast_Mask_Num field value is 0    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the associations specified in 6K3 will be removed.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The capability to perform Add_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 0   AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11,   THEN an association is created between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID controlled by the Large_Transport field in the Switch Multicast Operation CSR    THEN associations are created between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The associations created in 6L2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6L1 and 6L2 are created only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'WHEN   the Add_Assoc command is written to the Multicast Associate Operation CSR    bit 0 in the Switch Multicast Support CAR has a value of 1   the Mcast_Mask_Num field in the Multicast Associate Select CSR has a value of 0    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the multicast associations specified in 6L3 are added.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6M', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'The Multicast Mask Port CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'Associations between destination IDs and multicast masks are not affected by any read or write operation performed on the Multicast Mask Port CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The index of the multicast mask that is the subject of the register operations is contained in bits 0 through 15 (Mcast_Mask).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The egress port that is the subject of the multicast mask operations is contained in bits 16 through 23 (Egress_Port_Num).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The command value that indicates which multicast mask operation to perform is contained in bits 25-27 (Mask_Cmd).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'All multicast Mask_Cmd commands operate correctly when the value in the Mcast_Mask field is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'All multicast Mask_Cmd commands operate correctly when the value in the Egress_Port_Num field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'All multicast Mask_Cmd commands operate correctly when the value in the Mask_Cmd field is that of a defined command (0b000, 0b001, 0b010, 0b100, 0b101).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The capability to perform Write-to-Verify commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When the Multicast Mask Port CSR is written with a Mask_Cmd field value of 0b000, the set of egress ports enabled for each multicast masks is not affected.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The value of Port_Present after a Write_to_Verify command is unchanged until the next Write_to_Verify command is written to the Multicast Mask Port CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'Bit 31 is read as 1 after a Write_to_Verify command is written to the Multicast Mask Port CSR only when the specified egress port in the specified multicast mask is enabled.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The capability to perform Add_Port commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b001 in the Mask_Cmd field, the egress port identified by the value in the Egress_Port_Num field is enabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4I1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The capability to perform Delete_Port commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b010 in the Mask_Cmd field, the egress port identified by the value in the Egress_Port_Num field is disabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4J1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The capability perform Delete_All_Ports commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b100 in the Mask_Cmd field, all egress ports are disabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b100 in the Mask_Cmd field, the value in the Egress_Port_Num field does not affect the operation of the command.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4K2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The capability to perform Add_All_Ports commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b101 in the Mask_Cmd field, all egress ports are enabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b101 in the Mask_Cmd field, the value in the Egress_Port_Num field does not affect the operation of the command.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4L2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'After reset, the Multicast Mask Port CSR value is 0x00000000.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The number of sequential destination IDs and multicast masks to be affected by an associate operation can be controlled by the value in bits 0 to 15 (Assoc_Blksize) of the Multicast Associate Operation CSR only if bit 0 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The ingress port for an associate operation can be controlled by the value in bits 16 to 23 (Ingress_Port) of the Multicast Associate Operation CSR only if bit 1 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'The Multicast Associate Select CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The egress ports selected in each multicast mask are not affected by any read or write operation performed on the Multicast Associate Select CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The associations between destination IDs and multicast masks are not affected by any read or write operation performed on the Multicast Associate Select CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The most significant 8 bits of the large (16 bit) destination ID that is the subject of associate operations is contained in bits 0 through 7 (Large_DestID).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The least significant 8 bits of the destination ID that is the subject of associate operations is contained in bits 8 through 15 (DestID).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The index of the multicast mask that is the subject of associate operations is contained in bits 16 through 31 (Mcast_Mask_Num).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'Multicast Assoc_Cmd commands operate correctly when the value in the Mcast_Mask_Num field is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'After a reset, the value of the Multicast Associate Select CSR is 0x00000000.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The Large_DestID field in the Multicast Associate Select CSR is used to select the destination ID for an associate operation only when bit 24 (Large_Transport) in the Multicast Associate Operation CSR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the value in the Mcast_Mask_Num field of the Switch Multicast Select CSR added to the value of the Assoc_Blksize field in the Multicast Associate Operation CSR is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The capability to perform Write_To_Verify commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'When the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b00, associations between any destination ID and any multicast mask are not affected.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'After a write to the Multicast Associate Operation CSR when the Assoc_Cmd field value is 0b00, a read of the Multicast Associate Operation CSR has a value of 1 in bit 31 only if an association exists between the destination ID and multicast mask specified by the values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'A read of the Multicast Associate Operation CSR returns 1 in bit 31 to indicate an association exists between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR only if the Assoc_Cmd field value is 0b00.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The capability to perform Delete_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'WHEN the Block_Assoc field in the Switch Multicast Information CAR has a value of 0 AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10, THEN any association is removed between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR    THEN any association is removed between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress_Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The associations deleted in 6K2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6K1 and 6K2 are removed only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'WHEN   the Delete_Assoc command is written to the Multicast Associate Operation CSR    bit 0 of the Switch Multicast Information CAR has a value of 1,    bit 0 in the Switch Multicast Support CAR has a value of 1,    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1   the Mcast_Mask_Num field value is 0    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the associations specified in 6K3 will be removed.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The capability to perform Add_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 0   AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11,   THEN an association is created between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID controlled by the Large_Transport field in the Switch Multicast Operation CSR    THEN associations are created between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The associations created in 6L2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6L1 and 6L2 are created only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'WHEN   the Add_Assoc command is written to the Multicast Associate Operation CSR    bit 0 in the Switch Multicast Support CAR has a value of 1   the Mcast_Mask_Num field in the Multicast Associate Select CSR has a value of 0    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the multicast associations specified in 6L3 are added.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6M', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'The Multicast Associate Operation CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The egress ports selected in each multicast mask are not affected by any read or write operation performed on the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The number of sequential destination IDs and multicast masks to be affected by an associate operation can be controlled by the value in bits 0 to 15 (Assoc_Blksize) of the Multicast Associate Operation CSR only if bit 0 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The ingress port for an associate operation can be controlled by the value in bits 16 to 23 (Ingress_Port) of the Multicast Associate Operation CSR only if bit 1 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The Large_DestID field in the Multicast Associate Select CSR is used to select the destination ID for an associate operation only when bit 24 (Large_Transport) in the Multicast Associate Operation CSR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'Selection of the specific associate operation is controlled by bits 25 and 26 (Assoc_Cmd) in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'Multicast Assoc_Cmd commands operate correctly when bit 1 in the Switch Multicast Information CAR has a value of 1 and the value in the Ingress_Port field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the value in the Mcast_Mask_Num field of the Switch Multicast Select CSR added to the value of the Assoc_Blksize field in the Multicast Associate Operation CSR is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'When the Assoc_Cmd value is written to a value defined in the specification (0b00, 0b10, 0b11), the function defined in the specification is performed correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The capability to perform Write_To_Verify commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'When the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b00, associations between any destination ID and any multicast mask are not affected.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'After a write to the Multicast Associate Operation CSR when the Assoc_Cmd field value is 0b00, a read of the Multicast Associate Operation CSR has a value of 1 in bit 31 only if an association exists between the destination ID and multicast mask specified by the values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'A read of the Multicast Associate Operation CSR returns 1 in bit 31 to indicate an association exists between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR only if the Assoc_Cmd field value is 0b00.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The capability to perform Delete_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'WHEN the Block_Assoc field in the Switch Multicast Information CAR has a value of 0 AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10, THEN any association is removed between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR    THEN any association is removed between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress_Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The associations deleted in 6K2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6K1 and 6K2 are removed only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'WHEN   the Delete_Assoc command is written to the Multicast Associate Operation CSR    bit 0 of the Switch Multicast Information CAR has a value of 1,    bit 0 in the Switch Multicast Support CAR has a value of 1,    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1   the Mcast_Mask_Num field value is 0    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the associations specified in 6K3 will be removed.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The capability to perform Add_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 0   AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11,   THEN an association is created between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID controlled by the Large_Transport field in the Switch Multicast Operation CSR    THEN associations are created between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The associations created in 6L2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6L1 and 6L2 are created only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'WHEN   the Add_Assoc command is written to the Multicast Associate Operation CSR    bit 0 in the Switch Multicast Support CAR has a value of 1   the Mcast_Mask_Num field in the Multicast Associate Select CSR has a value of 0    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the multicast associations specified in 6L3 are added.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6M', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'After a reset, the Multicast Associate Operation CSR has a value of 0x00000000.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 3', '3.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'The Multicast Mask Port CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'Associations between destination IDs and multicast masks are not affected by any read or write operation performed on the Multicast Mask Port CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'The index of the multicast mask that is the subject of the register operations is contained in bits 0 through 15 (Mcast_Mask).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'The egress port that is the subject of the multicast mask operations is contained in bits 16 through 23 (Egress_Port_Num).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'The command value that indicates which multicast mask operation to perform is contained in bits 25-27 (Mask_Cmd).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'All multicast Mask_Cmd commands operate correctly when the value in the Mcast_Mask field is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'All multicast Mask_Cmd commands operate correctly when the value in the Egress_Port_Num field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'The capability perform Delete_All_Ports commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b100 in the Mask_Cmd field, all egress ports are disabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b100 in the Mask_Cmd field, the value in the Egress_Port_Num field does not affect the operation of the command.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4K2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'The capability to perform Add_Port commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b001 in the Mask_Cmd field, the egress port identified by the value in the Egress_Port_Num field is enabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4I1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'The capability to perform Add_All_Ports commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b101 in the Mask_Cmd field, all egress ports are enabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b101 in the Mask_Cmd field, the value in the Egress_Port_Num field does not affect the operation of the command.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4L2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'The capability to perform Delete_Port commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask'
'When a register write to the Multicast Mask Port CSR occurs with a value of 0b010 in the Mask_Cmd field, the egress port identified by the value in the Egress_Port_Num field is disabled in the multicast mask identified by the value in the Mcast_Mask field.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4J1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask'
'The capability to perform Write-to-Verify commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'When the Multicast Mask Port CSR is written with a Mask_Cmd field value of 0b000, the set of egress ports enabled for each multicast masks is not affected.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'The value of Port_Present after a Write_to_Verify command is unchanged until the next Write_to_Verify command is written to the Multicast Mask Port CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'Bit 31 is read as 1 after a Write_to_Verify command is written to the Multicast Mask Port CSR only when the specified egress port in the specified multicast mask is enabled.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 4H3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'The Multicast Associate Select CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The egress ports selected in each multicast mask are not affected by any read or write operation performed on the Multicast Associate Select CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The associations between destination IDs and multicast masks are not affected by any read or write operation performed on the Multicast Associate Select CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The most significant 8 bits of the large (16 bit) destination ID that is the subject of associate operations is contained in bits 0 through 7 (Large_DestID).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The least significant 8 bits of the destination ID that is the subject of associate operations is contained in bits 8 through 15 (DestID).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The index of the multicast mask that is the subject of associate operations is contained in bits 16 through 31 (Mcast_Mask_Num).', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'Multicast Assoc_Cmd commands operate correctly when the value in the Mcast_Mask_Num field is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 5G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The Multicast Associate Operation CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The egress ports selected in each multicast mask are not affected by any read or write operation performed on the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The number of sequential destination IDs and multicast masks to be affected by an associate operation can be controlled by the value in bits 0 to 15 (Assoc_Blksize) of the Multicast Associate Operation CSR only if bit 0 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The ingress port for an associate operation can be controlled by the value in bits 16 to 23 (Ingress_Port) of the Multicast Associate Operation CSR only if bit 1 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The Large_DestID field in the Multicast Associate Select CSR is used to select the destination ID for an associate operation only when bit 24 (Large_Transport) in the Multicast Associate Operation CSR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'Selection of the specific associate operation is controlled by bits 25 and 26 (Assoc_Cmd) in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'Multicast Assoc_Cmd commands operate correctly when bit 1 in the Switch Multicast Information CAR has a value of 1 and the value in the Ingress_Port field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the value in the Mcast_Mask_Num field of the Switch Multicast Select CSR added to the value of the Assoc_Blksize field in the Multicast Associate Operation CSR is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'WHEN   the Delete_Assoc command is written to the Multicast Associate Operation CSR    bit 0 of the Switch Multicast Information CAR has a value of 1,    bit 0 in the Switch Multicast Support CAR has a value of 1,    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1   the Mcast_Mask_Num field value is 0    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the associations specified in 6K3 will be removed.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'WHEN   the Add_Assoc command is written to the Multicast Associate Operation CSR    bit 0 in the Switch Multicast Support CAR has a value of 1   the Mcast_Mask_Num field in the Multicast Associate Select CSR has a value of 0    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the multicast associations specified in 6L3 are added.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6M', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'The Multicast Associate Operation CSR operates correctly.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'The egress ports selected in each multicast mask are not affected by any read or write operation performed on the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'The number of sequential destination IDs and multicast masks to be affected by an associate operation can be controlled by the value in bits 0 to 15 (Assoc_Blksize) of the Multicast Associate Operation CSR only if bit 0 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'The ingress port for an associate operation can be controlled by the value in bits 16 to 23 (Ingress_Port) of the Multicast Associate Operation CSR only if bit 1 in the Switch Multicast Information CAR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'The Large_DestID field in the Multicast Associate Select CSR is used to select the destination ID for an associate operation only when bit 24 (Large_Transport) in the Multicast Associate Operation CSR has a value of 1.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'Selection of the specific associate operation is controlled by bits 25 and 26 (Assoc_Cmd) in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'Multicast Assoc_Cmd commands operate correctly when bit 1 in the Switch Multicast Information CAR has a value of 1 and the value in the Ingress_Port field is less than the value of the Port_Total field in the Switch Port Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the value in the Mcast_Mask_Num field of the Switch Multicast Select CSR added to the value of the Assoc_Blksize field in the Multicast Associate Operation CSR is less than the value of the MaxMcastMasks field in the Switch Multicast Information CAR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'Multicast Assoc_Cmd commands operate correctly when bit 0 in the Switch Multicast Information CAR has: a value of 1 AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'The capability to perform Add_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 0   AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11,   THEN an association is created between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association'
'The associations created in 6L2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6L1 and 6L2 are created only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b11    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID controlled by the Large_Transport field in the Switch Multicast Operation CSR    THEN associations are created between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'The associations created in 6L2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6L1 and 6L2 are created only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6L4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'WHEN   the Add_Assoc command is written to the Multicast Associate Operation CSR    bit 0 in the Switch Multicast Support CAR has a value of 1   the Mcast_Mask_Num field in the Multicast Associate Select CSR has a value of 0    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the multicast associations specified in 6L3 are added.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6M', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'The capability to perform Delete_Assoc commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'WHEN the Block_Assoc field in the Switch Multicast Information CAR has a value of 0 AND the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10, THEN any association is removed between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'WHEN   the Block_Assoc field in the Switch Multicast Information CAR has a value of 1   the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b10    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR    THEN any association is removed between the block of destination IDs and multicast masks specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport, Assoc_Blksize and Ingress_Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'The associations deleted in 6K2 are between the first destination ID and the first multicast mask, the second destination ID and the second multicast mask, the third destination ID and the third multicast mask, and so on.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'If bit 1 in the Switch Multicast Information CAR has a value of 1, the associations in 6K1 and 6K2 are removed only on the ingress port selected by the Ingress_Port field value.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'WHEN   the Delete_Assoc command is written to the Multicast Associate Operation CSR    bit 0 of the Switch Multicast Information CAR has a value of 1,    bit 0 in the Switch Multicast Support CAR has a value of 1,    the Assoc_Blksize field in the Multicast Associate Operation CSR has a value of MaxMCastMasks - 1   the Mcast_Mask_Num field value is 0    AND the Large_DestID/DestID fields added to the value of Assoc_Blksize is not greater than the maximum destination ID, as indicated by the Large_Transport field in the Switch Multicast Operation CSR   THEN the associations specified in 6K3 will be removed.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6K5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'The capability to perform Write_To_Verify commands must be present.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'When the Multicast Associate Operation CSR is written with an Assoc_Cmd field value of 0b00, associations between any destination ID and any multicast mask are not affected.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'After a write to the Multicast Associate Operation CSR when the Assoc_Cmd field value is 0b00, a read of the Multicast Associate Operation CSR has a value of 1 in bit 31 only if an association exists between the destination ID and multicast mask specified by the values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'A read of the Multicast Associate Operation CSR returns 1 in bit 31 to indicate an association exists between the destination ID and multicast mask specified by the current values of the Large_DestID, DestID and Mcast_Mask_Num fields in the Multicast Associate Select CSR and the value of the Large_Transport and Ingress Port (if bit 1 in the Switch Multicast Information CAR has a value of 1) fields in the Multicast Associate Operation CSR only if the Assoc_Cmd field value is 0b00.', 'REQUIREMENT', '1.3', 'Part 11', 'Chapter 4', '4.4.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 8-2. Multicast Programming Model Certification List', 'Item 6J3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '2.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association', '4.0', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'A “RETRY” response may cause the MESSAGE packet to be re-issued. A transaction request that is retried must be transmitted in order to complete.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'A response status of “ERROR” on any message packet causes termination of the message.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Illegal response for given request type', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Response packets have the transaction ID of the associated request packet', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'For MESSAGEs, outstanding letter/mbox/mseg fields are unique for a particular transaction source and destination pair and the values cannot be reused by the sending device until the entire message operation has completed', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'A “RETRY” response may cause the MESSAGE packet to be re-issued. A transaction request that is retried must be transmitted in order to complete.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Illegal response for given request type', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'A “RETRY” response may cause the DOORBELL packet to be re-issued. A transaction request that is retried must be transmitted in order to complete.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-20. Doorbell source transaction support list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'A “RETRY” response may cause the MESSAGE packet to be re-issued. A transaction request that is retried must be transmitted in order to complete.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1E', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'msgseg value is repeated and there was not a “RETRY” response for the previous usage', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1E', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'Logical timeout on message transaction causes retransmission', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1G', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'DOORBELL requests always have a 2 byte ‘Info’ field instead of a payload.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction (if device supports DOORBELLs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'Receive a DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'Response to a DOORBELL transaction never has a data payload.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'Response to a DOORBELL transaction is DONE, RETRY or ERROR.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'Send DOORBELL transaction, verify correct management of TID.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-19. Doorbell target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction packets are placed in the doorbell message queue within the processing element', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-19. Doorbell target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-20. Doorbell source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-21. Doorbell detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'DOORBELL transaction packets are not placed in the doorbell message queue', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-21. Doorbell detectable errors list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'MESSAGE transaction packets are placed in the targeted mailbox within the processing element', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Receive   msglen = 0   ssize = 8B   mbox = 0   letter = 0   Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Verify correct receipt of out of order message segments.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Send   msglen = 0   ssize = 8B    mbox = 0   letter = 0   Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE packets always have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction payload is a multiple of 8 bytes in size.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Up to 16 individual MESSAGE transactions are allowed in one data message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Device generates the number of packets specified in the msglen field for a message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'All packets for a message operation must be of the same size and of the size specified in the ssize field (exception: data payload for the last packet in a message operation can be less than the size specified in the ssize field)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'All transactions for the same message must have the same (xmbox, if applicable) mbox and letter field values', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE packet has no data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction payload is not a multiple of 8 bytes in size', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'For multiple packet data message operations, msgseg value is greater than msglen value for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'For multiple packet data message operations, msgseg or xmbox value is repeated and there was not a “RETRY” response for the previous usage for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE packet data payload is not of the size specified in the ssize field (exception for last packet which may be less)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE response for destID/mailbox/letter/msgseg/xmbox that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE response with ERROR status.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction (if device supports MESSAGEs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Receive msglen = 0 ssize = 8B mbox = 0 letter = 0 Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Verify correct receipt of out of order message segments.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Send msglen = 0 ssize = 8B mbox = 0 letter = 0 Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE packets always have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction payload is a multiple of 8 bytes in size.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Up to 16 individual MESSAGE transactions are allowed in one data message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Device generates the number of packets specified in the msglen field for a message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'All packets for a message operation must be of the same size and of the size specified in the ssize field (exception: data payload for the last packet in a message operation can be less than the size specified in the ssize field)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'All transactions for the same message must have the same mbox, letter, msglen or xmbox, and size field values', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE packet has no data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction payload is not a multiple of 8 bytes in size', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'For multiple packet data message operations, msgseg value is greater than msglen value for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'For multiple packet data message operations, msgseg or xmbox value is repeated and there was not a “RETRY” response for the previous usage for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE packet data payload is not of the size specified in the ssize field (exception for last packet which may be less)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE response for destID/mailbox/letter/msgseg/xmbox that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE response with ERROR status.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Verify correct receipt of out of order message segments.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE packets always have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Up to 16 individual MESSAGE transactions are allowed in one data message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1D', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'All packets for a message operation have the same mbox and letter field values', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1F', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Device generates the number of packets specified in the msglen field for a message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1G', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'All packets for a message operation must be of the same size and of the size specified in the ssize field (exception: data payload for the last packet in a message operation can be less than the size specified in the ssize field)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1H', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE packet has no data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'More than 16 individual MESSAGE transactions are used in one data message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'msgseg value is greater than msglen value', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1D', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'msgseg value is repeated and there was not a “RETRY” response for the previous usage', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1E', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'Received MESSAGE packet data payload is not of the size specified in the ssize field (exception for last packet which may be less)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1F', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'MESSAGE request payloads are always a multiple of double words in size.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'DOORBELL requests always have a 2 byte ‘Info’ field instead of a payload.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'DOORBELL transaction (if device supports DOORBELLs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Receive a DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Response to a DOORBELL transaction never has a data payload.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Response to a DOORBELL transaction is DONE, RETRY or ERROR.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'DOORBELL transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Send DOORBELL transaction, verify correct management of TID.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Received DOORBELL packet is longer than allowed.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Received DONE response using a TID that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-20. Doorbell source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Send srcTID = 0-255, info field - 16 bytes', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-20. Doorbell source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'DOORBELL transaction packets never have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-20. Doorbell source transaction support list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-21. Doorbell detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'DOORBELL transaction packet has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-21. Doorbell detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'Response packets have the letter/mbox/msgseg fields of the associated request packet', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-9. Class 3 device logical layer basic functionality list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Outstanding letter/mbox/msgseg/xmbox fields are unique for a particular transaction source and destination pair and the values cannot be reused by the sending device until the entire message operation has completed', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-9. Class 3 device logical layer basic functionality list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Receive   msglen = 0   ssize = 8B   mbox = 0   letter = 0   Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Send   msglen = 0   ssize = 8B    mbox = 0   letter = 0   Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE packets always have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Device generates the number of packets specified in the msglen field for a message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'All packets for a message operation must be of the same size and of the size specified in the ssize field (exception: data payload for the last packet in a message operation can be less than the size specified in the ssize field)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Send multiple outstanding messages to common mbox &amp; letter but different msgseg/xmbox. Responses must be associated with the correct message target_info.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE packet has no data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'For multiple packet data message operations, msgseg value is greater than msglen value for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'For multiple packet data message operations, msgseg or xmbox value is repeated and there was not a “RETRY” response for the previous usage for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE packet data payload is not of the size specified in the ssize field (exception for last packet which may be less)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE response for destID/mailbox/letter/msgseg/xmbox that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE response with ERROR status.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'For MESSAGEs, outstanding letter/mbox/mseg fields are unique for a particular transaction source and destination pair and the values cannot be reused by the sending device until the entire message operation has completed', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction (if device supports MESSAGEs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Receive msglen = 0 ssize = 8B mbox = 0 letter = 0 Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Send msglen = 0 ssize = 8B mbox = 0 letter = 0 Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE packets always have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction payload is a multiple of 8 bytes in size.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Device generates the number of packets specified in the msglen field for a message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'All packets for a message operation must be of the same size and of the size specified in the ssize field (exception: data payload for the last packet in a message operation can be less than the size specified in the ssize field)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Send multiple outstanding messages to common mbox &amp; letter but different msgseg/xmbox. Responses must be associated with the correct message target_info.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'All transactions for the same message must have the same mbox, letter, msglen or xmbox, and size field values', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE packet has no data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'For multiple packet data message operations, msgseg value is greater than msglen value for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'For multiple packet data message operations, msgseg or xmbox value is repeated and there was not a “RETRY” response for the previous usage for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE packet data payload is not of the size specified in the ssize field (exception for last packet which may be less)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE response for destID/mailbox/letter/msgseg/xmbox that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE response with ERROR status.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Receive msglen = 0-15 = 1-16 packets ssize = 8,16,32,64,128,256B mbox = 0-3 letter = 0-3 msgseg <= msglen (or xmbox 0-15)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Send msglen = 0-15 = 1-16 packets ssize = 8,16,32,64,128,256B mbox = 0-3 letter = 0-3 msg_seg <= msglen (or xmbox 0-15)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE packets always have data payloads', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE data payload is a multiple of 8 bytes in size.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'All packets for a message operation have the same mbox and letter field values', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1F', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Device generates the number of packets specified in the msglen field for a message operation', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1G', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'All packets for a message operation must be of the same size and of the size specified in the ssize field (exception: data payload for the last packet in a message operation can be less than the size specified in the ssize field)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1H', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Send multiple outstanding messages to common mbox &amp; letter but different msgseg/xmbox. Responses must be associated with the correct message (target_info).', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1I', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE packet has no data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'MESSAGE transaction data payload is not a multiple of 8 bytes in size', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'msgseg value is greater than msglen value', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1D', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Received MESSAGE packet data payload is not of the size specified in the ssize field (exception for last packet which may be less)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1F', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'Response to a MESSAGE request never has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'Response to a MESSAGE request never has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'Received MESSAGE response with ERROR status.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'Response to a MESSAGE request never has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Send multiple outstanding messages to common mbox &amp; letter but different msgseg/xmbox. Responses must be associated with the correct message target_info.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Responses to DOORBELL and MESSAGE requests never have data.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'For MESSAGEs, response packets have the letter/mbox/msgseg fields of the associated request packet', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Response to a MESSAGE request never has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'DOORBELL transaction (if device supports DOORBELLs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Receive a DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Response to a DOORBELL transaction never has a data payload.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Response to a DOORBELL transaction is DONE, RETRY or ERROR.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'DOORBELL transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Send DOORBELL transaction, verify correct management of TID.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Send multiple outstanding messages to common mbox &amp; letter but different msgseg/xmbox. Responses must be associated with the correct message target_info.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'For devices which support both DOORBELL and MESSAGE transactions, verify that the TID values for DOORBELL and MESSAGE responses are managed correctly.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'For multiple packet data message operations, msgseg or xmbox value is repeated and there was not a “RETRY” response for the previous usage for the same sender, mailbox and letter.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Received MESSAGE response for destID/mailbox/letter/msgseg/xmbox that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Received MESSAGE response with ERROR status.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Received DOORBELL packet is longer than allowed.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Received DONE response using a TID that is not in use.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-19. Doorbell target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Response to a DOORBELL transaction packet never has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-19. Doorbell target transaction support list', 'Item 1A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Send multiple outstanding doorbells to different Transaction ID’s. Responses must be associated with the correct doorbell (targetTID).', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-20. Doorbell source transaction support list', 'Item 1D', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-21. Doorbell detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Response to DOORBELL transaction packets has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-21. Doorbell detectable errors list', 'Item 1B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Response to a MESSAGE transaction packet never has a data payload', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-22. Data message target transaction support list', 'Item 1C', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'All packets for a message operation have the same mbox and letter field values', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1F', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'Send multiple outstanding messages to common mbox &amp; letter but different msgseg/xmbox. Responses must be associated with the correct message (target_info).', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-23. Data message source transaction support list', 'Item 1I', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 4', '4.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 7-24. Data message detectable errors list', 'Item 1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'Send   msglen = 0   ssize = 8B    mbox = 0   letter = 0   Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-11. Class 3 device logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'Source Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'DOORBELL transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'Send DOORBELL transaction, verify correct management of TID.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'Receive DONE, RETRY or ERROR response transaction, verify correct matching to DOORBELL request transaction.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'MESSAGE transaction (if supported by device)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'Send msglen = 0 ssize = 8B mbox = 0 letter = 0 Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-3. General device message passing logical layer source transaction support list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'MESSAGE transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Receive   msglen = 0   ssize = 8B   mbox = 0   letter = 0   Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-10. Class 3 device logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Destination Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'MESSAGE transaction (if device supports MESSAGEs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Receive msglen = 0 ssize = 8B mbox = 0 letter = 0 Above parameters are the minimum required for a device to indicate that it supports messages.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'DOORBELL transaction (if device supports DOORBELLs)', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Receive a DOORBELL transaction', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Response to a DOORBELL transaction never has a data payload.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Response to a DOORBELL transaction is DONE, RETRY or ERROR.', 'REQUIREMENT', '1.3', 'Part 2', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-2. General device message passing logical layer target transaction support list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'Response packets are sent with the source and destination ID fields reversed from the corresponding request packet', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing'
'tt field matches the size of the destID/sourceID fields. Certification requires small (8-bit) device ID fields; 16-bit device ID support optional.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'tt field is always 0 if Processing Element Features CAR Common Transport Large System Support field value is 0.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'small transport type (tt=0) is supported (8-bit device ID fields)', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'large transport type (tt=1) is supported (16-bit device ID fields)', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'tt most significant bit is reserved (always logic 0)', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'Switches retransmit all packets not destined for them without altering the packet, other than detailed in point 5 above.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'Received reserved tt field encoding.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-4. General device common transport layer detectable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'For switch devices, if the destination ID has no valid output port set.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-4. General device common transport layer detectable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'End point-free switch responds to maintenance requests with the hop_count=0 when received, otherwise decrement hop_count, recompute CRC and route to proper output port', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'The response to a maintenance packet has hop_count field set to 0xFF', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'End point-free switch responds to maintenance requests with the hop_count=0 when received', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 2', '2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-3. General device common transport layer packet reception list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction'
'Processing Element Features CAR, bit 27 accurately reflects device’s ability to support common transport large systems.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Processing Element Features CAR, bit 23 accurately reflects device’s ability to support the standard route table mechanism.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Processing Element Features CAR, bit 22 accurately reflects device’s ability to support the extended route table mechanism.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'tt field is always 0 if Processing Element Features CAR Common Transport Large System Support field value is 0.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-2. General device common transport layer packet transmission list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Switch Route Table Destination ID Limit CAR, bits 16-31 accurately reflects the device’s maximum configurable destination ID value.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)'
'All necessary CSRs (command and status registers) exist and can be read', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)'
'Writable CSR fields can be written', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)'
'Base Device ID CSR; reset value is application and implementation dependant (end point devices only)', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)'
'Host Base Device ID Lock CSR; Host_base_deviceID field reset value is 0xFFFF', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'Host Base Device ID CSR Host_base_deviceID field reset value is 0xFFFF', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'When Host Base Device ID CSR Host_base_deviceID field value is 0xFFFF, the field value can be changed to any value.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'When Host Base Device ID CSR Host_base_deviceID field value is not 0xFFFF, the field value will change to 0xFFFF when a value equal to the current field value is written.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'When Host Base Device ID CSR Host_base_deviceID field value is not 0xFFFF, the field value does not change when a value not equal to the current field value is written.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'When the Host Base Device ID CSR Host_base_deviceID field value is equal to 0xFFFF, and 0xFFFF is written to the field, subsequent writes of values not equal to 0xFFFF behave as per 3B, 3C and 3D above.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'Component Tag CSR; reset value is 0x00000000', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)'
'The Component Tag CSR component_tag field can be written to any value.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)'
'Standard Route Configuration Destination ID Select CSR; reset values of the following fields are all 0: Ext_config_en, Config_destID_msb, and Config_destID', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
'The Standard Route Configuration Destination ID Select CSR fields are writable when this function is supported by the implementation. Otherwise, this register acts as a reserved register and cannot be written.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
'Standard and extended route table configuration mechanisms function as described.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
'Ext_config_en bit enables/disables extended configuration support when this function is supported by the implementation. Otherwise, this register acts as a reserved register and returns all 0’s.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
'Standard Route Configuration Port Select CSR; reset values are defined as follows:', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'Reset value of Config_output_port is implementation defined.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'Reset values of Config_output_port1, Config_output_port2, and Config_output_port3 are 0x00. However, if the extended route table mechanism is not enabled, these fields are these fields are reserved (still a reset value of 0x00).', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'The Standard Route Configuration Port Select CSR fields are writable when this function is supported by the implementation. Otherwise, this register acts as a reserved register and cannot be written.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'Standard and extended route table configuration mechanisms function as described.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'When read, the Standard Route Configuration Port Select CSR returns the switch output port configurations when this function is supported by the implementation. Otherwise, this register acts as a reserved register and returns all 0’s.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'When written, the Standard Route Configuration Port Select CSR updates the switch output port configurations when this function is supported by the implementation. Otherwise, this register acts as a reserved register and returns all 0’s.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
'Standard Route Default Port CSR; Default_output_port field reset value is 0x00', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
'The Standard Route Default Port CSR Default_output_port field can be written to any value when this function is supported by the implementation. Otherwise, this register acts as a reserved register and cannot be written.', 'REQUIREMENT', '1.3', 'Part 3', 'Chapter 3', '3.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 4-1. General device common transport layer generic functionality list', 'Item 3I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)', '4.0', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
'Level II short run, medium run, and long run electrical interfaces operating at 5Gbaud and 6.25Gbaud shall meet the Level II application goals detailed in Section 10.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1 Level II Application Goals', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1 Level II Application Goals', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1 Level II Application Goals', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1 Level II Application Goals'
'The types of equalizers and, if the equalizers are adaptive, the adaptive equalizer training algorithms that may be used in Level II 5Gbaud transmitter or receiver are subject to the restrictions detailed in Section 10.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.2 Equalization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.2 Equalization'
'Jitter and Inter-operability Methodology', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1 Jitter and Inter-operability Methodology', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1 Jitter and Inter-operability Methodology', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1 Jitter and Inter-operability Methodology', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1 Jitter and Inter-operability Methodology'
'Level II short run link must meet the defined test patterns requirements specified in Section 10.4.1.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.1.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.1 Level II SR Defined Test Patterns1', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.1 Level II SR Defined Test Patterns1', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.1 Level II SR Defined Test Patterns1', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.1 Level II SR Defined Test Patterns1'
'Level II short run link must meet the channel compliance requirements specified in Section 10.4.1.2', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.1.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.2 Level II SR Channel Compliance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.2 Level II SR Channel Compliance'
'Level II short run transmitter must meet the inter-operability requirements specified in Section 10.4.1.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.1.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.3 Level II SR Transmitter Inter-operability', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.3 Level II SR Transmitter Inter-operability'
'Level II short run receiver must meet the inter-operability requirements specified in Section 10.4.1.4.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.1.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.4 Level II SR Receiver Inter-operability', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.4 Level II SR Receiver Inter-operability', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.4 Level II SR Receiver Inter-operability', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.4 Level II SR Receiver Inter-operability'
'Level II short run transmitter must meet the output electrical specifications specified in Table 10-2 and detailed in Section 10.4.2.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1 Level II SR Transmitter Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1 Level II SR Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1 Level II SR Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1 Level II SR Transmitter Characteristics'
'Level II short run transmitter must meet the output jitter specifications specified in Table 10-3 and detailed in Section 10.4.2.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.2.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1 Level II SR Transmitter Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1 Level II SR Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1 Level II SR Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1 Level II SR Transmitter Characteristics'
'Level II short run receiver must meet the electrical input specifications specified in Table 10-6 and detailed in Section 10.4.2.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2 Level II SR Receiver Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2 Level II SR Receiver Characteristics'
'Level II short run receiver must meet the input jitter tolerance specifications specified in Table 10-7 and detailed in Section 10.4.2.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.2.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2 Level II SR Receiver Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2 Level II SR Receiver Characteristics'
'Level II short run link must meet the informative loss, skew and jitter budget specifications specified in Table 10-10.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.2.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.3 Level II SR Link and Jitter Budgets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.3 Level II SR Link and Jitter Budgets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.3 Level II SR Link and Jitter Budgets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.3 Level II SR Link and Jitter Budgets'
'Level II short run link must meet the high frequency jitter budget specifications specified in Table 10-11.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.4.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.4.2.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.3 Level II SR Link and Jitter Budgets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.3 Level II SR Link and Jitter Budgets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.3 Level II SR Link and Jitter Budgets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.3 Level II SR Link and Jitter Budgets'
'Level II long run link must meet the channel compliance specifications specified in section 10.5.1.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.1.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.1 Level II LR Channel Compliance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.1 Level II LR Channel Compliance'
'Level II long run transmitter must meet the inter-operability requirements specified in Section 10.5.1.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.1.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.2 Level II LR Transmitter Inter-operability', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.2 Level II LR Transmitter Inter-operability'
'Level II long run receiver must meet the inter-operability requirements specified in Section 10.5.1.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.1.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.3 Level II LR Receiver Inter-operability', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.3 Level II LR Receiver Inter-operability', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.3 Level II LR Receiver Inter-operability', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.3 Level II LR Receiver Inter-operability'
'Level II long run transmitter must meet the output electrical specifications specified in Table 10-13 and detailed in Section 10.5.2.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1 Level II LR Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1 Level II LR Transmitter Characteristics'
'Level II long run transmitter must meet the output jitter specifications specified in Table 10-14 and detailed in Section 10.5.2.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.2.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1 Level II LR Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1 Level II LR Transmitter Characteristics'
'Level II long run receiver must meet the electrical input specifications specified in Table 10-17 and detailed in Section 10.5.2.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2 Level II LR Receiver Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2 Level II LR Receiver Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2 Level II LR Receiver Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2 Level II LR Receiver Characteristics'
'Level II long run receiver must meet the receiver jitter tolerance requirements specified in Section 10.5.2.2.8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.2.2.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.2.2.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.8 Level II LR Receiver Jitter Tolerance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.8 Level II LR Receiver Jitter Tolerance'
'Level II long run link must meet the informative loss, skew and jitter budget specifications specified in Table 10-19.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.3 Level II LR Link and Jitter Budgets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.3 Level II LR Link and Jitter Budgets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.3 Level II LR Link and Jitter Budgets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.3 Level II LR Link and Jitter Budgets'
'Level II long run link must meet the high frequency jitter budget specifications specified in Table 10-20.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.5.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.3 Level II LR Link and Jitter Budgets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.3 Level II LR Link and Jitter Budgets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.3 Level II LR Link and Jitter Budgets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.3 Level II LR Link and Jitter Budgets'
'Level II medium run link must meet the channel compliance specifications specified in section 10.6.1.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.1.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.1 Level II Medium Run Channel Compliance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.1 Level II Medium Run Channel Compliance'
'Level II medium run transmitter must meet the inter-operability requirements specified in Section 10.6.1.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.1.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.2 Level II MR Transmitter Inter-operability', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.2 Level II MR Transmitter Inter-operability'
'Level II medium run receiver must meet the inter-operability requirements specified in Section 10.6.1.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.1.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.3 Medium Receiver Inter-operability', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.3 Medium Receiver Inter-operability', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.3 Medium Receiver Inter-operability', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.3 Medium Receiver Inter-operability'
'Level II medium run transmitter must meet the output electrical specifications specified in Table 10-22 and detailed in Section 10.6.2.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1 Level II MR Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1 Level II MR Transmitter Characteristics'
'Level II medium run transmitter must meet the output jitter specifications specified in Table 10-23 and detailed in Section 10.6.2.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.2.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1 Level II MR Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1 Level II MR Transmitter Characteristics'
'Level II medium run receiver must meet the electrical input specifications specified in Table 10-26 and detailed in Section 10.6.2.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2 Level II MR Receiver Characteristics', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2 Level II MR Receiver Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2 Level II MR Receiver Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2 Level II MR Receiver Characteristics'
'Level II medium run receiver must meet the receiver jitter tolerance requirements specified in Section 10.6.2.2.8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.2.2.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.2.2.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.8 Level II MR Receiver Jitter Tolerance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.8 Level II MR Receiver Jitter Tolerance'
'Level II medium run link must meet the informative loss, skew and jitter budget specifications specified in Table 10-28.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.3 Level II MR Link and Jitter Budgets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.3 Level II MR Link and Jitter Budgets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.3 Level II MR Link and Jitter Budgets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.3 Level II MR Link and Jitter Budgets'
'Level II medium run link must meet the high frequency jitter budget specifications specified in Table 10-29.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 10', '10.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 10 5Gbaud and 6.25Gbaud LP-Serial Links', 'Item 10.6.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.3 Level II MR Link and Jitter Budgets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.3 Level II MR Link and Jitter Budgets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.3 Level II MR Link and Jitter Budgets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.3 Level II MR Link and Jitter Budgets'
'Device assigns reserved packet fields to logic 0s. Applied to Physical Layer fields.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'A sRIO packet should have all required field as specified in Part 6 sec 2.2 Table 2-1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'Acknowledge ID (ackID) is the packet identifier for link level packet acknowledgment. When the short control symbol is being used, the ackID value shall be 5 bits long and shall be left justified in the ackID field (ackID[0-4]) with the right most bit of the field (ackID[5]) set to 0b0. When the long control symbol is being used, the ackID value shall be 6 bits long which fills the ackID field.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'If VC=0 and Critical Request Flow is not supported, the CRF bit is reserved.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'The usage of VC, PRIO and CRF fields in a packet shall follow Part 6, Table 2-2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'The 2 physical layer reserved bits are set to logic 0s when a request or response packet is created.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'the physical layer ackID, VC, CRF, and prio fields are prefixed at the beginning of the packet and a 16-bit CRC field is appended to the end of the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'Packet format shall follow Part 6, Figure 2-1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'LP-Serial packets shall have a length that is an integer multiple of 32 bits.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'If the length of a packet is an odd multiple of 16 bits, a 16-bit pad whose value is 0 (0x0000) shall be appended at the end of the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'Incorrect values in Physical Layer header fields (AckID, bit 0 of rsvd) do not result in CRC errors being detected.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 8C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'Physical layer reserved bits do not affect operation of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'Incorrect CRC for a packet', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'CRC is checked against the polynomial specified in Part 6, Sec. 2.3.2', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'CRC errors are detected at the 80 byte embedded CRC.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1C2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'Corruption of the ackID field or the most significant bit in the rsvd field, both resident in the first 16 bits of the packet header, shall not result in a CRC error being detected.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'For purposes of computing the CRC value, the ackID field and the most significant bit in the rsvd field, both resident in the first 16 bits of the packet header, shall be treated as logic 0s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'The 16-bit CRC covers the entire packet except for the ackID field, which is considered to be zero for the CRC calculations.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'Embedded CRC properly inserted', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'Don’t insert embedded CRC if packet is 80 bytes or less.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'Insert embedded CRC if packet is 81 bytes or more', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'Packets that are not aligned to the 32-bit boundary are padded into alignment with 16 bits of logic 0', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'Pad data is inserted after the final CRC code for the packet.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'the final CRC value is the continuation of the embedded CRC and embedded CRC is included in the running calculation (applicable only for packets greater than 80 bytes)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'For a packet whose length, exclusive of CRC, is 80 bytes or less, a single CRC is appended at the end of the logical fields.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'For packets whose length, exclusive of CRC, is greater than 80 bytes, a CRC is added after the first 80 bytes and a second CRC is appended at the end of the logical layer fields.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'The second CRC value is a continuation of the first. The first CRC is included in the running calculation, meaning that the running CRC value is not re-initialized after it is inserted after the first 80 bytes of the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'If the CRC appended to the end of the logical layer fields does not cause the end of the resulting packet to align to a 32-bit boundary, a two byte pad of all logic 0s is postpended to the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'Packet CRC values are correctly calculated', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
'CRC values are computed according to the polynomial specified in Part 6, Section 2.4.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 8B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
'The ITU polynomial X16+X12+X5+1 shall be used to generate the 16-bit CRC for packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
'The value of the CRC shall be initialized to 0xFFFF (all logic 1s) at the beginning of each packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.4.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
'A RapidIO device will accept packets of length up to 276 bytes.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 2', '2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
'The maximum transmitted packet size permitted by the LP-Serial specification is 276 bytes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 2', '2.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 2 Packets', 'Item 2.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
'Undefined control symbols (those having a reserved or undefined value in the stype0, stype1, or cmd field) do not affect operation of the device. Note that cmd field values of 1-7 are reserved for Start-of-packet, Stomp, End-of-Packet, Restart-from-Retry and Multicast Event. If only one part of the symbol (stype0, stype1 or cmd) is undefined then it shall not affect operation of the device and the other part shall be processed.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
'For forward compatibility, a control symbol function received by a port with an encoding in one or more of the fields assigned to the function that the port does not understand or support shall be handled as follows. If an encoding that the port does not understand or support occurs in a functional field, the control symbol function shall be ignored. If an encoding that the port does not understand or support occurs only in an informational field, the control symbol function shall be executed. In either case, no error shall be reported.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
'Control symbol fields shall be implemented as defined in Part 6, Table 3-1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions'
'Control symbols shall follow 24-bit control symbol format.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'Short control symbols shall have the 24 data bit format shown in Part 6, Figure 3-1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'All long control symbols shall have the 48 data bit format shown in Part 6, Figure 3-2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'The receiver shall support control symbols with  two functions so that a packet acknowledgment and a packet delimiter can be carried in the same control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'Device sends Stype0 control symbols with correct parameter0 and parameter1 values', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'The encoding and function of stype0 and the information carried in parameter0 and parameter1 for each stype0 encoding shall be as specified in Part 6, Table 3-2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'"Status" (0b100) is the default stype0 encoding and is used when a control symbol does not convey another stype0 function.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'Stype0 parameter shall be implemented as defined in Part 6, Table 3-3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'ackID_status parameter indicates the value of the ackID field expected in the next packet the port receives. This value is 1 greater than the ackID of the last packet accepted by the port exclusive of CT mode packets accepted after the port entered an Input-stopped state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'The value of the buf_status field in a packet-accepted control symbol is inclusive of the receive buffer consumption of the packet being accepted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'For short control symbols, buf_status=0-30 indicates the number of maximum sized packet buffers the port has available for reception on the specified VC. Buf_statuss=31 indicates the port has an undefined number of maximum sized packet buffers available for packet reception, and relies on retry for flow control.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'For long control symbols, buf_status=0-62 indicates the number of maximum sized packet buffers the port has available for reception on the specified VC. Buf_statuss=63 indicates the port has an undefined number of maximum sized packet buffers available for packet reception, and relies on retry for flow control.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'Packet Accepted control symbols contain the AckID of the packet being accepted as parameter 0, and the buf_status as parameter 1. Buf_status is encoded as per the definition in Part 6, Table 3-3.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'Device must not send a packet-accepted control symbol before the entire packet has been received and is error free (if error checking is enabled)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'The packet-accepted control symbol formats shall follow Part 6, Figure 3-3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'The packet-accepted control symbol indicates that the port sending the control symbol has taken responsibility for sending the packet to its final destination and that resources allocated to the packet by the port receiving the control symbol can be released.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'The packet-accepted control symbol shall be generated only after the entire packet has been received and found to be free of detectable errors.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'The port receiving the packet-accepted control symbol must reassociate the ackID in the packet_ackID field with the VC of the accepted packet to determine the VC to which the buf_status applies.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'Retried packet must eventually be re-transmitted', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'Packet Retry control symbols contain the AckID of the packet being retried as parameter 0, and the buf_status as parameter 1. Buf_status is encoded as per the definition in Part 6, Table 3-3.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'The packet-retry control symbol format shall follow Part 6, Figure 3-4', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'A packet-retry control symbol indicates that the port sending the control symbol was not able to accept the packet due to some temporary resource conflict such as insufficient buffering and the packet must be retransmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'The packet-retry control symbol is only used in singleVC mode for compatibility with Rev. 1.x RapidIO devices. Packet retry is replaced with error recovery when multiple VCs are active.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'Packet-Not-Accepted control symbols contain an undefined value as parameter 0. The cause for not accepting the packet is contained in parameter 1. Cause is encoded as per the definition in Part 6, Table 3-4. Buf_status is encoded as per the definition in Part 6, Table 3-3.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'A generated packet-not-accepted control symbol uses a defined cause field encoding', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'“General error”(0b11111) cause is used to indicate any input error situations.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 14A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'The packet-not-accepted control symbol format shall follow Part 6, Figure 3-5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'The packet-not-accepted control symbol indicates that the port sending the control symbol has either detected an error in the received character stream or, when operating in multiple VC mode, has insufficient buffer resources and as a result may have rejected a packet or control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'The packet-not-accepted control symbol cause field shall be encoded as specified in Table 3-4 of Part 6.  If the port issuing the control symbol is not able to specify the fault, or the fault is not one of those listed in the table, the general error encoding shall be used.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'Status control symbols contain the ackID of the next expected packet as parameter 0, and the buf_status as parameter 1. Buf_status is encoded as per the definition in Part 6, Table 3-3.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol'
'The status control symbol format shall follow Part 6, Figure 3-6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol'
'The status control symbol indicates receive status information (ackID_status and buf_status)  about the port sending the control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol'
'Link-response control symbol port_status field indicates input port status prior to receiving the link-request/input-status (restart-from-error)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'Error means unrecoverable problem encountered, won’t accept any packets', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'Retry-stopped means that input port is stopped due to a retry and will not accept packets until receiving a “restart-from-retry” or a “restart-from-error” control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'Error-stopped means that input port is stopped due to a transmission error and will not accept packets until receiving a “restart-from-error” control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'OK means that the input port is operating and can communicate with the connected device', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'A link-response control symbol with a reserved port_status field value shall not affect the operation of the device. Note that this may result in a device time out waiting for a non-reserved status link response.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'Link Response symbols contain the ackID of the next expected packet as parameter 0, and the port status as parameter 1.   Port Status is encoded as per the definition in Part 6, Table 3-5.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'The VC-status control symbol format shall follow Part 6, Figure 3-7.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
'The VC-status control symbol indicates to the receiving port the available buffer space that the sending port has available for packet reception on the virtual channel (VC) specified in the control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
'VCID is 3-bit field that is right justified in the Parameter0 field of the control symbol. The remaining bits of the parameter0 field are reserved, set to 0 on transmission and ignored on reception.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
'The VCID field shall be implemented as Part 6, Table 3-5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
'The VC-status control symbol is used only for virtual channels 1 through 8 (VC1 through VC8) and may be transmitted only when the specified VC is implemented and enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
'The VC-status control symbol may be transmitted at any time and should be transmitted whenever the number of maximum length packet buffers available for reception on a VC has changed and has not been otherwise communicated to the connected port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.5F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
'The link-response control symbol format shall follow Part 6, Figure 3-8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'The link-response control symbol is used by a port to respond to a link-request control symbol as described in the link maintenance protocol described in Section 5.7, "Link Maintenance Protocol".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'The status reported in the link-response control symbol status field is the status of the port at the time the associated input-status link-request control symbol was received and is informational only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'The encoding of the link-response control symbol port_status field shall follow Part 6, Table 3-6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.4.6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
'Stype1 control symbols are transmitted using the correct format and encodings, as per Part 6 Table 3-6.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'The encoding of stype1 and the function of the cmd field shall follow Part 6, Table 3-7.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'Restart-from-retry and link-request control symbols may only be packet delimiters if a packet is in progress.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'NOP (Ignore)  is the default value when the control symbol does not convey another stype1 function.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'The start-of-packet control symbol is used to delimit the beginning of a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
'The control symbol formats shall follow Part 6, Figure 3-9.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
'Packets are canceled using stomp, restart-from-retry, or link-request control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
'The stomp control symbol is used to cancel a partially transmitted packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
'The stomp control symbol formats shall follow Part 6, Figure 3-10.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
'The end-of-packet control symbol is used to delimit the end of a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
'The control symbol formats shall follow Part 6, Figure 3-11.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
'Packets are canceled using stomp, restart-from-retry, or link-request control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'Restart-from-retry and link-request may only be packet delimiters if a packet is in progress.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 14A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'This Restart-From-Retry  control symbol is used to mark the beginning of packet retransmission, so that the receiver knows when to start accepting packets after the receiver has requested a packet to be retried.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'The restart-from-retry control symbol cancels a current packet and may also be transmitted on an idle link.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'The restart-from-retry control symbol format shall follow Part 6, Figure 3-12.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'The link-request control symbols with reserved cmd field encoding shall cancel packet whose transmission is in progress, but itself shall not affect operation of the device and no error shall be reported', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'Packets are canceled using stomp, restart-from-retry, or link-request control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'Restart-from-retry and link-request may only be packet delimiters if a packet is in progress.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 14A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'A link-request control symbol is used by a port to either issue a command to the connected port or request its input port status.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'A link-request control symbol always cancels a packet whose transmission is in progress and can also be sent between packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'The link-request control symbol formats shall follow Part 6, Figure 3-13.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'The link-request control symbol cmd field shall be implemented as defined in Part 6, Table 3-8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'Link-request/reset control symbol causes the device to reset after 4 link-request/reset control symbols in a row without any intervening packets or other control symbols, except status control symbols. Response time for reset is implementation specific.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.5.5.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command'
'The link-request reset-device command causes the receiving device to go through its reset or power-up sequence.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command'
'The reset-device command does not generate a link-response control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command'
'A port receiving a reset-device command in a link-request control symbol shall not perform the reset function unless it has received four reset-device commands in a row without any other intervening packets or control symbols, except status control symbols.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command'
'The input-status command requests the receiving port to return a link-response control symbol containing the ackID value it expects to next receive on its input port and the current input port operational status for informational purposes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.3 Port-status1 Command', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.3 Port-status1 Command'
'link-request/input-status command causes the receiver to flush its output port of all control symbols generated by packets received before the input-status command.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.5.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.3 Port-status1 Command', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.3 Port-status1 Command'
'The multicast-event control symbol formats shall follow Part 6, Figure 3-14.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.5.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.1 Multicast-Event Control Symbol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.1 Multicast-Event Control Symbol'
'CRC for the symbols shall be properly calculated and placed into a crc field.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 3', '3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'A 5-bit CRC is used for the short control symbol. It should be generated according to the polynomial specified in Part 6, Sec 3.6.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'A 13-bit CRC is used for the long control symbol. It should be generated according to the polynomial specified in Part 6, Sec 3.6.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'For both 5-bit CRC and 13-bit CRC, they should be set to all 1s before comptutation.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'The ITU polynomial X5+X4+X2+1 shall be used to generate the 5-bit CRC for short control symbols.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'The 5-bit CRC shall be computed over 20 bits comprised of control symbol bits 0 through 18 plus a 20th bit that is appended after bit 18 of the control symbol. The added bit shall be set to logic 0 (0b0).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'The CRC shall be computed beginning with control symbol bit 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'Before the CRC is computed, the CRC shall be set to all 1s (0b11111).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'The CRC check bits c[0:4] shall occupy short control symbol bits [19:23] respectively.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'The 5-bit CRC shall be generated by each transmitter and verified by each receiver using the short control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'The polynomial x13 + x10 + x8 + x5 + x2 + 1 shall be used to generate the 13-bit CRC for long control symbols.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'The 13-bit CRC shall be computed over control symbol bits 0 through 34 beginning with control symbol bit 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'Before the 13-bit CRC is computed, the CRC shall be set to all 0s (0b0_0000_0000_0000).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'The CRC check bits c[0:12] shall occupy long control symbol bits [35:47] respectively.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'The 13-bit CRC shall be generated by each transmitter and verified by each receiver using the long control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 3', '3.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 3 Control Symbols', 'Item 3.6.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'A LP-Serial port operating in Nx mode shall stripe the character stream of delimited control symbols and packets received from the upper layers across the N active output lanes in the order the characters were received from the upper layers.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'Each lane shall then 8B/10B encode and transmit the characters assigned to it.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'When neither control symbols nor packets are available from the upper layers for transmission, an idle sequence shall be fed to each of the N lanes for 8B/10B encoding and transmission.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'Packets and delimited control symbols shall be striped across the N active lanes beginning with lane 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'The first character of each packet, or delimited control symbol, shall be placed in lane K, where K modulo 4 = 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'The second character shall be placed in lane (K + 1), and the nth character shall be placed in lane (K + (n - 1)) which wraps around to lane 0 when (K + (n - 1)) modulo N = 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'When there are not enough delimiting control symbols or packets to fill a column, all remaining characters in the column shall be filled (padded) with pseudo-random data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'The first pseudo-random data pad character shall occur in a lane whose lane_number modulo 4 = 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'The number of pseudo-random data pad characters in a column shall be a positive integer multiple of 4.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'Padding characters shall not be inserted between packet delimiting control symbols and the packet(s) they delimit.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'After striping, each of the N streams of characters shall be independently 8B/10B encoded and transmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'On reception, each lane shall be 8B/10B decoded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'If the link is operating with idle sequence 2, control symbol and packet data characters shall be scrambled before transmission and descrambled after reception as specified in Section 4.8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'After decoding, the N lanes shall be aligned.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'After alignment, the columns are destriped into a single character stream and passed to the upper layers.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.10O', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'A retimer shall comply with all applicable AC specifications found in Part 6, Chapters 8-10.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'Up to two retimers are allowed between 2 end nodes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'A retimer may insert up to one /R/ code-group immediately following a /K/ code-group sequence, or remove one /R/ code-group that immediately follows a /K/ code-group sequence.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'An N-lane retimer must perform lane synchronization and deskew, in exactly the same way a RapidIO device implementing this physical layer does when synchronizing inputs during initialization and startup.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'A Nx mode retimer will synchronize and align all lanes that are driven to it.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'If any link of a Nx mode retimer drops out, the retimer must merely continue to pass the active links.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'Any insertion or removal of a /R/ code-group in a N-lane retimer must be done on a full column.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'A retimer may retime links operating at the same width only (i.e. cannot connect a link operating at 1x to a link operating at 4x).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'Retimers do not check for code violations', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.1I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'Repeaters do not compensate for clock rate variation.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters'
'Repeaters do not interpret or alter the bit stream in any way.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.11.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.11.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters'
'The initialization process for ports that support only 1x mode shall be controlled by two state machines, 1x_Initialization and Lane_Synchronization.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'The initialization process for ports that support both 1x and a Nx mode is controlled by a primary state machine and four or more secondary state machines.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'The primary state machine is the 1x/Nx_Initialization state machine.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'Lane_Synchronization[0] through Lane_Synchronization[N-1] (one for each of the N lanes). Lane_Alignment (one for each supported Nx mode) and 1x/2x_Mode_Detect are the secondary state machines.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'Baud rate discovery occurs during the SEEK state of the 1x_Initialization and 1x/Nx_Initialization state machines.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'Ports that implement baud rate discovery shall use the following algorithm.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'When the port enters the SEEK state, it begins transmitting an idle sequence on lane 0 and, if the port supports a Nx mode, on lane R, the 1x mode redundancy lane.  The idle sequence shall be transmitted at the highest lane baud rate that is supported by the port and that is enabled for use.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'The port shall then look for an inbound signal on lane 0 or lane R of the link from a connected port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'Once an inbound signal is detected, the port shall determine the baud rate of the signal.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'If the baud rate of the inbound signal is the same as the baud rate at which the port is transmitting, the link shall operate at that per lane baud rate until the port reenters the SEEK state and the baud rate discovery process is complete.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'If the baud rate on the inbound signal is less than the baud rate of the idle sequence transmitted by the port, the port shall reduce the baud rate at which it is transmitting to the next lowest baud rate that it supports and that is enabled for use and go to step 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'If the baud rate on the inbound signal is greater than the baud rate of the idle sequence being transmitted by the port, the port shall continue transmitting at the current baud rate and go to step 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.3B6', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'DCounter: DCounter behaves as specified in Table 4-10. The counter is used in the 1x/2x_Mode_Detect state machine', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'disc_tmr_done (discovery timer done): Asserted when disc_tmr_en has been continuously asserted for 28 +/- 4 msec and the state machine is in the DISCOVERY or a RECOVERY state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'disc_tmr_done (discovery timer done): The assertion of disc_tmr_done causes disc_tmr_en to be de-asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'disc_tmr_done (discovery timer done): When the state machine is in a state other than the DISCOVERY or a RECOVERY state, disc_tmr done is de-asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3B3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'disc_tmr_en (discovery timer enable): When asserted, the discovery timer (disc_tmr) runs.  When de-asserted, the discovery timer is reset to and maintains its initial value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'force_1x_mode: Asserted when all Nx (multi-lane) modes are disabled.  When asserted, forces the 1x/Nx_Initialization state machine to use 1x mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'force_laneR: When force_1x_mode is asserted, force_laneR controls whether lane 0 or lane R, the redundancy lane , is preferred for 1x mode reception.  If force_laneR is asserted, lane R is the preferred lane.  If force_laneR is deasserted, lane 0 is the preferred lane.  If the preferred lane is functional, it is selected by the port initialization state machine for 1x mode reception.  If the preferred lane is not functional, the non-preferred lane, if functional, is selected for 1x mode reception.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'force_laneR: If force_1x_mode is not asserted, the state of force_laneR has no effect on the initialization state machine.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'force_reinit: When asserted, forces the port Initialization state machine to re-initialize.  The signal is set under software control and is cleared by the Initialization state machine.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'Icounter: Counter used in the Lane_Synchronization state machine to count INVALID received code-groups.  There is one Icounter for each lane in a Nx mode receiver.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'Kcounter: Counter used in the Lane_Synchronization state machine to count received code-groups that contain a comma pattern.  There is one Kcounter for each lane in a Nx mode receiver.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'lanes01_drvr_oe: When asserted, the output drivers for lanes 0 and 1 are enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'lanes02_drvr_oe: When asserted, the output drivers for lanes 0 and 2 are enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'lanes13_drvr_oe: When asserted, the output drivers for lanes 1 and 3 are enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'link_drvr_oe: When asserted, the output link driver of a 1x port is enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'receive_lane1: In a 2x port that is initialized and is operating in 1x mode (2x_mode de-asserted), receive_lane1 indicates which lane the port has selected for input.  When asserted, the port input is taken from lane 1.  When de-asserted the port input is taken from lane 0.  When the port is operating in 2x mode (2x_mode asserted), receive_lane1 is undefined and shall be ignored.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'receive_lane2: In a Nx port that is initialized and is operating in 1x mode (Nx_mode de-asserted), receive_lane2 indicates which lane the port has selected for input.  When asserted, the port input is taken from lane 2.  When de-asserted the port input is taken from lane 0.  When the port is operating in Nx mode (some Nx_mode asserted), receive_lane2 is undefined and shall be ignored.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'silence_timer_done: Asserted when silence_timer_en has been continuously asserted for 120 +/- 40 ms and the state machine is in the SILENT state.  When the state machine is not in the SILENT state, silence_timer_done is de-asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3O1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'silence_timer_done: The assertion of silence_timer_done causes silence_timer_en to be de-asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3O2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'silence_timer_en: When asserted, the silence_timer runs.  When de-asserted, the silence_timer is reset to and maintains its initial value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3P', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'Vcounter: Vcounter is used in the Lane_Synchronization state machine to count VALID received code-groups.  There is one Vcounter for each lane in a Nx mode receiver.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.1.3Q', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'A port that supports only 1x mode (1x port) has one Lane_Synchronization state machine.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'A port that supports Nx mode has N Lane_Synchronization state machines, one for each lane (Lane_Synchronization[0] through Lane_Synchronization[N-1]).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'The Lane_Synchronization state machine functions as specified in Figure 4-14.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'An isolated single-bit or burst error shall not cause the code-group boundary alignment mechanism to change alignment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'The state machine starts in the NO_SYNC state and sets the variables Kcounter[n], Vcounter[n], and lane_sync[n] to 0.  In this state it looks for a /COMMA/ code-group.  When it finds one and signal_detect[n] is asserted, the state machine transitions to the NO_SYNC_1 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'The NO_SYNC_1, NO_SYNC_2, and NO_SYNC_3 states look for the reception of 127 /COMMA/ and Vmin /VALID/ code-groups without any intervening /INVALID/ code-groups.  When this condition is achieved, the state machine transitions to the SYNC state.  If an intervening /INVALID/ code-group is detected, the state machine transitions back to the NO_SYNC state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'Vmin shall have a minimum value of 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'When Vmin = 0, the behavior of this Lane_Synchronization state machine is identical to the state machine specified in Rev. 1.3 of this specification.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2H1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'In the SYNC state, the state machine sets the variables lane_sync[n] to 1 and Icounter[n] to 0.  In this state it looks for /INVALID/ code-groups.  If an /INVALID/ code-group is detected, the state machine transitions to the SYNC_1 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2H2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'The SYNC_1, SYNC_2, SYNC_3, and SYNC_4 states look for 255 consecutive /VALID/ code-groups without any /INVALID/ code-groups.  When this condition is achieved, the Icounter[n] is decremented in the transition through the SYNC_4 state.  If an /INVALID/ code-group is detected, the state machine increments Icounter[n].  If Icounter[n] decrements to 0, the state machine transitions back to the SYNC state.  If Icounter[n] increments to Imax, the state machine transitions back to the NO_SYNC state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'Imax is an integer and shall have a value of 3 or greater for receivers not using DFE (decision feedback equalization) and a value of 4 or greater for receivers using DFE.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.2J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'A port supporting one or more multi-lane modes has one Lane_Alignment state machine for each supported Nx mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'A port supporting only 1x mode does not have a Lane_Alignment state machine.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'The Lane_Alignment state machine functions as specified in Figure 4-15.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'Isolated single bit or burst errors shall not cause the lane alignment mechanism to change lane alignment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'The state machine starts in the NOT_ALIGNED state and sets the variables Acounter and N_lanes_aligned to 0.  In this state it waits for all N lanes to achieve code-group boundary alignment and the reception of an ||A||.  When this occurs, the state machine transitions to the NOT_ALIGNED_1 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'The NOT_ALIGNED_1 and NOT_ALIGNED_2 states look for the reception of 4 ||A||s without the intervening reception of a misaligned column.  When this occurs, the state machine transitions to the ALIGNED state.  If an intervening misaligned column is received, the state machine transitions back to the NOT_ALIGNED state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'In the ALIGNED state, the state machine sets the variables N_lanes_aligned to 1 and Mcounter to 0 and looks for a misaligned column.  If a misaligned column is detected, the state machine transitions to the ALIGNED_1 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'The ALIGNED_1, ALIGNED_2, and ALIGNED_3 states look for the reception of 4 ||A||s without the intervening reception of more than Mmax - 1 additional misaligned columns.  If this condition occurs, the state machine transitions back to the ALIGNED state.  If Mmax - 1 additional intervening misaligned columns occurs, the state machine transitions back to the NOT_ALIGNED state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'Mmax is an integer and shall have a value of 2 or greater for receivers not using DFE and a value of 3 or greater for receivers using DFE.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.3I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'A port that supports 2x mode shall have one 1x/2x_Mode_Detect state machine.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'The 1x/2x_Mode_Detect state machine functions as specified in Figure 4-16.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'The 1x/2x_Mode_Detect state machine enters the INITIALIZE state whenever the port is reset or the state of 2_lanes_aligned changes state.  The state machine initializes the variables 1x_mode_detected and Dcounter and waits for the lanes to become aligned.  Once this occurs, the state machine transitions to the GET_COLUMN state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'In the GET_COLUMN state, each column is examined as it becomes available to determine whether it contains any control symbol delimiter special characters (SC or PD characters).  If the column contains a single SC or PD special character, the state machine transitions to the 2X_DELIMITER state.  If the column contains two SC or two PD special characters, the state machine transitions to the 1X_DELIMITER state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'In the 1X_DELIMITER state, Dcounter is decremented by 1 and its value is tested.  If Dcounter is greater than 0, the state machine transitions back to the GET_COLUMN state.  If Dcounter is 0, the state machine transitions to the SET_1X_MODE state, sets the variable 1x_mode_detected to 1, and then transitions back to the GET_COLUMN state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'In the 2X_DELIMITER state, Dcounter is incremented by 1 and its value is tested.  If Dcounter is less than 3, the state machine transitions back to the GET_COLUMN state.  If Dcounter is 3, the state machine transitions to the SET_2X_MODE state, sets the variable 1x_mode_detected to 0, and then transitions back to the GET_COLUMN state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'The 1x_Initialization state machine shall be used by ports that support only 1x mode (1x ports).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'The 1x_Initialization state machine functions as specified in Figure 4-17.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'The state machine starts in the SILENT state and disables the link output driver.  When the silence_timer expires, the state machine transitions to the SEEK state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'In the SEEK state, the link output driver is enabled, and an idle sequence is transmitted.  When lane_ready and idle_selected are both asserted, the state machine transitions to the 1X_MODE state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'The input signal force_reinit allows the port to force link re-initialization at any time.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'The variable port_initialized is asserted only in the 1X_MODE state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.5F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'The 1x/Nx_Initialization state machine shall be used by ports that support both 1x mode and an Nx mode (1x/Nx ports) for N = 4, 8, or 16.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'1x/8x and 1x/16x ports shall use the 1x/Nx_Initialization state machine specified in Figure 4-18.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'1x/4x ports should use the 1x/Nx_Initialization state machine specified in Figure 4-18.  The 1x/4x_Initialization state machine of Figure 4-19 shall not be used in new designs.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The 1x/Nx_Initialization state machine starts in SILENT state.  All N lane output drivers are disabled to force the link partner to re-initialize regardless of its current state.  When the silent interval is complete, the state machine enters the SEEK state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6D1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The duration of the SILENT state is controlled by the silence_timer.  The duration must be long enough to ensure that the link partner detects the silence (as a loss of lane_sync) and is forced to re-initialize.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6D2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'In the SEEK state, a 1x/Nx port transmits an idle sequence on lanes 0 and 2 (the other output drivers remain disabled to save power) and waits for an indication that a link partner is present.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'While lane_sync as defined indicates the bit and code-group boundary alignment state of a lane receiver, it is used by the state machine to indicate the presence of a link partner.  A link partner is declared to be present when either lane_sync[0] or lane_sync[2] is asserted.  The assertion of idle_selected and either lane_sync[0] or lane_sync[2] causes the state machine to enter the DISCOVERY state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'In the DISCOVERY state, the port enables the output drivers for all N lanes and transmits an idle sequence on all N lanes if Nx mode is enabled.  The discovery timer (disc_tmr) is started.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'While waiting for the end of the discovery period (disc_tmr_en asserted but disc_tmr_done de-asserted), if Nx mode is enabled, all N lanes become ready and lane alignment  is achieved (N_lanes_ready asserted), the machine enters the Nx_MODE state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If force_1x_mode is asserted (Nx_mode_enabled is de-asserted), force laneR is not asserted and lane 0 becomes ready (lane_ready[0] asserted), the state machine transitions to the 1x_MODE_LANE0 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If both force_1x_mode and force_laneR are asserted and lane 2 becomes ready (lane_ready[2] asserted), the state machine enters the 1x_MODE_LANE2 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'At the end of the discovery period (disc_tmr_done asserted), if the state machine has not entered the Nx_mode or one of the 1x modes and lane 0 is ready and either force_1x_mode and force_laneR are asserted but lane 2 is not ready or Nx mode is enabled but N_lanes_ready is de-asserted, the state machine will transition to the 1x_MODE_LANE0 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'At the end of the discovery period (disc_tmr_done asserted), if the state machine has not entered the Nx_mode or one of the 1x modes and lane 2 is ready, lane 0 is not ready and either force_1x_mode is asserted and force_laneR is not asserted or neither force_1x_mode nor N_lanes_ready are asserted, the state machine will transition to the 1x_MODE_LANE2 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'At the end of the discovery period (disc_tmr_done asserted), if the state machine has not entered the Nx_mode or one of the 1x modes and neither lane_ready[0] nor lane_ready[2] is asserted, the state machine will transition to the SILENT state and restart the port initialization process.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If lane synchronization for both lane 0 and lane R is lost (both lane_sync[0] and lane_sync[2] de-asserted) during the DISCOVERY state, the state machine enters the SILENT state and restarts the port initialization process.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6F8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'When in the Nx_MODE state, port_initialized is asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6G1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If N_lanes_ready is de-asserted, the state machine will transition to either the SILENT state if both lane_sync[0] and lane_sync[2] are de-asserted or the DISCOVERY state if either lane_sync[0] or lane_sync[2] is asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6G2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'When in the 1x_MODE_LANE0 state, port_initialized is asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6H1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If lane_ready[0] is de-asserted but lane_sync[0] is still asserted, the state machine will transition to the 1x_RECOVERY state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6H2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If lane_sync[0] is de-asserted the state machine enters the SILENT state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6H3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'When in the 1x_MODE_LANE2 state, port_initialized is asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6I1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If lane_ready[2] is de-asserted but lane_sync[2] is still asserted, the state machine will transition to the 1x_RECOVERY state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6I2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If lane_sync[2] is de-asserted the state machine enters the SILENT state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6I3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'When the 1x_RECOVERY state is entered, the discovery timer (disc_tmr_en asserted) is started.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6J1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The port transitions back to the 1x_MODE_LANE0 state if lane_ready[0] is re-asserted and the port was in the 1x_MODE_LANE0 state immediately before entering this state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6J2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The port transitions back to the 1x_MODE_LANE2 state if lane_ready[2] is re-asserted and the port was in the 1x_MODE_LANE2 state immediately before entering this state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6J3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If both lane_sync[0] and lane_sync[2] are lost (both lane_sync[0] and lane_sync[2] de-asserted), the state machine will transition to the SILENT state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6J4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If the appropriate lane_ready[] is not asserted before the discovery timer is up (disc_tmr_done asserted), the state machine will transition to the SILENT state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6J5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The input signals force_1x_mode and force_laneR allow the state machine to be forced during initialization into 1x mode, and in 1x mode to be forced to receive on lane 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The input signal force_reinit allows the port to force port n link re-initialization at any time.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The variable port_initialized is asserted only in the 1X_MODE_LANE0, 1x_MODE_LANE2, and Nx_MODE states.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.6M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The 1x/2x_Initialization state machine specified in Figure 4-20 shall be used by 1x/2x ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
'Except for the method it uses to decide whether to operate in 1x or 2x mode and the use of lane 1 as the redundancy lane, this state machine is identical to the 1x/Nx_Initialization state machine specified in Figure 4-18 with N = 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
'Ports that support more than 2 lanes disable all lanes except lanes 0 and R when operating in 1x mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
'1x/2x ports transmit on both lanes 0 and R regardless of whether they are operating in 1x or 2x mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.7D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
'The 1x/2x_Mode_Detect state machine specified in Section 4.12.4.4 provides the mechanism to determine whether to operate in 1x or 2x mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.7E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
'The negotiation algorithm implemented by the state machine attempts to select the greatest link width supported by both ports of a connected port pair.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
'Once a link width is selected, a wider link width can be selected only if the state machine enters the SILENT state which restarts the selection algorithm.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
'The 1x/2x/Nx_Initialization state machine is specified in Figure 4-21 and shall be used by 1x/2x/Nx ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'The 1x/2x/Nx_Initialization state machine has three more states than a 1x/Nx_Initialization state machine: the 2x_MODE, 2x_RECOVERY, and 1x_MODE_LANE1 states.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'The operation of the 1x/2x/Nx_Initialization state machine is essentially the same as that of a 1x/2x_Initialization state machine for the 1x and 2x modes operation and that of a 1x/Nx_Initialization state machine for the Nx mode operation.  The differences between the 1x/2x/Nx_Initialization state machine and the others (1x/2x_Initialization and 1x/Nx_Initialization) are as follows.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'In the SEEK state, the lanes whose drivers are output enabled depend on the modes that are enabled.  Lanes 0 and 1 are output enabled if the 2x mode is enabled.  Lanes 0 and 2 are output enabled if the Nx mode is enabled or the 2x mode is disabled.  And if both modes are enabled, lanes 0, 1, and 2 are output enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'The state machine enters the DISCOVERY state when lane_sync is asserted for lanes 0, 1, or 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'In the DISCOVERY state, the lane selection priority for 1x mode is lane 0 first, lane 2 second, and lane 1 third.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'In the 2x_MODE state, the state machine transitions to the 2x_RECOVERY state if 1x_mode_detected is asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'In the 2x_RECOVERY state, the state machine then transitions to the 1x_MODE_LANE0 state if both 2_lanes_ready and 1x_mode_detected are still asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.1C5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'The 1x/Mx/Nx_Initialization state machine for N > M > 2 is specified in Figure 4-22 and shall be used by 1x/Mx/Nx ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
'The 1x/Mx/Nx_Initialization state machine has two more states than a 1x/Nx_Initialization state machine: the Mx_MODE and Mx_RECOVERY states, but one less state than the 1x/2x/Nx_Initialization state machine: the 1x_MODE_LANE1 state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
'Its operation is most similar to that of the 1x/2x/Nx_Initialization state machine, but is less complex as the redundancy lane R is the same for all N and M > 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.12.4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.12.4.8.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
'1x/4x ports must be able to function as 1x ports', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'A 1x/4x port operating in 1x mode shall transmit identical character streams of delimited control symbols and packets (as well as generated idle sequence) over both lane 0 and lane 2 until such time as either lane 0 or lane 2 has been selected as the 1x lane to be received on by the initialization state machine.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 19', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'A 1x/4x port operating in 1x mode must be able to allow the link partner to disable the unused lane (the lane not selected by the initialization state machine). The link partner may or may not elect to disable this lane.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 20', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'A 1x LP-Serial port (or a 1x/4x port operating in 1x mode) shall encode and transmit the character stream of delimited control symbols and packets received from the upper layers over the link in the order the characters were received from the upper layers.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 21', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'A 1x/4x port operating in 4x mode shall follow the following transmission/reception rules:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'On transmission the port shall stripe the character stream of delimited control symbols and packets across the four lanes before 8B/10B encoding beginning with lane 0. After striping, each of the 4 streams of characters shall be independently 8B/10B encoded and transmitted.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'When neither delimited control symbols nor packets are available from the upper layers for transmission, the 4x idle sequence shall be transmitted. This can be achieved by feeding the 1x idle sequence in parallel to the inputs of the encoders for all four lanes for encoding and transmission on the four lanes. The 1x sequence is not striped across the four lanes.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'On reception, each lane shall be 8B/10B decoded. After decoding, the four lanes shall be aligned. After alignment, the columns shall be destriped into a single character stream and passed to the upper protocol layers.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'8B/10B Encoding/Decoding shall be performed for each lane independently. Running disparity shall be calculated independently for each lane for transmission and reception.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'The maximum lane skew that can be un-ambiguously corrected is the time it takes to transmit 7 code-groups on a lane.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'A ||A|| condition is achieved even if the /A/ in each lane are skewed by up to 7 code groups.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.11', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'The encoder and decoder each have a running disparity variable for each lane which are all independent of each other.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.2 Running Disparity', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.2 Running Disparity'
'The current value of encoder running disparity is used to select which unbalanced code-group will be used when the encoding for a character requires a choice between two unbalanced code-groups.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.2 Running Disparity', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.2 Running Disparity'
'Device follows 8B/10B encoding rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Selection of code group for a given data value is dependent upon the data value and the running disparity of the code-group that has just been generated by the encoder.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Selection of code groups is restricted to code groups captured in Part 6, Tables 4-1 and 4-2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'After each character is encoded, the resulting code-group shall be used by the encoder to update the running disparity.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Device follows 8B/10B decoding rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Decoding of a code-group into a data/special character is dependent on the code-group and the running disparity of the received code-group that has just been decoded by the decoder.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Decoding of code groups is restricted to code groups captured in Part 6, Tables 4-1 and 4-2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'After each code-group is decoded, the decoded code-group shall be used by the decoder to update the decoder running disparity.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'8B/10B Encoding/Decoding shall be performed for each lane independently. Running disparity shall be calculated independently for each lane for transmission and reception.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'On start of transmission, the transmitter shall use negative disparity.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 24', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'On start of transmission, the receive may use negative or positive disparity.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 25', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'After power-up and before the port is operational, both the transmitter(encoder) and receiver (decoder) must establish current values of running disparity.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'The transmitter shall use a negative value as the initial value for the running disparity for each lane.  The receiver may use either a negative or positive initial value of running disparity for each lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'The following algorithm shall be used for calculating the running disparity for each lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'In the encoder, the algorithm operates on the code-group that has just been generated by the encoder. In the receiver, the algorithm operates on the received code-group that has just been decoded by the decoder.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Each code-group is divided to two sub-blocks where the first six bits (abcdei) form one sub-block (6-bit sub-block) and the second four bits (fghj) form a second sub-block (4-bit sub-block). Running disparity at the beginning of the 6-bit sub-block is the running disparity at the end of the preceding code-group. Running disparity at the beginning of the 4-bit sub-block is the running disparity at the end of the preceding 6-bit sub-block. Running disparity at the end of the code-group is the running disparity at the end of the 4-bit sub-block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'The sub-block running disparity shall be calculated as follows:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'The running disparity is positive at the end of any sub-block if the sub-block contains more 1s than 0s. It is also positive at the end of a 4-bit sub-block if the sub-block has the value 0b0011 and at the end of a 6-bit sub-block if the sub-block has the value 0b000111.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'The running disparity is negative at the end of any sub-block if the sub-block contains more 0s than 1s. It is also negative at the end of a 4-bit sub-block if the sub-block has the value 0b1100 and at the end of a 6-bit sub-block if the sub-block has the value 0b111000.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'In all other cases, the value of the running disparity at the end of the sub-block is running disparity at the beginning of the sub-block (the running disparity is unchanged).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.3I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'Device follows 8B/10B encoding rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'Selection of code group for a given data value is dependent upon the data value and the running disparity of the code-group that has just been generated by the encoder.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'Selection of code groups is restricted to code groups captured in Part 6, Tables 4-1 and 4-2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'After each character is encoded, the resulting code-group shall be used by the encoder to update the running disparity.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'When encoding a character, the code-group in the RD- column is selected if the current value of encoder running disparity is negative and the code-group in the RD+ column is selected if the current value of encoder running disparity is positive.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'Data characters (Dx.y) shall be encoded according to Table 4-1 and the current value of encoder running disparity.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'Special characters (Kx.y) shall be encoded according to Table 4-2 and the current value of encoder running disparity.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'After each character is encoded, the resulting code-group shall be used by the encoder to update the running disparity according to the rules in Section 4.5.3, "Running Disparity Rules".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'Port follows rules for transmission bit ordering', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 26', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.5 Transmission Order', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.5 Transmission Order'
'The parallel 10-bit code-group output of the encoder shall be serialized and transmitted with bit "a" transmitted first and a bit ordering of "abcdeifghj".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.5 Transmission Order', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.5 Transmission Order'
'Device follows 8B/10B encoding rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Device follows 8B/10B encoding rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Selection of code group for a given data value is dependent upon the data value and the running disparity of the code-group that has just been generated by the encoder.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Selection of code group for a given data value is dependent upon the data value and the running disparity of the code-group that has just been generated by the encoder.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Selection of code groups is restricted to code groups captured in Part 6, Tables 4-1 and 4-2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Selection of code groups is restricted to code groups captured in Part 6, Tables 4-1 and 4-2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 17B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Device follows 8B/10B decoding rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Decoding of a code-group into a data/special character is dependent on the code-group and the running disparity of the received code-group that has just been decoded by the decoder.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Decoding of code groups is restricted to code groups captured in Part 6, Tables 4-1 and 4-2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'If a code-group can’t be decoded to a defined data/special character, the code-group is decoded to a character that is flagged in some manner as invalid.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 18C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'The 8B/10B decoding function decodes received 10-bit code-groups into 9-bit characters and detects and reports received code-groups that have no defined decoding due to one or more transmission errors.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'The decoding function uses Table 4-1, Table 4-2 and the current value of the decoder running disparity.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'To decode a received code-group, the decoder shall select the RD- column of Table 4-1 and Table 4-2 if the current value of the decoder running disparity is negative or shall select the RD+ column if the value is positive.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'The decoder shall then compare the received code-group with the code-groups in the selected column of both tables. If a match is found in one of the tables, the code-group is defined to be a "valid" code-group and is decoded to the associated character. If no match is found, the code-group is defined to be an "invalid" code-group and is decoded to a character that is flagged in some manner as INVALID.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'After each code-group is decoded, the decoded code-group shall be used by the decoder to update the decoder running disparity according to the rules in Section 4.5.3, "Running Disparity Rules".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'A comma is a pattern of 7 bits that is used by receivers to acquire code-group boundary alignment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Two commas patterns are defined, 0b0011111 (comma+) and 0b1100000 (comma-). The pattern occurs in bits abcdeif of the special characters K28.1, K28.5 and K28.7.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Within the code-group set, it is a singular bit pattern, which, in the absence of transmission errors, cannot appear in any other location of a code-group and cannot be generated across the boundaries of any two adjacent code-groups with the following exception.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'The /K28.7/ special code-group when followed by any of the data  code-groups /D3.y/, /D11.y/, /D12.y/, /D19.y/, /D20.y/, /D28.y/, or /K28.y/, where y is an integer in the range 0 through 7, may (depending on the value of running disparity) cause a comma to be generated across the boundary of the two code-groups.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'A comma that is generated across the boundary between two adjacent code-groups may cause the receiver to change the 10-bit code-group alignment. As a result, the /K28.7/ special code-group may be used for test and diagnostic purposes only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.6J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'Table 4-3 defines the special characters and columns of special characters used by LP-Serial links.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns'
'A special character and its associated code-group that is defined by the 8B/10B code, but not specified for use by the LP-Serial protocol are declared to be an "illegal" character and "illegal" code-group respectively.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns'
'The special characters K23.7, K28.2, K28.4, K28.6, K28.7 and K30.7 are illegal characters, and if a link is operating with Idle Sequence 1, K28.1 is also an illegal character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns'
'/PD/ character is used to delimit a control symbol which contains packet delimiter, /SC/ is used for other control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
'/PD/ character is used to delimit a control symbol which contains packet delimiter, /SC/ is used for other control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
'The pattern for comma detection during lane synchronization establishment shall be 0011111010/1100000101.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'The 1x idle sequence shall consist of a sequence of the code-groups /K/, /A/, /R/ and shall be used by ports operating in 1x mode. The 4x idle sequence shall consist of a sequence of the columns ||K||, ||A||, ||R|| and shall be used by ports operating in 4x mode.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'The /K/ code-group provides the receiver with the information it requires to achieve and maintain bit and 10-bit code-group boundary synchronization.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'The ||A|| columns are used for lane alignment on 4x links.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'The idle sequence shall comply with the following rules:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'The first code-group (column) of an idle sequence generated by a port operating in 1x mode (4x mode) shall be /K/ (||K||). The first code-group (column) shall be transmitted immediately following the last code-group (column) of a packet or delimited control symbol.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'When not transmitting the compensation sequence, all code-groups (columns) following the first code-group (column) of an idle sequence generated by a port operating in 1x mode (4x mode) shall be a pseudo-randomly selected sequence of /A/, /K/, and /R/ (||A||, ||K||, and ||R||) based on a pseudo-random sequence generator of 7th order or greater. The number of non /A/ code-groups (non ||A|| columns) between /A/ code-groups (||A|| columns) in the idle sequence of a port operating in 1x mode (4x mode) shall be not less than 16 and no more than 32. The number of code groups shall be pseudo-randomly selected based on a pseudo-random sequence generator of 7th order or greater.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'The 1x idle sequence shall consist of a sequence of the code-groups /K/, /A/, /R/ and shall be used by ports operating in 1x mode. The 4x idle sequence shall consist of a sequence of the columns ||K||, ||A||, ||R|| and shall be used by ports operating in 4x mode.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'The /K/ code-group provides the receiver with the information it requires to achieve and maintain bit and 10-bit code-group boundary synchronization.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'The ||A|| columns are used for lane alignment on 4x links.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'The idle sequence shall comply with the following rules:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'The first code-group (column) of an idle sequence generated by a port operating in 1x mode (4x mode) shall be /K/ (||K||). The first code-group (column) shall be transmitted immediately following the last code-group (column) of a packet or delimited control symbol.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'When not transmitting the compensation sequence, all code-groups (columns) following the first code-group (column) of an idle sequence generated by a port operating in 1x mode (4x mode) shall be a pseudo-randomly selected sequence of /A/, /K/, and /R/ (||A||, ||K||, and ||R||) based on a pseudo-random sequence generator of 7th order or greater. The number of non /A/ code-groups (non ||A|| columns) between /A/ code-groups (||A|| columns) in the idle sequence of a port operating in 1x mode (4x mode) shall be not less than 16 and no more than 32. The number of code groups shall be pseudo-randomly selected based on a pseudo-random sequence generator of 7th order or greater.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.7.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'Port detects all single bit code group errors as defined in Part 6, Section 4.5.8, Table 4-4.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 27', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
'All single bit code group errors shall be treated as recoverable errors by the receiver.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 27A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
'Port detects all single bit code group errors as defined in Part 6, Section 4.5.8, Table 4-4.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.5.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
'At least once per 5000 code-groups a port operating in 1x mode (4x mode) shall transmit a compensation sequence of /K/R/R/R/ codegroup sequence (||K||R||R||R|| column sequence). The compensation sequence shall be transmitted with this rate even when there are packets or control symbols available to transmit to allow clock rate compensation.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'The idle sequence shall be transmitted continuously over each lane whenever neither packets nor control symbols are being transmitted.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'Idle sequence may not be inserted in a packet or delimited control symbol.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'No more than 5000 code-groups should be transmitted between compensation sequences.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'The 1x idle sequence shall consist of a sequence of the code-groups /K/, /A/, /R/ and shall be used by ports operating in 1x mode. The 4x idle sequence shall consist of a sequence of the columns ||K||, ||A||, ||R|| and shall be used by ports operating in 4x mode.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'The /K/ code-group provides the receiver with the information it requires to achieve and maintain bit and 10-bit code-group boundary synchronization.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'The ||A|| columns are used for lane alignment on 4x links.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'The idle sequence shall comply with the following rules:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'The first code-group (column) of an idle sequence generated by a port operating in 1x mode (4x mode) shall be /K/ (||K||). The first code-group (column) shall be transmitted immediately following the last code-group (column) of a packet or delimited control symbol.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'When not transmitting the compensation sequence, all code-groups (columns) following the first code-group (column) of an idle sequence generated by a port operating in 1x mode (4x mode) shall be a pseudo-randomly selected sequence of /A/, /K/, and /R/ (||A||, ||K||, and ||R||) based on a pseudo-random sequence generator of 7th order or greater. The number of non /A/ code-groups (non ||A|| columns) between /A/ code-groups (||A|| columns) in the idle sequence of a port operating in 1x mode (4x mode) shall be not less than 16 and no more than 32. The number of code groups shall be pseudo-randomly selected based on a pseudo-random sequence generator of 7th order or greater.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'All LP-Serial ports shall support operation on links with one lane per direction (1x mode) and may optionally support operation over links with 2, 4, 8 and/or 16 lanes per direction (respectively 2x mode, 4x mode, 8x mode and 16x mode).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths'
'LP-Serial ports that support operation over two or more lanes per direction shall support 1x mode operation over two of those lanes, lane 0 and lane R (the redunancy lane).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths'
'If the port supports operation over two lanes (2x mode), lane R shall be lane 1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths'
'If the port supports operation over more than two lanes, lane R shall be lane 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths'
'Up to two retimers are allowed between 2 end nodes', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-15. General device 1x/4x LP-Serial physical layer retimer and repeater device specific list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'A retimer may insert up to one /R/ code-group immediately following a /K/ code-group sequence, or remove one /R/ code-group that immediately follows a /K/ code-group sequence.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-15. General device 1x/4x LP-Serial physical layer retimer and repeater device specific list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'A retimer may retime links operating at the same width only (i.e. cannot connect a link operating at 1x to a link operating at 4x).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-15. General device 1x/4x LP-Serial physical layer retimer and repeater device specific list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
'Repeaters do not interpret or alter the bit stream in any way.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.6.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-15. General device 1x/4x LP-Serial physical layer retimer and repeater device specific list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters'
'A 1x/4x port operating in 1x mode shall, on reception, select the code-group stream from either lane 0 or 2 according to the state of the 1x/4x_initialization state machine.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 22', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization'
'Device does not respond to the initialization sequence. No response time is specified. A reasonable test procedure should be followed to demonstrate this behavior.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization'
'When idle is transmitted by a LP-Serial port, an idle sequence shall be transmitted on each of the ports active output lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
'Ports operating in Nx mode shall not stripe the idle sequence across the active lanes; there is an idle sequence for each of the N lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
'An uninitialized LP-Serial port (state variable port_initialized not asserted) shall continuously transmit an idle sequence on all active output lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
'An initialized LP-Serial port (state variable port_initialized asserted) shall transmit an idle sequence on each of its active output lanes when there is nothing else to transmit.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
'On links operating in 1x mode, the first code-group of the idle sequence shall immediately follow the last code-group of the preceding control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
'When a link is operating in Nx mode, the first column of N idle code-groups shall immediately follow the column containing the last code-groups of the preceding control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
'1x device must follow the following initialization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'After reset, the link output driver is disabled for long enough to force initialization of the link partner. From item 1B, the time required to transmit two or more link symbols should be sufficient. This is the expected visible behavior when the link is in the ‘SILENT’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'After the time accounted for in 3A has passed, the link output driver is enabled and shall transmit continuous idle packets until the condition in 1B is achieved. This is the expected visible behavior when the link is in the ‘SEEK’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'After the condition in 1B is achieved, the port shall transmit the idle sequence interrupted by one status control symbol at least every 1024 transmitted code-groups until the port has received an error free status control symbol from the connected port. This is the expected visible behavior when the link enters the ‘1X_MODE’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'After the port achieves the condition in 3C, the port shall transmit the idle sequence and a minimum of 15 status control symbols and shall receive an additional 6 error free status control symbols with no intervening detected errors before beginning transmission of packets and other (non-status) control symbols.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'The "clock compensation sequence" is a four character sequence comprised of a K special character immediately followed by three R special characters (K,R,R,R).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'A port shall transmit a clock compensation sequence on each of its active output lanes at least once every 5000 characters transmitted per lane by the port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'When a clock compensation sequence is transmitted, the entire 4 character sequence shall be transmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'When transmitted by a port operating in Nx mode, the clock compensation sequence shall be transmitted in parallel on all N lanes resulting in the column sequence ||K||R||R||R||.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'1x/4x device must follow the following initialization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'After reset, the link output drivers are disabled for long enough to force initialization of the link partner. From item 1B, the time required to transmit two or more link symbols should be sufficient. This is the expected visible behavior when the link enters the ‘SILENT’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'After the time for step 4A has expired, the device shall enable lane 0 and lane 2 and transmit the idle sequence on both lanes. This is the expected visible behavior when the link enters the ‘SEEK’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'Once the condition in 1B is achieved for either lane 0 or lane 2, the port shall also enable lanes 1 and 3 and begin transmission of the idle sequence on all lanes. This is the expected visible behavior when the link enters the ‘DISCOVERY’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'The device shall transmit across lanes 0 through 3 in 4x mode if the condition in 3C is achieved and the device is not forced by application dependent means to work in 1x mode. This is the expected visible behavior when the link enters the ‘4X_MODE’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'The device shall transmit on lane 0 if the condition in 4C is not achieved and the condition in 1B is achieved for lane 0 and the device is not forced by application dependent means to work in 1x mode on lane 2. This is the expected visible behavior when the link enters the ‘1X_MODE_LANE0’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'The device shall transmit on lane 2 if the condition in 4C is not achieved, the condition in 1B is not achieved for lane 0 or the device is forced by application dependent means to work in 1x mode on lane 2, and the condition in 1B is achieved for lane 2 . This is the expected visible behavior when the link enters the ‘1X_MODE_LANE2’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'If the condition in 4E or 4F is achieved, the device shall disable output drivers on lanes 1 and 3.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'If the conditions in 1C occur when the device is transmitting only on port 0 or only on port 2, the port will behave as per 4A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'If the conditions in 2D occur when the device is transmitting on all four lanes, the port will behave as per 4A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'The IDLE1 sequence shall comply with the following requirements:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'Each instance of an IDLE1 sequence shall begin with the K special character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'The second, third and fourth characters of each IDLE1 sequence may be the R special character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'Except when generating the clock compensation sequence, all characters following the first character of an IDLE1 shall be a randomly selected sequence of A, K and R special characters that is based on a pseudo-random sequence generator of 7th degree or greater and subject to minimum and maximum requirements on the spacing of the A special characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'The number of non-A special characters between A special characters within an IDLE1 sequence shall be no less than 16 and no more than 31.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'The number shall be pseudo-randomly selected based on a pseudo-random sequence generator of 7th degree of greater.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'The requirement on the number of characters between successive A special characters should be maintained between successive IDLE1 sequences to ensure that two successive A special characters are always separated by at least 16 non-A characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'Except when transmitting a clock compensation sequence, an IDLE1 sequence may be of any length and may be terminated after any code-group.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'Each instance of IDLE1 shall be a new IDLE1 sequence that is unrelated to any previous IDLE1 sequence. Once transmission of an IDLE1 sequence has begun, the sequence may only be terminated. It may not be interrupted or stalled and then continued later.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'When a port transmitting IDLE1 is operating in Nx mode, the port shall transmit the identical sequence of A, K and R special characters in parallel on each of the N lanes and the N idle sequences shall be aligned across the lanes such that the initial /K/ of the N sequences shall all occur in the same column and the last code-group of the N sequences shall all occur in the same column.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.2A9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'Device operating in 1X mode must follow the link synchronization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'In the Port n Error and Status CSR, the ’Port OK’ bit will be 0 and the ’Port Uninitialized’ bit will be 1 after device reset. This is the expected visible behavior when the link is in the ‘NO_SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'After reset, for a device operating in 1X mode the Port n Error and Status CSR Port OK bit will be change to 1 and the ’Port Uninitialized’ bit will be set to 0 if 128 commas are received without an /INVALID/ code group for all lanes of a device, and 7 error-free status control symbols are received with no intervening errors. This is the expected visible behavior when the link transitions to the ‘SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'When the Port n Error and Status CSR ’Port OK’ bit is 1 and the ’Port Uninitialized’ bit is 0, the ’Port OK’ bit is changed to 0 and the ’Port Uninitialized’ bit is changed to 1 if two or more /INVALID/ code groups are detected within 255 code groups on any one lane of a device. This is the expected visible behavior when the link transitions out of the ‘SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'When the Port n Error and Status CSR ’Port OK’ bit is 0 and the ’Port Uninitialized’ bit is 1 after condition 1C is met, the ’Port OK’ bit changes to 1 and the ’Port Uninitialized’ bit is set to 0 only if 128 commas are received without an /INVALID/ code group being received, and 7 error-free status control symbols are received with no intervening errors. This is the expected visible behavior when the link transitions back to the ‘SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'1x/4x device must follow the link alignment procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'After the device reset, a 1x/4x device shall have the Port n Error and Status CSR ’Port OK’ bit is 0 and the ’Port Uninitialized’ bit is 1. This is the expected visible behavior when the link transitions to the ‘NOT_ALIGNED’ state of Part 6, Figure 4-10.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'After reset, for a device operating in 1x4x mode, the Port n Error and Status CSR Port OK bit will change to 1 and the Port Uninitialized bit will be set to 0 if each lane has received 128 commas without an /INVALID/ code group, four consecutive ||A|| are achieved without an intervening alignment error, and 7 error-free status control symbols are received with no intervening errors. This is the expected visible behavior when the link transitions to the ‘ALIGNED’ state of Part 6, Figure 4-10.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'For a device operating in 1x4x mode after achieving the condition of 2B, the Port n Error and Status CSR Port OK bit will change to 0 and the Port Uninitialized bit will be set to 1 if two alignment errors are received with less than four consecutive ||A|| between them, or if a lane reaches the condition described in 1C. This is the expected visible behavior when the link transitions out of the ‘ALIGNED’ state of Part 6, Figure 4-10.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'After reaching the condition in 2D, the Port n Error and Status CSR Port OK bit will change to 1 and the Port Uninitialized bit will be set to 0 when all lanes reach the condition described in 2B. This is the expected visible behavior when the link transitions back to the ‘ALIGNED’ state of Part 6, Figure 4-10.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'1x device must follow the following initialization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'After reset, the link output driver is disabled for long enough to force initialization of the link partner. From item 1B, the time required to transmit two or more link symbols should be sufficient. This is the expected visible behavior when the link is in the ‘SILENT’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'After the time accounted for in 3A has passed, the link output driver is enabled and shall transmit continuous idle packets until the condition in 1B is achieved. This is the expected visible behavior when the link is in the ‘SEEK’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'After the condition in 1B is achieved, the port shall transmit the idle sequence interrupted by one status control symbol at least every 1024 transmitted code-groups until the port has received an error free status control symbol from the connected port. This is the expected visible behavior when the link enters the ‘1X_MODE’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'After the port achieves the condition in 3C, the port shall transmit the idle sequence and a minimum of 15 status control symbols and shall receive an additional 6 error free status control symbols with no intervening detected errors before beginning transmission of packets and other (non-status) control symbols.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'The idle sequence shall be transmitted over each lane as part of the port initialization process.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'1x/4x ports must be able to function as 1x ports', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'1x/4x device must follow the following initialization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'After reset, the link output drivers are disabled for long enough to force initialization of the link partner. From item 1B, the time required to transmit two or more link symbols should be sufficient. This is the expected visible behavior when the link enters the ‘SILENT’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'After the time for step 4A has expired, the device shall enable lane 0 and lane 2 and transmit the idle sequence on both lanes. This is the expected visible behavior when the link enters the ‘SEEK’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'Once the condition in 1B is achieved for either lane 0 or lane 2, the port shall also enable lanes 1 and 3 and begin transmission of the idle sequence on all lanes. This is the expected visible behavior when the link enters the ‘DISCOVERY’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The device shall transmit across lanes 0 through 3 in 4x mode if the condition in 3C is achieved and the device is not forced by application dependent means to work in 1x mode. This is the expected visible behavior when the link enters the ‘4X_MODE’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The device shall transmit on lane 0 if the condition in 4C is not achieved and the condition in 1B is achieved for lane 0 and the device is not forced by application dependent means to work in 1x mode on lane 2. This is the expected visible behavior when the link enters the ‘1X_MODE_LANE0’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The device shall transmit on lane 2 if the condition in 4C is not achieved, the condition in 1B is not achieved for lane 0 or the device is forced by application dependent means to work in 1x mode on lane 2, and the condition in 1B is achieved for lane 2 . This is the expected visible behavior when the link enters the ‘1X_MODE_LANE2’ state of Part 6, Figure 4-12.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If the condition in 4E or 4F is achieved, the device shall disable output drivers on lanes 1 and 3.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If the conditions in 1C occur when the device is transmitting only on port 0 or only on port 2, the port will behave as per 4A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'If the conditions in 2D occur when the device is transmitting on all four lanes, the port will behave as per 4A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The idle sequence shall be transmitted over each lane as part of the port initialization process.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 4', '4.7.3.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-16. General device 1x/4x LP-Serial physical layer sequence generation list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'The IDLE sequence 2 shall be comprised of a continuous sequence of idle frames and clock compensation sequences.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'The minimum clock compensation sequence density (clock compensation sequences per characters transmitted per lane) shall comply with the requirements specified in Section 4.7.1, "Clock Compensation Sequence".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'Each clock compensation sequence shall be followed by an idle frame.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'Each idle frame shall be followed by either a clock compensation sequence or another idle frame.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'When a port is operating in Nx mode, the sequence of clock compensation sequences and idle frames shall be the same for all N lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'After a port using IDLE2 is initialized (the port initialization state variable port_initialized is asserted), the port may terminate an IDLE2 sequence after any character of an idle frame to transmit a control symbol or a SYNC sequence immediately followed by a link-request control symbol subject to the following requirements:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'Each M special character transmitted that is part of the idle frame random data field shall be followed by a minimum of four (4) random data field random data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4F1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'The sequence of four (4) M special characters at the beginning of a CS field marker shall not be truncated.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4F2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'A port operating in Nx mode shall terminate an IDLE2 sequence at exactly the same character position in the sequence for each of the N lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4F3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'Each instance of IDLE2 shall be a new IDLE2 sequence that is unrelated to any previous IDLE2 sequence. Once transmission of an IDLE2 sequence has begun, the sequence may only be terminated. It may not be interrupted or stalled and then continued later.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'When a port transmitting IDLE2 is operating in Nx mode, the port shall transmit IDLE2 sequences in parallel on each of the N lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'The IDLE2 sequences transmitted on each of the N lanes shall be aligned across the lanes such that the first character of the N idle sequences shall all occur in the same column and the last character of the N idle sequences shall all occur in the same column.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'Each idle frame shall be composed of three parts, a random data field, a command and status (CS) field marker and an encoded CS field as shown in Figure 4-5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1 Idle Frame', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1 Idle Frame'
'The IDLE2 random data field shall contain pseudo-random data characters and the A and M special characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The total length of the random data field shall be no less than 509 and no more than 515 characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'Unless otherwise specified, the characters comprising the random data field shall be pseudo-random data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The random data field of an idle frame that immediately follows a clock compensation sequence shall begin with a M special character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'Otherwise, the random data field of an idle frame shall begin with a pseudo-random data character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'Unless otherwise specified, the pseudo-random data characters in the random data field shall occur in contiguous sequences of not less than 16 and no more than 31 pseudo-random characters. The length of each contiguous sequence shall be pseudo-randomly selected.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'Adjacent contiguous sequences shall be separated by a single A or M special character. Each separator shall be pseudo-randomly selected.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The last four (4) characters of the random data field shall be pseudo-random data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The length of the first contiguous sequence of pseudo-random characters in the random data field shall be no less than 16 and no more than 35 characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The length of last contiguous sequence of pseudo-random characters in the random data field shall be no less than 4 and no more than 35 characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'Each random data field that is transmitted on a given lane of a link shall be generated by first generating a prototype random data field using the above rules, but with a D0.0 character in the place of each pseudo-random data character, and then scrambling the prototype random data field with the transmit scrambler for that lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The scrambling shall be done in exactly the same manner as packet and control symbol data characters are scrambled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'When a port is operating in Nx mode, the location A or M special characters in a random data field shall be identical for all N lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.1M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'The CS field marker shall be the 8 character sequence M, M, M, M, D21.5, Dx.y, D21.5, !Dx.y as described in 4.7.4.1.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'As shown above, the CS frame marker characters shall be transmitted from left to right. The first character transmitted is M, the last character transmitted is !Dx.y.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'The active_port_width field shall be encoded as specified in Table 4-5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'The lane_number field shall be encoded as specified in Table 4-6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'A CS field marker whose first four characters are not all M special characters, fifth and seventh characters are not both D21.5 or D10.2 or sixth and eight character are not the bit wise complements of each other shall be determined to be corrupted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'A received CS field marker that is determined to be truncated and/or corrupted shall be ignored and discarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'Any error detected in a truncated and/or corrupted CS field marker that is determined to be the result of a transmission error and not the result of truncation, such as an "invalid" or "illegal" character, shall be reported as an input error.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'The CS field shall have 32 information bits, cs_field[0-31], and 32 check bits, cs_field[32-63].', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'The check bits cs_field[32-63] shall be the bit wise complement of the information bits cs_field[0-31] respectively.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'The CS field shall be encoded as specified in Table 4-7.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'The 64 cs_field bits shall be encoded in pairs as specified in Table 4-8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'The characters encoding the CS channel shall be transmitted in the order of the bits they encode beginning with the character encoding CS field bits [0,1] and ending with the character encoding bits [62-63].', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'A CS field whose bits [32-63] are not the bit wise complement of bits [0-31] respectively shall be determined to be corrupted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'A received CS field that is determined to be truncated and/or corrupted shall be ignored and discarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'Any error detected in a truncated and/or corrupted CS field that is determined to be the result of a transmission error and not the result of truncation, such as an "invalid" or "illegal" character, shall be reported as an input error.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'A receiver may issue the following commands. Only one of these commands may be issued at a time. Reset emphasis; preset emphasis; modify the emphasis provided by tap(-1), if tap(-1) is implemented; and modify the emphasis of tap(+1), if tap(+1) is implemented', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'Specific command bits may be changed only when the ACK and NACK bits are both de-asserted and the CMD bit is either de-asserted or transitioning from de-asserted to asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'Once the CMD bit is asserted, the connected port will either assert ACK after accepting and executing the command or assert NACK if the command cannot be executed.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'The assertion of ACK or NACK shall occur no more than 250usec after the assertion of CMD.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'ACK and NACK shall never be asserted at the same time.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'Once ACK or NACK is asserted in a CS field received by the port issuing the command, the CMD bit is de-asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'ACK or NACK, whichever is asserted, shall be de-asserted within 250usec of receipt of a CS field with the CMD bit deasserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'If, for any reason, the connected port fails to assert ACK or NACK within 250usec of the assertion of CMD, CMD may be deasserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'Once deasserted, CMD shall remain deasserted for at least 250usec before being reasserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'A CS field command to increase the emphasis of tap(n) by one step shall cause the tap(n) coefficient to be made more negative by one step.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'A command to decrease the emphasis of tap(n) by one step shall cause the tap(n) coefficient to be made more positive by one step.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.4.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.4.1.4K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'LP-Serial links operating at greater than 5.5 GBaud per lane shall always use the IDLE2 sequence.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'LP-Serial links operating a less than 5.5 GBaud per lane shall support use of the IDLE1 sequence and may support use of the IDLE2 sequence.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'If a LP-Serial port is operating at less than 5.5 GBaud per lane, supports the IDLE2 sequence and its configuration allows it to use the IDLE2 sequence, the port shall transmit the IDLE2 sequence when it enters the SEEK state of the port initialization process. (The port initialization process is specified in Section 4.12.) Otherwise, a LP-Serial port operating at less than 5.5 GBaud per lane shall transmit the IDLE1 sequence when entering the SEEK state and shall use the IDLE1 on the link until the port reenters the SEEK state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'A LP-Serial port transmitting the IDLE2 sequence shall monitor the idle sequence it is receiving from the connected port. The port shall determine the idle sequence being received from the connected port using a lane for which lane_sync is asserted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'If the LP-Serial port that is transmitting the IDLE2 sequence receives IDLE2 from the connected port, IDLE2 shall be the idle sequence used on the link until the port reenters the SEEK state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'If the port receives IDLE1 from the connected port, the port shall switch to transmitting IDLE1 and IDLE1 shall be the idle sequence used on the link until the port reenters the SEEK state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.7.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.7.5F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'If the idle sequence selection process specified in Section 4.7.5 has selected idle sequence 1 (IDLE1) for use on the link, no characters shall be scrambled before transmission on the link.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'If the idle sequence selection process has selected idle sequence 2 (IDLE2), control symbol and packet data characters shall be scrambled by the transmitter before transmission on the link and descrambled in the receiver upon reception.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Special characters, CS field marker data characters, and CS field data characters shall not be scrambled before transmission.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Scrambling and descrambling of control symbol and packet data characters shall not be disabled for normal link operation.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Setting the Data scrambling disable bit does not disable the use of the lane scramblers for the generation of pseudo-random data characters for the IDLE2 random data field.  (See Section 6.6.10, "Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)").', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Scrambling and descrambling shall be done at the lane level.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Nx ports shall have a transmit scrambling and receive descrambling function for each of the N lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'In the transmitter, scrambling shall occur before 8B/10B encoding, and if the port is operating in Nx mode, after lane striping.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'In the receiver, descrambling shall occur after 8B/10B decoding, and if the port is operating in Nx mode, before lane destriping.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'The polynomial x17+x8+1 shall be used to generate the pseudo-random sequences that are used for scrambling and descrambling.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'The bit serial output of the pseudo-random sequence generator shall be taken from the output of the register holding x17.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Control symbol and packet data characters shall be scrambled and descrambled by XORing the bits of each character with the output of the pseudo-random sequence generator.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'The bits of each data character are scrambled/descrambled in order of decreasing significance. The most significant bit (bit 0) is scrambled/descrambled first, the least significant bit (bit 7) is scrambled/descrambled last.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'The transmitter and receiver scrambling sequence generators shall step during all characters except R special characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'To minimize any correlation between lanes when a port is transmitting on multiple lanes, the scrambling sequence applied to a given output lane of the port shall be offset from the scrambling sequence applied to any other output lane of the port by at least 64 bits.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.1O', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
'Each lane descrambler shall synchronize itself to the scrambled data stream it is receiving by using the scrambling sequence extracted from the pseudo-random data characters received by the lane to re-initialize the state of the descrambler.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'After a lane descrambler has been re-initialized, the next two descrambler sync tests, which are defined in Section 4.8.3, shall be used to verify descrambler synchronization. If the result of both lane descrambler sync tests is "pass", the descrambler shall be determined to be "in sync". Otherwise, the lane descrambler shall be determined to be "out of sync" and the resynchronization process shall be repeated.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'A LP-Serial port that is operating with IDLE2 shall transmit a SYNC sequence (described below) before transmitting any link-request control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'The SYNC sequence shall be transmitted in parallel on each of the N active lanes of a link operating in Nx mode and shall immediately precede the link-request control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'If the link is operating in 1x mode, the last character of the SYNC sequence is immediately followed by the first character of the link-request.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'If the link is operating in Nx mode, the last column of the SYNC sequence is immediately followed by the column containing the first characters of the link-request.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'The SYNC sequence shall be comprised of four contiguous repetitions of a five character sequence that begins with a M special character immediately followed by 4 pseudo-random data characters, i.e. the SYNC sequence is MDDDD MDDDD MDDDD MDDDD.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'The pseudo-random data characters shall be generated in the same way as the pseudo-random data characters in the random data field of the IDLE2 idle frame are generated.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'The SYNC sequence will appear as four repetitions of ||M||D||D||D||D|| on a link operating in Nx mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.2C6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'Each active lane of a LP-Serial port that is descrambling received control symbol and packet data characters shall, with the one exception stated below, perform a descrambler synchronization state check (descrambler sync check) whenever a descrambler sync check trigger event is detected in the received character stream of the lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'A descrambler sync check trigger event is defined as the occurrence of one of the following character sequences in the received character stream of an active lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'A single K, M or R special character that is not part of a contiguous sequence of K, M and/or R special characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'A contiguous sequence of K and/or R special characters possibly followed by a M special character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'The descrambler sync check shall consist of inspecting the descrambled values of the four contiguous characters following the trigger sequence.   These four characters are defined as the check field.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'The check field for the first type of trigger event shall be the four characters immediately following the K, M or R special character.  See 4.8.3B1 above.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'The check field for the second type of trigger event that does not end with a M special character shall be the four characters immediately following the contiguous sequence of K and/or R special characters.  See 4.8.3B2 above.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'The check field for the second type of trigger event that ends with a M special character shall be the four characters immediately following the M special character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'The exception to the rule stated above in 3.A that each descrambler sync check trigger sequence shall cause the receiving lane to execute a descrambler sync check is when the descrambler check trigger sequence begins in the four character check field of a previous trigger sequence. When this occurs, the trigger sequence shall not trigger a descrambler sync check.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'If the descrambled value of each of the four characters in a check field is D0.0, the result of the descrambler sync test shall be "pass". Otherwise, the result of the descrambler sync test shall be "fail" and the descrambler shall be determined to be "out of sync".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'If a descrambler sync test fails, the port shall immediately enter the Input Error-stopped state if it is not already in that state and resynchronize the descrambler.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'All control symbols and packet received while a lane descrambler is out of sync shall be ignored and discarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'The cause field in the packet-not-accepted control symbol issued by the port on entering the Input Error-stopped state due to a sync check failure shall indicate "loss of descrambler sync".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.8.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.8.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'A 1x LP-Serial port shall 8B/10B encode and transmit the character stream of delimited control symbols and packets received from the upper layers in the order the characters were received from the upper layers.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'When neither control symbols nor packets are available from the upper layers for transmission, an idle sequence shall be fed to the input of the 8B/10B encoder for encoding and transmission.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'On reception, the code-group stream is 8B/10B decoded and the resulting character stream of error free delimited control symbols and packets shall be passed to the upper layers in the order the characters were received from the link.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'If the link is operating with idle sequence 2, control symbol and packet data characters shall be scrambled before transmission and descrambled after reception as specified in Section 4.8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'Figure 4-9 shows the encoding and transmission order for a short control symbol transmitted over a LP-Serial link operating in 1x mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'Figure 4-10 shows the encoding and transmission order for a packet transmitted over a 1x LP-Serial link.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
'When a Nx port is operating in 1x mode, the character stream of delimited control symbols and packets received from the upper layers shall be fed in parallel to both lanes 0 and R for encoding and transmission in the order the characters were received from the upper layers.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'When neither delimited control symbols nor packets are available from the upper layers for transmission, an idle sequence shall be fed in parallel to both lane 0 and lane R for 8B/10B encoding and transmission on lanes 0 and R.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'On reception, the code-group stream from either lane 0 or R shall be selected according to the state of the 1x/Nx_Initialization state machine (Section 4.12.4.5), decoded and the error free delimited control symbols and packets passed to the upper layers.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'When a port that optionally supports and is enabled for both 2x mode and a wider Nx mode is operating in 1x, the port shall support both lanes 1 and 2 as redundancy lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'The port shall transmit the 1x mode data stream on lanes 0, 1 and 2 and attempt to receive 1x mode data stream on lanes 0, 1 and 2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'The port shall select between using the data received on lane 0 or the data received on the redundancy lane which may be either lane 1 or lane 2 depending on the connected port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'Unless forced to use the redundancy lane, the port shall use the data stream received on lane 0 if it is available.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'The 1x/Nx_Initialization state machine specified in Section 4.12.4.6 shall be modified for a port supporting both 2x and a wider Nx mode to comply with the above requirements.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'If the link is operating with idle sequence 2, control symbol and packet data characters shall be scrambled before transmission and descrambled after reception as specified in Section 4.8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 4', '4.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 4 PCS and PMA Layers', 'Item 4.9.2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'At the transmitter, packets of higher priority may pass packets of a lower priority level.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'An end point processing element port shall accept an error-free packet of priority N if the port has enough space for the packet in the input buffer space of the port allocated for packets of priority N.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'Accepting an input packet of a priority cannot be contingent on successfully transmitting a packet of a less than or equal priority from any of its ports.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'Device is compliant to deadlock prevention rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A RapidIO fabric shall be dependency cycle free for all operations that do not require a response.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A switch processing element port shall accept an error-free packet of priority N if there is no packet of priority greater than or equal to N that was previously received by the port and is still waiting in the switch to be forwarded.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A switch processing element port that transmits a priority N packet that is forced to retry by the connected device shall select a packet of priority greater than N, if one is available, for transmission.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'The sending device shall use the stomp control symbol, the restart-from-retry control symbol (in response to a packet-retry control symbol), or any link request control symbol to cancel a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'A port receiving a canceled packet shall drop the packet. The cancellation of a packet shall not result in the generation or report of any errors.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'If the packet was canceled because the sender received a packet-not-accepted control symbol, the error that caused the packet-not-accepted to be sent shall be reported in the normal manner.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'A port that is not in an input stopped state (Retry-stopped or Error-stopped) while receiving the canceled packet and has not previously acknowledged the packet shall have the following behavior.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'If the packet is canceled by a link-request/input-status control symbol, the port shall drop the packet without reporting a packet error.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'If the packet is canceled by a restart-from-retry control symbol a protocol error has occurred and the port shall immediately enter the Input Error-stopped state and follows the Input Error-stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'If the packet was canceled by other than a restart-from-retry or link-request/input-status control symbol and the port is operating in single VC mode (only VC0 is active), the port shall immediately enter the Input Retry-Stopped state and follow the Input Retry-Stopped recovery process specified in Section 5.9.1.4, "Input Retry-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'If the packet was canceled before the packet ackID field was received by the port, the packet_ackID field of the associated packet-retry control symbol acknowledging the packet shall be set to the ackID the port expected in the canceled packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'If the packet was canceled by other than a restart-from-retry or link-request/input-status control symbol and the port is operating in multiple VC mode (at least one of VC1-8 is active), the port shall immediately enter the Input Error-Stopped state and follow the Input Error-Stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'A packet whose transmission is canceled shall be considered to be an untransmitted packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.10J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'The device is compliant to transaction delivery ordering rules', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'The physical layer of an end point processing element port shall encapsulate in packets and forward to the RapidIO fabric transactions comprising a given transaction request flow in the same order that the transactions were received from the transport layer of the processing element.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'The physical layer of an end point processing element port shall ensure that a higher priority request transaction that it receives from the transport layer of the processing element before a lower priority request transaction with the same sourceID and the same destinationID is forwarded to the fabric before the lower priority transaction.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'The physical layer of an end point processing element port shall deliver transactions to the transport layer of the processing element in the same order that the packetized transactions were received by the port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'The device is compliant to packet delivery ordering rules', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A packet initiated by a processing element shall not be considered committed to the RapidIO fabric and does not participate in the packet delivery ordering rules until the packet has been accepted by the device at the other end of the link.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch shall not alter the priority, critical request flow or VC of a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Packet forwarding decisions made by a switch processing element shall provide a consistent output port selection which is based solely on the value of the destinationID field carried in the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch processing element shall not change the order of packets comprising a transaction request flow (packets with the same sourceID, the same destinationID, the same priority, same critical request flow, same VC bit, and ftype != 8) as the packets pass through the switch.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch processing element shall not allow lower priority non-maintenance packets (ftype != 8) to pass higher priority non-maintenance packets with the same sourceID and destinationID as the packets pass through the switch.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch processing element shall not allow a priority N maintenance packet (ftype = 8) to pass another maintenance packet of priority N or greater that takes the same path through the switch (same switch input port and same switch output port).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11B6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'The device is compliant to rules for scheduling among VCs.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Each VC is configured to have guaranteed bandwidth.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11.C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'If the total guaranteed bandwidth for all the supported VCs is less than or equal to 100%, demand for more than its guaranteed bandwidth shall not cause any other VCs to receive less than their guaranteed bandwidth.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11.C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'If VC0 participates in the bandwidth reservation process, then all VCs will receive their expected minimum bandwidth.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11.C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'If VC0 is treated with strict priority, getting whatever bandwidth is required when it has traffic to transport, the remaining VCs will divide up whatever portion of bandwidth remains.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11.C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Chapter 6, "LP-Serial Registers" defines a standard control register should the implementer decide to make the VC0 bandwidth allocation scheme a programmable feature.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.11.C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A port shall time out if an acknowledgement control symbol for a packet is never received.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Verify that the maximum time-out value is between 3 and 6 seconds. A reasonable test procedure should be followed for simulation environments.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 14A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'A request shall time out if a response packet is never received.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Verify that the maximum time-out value is between 3 and 6 seconds.   A reasonable test procedure should be followed for simulation environments.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 15A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Response packet time-out', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-8. Class 2 device logical layer detectable errors list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Logical timeout on a message transaction is detected by the transmitter.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 5-12. Class 3 device logical layer detectable errors list', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Logical timeout on a message transaction is detected by the transmitter.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-4. General device message passing logical layer detectable errors list', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Device detects the link Input errors', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Device encounters link Input errors as defined in point 1 above.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Device detects Output link errors', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Received “packet-not-accepted” control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Acknowledge control symbol time-out', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Any acknowledge control symbol with an unexpected ackID value', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Unexpected Retry Control Symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'Any transmission error encountered during error recovery. Note: Some transmission errors cause subsequent protocol violations. The recovery algorithm can be used to recover from multiple transmission errors but that behavior is not required for compliance.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 10', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'invalid code-group', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2 Idle Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2 Idle Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2 Idle Sequence Errors'
'valid but illegal character (non-data character inside packet or control symbol, or any valid character other than A, K, or R in an idle sequence)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2 Idle Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2 Idle Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2 Idle Sequence Errors'
'The link-request control symbols with reserved cmd field encoding shall cancel packet whose transmission is in progress, but itself shall not affect operation of the device and no error shall be reported', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3 Control Symbol Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3 Control Symbol Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3 Control Symbol Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3 Control Symbol Errors'
'When the ‘Port OK’ bit is set in the Port n Error and Status CSR, the device detects protocol violations', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Any acknowledge control symbol with an unexpected ackID value', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Unsolicited (unexpected) acknowledge control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Received link-request control symbol before sending link-response control symbol for previous link-response/input-status control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Unexpected link-response control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Unexpected restart-from-retry control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Unexpected stomp control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Unexpected eop control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 8G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Device encounters a protocol violation as defined in item 8 above. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Change the “Output Error-stopped” bit to 1 or/and “Input Error-stopped” bit to 1 in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Device is attempting error recovery and ackID received in link-response control symbol does not make sense (device cannot complete recovery). Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'invalid code-group', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'valid but illegal character (non-data character inside packet or control symbol, or any valid character other than A, K, or R in an idle sequence)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'Incorrect CRC for a control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'“General error”(0b11111) cause is used to indicate any input error situations.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 14A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'invalid code-group', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'valid but illegal character (non-data character inside packet or control symbol, or any valid character other than A, K, or R in an idle sequence)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Unexpected ackID value in a packet', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Device shall detect unexpected ackID error for a canceled packet (i.e. enter input error recovery instead of input retry recovery). Further discussion of this point can be found in Part 6, Sec. A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1D1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Device shall detect reception of a packet greater than 276 bytes in length.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'If the Re-transmit Suppression Support bit is set (bit 25 of the Processing Elements Features CAR), suppression of error recovery on packet CRC errors is supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'The Re-transmit Suppression Mask field is only valid if bit 25 of the Processing Elements Features CAR is set. Otherwise, this field acts as reserved bits.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Error recovery suppression is disabled if the entire Re-transmit Suppression Mask field is set to 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Packets of a specific flow may have their re-transmission suppressed if the corresponding bit of the Re-transmit Suppression Mask is set in the Port n Control CSR, as defined in the version 1.3 RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Change the “Input Error-stopped” bit to 1 in the Port n Error and Status CSR. Further discussion of this point can be found in Part 6, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'When the “Input Error-stopped” bit is set in the Port n Error and Status CSR, the port must follow the input error-recovery procedure. Further discussion of this point can be found in Part 6, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Send a packet-not-accepted control symbol to the sending device', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Device silently discards all packets until a restart-from-error (link-request/input-status) control symbol is encountered', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Change the “Input Error-stopped” bit to 0 in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If an input error situation was detected while the ‘Input Retry-stopped’ bit is 1 in the Port n Error and Status CSR, the device shall change the ‘Input Retry-stopped’ bit to 0 and change the ‘Input Error-stopped’ bit to 1 in the Port n Error and Status CSR. The input retry recovery procedure stops, and the input error recovery will be followed. Further discussion of this point can be found in Part 6, Sec. A.2.1 and Part 6, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If an output error situation was detected while the ‘Output Retry-stopped’ bit is 1 in the Port n Error and Status CSR, the device shall change the ‘Output Retry-stopped’ bit to 0 and change the ‘Output Error-stopped’ bit to 1 in the Port n Error and Status CSR. The output retry recover procedure stops, and the output error recovery procedure will be followed. Further discussion of this point can be found in Part 6, Sec. A.2.2 and Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Input state machines and output state machines shall work independently from each other. Further discussion of this point can be found in Part 6, Sec. A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If the ‘Input Retry-Stopped’ or ‘Input Error-Stopped’ bits are set in the Port n Error and Status CSR, the device shall follow input retry/error recovery even if the condition causing the two previously mentioned bits to be changed to 1 was detected while the device was performing the output retry/error procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If the ‘Output Retry-Stopped’ or ‘Output Error-Stopped’ bits are set in the Port n Error and Status CSR, the device shall follow output retry/error recovery even if the condition causing the two previously mentioned bits to be changed to 1 was detected while the device was performing input retry/error procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If an input retry/error situation and an output retry/error situation were detected simultaneously, the device shall start both input and output recovery procedures.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If device is following input error recovery, all subsequent input port errors shall not affect operation of the device. Further discussion of this point can be found in Part 6, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If device is following output error recovery, all subsequent output port errors shall not affect operation of the device. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Device encounters Output link errors as defined in point 5 above. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Change the “Output Error-stopped” bit to 1 in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'While the “Output Error-stopped” bit is set in the Port n Error and Status CSR, the device must follow the output error-recovery procedure. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Device stops transmitting new packets', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Device sends link-request/input-status (restart-from-error) control symbol if no link-request control symbol is already outstanding (must wait for previous one to complete) and waits for link-response control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Change the “Output Error-stopped” bit to 0 in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Start re-transmitting at the ackID value returned with the received link-response control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 7D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Device encounters a protocol violation as defined in item 8 above. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Change the “Output Error-stopped” bit to 1 or/and “Input Error-stopped” bit to 1 in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If an input error situation was detected while the ‘Input Retry-stopped’ bit is 1 in the Port n Error and Status CSR, the device shall change the ‘Input Retry-stopped’ bit to 0 and change the ‘Input Error-stopped’ bit to 1 in the Port n Error and Status CSR. The input retry recovery procedure stops, and the input error recovery will be followed. Further discussion of this point can be found in Part 6, Sec. A.2.1 and Part 6, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If an output error situation was detected while the ‘Output Retry-stopped’ bit is 1 in the Port n Error and Status CSR, the device shall change the ‘Output Retry-stopped’ bit to 0 and change the ‘Output Error-stopped’ bit to 1 in the Port n Error and Status CSR. The output retry recover procedure stops, and the output error recovery procedure will be followed. Further discussion of this point can be found in Part 6, Sec. A.2.2 and Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Input state machines and output state machines shall work independently from each other. Further discussion of this point can be found in Part 6, Sec. A.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If the ‘Input Retry-Stopped’ or ‘Input Error-Stopped’ bits are set in the Port n Error and Status CSR, the device shall follow input retry/error recovery even if the condition causing the two previously mentioned bits to be changed to 1 was detected while the device was performing the output retry/error procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If the ‘Output Retry-Stopped’ or ‘Output Error-Stopped’ bits are set in the Port n Error and Status CSR, the device shall follow output retry/error recovery even if the condition causing the two previously mentioned bits to be changed to 1 was detected while the device was performing input retry/error procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If an input retry/error situation and an output retry/error situation were detected simultaneously, the device shall start both input and output recovery procedures.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If device is following input error recovery, all subsequent input port errors shall not affect operation of the device. Further discussion of this point can be found in Part 6, Sec. A.3.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'If device is following output error recovery, all subsequent output port errors shall not affect operation of the device. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.11.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-14. General device 1x/4x LP-Serial physical layer state machines interaction list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Request transactions requiring responses shall only use VC0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'The response packet shall only use VC0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'The following requirements apply to prioritized traffic within VC0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'Switch processing elements are not required, with the sole exception of ftype 8 maintenance transactions, to discern between packet types, their functions or their interdependencies.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A response packet (a packet carrying a response transaction) is always assigned an initial priority, one priority level greater than the priority of the associated request packet.  This requirement is specified in Table 5-2 and Table 5-3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'The end point processing element that is the source of the response packet may additionally raise the priority of the response packet to a priority higher than the minimum required by Table 5-2 and Table 5-3 if necessary for the packet to be accepted by the connected device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'An end point processing element may promote a response packet only to the degree necessary for the packet to be accepted by the connected device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A RapidIO fabric shall be dependency cycle free for all operations that do not require a response.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A packet carrying a request transaction that requires a response shall not be issued at the highest priority.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A packet carrying a response shall have a priority at least one priority level higher than the priority of the associated request.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A switch processing element port shall accept an error-free packet of priority N if there is no packet of priority greater than or equal to N that was previously received by the port and is still waiting in the switch to be forwarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A switch processing element port must have at least as many maximum length packet input buffers as there are priority levels.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12G1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A minimum of one maximum length packet input buffer must be reserved for each priority level.   An input buffer reserved for priority N might be restricted to only priority N packets or might be allowed to hold packets of priority greater than or equal to N, either approach complies with the rule.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12G2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A switch processing element port that transmits a priority N packet that is forced to retry by the connected device shall select a packet of priority greater than N, if one is available, for transmission.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'An end point processing element port shall accept an error-free packet of priority N if the port has enough space for the packet in the input buffer space of the port allocated for packets of priority N.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'Lack of input buffer space is the only reason an end point may retry a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'The decision of an end point processing element to accept or retry an error-free packet of priority N shall not depend on the ability of the end point to issue request packets of priority less than or equal to N from any of its ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A port may not fill all of its buffers that can be used to hold packets awaiting transmission with packets carrying request transactions.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'A port must have a way of preventing output blockage at priority less than or equal to N, due to congestion in the connected device, from resulting in a lack of input buffer space for inbound packets of priority greater than or equal to N.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.12K2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
'The CRC carried in a maintenance packet must be regenerated at each switch as the hop count changes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Error Detection and Recovery', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13 Error Detection and Recovery', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13 Error Detection and Recovery', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13 Error Detection and Recovery for Reliable Transmission'
'The RapidIO specifications require timeout counters for the physical layer, the port link timeout counters. The physical layer timeout occurs between the transmission of a packet and the receipt of an acknowledgment control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'The RapidIO specifications require timeout counters for the logical layer, the port response timeout counters. The logical layer timeout occurs between the issuance of a request packet that requires a response packet and the receipt of that response packet. This timeout is counted from the time that the logical layer issues the packet to the physical layer to the time that the associated response packet is delivered from the physical layer to the logical layer.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'Certain GSM operations may require two response transactions, and both must be received for the operation to be considered complete. In the case of a device implementation with multiple links, one response packet may be returned on the same link where the operation was initiated and the other response packet may be returned on a different link. If this behavior is supported by the issuing processing element, the port response timeout implementation must look for both responses, regardless on which links they are returned.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
'The packet transmission protocol requires that each RT packet transmitted by a port be acknowledged by the receiving port and that a port retain a copy of each RT packet that it transmits until the port receives a packet-accepted control symbol acknowledgment for the packet or the sending port determines that the packet has encountered an unrecoverable error.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'If the receiving port detects a transmission error in a packet, the port sends a packet-not-accepted control symbol acknowledgment back to the sender indicating that the packet was corrupted as received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'After a link-request/input-status and link-response control symbol exchange, the sender begins retransmission with the next packet according to the priority/bandwidth scheduling rules.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'The RT VCs retransmit all packets that were unacknowledged at the time of the error. CT VCs continue with the next untransmitted packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'All RT packets corrupted in transmission are retransmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
'The following five basic types of errors are detected by a LP-Serial port:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
'An Idle sequence error', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.1A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
'A control symbol error', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.1A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
'A packet error', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.1A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
'A column padding error', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.1A4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
'A timeout waiting for an acknowledgement or link-response control symbol', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.1A5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
'If an input port detects an invalid character or any valid character other then A, K, or R in an IDLE1 sequence and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input Error-stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.1 IDLE1 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.1 IDLE1 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.1 IDLE1 Sequence Errors'
'If an input port detects any of the following errors in an IDLE2 sequence and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input Error-stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'An invalid character or any special character other than A, K, M or R', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'After lane alignment is achieved, a column that contains an A, but is not all As.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'After lane alignment is achieved, a column that contains a K, but is not all Ks.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'After lane alignment is achieved, a column that contains a M, but is not all Ms.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'After lane alignment is achieved, a column that contains a R, but is not all Rs.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'After lane alignment is achieved, a column that contains a data character, but is not all data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.2.2A6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
'The reception of a control symbol with no detected corruption that violates the link protocol shall cause the receiving port to immediately enter the appropriate Error-stopped state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Stype1 control symbol protocol errors shall cause the receiving port to immediately enter the Input Error-stopped state if not already in the Input Error-stopped state and follow the Input Error-stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Stype0 control symbol protocol errors shall cause the receiving port to immediately enter the Output Error-stopped state if not already in the Output Error-stopped state and follow the Output Error-stopped recovery process specified in Section 5.13.2.7, "Output Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'If both stype0 and stype1 control symbols contain protocol errors, then the receiving port shall enter both Error-stopped states and follow both error recovery processes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Link protocol violations include the following:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Unexpected packet-accepted, packet-retry, or packet-not-accepted control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Packet acknowledgment control symbol with an unexpected packet_ackID value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Link timeout while waiting for an acknowledgment or link-response control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1E3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'Receipt of a packet-retry symbol when operating in multi-VC mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1E4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'The following does not constitute a protocol violation: Receipt of a VC_status symbol when operating in single VC mode. Unexpected VC_status symbols are discarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
'The reception of a control symbol with detected corruption shall cause the receiving port to immediately enter the Input Error-stopped state if not already in the Input Error-stopped state and follow the Input Error-stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'Input ports detect the following types of control symbol corruption.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'A control symbol containing invalid characters or valid but non-data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.2B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'A control symbol with an incorrect CRC value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.2B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'A control symbol whose start delimiter (SC or PD) occurs in a lane whose lane_number mod4 != 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.2B3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'A long control symbol that does not have an end delimiter in the seventh character position after its start delimiter and with the same value as the start delimiter.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.3.2B4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
'Each packet received by a port shall be checked for the following types of errors:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Packet with an unexpected ackID value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.4A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Packet with an incorrect CRC value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.4A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Packet containing invalid characters or valid non-data characters.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.4A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'Packet that exceeds the maximum packet size (276 bytes).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.4A4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'With one exception, the reception of a packet with any of the above errors shall cause the receiving port to immediately enter the Input Error-stopped state if not already in the Input Error-stopped state and follow the Input Error-stopped recovery process specified in Section 5.13.2.6, "Input Error-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
'A link timeout while waiting for an acknowledgment or link-response control symbol is handled as a link protocol violation as described in Section 5.13.2.3.1, "Link Protocol Violations".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.5 Link Time-Out', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.5 Link Timeout', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.5 Link Timeout', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.5 Link Timeout'
'When the input side of a port detects a transmission error, it immediately enters the Input Error-stopped state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'To recover from this state, the input side of the port takes the following actions.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Record the condition(s) that caused the port to enter the Input Error-stopped state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'If an error(s) was detected in a control symbol or packet, ignore and discard the corrupted control symbol or packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Cause the output side of the port to issue a packet-not-accepted control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Subsequent to the event that caused the port to enter the Input Error-stopped state and prior to the reception of a link-request/input-status control symbol, discard without acknowledgement or error report all packets that are received for VCs operating in RT mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Subsequent to the event that caused the port to enter the Input Error-stopped state and prior to the reception of a link-request/input-status control symbol, accept without acknowledgement (accept silently) all error free packets that are received for VCs operating in CT mode for which the VC specified in the packet has buffer space available.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'Subsequent to the event that caused the port to enter the Input Error-stopped state and prior to the reception of a link-request/input-status control symbol, discard without acknowledgement all packets that are received for VCs operating in CT mode which are not error free or for which the VC specified in the packet does not have buffer space available.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'When a link-request/input-status control symbol is received from the connected port, cause the output side of the port to transmit a link-response control symbol and if the transmitter-controlled flow control is in use on the link, to also transmit a VC_Status control symbol for each of VC1-8 that is active. The transmission of a VC_Status control symbol for each of VC1-8 that is active is optional if receiver-controlled flow control in use on the link.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The input side of the port should also cause the output side of the port to transmit a status control symbol (for VC0).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The input side of the port then exits the Input Error-stopped state and resumes normal packet reception.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6B9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The transmission of the link-response, status and VC-status control symbols is subject to the following requirements.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The link-response control symbol shall be transmitted either before any of the status and VC-status control symbols are transmitted or after all of the status and VC-status control symbols are transmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The status and VC-status control symbols that are transmitted shall be transmitted in the following order. If a status control symbol is transmitted it shall be transmitted first before any of the VC-status control symbols. Any VC-status control symbols that are transmitted shall be transmitted after the status control symbol and in order of increasing VCID.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The link-response control symbol shall not be transmitted until the input side of the port is ready to resume packet reception and either the buffer consumption of all packets received by the port before the link-request/input-status control symbol has been determined or the port is able to maintain the distinction after packet reception resumes between packets received before the reception of the link-request/input-status control symbol and packets received after the reception of the link-request/input-status control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The status or VC-status control symbol for a VC operating in RT mode shall indicate the number of receive buffers available for that VC inclusive of the buffer consumption of all packets received and accepted by the port for that VC before the event that caused the port to enter the Input Error-stopped state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The VC-status control symbol for a VC operating in CT mode shall indicate the number of receive buffers available for that VC inclusive of the buffer consumption of all packets received and accepted by the port for that VC before the link-request/input-status control symbol was received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'The status and VC-status control symbols shall be transmitted before any packet acknowledgment control symbols are transmitted for packets received after the link-request/input-status control symbol was received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.6C6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
'To recover from the Output Error-stopped state, the output side of a port takes the following actions.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Immediately stops transmitting new packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Resets the link packet acknowledgment timers for all transmitted but unacknowledged packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'Transmits an input-status link-request/input-status (restart-from-error) control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'When the link-response is received, VCs operating in RT mode back up to the first unaccepted packet in each VC.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'VCs operating in CT mode silently assume the unacknowledged packets were accepted and adjust their state accordingly.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'The port exits the Output Error-stopped state and resumes transmission with the next RT or CT packet according to the bandwidth allocation algorithm using the ackID value contained in the link-response control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.13.2.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.13.2.7A6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
'A response packet for a request packet can never be transmitted before the acknowledge control symbol for the request packet', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.2 Packet Exchange Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.2 Packet Exchange Protocol'
'/PD/ character is used to delimit a control symbol which contains packet delimiter, /SC/ is used for other control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
'Device operating in 1X mode must follow the link synchronization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'In the Port n Error and Status CSR, the ’Port OK’ bit will be 0 and the ’Port Uninitialized’ bit will be 1 after device reset. This is the expected visible behavior when the link is in the ‘NO_SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After reset, for a device operating in 1X mode the Port n Error and Status CSR Port OK bit will be change to 1 and the ’Port Uninitialized’ bit will be set to 0 if 128 commas are received without an /INVALID/ code group for all lanes of a device, and 7 error-free status control symbols are received with no intervening errors. This is the expected visible behavior when the link transitions to the ‘SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'When the Port n Error and Status CSR ’Port OK’ bit is 1 and the ’Port Uninitialized’ bit is 0, the ’Port OK’ bit is changed to 0 and the ’Port Uninitialized’ bit is changed to 1 if two or more /INVALID/ code groups are detected within 255 code groups on any one lane of a device. This is the expected visible behavior when the link transitions out of the ‘SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'When the Port n Error and Status CSR ’Port OK’ bit is 0 and the ’Port Uninitialized’ bit is 1 after condition 1C is met, the ’Port OK’ bit changes to 1 and the ’Port Uninitialized’ bit is set to 0 only if 128 commas are received without an /INVALID/ code group being received, and 7 error-free status control symbols are received with no intervening errors. This is the expected visible behavior when the link transitions back to the ‘SYNC’ state of Part 6, Figure 4-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After reset, for a device operating in 1x4x mode, the Port n Error and Status CSR Port OK bit will change to 1 and the Port Uninitialized bit will be set to 0 if each lane has received 128 commas without an /INVALID/ code group, four consecutive ||A|| are achieved without an intervening alignment error, and 7 error-free status control symbols are received with no intervening errors. This is the expected visible behavior when the link transitions to the ‘ALIGNED’ state of Part 6, Figure 4-10.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'1x device must follow the following initialization procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After reset, the link output driver is disabled for long enough to force initialization of the link partner. From item 1B, the time required to transmit two or more link symbols should be sufficient. This is the expected visible behavior when the link is in the ‘SILENT’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After the time accounted for in 3A has passed, the link output driver is enabled and shall transmit continuous idle packets until the condition in 1B is achieved. This is the expected visible behavior when the link is in the ‘SEEK’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After the condition in 1B is achieved, the port shall transmit the idle sequence interrupted by one status control symbol at least every 1024 transmitted code-groups until the port has received an error free status control symbol from the connected port. This is the expected visible behavior when the link enters the ‘1X_MODE’ state of Part 6, Figure 4-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After the port achieves the condition in 3C, the port shall transmit the idle sequence and a minimum of 15 status control symbols and shall receive an additional 6 error free status control symbols with no intervening detected errors before beginning transmission of packets and other (non-status) control symbols.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After an LP-Serial port is initialized, it shall transmit the idle sequence interrupted by one status control symbol at least every 1024 transmitted code-groups until the port has received an error free status control symbol from the connected port.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'After an initialized LP-Serial port has received an error free status control symbol from the connected port, the port shall transmit the idle sequence and a minimum of 15 status control symbols and shall receive an additional 6 error free status control symbols with no intervening detected errors before entering the normal operational state. Once in the normal operational state, the port may begin the transmission of packets and other (non-status) control symbols.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-6. General device 1x/4x LP-Serial physical layer link initialization list', 'Item 4K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'Device shall send a control symbol containing the buf_status field to its link partner at least once every 1024 code groups after an 1x/4x LP-Serial link is initialized.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
'Control symbols are inserted only a multiple of 4 character boundary within a packet.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'Device can accept embedded control symbols with any combination of the encodings of stype1 and stype0 captured in items 9A through 9G below.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE1 - Multicast-event control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE 1 - NOP control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE 0 - Packet-accepted control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE 0 - Packet-retry control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE 0 - Packet-not-accepted control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE 0 - Status control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'STYPE 0 - Link-response control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'All embedded control symbols must begin on a 4-character boundary of the packet.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 9H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'Switch device provides Multicast-event processing', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'When a switch processing element receives a Multicast-Event control symbol, the switch shall forward the Multicast-Event by issuing a Multicast-Event control symbol from each port that is designated in the port’s CSR as a Multicast-Event output port. The maximum value of Multicast-Event forwarding delay and delay variation shall be defined in switch device specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'A switch port shall never forward a Multicast-Event control symbol back to the device from which it received a Multicast-Event control symbol regardless of whether the port is designated a Multicast-Event output or not.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'In the event that two or more Multicast-Event control symbols are received by a switch processing element close enough in time that more than one is present in the switch at the same time, at least one of the Multicast-Event control symbols shall be forwarded. The others may be forwarded or discarded (device dependent).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.3.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'VC0 shall be supported by all LP-Serial ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.1 Virtual channel 0 (VC0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.1 Virtual channel 0 (VC0)'
'VC0 shall always be active, operate in RT mode and support packet priority rules.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.1 Virtual channel 0 (VC0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.1 Virtual channel 0 (VC0)'
'Packets are completed normally with a new packet (starting SOP control symbol) or EOP control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'Packets are canceled using stomp, restart-from-retry, or link-request control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'Packets are considered completed normally by the receiver if they are completed with a new packet (starting SOP control symbol) or EOP control symbol.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.1.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'Device cannot issue more than 31 unacknowledged packets', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'ackIDs are always issued sequentially (exception when a retry or error causes the device to back up)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'Start with ackID=0 after reset', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'Start with ackID=0 after reset', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'Successful reception of 32 packets results in linear progression though all possible ackID_status/packet_ackID values. ackID_status after receipt of packet n is n+1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'Any of VC1 through VC8 that are implemented shall support operation in RT mode and may optionally support and be configured for operation in CT mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
'CT VCs operate independent of each other.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
'RT VCs operate as a "RT Group". That is to say, when the error recovery protocol is used to recover a damaged packet, the unacknowledged packets for all VCs in RT mode are retransmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
'Implementations with fewer than the full number of VCs should ignore, but must not modify, any ignored VC bits.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
'The number of channels for VCs 1-8 may be 0, 1, 2, 4, or 8. The hierarchy for combining VCs shall follow Part 6 Table 5-1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Request packets are transmitted at priority level 0', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Response packets are transmitted at priority level 1, 2, or 3', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Request packets are transmitted at priority level 1', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Response packets are transmitted at priority level 2, or 3', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Request packets are transmitted at priority level 2', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Response packets are transmitted at priority level 3', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Packets with the same priority level and CRF bit setting cannot pass each other.  Packets with the CRF bit set at a given priority are allowed to pass packets with the CRF bit clear at the same priority.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'At the transmitter, packets of higher priority may pass packets of a lower priority level.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Packets are transmitted from one or more virtual channels according to the weighted distribution of bandwidth for each channel. The weighting is such that under demand for full utilization of the links bandwidth, each active VC is guaranteed a certain portion of that bandwidth.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization'
'There are no packet ordering guarantees between VCs.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization'
'Packets within a VC in VCs 1 - 8 are equally weighted and must be kept in order.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.4.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization'
'Link-request/input-status control symbol causes a link-response control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Link-request/reset control symbol causes the device to reset after 4 link-request/reset control symbols in a row without any intervening packets or other control symbols, except status control symbols. Response time for reset is implementation specific.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Link-request/input-status, link-response control symbol pair forces completion of all preceding activity.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'All preceding packets have generated acknowledge control symbol if applicable', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Returned ackID_status correctly indicates next expected ackID.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Device doesn’t issue more than one outstanding link-request control symbol.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Transmission of another link control symbol must be delayed until the reception of the expected link-response control symbol or time-out.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-7. General device 1x/4x LP-Serial physical layer link maintenance list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Control symbol field and format shall be implemented according to Part 6, Chapter 3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5 Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5 Control Symbols'
'The control symbol used on a LP-Serial link is determined by the idle sequence.being used on the link. Idle sequence selection occurs during the port initialization process', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection'
'If the link is operating with idle sequence 1 (IDLE1), the short control symbol shall be used.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection'
'If the link is operating with idle sequence 2 (IDLE2), the long control symbol shall be used.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection'
'Short control symbols are delimited by a single 8B/10B special character  that marks the beginning of the control symbol and immediately precedes the first character of the control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
'Long control symbols are delimited by two 8B/10B special characters. The first special character marks the beginning of the control symbol (the start delimiter) and immediately precedes the first character of the control symbol. The second special character marks the end of the control symbol (the end delimiter) and immediately follows the last character of the control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
'The end delimiter special character replicates the value of the start delimiter special character.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
'One of two special characters is used to delimit a control symbol. If the control symbol contains a packet delimiter, the special character PD (K28.3) is used. If the control symbol does not contain a packet delimiter, the special character SC (K28.0) is used.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
'The control symbol delimiting special character(s) shall be added to the control symbol before the control symbol is passed to the PCS sublayer for 8B/10B encoding and, if applicable, lane striping.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
'An LP-Serial port that is not initialized only transmits an idle sequence.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'When a port is in the port_initialized state, but not in the link_initialized state, the port shall transmit only a idle sequences, status, VC-status, link-request and link-response control symbols and, if IDLE2 is the idle sequence in use on the link, SYNC sequences.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'After a LP-Serial port is initialized, the port shall complete the following sequence of actions to enter the link_initialized state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'The initialized port shall transmit idle and at least one status control symbol per 1024 code-groups transmitted per lane until the port has received an error free status control symbol from the connected port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'After the initialized port has received an error free status control symbol from the connected port, the port shall transmit idle and at least 15 additional status control symbols.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'After the initialized port has received an error free status control symbol, the port shall wait until it has received a total of seven error free status control symbols with no intervening errors.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1C3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'If any VC other than VC0 is implemented and enabled, the port shall transmit a single VC_Status control symbol for each such VC.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1C4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'Once a port is in the link_initialized state, loss of port initialization shall cause the port to exit the link_initialized state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'Once the port has exited the link_initialized state, the port shall not resume the normal transmission of packets and control symbols until the port has re-entered both the port_initialized and link_initialized states.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'A port that is not in the port_initialized state shall ignore and discard any packet or control symbol that it receives from the connected port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'A port that is in the port_initialized state but not in the link_initialized state shall ignore and discard any packet or any control symbol, other than status, VC-status, link-request or link-response control symbols, that it receives from the connected port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'A LP-Serial port shall not enter the Input error-stopped state or the Output error-stopped state unless the port is in the link_initialized state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'The loss of link initialization shall not cause a port already in the Input error-stopped state or the Output error-stopped state to exit either of those states.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.1I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
'When a LP-Serial port is in the normal operational state, it shall transmit a control symbol containing the buf_status field for VC0 at least once every 1024 code-groups transmitted per lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
'When a LP-Serial port is in the normal operational state and any VC other than VC0 is active (VCs 1-8), the port shall transmit a control symbol containing the buf_status field for each active VC at least once every VC refresh period.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
'The VC refresh period can be configured through the VC Refresh Interval register field defined in Chapter 6, "LP-Serial Registers".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
'The shortest VC refresh period is 1024 code-groups and the longest required VC refreshing period is 1024 x 16 = 16K code groups. The VC refresh period must be implemented supporting 16K code groups.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
'The VC Refresh Interval register field contains space for up to 8 bits to be used, so based on implementation, the maximum refresh period may be 256K code groups.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
'Any control symbol that does not contain a packet delimiter may be embedded in a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'When a control symbol is embedded in a packet, the delimited control symbol shall begin on a 4-character boundary of the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
'When a switch processing element receives a Multicast-Event control symbol, the switch shall forward the Multicast-Event by issuing a Multicast-Event control symbol from each port that is designated in the ports CSR as a Multicast-Event output port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'A switch port shall never forward a Multicast-Event control symbol back to the device from which it received a Multicast-Event control symbol regardless of whether the port is designated a Multicast-Event output or not.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'In the event that two or more Multicast-Event control symbols are received by a switch processing element close enough in time that more than one is present in the switch at the same time, at least one of the Multicast-Event control symbols shall be forwarded. The others may be forwarded or discarded .', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'Multicast-Event control symbols have the highest priority for transmission on a link and can be embedded in packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'The maximum value of Multicast-Event forwarding delay and delay variation shall be defined in switch device specification.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.5.3.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.5.3.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
'ackIDs are always issued sequentially (exception when a retry or error causes the device to back up)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Switch devices shall not allow data to be corrupted internal to the device without detection.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'ackIDs are only accepted sequentially', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Every packet causes an acknowledge control symbol with the corresponding ackID field', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Successful reception of 32 packets results in linear progression though all possible ackID_status/packet_ackID values. ackID_status after receipt of packet n is n+1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Device must send acknowledge control symbols in same order as packets are received (ackIDs are issued sequentially)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Device detects Output link errors', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Received “packet-not-accepted” control symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Acknowledge control symbol time-out', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Any acknowledge control symbol with an unexpected ackID value', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Unexpected Retry Control Symbol', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'LP-Serial packets are delimited for transmission by control symbols. Since packet length is variable, both start-of-packet and end-of-packet delimiters are required.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting'
'The start-of-packet delimiter immediately precedes the first character of the packet or an embedded delimited control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting'
'The control symbol marking the end of a packet (packet termination) immediately follows the last character of the packet or the end of an embedded delimited control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting'
'The following control symbols are used to delimit packets: Start-of-packet, End-of-packet, Stomp, Restart-from-retry and any Link-request.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting'
'The beginning of a packet shall be marked by a start-of-packet control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.1 Packet Start', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.1 Packet Start', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.1 Packet Start', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.1 Packet Start'
'A packet shall be terminated in one of the following three ways:', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'The end of a packet is marked with an end-of-packet control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1.2A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'The end of a packet is marked with a start-of-packet control symbol that also marks the beginning of a new packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1.2A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'The packet is canceled by a restart-from-retry, stomp, or any link-request control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.1.2A3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
'Each packet requires an identifier to uniquely identify its acknowledgment control symbol. The acknowledge ID (ackID) is 5 bits long when using short control symbols and 6 bits long when using long control symbols.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'A maximum of 2N-1 outstanding unacknowledged packets shall be allowed at any one time(N is the number of bits in the ackID field).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'The value of ackID assigned to the first packet transmitted after a reset shall be 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'The values of ackID assigned to subsequent packets shall be in increasing numerical order, wrapping back to 0 on overflow.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'The ackID assigned to a packet indicates the order of the packet transmission and is independent of the virtual channel assignment of the packet. When acknowledgement control symbols are received containing VC specific information (e.g., buf_status), the transmitter side of the port must reassociate that information with the correct VC based on the returned ackID.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
'Within VC0 each packet has a priority. The priority is carried in the prio field of the packet and has four possible values: 0, 1, 2, or 3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Packet priority increases with the priority value with 0 being the lowest priority and 3 being the highest.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Within VC0 each packet has optionally a critical request flow. The critical request flow is carried in the CRF bit.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Devices that do not support the CRF bit treat it as reserved, setting it to logic 0 on transmit and ignoring it on receive.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Packets with the same priority level and CRF bit setting cannot pass each other. Packets with the CRF bit set at a given priority are allowed to pass packets with the CRF bit clear at the same priority.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'When a transaction is encapsulated in a packet for transmission, the transaction request flow indicator (flowID) of the transaction is mapped into the prio field (and optionally the CRF bit) of the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'If the CRF bit is not supported, VC0 transaction request flows are mapped according to Part 6, Table 5-2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'If the CRF bit is supported, the VC0 transaction request flows are mapped according to Part 6, Table 5-3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Flows for VCs 1-8 (A and higher) are mapped according to Part 6, Table 5-4.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'Transaction requests that require responses, and their corresponding responses, must use VC0 with the appropriate priority.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.6.3J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
'For software management, the request is generated through ports in the configuration space of the sending device.  An external host write of a command to the link-request register with an I/O logical specification maintenance write transaction causes a link-request control symbol to be issued onto the output port of the device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Only one link-request can be outstanding on a link at a time.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The device that is linked to the sending device shall respond with a link-response control symbol if the link-request command required it to do so.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The external host retrieves the link-response by polling the link-response register with I/O logical maintenance read transactions.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'A device with multiple RapidIO interfaces has a link-request and a link-response register pair for each corresponding RapidIO interface.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The automatic error recovery mechanism relies on the hardware generating link-request/input-status control symbols under the transmission error conditions described in Section 5.13.2.1, "Recoverable Errors" and using the corresponding link-response information to attempt recovery.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'A device receiving a link-request/reset-device control symbol shall not perform the reset function unless it has received four link-request/reset-device control symbols in a row without any intervening packets or other control symbols, except status control symbols.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The link-request/reset-device control symbol does not require a response.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The input-status command of the link-request/input-status control symbol is used by the hardware to recover from transmission errors.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'If the input port had stopped due to a transmission error that generated a packet-not-accepted control symbol back to the sender, the link-request/input-status control symbol acts as a link-request/restart-from-error control symbol, and the receiver is re-enabled to receive new packets after generating the link-response control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The link-request/input-status control symbol may also be used to restart the receiving device if it is waiting for a restart-from-retry control symbol after retrying a packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The link-request/input-status control symbol requires a response.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'A port receiving a link-request/input-status control symbol returns a link-response control symbol which contains the "port_status" and "ackID_status".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7L1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The status indications are limited to the definitions which are described in Table 3-6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7L2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The retry-stopped state indicates that the port has retried a packet and is waiting to be restarted. This state is cleared when a restart-from-retry (or a link-request/input-status) control symbol is received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'The error-stopped state indicates that the port has encountered a transmission error and is waiting to be restarted. This state is cleared when a link-request/input-status control symbol is received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.7N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
'Retried packet must eventually be re-transmitted', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'An error free packet of priority N is rejected if insufficient buffer space exists. The receiving port sets the ‘Input Retry-stopped’ bit to 1 in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'Device supports receiver-controlled flow control.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'Device sends buf_status=0x1F in all appropriate control symbols (packet-accepted, packet-retry, status).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'Device supports transmitter-controlled flow control.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 2', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'Device sends the number of maximum length packet buffers currently available for packet reception (or 0x1E in case this number is greater than 0x1E) in buf_status field in appropriate control symbols (packet-accepted, packet-retry, status). A port may report a smaller number of buffers than it actually has available, but it shall not report a greater number.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 2B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'When using transmitter-controlled flow control, a packet for which the receiver has indicated that it has buffers is never retried for reason of lack of resources in accordance with buffer prioritization rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 3', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'Device shall send a control symbol containing the buf_status field to its link partner at least once every 1024 code groups after an 1x/4x LP-Serial link is initialized.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'Device encountering a packet retry situation follows the defined retry behavior. Further discussion of this point can be found in Part 6, Sec. A.2.1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Packet retry situation is an internal hazard or a packet is cancelled when the “Port OK” bit is set in the Port n Error and Status CSR, with the following exception. If the packet was canceled with a link-request/input-status control symbol or Restart-From-Retry control symbol, this is not a packet retry situation.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Change the “Input Retry-stopped” bit to 1 in the Port n Error and Status CSR when a packet retry situation has been detected. If packet has been canceled with unexpected restart-from-retry (i.e. input port received restart-from-retry canceling the packet while the “Port OK” bit is set to 1 in the Port n Error and Status CSR), also trigger output error recovery.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Send a packet-retry control symbol with the expected ackID value', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Device silently discards packets when the “Input Retry-stopped” bit is set in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Device must detect control symbol errors when the “Input Retry-stopped” bit is set in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Change the “Input Retry-stopped” bit to 0 in the Port n Error and Status CSR when a restart-from-retry or a restart-from-error (link-request/input-status) control symbol is received', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 11F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Device receiving packet-retry control symbol follows the defined retry behavior. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Change the “Output Retry-stopped” bit to 1 in the Port n Error and Status CSR when a packet-retry control symbol is received. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Complete transmission of current packet if applicable, don’t transmit new packets. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Send a restart-from-retry control symbol to the receiving device. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Change the “Output Retry-stopped” bit to 0 in the Port n Error and Status CSR when the output port internal retry recovery procedure is complete. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Begin re-transmitting packets from the returned expected ackID value. Further discussion of this point can be found in Part 6, Sec. A.2.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-8. General device 1x/4x LP-Serial physical layer packet transmission list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Device supports flow control mode negotiation procedure.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 2A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
'If device supports transmitter-controlled flow control and detects that its link partner also supports transmitter-controlled flow control, it shall use transmitter-controlled flow control. Otherwise, it shall use receiver-controlled flow control.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.7.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-11. General device 1x/4x LP-Serial physical layer flow control list', 'Item 2A1', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
'Packets can be canceled using stomp, restart-from-retry, or link-request control symbols', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'Device sends packet-retry control symbol for canceled packet, except when either the “Input Retry-stopped” or “Input Error-stopped” bits are set in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'Cancellation of a packet during transmission/reception of the packet shall not result in any errors. Note: Cancellation by unexpected Restart-from-Retry results in input error recovery. This should not result in the detection of any other errors', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 10B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'Reception of valid packets after a packet has been cancelled, but before the Input Retry-Stopped Recovery Process has been completed, shall not result in any errors.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-9. General device 1x/4x LP-Serial physical layer packet reception list', 'Item 10C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
'Each packet transmitted across a LP-Serial link shall be acknowledged by the receiving port with a packet acknowledgment control symbol with one exception as stated in 5.8C.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'Packets shall be acknowledged in the order in which they were transmitted (ackID order) with exception stated in 5.8C.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'The exception is when an event has occurred that caused a port to enter the Input Error-stopped state. CT mode packets accepted by a port after the port entered the Input Error-stopped state and before the port receives a link-request/input-status control symbol shall not be acknowledged.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'To associate packet acknowledgment control symbols with transmitted packets, each packet shall be assigned an ackID value according to the rules of Section 5.6.2, "Acknowledgment Identifier" that is carried in the ackID field of the packet and the packet_ackID field of the associated acknowledgment control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'The LP-Serial link RT protocol uses retransmission to recover from packet transmission errors or a lack of receive buffer resources. To enable packet retransmission, a copy of each RT packet transmitted across a LP-Serial link shall be kept by the sending port until either a packet-accepted control symbol is received for the packet or the sending port determines that the packet has encountered an unrecoverable error condition.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'The LP-Serial link CT protocol does not use packet retransmission. CT mode packets that are corrupted by transmission errors or that are not accepted because of a lack of receive buffer resources are discarded and lost. Therefore, a port need not retain a copy of a CT mode packet whose transmission has been completed.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'The LP-Serial link protocol uses the ackID value carried in each packet to ensure that no RT mode packets are lost due to transmission errors. A port shall accept packets from a LP-Serial link only in sequential ackID order with one exception as stated in 5.8H and 5.8I.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'The exception is when an event has occurred that caused a port to enter the Input Error-stopped state. A CT mode packet received by a port after the port entered the Input Error-stopped state and before the port receives a link-request/input-status control symbol shall be accepted by the port without regard to the value of the packets ackID field if the packet is otherwise error free and there are adequate receive buffer resources to accept the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'The value that is maintained by the port of the ackID expected in the next packet shall not be changed by the acceptance of CT packets after the port entered the Input Error-stopped state and before the port receives a link-request/input-status control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'In order to prevent switch processing element internal errors, such as SRAM soft bit errors, from silently corrupting a packet and the system,switch processing elements shall maintain packet error detection coverage while a packet is passing through the switch.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.8J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'In a processing element, a higher priority packet generated before a lower priority packet with the same source ID and destination ID is always transmitted before the lower priority packet.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Packets received by a processing element are processed in the order they were received.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Device is compliant to packet delivery ordering rules.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch shall not alter the priority of a packet.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Packet forwarding decisions made by a switch processing element shall provide a consistent output port selection which is based solely on the value of the destinationID field carried in the packet.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch processing element shall not change the order of packets comprising a transaction request flow (packets with the same sourceID, the same destinationID, the same priority, the same CRF value (if supported), and ftype != 8) as the packets pass through the switch.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch processing element shall not allow lower priority non-maintenance packets (ftype != 8) to pass higher priority non-maintenance packets with the same sourceID and destinationID as the packets pass through the switch.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'A switch processing element shall not allow a priority N maintenance packet (ftype = 8) to pass another maintenance packet of priority N or greater that takes the same path through the switch (same switch input port and same switch output port) and has the same CRF value, if supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-10. General device 1x/4x LP-Serial physical layer switch device specific list', 'Item 1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
'Every RapidIO LP-Serial port shall support receiver-controlled flow control as implemented according to Section 5.9.1', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9 Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9 Flow Control'
'A port signals its link partner that it is operating in receiver-controlled flow control mode by setting the buf_status field to all 1s in every control symbol containing the field that the port transmits.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1 Receiver-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1 Receiver-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1 Receiver-Controlled Flow Control'
'A port operating in receiver-controlled flow control mode accepts or rejects each inbound error free packet based on whether the receiving port has enough buffer space available for the VC and the priority level of the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1 Receiver-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1 Receiver-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1 Receiver-Controlled Flow Control'
'If buffer space is not available, the port rejects the packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.1 Reliable Traffic VC Receivers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.1 Reliable Traffic VC Receivers'
'If multiple VCs are active, and the VC is in reliable traffic mode, the rejected packet shall be acknowledged with the packet-not-accepted control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.1 Reliable Traffic VC Receivers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.1 Reliable Traffic VC Receivers'
'If buffer space is not available, and the VC is in CT mode, the packet is acknowledged as accepted, and the packet is discarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.2 Continuous Traffic VC Receivers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.2 Continuous Traffic VC Receivers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.2 Continuous Traffic VC Receivers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.2 Continuous Traffic VC Receivers'
'It is a requirement that implementers include this functionality (retry protocol) in the channel design to be backward compatible with existing RapidIO interfaces.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'When a port rejects a packet, it immediately enters the Input Retry-stopped state and follows the Input Retry-stopped recovery process specified in Section 5.9.1.4, "Input Retry-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'A port that receives a packet-retry control symbol immediately enters the Output Retry-stopped state and follows the Output Retry-stopped recovery process specified in Section 5.9.1.5, "Output Retry-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
'When the input side of a port operating with only VC0 active (single VC mode) retries a packet, it immediately enters the Input Retry-stopped state.  To recover from this state, the input side of the port takes the following actions.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Discards the rejected or canceled packet without reporting a packet error and ignores all subsequently received packets while the port is in the Input Retry-stopped state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'Causes the output side of the port to issue a packet-retry control symbol containing the ackID value of the retried packet in the packet_ackID field of the control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'When a restart-from-retry control symbol is received, exit the Input Retry-stopped state and resume packet reception.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
'To recover from the Output Retry-stopped state, the output side of a port takes the following actions.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Immediately stops transmitting new packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Resets the link packet acknowledgment timers for all transmitted but unacknowledged packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Transmits a restart-from-retry control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Backs up to the first unaccepted packet (the retried packet) which is the packet whose ackID value is specified by the packet_ackID value contained in the packet-retry control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'Exits the Output Retry-stopped state and resumes transmission with either the retried packet or a higher priority packet which is assigned the ackID value contained in the packet_ackID field of the packet-retry control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.1.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.1.5F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
'A port signals its link partner that it is operating in transmitter-controlled flow control mode by setting the buf_status field to a value different from all 1s in every control symbol containing the field that the port transmits.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'The value conveyed by the buf_status field is the number of maximum length packet buffers currently available for packet reception up to the limit that can be reported in the field.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'A port informs its link partner when the number of free buffers available for packet reception changes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'A port shall send a control symbol containing the buf_status field to its link partner no less often than the minimum rate specified in Section 5.5.3.2, "Buffer Status Maintenance".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'When a port implements more than VC0, the value of buf_status is kept on a per VC basis by the receiving port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'When a packet-accepted symbol is returned, the buf_status field is filled with the status for the specific VC that the packet was sent to.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'When sending buf_status asynchronously (not in response to any specific packet), the status control symbol is used for VC0, and the VC_status control symbol is used for VCs 1-8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'A port whose link partner is operating in transmitter-control flow control mode should never receive a packet-not-accepted (or packet-retry control symbol if operating in single VC mode) from its link partner unless the port has transmitted more packets than its link partner has receive buffers, has violated the rules that all input buffers may not be filled with low priority packets or there is some fault condition.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'If a port, operating in single VC mode, for whose link partner is operating in transmitter-control flow control mode, receives a packet-retry control symbol, the output side of the port immediately enters the Output Retry-stopped state and follows the Output Retry-stopped recovery process specified in Section 5.9.1.5, "Output Retry-Stopped Recovery Process".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
'In transmitter-controlled flow control, the transmitter manages the packet receive buffers in the receiver and shall not violate the rules in Section 5.12, "Deadlock Avoidance" concerning the acceptance of packets by ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.3 Receive Buffer Management', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.1 Receive Buffer Management', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.1 Receive Buffer Management', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.1 Receive Buffer Management'
'For VCs 1-8, packets within the same VC are equal in priority and always kept in order. The only requirement is that once a given amount of buffers is reported by the receiver to the transmitter those buffers shall remain available for packets for that VC.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.3 Receive Buffer Management', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.1 Receive Buffer Management', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.1 Receive Buffer Management', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.1 Receive Buffer Management'
'The value in the buf_status field does not account for packets that have been transmitted by the VC but not acknowledged by its link partner.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.4 Effective Number of Free Receive Buffers', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.2 Effective Number of Free Receive Buffers', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.2 Effective Number of Free Receive Buffers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.2 Effective Number of Free Receive Buffers'
'The link partner accepts or rejects these (speculatively) packets on a packet by packet basis in exactly the same way it would if operating in receiver-controlled flow control mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.2.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.5 Speculative Packet Transmission', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.3 Speculative Packet Transmission', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.3 Speculative Packet Transmission', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.3 Speculative Packet Transmission'
'Immediately following the initialization of a link, each port begins sending status control symbols to its link partner. The value of the buf_status field in these control symbols indicates to the link partner the flow control mode supported by the sending port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
'If the port and its link partner both support transmitter-controlled flow control, then both ports shall use transmitter-controlled flow control. Otherwise, both ports shall use receiver-controlled flow control.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
'If multiple VCs are used, then a port shall have either all channels in receiver based flow control or all channels in transmitter based flow control. All status and VC_status control symbols shall be consistent in their buf_status reporting in this regard.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 5', '5.9.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 5 LP-Serial Protocol', 'Item 5.9.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-1. General device 8/16 LP-LVDS physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
'All registers are 32 bits in size, and aligned to 32 bit boundaries.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
'Writes to reserved CSRs and reserved Extended Features register bits do not affect operation of the device. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
'Reads to reserved CSRs and reserved Extended Features registers return logic 0s when read. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
'All registers in the 1x/4x/LP-Serial Physical Layer Specification Extended Features data structure can be read and/or written, as per constraints specified in Part 6, Chapter 6. The Extended Features Space is located at bytes offsets 0x0100 through 0xFFFC of the device configuration space.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
'Reads to reserved CSRs and reserved Extended Features register bits return logic 0s. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'Writes to reserved CSRs and reserved Extended Features registers do not affect operation of the device. Applied to Physical Layer CSRs and Extended Features Space.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-1. General device 1x/4x LP-Serial physical layer general compliance list', 'Item 20', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'LP-Serial registers utilize the Extended Features blocks and can be accessed using RapidIO Part 1: Input/Output Logical Specification maintenance operations.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'Read and write accesses to reserved register offsets shall terminate normally and not cause an error condition in the target device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'LP-Serial registers shall be mapped according to Table 6-1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'All register maps described in this session can be extended or shortened if more or less port definitions are required for a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'If less than 16 ports are defined, remaining register map offset can be used for another Extended Features block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'Port Maintenance Block Header CSR is read-only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'Port Maintenance Block Header CSR has the proper Extended Features block ID in the EF_ID field.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'Accesses to reserved registers and register bits shall follow Table 6-2 , this applies to all registers specified in Chapter 6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register and Bit Behavior', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register, Bit and Bit Field Value Behavior', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.3 Reserved Register, Bit and Bit Field Value Behavior', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.3 Reserved Register, Bit and Bit Field Value Behavior'
'Every processing element shall contain a set of registers that allows an external processing element to determine its capabilities using the I/O logical maintenance read operation.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)'
'All registers are 32 bits wide and are organized and accessed in 32-bit (4 byte) quantities, although some processing elements may optionally allow larger accesses.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)'
'CARs are read-only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)'
'CARs are big-endian with bit 0 the most significant bit.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)'
'Processing Elements Features CAR is read-only, and is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'The values of Re-transmit Suppression Support and CRF Support are implementation dependent.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12M1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'If the Re-transmit Suppression Support bit is set (bit 25 of the Processing Elements Features CAR), suppression of error recovery on packet CRC errors is supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'The Re-transmit Suppression Mask field is only valid if bit 25 of the Processing Elements Features CAR is set. Otherwise, this field acts as reserved bits.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Error recovery suppression is disabled if the entire Re-transmit Suppression Mask field is set to 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Packets of a specific flow may have their re-transmission suppressed if the corresponding bit of the Re-transmit Suppression Mask is set in the Port n Control CSR, as defined in the version 1.3 RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'Bit Settings of Processing Element Features CAR shall be mapped as in  table 6-3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'The multiport bit shall be implemented by devices that support the LP-Serial IDLE2 sequence, but is optional for devices that do not support the LP-Serial IDLE2 sequence. If this bit is not implemented it is Reserved.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'If the multiport bit is implemented, the Switch Port Information CAR at Configuration Space Offset 0x14 shall be implemented regardless of the state of bit 3 of the Processing Element Features CAR.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'The CRF bit should be set to 1 if PE supports CRF, otherwise set it to 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.4.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'All registers in the LP-Serial Extended Feature Blocks are 32 bits in length and aligned to 32 bit boundaries.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5 LP-Serial Extended Feature Blocks', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5 LP-Serial Extended Feature Blocks'
'All registers in the 1x/4x/LP-Serial Physical Layer Specification Extended Features data structure can be read and/or written, as per constraints specified in Part 6, Chapter 6. The Extended Features Space is located at bytes offsets 0x0100 through 0xFFFC of the device configuration space.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5 LP-Serial Extended Feature Blocks', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5 LP-Serial Extended Feature Blocks'
'All register maps described in this session can be extended or shortened if more or less port definitions are required for a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
'This Extended Features register block is assigned Extended Features block ID=0x0001.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
'Registers of the RapidIO LP-Serial Extended Features Block for generic end point devices shall be mapped according to Table 6-4.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
'If less than 16 ports are defined, remaining register map offset can be used for another Extended Features block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
'The Block Offset is the offset relative to the 16-bit Extended Features Pointer (EF_PTR) that points to the beginning of the block. The address of a byte in the block is calculated by adding the block byte offset to EF_PTR that points to the beginning of the block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
'This Extended Features register block is assigned Extended Features block ID=0x0002.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option'
'Registers generic RapidIO LP-Serial end point devices with software assisted error recovery shall be mapped according to Table 6-5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option'
'All register maps described in this session can be extended or shortened if more or less port definitions are required for a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option'
'If less than 16 ports are defined, remaining register map offset can be used for another Extended Features block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option'
'Port Maintenance Block Header CSR is read-only, and is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header CSR has the proper Extended Features block ID in the EF_ID field.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header EF_PTR field reset value is implementation dependant.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Link Time-out Control CSR; reset value of time-out value field is 0xFFFFFF', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 0-23 are writable, and time-out value varies with value written.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 24-31 cannot change value from 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Link-request control symbol to link-response control symbol time-out. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Any transmission error encountered during error recovery. Note: Some transmission errors cause subsequent protocol violations. The recovery algorithm can be used to recover from multiple transmission errors but that behavior is not required for compliance.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'When a required message request has not been received within the specified time-out interval, the Message Request Time-out bit is set to 1', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'Port Response Time-out Control CSR; reset value of the time-out value field is 0xFFFFFF (end point devices only)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'Port Response Time-out Control CSR Bits 0-23 are writable, and time-out value varies with value written.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'Port Response Time-out Control CSR Bits 24-31 cannot change value from 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'Port General Control CSR; reset value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Host field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Master Enable field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Discovered field is set to 1 as soon as a maintenance write request is received to this register bit and if Discovered bit is 0 after reset for this device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
'Transmission of a port write causes the port-write Pending status bit in the Port n Error and Status CSR to be set to 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
'Port n Error and Status CSR; reset value is 0x00000001', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
'Verify that fields in the Port n Error and Status CSR are set on the appropriate conditions.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
'Verify that the following fields are cleared by writing 1 to them: Output Retry-encountered, Output Error-encountered, Input Error-encountered, Post-write Pending, Port Error.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
'Verify that the following fields do not change their values when written to: Output Retried, Output Retry-stopped, Output Error-stopped, Input Retry-stopped, Input Error-stopped, Port OK, Port Un-initialized', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
'Port n Control CSR is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the following fields is implementation dependant: Port Width, Initialized Port Width, Output Port Enable, Input Port Enable (if applicable, also Multicast Event Participant, Enumeration Boundary).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the following fields is logic 0s: Port Width Override, Port Disable, Error Checking Disable (if applicable, also Re-transmit Suppression Mask).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the Port Type field is implementation defined.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'bits 13, 15-19, 28-30 are reserved (always logic 0s). Any bits not included in the implementation are also reserved.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The following fields are read-only: Port Width, Initialized Port Width, Port Type. All other fields of the Port n Control CSR are read/write, if the implementation supports their existence.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'A software write to the Port Width Override bits will cause a port to re-initialize.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'If the Re-transmit Suppression Support bit is set (bit 25 of the Processing Elements Features CAR), suppression of error recovery on packet CRC errors is supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'If the Re-transmit Suppression Support bit is set (bit 25 of the Processing Elements Features CAR), suppression of error recovery on packet CRC errors is supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'If the Re-transmit Suppression Support bit is set (bit 25 of the Processing Elements Features CAR), suppression of error recovery on packet CRC errors is supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'If the Re-transmit Suppression Support bit is set (bit 25 of the Processing Elements Features CAR), suppression of error recovery on packet CRC errors is supported.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The Re-transmit Suppression Mask field is only valid if bit 25 of the Processing Elements Features CAR is set. Otherwise, this field acts as reserved bits.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The Re-transmit Suppression Mask field is only valid if bit 25 of the Processing Elements Features CAR is set. Otherwise, this field acts as reserved bits.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The Re-transmit Suppression Mask field is only valid if bit 25 of the Processing Elements Features CAR is set. Otherwise, this field acts as reserved bits.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The Re-transmit Suppression Mask field is only valid if bit 25 of the Processing Elements Features CAR is set. Otherwise, this field acts as reserved bits.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Error recovery suppression is disabled if the entire Re-transmit Suppression Mask field is set to 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Error recovery suppression is disabled if the entire Re-transmit Suppression Mask field is set to 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Error recovery suppression is disabled if the entire Re-transmit Suppression Mask field is set to 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Error recovery suppression is disabled if the entire Re-transmit Suppression Mask field is set to 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Packets of a specific flow may have their re-transmission suppressed if the corresponding bit of the Re-transmit Suppression Mask is set in the Port n Control CSR, as defined in the version 1.3 RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Packets of a specific flow may have their re-transmission suppressed if the corresponding bit of the Re-transmit Suppression Mask is set in the Port n Control CSR, as defined in the version 1.3 RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Packets of a specific flow may have their re-transmission suppressed if the corresponding bit of the Re-transmit Suppression Mask is set in the Port n Control CSR, as defined in the version 1.3 RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Packets of a specific flow may have their re-transmission suppressed if the corresponding bit of the Re-transmit Suppression Mask is set in the Port n Control CSR, as defined in the version 1.3 RapidIO specification.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.5.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-12. General device 1x/4x LP-Serial physical layer recoverable errors list', 'Item 3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'This Extended Features register block uses extended features block ID=0x0003.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
'Registers of generic RapidIO LP-Serial end point-free devices shall be mapped according to Table 6-6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
'The Block Offset is the offset relative to the 16-bit Extended Features Pointer (EF_PTR) that points to the beginning of the block. The address of a byte in the block is calculated by adding the block byte offset to EF_PTR that points to the beginning of the block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
'All register maps described in this session can be extended or shortened if more or less port definitions are required for a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
'If less than 16 ports are defined, remaining register map offset can be used for another Extended Features block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
'This Extended Features register block is assigned Extended Features block ID=0x0009.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
'Registers of generic RapidIO LP-Serial end point-free devices with software assisted error recovery shall be mapped according to Table 6-7.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
'The Block Offset is the offset relative to the 16-bit Extended Features Pointer (EF_PTR) that points to the beginning of the block. The address of a byte in the block is calculated by adding the block byte offset to EF_PTR that points to the beginning of the block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
'All register maps described in this session can be extended or shortened if more or less port definitions are required for a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
'If less than 16 ports are defined, remaining register map offset can be used for another Extended Features block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.5.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
'All Command and Status registers are 32 bits in length and are aligned to 32 bit boundaries. All CSRs are accessed as 4 byte entities.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 LP-Serial Command and Status Registers (CSRs)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6 LP-Serial Command and Status Registers (CSRs)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6 LP-Serial Command and Status Registers (CSRs)'
'CSRs are big endian with bit 0 the most significant bit.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 LP-Serial Command and Status Registers (CSRs)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6 LP-Serial Command and Status Registers (CSRs)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6 LP-Serial Command and Status Registers (CSRs)'
'Block offset for LP-Serial Register Block Header is 0x0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'The LP-Serial register block header register contains the EF_PTR to the next extended features block and the EF_ID that identifies LP-Serial Extended Feature Block for which this is the register block header.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Bit Settings of LP-Serial Register Block Header shall be implemented according to Part 6, Table 6-8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Block offset of Port n Control CSRs starts from 0x54, add 0x20 for each additional port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'Bit settings of Port n Control 2 CSRs shall follow Part 6, Table 6-18.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The port shall not allow "Baudrate Discovery Enable" bit to be set unless it supports baudrate discovery.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The port shall not allow the "BAUD Enable" bits to be set unless it supports the specified Baud.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'Enable Inactive Lanes bit', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The implementation of this bit is optional. When implemented, this bit allows software to force the lanes of the port that are not currently being used to carry traffic, the "inactive lanes", to be enabled for testing while the "active lanes" continue to carry traffic. If this bit is not implemented itis reserved.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'When a 1x/Nx or 1x/Mx/Nx port is operating in 1x mode where 1<M<N and N = 4, 8 or 16, lanes 0 and 2 are the active lanes and lane 1 and lanes 3 through N-1 are the inactive lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'When a 1x/Mx/Nx port is operating in Mx mode where 1<M<N and N = 4, 8 or 16, lanes 0 through M-1 are the active lanes and lanes M through N-1 are the inactive lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'Use of the test mode enabled by the implementation of the "Enable Inactive Lanes" bit to monitor the behavior of the inactive lanes requires that this bit must be set in both ports and that all link width modes wider than the desired Mx mode must be disabled in the Port n Control CSR of both ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'If implemented, this bit shall not be asserted when the port is connected to a link that includes retimers as defined in Section 4.11.1, "Retimers".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The ports drivers for the inactive lanes are output enabled if and only if the ports Initialization state machine is not in the SILENT or SEEK state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'A continuous IDLE sequence of the same type as is in use on the active lanes shall be transmitted on the inactive lanes when their transmitters are output enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The IDLE sequences transmitted on the inactive lanes shall comply with all rules for that type of IDLE sequence including alignment across the inactive lanes, but they are not required to use the same bit sequences or be aligned in any way relative to the IDLE sequences transmitted on the active lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'If IDLE2 is being used on the active lanes of the port, the inactive lanes of the port shall report their lane number and port width in the CS Field Marker and handle commands carried in the CS Field as if they were active lanes.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10E9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'When the "Data scrambling disable" bit is set, the transmit scrambler and receive descrambler are disabled for control symbol and packet data characters, but the transmit scrambler remains enabled for the generation of pseudo-random data characters for the IDLE2 random data field.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The port shall not let the "Remote Transmit Emphasis Control Enable"  bit be set unless remote transmit emphasis control is supported and the link to which the port is connect is using idle sequence 2 (IDLE2).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'The "1.25G/2.5G/3.125G/5.0G/6.25 G Baud Enable" bits shall reset to "1" if its corresponding "Baud Support" bits are set, otherwise reset to 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.10H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
'Block offset for Port Link Timeout Control CSR is 0x20.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'The port link timeout control register contains the timeout timer value for all ports on a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'The port link timeout is for link events such as sending a packet to receiving the corresponding acknowledge and sending a link-request to receiving the corresponding link-response.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'The port link timeout control register reset value is the maximum timeout interval (all 1s), and represents between 3 and 6 seconds.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Bit Settings of Port Link Timeout Control CSR shall be implemented according to Part 6, Table 6-9.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Port Maintenance Block Header CSR is read-only, and is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header CSR has the proper Extended Features block ID in the EF_ID field.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header EF_PTR field reset value is implementation dependant.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Link Time-out Control CSR; reset value of time-out value field is 0xFFFFFF', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 0-23 are writable, and time-out value varies with value written.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 24-31 cannot change value from 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Link-request control symbol to link-response control symbol time-out. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Any transmission error encountered during error recovery. Note: Some transmission errors cause subsequent protocol violations. The recovery algorithm can be used to recover from multiple transmission errors but that behavior is not required for compliance.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'When a required message request has not been received within the specified time-out interval, the Message Request Time-out bit is set to 1', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Port Response Time-out Control CSR; reset value of the time-out value field is 0xFFFFFF (end point devices only)', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Port Response Time-out Control CSR Bits 0-23 are writable, and time-out value varies with value written.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12C1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Port Response Time-out Control CSR Bits 24-31 cannot change value from 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12C2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Port General Control CSR; reset value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Host field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Master Enable field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Discovered field is set to 1 as soon as a maintenance write request is received to this register bit and if Discovered bit is 0 after reset for this device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)'
'For devices which support end point functionality with software assisted error recovery (EF_ID = 0x0002), the Port n Link Maintenance Request CSR register exists for each port at the correct offset.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'A write to the Port n Link Maintenance Request CSR results in the correct control symbol being sent.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'A read of the Port n Link Maintenance Request CSR returns the last command sent.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'The reset value of the Port n Link Maintenance Request CSR is 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'For a general end point device that supports software assisted error recovery, in the Port n Link Maintenance Request CSRs, the reset value of the command field is logic 0’s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'For devices which support end point functionality with software assisted error recovery (EF_ID = 0x0002), the Port n Link Maintenance Response CSR register exists for each port at the correct offset.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'The first read of the Port n Link Maintenance Response CSR register will return the correct response for the last command sent by the Port n Link Maintenance Request CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'Subsequent reads of the Port n Link Maintenance Response CSR register have the response_valid field cleared.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'The reset value of the Port n Link Maintenance Response CSR register is 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'All bits in the Port n Link Maintenance Response CSR register are read only.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'For a general end point device that supports software assisted error recovery, the Port n Link Maintenance Response CSRs are read only and are compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'Reset values of the response_valid, ackID_status and link_status fields are logic 0s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'For devices which support end point functionality with software assisted error recovery (EF_ID = 0x0002), the Port n Local ackID CSR register exists for each port at the correct offset.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'The Port n Local ackID CSR register always returns the correct value when read locally.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'Writing the Outbound_ackID field will force the retransmission of the corresponding outstanding unacknowledged packet, whose ackID=Outbound_ackID.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'When read from the RapidIO port, the Port n Local ackID CSR register always returns values as if the maintenance read request had not occurred.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'The reset value of the Port n Local ackID CSR register is 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'All fields of the Port n Local ackID CSR registers may be written to.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'Bits 1-4, 8-15, and 24-26 are reserved (always logic 0s).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'For a general end point device that supports software assisted error recovery, in the Port n Local ackID CSRs the reset values of the all fields are logic 0s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'Transmission of a port write causes the port-write Pending status bit in the Port n Error and Status CSR to be set to 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'Port n Error and Status CSR; reset value is 0x00000001', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'Verify that fields in the Port n Error and Status CSR are set on the appropriate conditions.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'Verify that the following fields are cleared by writing 1 to them: Output Retry-encountered, Output Error-encountered, Input Error-encountered, Post-write Pending, Port Error.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'Verify that the following fields do not change their values when written to: Output Retried, Output Retry-stopped, Output Error-stopped, Input Retry-stopped, Input Error-stopped, Port OK, Port Un-initialized', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'Port n Control CSR is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the following fields is implementation dependant: Port Width, Initialized Port Width, Output Port Enable, Input Port Enable (if applicable, also Multicast Event Participant, Enumeration Boundary).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the following fields is logic 0s: Port Width Override, Port Disable, Error Checking Disable (if applicable, also Re-transmit Suppression Mask).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the Port Type field is implementation defined.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'bits 13, 15-19, 28-30 are reserved (always logic 0s). Any bits not included in the implementation are also reserved.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The following fields are read-only: Port Width, Initialized Port Width, Port Type. All other fields of the Port n Control CSR are read/write, if the implementation supports their existence.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'A software write to the Port Width Override bits will cause a port to re-initialize.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.6.2.9', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Block offset for Port Response Timeout Control CSR is 0x24.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'The port response timeout control register contains the timeout timer count for all ports on a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Port Response Timeout is for sending a request packet to receiving the corresponding response packet.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'The port response timeout control register reset value is the maximum timeout interval (all 1s), and represents between 3 and 6 seconds.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Bit Settings of Port Response Timeout Control CSR shall be implemented according to Part 6, Table 6-10.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'Block offset for Port General Control CSR is 0x3C.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'The bits accessible through the Port General Control CSR are bits that apply to all ports in a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Bit settings of Port General Control CSR for generic end point device shall be implemneted according to Part 6, Table 6-11.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Bit settings for General Port Control CSR For generic end point free device shall be implemented according to Part 6, Table 6-12.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Discovered field shall set to 1 as soon as a maintenance write request is received to this register bit and Discovered bit shall be  0 after reset for this device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'A write to one of these registers generates a link-request control symbol on the corresponding RapidIO port interface.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'Bit settings of Port n Link Maintenance Request CSRs shall follow Part 6, Table 6-13.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'The reset value of the command field is 3b000.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'If the field is read, it returns the last written value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.5D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'The reset value of the Port n Link Maintenance Request CSR is 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.5E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
'A read to Port n Link Maintenance Response CSRs returns the status received in a link-response control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Port n Link Maintenance Response CSR is read-only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Bit settings of Port n Link Maintenance Response CSRs shall follow Part 6, Table 6-14.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Response_valid field indicates that the link-response has been received and the status fields are valid. If the link-request does not cause a link-response, this bit indicates that the link-request has been transmitted.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Response_valid field clears on read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'The reset value of the Port n Link Maintenance Response CSR register is 0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Block offset for Port n Local ackID CSRs starts from 0x48, add 0x20 for each additional port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'A read to Port n Local ackID CSRs returns the local ackID status for both the output and input sides of the ports.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Bit settings for Port n Local ackID Status CSRs shall follow Part 6, Table 6-15.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Writing 0b1 to Clr_outstanding_ackIDs bit causes all outstanding unacknowledged packets to be discarded.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'The Clr_outstanding_ackIDs  bit is always logic 0 when read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Outstanding_ackID field indicates the ackID value expected in the next received acknowledge control symbol.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Outbound_ackID field indicates output port next transmitted ackID value. Software writing this field can force retransmission of outstanding unacknowledged packets in order to manually implement error recovery.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Port n Local ackID CSRs reset value is 0x0', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.7H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Block offset of Port n Error and Status CSRs starts from 0x58, add 0x20 for each additional port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Bit settings of Port n Error and Status CSRs shall follow Part 6, Table 6-16.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Idle Sequence 2 Enable" bit should reset to "1" if  "idle Sequence2 Support" bit is set, otherwise reset to "0".', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'The port shall not allow the "Idle Sequence 2 Enable" bit to be set unless idle sequence 2 is supported and shall not allow this bit to be cleared if only idle sequence 2 is supported.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'All fields defined in this register are read only except the "Idle Sequence 2 Enable" bit which is R/W.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Output Retry-encountered" bit is set when "output retry-stopped" bit is set. Once set, remains set until written with a logic 1 to clear.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Output Retried" bit is set when "output retry-stopped" bit is set and is cleared when a packet-accepted or a packet-not-accepted control symbol is received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Output Error-encountered" bit is set when "Output Error-stopped" bit  is set. Once set, remains set until written with a logic 1 to clear.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Input Error-encountered" bit is set when "Input Error-stopped" bit is set. Once set, remains set until written with a logic 1 to clear.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Port-write Pending"  bit is only valid if the device is capable of issuing a maintenance port-write transaction. Once set remains set until written with a logic 1 to clear.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'"Port Error" bit indicates Input or output port has encountered an error from which hardware was unable to recover. Once set, remains set until written with a logic 1 to clear.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.8K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Block offset of Port n Control CSRs starts from 0x5C, add 0x20 for each additional port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'Bit settings of Port n Control CSRs shall follow Part 6, Table 6-17.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'"Port Width Support" field is read-only field. It indicates port width modes supported by the port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'"Initialized Port Width" indicates width of the ports after initialized. It is read-only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'The port shall not allow the enabling of a width mode that is not supported by the port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'A change in the value of the "Port Width Override" and "Extended port width override" field shall cause the port to re-initialize using the new field value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'If output port enable bit is not set, port is stopped and not enabled to issue any packets except to route or respond to I/O logical MAINTENANCE packets.Control symbols are not affected and are sent normally.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'If input port enable bit is not set, port is stopped and only enabled to route or respond I/O logical MAINTENANCE packets. Control symbols are not affected and are sent normally.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'If input port enable bit is not set, the port generates packet-not-accepted control symbols to all received non-maintenance packets.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'An enumeration boundary aware system enumeration algorithm shall honor the "Enumeration Boundary" flag. The algorithm, on either the ingress or the egress port, shall not enumerate past a port with this bit set.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'"Extended Port Width Override" is used and defined in conjunction with the bits in the Port Width Override field.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'"Extended Port Width Support" field indicates additional port width modes supported by the port (read-only).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'The Enumeration Boundary reset value is implementation dependent; provision shall be made to allow the reset value to be configurable if this feature is supported.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.6.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.6.9M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'All registers in this block are 32 bits in length, aligned to a 32-bit (4-byte) boundary and accessed as 4 byte entities, although some processing elements may optionally allow larger accesses.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 LP-Serial Lane Extended Features Block', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 LP-Serial Lane Extended Features Block', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7 LP-Serial Lane Extended Features Block', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7 LP-Serial Lane Extended Features Block'
'This Extended Features register block is assigned Extended Features block ID=0x000D.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 LP-Serial Lane Extended Features Block', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 LP-Serial Lane Extended Features Block', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7 LP-Serial Lane Extended Features Block', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7 LP-Serial Lane Extended Features Block'
'Registers of the RapidIO LP-Serial Lane Extended Features Block shall be mapped according to Part 6, Table 6-19.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
'The Block Offset is the offset relative to the 16-bit Extended Features Pointer (EF_PTR) that points to the beginning of the block. The address of a byte in the block is calculated by adding the block byte offset to EF_PTR that points to the beginning of the block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
'All register maps described in this session can be extended or shortened if more or less port definitions are required for a device.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
'If less than 16 ports are defined, remaining register map offset can be used for another Extended Features block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
'Port Maintenance Block Header CSR is read-only, and is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header CSR has the proper Extended Features block ID in the EF_ID field.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header EF_PTR field reset value is implementation dependant.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'The LP-Serial register block header register contains the EF_PTR to the next extended features block and the EF_ID that identifies LP-Serial Lane Extended Feature Block for which this is the register block header.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Bit settings for LP-Serial Register Block Header shall follow Part 6, Table 6-20.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Port Link Time-out Control CSR; reset value of time-out value field is 0xFFFFFF', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 0-23 are writable, and time-out value varies with value written.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 24-31 cannot change value from 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Link-request control symbol to link-response control symbol time-out. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Any transmission error encountered during error recovery. Note: Some transmission errors cause subsequent protocol violations. The recovery algorithm can be used to recover from multiple transmission errors but that behavior is not required for compliance.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'Block offset of Lane n Status 0 CSRs starts from 0x10, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'Bit settings of Lane n Status 0 CSRs shall follow Part 6, Table 6-21.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'Unless otherwise specified, all bits in this register are read-only (RO).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'If the lane supports the IDLE2 sequence, the value of the "Receiver trained"  bit shall be the same as the value in the "Receiver trained" bit in the CS Field transmitted by the lane.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'The "8B/10B decoding errors"  field indicates the number of 8B/10B decoding errors that have beendetected for this lane since this register was last read. The field is reset to 0x0 when the register is read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'The "Lane_sync state change" bit indicates whether the lane_sync signal for this lane has changed state since the bit was last read. This bit is reset to 0b0 when the register is read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'The "Rcvr_trained state change" indicates whether the rcvr_trained signal for this lane has changed state since the bit was last read. This bit is reset to 0b0 when the register is read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
'Port General Control CSR; reset value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)'
'Verify Host field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)'
'Verify Master Enable field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)'
'Verify Discovered field is set to 1 as soon as a maintenance write request is received to this register bit and if Discovered bit is 0 after reset for this device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)'
'Block offset of Lane n Status 1 CSRs starts from 0x14, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'This register shall be implemented if and only if the lane supports the IDLE2 sequence.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'Only information from error free CS markers and CS fields shall be reported in this register.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'Unless otherwise specified, all bits in this register are read-only (RO).', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'Bit settings of Lane n Status 1 CSRs shall follow Part 6, Table 6-22.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'The"IDLE2 received" bit is R/W. This bit can be reset by writing the bit with the value 0b1. Writing the bit with the value 0b0 does not change the value of the bit.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'When the "IDLE2 information current" bit is asserted, it indicates that the information is from the last IDLE2 CS Marker and CS Field that were received by the lane without detected errors, and that the lanes lane_sync signal has remained asserted since the last CS Marker and CS Field were received.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'The "Values changed" bit is reset when the register is read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
'Transmission of a port write causes the port-write Pending status bit in the Port n Error and Status CSR to be set to 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
'Port n Error and Status CSR; reset value is 0x00000001', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
'Verify that fields in the Port n Error and Status CSR are set on the appropriate conditions.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
'Verify that the following fields are cleared by writing 1 to them: Output Retry-encountered, Output Error-encountered, Input Error-encountered, Post-write Pending, Port Error.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
'Verify that the following fields do not change their values when written to: Output Retried, Output Retry-stopped, Output Error-stopped, Input Retry-stopped, Input Error-stopped, Port OK, Port Un-initialized', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
'The registers shall be implemented in increasing numerical order beginning with the Lane n Status 2 CSR.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Implementation Specific CSRs', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Implementation Specific CSRs', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6 Implementation Specific CSRs', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6 Implementation Specific CSRs'
'Block offset of Lane n Status 2 CSRs starts from 0x18, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.1 Lane n Status 2 CSR  . (Block Offsets 0x18, 38, ..., 3F8)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.1 Lane n Status 2 CSR  . (Block Offsets 0x18, 38, ..., 3F8)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.1 Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.1 Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8)'
'Block offset of Lane n Status 3 CSRs starts from 0x1C, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.2 Lane n Status 3 CSR  . (Block Offsets 0x1C, 3C, ..., 3FC)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.2 Lane n Status 3 CSR  . (Block Offsets 0x1C, 3C, ..., 3FC)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.2 Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.2 Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC)'
'Block offset of Lane n Status 4 CSRs starts from 0x20, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.3 Lane n Status 4 CSR  . (Block Offsets 0x20, 40, ..., 400)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.3 Lane n Status 4 CSR  . (Block Offsets 0x20, 40, ..., 400)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.3 Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.3 Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400)'
'Block offset of Lane n Status 5 CSRs starts from 0x24, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.4 Lane n Status 5 CSR  . (Block Offsets 0x24, 44, ..., 404)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.4 Lane n Status 5 CSR  . (Block Offsets 0x24, 44, ..., 404)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.4 Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.4 Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404)'
'Block offset of Lane n Status 6 CSRs starts from 0x28, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.5 Lane n Status 6 CSR  . (Block Offsets 0x28, 48, ..., 408)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.5 Lane n Status 6 CSR  . (Block Offsets 0x28, 48, ..., 408)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.5 Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.5 Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408)'
'Block offset of Lane n Status 7 CSRs starts from 0x2c, add 0x20 for each lane increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.7.2.4.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.7.2.4.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR  . (Block Offsets 0x2C, 4C, ..., 40C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR  . (Block Offsets 0x2C, 4C, ..., 40C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)'
'Port n Control CSR is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the following fields is implementation dependant: Port Width, Initialized Port Width, Output Port Enable, Input Port Enable (if applicable, also Multicast Event Participant, Enumeration Boundary).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the following fields is logic 0s: Port Width Override, Port Disable, Error Checking Disable (if applicable, also Re-transmit Suppression Mask).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'Reset value of the Port Type field is implementation defined.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'bits 13, 15-19, 28-30 are reserved (always logic 0s). Any bits not included in the implementation are also reserved.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'The following fields are read-only: Port Width, Initialized Port Width, Port Type. All other fields of the Port n Control CSR are read/write, if the implementation supports their existence.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'A software write to the Port Width Override bits will cause a port to re-initialize.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.7.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'This Extended Features register block is assigned Extended Features block EF_ID=0x000A.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Virtual Channel Extended Features Block', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Virtual Channel Extended Features Block', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8 Virtual Channel Extended Features Block', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8 Virtual Channel Extended Features Block'
'The virtual channel registers for RapidIO LP-Serial devices shall be mapped according to Part 6, Table 6-23.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.2 Register Map'
'The default method is to configure VC operation when the channel is quiescent either by protocol, or by holding the master enable in the disabled state.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.1.B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.2 Register Map', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.2 Register Map'
'Port Maintenance Block Header CSR is read-only, and is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header CSR has the proper Extended Features block ID in the EF_ID field.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Port Maintenance Block Header EF_PTR field reset value is implementation dependant.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12A2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'Block offset of the "VC Register Block Header" register is 0x0.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 VC Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)'
'The LP-Serial VC register block header register contains the EF_PTR to the next extended features block and the EF_ID that identifies this as the Virtual Channel Extended Features Block.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 VC Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)'
'Bit settings of VC Register Block Header shall follow Part 6, Table 6-24.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 VC Register Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)'
'Port Link Time-out Control CSR; reset value of time-out value field is 0xFFFFFF', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 0-23 are writable, and time-out value varies with value written.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Port Link Time-out Control CSR Bits 24-31 cannot change value from 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12B2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Link-request control symbol to link-response control symbol time-out. Further discussion of this point can be found in Part 6, Sec. A.3.2.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Any transmission error encountered during error recovery. Note: Some transmission errors cause subsequent protocol violations. The recovery algorithm can be used to recover from multiple transmission errors but that behavior is not required for compliance.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-13. General device 1x/4x LP-Serial physical layer non-recoverable errors list', 'Item 4', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'Block Offset of the "Port n VC Control and Status Registers" starts from 0x20, add 0x20 for each port increment.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'Bit settings of  Port n VC Control and Status Registers shall follow Part 6, Table 6-25.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'Implementers are required to support a maximum VC refreshing period of at least 1024 x 16 = 16K code groups in size.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'The maximum possible VC refreshing period that can be supported is 1024 x 256 = 256K code groups. Writing to this field with a value greater than the maximum supported value by the port will set the field to the maximum value supported by the port.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'CT mode must be implemented in the highest VCs first to allow this simplified programming model.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'VCs not supporting CT operation are indicated by not allowing the "CT Mode" bits to set.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'"VCs Enable" Bits 24-27, and any bits associated with unimplemented VCs need not be writable, but must return 0 when read.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'Setting the "VCs Enable" field to a value larger than the number of VCs supported as indicated in "VCs Support" field. Will result in only VC0 being enabled.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'Port General Control CSR; reset value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Host field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Master Enable field accurately reflects the capabilities of the device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Verify Discovered field is set to 1 as soon as a maintenance write request is received to this register bit and if Discovered bit is 0 after reset for this device.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12D3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
'Block Offset of the "Port n VC0 BW Allocation Registers" starts from 0x24, add 0x20 for each port increament.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'Bit settings of Port n VC0 BW Allocation CSR shall follow Part 6, Table 6-26.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'The "VC0 Bandwidth Reservation Capable" bit indicates whether the device supports VC0 bandwidth reservation scheduling.  This bit is read only.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'The bandwidth allocation value is left justified based on precision. Bits are ignored based on the precision value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'When VC0 in strict priority mode (default mode),traffic on VC0 is serviced before any of the other VCs. The remaining bandwidth is then divided according to the percentages in the bandwidth allocations.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'Optionally, VC0 may be included in the bandwidth reservation scheduling. In this case, the priorities within VC0 are serviced when VC0 is allocated bandwidth on the link. VC0 activity cannot cause the other VCs to receive less than their allocation of bandwidth in this mode.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'The Bandwidth Reservation Precision field is used to indicate the granularity of bandwidth scheduling for the port. The value in this register applies to the subsequent BW Allocation Registers as well.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'The value programmed in the BW Allocation Registers is a binary fraction based on the percentage of the overall total bandwidth. 100% bandwidth is represented by a value of 1.000.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'if the percentage results in a value smaller than the precision, a value of 0 could result in a VC getting no service. The precision value allows the bandwidth allocation algorithm to round up or down based on the dividing point, and to detect and round up a zero value to allocate at least a minimal increment of bandwidth.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'The total of all the  allocations should not exceed 100%.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.3K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'For devices which support end point functionality with software assisted error recovery (EF_ID = 0x0002), the Port n Link Maintenance Request CSR register exists for each port at the correct offset.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)'
'A write to the Port n Link Maintenance Request CSR results in the correct control symbol being sent.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)'
'A read of the Port n Link Maintenance Request CSR returns the last command sent.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)'
'The reset value of the Port n Link Maintenance Request CSR is 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12G3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)'
'For a general end point device that supports software assisted error recovery, in the Port n Link Maintenance Request CSRs, the reset value of the command field is logic 0’s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '2.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '3.2', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)', '4.0', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)'
'Block Offset of the "Port n VCx BW Allocation Registers" is based on VC number, it shall be mapped according to table 6-23.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
'Each Port n VCx BW Allocation CSR register supports 2 VCs. Bit settings of the register  shall follow Part 6, Table 6-28.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
'The bandwidth allocation value is left justified based on precision. Bits are ignored based on the precision value.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
'If the VC is not enabled, its bandwidth allocation bits are treated as reserved.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
'A value of 0 for bandwidth allocation results in no service being given to that VC.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
'VCs initialize with a value of zero and remain inactive until allocated bandwidth.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 6', '6.8.2.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 6 LP-Serial Registers', 'Item 6.8.2.4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
'For devices which support end point functionality with software assisted error recovery (EF_ID = 0x0002), the Port n Link Maintenance Response CSR register exists for each port at the correct offset.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'The first read of the Port n Link Maintenance Response CSR register will return the correct response for the last command sent by the Port n Link Maintenance Request CSR.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Subsequent reads of the Port n Link Maintenance Response CSR register have the response_valid field cleared.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'The reset value of the Port n Link Maintenance Response CSR register is 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'All bits in the Port n Link Maintenance Response CSR register are read only.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12H4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'For a general end point device that supports software assisted error recovery, the Port n Link Maintenance Response CSRs are read only and are compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'Reset values of the response_valid, ackID_status and link_status fields are logic 0s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12K1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
'For devices which support end point functionality with software assisted error recovery (EF_ID = 0x0002), the Port n Local ackID CSR register exists for each port at the correct offset.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'The Port n Local ackID CSR register always returns the correct value when read locally.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Writing the Outbound_ackID field will force the retransmission of the corresponding outstanding unacknowledged packet, whose ackID=Outbound_ackID.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'When read from the RapidIO port, the Port n Local ackID CSR register always returns values as if the maintenance read request had not occurred.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'The reset value of the Port n Local ackID CSR register is 0.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'All fields of the Port n Local ackID CSR registers may be written to.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Bits 1-4, 8-15, and 24-26 are reserved (always logic 0s).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12I6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'For a general end point device that supports software assisted error recovery, in the Port n Local ackID CSRs the reset values of the all fields are logic 0s.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
'Transmission of a port write causes the port-write Pending status bit in the Port n Error and Status CSR to be set to 1.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Port n Error and Status CSR; reset value is 0x00000001', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Verify that fields in the Port n Error and Status CSR are set on the appropriate conditions.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Verify that the following fields are cleared by writing 1 to them: Output Retry-encountered, Output Error-encountered, Input Error-encountered, Post-write Pending, Port Error.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Verify that the following fields do not change their values when written to: Output Retried, Output Retry-stopped, Output Error-stopped, Input Retry-stopped, Input Error-stopped, Port OK, Port Un-initialized', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12E3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
'Port n Control CSR is compliant with the following:', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'Reset value of the following fields is implementation dependant: Port Width, Initialized Port Width, Output Port Enable, Input Port Enable (if applicable, also Multicast Event Participant, Enumeration Boundary).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'Reset value of the following fields is logic 0s: Port Width Override, Port Disable, Error Checking Disable (if applicable, also Re-transmit Suppression Mask).', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'Reset value of the Port Type field is implementation defined.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'bits 13, 15-19, 28-30 are reserved (always logic 0s). Any bits not included in the implementation are also reserved.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'The following fields are read-only: Port Width, Initialized Port Width, Port Type. All other fields of the Port n Control CSR are read/write, if the implementation supports their existence.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'A software write to the Port Width Override bits will cause a port to re-initialize.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 12F6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'A 1x LP-Serial port (or a 1x/4x port operating in 1x mode) shall encode and transmit the character stream of delimited control symbols and packets received from the upper layers over the link in the order the characters were received from the upper layers.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 6', '6.8.2.8', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 21', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
'The interface is defined either as a 1x, 2x, 4x, 8x, or 16x lane, full duplex, point-to-point interface using differential signaling. A lane implementation consists of Nx4 wires with two for the egress and two for the ingress direction.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 7', '7.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 7 Signal Descriptions', 'Item 7.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.1 Introduction'
'See Table 7-1. LP-Serial Signal Description', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 7', '7.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 7 Signal Descriptions', 'Item 7.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.2 Signal Definitions', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.2 Signal Definitions'
'Device meets target AC specifications', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.1 Level I Application Goals', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals'
'The maximum lane skew that can be un-ambiguously corrected is the time it takes to transmit 7 code-groups on a lane.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 23E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.1 Level I Application Goals', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals'
'A Level I link shall meet the Level I requirements listed in Section 8.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.1 Introduction'
'A Level II link shall meet the Level II requirements listed in Section 8.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.1 Introduction', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.1 Introduction', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.1 Introduction'
'Short run transmitter 1.25 GHz baud rate signals must meet specifications defined in Part 6, Sec. 8.5, Table 8-1', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Short run transmitter 2.5 GHz baud rate signals must meet specifications defined in Part 6, Sec. 8.5, Table 8-2', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Short run transmitter 3.125 GHz baud rate signals must meet specifications defined in Part 6, Sec. 8.5, Table 8-3', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Long run transmitter 1.25 GHz baud rate signals must meet specifications defined in Part 6, Sec. 8.5, Table 8-4.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Long run transmitter 2.5 GHz baud rate signals must meet specifications defined in Part 6, Sec. 8.5, Table 8-5.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Long run transmitter 3.125 GHz baud rate signals must meet specifications defined in Part 6, Sec. 8.5, Table 8-6', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Transmitter Output Eye measurements must meet specifications defined in Part 6, Sec. 8.5, Table 8-7 for the various short/long run baud rates.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Links shall meet the transmitter short circuit current requirements specified in Section 8.5.10.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.10', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.10 Transmitter Short Circuit Current', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.10 Transmitter Short Circuit Current'
'Links shall meet the differential resistance and return loss requirements specified in Section 8.5.11.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.11', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.11A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.11 Differential Resistance and Return Loss, Transmitter and Receiver', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.11 Differential Resistance and Return Loss, Transmitter and Receiver'
'Links shall meet the baud rate tolerance requirements specified in Section 8.5.12.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.12', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.12 Baud Rate Tolerance', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.12 Baud Rate Tolerance', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.12 Baud Rate Tolerance', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.12 Baud Rate Tolerance'
'Links shall meet the termination and DC blocking requirements specified in Section 8.5.13.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.13', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.13A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.13 Termination and DC Blocking', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.13 Termination and DC Blocking'
'Links shall meet the data pattern requirements specified in Section 8.5.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.2 Data Patterns', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.2 Data Patterns', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.2 Data Patterns', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.2 Data Patterns'
'Links shall meet the signal level requirements specified in Section 8.5.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.3 Signal Levels', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.3 Signal Levels'
'Links shall meet the bit error ratio requirements specified in Section 8.5.4.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.4', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4 Bit Error Ratio', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4 Bit Error Ratio', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.4 Bit Error Ratio', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.4 Bit Error Ratio'
'Links shall meet the ground differences requirements specified in Section 8.5.5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.5 Ground Differences', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.5 Ground Differences'
'Links shall meet the cross talk requirements specified in Section 8.5.6.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.6', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.6 Cross Talk', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.6 Cross Talk', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.6 Cross Talk', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.6 Cross Talk'
'Links shall meet the transmitter test load requirements specified in Section 8.5.7.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.7', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.7 Transmitter Test Load', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.7 Transmitter Test Load'
'Links shall meet the transmitter lane-to-lane skew requirements specified in Section 8.5.8.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.8', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.8 Transmitter Lane-to-Lane Skew', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.8 Transmitter Lane-to-Lane Skew', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.8 Transmitter Lane-to-Lane Skew', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.8 Transmitter Lane-to-Lane Skew'
'Links shall meet the receiver input lane-to-lane skew requirements specified in Section 8.5.9.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 8', '8.5.9', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 8 Common Electrical Specifications', 'Item 8.5.9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.9 Receiver Input Lane-to-Lane Skew', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.9 Receiver Input Lane-to-Lane Skew', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.9 Receiver Input Lane-to-Lane Skew', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.9 Receiver Input Lane-to-Lane Skew'
'1.25 GHz receiver signals must meet specifications as defined in Part 6, Sec. 8.6, Table 8-8.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications'
'2.5 GHz receiver signals must meet specifications as defined in Part 6, Sec. 8.6, Table 8-9.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications'
'3.125 GHz receiver signals must meet specifications as defined in Part 6, Sec. 8.6, Table 8-10.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.6', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications'
'1.25 GHz receiver signals must meet the receiver eye opening diagrammed in Part 6, Sec. 8.7, Figure 8-4 and specified in Part 6, Sec. 8.7, Table 8-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
'1.25 GHz receiver signals must meet the receiver eye opening diagrammed in Part 6, Sec. 8.7, Figure 8-4 and specified in Part 6, Sec. 8.7, Table 8-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
'2.5 GHz receiver signals must meet the receiver eye opening diagrammed in Part 6, Sec. 8.7, Figure 8-4 and specified in Part 6, Sec. 8.7, Table 8-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
'2.5 GHz receiver signals must meet the receiver eye opening diagrammed in Part 6, Sec. 8.7, Figure 8-4 and specified in Part 6, Sec. 8.7, Table 8-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
'3.125 GHz receiver signals must meet the receiver eye opening diagrammed in Part 6, Sec. 8.7, Figure 8-4 and specified in Part 6, Sec. 8.7, Table 8-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
'3.125 GHz receiver signals must meet the receiver eye opening diagrammed in Part 6, Sec. 8.7, Figure 8-4 and specified in Part 6, Sec. 8.7, Table 8-11.', 'REQUIREMENT', '1.3', 'Part 6', 'Chapter 8', '8.7', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-5. General device 1x/4x LP-Serial physical layer AC electrical list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
'Level I short run and long run electrical interfaces operating at 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud shall meet the Level I application goals detailed in Section 9.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.1 Level I Application Goals', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals'
'The types of equalizers and, if the equalizers are adaptive, the adaptive equalizer training algorithms that may be used in Level I transmitter or receiver are subject to the restrictions detailed in Section 9.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.3 Equalization', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.2 Equalization', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.2 Equalization', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.2 Equalization'
'Level I short run transmitter must meet the AC timing specifications specified in Table 9-1 and detailed in Section 9.4.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.4.1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Level I short run transmitter must meet the output jitter specifications specified in Table 9-2 and detailed in Section 9.4.1.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.4.1', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.4.1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
'Level I long run transmitter must meet the AC timing specifications specified in Table 9-5 and detailed in Section 9.4.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.4.2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2 Level I Long Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2 Level I Long Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2 Level I Long Run Transmitter Characteristics'
'Level I long run transmitter must meet the output jitter specifications specified in Table 9-6 and detailed in Section 9.4.2.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.4.2', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.4.2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2 Level I Long Run Transmitter Characteristics', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2 Level I Long Run Transmitter Characteristics', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2 Level I Long Run Transmitter Characteristics'
'Level I receiver must meet the electrical input specifications specified in Table 9-9 and detailed in Section 9.4.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.4.3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications'
'Level I receiver must meet the input jitter tolerance specifications specified in Table 9-10 and detailed in Section 9.4.3.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.4.3', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.4.3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications'
'Level I measurement and test requirements must be followed according to Section 9.5.', 'REQUIREMENT', '2.2', 'Part 6', 'Chapter 9', '9.5', 'Historic_Checklists/rapidio_interop_checklist_rev2_2.xml', 'Table 9 1.25Gbaud, 2.5Gbaud, and 3.125Gbaud LP-Serial Links', 'Item 9.5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements', '2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5 Level I Measurement and Test Requirements', '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5 Level I Measurement and Test Requirements', '4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5 Level I Measurement and Test Requirements'
'Device follows system initialization and exploration inter-operability procedure', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'End point agent device that contain a boot ROM is initially assigned base device ID=0xFE at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'End point agent device without a boot ROM is initially assigned base device ID=0xFF at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'System host device is initially assigned a non-reserved base device ID at power-up (end point device only)', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'Device with switch functionality defaults route information to allow boot ROM access by system host', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'Device follows system initialization and exploration inter-operability procedure', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'End point agent device that contain a boot ROM is initially assigned base device ID=0xFE at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'End point agent device without a boot ROM is initially assigned base device ID=0xFF at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'System host device is initially assigned a non-reserved base device ID at power-up (end point device only)', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'Device with switch functionality defaults route information to allow boot ROM access by system host', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'Device follows system initialization and exploration inter-operability procedure', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Host device sets the Discovered bit at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Agent device resets the Discovered bit at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Host device sets the Master Enable bit at power-up (end point device only)', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Agent device clears the Master Enable bit at power-up (end point device only)', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Switch device must send maintenance responses that it generates to the port that the maintenance request was received on', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 13I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Device follows system initialization and exploration inter-operability procedure', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Host device sets the Discovered bit at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Agent device resets the Discovered bit at power-up', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Host device sets the Master Enable bit at power-up (end point device only)', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Agent device resets the Master Enable bit at power-up (end point device only)', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Switch device must send maintenance responses that it generates to the port that the maintenance request was received on', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 2', '2.3', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 13I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'Write packets are transmitted at priority level 1', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning'
'Device Identity CAR; bits 0-15: value is implementation dependant   bits 16-31: value is vendor specific as assigned by the RapidIO Trade Association.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'Device Information CAR; value is vendor and implementation dependant', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'Assembly Identity CAR; bits 0-15: value is implementation dependant bits 16-31: value is vendor specific as assigned by the RapidIO Trade Association', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'Assembly Information CAR; value is vendor and implementation dependant', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'Source Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'Destination Operations CAR; value is implementation dependant', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 3', '3.2.1.1', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 6-1. General device message passing logical layer basic functionality list', 'Item 6F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Read packets are transmitted at priority level 0', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 5A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Write packets are transmitted at priority level 0', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 5B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Read packets are transmitted at priority level 1', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Read packets are transmitted at priority level 2', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 7A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Write packets are transmitted at priority level 2', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 2-4. General device 8/16 LP-LVDS physical layer basic functionality list', 'Item 7B', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'If the CRF bit is not supported, transaction request flow A is mapped to priority 0. If the CRF bit is supported, transaction request flow A is mapped to priority 0 if CRF=0. Otherwise, if CRF=1, transaction request flow B is mapped to priority 0.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Request packets are transmitted at priority level 0', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 5A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'If the CRF bit is not supported, transaction request flow B is mapped to priority 1. If the CRF bit is supported, transaction request flow C is mapped to priority 1 if CRF=0. Otherwise, if CRF=1, transaction request flow D is mapped to priority 1.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Request packets are transmitted at priority level 1', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'If the CRF bit is not supported, transaction request flow C is mapped to priority 2. If the CRF bit is supported, transaction request flow E is mapped to priority 2 if CRF=0. Otherwise, if CRF=1, transaction request flow F is mapped to priority 2.', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'Request packets are transmitted at priority level 2', 'REQUIREMENT', '1.3', 'Part 7', 'Chapter 4', '4.5', 'Historic_Checklists/rev1_3_rio_chklist.xml', 'Table 3-4. General device 1x/4x LP-Serial physical layer basic functionality list', 'Item 7A', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '2.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery', '4.0', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'The occurrence of a transmission error shall be logged by hardware by setting the appropriate error indication bit in the Port n Error Detect CSR. For more detail on which errors cause which bits to be set, refer to Table 2, item 12 in this document.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs'
'When the bit corresponding to an error is set in the Port n Error Rate Enable CSR, that error is enabled for error capture and error counting.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs'
'When the Capture Valid Info status bit is not set in the Port n Error Capture Attributes CSR, and the error detected is enabled in the Port n Error Rate Enable CSR, then up to the first 16 bytes of a packet header or the 4 bytes of the control symbol that have a detected error shall be saved to the Port n Error Capture CSRs, and the Capture Valid Info bit is set to 1.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs'
'Port n Error Capture CSRs are not overwritten by error capture information when the Capture Valid Info bit is 1.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs'
'No action shall be taken if the Error Rate Counter continues to exceed either the Error Rate Failed Threshold or Error Rate Degraded Threshold.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'No action shall be taken if the Error Rate Counter drops below either the Error Rate Failed Threshold or Error Rate Degraded threshold.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'When the Error Rate Counter in the Port n Error Rate register exceeds the value of the Error Rate Degraded Threshold Trigger, the Output Degraded-encountered bit in the Port n Error and Status CSR shall be set.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'When the Error Rate Counter in the Port n Error Rate register exceeds the value of the Error Rate Failed Threshold Trigger, the Output Failed-encountered bit in the Port n Error and Status CSR shall be set.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'When the Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Failed Threshold Trigger field in the Port n Error Rate Threshold CSR, the port behaves as defined in Part 8, Table 1-1 and the Output Failed-encountered bit in the Port n Error and Status CSR shall be set. A Port-Failed Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'The Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Degraded Threshold Trigger field in the Port n Error Rate Threshold CSR, a Port-degraded Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'The Error Rate Bias field determines the rate at which the Error Rate Counter is decremented.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'If the Error Rate Counter is less than the Error Rate Recovery value added to the Error Rate Failed Threshold Trigger, the Error Rate Counter shall increment when a physical layer error is detected whose associated enable bit is set in the Port n Error Rate Enable register.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'The Error Rate Counter shall not underflow or overflow.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'The Error Rate Counter can be reset at any time by software.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'When the Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Failed Threshold Trigger field in the Port n Error Rate Threshold CSR, the port behaves as defined in Part 8, Table 1-1 and the Output Failed-encountered bit in the Port n Error and Status CSR shall be set. A Port-Failed Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'The Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Degraded Threshold Trigger field in the Port n Error Rate Threshold CSR, a Port-degraded Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'Bits 28 and 29 control behavior as described in section 1.2.4', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'When the Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Failed Threshold Trigger field in the Port n Error Rate Threshold CSR, the port behaves as defined in Part 8, Table 1-1 and the Output Failed-encountered bit in the Port n Error and Status CSR shall be set. A Port-Failed Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'If the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall continue to attempt to transmit packets to the connected device.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'For switch devices, if the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall drop packets which receive a Packet-not-Accepted control symbol.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall stop attempting to transmit packets to the connected device. The output port will congest.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall discard all output packets.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'If the output port in a switch has discarded a packet due to expiry of the Time-to-Live counter, the ‘Output Packet-dropped’ bit is set to 1.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
'If a packet remains in a switch longer than the Time-to-Live time specified by the Time-to-Live field of the Packet Time-to-Live CSR, the packet shall be discarded.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
'When a logical or transport layer error is detected, the appropriate bit is set by the hardware in the Logical/Transport Layer Error Detect CSR. For more information, refer to table 2 item 4 of this document.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
'If any bit is set in the Logical/Transport Layer Error Detect CSR, and enabled in the Logical/Transport Layer Error Enable CSR, detection of other events will not cause new information to be latched in the Logical/Transport Layer Error information registers.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4O', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
'If multiple enabled errors occur during the same clock cycle, multiple bits will be set in the detect register. The contents of the Logical/Transport Layer Capture registers are implementation dependent in this case.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4P', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
'The contents of the Logical/Transport Capture CSRs are valid if the bitwise AND of the Logical/Transport Layer Error Detect CSR and the Logical/Transport Layer Error Detect Enable CSR is not equal to 0.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4Q', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
'Writing 0 to the Logical/Transport Detect CSR will clear the error detect bits and unlock the register and the Logical/Transport Error Capture CSRs.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4R', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
'When a bit in the Logical/Transport Layer Error Enable CSR is set to 1, detection of the corresponding event in the Logical/Transport Layer Error Detect CSR will cause the Logical/Transport Layer Error information registers to lock, and all resources held by the transaction are freed.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
'An endpoint shall detect that, within a message transfer operation, following transmission of a response, a request is not received before a timeout period equal to the Port Response Time-out Control CSR expires.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 12', 'OPTIONAL', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
'When a required message request has not been received within the specified time-out interval, the Message Request Time-out bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
'If the situation in the Error Management Checklist Table 1, Item 12 is detected, the Logical/Transport Layer Control Capture CSR contains the ‘msg info’ field to capture the critical information of the last received (or sent) message segment before the timeout occurred.    NOTE: No behavior specified as a response to the timeout.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.3.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
'If an interrupt is not issued to the local system, then a Maintenance port-write operation is sent to a predetermined system host to notify software that an error has occurred.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'Clearing the Port-write pending status bit indicates that the port-write has been received.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'The port write contains information as defined in Part 8, Table 1-2', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'Transmission of a port write causes the port-write Pending status bit in the Port n Error and Status CSR to be set to 1.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'When the Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Failed Threshold Trigger field in the Port n Error Rate Threshold CSR, the port behaves as defined in Part 8, Table 1-1 and the Output Failed-encountered bit in the Port n Error and Status CSR shall be set. A Port-Failed Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'The Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Degraded Threshold Trigger field in the Port n Error Rate Threshold CSR, a Port-degraded Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'To create events for software test and debug, software must write to Logical/Transport Layer Error capture registers and then write the Logical/Transport Layer Error detect Register to trigger the error reporting mechanism.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'Writing a ‘1’ to an enabled event in the Logical/Transport Layer Error Detect Register will cause the standard reporting mechanism to be triggered.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'To create events for software test and debug, software must write the Port n Attributes Error Capture CSR to set the Capture Valid Info bit and then the packet/control symbol information in the other capture registers to trigger the error reporting mechanism.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'Each write of a non-zero value to the Port n Error Detect CSR shall cause the Error Rate Counter to increment if the corresponding bit is enabled in the Port n Error Rate Enable CSR.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 1', '1.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 19', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'When a device has an Error Management Extensions Block Header, the following bits are available in the Port n Control CSRs:', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Stop on Port Failed Encountered, Drop Packet Enable, and Port Lockout bits are bits 28, 29, and 30 in the Port n Control CSRs:', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Bits 28, 29, 30 are writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Bits 28 and 29 control behavior as described in section 1.2.4', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'When Port Lockout is cleared, the packets that may be received and issued are controlled by the state of the Output Port Enable and Input Port Enable bits in the Port n Control CSR.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'When Port Lockout is set, this port is stopped and is not enabled to issue or receive any packets; the input port can still follow the training procedure and can still send and respond to link requests, all received packets return packet-not-accepted control symbols to force an error condition to be signalled by the sending device.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 1E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'When a device has an Error Management Extensions Block Header, the following bits are available in the Port n Error and Status CSRs:', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Output-Packet Dropped, Output Failed-encountered, and Output Degraded-encountered bits are bits 5, 6 and 7 in the Port n Error and Status CSRs:', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Bits 5, 6 and 7 may be individually written with 1 to clear the bit 0.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Bits 5, 6 and 7, once set, remain set until cleared as described in 2B above.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'If the output port in a switch has discarded a packet due to expiry of the Time-to-Live counter, the ‘Output Packet-dropped’ bit is set to 1.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'When the Error Rate Counter in the Port n Error Rate register exceeds the value of the Error Rate Degraded Threshold Trigger, the Output Degraded-encountered bit in the Port n Error and Status CSR shall be set.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'When the Error Rate Counter in the Port n Error Rate register exceeds the value of the Error Rate Failed Threshold Trigger, the Output Failed-encountered bit in the Port n Error and Status CSR shall be set.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Output Packet-Dropped bit in the Port n Error and Status CSR is set upon discard of a packet.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 2H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'If the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall continue to attempt to transmit packets to the connected device.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'For switch devices, if the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall drop packets which receive a Packet-not-Accepted control symbol.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall stop attempting to transmit packets to the connected device. The output port will congest.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall discard all output packets.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'Error Management Extensions Block Header', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 3', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)'
'The Error Management Extensions Block Header register is read only.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 3A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)'
'The Error Management Extensions Block Header register EF_ID field value is 0x0007.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.1', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 3B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)'
'Port n Error Detect CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'The Port n Error Detect CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'The Port n Error Detect CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When an S-bit error is detected, the ‘Received S-bit error’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When a control symbol with a bad CRC value (serial) or a true complement mismatch (parallel) is received, the ‘Received corrupt control symbol’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When an acknowledge control symbol with an unexpected ackID is received, the ‘Received acknowledge control symbol with unexpected ackID’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When a packet-not-accepted control symbol is received, the ‘Received packet-not-accepted control symbol’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When a packet with an unexpected ackID is received, the ‘Received packet with unexpected ackID’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When a packet with incorrect CRC is received, the ‘Received packet with bad CRC’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When a packet longer than 276 bytes is received, the ‘Received packet exceeds 276 bytes’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When a link-response is received with an ackID value that is not outstanding, the ‘Non-outstanding ackID’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When an unexpected packet or control symbol was received, the ‘Protocol Error’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'Parallel: When the FRAME signal is toggled on a non-32-bit boundary, the ‘Delineation Error’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'Serial: When the port receives an unaligned /SC/ or /PD/ or undefined code-group, the ‘Delineation Error’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When an unexpected acknowledge control symbol is received, the ‘Unsolicited Acknowledge Control Symbol’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'When an acknowledge or link-response control symbol is not received in the period controlled by the Port Link Timeout Control CSR, the ‘Link Timeout’ bit field is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12O', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'Bits in the Port n Error Detect CSR are cleared by writing 0 to them.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.10', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 12P', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'Port n Error Rate Enable CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.11', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 13', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'The Port n Error Rate Enable CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.11', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 13A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'The Port n Error Rate Enable CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.11', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 13B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'Error conditions are enabled in the Port n Error Rate Enable CSR by setting the bit corresponding to the specific error condition to 1.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.11', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 13C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'When an error condition that is enabled in the Port n Error Rate Enable CSR occurs, the error rate counter in the Port n Error Rate Threshold Register increments.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.11', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 13D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'The Error Rate Counter in the Port n Error Rate CSR increments by 1 for every error which is both detected and enabled in the Port n Error Rate Enable CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.11', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'Port n Attributes Capture CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'The Port n Attributes Capture CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'The Port n Attributes Capture CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'When a packet related error condition that is enabled in the Port n Error Rate Enable CSR occurs, the info type field has a value of 0b00', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'When a control symbol related error condition that is enabled in the Port n Error Rate Enable CSR occurs, the info type field has a value of 0b01', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'When an implementation specific error condition that is enabled in the Port n Error Rate Enable CSR occurs, the info type field has a value of 0b10', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'When an error condition that is enabled in the Port n Error Rate Enable CSR occurs, the ‘error type’ field is set to the bit number in the Port n Error Detect CSR which corresponds to the error condition', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'When an error condition that is enabled in the Port n Error Rate Enable CSR occurs, the Port n Error Capture Registers are locked and the Capture Valid Info bit is set in the Port n Error Capture Attributes CSR. In case of multiple detected errors during the same clock cycle one of the errors is reflected in the Error Type field of the Port n Attributes Capture CSR.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.12', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 14G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'Port n Packet/Control Symbol Capture 0 CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.13', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 15', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'The Port n Packet/Control Symbol Capture 0 CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.13', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 15A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'The Port n Packet/Control Symbol Capture 0 CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.13', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 15B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'When a packet related error condition that is enabled in the Port n Error Rate Enable CSR occurs, the Port n Packet/Control Symbol Capture 0 CSR contains the first 4 bytes of the packet header.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.13', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 15C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'When a control symbol related error condition that is enabled in the Port n Error Rate Enable CSR occurs, Port n Packet/Control Symbol Capture 0 CSR contains the complete control symbol information.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.13', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 15D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'Port n Packet Capture 1 CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.14', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 16', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
'The Port n Packet Capture 1 CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.14', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 16A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
'The Port n Packet Capture 1 CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.14', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 16B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
'When a packet related error condition that is enabled in the Port n Error Rate Enable CSR occurs, the Port n Packet Capture 1 CSR contains bytes 4 through 7 of the packet.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.14', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 16C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
'Port n Packet Capture 2 CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.15', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 17', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
'The Port n Packet Capture 2 CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.15', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 17A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
'The Port n Packet Capture 2 CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.15', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 17B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
'When a packet related error condition that is enabled in the Port n Error Rate Enable CSR occurs, the Port n Packet Capture 2 CSR contains bytes 8 through 11 of the packet.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.15', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 17C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
'Port n Packet Capture 3 CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.16', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 18', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'The Port n Packet Capture 3 CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.16', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 18A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'The Port n Packet Capture 3 CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.16', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 18B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'When a packet related error condition that is enabled in the Port n Error Rate Enable CSR occurs, the Port n Packet Capture 3 CSR contains bytes 12 through 15 of the packet.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.16', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 18C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'If the Error Rate Counter is less than the Error Rate Recovery value added to the Error Rate Failed Threshold Trigger, the Error Rate Counter shall increment when a physical layer error is detected whose associated enable bit is set in the Port n Error Rate Enable register.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'Port n Error Rate CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The Port n Error Rate CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The Port n Error Rate CSR has a reset value of 0x8000_0000', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The Error Rate Bias field in the Port n Error Rate CSR causes the Error Rate Counter field in the Port n Error Rate CSR to decrement at the rate specified in Part 8, Table 2-21', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The Error Rate Counter field in the Port n Error Rate CSR does not warp around to 0 once it achieves its maximum value.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'In the Port n Error Rate CSR, the Error Rate Counter will not reach a value greater than the Error Rate Recovery Field added to the Error Rate Failed Threshold Trigger in the Port n Error Rate Threshold CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The maximum value that the Error Rate Counter field in the Port n Error Rate CSR has attained is captured in the Peak Error Rate field of the Port n Error Rate CSR on the same clock cycle that the Error Rate Counter field achieved the maximum value.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The Error Rate Counter in the Port n Error Rate CSR increments by 1 for every error which is both detected and enabled in the Port n Error Rate Enable CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'When the Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Failed Threshold Trigger field in the Port n Error Rate Threshold CSR, the port behaves as defined in Part 8, Table 1-1 and the Output Failed-encountered bit in the Port n Error and Status CSR shall be set. A Port-Failed Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'The Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Degraded Threshold Trigger field in the Port n Error Rate Threshold CSR, a Port-degraded Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'If the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall continue to attempt to transmit packets to the connected device.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'For switch devices, if the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall drop packets which receive a Packet-not-Accepted control symbol.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall stop attempting to transmit packets to the connected device. The output port will congest.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall discard all output packets.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.17', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'In the Port n Error Rate CSR, the Error Rate Counter will not reach a value greater than the Error Rate Recovery Field added to the Error Rate Failed Threshold Trigger in the Port n Error Rate Threshold CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 19E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'Port n Error Rate Threshold CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'The Port n Error Rate Threshold CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'The Port n Error Rate Threshold CSR has a reset value of 0xFFFF_0000', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'When the Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Failed Threshold Trigger field in the Port n Error Rate Threshold CSR, the port behaves as defined in Part 8, Table 1-1 and the Output Failed-encountered bit in the Port n Error and Status CSR shall be set. A Port-Failed Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'The Error Rate Count field in the Port n Error Rate CSR reaches the value programmed in the Error Rate Degraded Threshold Trigger field in the Port n Error Rate Threshold CSR, a Port-degraded Event is detected.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'If the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall continue to attempt to transmit packets to the connected device.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'For switch devices, if the Stop-on-Port-Failed-Encountered Enable bit is 0, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall drop packets which receive a Packet-not-Accepted control symbol.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 0, when the Port Failed Threshold is reached the port shall stop attempting to transmit packets to the connected device. The output port will congest.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'If the Stop-on-Port-Failed-Encountered Enable bit is 1, and the Drop Packet Enable bit is 1, when the Port Failed Threshold is reached the port shall discard all output packets.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.18', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 20H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
'Logical/Transport Layer Error Detect CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'The Logical/Transport Layer Error Detect CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'The Logical/Transport Layer Error Detect CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When an Error Response is received for an IO Logical Layer Request, the IO Error Response bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When an Error Response is received for an MS Logical Layer Request, the Message Error Response bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When an Error Response is received for a GSM Logical Layer Request, the GSM Error Response bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When an MESSAGE packet data payload has an invalid size or segment, the Message Error Response bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When a packet has illegal field values, but is otherwise supported, the Illegal Transaction Decode bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When a packet has a destination ID that cannot be accepted by an endpoint, the Illegal Transaction Target Error bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4H', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When a required message request has not been received within the specified time-out interval, the Message Request Time-out bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4I', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When a required response has not been received within the specified time-out interval, the Packet Response Time-out bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4J', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When an unsolicited/unexpected response has been received, the Unsolicited Response bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4K', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'When an transaction is received that is not supported in the Destination Operations CAR, the Unsupported Transaction bit is set to 1', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4L', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'To clear the Logical/Transport Layer Error Detect CSR, write all 0’s to the register.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4M', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'If all bits are 0 no information is latched in the Logical/Transport Layer Error information registers.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4N', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'If any bit is set in the Logical/Transport Layer Error Detect CSR, and enabled in the Logical/Transport Layer Error Enable CSR, detection of other events will not cause new information to be latched in the Logical/Transport Layer Error information registers.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.2', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4O', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'If any bit is set in the Logical/Transport Layer Error Detect CSR, and enabled in the Logical/Transport Layer Error Enable CSR, detection of other events will not cause new information to be latched in the Logical/Transport Layer Error information registers.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 4O', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'Logical/Transport Layer Error Enable CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 5', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'The Logical/Transport Layer Error Enable CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 5A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'The Logical/Transport Layer Error Enable CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 5B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'When a bit in the Logical/Transport Layer Error Enable CSR is set to 1, detection of the corresponding event in the Logical/Transport Layer Error Detect CSR will cause the Logical/Transport Layer Error information registers to lock, and all resources held by the transaction are freed.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.3', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 5C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'Logical/Transport Layer High Address Capture CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 6', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
'The Logical/Transport Layer High Address Capture CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 6A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
'The Logical/Transport Layer High Address Capture CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 6B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
'When an error is detected in a request packet which is enabled in the Logical/Transport Layer Error Enable CSR, the Logical/Transport Layer High Address Capture CSR is locked with the most significant 32 bits of the address in the erroneous request, for 66 or 50 bit addresses.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.4', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 6C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
'Logical/Transport Layer Address Capture CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 7', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
'The Logical/Transport Layer Address Capture CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 7A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
'The Logical/Transport Layer Address Capture CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 7B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
'When an error in a request packet which is enabled in the Logical/Transport Layer Error Enable CSR is detected, the Logical/Transport Layer Address Capture CSR is locked with the least significant 29 bits of the address and the extended address bits of the address in the erroneous request.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.5', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 7C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
'Logical/Transport Layer Device ID Capture CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.6', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 8', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
'The Logical/Transport Layer Device ID Capture CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.6', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 8A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
'The Logical/Transport Layer Device ID Capture CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.6', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 8B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
'When an error which is enabled in the Logical/Transport Layer Error Enable CSR is detected, the Logical/Transport Layer Device ID Capture CSR is locked with the source and destination ID of the erroneous packet.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.6', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 8C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
'Logical/Transport Layer Control Capture CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'The Logical/Transport Layer Control Capture CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'The Logical/Transport Layer Control Capture CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'When an error is detected which is enabled in the Logical/Transport Layer Error Enable CSR, the Logical/Transport Layer Control Capture CSR is locked with the FTYPE and Transaction Type of the erroneous packet.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'When an error is detected in a Message packet which is enabled in the Logical/Transport Layer Error Enable CSR, the Logical/Transport Layer Control Capture CSR is locked with the Letter, MBox and msgseg of the last Message request packet received for the mailbox which had an error.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'If the situation in the Error Management Checklist Table 1, Item 12 is detected, the Logical/Transport Layer Control Capture CSR contains the ‘msg info’ field to capture the critical information of the last received (or sent) message segment before the timeout occurred.    NOTE: No behavior specified as a response to the timeout.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.7', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 9E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'When a port-write is generated, it is sent to the destination ID programmed in the Port-write Target Device ID CSR.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 1. Error Management Behavioral Requirements Certification List', 'Item 20', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
'Port-write Target deviceID CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 10', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
'The Port-write Target deviceID CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 10A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
'The Port-write Target deviceID CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 10B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
'When a port-write is generated due to an enabled error in the Logical/Transport Layer Error Enable CSR or the Port n Error Detect CSR the destination ID in the port-write packet is controlled by the port-write target device-ID CSR.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 10C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
'When a port-write is generated due to an enabled error in the Logical/Transport Layer Error Enable CSR or the Port n Error Detect CSR the TT code in the port-write packet is controlled by the large-transport bit in the Port-write Target device-ID CSR', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.8', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 10D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
'Packet time-to-live CSR (Required for Switches, optional for other devices)', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'The Packet time-to-live CSR is writable', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11A', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'The Packet Time-to-Live CSR has a reset value of 0', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11B', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'The timeout corresponding to the maximum value of the Packet Time-to-Live CSR shall correspond to 100 msec +/- 34 msec.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11C', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'No packet will time out when the time-to-live value is 0.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11D', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'If a packet is buffered within a switch for longer than the time-to-live value, the packet is dropped.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11E', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'When a packet is dropped due to time-to-live expiry, the Output Packet-dropped bit is sent in the Port n Error and Status CSR.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11F', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
'If a packet remains in a switch longer than the Time-to-Live time specified by the Time-to-Live field of the Packet Time-to-Live CSR, the packet shall be discarded.', 'REQUIREMENT', '1.3', 'Part 8', 'Chapter 2', '2.3.2.9', 'Historic_Checklists/Error Management Checklist.xml', 'Table 2. Error Management Register Requirements Certification List', 'Item 11G', 'STANDARD', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)', '4.0', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
