

================================================================
== Vitis HLS Report for 'ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2'
================================================================
* Date:           Tue Feb 25 14:23:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.937 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_268_1_VITIS_LOOP_271_2  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [tools.cpp:271]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln268_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln268" [tools.cpp:261]   --->   Operation 27 'read' 'zext_ln268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%store_ln271 = store i3 0, i3 %c" [tools.cpp:271]   --->   Operation 29 'store' 'store_ln271' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_274_3"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [tools.cpp:268]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln268 = icmp_eq  i32 %indvar_flatten_load, i32 %zext_ln268_read" [tools.cpp:268]   --->   Operation 32 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln268 = add i32 %indvar_flatten_load, i32 1" [tools.cpp:268]   --->   Operation 33 'add' 'add_ln268' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.inc22, void %return.loopexit.exitStub" [tools.cpp:268]   --->   Operation 34 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [tools.cpp:271]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_268_1_VITIS_LOOP_271_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.52ns)   --->   "%icmp_ln271 = icmp_eq  i3 %c_load, i3 4" [tools.cpp:271]   --->   Operation 38 'icmp' 'icmp_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.25ns)   --->   "%select_ln268 = select i1 %icmp_ln271, i3 0, i3 %c_load" [tools.cpp:268]   --->   Operation 39 'select' 'select_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln271 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:271]   --->   Operation 40 'specpipeline' 'specpipeline_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i3 %select_ln268" [tools.cpp:271]   --->   Operation 41 'trunc' 'trunc_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.66ns)   --->   "%switch_ln273 = switch i2 %trunc_ln271, void %V.i82.case.324.3, i2 0, void %V.i82.case.021.3, i2 1, void %V.i82.case.122.3, i2 2, void %V.i82.case.223.3" [tools.cpp:273]   --->   Operation 42 'switch' 'switch_ln273' <Predicate = (!icmp_ln268)> <Delay = 0.66>
ST_2 : Operation 43 [1/1] (0.52ns)   --->   "%add_ln271 = add i3 %select_ln268, i3 1" [tools.cpp:271]   --->   Operation 43 'add' 'add_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns)   --->   "%store_ln268 = store i32 %add_ln268, i32 %indvar_flatten" [tools.cpp:268]   --->   Operation 44 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.36>
ST_2 : Operation 45 [1/1] (0.36ns)   --->   "%store_ln271 = store i3 %add_ln271, i3 %c" [tools.cpp:271]   --->   Operation 45 'store' 'store_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.36>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln271 = br void %VITIS_LOOP_274_3" [tools.cpp:271]   --->   Operation 46 'br' 'br_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 47 [1/1] (1.46ns)   --->   "%w = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_2" [tools.cpp:273]   --->   Operation 47 'read' 'w' <Predicate = (trunc_ln271 == 2)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln276_3 = trunc i128 %w" [tools.cpp:276]   --->   Operation 48 'trunc' 'trunc_ln276_3' <Predicate = (trunc_ln271 == 2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_0_2, i32 %trunc_ln276_3" [tools.cpp:277]   --->   Operation 49 'write' 'write_ln277' <Predicate = (trunc_ln271 == 2)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %w, i32 32, i32 63" [tools.cpp:276]   --->   Operation 50 'partselect' 'p_10' <Predicate = (trunc_ln271 == 2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_1_2, i32 %p_10" [tools.cpp:277]   --->   Operation 51 'write' 'write_ln277' <Predicate = (trunc_ln271 == 2)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %w, i32 64, i32 95" [tools.cpp:276]   --->   Operation 52 'partselect' 'p_11' <Predicate = (trunc_ln271 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_2_2, i32 %p_11" [tools.cpp:277]   --->   Operation 53 'write' 'write_ln277' <Predicate = (trunc_ln271 == 2)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %w, i32 96, i32 127" [tools.cpp:276]   --->   Operation 54 'partselect' 'p_12' <Predicate = (trunc_ln271 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_3_2, i32 %p_12" [tools.cpp:277]   --->   Operation 55 'write' 'write_ln277' <Predicate = (trunc_ln271 == 2)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln277 = br void %V.i82.exit.3" [tools.cpp:277]   --->   Operation 56 'br' 'br_ln277' <Predicate = (trunc_ln271 == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.46ns)   --->   "%fifo_conv_w_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_1" [tools.cpp:273]   --->   Operation 57 'read' 'fifo_conv_w_1_read' <Predicate = (trunc_ln271 == 1)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln276_2 = trunc i128 %fifo_conv_w_1_read" [tools.cpp:276]   --->   Operation 58 'trunc' 'trunc_ln276_2' <Predicate = (trunc_ln271 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_0_1, i32 %trunc_ln276_2" [tools.cpp:277]   --->   Operation 59 'write' 'write_ln277' <Predicate = (trunc_ln271 == 1)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_1_read, i32 32, i32 63" [tools.cpp:276]   --->   Operation 60 'partselect' 'p_7' <Predicate = (trunc_ln271 == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_1_1, i32 %p_7" [tools.cpp:277]   --->   Operation 61 'write' 'write_ln277' <Predicate = (trunc_ln271 == 1)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_1_read, i32 64, i32 95" [tools.cpp:276]   --->   Operation 62 'partselect' 'p_8' <Predicate = (trunc_ln271 == 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_2_1, i32 %p_8" [tools.cpp:277]   --->   Operation 63 'write' 'write_ln277' <Predicate = (trunc_ln271 == 1)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_1_read, i32 96, i32 127" [tools.cpp:276]   --->   Operation 64 'partselect' 'p_9' <Predicate = (trunc_ln271 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_3_1, i32 %p_9" [tools.cpp:277]   --->   Operation 65 'write' 'write_ln277' <Predicate = (trunc_ln271 == 1)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln277 = br void %V.i82.exit.3" [tools.cpp:277]   --->   Operation 66 'br' 'br_ln277' <Predicate = (trunc_ln271 == 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.46ns)   --->   "%fifo_conv_w_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_0" [tools.cpp:273]   --->   Operation 67 'read' 'fifo_conv_w_0_read' <Predicate = (trunc_ln271 == 0)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln276_1 = trunc i128 %fifo_conv_w_0_read" [tools.cpp:276]   --->   Operation 68 'trunc' 'trunc_ln276_1' <Predicate = (trunc_ln271 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_0_0, i32 %trunc_ln276_1" [tools.cpp:277]   --->   Operation 69 'write' 'write_ln277' <Predicate = (trunc_ln271 == 0)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_0_read, i32 32, i32 63" [tools.cpp:276]   --->   Operation 70 'partselect' 'p_4' <Predicate = (trunc_ln271 == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_1_0, i32 %p_4" [tools.cpp:277]   --->   Operation 71 'write' 'write_ln277' <Predicate = (trunc_ln271 == 0)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_0_read, i32 64, i32 95" [tools.cpp:276]   --->   Operation 72 'partselect' 'p_5' <Predicate = (trunc_ln271 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_2_0, i32 %p_5" [tools.cpp:277]   --->   Operation 73 'write' 'write_ln277' <Predicate = (trunc_ln271 == 0)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_0_read, i32 96, i32 127" [tools.cpp:276]   --->   Operation 74 'partselect' 'p_6' <Predicate = (trunc_ln271 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_3_0, i32 %p_6" [tools.cpp:277]   --->   Operation 75 'write' 'write_ln277' <Predicate = (trunc_ln271 == 0)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln277 = br void %V.i82.exit.3" [tools.cpp:277]   --->   Operation 76 'br' 'br_ln277' <Predicate = (trunc_ln271 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.46ns)   --->   "%fifo_conv_w_3_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_3" [tools.cpp:273]   --->   Operation 77 'read' 'fifo_conv_w_3_read' <Predicate = (trunc_ln271 == 3)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i128 %fifo_conv_w_3_read" [tools.cpp:276]   --->   Operation 78 'trunc' 'trunc_ln276' <Predicate = (trunc_ln271 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_0_3, i32 %trunc_ln276" [tools.cpp:277]   --->   Operation 79 'write' 'write_ln277' <Predicate = (trunc_ln271 == 3)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_3_read, i32 32, i32 63" [tools.cpp:276]   --->   Operation 80 'partselect' 'p_s' <Predicate = (trunc_ln271 == 3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_1_3, i32 %p_s" [tools.cpp:277]   --->   Operation 81 'write' 'write_ln277' <Predicate = (trunc_ln271 == 3)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_3_read, i32 64, i32 95" [tools.cpp:276]   --->   Operation 82 'partselect' 'p_3' <Predicate = (trunc_ln271 == 3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_2_3, i32 %p_3" [tools.cpp:277]   --->   Operation 83 'write' 'write_ln277' <Predicate = (trunc_ln271 == 3)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %fifo_conv_w_3_read, i32 96, i32 127" [tools.cpp:276]   --->   Operation 84 'partselect' 'p_0' <Predicate = (trunc_ln271 == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.47ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Conv_SA_W_3_3, i32 %p_0" [tools.cpp:277]   --->   Operation 85 'write' 'write_ln277' <Predicate = (trunc_ln271 == 3)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln277 = br void %V.i82.exit.3" [tools.cpp:277]   --->   Operation 86 'br' 'br_ln277' <Predicate = (trunc_ln271 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln268]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_conv_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
zext_ln268_read       (read             ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln271           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln268            (icmp             ) [ 0110]
add_ln268             (add              ) [ 0000]
br_ln268              (br               ) [ 0000]
c_load                (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln271            (icmp             ) [ 0000]
select_ln268          (select           ) [ 0000]
specpipeline_ln271    (specpipeline     ) [ 0000]
trunc_ln271           (trunc            ) [ 0101]
switch_ln273          (switch           ) [ 0000]
add_ln271             (add              ) [ 0000]
store_ln268           (store            ) [ 0000]
store_ln271           (store            ) [ 0000]
br_ln271              (br               ) [ 0000]
w                     (read             ) [ 0000]
trunc_ln276_3         (trunc            ) [ 0000]
write_ln277           (write            ) [ 0000]
p_10                  (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_11                  (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_12                  (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
br_ln277              (br               ) [ 0000]
fifo_conv_w_1_read    (read             ) [ 0000]
trunc_ln276_2         (trunc            ) [ 0000]
write_ln277           (write            ) [ 0000]
p_7                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_8                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_9                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
br_ln277              (br               ) [ 0000]
fifo_conv_w_0_read    (read             ) [ 0000]
trunc_ln276_1         (trunc            ) [ 0000]
write_ln277           (write            ) [ 0000]
p_4                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_5                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_6                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
br_ln277              (br               ) [ 0000]
fifo_conv_w_3_read    (read             ) [ 0000]
trunc_ln276           (trunc            ) [ 0000]
write_ln277           (write            ) [ 0000]
p_s                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_3                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
p_0                   (partselect       ) [ 0000]
write_ln277           (write            ) [ 0000]
br_ln277              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln268">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_conv_w_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Conv_SA_W_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Conv_SA_W_1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Conv_SA_W_2_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv_SA_W_3_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_conv_w_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv_SA_W_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv_SA_W_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv_SA_W_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Conv_SA_W_3_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_conv_w_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Conv_SA_W_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Conv_SA_W_1_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Conv_SA_W_2_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Conv_SA_W_3_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo_conv_w_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_SA_W_0_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_SA_W_1_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_SA_W_2_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Conv_SA_W_3_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_268_1_VITIS_LOOP_271_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="c_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln268_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln268_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="128" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln277_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln277_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln277_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln277_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="fifo_conv_w_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_conv_w_1_read/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln277_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln277_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln277_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln277_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="fifo_conv_w_0_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_conv_w_0_read/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln277_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln277_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln277_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln277_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="fifo_conv_w_3_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="0" index="1" bw="128" slack="0"/>
<pin id="215" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_conv_w_3_read/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln277_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln277_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln277_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln277_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln271_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln268_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln268_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln271_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln268_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln268/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln271_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln271/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln271_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln271/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln268_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln271_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln276_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276_3/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="0" index="3" bw="7" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_11_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="128" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="0" index="3" bw="8" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_11/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="128" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_12/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln276_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276_2/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_7/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="128" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="0" index="3" bw="8" slack="0"/>
<pin id="366" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="128" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="0" index="3" bw="8" slack="0"/>
<pin id="377" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln276_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="128" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="128" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="128" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="0" index="3" bw="8" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln276_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="128" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="128" slack="0"/>
<pin id="429" dir="0" index="2" bw="7" slack="0"/>
<pin id="430" dir="0" index="3" bw="7" slack="0"/>
<pin id="431" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="128" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="0" index="3" bw="8" slack="0"/>
<pin id="442" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_0_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="128" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="8" slack="0"/>
<pin id="453" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="c_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="473" class="1005" name="zext_ln268_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln268_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="trunc_ln271_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="1"/>
<pin id="483" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln271 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="78" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="80" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="80" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="80" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="279" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="264" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="291" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="110" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="110" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="123" pin=2"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="110" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="333"><net_src comp="323" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="110" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="94" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="334" pin="4"/><net_sink comp="137" pin=2"/></net>

<net id="348"><net_src comp="144" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="144" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="84" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="86" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="360"><net_src comp="350" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="367"><net_src comp="82" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="144" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="90" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="171" pin=2"/></net>

<net id="386"><net_src comp="178" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="178" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="86" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="191" pin=2"/></net>

<net id="405"><net_src comp="82" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="178" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="409"><net_src comp="399" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="178" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="92" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="420"><net_src comp="410" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="424"><net_src comp="212" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="212" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="84" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="436"><net_src comp="426" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="212" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="88" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="447"><net_src comp="437" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="212" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="94" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="458"><net_src comp="448" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="462"><net_src comp="96" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="469"><net_src comp="100" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="476"><net_src comp="104" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="484"><net_src comp="287" pin="1"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Conv_SA_W_0_2 | {3 }
	Port: Conv_SA_W_1_2 | {3 }
	Port: Conv_SA_W_2_2 | {3 }
	Port: Conv_SA_W_3_2 | {3 }
	Port: Conv_SA_W_0_1 | {3 }
	Port: Conv_SA_W_1_1 | {3 }
	Port: Conv_SA_W_2_1 | {3 }
	Port: Conv_SA_W_3_1 | {3 }
	Port: Conv_SA_W_0_0 | {3 }
	Port: Conv_SA_W_1_0 | {3 }
	Port: Conv_SA_W_2_0 | {3 }
	Port: Conv_SA_W_3_0 | {3 }
	Port: Conv_SA_W_0_3 | {3 }
	Port: Conv_SA_W_1_3 | {3 }
	Port: Conv_SA_W_2_3 | {3 }
	Port: Conv_SA_W_3_3 | {3 }
 - Input state : 
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 : zext_ln268 | {1 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 : fifo_conv_w_2 | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 : fifo_conv_w_1 | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 : fifo_conv_w_0 | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 : fifo_conv_w_3 | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln271 : 1
	State 2
		icmp_ln268 : 1
		add_ln268 : 1
		br_ln268 : 2
		icmp_ln271 : 1
		select_ln268 : 2
		trunc_ln271 : 3
		switch_ln273 : 4
		add_ln271 : 3
		store_ln268 : 2
		store_ln271 : 4
	State 3
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1
		write_ln277 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln268_fu_259       |    0    |    39   |
|          |        icmp_ln271_fu_273       |    0    |    10   |
|----------|--------------------------------|---------|---------|
|    add   |        add_ln268_fu_264        |    0    |    39   |
|          |        add_ln271_fu_291        |    0    |    10   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln268_fu_279      |    0    |    3    |
|----------|--------------------------------|---------|---------|
|          |   zext_ln268_read_read_fu_104  |    0    |    0    |
|          |          w_read_fu_110         |    0    |    0    |
|   read   | fifo_conv_w_1_read_read_fu_144 |    0    |    0    |
|          | fifo_conv_w_0_read_read_fu_178 |    0    |    0    |
|          | fifo_conv_w_3_read_read_fu_212 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln277_write_fu_116    |    0    |    0    |
|          |    write_ln277_write_fu_123    |    0    |    0    |
|          |    write_ln277_write_fu_130    |    0    |    0    |
|          |    write_ln277_write_fu_137    |    0    |    0    |
|          |    write_ln277_write_fu_150    |    0    |    0    |
|          |    write_ln277_write_fu_157    |    0    |    0    |
|          |    write_ln277_write_fu_164    |    0    |    0    |
|   write  |    write_ln277_write_fu_171    |    0    |    0    |
|          |    write_ln277_write_fu_184    |    0    |    0    |
|          |    write_ln277_write_fu_191    |    0    |    0    |
|          |    write_ln277_write_fu_198    |    0    |    0    |
|          |    write_ln277_write_fu_205    |    0    |    0    |
|          |    write_ln277_write_fu_218    |    0    |    0    |
|          |    write_ln277_write_fu_225    |    0    |    0    |
|          |    write_ln277_write_fu_232    |    0    |    0    |
|          |    write_ln277_write_fu_239    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln271_fu_287       |    0    |    0    |
|          |      trunc_ln276_3_fu_307      |    0    |    0    |
|   trunc  |      trunc_ln276_2_fu_345      |    0    |    0    |
|          |      trunc_ln276_1_fu_383      |    0    |    0    |
|          |       trunc_ln276_fu_421       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           p_10_fu_312          |    0    |    0    |
|          |           p_11_fu_323          |    0    |    0    |
|          |           p_12_fu_334          |    0    |    0    |
|          |           p_7_fu_350           |    0    |    0    |
|          |           p_8_fu_361           |    0    |    0    |
|partselect|           p_9_fu_372           |    0    |    0    |
|          |           p_4_fu_388           |    0    |    0    |
|          |           p_5_fu_399           |    0    |    0    |
|          |           p_6_fu_410           |    0    |    0    |
|          |           p_s_fu_426           |    0    |    0    |
|          |           p_3_fu_437           |    0    |    0    |
|          |           p_0_fu_448           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   101   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       c_reg_459       |    3   |
| indvar_flatten_reg_466|   32   |
|  trunc_ln271_reg_481  |    2   |
|zext_ln268_read_reg_473|   32   |
+-----------------------+--------+
|         Total         |   69   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   101  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   69   |    -   |
+-----------+--------+--------+
|   Total   |   69   |   101  |
+-----------+--------+--------+
