############################################################### 
# Generated by: pathviz (Version: 0.0)
# OS: Linux x86_64(Host: cortustools)
# Generated on: Fri Mar 28 17:02:58 2025
# Design: s344
############################################################### 
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN s344 ;

UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_X REAL 47.040 ;
DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_Y REAL 45.360 ;
END PROPERTYDEFINITIONS 

DIEAREA ( 0 0 ) ( 47040 45360 ) ;

ROW COREROW_0 CoreSite 0 0 FS DO 98 BY 1 STEP 480 0 ;
ROW COREROW_1 CoreSite 0 3780 N DO 98 BY 1 STEP 480 0 ;
ROW COREROW_2 CoreSite 0 7560 FS DO 98 BY 1 STEP 480 0 ;
ROW COREROW_3 CoreSite 0 11340 N DO 98 BY 1 STEP 480 0 ;
ROW COREROW_4 CoreSite 0 15120 FS DO 98 BY 1 STEP 480 0 ;
ROW COREROW_5 CoreSite 0 18900 N DO 98 BY 1 STEP 480 0 ;
ROW COREROW_6 CoreSite 0 22680 FS DO 98 BY 1 STEP 480 0 ;
ROW COREROW_7 CoreSite 0 26460 N DO 98 BY 1 STEP 480 0 ;
ROW COREROW_8 CoreSite 0 30240 FS DO 98 BY 1 STEP 480 0 ;
ROW COREROW_9 CoreSite 0 34020 N DO 98 BY 1 STEP 480 0 ;
ROW COREROW_10 CoreSite 0 37800 FS DO 98 BY 1 STEP 480 0 ;
ROW COREROW_11 CoreSite 0 41580 N DO 98 BY 1 STEP 480 0 ;

TRACKS X 0 DO 112 STEP 420 LAYER Metal4 ;
TRACKS Y 0 DO 108 STEP 420 LAYER Metal4 ;
TRACKS X 0 DO 98 STEP 480 LAYER Metal5 ;
TRACKS Y 0 DO 94 STEP 480 LAYER Metal5 ;
TRACKS X 0 DO 98 STEP 480 LAYER Metal1 ;
TRACKS Y 0 DO 94 STEP 480 LAYER Metal1 ;
TRACKS X 0 DO 112 STEP 420 LAYER Metal2 ;
TRACKS Y 0 DO 108 STEP 420 LAYER Metal2 ;
TRACKS X 0 DO 98 STEP 480 LAYER Metal3 ;
TRACKS Y 0 DO 94 STEP 480 LAYER Metal3 ;
TRACKS X 2000 DO 11 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 11 STEP 4000 LAYER TopMetal2 ;
TRACKS X 1640 DO 20 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 19 STEP 2280 LAYER TopMetal1 ;

COMPONENTS 97 ;
- \DFF_10/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 27360 3780 ) N ;
- U9 sg13g2_nor2_2 
  + PLACED ( 27840 41580 ) N ;
- U8 sg13g2_a21oi_2 
  + PLACED ( 24000 41580 ) N ;
- U7 sg13g2_a21oi_2 
  + PLACED ( 8640 37800 ) FS ;
- U6 sg13g2_nand2_2 
  + PLACED ( 5760 18900 ) N ;
- U5 sg13g2_nand2_2 
  + PLACED ( 11520 15120 ) FS ;
- U4 sg13g2_nand2_2 
  + PLACED ( 8160 0 ) FS ;
- U69 sg13g2_nand3_1 
  + PLACED ( 20640 37800 ) FS ;
- U3 sg13g2_nand2_2 
  + PLACED ( 14400 3780 ) N ;
- U68 sg13g2_a22oi_1 
  + PLACED ( 14880 41580 ) N ;
- U78 sg13g2_nand3_1 
  + PLACED ( 9600 34020 ) N ;
- U2 sg13g2_nand2_2 
  + PLACED ( 41760 3780 ) N ;
- U79 sg13g2_inv_1 
  + PLACED ( 8160 34020 ) N ;
- U1 sg13g2_nand2_2 
  + PLACED ( 16800 7560 ) FS ;
- U18 sg13g2_nand2_2 
  + PLACED ( 30720 41580 ) N ;
- U19 sg13g2_nand2_2 
  + PLACED ( 44160 37800 ) FS ;
- U16 sg13g2_nand2_2 
  + PLACED ( 18720 34020 ) N ;
- U17 sg13g2_nand2_2 
  + PLACED ( 28800 37800 ) FS ;
- U61 sg13g2_o21ai_1 
  + PLACED ( 24960 3780 ) N ;
- U14 sg13g2_nand2_2 
  + PLACED ( 13920 7560 ) FS ;
- U60 sg13g2_a22oi_1 
  + PLACED ( 25440 18900 ) N ;
- U70 sg13g2_o21ai_1 
  + PLACED ( 12480 37800 ) FS ;
- U15 sg13g2_nand2_2 
  + PLACED ( 19680 18900 ) N ;
- U63 sg13g2_nand3_1 
  + PLACED ( 20160 3780 ) N ;
- U71 sg13g2_o21ai_1 
  + PLACED ( 38400 15120 ) FS ;
- U12 sg13g2_a21oi_2 
  + PLACED ( 17280 15120 ) FS ;
- U62 sg13g2_a22oi_1 
  + PLACED ( 21120 15120 ) FS ;
- U72 sg13g2_nand3_1 
  + PLACED ( 19680 7560 ) FS ;
- U13 sg13g2_nor2_2 
  + PLACED ( 17280 3780 ) N ;
- U65 sg13g2_a22oi_1 
  + PLACED ( 9600 22680 ) FS ;
- U73 sg13g2_o21ai_1 
  + PLACED ( 480 30240 ) FS ;
- U10 sg13g2_a21oi_2 
  + PLACED ( 23040 37800 ) FS ;
- U64 sg13g2_o21ai_1 
  + PLACED ( 10080 11340 ) N ;
- U74 sg13g2_o21ai_1 
  + PLACED ( 1440 11340 ) N ;
- \DFF_6/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 34560 7560 ) FS ;
- U11 sg13g2_nor2_2 
  + PLACED ( 16800 30240 ) FS ;
- U67 sg13g2_o21ai_1 
  + PLACED ( 7200 22680 ) FS ;
- U75 sg13g2_o21ai_1 
  + PLACED ( 7680 11340 ) N ;
- \DFF_13/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 22080 22680 ) FS ;
- U66 sg13g2_nand3_1 
  + PLACED ( 14400 22680 ) FS ;
- U76 sg13g2_a221oi_1 
  + PLACED ( 14880 37800 ) FS ;
- U77 sg13g2_nand3_1 
  + PLACED ( 9600 41580 ) N ;
- \DFF_2/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 32160 30240 ) FS ;
- \DFF_7/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 25920 26460 ) N ;
- \DFF_12/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 33600 41580 ) N ;
- \DFF_8/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 19680 30240 ) FS ;
- \DFF_3/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 34080 34020 ) N ;
- U29 sg13g2_a21oi_2 
  + PLACED ( 4320 7560 ) FS ;
- U28 sg13g2_a21oi_2 
  + PLACED ( 8160 7560 ) FS ;
- U38 sg13g2_inv_2 
  + PLACED ( 26880 37800 ) FS ;
- U39 sg13g2_inv_2 
  + PLACED ( 12000 18900 ) N ;
- U83 sg13g2_inv_4 
  + PLACED ( 12000 34020 ) N ;
- U82 sg13g2_tiehi 
  + PLACED ( 10560 30240 ) FS ;
- U25 sg13g2_a21oi_2 
  + PLACED ( 4320 34020 ) N ;
- U81 sg13g2_inv_1 
  + PLACED ( 5760 22680 ) FS ;
- U24 sg13g2_a21oi_2 
  + PLACED ( 6240 30240 ) FS ;
- U34 sg13g2_nand2_2 
  + PLACED ( 12000 41580 ) N ;
- U80 sg13g2_inv_1 
  + PLACED ( 2880 30240 ) FS ;
- U27 sg13g2_a21oi_2 
  + PLACED ( 3840 11340 ) N ;
- U35 sg13g2_a21oi_2 
  + PLACED ( 14880 34020 ) N ;
- U26 sg13g2_a21oi_2 
  + PLACED ( 4800 15120 ) FS ;
- U36 sg13g2_inv_2 
  + PLACED ( 1920 22680 ) FS ;
- \DFF_9/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 13920 11340 ) N ;
- U21 sg13g2_a21oi_2 
  + PLACED ( 38400 26460 ) N ;
- U37 sg13g2_inv_2 
  + PLACED ( 42240 26460 ) N ;
- U20 sg13g2_nor2_2 
  + PLACED ( 44160 26460 ) N ;
- U30 sg13g2_nand2_2 
  + PLACED ( 5760 37800 ) FS ;
- U23 sg13g2_a21oi_2 
  + PLACED ( 40800 11340 ) N ;
- U31 sg13g2_nor3_2 
  + PLACED ( 12480 30240 ) FS ;
- U22 sg13g2_nor3_2 
  + PLACED ( 40800 15120 ) FS ;
- U32 sg13g2_nor3_2 
  + PLACED ( 0 34020 ) N ;
- U33 sg13g2_a21oi_2 
  + PLACED ( 1920 37800 ) FS ;
- \DFF_4/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 30720 18900 ) N ;
- \DFF_11/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 34560 22680 ) FS ;
- U49 sg13g2_inv_2 
  + PLACED ( 15840 0 ) FS ;
- \DFF_0/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 21600 34020 ) N ;
- U48 sg13g2_inv_2 
  + PLACED ( 12480 22680 ) FS ;
- U58 sg13g2_a22oi_1 
  + PLACED ( 8640 15120 ) FS ;
- U59 sg13g2_a22oi_1 
  + PLACED ( 15840 26460 ) N ;
- U43 sg13g2_inv_2 
  + PLACED ( 0 22680 ) FS ;
- U52 sg13g2_inv_2 
  + PLACED ( 18720 37800 ) FS ;
- U41 sg13g2_inv_2 
  + PLACED ( 12480 26460 ) N ;
- U53 sg13g2_inv_2 
  + PLACED ( 1920 18900 ) N ;
- \DFF_5/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 28320 11340 ) N ;
- U40 sg13g2_inv_2 
  + PLACED ( 22560 3780 ) N ;
- U50 sg13g2_inv_2 
  + PLACED ( 26400 11340 ) N ;
- U47 sg13g2_inv_2 
  + PLACED ( 3840 22680 ) FS ;
- U51 sg13g2_inv_2 
  + PLACED ( 39840 3780 ) N ;
- U46 sg13g2_inv_2 
  + PLACED ( 17760 41580 ) N ;
- U56 sg13g2_inv_2 
  + PLACED ( 2400 7560 ) FS ;
- \DFF_14/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 22080 7560 ) FS ;
- U45 sg13g2_inv_2 
  + PLACED ( 19680 41580 ) N ;
- U57 sg13g2_a22oi_1 
  + PLACED ( 14400 15120 ) FS ;
- U44 sg13g2_inv_2 
  + PLACED ( 7680 41580 ) N ;
- U54 sg13g2_inv_2 
  + PLACED ( 11040 0 ) FS ;
- \DFF_1/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 31680 37800 ) FS ;
- U55 sg13g2_inv_2 
  + PLACED ( 12000 7560 ) FS ;
END COMPONENTS

PINS 23 ;
- GND + NET GND + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 22560 ) E ;
- VDD + NET VDD + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 23520 45360 ) N ;
- CK + NET CK + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47040 22560 ) W ;
- A0 + NET A0 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 23520 0 ) S ;
- A1 + NET A1 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 23040 ) E ;
- A2 + NET A2 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 23940 45360 ) N ;
- A3 + NET A3 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47040 23040 ) W ;
- B0 + NET B0 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 23940 0 ) S ;
- B1 + NET B1 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 22080 ) E ;
- B2 + NET B2 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 23100 45360 ) N ;
- B3 + NET B3 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47040 22080 ) W ;
- START + NET START + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 23100 0 ) S ;
- CNTVCO2 + NET CNTVCO2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 23520 ) E ;
- CNTVCON2 + NET CNTVCON2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 24360 45360 ) N ;
- P0 + NET P0 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47040 23520 ) W ;
- P1 + NET P1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 24360 0 ) S ;
- P2 + NET P2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 21600 ) E ;
- P3 + NET P3 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 22680 45360 ) N ;
- P4 + NET P4 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47040 21600 ) W ;
- P5 + NET P5 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 22680 0 ) S ;
- P6 + NET P6 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 24000 ) E ;
- P7 + NET P7 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 24780 45360 ) N ;
- READY + NET READY + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47040 24000 ) W ;
END PINS

END DESIGN
