set o(PLIC_SWINT_SUPPORT) {yes}
set o(PLATFORM_PLDM_SYS_BUS_ACCESS) {yes}
set o(NDS_RVA_SUPPORT) {yes}
set o(NDS_L2C_TAG_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_WRITETHROUGH_REGION5_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_VLSU_MSHR_DEPTH) {16}
set o(NDS_ICACHE_LRU) {lru}
set o(NDS_WRITETHROUGH_REGION6_MASK) {64'h0000000000000000}
set o(NDS_DCACHE_WPT_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_DSP_SUPPORT) {yes}
set o(NDS_WRITETHROUGH_REGION2_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_IO_STLB) {1}
set o(SMU_SUPPORT) {yes}
set o(NDS_CACHE_LINE_SIZE) {64}
set o(NDS_WRITETHROUGH_REGION3_MASK) {64'h0000000000000000}
set o(NDS_STLB_ECC_TYPE) {0}
set o(NDS_SLAVE_PORT_ASYNC_SUPPORT) {0}
set o(NDS_BTB_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_STACKSAFE_SUPPORT) {yes}
set o(NDS_BIU_BUS) {axi}
set o(NDS_DCACHE_DATA_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_L2C_TAG_RAM_AW) {6}
set o(NDS_WRITETHROUGH_REGION0_MASK) {64'hFFFFFFFFC0000000}
set o(UART1_REGS_BASE) {64'h00000000F0200000}
set o(NDS_L2C_TAG_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_ILM_WAIT_CYCLE) {0}
set o(NDS_STLB_ENTRIES) {32}
set o(NDS_VECTOR_PLIC_SUPPORT) {yes}
set o(NDS_CORE_TO_L2_SYNC_STAGE) {2}
set o(NDS_DLM_SIZE) {64}
set o(BMC_REGS_BASE) {64'h00000000C0000000}
set o(NDS_ACE_STREAM_PORT) {no}
set o(NDS_FAST_DEVICE_SUPPORT) {no}
set o(NDS_ITLB_ENTRIES) {4}
set o(NDS_CORE_BRG_TYPE) {0}
set o(NDS_DEVICE_REGION7_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_VLEN) {512}
set o(I2C_SUPPORT) {no}
set o(NDS_ILM_SUPPORT) {1}
set o(NDS_NON_BLOCKING_SUPPORT) {yes}
set o(NDS_DEVICE_REGION4_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_DEVICE_REGION5_MASK) {64'h0000000000000000}
set o(NDS_IOCP_ASYNC_SUPPORT) {0}
set o(NDS_IOCP_ID_WIDTH) {9}
set o(NDS_L2C_HR_DEPTH) {16}
set o(NDS_L2_DATA_WIDTH) {64}
set o(NDS_DEVICE_REGION1_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_STLB_DATA_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_WRITE_AROUND_SUPPORT) {yes}
set o(NDS_DEVICE_REGION2_MASK) {64'h0000000000000000}
set o(NDS_DCACHE_FIRST_WORD_FIRST) {First-Word-First}
set o(NDS_CFG_OPT) {no}
set o(NDS_ILM_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_BIU_ID_WIDTH) {4}
set o(PLATFORM_DEBUG_SUPPORT) {yes}
set o(SPI1_SUPPORT) {yes}
set o(NDS_BIU_PATH_X2) {no}
set o(NDS_PMP_ENTRIES) {8}
set o(NDS_FENCE_FLUSH_DCACHE) {no}
set o(NDS_SLAVE_PORT_ID_WIDTH) {8}
set o(APBBRG_REGS_BASE) {64'h00000000F0000000}
set o(APBBRG_SUPPORT) {yes}
set o(SMU_REGS_BASE) {64'h00000000F0100000}
set o(NDS_POWERBRAKE_SUPPORT) {yes}
set o(NDS_TRACE_INTERFACE) {none}
set o(RAMBRG_BASE) {64'h0000000000000000}
set o(NDS_ILM_BASE) {64'h0000000000000000}
set o(NDS_STLB_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_RVB_SUPPORT) {no}
set o(NDS_L2C_BANKS) {2}
set o(NDS_L2C_DATA_RAM_AW) {10}
set o(NDS_DLM_SUPPORT) {1}
set o(WDT_REGS_BASE) {64'h00000000F0500000}
set o(DMAC_SUPPORT) {no}
set o(PLATFORM_VECTOR_PLIC_SUPPORT) {yes}
set o(PLIC_REGS_BASE) {64'h00000000E4000000}
set o(NDS_DLM_ECC_TYPE) {none}
set o(NDS_L2C_TAG_RAM_SETUP_CYCLE) {1}
set o(NDS_RVN_SUPPORT) {yes}
set o(PLMT_REGS_BASE) {64'h00000000E6000000}
set o(SLVPORT_DLM_BASE) {64'h00000000A0200000}
set o(NDS_LOCALINT_HPMINT) {18}
set o(NDS_PC_GPR_PROBING_SUPPORT) {no}
set o(NDS_WRITETHROUGH_REGION7_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_ICACHE_SUPPORT) {1}
set o(NDS_RVV_SUPPORT) {no}
set o(NDS_L2C_DATA_RAM_CTRL_IN_WIDTH) {1}
set o(SPI1_REGS_BASE) {64'h00000000F0B00000}
set o(NDS_WRITETHROUGH_REGION4_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_ICACHE_FIRST_WORD_FIRST) {First-Word-First}
set o(NDS_PMA_ENTRIES) {0}
set o(NDS_WRITETHROUGH_REGION5_MASK) {64'h0000000000000000}
set o(NDS_BIU_DATA_WIDTH) {64}
set o(NDS_VTLB_ENTRIES) {0}
set o(NDS_WRITETHROUGH_REGION1_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(RAMBRG_REGION_SIZE) {2048}
set o(NDS_WRITETHROUGH_REGION2_MASK) {64'h0000000000000000}
set o(UART1_SUPPORT) {no}
set o(PLATFORM_L2C_REG_BASE) {64'h00000000E0500000}
set o(NDS_BTB_SIZE) {256}
set o(GPIO_REGS_BASE) {64'h00000000F0700000}
set o(SPI2_SUPPORT) {no}
set o(NDS_L2C_REG_BASE) {64'h00000000E0500000}
set o(NDS_BIU_ASYNC_SUPPORT) {0}
set o(NDS_DEBUG_SUPPORT) {yes}
set o(NDS_NUM_TRIGGER) {2}
set o(NDS_DEVICE_REGION6_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_ILM_SIZE) {64}
set o(NDS_DEVICE_REGION7_MASK) {64'h0000000000000000}
set o(NDS_MSHR_DEPTH) {4}
set o(NDS_STLB_SP_ENTRIES) {4}
set o(NDS_DEVICE_REGION3_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_DEVICE_REGION4_MASK) {64'h0000000000000000}
set o(DMAC_REGS_BASE) {64'h00000000F0C00000}
set o(PLDM_REGS_BASE) {64'h00000000E6800000}
set o(NDS_L2C_DATA_RAM_CTRL_OUT_WIDTH) {1}
set o(DTROM_REGS_BASE) {64'h00000000F2000000}
set o(NDS_CPUID) {16'h0a45}
set o(NDS_DEVICE_REGION0_BASE) {64'h00000000C0000000}
set o(NDS_RESET_VECTOR) {64'h0000000080000000}
set o(NDS_PMP_GRANULARITY) {8}
set o(WDT_SUPPORT) {no}
set o(NDS_DEVICE_REGION1_MASK) {64'h0000000000000000}
set o(NDS_DCACHE_WAY) {4}
set o(NDS_STLB_TAG_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_L2C_ECC_TYPE) {0}
set o(NDS_DEBUG_VEC) {64'h00000000E6800000}
set o(NDS_DLM_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_RVC_SUPPORT) {yes}
set o(NDS_PUSHPOP_TYPE) {0}
set o(NDS_DLM_WAIT_CYCLE) {0}
set o(NDS_L2C_CACHE_SIZE_KB) {0}
set o(NDS_AHB_LOW_LATENCY) {no}
set o(NDS_DFS_REG_BASE) {64'h00000000C0200000}
set o(NDS_PLATFORM) {ae350}
set o(NDS_LOCALINT_SBE) {17}
set o(NDS_MMU_SCHEME) {sv32}
set o(NDS_DCACHE_PREFETCH_SUPPORT) {yes}
set o(NDS_IOCP_TOTAL_OUTSTANDING) {8}
set o(AHBDEC_SUPPORT) {yes}
set o(NDS_DCACHE_LRU) {lru}
set o(NDS_TL_SINK_WIDTH) {3}
set o(I2C_REGS_BASE) {64'h00000000F0A00000}
set o(NDS_MSHR_FB_DEPTH) {0}
set o(GPIO_SUPPORT) {no}
set o(NDS_DTLB_ENTRIES) {8}
set o(NDS_LOCALINT_ACEERR) {24}
set o(SLVPORT_SIZE) {4}
set o(NDS_ICACHE_TAG_RAM_CTRL_OUT_WIDTH) {1}
set o(PIT_REGS_BASE) {64'h00000000F0400000}
set o(UART2_REGS_BASE) {64'h00000000F0300000}
set o(NDS_FPU_TYPE) {dp}
set o(NDS_CODENSE_SUPPORT) {yes}
set o(UART2_SUPPORT) {no}
set o(NDS_ICACHE_SIZE) {32}
set o(NDS_STLB_DATA_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_DCACHE_WPT_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_NHART) {1}
set o(NDS_WRITETHROUGH_REGION6_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(PLIC_SW_REGS_BASE) {64'h00000000E6400000}
set o(SLVPORT_ILM_BASE) {64'h00000000A0000000}
set o(NDS_LM_INTERFACE) {ram}
set o(NDS_WRITETHROUGH_REGION7_MASK) {64'h0000000000000000}
set o(NDS_ELEN) {32}
set o(NDS_WRITETHROUGH_REGION3_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_L2_SOURCE_WIDTH) {3}
set o(NDS_WRITETHROUGH_REGION4_MASK) {64'h0000000000000000}
set o(NDS_L2C_DATA_RAM_OUTPUT_CYCLE) {2}
set o(NDS_L2C_DATA_RAM_SETUP_CYCLE) {1}
set o(NDS_BIU_ADDR_WIDTH) {32}
set o(NDS_WRITETHROUGH_REGION0_BASE) {64'h0000000040000000}
set o(PLATFORM_PLDM_PROGBUF_SIZE) {8}
set o(NDS_BFLOAT16_SUPPORT) {yes}
set o(NDS_LM_ENABLE_CTRL) {no}
set o(NDS_WRITETHROUGH_REGION1_MASK) {64'h0000000000000000}
set o(NDS_SLAVE_PORT_PATH_X2) {no}
set o(NDS_DCACHE_TAG_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_STLB_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_ASP_DATA_WIDTH) {512}
set o(NDS_VALEN) {32}
set o(NDS_NUM_PRIVILEGE_LEVELS) {3}
set o(NDS_DEVICE_REGION5_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_ILM_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_L2C_HPM_NUM) {0}
set o(NDS_DCACHE_SUPPORT) {1}
set o(NDS_DEVICE_REGION6_MASK) {64'h0000000000000000}
set o(NDS_ILM_ECC_TYPE) {none}
set o(NDS_DEVICE_REGION2_BASE) {64'hFFFFFFFFFFFFFFFF}
set o(NDS_XLEN) {32}
set o(NDS_ICACHE_TAG_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_DEVICE_REGION3_MASK) {64'h0000000000000000}
set o(NDS_STLB_TAG_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_DCACHE_SIZE) {32}
set o(NDS_DCACHE_TAG_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_CM_SUPPORT) {no}
set o(NDS_DEVICE_REGION0_MASK) {64'hFFFFFFFFC0000000}
set o(RTC_REGS_BASE) {64'h00000000F0600000}
set o(NDS_UNALIGNED_ACCESS) {no}
set o(NDS_IOCP_NUM) {0}
set o(NDS_DLEN) {512}
set o(NDS_RAM_CTRL_OUT) {no}
set o(PLATFORM_JTAG_TWOWIRE) {jtag}
set o(NDS_CPU_MIMPID) {32'h00000d00}
set o(NDS_ICACHE_ECC_TYPE) {none}
set o(NDS_BIU_PREFETCH) {no}
set o(NDS_BTB_RAM_CTRL_OUT_WIDTH) {1}
set o(SLVPORT_DLM_SEL_BIT) {21}
set o(NDS_SLAVE_PORT_SUPPORT) {no}
set o(AHBDEC_REGS_BASE) {64'h00000000E0000000}
set o(NDS_LOCALINT_SLPECC) {16}
set o(NDS_DLM_BASE) {64'h0000000000010000}
set o(RTC_SUPPORT) {no}
set o(NDS_MSHR_SUB_BLOCK_DEPTH) {0}
set o(NDS_DCACHE_DATA_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_DCACHE_ECC_TYPE) {none}
set o(SPI2_REGS_BASE) {64'h00000000F0F00000}
set o(NDS_ICACHE_WAY) {4}
set o(NDS_CLUSTER_SUPPORT) {no}
set o(NDS_ISA_BASE) {rv32i}
set o(PLATFORM_NCEDBGLOCK100_SUPPORT) {no}
set o(NDS_PERFORMANCE_MONITOR) {yes}
set o(NDS_RAM_CTRL_IN) {no}
set o(PIT_SUPPORT) {no}
set o(NDS_BRANCH_PREDICTION) {dynamic}
set o(NDS_ICACHE_DATA_RAM_CTRL_IN_WIDTH) {1}
set o(NDS_L2_TO_CORE_SYNC_STAGE) {2}
set o(NDS_ICACHE_DATA_RAM_CTRL_OUT_WIDTH) {1}
set o(PLATFORM_PLDM_HALTGROUP_COUNT) {0}
set o(NDS_ACE_SUPPORT) {yes}
set o(DTROM_SUPPORT) {no}
set o(NDS_DLM_RAM_CTRL_OUT_WIDTH) {1}
set o(NDS_MULTIPLIER) {fast}
set o(SPI_MEM_BASE) {64'h0000000080000000}
set o(NDS_NUM_DLM_BANKS) {1}
set o(NDS_CONFIG_PLATFORM) {custom}
