/*
 * Swamp - cooperative multitasking operating system
 * Copyright (c) 2016 rksdna
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#ifndef OTG_H
#define OTG_H

#include <types.h>

struct otg
{
    volatile u32_t GOTGCTL;
    volatile u32_t GOTGINT;
    volatile u32_t GAHBCFG;
    volatile u32_t GUSBCFG;
    volatile u32_t GRSTCTL;
    volatile u32_t GINTSTS;
    volatile u32_t GINTMSK;
    volatile u32_t GRXSTSR;
    volatile u32_t GRXSTSP;
    volatile u32_t GRXFSIZ;
    volatile u32_t DIEPTXF0_HNPTXFSIZ;
    volatile u32_t HNPTXSTS;
    u32_t RESERVED0[2];
    volatile u32_t GCCFG;
    volatile u32_t CID;
    u32_t  RESERVED1[48];
    volatile u32_t HPTXFSIZ;
    volatile u32_t DIEPTXF[0x0F];
};

struct otg_ep_in
{
    volatile u32_t DIEPCTL;
    u32_t RESERVED0;
    volatile u32_t DIEPINT;
    u32_t RESERVED1;
    volatile u32_t DIEPTSIZ;
    volatile u32_t DIEPDMA;
    volatile u32_t DTXFSTS;
    u32_t RESERVED2;
};

struct otg_ep_out
{
    volatile u32_t DOEPCTL;
    u32_t RESERVED0;
    volatile u32_t DOEPINT;
    u32_t RESERVED1;
    volatile u32_t DOEPTSIZ;
    volatile u32_t DOEPDMA;
    u32_t RESERVED2[2];
};

struct otg_device
{
    volatile u32_t DCFG;
    volatile u32_t DCTL;
    volatile u32_t DSTS;
    u32_t RESERVED0;
    volatile u32_t DIEPMSK;
    volatile u32_t DOEPMSK;
    volatile u32_t DAINT;
    volatile u32_t DAINTMSK;
    u32_t RESERVED1[2];
    volatile u32_t DVBUSDIS;
    volatile u32_t DVBUSPULSE;
    volatile u32_t DTHRCTL;
    volatile u32_t DIEPEMPMSK;
    volatile u32_t DEACHINT;
    volatile u32_t DEACHMSK;
    u32_t RESERVED2;
    volatile u32_t DINEP1MSK;
    u32_t RESERVED3[15];
    volatile u32_t DOUTEP1MSK;
    u32_t RESERVED4[30];
    struct otg_ep_in EP_IN[4];
    u32_t RESERVED5[96];
    struct otg_ep_in EP_OUT[4];
};

struct otg_channel
{
    volatile u32_t HCCHAR;
    volatile u32_t HCSPLT;
    volatile u32_t HCINT;
    volatile u32_t HCINTMSK;
    volatile u32_t HCTSIZ;
    volatile u32_t HCDMA;
    u32_t RESERVED0[2];
};

struct otg_host
{
    volatile u32_t HCFG;
    volatile u32_t HFIR;
    volatile u32_t HFNUM;
    u32_t RESERVED0;
    volatile u32_t HPTXSTS;
    volatile u32_t HAINT;
    volatile u32_t HAINTMSK;
    u32_t RESERVED1[9];
    volatile u32_t HPRT;
    u32_t RESERVED2[47];
    struct otg_channel CH[8];
};

struct otg_power
{
    volatile u32_t PCGCR;
};

#define OTG ((struct otg *)0x50000000)
#define OTG_HOST ((struct otg_host *)0x50000400)
#define OTG_DEVICE ((struct otg_device *)0x50000800)
#define OTG_POWER ((struct otg_power *)0x50000E00)
#define OTG_FIFO ((void *)0x50001000)

#define OTG_GOTGCTL_SRQSCS ((u32_t)0x00000001)
#define OTG_GOTGCTL_SRQ ((u32_t)0x00000002)
#define OTG_GOTGCTL_HNGSCS ((u32_t)0x00000100)
#define OTG_GOTGCTL_HNPRQ ((u32_t)0x00000200)
#define OTG_GOTGCTL_HSHNPEN ((u32_t)0x00000400)
#define OTG_GOTGCTL_DHNPEN ((u32_t)0x00000800)
#define OTG_GOTGCTL_CIDSTS ((u32_t)0x00010000)
#define OTG_GOTGCTL_DBCT ((u32_t)0x00020000)
#define OTG_GOTGCTL_ASVLD ((u32_t)0x00040000)
#define OTG_GOTGCTL_BSVLD ((u32_t)0x00080000)

#define OTG_GOTGINT_SEDET ((u32_t)0x00000004)
#define OTG_GOTGINT_SRSSCHG ((u32_t)0x00000100)
#define OTG_GOTGINT_HNSSCHG ((u32_t)0x00000200)
#define OTG_GOTGINT_HNGDET ((u32_t)0x00020000)
#define OTG_GOTGINT_ADTOCHG ((u32_t)0x00040000)
#define OTG_GOTGINT_DBCDNE ((u32_t)0x00080000)

#define OTG_HCFG_FSLSPCS ((u32_t)0x00000003)
#define OTG_HCFG_FSLSPCS_0 ((u32_t)0x00000001)
#define OTG_HCFG_FSLSPCS_1 ((u32_t)0x00000002)
#define OTG_HCFG_FSLSS ((u32_t)0x00000004)

#define OTG_DCFG_DSPD ((u32_t)0x00000003)
#define OTG_DCFG_DSPD_0 ((u32_t)0x00000001)
#define OTG_DCFG_DSPD_1 ((u32_t)0x00000002)
#define OTG_DCFG_NZLSOHSK ((u32_t)0x00000004)
#define OTG_DCFG_DAD_0 ((u32_t)0x00000010)
#define OTG_DCFG_DAD_1 ((u32_t)0x00000020)
#define OTG_DCFG_DAD_2 ((u32_t)0x00000040)
#define OTG_DCFG_DAD_3 ((u32_t)0x00000080)
#define OTG_DCFG_DAD_4 ((u32_t)0x00000100)
#define OTG_DCFG_DAD_5 ((u32_t)0x00000200)
#define OTG_DCFG_DAD_6 ((u32_t)0x00000400)
#define OTG_DCFG_PFIVL ((u32_t)0x00001800)
#define OTG_DCFG_PFIVL_0 ((u32_t)0x00000800)
#define OTG_DCFG_PFIVL_1 ((u32_t)0x00001000)
#define OTG_DCFG_PERSCHIVL ((u32_t)0x03000000)
#define OTG_DCFG_PERSCHIVL_0 ((u32_t)0x01000000)
#define OTG_DCFG_PERSCHIVL_1 ((u32_t)0x02000000)

#define OTG_PCGCR_STPPCLK ((u32_t)0x00000001)
#define OTG_PCGCR_GATEHCLK ((u32_t)0x00000002)
#define OTG_PCGCR_PHYSUSP ((u32_t)0x00000010)

#define OTG_DCTL_RWUSIG ((u32_t)0x00000001)
#define OTG_DCTL_SDIS ((u32_t)0x00000002)
#define OTG_DCTL_GINSTS ((u32_t)0x00000004)
#define OTG_DCTL_GONSTS ((u32_t)0x00000008)
#define OTG_DCTL_TCTL ((u32_t)0x00000070)
#define OTG_DCTL_TCTL_0 ((u32_t)0x00000010)
#define OTG_DCTL_TCTL_1 ((u32_t)0x00000020)
#define OTG_DCTL_TCTL_2 ((u32_t)0x00000040)
#define OTG_DCTL_SGINAK ((u32_t)0x00000080)
#define OTG_DCTL_CGINAK ((u32_t)0x00000100)
#define OTG_DCTL_SGONAK ((u32_t)0x00000200)
#define OTG_DCTL_CGONAK ((u32_t)0x00000400)
#define OTG_DCTL_POPRGDNE ((u32_t)0x00000800)

#define OTG_DSTS_SUSPSTS ((u32_t)0x00000001)
#define OTG_DSTS_ENUMSPD ((u32_t)0x00000006)
#define OTG_DSTS_ENUMSPD_0 ((u32_t)0x00000002)
#define OTG_DSTS_ENUMSPD_1 ((u32_t)0x00000004)
#define OTG_DSTS_EERR ((u32_t)0x00000008)

#define OTG_GAHBCFG_GINT ((u32_t)0x00000001)
#define OTG_GAHBCFG_HBSTLEN_0 ((u32_t)0x00000002)
#define OTG_GAHBCFG_HBSTLEN_1 ((u32_t)0x00000004)
#define OTG_GAHBCFG_HBSTLEN_2 ((u32_t)0x00000008)
#define OTG_GAHBCFG_HBSTLEN_3 ((u32_t)0x00000010)
#define OTG_GAHBCFG_DMAEN ((u32_t)0x00000020)
#define OTG_GAHBCFG_TXFELVL ((u32_t)0x00000080)
#define OTG_GAHBCFG_PTXFELVL ((u32_t)0x00000100)

#define OTG_GUSBCFG_TOCAL ((u32_t)0x00000007)
#define OTG_GUSBCFG_TOCAL_0 ((u32_t)0x00000001)
#define OTG_GUSBCFG_TOCAL_1 ((u32_t)0x00000002)
#define OTG_GUSBCFG_TOCAL_2 ((u32_t)0x00000004)
#define OTG_GUSBCFG_PHYSEL ((u32_t)0x00000040)
#define OTG_GUSBCFG_SRPCAP ((u32_t)0x00000100)
#define OTG_GUSBCFG_HNPCAP ((u32_t)0x00000200)
#define OTG_GUSBCFG_TRDT_0 ((u32_t)0x00000400)
#define OTG_GUSBCFG_TRDT_1 ((u32_t)0x00000800)
#define OTG_GUSBCFG_TRDT_2 ((u32_t)0x00001000)
#define OTG_GUSBCFG_TRDT_3 ((u32_t)0x00002000)
#define OTG_GUSBCFG_PHYLPCS ((u32_t)0x00008000)
#define OTG_GUSBCFG_ULPIFSLS ((u32_t)0x00020000)
#define OTG_GUSBCFG_ULPIAR ((u32_t)0x00040000)
#define OTG_GUSBCFG_ULPICSM ((u32_t)0x00080000)
#define OTG_GUSBCFG_ULPIEVBUSD ((u32_t)0x00100000)
#define OTG_GUSBCFG_ULPIEVBUSI ((u32_t)0x00200000)
#define OTG_GUSBCFG_TSDPS ((u32_t)0x00400000)
#define OTG_GUSBCFG_PCCI ((u32_t)0x00800000)
#define OTG_GUSBCFG_PTCI ((u32_t)0x01000000)
#define OTG_GUSBCFG_ULPIIPD ((u32_t)0x02000000)
#define OTG_GUSBCFG_FHMOD ((u32_t)0x20000000)
#define OTG_GUSBCFG_FDMOD ((u32_t)0x40000000)
#define OTG_GUSBCFG_CTXPKT ((u32_t)0x80000000)

#define OTG_GRSTCTL_CSRST ((u32_t)0x00000001)
#define OTG_GRSTCTL_HSRST ((u32_t)0x00000002)
#define OTG_GRSTCTL_FCRST ((u32_t)0x00000004)
#define OTG_GRSTCTL_RXFFLSH ((u32_t)0x00000010)
#define OTG_GRSTCTL_TXFFLSH ((u32_t)0x00000020)
#define OTG_GRSTCTL_TXFNUM_0 ((u32_t)0x00000040)
#define OTG_GRSTCTL_TXFNUM_1 ((u32_t)0x00000080)
#define OTG_GRSTCTL_TXFNUM_2 ((u32_t)0x00000100)
#define OTG_GRSTCTL_TXFNUM_3 ((u32_t)0x00000200)
#define OTG_GRSTCTL_TXFNUM_4 ((u32_t)0x00000400)
#define OTG_GRSTCTL_DMAREQ ((u32_t)0x40000000)
#define OTG_GRSTCTL_AHBIDL ((u32_t)0x80000000)

#define OTG_DIEPMSK_XFRCM ((u32_t)0x00000001)
#define OTG_DIEPMSK_EPDM ((u32_t)0x00000002)
#define OTG_DIEPMSK_TOM ((u32_t)0x00000008)
#define OTG_DIEPMSK_ITTXFEMSK ((u32_t)0x00000010)
#define OTG_DIEPMSK_INEPNMM ((u32_t)0x00000020)
#define OTG_DIEPMSK_INEPNEM ((u32_t)0x00000040)
#define OTG_DIEPMSK_TXFURM ((u32_t)0x00000100)
#define OTG_DIEPMSK_BIM ((u32_t)0x00000200)

#define OTG_HPTXSTS_PTXQSAV_0 ((u32_t)0x00010000)
#define OTG_HPTXSTS_PTXQSAV_1 ((u32_t)0x00020000)
#define OTG_HPTXSTS_PTXQSAV_2 ((u32_t)0x00040000)
#define OTG_HPTXSTS_PTXQSAV_3 ((u32_t)0x00080000)
#define OTG_HPTXSTS_PTXQSAV_4 ((u32_t)0x00100000)
#define OTG_HPTXSTS_PTXQSAV_5 ((u32_t)0x00200000)
#define OTG_HPTXSTS_PTXQSAV_6 ((u32_t)0x00400000)
#define OTG_HPTXSTS_PTXQSAV_7 ((u32_t)0x00800000)
#define OTG_HPTXSTS_PTXQTOP_0 ((u32_t)0x01000000)
#define OTG_HPTXSTS_PTXQTOP_1 ((u32_t)0x02000000)
#define OTG_HPTXSTS_PTXQTOP_2 ((u32_t)0x04000000)
#define OTG_HPTXSTS_PTXQTOP_3 ((u32_t)0x08000000)
#define OTG_HPTXSTS_PTXQTOP_4 ((u32_t)0x10000000)
#define OTG_HPTXSTS_PTXQTOP_5 ((u32_t)0x20000000)
#define OTG_HPTXSTS_PTXQTOP_6 ((u32_t)0x40000000)
#define OTG_HPTXSTS_PTXQTOP_7 ((u32_t)0x80000000)

#define OTG_DOEPMSK_XFRCM ((u32_t)0x00000001)
#define OTG_DOEPMSK_EPDM ((u32_t)0x00000002)
#define OTG_DOEPMSK_STUPM ((u32_t)0x00000008)
#define OTG_DOEPMSK_OTEPDM ((u32_t)0x00000010)
#define OTG_DOEPMSK_B2BSTUP ((u32_t)0x00000040)
#define OTG_DOEPMSK_OPEM ((u32_t)0x00000100)
#define OTG_DOEPMSK_BOIM ((u32_t)0x00000200)

#define OTG_GINTSTS_CMOD ((u32_t)0x00000001)
#define OTG_GINTSTS_MMIS ((u32_t)0x00000002)
#define OTG_GINTSTS_OTGINT ((u32_t)0x00000004)
#define OTG_GINTSTS_SOF ((u32_t)0x00000008)
#define OTG_GINTSTS_RXFLVL ((u32_t)0x00000010)
#define OTG_GINTSTS_NPTXFE ((u32_t)0x00000020)
#define OTG_GINTSTS_GINAKEFF ((u32_t)0x00000040)
#define OTG_GINTSTS_BOUTNAKEFF ((u32_t)0x00000080)
#define OTG_GINTSTS_ESUSP ((u32_t)0x00000400)
#define OTG_GINTSTS_USBSUSP ((u32_t)0x00000800)
#define OTG_GINTSTS_USBRST ((u32_t)0x00001000)
#define OTG_GINTSTS_ENUMDNE ((u32_t)0x00002000)
#define OTG_GINTSTS_ISOODRP ((u32_t)0x00004000)
#define OTG_GINTSTS_EOPF ((u32_t)0x00008000)
#define OTG_GINTSTS_IEPINT ((u32_t)0x00040000)
#define OTG_GINTSTS_OEPINT ((u32_t)0x00080000)
#define OTG_GINTSTS_IISOIXFR ((u32_t)0x00100000)
#define OTG_GINTSTS_PXFR_INCOMPISOOUT ((u32_t)0x00200000)
#define OTG_GINTSTS_DATAFSUSP ((u32_t)0x00400000)
#define OTG_GINTSTS_HPRTINT ((u32_t)0x01000000)
#define OTG_GINTSTS_HCINT ((u32_t)0x02000000)
#define OTG_GINTSTS_PTXFE ((u32_t)0x04000000)
#define OTG_GINTSTS_CIDSCHG ((u32_t)0x10000000)
#define OTG_GINTSTS_DISCINT ((u32_t)0x20000000)
#define OTG_GINTSTS_SRQINT ((u32_t)0x40000000)
#define OTG_GINTSTS_WKUINT ((u32_t)0x80000000)

#define OTG_GINTMSK_MMISM ((u32_t)0x00000002)
#define OTG_GINTMSK_OTGINT ((u32_t)0x00000004)
#define OTG_GINTMSK_SOFM ((u32_t)0x00000008)
#define OTG_GINTMSK_RXFLVLM ((u32_t)0x00000010)
#define OTG_GINTMSK_NPTXFEM ((u32_t)0x00000020)
#define OTG_GINTMSK_GINAKEFFM ((u32_t)0x00000040)
#define OTG_GINTMSK_GONAKEFFM ((u32_t)0x00000080)
#define OTG_GINTMSK_ESUSPM ((u32_t)0x00000400)
#define OTG_GINTMSK_USBSUSPM ((u32_t)0x00000800)
#define OTG_GINTMSK_USBRST ((u32_t)0x00001000)
#define OTG_GINTMSK_ENUMDNEM ((u32_t)0x00002000)
#define OTG_GINTMSK_ISOODRPM ((u32_t)0x00004000)
#define OTG_GINTMSK_EOPFM ((u32_t)0x00008000)
#define OTG_GINTMSK_EPMISM ((u32_t)0x00020000)
#define OTG_GINTMSK_IEPINT ((u32_t)0x00040000)
#define OTG_GINTMSK_OEPINT ((u32_t)0x00080000)
#define OTG_GINTMSK_IISOIXFRM ((u32_t)0x00100000)
#define OTG_GINTMSK_PXFRM_IISOOXFRM ((u32_t)0x00200000)
#define OTG_GINTMSK_FSUSPM ((u32_t)0x00400000)
#define OTG_GINTMSK_PRTIM ((u32_t)0x01000000)
#define OTG_GINTMSK_HCIM ((u32_t)0x02000000)
#define OTG_GINTMSK_PTXFEM ((u32_t)0x04000000)
#define OTG_GINTMSK_CIDSCHGM ((u32_t)0x10000000)
#define OTG_GINTMSK_DISCINT ((u32_t)0x20000000)
#define OTG_GINTMSK_SRQIM ((u32_t)0x40000000)
#define OTG_GINTMSK_WUIM ((u32_t)0x80000000)

#define OTG_GRXSTSP_DPID ((u32_t)0x00018000)

#define OTG_GNPTXSTS_NPTQXSAV_0 ((u32_t)0x00010000)
#define OTG_GNPTXSTS_NPTQXSAV_1 ((u32_t)0x00020000)
#define OTG_GNPTXSTS_NPTQXSAV_2 ((u32_t)0x00040000)
#define OTG_GNPTXSTS_NPTQXSAV_3 ((u32_t)0x00080000)
#define OTG_GNPTXSTS_NPTQXSAV_4 ((u32_t)0x00100000)
#define OTG_GNPTXSTS_NPTQXSAV_5 ((u32_t)0x00200000)
#define OTG_GNPTXSTS_NPTQXSAV_6 ((u32_t)0x00400000)
#define OTG_GNPTXSTS_NPTQXSAV_7 ((u32_t)0x00800000)
#define OTG_GNPTXSTS_NPTXQTOP_0 ((u32_t)0x01000000)
#define OTG_GNPTXSTS_NPTXQTOP_1 ((u32_t)0x02000000)
#define OTG_GNPTXSTS_NPTXQTOP_2 ((u32_t)0x04000000)
#define OTG_GNPTXSTS_NPTXQTOP_3 ((u32_t)0x08000000)
#define OTG_GNPTXSTS_NPTXQTOP_4 ((u32_t)0x10000000)
#define OTG_GNPTXSTS_NPTXQTOP_5 ((u32_t)0x20000000)
#define OTG_GNPTXSTS_NPTXQTOP_6 ((u32_t)0x40000000)
#define OTG_DTHRCTL_NONISOTHREN ((u32_t)0x00000001)

#define OTG_DTHRCTL_ISOTHREN ((u32_t)0x00000002)
#define OTG_DTHRCTL_TXTHRLEN_0 ((u32_t)0x00000004)
#define OTG_DTHRCTL_TXTHRLEN_1 ((u32_t)0x00000008)
#define OTG_DTHRCTL_TXTHRLEN_2 ((u32_t)0x00000010)
#define OTG_DTHRCTL_TXTHRLEN_3 ((u32_t)0x00000020)
#define OTG_DTHRCTL_TXTHRLEN_4 ((u32_t)0x00000040)
#define OTG_DTHRCTL_TXTHRLEN_5 ((u32_t)0x00000080)
#define OTG_DTHRCTL_TXTHRLEN_6 ((u32_t)0x00000100)
#define OTG_DTHRCTL_TXTHRLEN_7 ((u32_t)0x00000200)
#define OTG_DTHRCTL_TXTHRLEN_8 ((u32_t)0x00000400)
#define OTG_DTHRCTL_RXTHREN ((u32_t)0x00010000)
#define OTG_DTHRCTL_RXTHRLEN_0 ((u32_t)0x00020000)
#define OTG_DTHRCTL_RXTHRLEN_1 ((u32_t)0x00040000)
#define OTG_DTHRCTL_RXTHRLEN_2 ((u32_t)0x00080000)
#define OTG_DTHRCTL_RXTHRLEN_3 ((u32_t)0x00100000)
#define OTG_DTHRCTL_RXTHRLEN_4 ((u32_t)0x00200000)
#define OTG_DTHRCTL_RXTHRLEN_5 ((u32_t)0x00400000)
#define OTG_DTHRCTL_RXTHRLEN_6 ((u32_t)0x00800000)
#define OTG_DTHRCTL_RXTHRLEN_7 ((u32_t)0x01000000)
#define OTG_DTHRCTL_RXTHRLEN_8 ((u32_t)0x02000000)
#define OTG_DTHRCTL_ARPEN ((u32_t)0x08000000)

#define OTG_DEACHINT_IEP1INT ((u32_t)0x00000002)
#define OTG_DEACHINT_OEP1INT ((u32_t)0x00020000)

#define OTG_GCCFG_PWRDWN ((u32_t)0x00010000)
#define OTG_GCCFG_VBUSASEN ((u32_t)0x00040000)
#define OTG_GCCFG_VBUSBSEN ((u32_t)0x00080000)
#define OTG_GCCFG_SOFOUTEN ((u32_t)0x00100000)

#define OTG_DEACHINTMSK_IEP1INTM ((u32_t)0x00000002)
#define OTG_DEACHINTMSK_OEP1INTM ((u32_t)0x00020000)

#define OTG_DIEPEACHMSK1_XFRCM ((u32_t)0x00000001)
#define OTG_DIEPEACHMSK1_EPDM ((u32_t)0x00000002)
#define OTG_DIEPEACHMSK1_TOM ((u32_t)0x00000008)
#define OTG_DIEPEACHMSK1_ITTXFEMSK ((u32_t)0x00000010)
#define OTG_DIEPEACHMSK1_INEPNMM ((u32_t)0x00000020)
#define OTG_DIEPEACHMSK1_INEPNEM ((u32_t)0x00000040)
#define OTG_DIEPEACHMSK1_TXFURM ((u32_t)0x00000100)
#define OTG_DIEPEACHMSK1_BIM ((u32_t)0x00000200)
#define OTG_DIEPEACHMSK1_NAKM ((u32_t)0x00002000)

#define OTG_HPRT_PCSTS ((u32_t)0x00000001)
#define OTG_HPRT_PCDET ((u32_t)0x00000002)
#define OTG_HPRT_PENA ((u32_t)0x00000004)
#define OTG_HPRT_PENCHNG ((u32_t)0x00000008)
#define OTG_HPRT_POCA ((u32_t)0x00000010)
#define OTG_HPRT_POCCHNG ((u32_t)0x00000020)
#define OTG_HPRT_PRES ((u32_t)0x00000040)
#define OTG_HPRT_PSUSP ((u32_t)0x00000080)
#define OTG_HPRT_PRST ((u32_t)0x00000100)
#define OTG_HPRT_PLSTS_0 ((u32_t)0x00000400)
#define OTG_HPRT_PLSTS_1 ((u32_t)0x00000800)
#define OTG_HPRT_PPWR ((u32_t)0x00001000)
#define OTG_HPRT_PTCTL_0 ((u32_t)0x00002000)
#define OTG_HPRT_PTCTL_1 ((u32_t)0x00004000)
#define OTG_HPRT_PTCTL_2 ((u32_t)0x00008000)
#define OTG_HPRT_PTCTL_3 ((u32_t)0x00010000)
#define OTG_HPRT_PSPD ((u32_t)0x00060000)
#define OTG_HPRT_PSPD_0 ((u32_t)0x00020000)
#define OTG_HPRT_PSPD_1 ((u32_t)0x00040000)

#define OTG_DOEPEACHMSK1_XFRCM ((u32_t)0x00000001)
#define OTG_DOEPEACHMSK1_EPDM ((u32_t)0x00000002)
#define OTG_DOEPEACHMSK1_TOM ((u32_t)0x00000008)
#define OTG_DOEPEACHMSK1_ITTXFEMSK ((u32_t)0x00000010)
#define OTG_DOEPEACHMSK1_INEPNMM ((u32_t)0x00000020)
#define OTG_DOEPEACHMSK1_INEPNEM ((u32_t)0x00000040)
#define OTG_DOEPEACHMSK1_TXFURM ((u32_t)0x00000100)
#define OTG_DOEPEACHMSK1_BIM ((u32_t)0x00000200)
#define OTG_DOEPEACHMSK1_BERRM ((u32_t)0x00001000)
#define OTG_DOEPEACHMSK1_NAKM ((u32_t)0x00002000)
#define OTG_DOEPEACHMSK1_NYETM ((u32_t)0x00004000)

#define OTG_DIEPCTL_USBAEP ((u32_t)0x00008000)
#define OTG_DIEPCTL_EONUM_DPID ((u32_t)0x00010000)
#define OTG_DIEPCTL_NAKSTS ((u32_t)0x00020000)
#define OTG_DIEPCTL_EPTYP_0 ((u32_t)0x00040000)
#define OTG_DIEPCTL_EPTYP_1 ((u32_t)0x00080000)
#define OTG_DIEPCTL_STALL ((u32_t)0x00200000)
#define OTG_DIEPCTL_TXFNUM_0 ((u32_t)0x00400000)
#define OTG_DIEPCTL_TXFNUM_1 ((u32_t)0x00800000)
#define OTG_DIEPCTL_TXFNUM_2 ((u32_t)0x01000000)
#define OTG_DIEPCTL_TXFNUM_3 ((u32_t)0x02000000)
#define OTG_DIEPCTL_CNAK ((u32_t)0x04000000)
#define OTG_DIEPCTL_SNAK ((u32_t)0x08000000)
#define OTG_DIEPCTL_SD0PID_SEVNFRM ((u32_t)0x10000000)
#define OTG_DIEPCTL_SODDFRM ((u32_t)0x20000000)
#define OTG_DIEPCTL_EPDIS ((u32_t)0x40000000)
#define OTG_DIEPCTL_EPENA ((u32_t)0x80000000)

#define OTG_HCCHAR_EPNUM ((u32_t)0x00007800)
#define OTG_HCCHAR_EPNUM_0 ((u32_t)0x00000800)
#define OTG_HCCHAR_EPNUM_1 ((u32_t)0x00001000)
#define OTG_HCCHAR_EPNUM_2 ((u32_t)0x00002000)
#define OTG_HCCHAR_EPNUM_3 ((u32_t)0x00004000)
#define OTG_HCCHAR_EPDIR ((u32_t)0x00008000)
#define OTG_HCCHAR_LSDEV ((u32_t)0x00020000)
#define OTG_HCCHAR_EPTYP_0 ((u32_t)0x00040000)
#define OTG_HCCHAR_EPTYP_1 ((u32_t)0x00080000)
#define OTG_HCCHAR_MC ((u32_t)0x00300000)
#define OTG_HCCHAR_MC_0 ((u32_t)0x00100000)
#define OTG_HCCHAR_MC_1 ((u32_t)0x00200000)
#define OTG_HCCHAR_DAD_0 ((u32_t)0x00400000)
#define OTG_HCCHAR_DAD_1 ((u32_t)0x00800000)
#define OTG_HCCHAR_DAD_2 ((u32_t)0x01000000)
#define OTG_HCCHAR_DAD_3 ((u32_t)0x02000000)
#define OTG_HCCHAR_DAD_4 ((u32_t)0x04000000)
#define OTG_HCCHAR_DAD_5 ((u32_t)0x08000000)
#define OTG_HCCHAR_DAD_6 ((u32_t)0x10000000)
#define OTG_HCCHAR_ODDFRM ((u32_t)0x20000000)
#define OTG_HCCHAR_CHDIS ((u32_t)0x40000000)
#define OTG_HCCHAR_CHENA ((u32_t)0x80000000)

#define OTG_HCSPLT_PRTADDR_0 ((u32_t)0x00000001)
#define OTG_HCSPLT_PRTADDR_1 ((u32_t)0x00000002)
#define OTG_HCSPLT_PRTADDR_2 ((u32_t)0x00000004)
#define OTG_HCSPLT_PRTADDR_3 ((u32_t)0x00000008)
#define OTG_HCSPLT_PRTADDR_4 ((u32_t)0x00000010)
#define OTG_HCSPLT_PRTADDR_5 ((u32_t)0x00000020)
#define OTG_HCSPLT_PRTADDR_6 ((u32_t)0x00000040)
#define OTG_HCSPLT_HUBADDR_0 ((u32_t)0x00000080)
#define OTG_HCSPLT_HUBADDR_1 ((u32_t)0x00000100)
#define OTG_HCSPLT_HUBADDR_2 ((u32_t)0x00000200)
#define OTG_HCSPLT_HUBADDR_3 ((u32_t)0x00000400)
#define OTG_HCSPLT_HUBADDR_4 ((u32_t)0x00000800)
#define OTG_HCSPLT_HUBADDR_5 ((u32_t)0x00001000)
#define OTG_HCSPLT_HUBADDR_6 ((u32_t)0x00002000)
#define OTG_HCSPLT_XACTPOS_0 ((u32_t)0x00004000)
#define OTG_HCSPLT_XACTPOS_1 ((u32_t)0x00008000)
#define OTG_HCSPLT_COMPLSPLT ((u32_t)0x00010000)
#define OTG_HCSPLT_SPLITEN ((u32_t)0x80000000)

#define OTG_HCINT_XFRC ((u32_t)0x00000001)
#define OTG_HCINT_CHH ((u32_t)0x00000002)
#define OTG_HCINT_AHBERR ((u32_t)0x00000004)
#define OTG_HCINT_STALL ((u32_t)0x00000008)
#define OTG_HCINT_NAK ((u32_t)0x00000010)
#define OTG_HCINT_ACK ((u32_t)0x00000020)
#define OTG_HCINT_NYET ((u32_t)0x00000040)
#define OTG_HCINT_TXERR ((u32_t)0x00000080)
#define OTG_HCINT_BBERR ((u32_t)0x00000100)
#define OTG_HCINT_FRMOR ((u32_t)0x00000200)
#define OTG_HCINT_DTERR ((u32_t)0x00000400)

#define OTG_DIEPINT_XFRC ((u32_t)0x00000001)
#define OTG_DIEPINT_EPDISD ((u32_t)0x00000002)
#define OTG_DIEPINT_TOC ((u32_t)0x00000008)
#define OTG_DIEPINT_ITTXFE ((u32_t)0x00000010)
#define OTG_DIEPINT_INEPNE ((u32_t)0x00000040)
#define OTG_DIEPINT_TXFE ((u32_t)0x00000080)
#define OTG_DIEPINT_TXFIFOUDRN ((u32_t)0x00000100)
#define OTG_DIEPINT_BNA ((u32_t)0x00000200)
#define OTG_DIEPINT_PKTDRPSTS ((u32_t)0x00000800)
#define OTG_DIEPINT_BERR ((u32_t)0x00001000)
#define OTG_DIEPINT_NAK ((u32_t)0x00002000)

#define OTG_HCINTMSK_XFRCM ((u32_t)0x00000001)
#define OTG_HCINTMSK_CHHM ((u32_t)0x00000002)
#define OTG_HCINTMSK_AHBERR ((u32_t)0x00000004)
#define OTG_HCINTMSK_STALLM ((u32_t)0x00000008)
#define OTG_HCINTMSK_NAKM ((u32_t)0x00000010)
#define OTG_HCINTMSK_ACKM ((u32_t)0x00000020)
#define OTG_HCINTMSK_NYET ((u32_t)0x00000040)
#define OTG_HCINTMSK_TXERRM ((u32_t)0x00000080)
#define OTG_HCINTMSK_BBERRM ((u32_t)0x00000100)
#define OTG_HCINTMSK_FRMORM ((u32_t)0x00000200)
#define OTG_HCINTMSK_DTERRM ((u32_t)0x00000400)

#define OTG_DIEPTSIZ_MULCNT ((u32_t)0x60000000)

#define OTG_HCTSIZ_DOPING ((u32_t)0x80000000)
#define OTG_HCTSIZ_DPID ((u32_t)0x60000000)
#define OTG_HCTSIZ_DPID_0 ((u32_t)0x20000000)
#define OTG_HCTSIZ_DPID_1 ((u32_t)0x40000000)

#define OTG_DOEPCTL_USBAEP ((u32_t)0x00008000)
#define OTG_DOEPCTL_NAKSTS ((u32_t)0x00020000)
#define OTG_DOEPCTL_SD0PID_SEVNFRM ((u32_t)0x10000000)
#define OTG_DOEPCTL_SODDFRM ((u32_t)0x20000000)
#define OTG_DOEPCTL_EPTYP_0 ((u32_t)0x00040000)
#define OTG_DOEPCTL_EPTYP_1 ((u32_t)0x00080000)
#define OTG_DOEPCTL_SNPM ((u32_t)0x00100000)
#define OTG_DOEPCTL_STALL ((u32_t)0x00200000)
#define OTG_DOEPCTL_CNAK ((u32_t)0x04000000)
#define OTG_DOEPCTL_SNAK ((u32_t)0x08000000)
#define OTG_DOEPCTL_EPDIS ((u32_t)0x40000000)
#define OTG_DOEPCTL_EPENA ((u32_t)0x80000000)

#define OTG_DOEPINT_XFRC ((u32_t)0x00000001)
#define OTG_DOEPINT_EPDISD ((u32_t)0x00000002)
#define OTG_DOEPINT_STUP ((u32_t)0x00000008)
#define OTG_DOEPINT_OTEPDIS ((u32_t)0x00000010)
#define OTG_DOEPINT_B2BSTUP ((u32_t)0x00000040)
#define OTG_DOEPINT_NYET ((u32_t)0x00004000)

#define OTG_DOEPTSIZ_STUPCNT ((u32_t)0x60000000)
#define OTG_DOEPTSIZ_STUPCNT_0 ((u32_t)0x20000000)
#define OTG_DOEPTSIZ_STUPCNT_1 ((u32_t)0x40000000)

#define OTG_PCGCCTL_STOPCLK ((u32_t)0x00000001)
#define OTG_PCGCCTL_GATECLK ((u32_t)0x00000002)
#define OTG_PCGCCTL_PHYSUSP ((u32_t)0x00000010)

#endif
