Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Sep 15 15:28:47 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file lab5_gcd_control_sets_placed.rpt
| Design       : lab5_gcd
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    93 |
| Unused register locations in slices containing registers |   650 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           47 |
| No           | No                    | Yes                    |              16 |           16 |
| No           | Yes                   | No                     |              17 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------+----------------------+------------------+----------------+
|         Clock Signal         |  Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------+----------------+----------------------+------------------+----------------+
|  clock_BUFG                  |                | d_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | d[7]_P_i_1_n_0 | d_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | d_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | c_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | c_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | c_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  XLXI_90/XLXI_45/q_tmp_reg_0 |                |                      |                1 |              1 |
|  c_reg[2]_LDC_i_1_n_0        |                | c_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[1]_LDC_i_1_n_0        |                | d_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[2]_LDC_i_1_n_0        |                | d_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[3]_LDC_i_1_n_0        |                | d_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[4]_LDC_i_1_n_0        |                | d_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[5]_LDC_i_1_n_0        |                | d_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[6]_LDC_i_1_n_0        |                | d_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[7]_LDC_i_1_n_0        |                | d_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  sub1_reg_i_1_n_0            |                | sub1_reg_i_2_n_0     |                1 |              1 |
|  sub_reg_i_1_n_0             |                |                      |                1 |              1 |
|  c_reg[0]_LDC_i_1_n_0        |                | c_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  c_reg[1]_LDC_i_1_n_0        |                | c_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | c_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  c_reg[3]_LDC_i_1_n_0        |                | c_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  c_reg[4]_LDC_i_1_n_0        |                | c_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  c_reg[5]_LDC_i_1_n_0        |                | c_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  c_reg[6]_LDC_i_1_n_0        |                | c_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  c_reg[7]_LDC_i_1_n_0        |                | c_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clock_BUFG                  | c[7]_P_i_1_n_0 | c_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  XLXI_90/XLXI_19/q_tmp_reg_0 |                |                      |                1 |              1 |
|  clock_BUFG                  |                | c_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  XLXI_10/XLXI_41/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_39/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_37/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_35/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_33/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_21/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_47/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_49/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_25/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_43/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_43/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_41/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_39/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_21/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_17/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_23/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_23/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_57/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_55/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_53/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_51/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_31/q_tmp_reg_0 |                |                      |                1 |              1 |
|  clock_BUFG                  |                | c_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | c_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  clock_BUFG                  |                | c_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  d_reg[0]_LDC_i_1_n_0        |                | d_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  XLXI_90/XLXI_59/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_31/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_27/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_37/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_25/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_33/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_45/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_29/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_67/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_65/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_63/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_29/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_35/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_27/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_19/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_10/XLXI_17/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXI_90/XLXI_61/q_tmp_reg_0 |                |                      |                1 |              1 |
|  XLXN_21                     |                |                      |                1 |              2 |
|  clk_IBUF_BUFG               |                |                      |                4 |              9 |
+------------------------------+----------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    91 |
| 2      |                     1 |
| 9      |                     1 |
+--------+-----------------------+


