

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 12:46:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      222|      412|  2.220 us|  4.120 us|  223|  413|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_50_1_fu_181   |cordiccart2pol_Pipeline_VITIS_LOOP_50_1   |      219|      219|  2.190 us|  2.190 us|  143|  143|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_103_2_fu_188  |cordiccart2pol_Pipeline_VITIS_LOOP_103_2  |      182|      182|  1.820 us|  1.820 us|  181|  181|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    1991|   2673|    -|
|Memory           |        0|    -|      32|      6|    -|
|Multiplexer      |        -|    -|       0|    364|    -|
|Register         |        -|    -|     228|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    2251|   3159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_103_2_fu_188  |cordiccart2pol_Pipeline_VITIS_LOOP_103_2  |        0|   5|  788|  1111|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_50_1_fu_181   |cordiccart2pol_Pipeline_VITIS_LOOP_50_1   |        0|  11|  855|   851|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U32               |faddfsub_32ns_32ns_32_5_full_dsp_1        |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U30                      |fcmp_32ns_32ns_1_2_no_dsp_1               |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U31                      |fcmp_32ns_32ns_1_2_no_dsp_1               |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29                    |fmul_32ns_32ns_32_4_max_dsp_1             |        0|   3|  143|   321|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|  21| 1991|  2673|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues_ROM_AUTO_1R  |        0|  32|   6|    0|    12|   32|     1|          384|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                     |        0|  32|   6|    0|    12|   32|     1|          384|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln61_1_fu_260_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln61_2_fu_300_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_305_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln67_1_fu_311_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln67_fu_316_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_1_fu_321_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln72_fu_326_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_1_fu_331_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln84_fu_336_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_1_fu_248_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln61_2_fu_282_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln61_3_fu_288_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln61_fu_242_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln61_1_fu_294_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_254_p2      |        or|   0|  0|   2|           1|           1|
    |xor_ln78_fu_377_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln88_fu_348_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 116|          75|          21|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Kvalues_address0                        |  14|          3|    4|         12|
    |Kvalues_ce0                             |  14|          3|    1|          3|
    |ap_NS_fsm                               |  65|         15|    1|         15|
    |ap_phi_mux_theta_local_2_phi_fu_170_p6  |   9|          2|   32|         64|
    |grp_fu_206_ce                           |  14|          3|    1|          3|
    |grp_fu_206_p0                           |  20|          4|   32|        128|
    |grp_fu_206_p1                           |  20|          4|   32|        128|
    |grp_fu_210_ce                           |  14|          3|    1|          3|
    |grp_fu_210_opcode                       |  20|          4|    5|         20|
    |grp_fu_210_p0                           |  20|          4|   32|        128|
    |grp_fu_210_p1                           |  14|          3|   32|         96|
    |grp_fu_517_ce                           |  14|          3|    1|          3|
    |grp_fu_517_opcode                       |  14|          3|    2|          6|
    |grp_fu_517_p0                           |  14|          3|   32|         96|
    |grp_fu_517_p1                           |  14|          3|   32|         96|
    |p_ph_reg_125                            |  14|          3|   21|         63|
    |r                                       |  14|          3|   32|         96|
    |theta_local_1_ph_reg_109                |  14|          3|   21|         63|
    |theta_local_2_reg_165                   |  14|          3|   32|         96|
    |x_current_ph_reg_153                    |  14|          3|   32|         96|
    |y_current_ph_reg_141                    |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 364|         78|  410|       1311|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln61_1_reg_470                                                |   1|   0|    1|          0|
    |and_ln61_2_reg_488                                                |   1|   0|    1|          0|
    |and_ln61_reg_493                                                  |   1|   0|    1|          0|
    |and_ln67_reg_497                                                  |   1|   0|    1|          0|
    |and_ln72_reg_501                                                  |   1|   0|    1|          0|
    |and_ln84_reg_505                                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                                         |  14|   0|   14|          0|
    |bitcast_ln61_1_reg_476                                            |  32|   0|   32|          0|
    |bitcast_ln61_reg_459                                              |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_103_2_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_50_1_fu_181_ap_start_reg   |   1|   0|    1|          0|
    |or_ln61_1_reg_482                                                 |   1|   0|    1|          0|
    |or_ln61_reg_465                                                   |   1|   0|    1|          0|
    |p_ph_reg_125                                                      |  21|   0|   32|         11|
    |theta_local_1_ph_reg_109                                          |  21|   0|   32|         11|
    |theta_local_2_reg_165                                             |  32|   0|   32|          0|
    |tmp_2_reg_446                                                     |   1|   0|    1|          0|
    |tmp_4_reg_451                                                     |   1|   0|    1|          0|
    |x_current_ph_reg_153                                              |  32|   0|   32|          0|
    |y_current_ph_reg_141                                              |  32|   0|   32|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 228|   0|  250|         22|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

