/* 
 * Copyright (C) 2015 ETH Zurich and University of Bologna
 * All rights reserved.
 *
 * This software may be modified and distributed under the terms
 * of the BSD license.  See the LICENSE file for details.
 *
 */

#ifndef __HONEY_ARCHI_FLL_H__
#define __HONEY_ARCHI_FLL_H__

#define SOC_FLL_CONFIG_REG_1  ( SOC_FLL_BASE_ADDR + 0x04 )
#define SOC_FLL_CONFIG_REG_2  ( SOC_FLL_BASE_ADDR + 0x08 )
#define SOC_FLL_CONFIG_REG_3  ( SOC_FLL_BASE_ADDR + 0x0C )
#define SOC_FLL_LOCK_REG      ( SOC_FLL_BASE_ADDR + 0x20 )

#endif
