INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/restoring_div/restoring_div.srcs/sources_1/new/loop_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/restoring_div/restoring_div.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/restoring_div/restoring_div.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
