// Seed: 162227017
module module_0 ();
  assign id_1 = id_1;
  always $display(1, id_1, ~1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_2),
      .id_1(1),
      .id_2(id_3),
      .id_3(),
      .id_4(),
      .id_5(1),
      .id_6(id_2),
      .id_7(1),
      .id_8(),
      .id_9(1'h0),
      .id_10(!id_1),
      .id_11(1),
      .id_12(id_1),
      .id_13(id_1),
      .id_14(id_2),
      .id_15(id_2),
      .id_16(1),
      .id_17(id_1),
      .id_18(id_5),
      .id_19(1),
      .id_20(id_3[1] | id_1),
      .id_21(1'h0),
      .id_22(1)
  );
  assign id_4 = id_2;
  module_0();
  wire id_6, id_7;
  id_8(
      1 & 1, 1'b0
  );
endmodule
