
watchdog_test.elf:     file format elf32-littlenios2
watchdog_test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b4

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00003584 memsz 0x00003584 flags r-x
    LOAD off    0x000045a4 vaddr 0x000035a4 paddr 0x00003d04 align 2**12
         filesz 0x00000760 memsz 0x00000760 flags rw-
    LOAD off    0x00005464 vaddr 0x00004464 paddr 0x00004464 align 2**12
         filesz 0x00000000 memsz 0x000002a8 flags rw-
    LOAD off    0x00005000 vaddr 0x01001000 paddr 0x01001000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  01001000  01001000  00005000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000033bc  000001b4  000001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000034  00003570  00003570  00004570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000760  000035a4  00003d04  000045a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002a8  00004464  00004464  00005464  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00005020  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000538  00000000  00000000  00005048  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000929  00000000  00000000  00005580  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000ad25  00000000  00000000  00005ea9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000246f  00000000  00000000  00010bce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000065a9  00000000  00000000  0001303d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000b2c  00000000  00000000  000195e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000b01  00000000  00000000  0001a114  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001131  00000000  00000000  0001ac15  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  0001bd48  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  0001bd78  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001db19  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  0001db1c  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001db21  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001db22  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000006  00000000  00000000  0001db23  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000006  00000000  00000000  0001db29  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000006  00000000  00000000  0001db2f  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000008  00000000  00000000  0001db35  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000039  00000000  00000000  0001db3d  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0007028d  00000000  00000000  0001db76  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01001000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b4 l    d  .text	00000000 .text
00003570 l    d  .rodata	00000000 .rodata
000035a4 l    d  .rwdata	00000000 .rwdata
00004464 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_load.c
000003cc l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000035a4 l     O .rwdata	000000c8 epcs
0000366c l     O .rwdata	000000c4 uart_0
00000528 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
000005ec l     F .text	00000288 alt_epcs_flash_query
000005b4 l     F .text	00000038 alt_flash_device_register
00000874 l     F .text	00000108 alt_epcs_flash_memcmp
00000cfc l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00001104 l     F .text	0000009c altera_avalon_uart_irq
000011a0 l     F .text	000000e0 altera_avalon_uart_rxirq
00001280 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0000166c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00001894 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
00001a4c l     F .text	00000038 epcs_await_wip_released
00001a84 l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_close.c
000020c4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00002168 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00002248 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000273c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00002878 l     F .text	000000dc alt_file_locked
00002adc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000038d8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00003358 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0000350c l     F .text	00000040 alt_sim_halt
00000bfc g     F .text	00000090 alt_epcs_flash_get_info
00000438 g     F .text	0000006c alt_main
0000447c g     O .bss	00000100 alt_irq
00003d04 g       *ABS*	00000000 __flash_rwdata_start
00000000  w      *UND*	00000000 __errno
00001954 g     F .text	000000f8 epcs_sector_erase
01001000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00004478 g     O .bss	00000004 errno
0000446c g     O .bss	00000004 alt_argv
0000bcd8 g       *ABS*	00000000 _gp
00003758 g     O .rwdata	00000180 alt_fd_list
00001c58 g     F .text	00000064 epcs_write_status_register
00002df4 g     F .text	00000094 alt_find_dev
00002800 g     F .text	00000078 alt_io_redirect
00003570 g       *ABS*	00000000 __DTOR_END__
00000d90 g     F .text	0000011c alt_epcs_flash_write_block
00000000  w      *UND*	00000000 malloc
00003060 g     F .text	00000090 alt_icache_flush
00003ce8 g     O .rwdata	00000004 alt_max_fd
00000c8c g     F .text	00000070 alt_epcs_flash_erase_block
00003d00 g     O .rwdata	00000004 _global_impure_ptr
00001f70 g     F .text	00000058 epcs_exit_4_bytes_mode
0000470c g       *ABS*	00000000 __bss_end
00002644 g     F .text	000000f8 alt_iic_isr_register
0000103c g     F .text	000000c8 altera_avalon_uart_init
000025fc g     F .text	00000048 alt_ic_irq_enabled
00004474 g     O .bss	00000004 alt_irq_active
000000ec g     F .exceptions	000000c8 alt_irq_handler
00003730 g     O .rwdata	00000028 alt_dev_null
00002124 g     F .text	00000044 alt_dcache_flush_all
00003d04 g       *ABS*	00000000 __ram_rwdata_end
00003ce0 g     O .rwdata	00000008 alt_dev_list
000035a4 g       *ABS*	00000000 __ram_rodata_end
00001e2c g     F .text	0000006c epcs_read_electronic_signature
0000470c g       *ABS*	00000000 end
000016cc g     F .text	000001c8 altera_avalon_uart_write
0000356c g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
00000f9c g     F .text	00000058 altera_avalon_uart_write_fd
00000ff4 g     F .text	00000048 altera_avalon_uart_close_fd
0000335c g     F .text	000001b0 __call_exitprocs
000001b4 g     F .text	0000004c _start
00002bbc g     F .text	00000238 alt_avalon_spi_command
000004d8 g     F .text	00000050 alt_sys_init
00003224 g     F .text	00000134 __register_exitproc
000035a4 g       *ABS*	00000000 __ram_rwdata_start
00003570 g       *ABS*	00000000 __ram_rodata_start
000018f4 g     F .text	00000060 epcs_read_status_register
0000026c g     F .text	0000005c DelayNS
00002fa8 g     F .text	000000b8 alt_get_fd
00001e98 g     F .text	00000080 epcs_read_device_id
0000313c g     F .text	00000074 memcmp
0000470c g       *ABS*	00000000 __alt_stack_base
00004464 g     O .bss	00000004 WTD_BASE
00000200 g     F .text	0000003c WatchDog_Init
00002e88 g     F .text	00000120 alt_find_file
00002194 g     F .text	000000b4 alt_dev_llist_insert
00003cf0 g     O .rwdata	00000008 alt_flash_dev_list
00004464 g       *ABS*	00000000 __bss_start
000002c8 g     F .text	00000084 main
00004470 g     O .bss	00000004 alt_envp
0000457c g     O .bss	00000190 _atexit0
00003cec g     O .rwdata	00000004 alt_errno
00003570 g       *ABS*	00000000 __CTOR_END__
0000097c g     F .text	00000280 alt_epcs_flash_write
00003570 g       *ABS*	00000000 __flash_rodata_start
00003570 g       *ABS*	00000000 __DTOR_LIST__
000004a4 g     F .text	00000034 alt_irq_init
00002b3c g     F .text	00000060 alt_release_fd
000030f0 g     F .text	00000014 atexit
00003cfc g     O .rwdata	00000004 _impure_ptr
00004468 g     O .bss	00000004 alt_argc
0000230c g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
00003cd8 g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
00001abc g     F .text	0000014c epcs_read_buffer
00000560 g     F .text	00000054 alt_epcs_flash_init
00002470 g     F .text	00000050 alt_ic_isr_register
00003d04 g       *ABS*	00000000 _edata
00000f44 g     F .text	00000058 altera_avalon_uart_read_fd
0000470c g       *ABS*	00000000 _end
00002370 g     F .text	0000007c alt_flash_open_dev
000001b4 g       *ABS*	00000000 __ram_exceptions_end
0000255c g     F .text	000000a0 alt_ic_irq_disable
00001f18 g     F .text	00000058 epcs_enter_4_bytes_mode
00002b9c g     F .text	00000020 altera_nios2_qsys_irq_init
00003104 g     F .text	00000038 exit
000023ec g     F .text	00000054 alt_flash_close_dev
01000000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00000000 g       *ABS*	00000000 __alt_mem_sdram
000013dc g     F .text	00000060 altera_avalon_uart_close
0000354c g     F .text	00000020 _exit
000031b0 g     F .text	00000074 strlen
00001c08 g     F .text	00000050 epcs_write_enable
00002954 g     F .text	00000188 open
00002440 g     F .text	00000030 alt_icache_flush_all
00003cf8 g     O .rwdata	00000004 alt_priority_mask
000024c0 g     F .text	0000009c alt_ic_irq_enable
01001000 g       *ABS*	00000000 __alt_mem_epcs
0000143c g     F .text	00000230 altera_avalon_uart_read
00000eac g     F .text	00000098 alt_epcs_flash_read
000022a8 g     F .text	00000064 _do_ctors
00001fc8 g     F .text	000000fc close
0000034c g     F .text	00000080 alt_load
0000023c g     F .text	00000030 WatchDog_Feed
00000000  w      *UND*	00000000 free
00001cbc g     F .text	00000170 epcs_write_buffer



Disassembly of section .entry:

01001000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 1001000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 1001004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 1001008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 100100c:	00bffd16 	blt	zero,r2,1001004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 1001010:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
 1001014:	08406d14 	ori	at,at,436
    jmp r1
 1001018:	0800683a 	jmp	at
 100101c:	00000000 	call	0 <__alt_mem_sdram>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000161e 	bne	r2,zero,184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c00034 	movhi	r3,0
 134:	18d11f04 	addi	r3,r3,17532
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11400017 	ldw	r5,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c00034 	movhi	r3,0
 14c:	18d11f04 	addi	r3,r3,17532
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 164:	0005313a 	rdctl	r2,ipending
 168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 16c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 174:	e0bfff17 	ldw	r2,-4(fp)
 178:	1004c03a 	cmpne	r2,r2,zero
 17c:	103fe31e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 180:	00000706 	br	1a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 184:	e0bffe17 	ldw	r2,-8(fp)
 188:	1085883a 	add	r2,r2,r2
 18c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 190:	e0bffd17 	ldw	r2,-12(fp)
 194:	10800044 	addi	r2,r2,1
 198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 19c:	003fde06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a0:	e037883a 	mov	sp,fp
 1a4:	dfc00117 	ldw	ra,4(sp)
 1a8:	df000017 	ldw	fp,0(sp)
 1ac:	dec00204 	addi	sp,sp,8
 1b0:	f800283a 	ret

Disassembly of section .text:

000001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     1b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     1b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     1bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     1c0:	00bffd16 	blt	zero,r2,1b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1c4:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
     1c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     1cc:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1d0:	d6af3614 	ori	gp,gp,48344
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1d4:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1d8:	10911914 	ori	r2,r2,17508

    movhi r3, %hi(__bss_end)
     1dc:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1e0:	18d1c314 	ori	r3,r3,18188

    beq r2, r3, 1f
     1e4:	10c00326 	beq	r2,r3,1f4 <_start+0x40>

0:
    stw zero, (r2)
     1e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1f0:	10fffd36 	bltu	r2,r3,1e8 <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1f4:	000034c0 	call	34c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1f8:	00004380 	call	438 <alt_main>

000001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1fc:	003fff06 	br	1fc <alt_after_alt_main>

00000200 <WatchDog_Init>:
#include "system.h"
#include "altera_avalon_timer_regs.h"

int WTD_BASE;

void WatchDog_Init(int MyWatchDog_BASE) {
     200:	defffe04 	addi	sp,sp,-8
     204:	df000115 	stw	fp,4(sp)
     208:	df000104 	addi	fp,sp,4
     20c:	e13fff15 	stw	r4,-4(fp)
	//将系统的watchdog基地址传递给驱动使用的基地址
	WTD_BASE = MyWatchDog_BASE;
     210:	e0bfff17 	ldw	r2,-4(fp)
     214:	d0a1e315 	stw	r2,-30836(gp)
	/* 启动 WATCHDOG */
	IOWR_ALTERA_AVALON_TIMER_CONTROL(WTD_BASE,
     218:	d0a1e317 	ldw	r2,-30836(gp)
     21c:	10800104 	addi	r2,r2,4
     220:	1007883a 	mov	r3,r2
     224:	00800104 	movi	r2,4
     228:	18800035 	stwio	r2,0(r3)
			ALTERA_AVALON_TIMER_CONTROL_START_MSK);
}
     22c:	e037883a 	mov	sp,fp
     230:	df000017 	ldw	fp,0(sp)
     234:	dec00104 	addi	sp,sp,4
     238:	f800283a 	ret

0000023c <WatchDog_Feed>:
 * 名    称：WatchDog_Feed()
 * 功    能：看门狗喂狗操作，向看门狗寄存器写入任意值即可完成看门狗复位
 * 入口参数：无
 * 出口参数：无
 ********************************************************************/
void WatchDog_Feed(void) {
     23c:	deffff04 	addi	sp,sp,-4
     240:	df000015 	stw	fp,0(sp)
     244:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_TIMER_PERIODL(WTD_BASE, 0x1234);
     248:	d0a1e317 	ldw	r2,-30836(gp)
     24c:	10800204 	addi	r2,r2,8
     250:	1007883a 	mov	r3,r2
     254:	00848d04 	movi	r2,4660
     258:	18800035 	stwio	r2,0(r3)
}
     25c:	e037883a 	mov	sp,fp
     260:	df000017 	ldw	fp,0(sp)
     264:	dec00104 	addi	sp,sp,4
     268:	f800283a 	ret

0000026c <DelayNS>:

void DelayNS(alt_u32 dly) {
     26c:	defffd04 	addi	sp,sp,-12
     270:	df000215 	stw	fp,8(sp)
     274:	df000204 	addi	fp,sp,8
     278:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 i;
	for (; dly > 0; dly--) {
     27c:	00000b06 	br	2ac <DelayNS+0x40>
		for (i = 0; i < 1000; i++) {
     280:	e03ffe15 	stw	zero,-8(fp)
     284:	00000306 	br	294 <DelayNS+0x28>
     288:	e0bffe17 	ldw	r2,-8(fp)
     28c:	10800044 	addi	r2,r2,1
     290:	e0bffe15 	stw	r2,-8(fp)
     294:	e0bffe17 	ldw	r2,-8(fp)
     298:	1080fa30 	cmpltui	r2,r2,1000
     29c:	103ffa1e 	bne	r2,zero,288 <DelayNS+0x1c>
	IOWR_ALTERA_AVALON_TIMER_PERIODL(WTD_BASE, 0x1234);
}

void DelayNS(alt_u32 dly) {
	volatile alt_u32 i;
	for (; dly > 0; dly--) {
     2a0:	e0bfff17 	ldw	r2,-4(fp)
     2a4:	10bfffc4 	addi	r2,r2,-1
     2a8:	e0bfff15 	stw	r2,-4(fp)
     2ac:	e0bfff17 	ldw	r2,-4(fp)
     2b0:	1004c03a 	cmpne	r2,r2,zero
     2b4:	103ff21e 	bne	r2,zero,280 <DelayNS+0x14>
		for (i = 0; i < 1000; i++) {
			//WatchDog_Feed(); //喂狗
		}
	}
}
     2b8:	e037883a 	mov	sp,fp
     2bc:	df000017 	ldw	fp,0(sp)
     2c0:	dec00104 	addi	sp,sp,4
     2c4:	f800283a 	ret

000002c8 <main>:

int main() {
     2c8:	defffd04 	addi	sp,sp,-12
     2cc:	dfc00215 	stw	ra,8(sp)
     2d0:	df000115 	stw	fp,4(sp)
     2d4:	df000104 	addi	fp,sp,4
	//printf("Hello from Nios II!\n");

	//WatchDog_Init(WATCHDOG_BASE);
	//WatchDog_Feed(); // 进行喂狗操作

	for (i = 0; i < 8; i++) {
     2d8:	e03fff05 	stb	zero,-4(fp)
     2dc:	00000f06 	br	31c <main+0x54>
		//点亮LED0和LED2，熄灭LED1和LED3
		IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, 0x5);
     2e0:	00c04034 	movhi	r3,256
     2e4:	18c81804 	addi	r3,r3,8288
     2e8:	00800144 	movi	r2,5
     2ec:	18800035 	stwio	r2,0(r3)
		DelayNS(300);
     2f0:	01004b04 	movi	r4,300
     2f4:	000026c0 	call	26c <DelayNS>

		//点亮LED1和LED3，熄灭LED0和LED2
		IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, 0xa);
     2f8:	00c04034 	movhi	r3,256
     2fc:	18c81804 	addi	r3,r3,8288
     300:	00800284 	movi	r2,10
     304:	18800035 	stwio	r2,0(r3)
		DelayNS(300);
     308:	01004b04 	movi	r4,300
     30c:	000026c0 	call	26c <DelayNS>
	//printf("Hello from Nios II!\n");

	//WatchDog_Init(WATCHDOG_BASE);
	//WatchDog_Feed(); // 进行喂狗操作

	for (i = 0; i < 8; i++) {
     310:	e0bfff03 	ldbu	r2,-4(fp)
     314:	10800044 	addi	r2,r2,1
     318:	e0bfff05 	stb	r2,-4(fp)
     31c:	e0bfff03 	ldbu	r2,-4(fp)
     320:	10800230 	cmpltui	r2,r2,8
     324:	103fee1e 	bne	r2,zero,2e0 <main+0x18>
		//点亮LED1和LED3，熄灭LED0和LED2
		IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, 0xa);
		DelayNS(300);
	}
	//关闭LED0~3
	IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, 0xf);
     328:	00c04034 	movhi	r3,256
     32c:	18c81804 	addi	r3,r3,8288
     330:	008003c4 	movi	r2,15
     334:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, 0x2);
     338:	00c04034 	movhi	r3,256
     33c:	18c81804 	addi	r3,r3,8288
     340:	00800084 	movi	r2,2
     344:	18800035 	stwio	r2,0(r3)
	while (1)
		;
     348:	003fff06 	br	348 <main+0x80>

0000034c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     34c:	defffe04 	addi	sp,sp,-8
     350:	dfc00115 	stw	ra,4(sp)
     354:	df000015 	stw	fp,0(sp)
     358:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     35c:	01000034 	movhi	r4,0
     360:	210f4104 	addi	r4,r4,15620
     364:	01400034 	movhi	r5,0
     368:	294d6904 	addi	r5,r5,13732
     36c:	01800034 	movhi	r6,0
     370:	318f4104 	addi	r6,r6,15620
     374:	00003cc0 	call	3cc <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     378:	01000034 	movhi	r4,0
     37c:	21000804 	addi	r4,r4,32
     380:	01400034 	movhi	r5,0
     384:	29400804 	addi	r5,r5,32
     388:	01800034 	movhi	r6,0
     38c:	31806d04 	addi	r6,r6,436
     390:	00003cc0 	call	3cc <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     394:	01000034 	movhi	r4,0
     398:	210d5c04 	addi	r4,r4,13680
     39c:	01400034 	movhi	r5,0
     3a0:	294d5c04 	addi	r5,r5,13680
     3a4:	01800034 	movhi	r6,0
     3a8:	318d6904 	addi	r6,r6,13732
     3ac:	00003cc0 	call	3cc <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     3b0:	00021240 	call	2124 <alt_dcache_flush_all>
  alt_icache_flush_all();
     3b4:	00024400 	call	2440 <alt_icache_flush_all>
}
     3b8:	e037883a 	mov	sp,fp
     3bc:	dfc00117 	ldw	ra,4(sp)
     3c0:	df000017 	ldw	fp,0(sp)
     3c4:	dec00204 	addi	sp,sp,8
     3c8:	f800283a 	ret

000003cc <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     3cc:	defffc04 	addi	sp,sp,-16
     3d0:	df000315 	stw	fp,12(sp)
     3d4:	df000304 	addi	fp,sp,12
     3d8:	e13ffd15 	stw	r4,-12(fp)
     3dc:	e17ffe15 	stw	r5,-8(fp)
     3e0:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     3e4:	e0fffe17 	ldw	r3,-8(fp)
     3e8:	e0bffd17 	ldw	r2,-12(fp)
     3ec:	18800e26 	beq	r3,r2,428 <alt_load_section+0x5c>
  {
    while( to != end )
     3f0:	00000a06 	br	41c <alt_load_section+0x50>
    {
      *to++ = *from++;
     3f4:	e0bffd17 	ldw	r2,-12(fp)
     3f8:	10c00017 	ldw	r3,0(r2)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	10c00015 	stw	r3,0(r2)
     404:	e0bffe17 	ldw	r2,-8(fp)
     408:	10800104 	addi	r2,r2,4
     40c:	e0bffe15 	stw	r2,-8(fp)
     410:	e0bffd17 	ldw	r2,-12(fp)
     414:	10800104 	addi	r2,r2,4
     418:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     41c:	e0fffe17 	ldw	r3,-8(fp)
     420:	e0bfff17 	ldw	r2,-4(fp)
     424:	18bff31e 	bne	r3,r2,3f4 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
     428:	e037883a 	mov	sp,fp
     42c:	df000017 	ldw	fp,0(sp)
     430:	dec00104 	addi	sp,sp,4
     434:	f800283a 	ret

00000438 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     438:	defffd04 	addi	sp,sp,-12
     43c:	dfc00215 	stw	ra,8(sp)
     440:	df000115 	stw	fp,4(sp)
     444:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     448:	0009883a 	mov	r4,zero
     44c:	00004a40 	call	4a4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     450:	00004d80 	call	4d8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     454:	01000034 	movhi	r4,0
     458:	210d5c04 	addi	r4,r4,13680
     45c:	01400034 	movhi	r5,0
     460:	294d5c04 	addi	r5,r5,13680
     464:	01800034 	movhi	r6,0
     468:	318d5c04 	addi	r6,r6,13680
     46c:	00028000 	call	2800 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     470:	00022a80 	call	22a8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     474:	01000034 	movhi	r4,0
     478:	2108c304 	addi	r4,r4,8972
     47c:	00030f00 	call	30f0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     480:	d121e417 	ldw	r4,-30832(gp)
     484:	d161e517 	ldw	r5,-30828(gp)
     488:	d1a1e617 	ldw	r6,-30824(gp)
     48c:	00002c80 	call	2c8 <main>
     490:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     494:	01000044 	movi	r4,1
     498:	0001fc80 	call	1fc8 <close>
  exit (result);
     49c:	e13fff17 	ldw	r4,-4(fp)
     4a0:	00031040 	call	3104 <exit>

000004a4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     4a4:	defffd04 	addi	sp,sp,-12
     4a8:	dfc00215 	stw	ra,8(sp)
     4ac:	df000115 	stw	fp,4(sp)
     4b0:	df000104 	addi	fp,sp,4
     4b4:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
     4b8:	0002b9c0 	call	2b9c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     4bc:	00800044 	movi	r2,1
     4c0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     4c4:	e037883a 	mov	sp,fp
     4c8:	dfc00117 	ldw	ra,4(sp)
     4cc:	df000017 	ldw	fp,0(sp)
     4d0:	dec00204 	addi	sp,sp,8
     4d4:	f800283a 	ret

000004d8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     4d8:	defffe04 	addi	sp,sp,-8
     4dc:	dfc00115 	stw	ra,4(sp)
     4e0:	df000015 	stw	fp,0(sp)
     4e4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYSCLK_TIMER, sysclk_timer);
    ALTERA_AVALON_TIMER_INIT ( TIMESTAMP, timestamp);
    ALTERA_AVALON_TIMER_INIT ( WATCHDOG, watchdog);
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS, epcs);
     4e8:	01000034 	movhi	r4,0
     4ec:	210d6904 	addi	r4,r4,13732
     4f0:	00005600 	call	560 <alt_epcs_flash_init>
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
     4f4:	01000034 	movhi	r4,0
     4f8:	210da504 	addi	r4,r4,13972
     4fc:	000b883a 	mov	r5,zero
     500:	000d883a 	mov	r6,zero
     504:	000103c0 	call	103c <altera_avalon_uart_init>
     508:	01000034 	movhi	r4,0
     50c:	210d9b04 	addi	r4,r4,13932
     510:	00005280 	call	528 <alt_dev_reg>
}
     514:	e037883a 	mov	sp,fp
     518:	dfc00117 	ldw	ra,4(sp)
     51c:	df000017 	ldw	fp,0(sp)
     520:	dec00204 	addi	sp,sp,8
     524:	f800283a 	ret

00000528 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     528:	defffd04 	addi	sp,sp,-12
     52c:	dfc00215 	stw	ra,8(sp)
     530:	df000115 	stw	fp,4(sp)
     534:	df000104 	addi	fp,sp,4
     538:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     53c:	e13fff17 	ldw	r4,-4(fp)
     540:	01400034 	movhi	r5,0
     544:	294f3804 	addi	r5,r5,15584
     548:	00021940 	call	2194 <alt_dev_llist_insert>
}
     54c:	e037883a 	mov	sp,fp
     550:	dfc00117 	ldw	ra,4(sp)
     554:	df000017 	ldw	fp,0(sp)
     558:	dec00204 	addi	sp,sp,8
     55c:	f800283a 	ret

00000560 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
     560:	defffc04 	addi	sp,sp,-16
     564:	dfc00315 	stw	ra,12(sp)
     568:	df000215 	stw	fp,8(sp)
     56c:	df000204 	addi	fp,sp,8
     570:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
     574:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
     578:	e13fff17 	ldw	r4,-4(fp)
     57c:	00005ec0 	call	5ec <alt_epcs_flash_query>
     580:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
     584:	e0bffe17 	ldw	r2,-8(fp)
     588:	1004c03a 	cmpne	r2,r2,zero
     58c:	1000031e 	bne	r2,zero,59c <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
     590:	e13fff17 	ldw	r4,-4(fp)
     594:	00005b40 	call	5b4 <alt_flash_device_register>
     598:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
     59c:	e0bffe17 	ldw	r2,-8(fp)
}
     5a0:	e037883a 	mov	sp,fp
     5a4:	dfc00117 	ldw	ra,4(sp)
     5a8:	df000017 	ldw	fp,0(sp)
     5ac:	dec00204 	addi	sp,sp,8
     5b0:	f800283a 	ret

000005b4 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
     5b4:	defffd04 	addi	sp,sp,-12
     5b8:	dfc00215 	stw	ra,8(sp)
     5bc:	df000115 	stw	fp,4(sp)
     5c0:	df000104 	addi	fp,sp,4
     5c4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
     5c8:	e13fff17 	ldw	r4,-4(fp)
     5cc:	01400034 	movhi	r5,0
     5d0:	294f3c04 	addi	r5,r5,15600
     5d4:	00021940 	call	2194 <alt_dev_llist_insert>
}
     5d8:	e037883a 	mov	sp,fp
     5dc:	dfc00117 	ldw	ra,4(sp)
     5e0:	df000017 	ldw	fp,0(sp)
     5e4:	dec00204 	addi	sp,sp,8
     5e8:	f800283a 	ret

000005ec <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
     5ec:	defffc04 	addi	sp,sp,-16
     5f0:	dfc00315 	stw	ra,12(sp)
     5f4:	df000215 	stw	fp,8(sp)
     5f8:	df000204 	addi	fp,sp,8
     5fc:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
     600:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
     604:	e0bfff17 	ldw	r2,-4(fp)
     608:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
     60c:	e0bfff17 	ldw	r2,-4(fp)
     610:	11002d17 	ldw	r4,180(r2)
     614:	0001e2c0 	call	1e2c <epcs_read_electronic_signature>
     618:	10c03fcc 	andi	r3,r2,255
     61c:	e0bfff17 	ldw	r2,-4(fp)
     620:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
     624:	e0bfff17 	ldw	r2,-4(fp)
     628:	10802f17 	ldw	r2,188(r2)
     62c:	10800598 	cmpnei	r2,r2,22
     630:	10000a1e 	bne	r2,zero,65c <alt_epcs_flash_query+0x70>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
     634:	e0ffff17 	ldw	r3,-4(fp)
     638:	00802034 	movhi	r2,128
     63c:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
     640:	e0ffff17 	ldw	r3,-4(fp)
     644:	00802004 	movi	r2,128
     648:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
     64c:	e0ffff17 	ldw	r3,-4(fp)
     650:	00800074 	movhi	r2,1
     654:	18801015 	stw	r2,64(r3)
     658:	00007306 	br	828 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
     65c:	e0bfff17 	ldw	r2,-4(fp)
     660:	10802f17 	ldw	r2,188(r2)
     664:	10800518 	cmpnei	r2,r2,20
     668:	10000a1e 	bne	r2,zero,694 <alt_epcs_flash_query+0xa8>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
     66c:	e0ffff17 	ldw	r3,-4(fp)
     670:	00800834 	movhi	r2,32
     674:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
     678:	e0ffff17 	ldw	r3,-4(fp)
     67c:	00800804 	movi	r2,32
     680:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
     684:	e0ffff17 	ldw	r3,-4(fp)
     688:	00800074 	movhi	r2,1
     68c:	18801015 	stw	r2,64(r3)
     690:	00006506 	br	828 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
     694:	e0bfff17 	ldw	r2,-4(fp)
     698:	10802f17 	ldw	r2,188(r2)
     69c:	108004d8 	cmpnei	r2,r2,19
     6a0:	10000a1e 	bne	r2,zero,6cc <alt_epcs_flash_query+0xe0>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
     6a4:	e0ffff17 	ldw	r3,-4(fp)
     6a8:	00800434 	movhi	r2,16
     6ac:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
     6b0:	e0ffff17 	ldw	r3,-4(fp)
     6b4:	00800404 	movi	r2,16
     6b8:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
     6bc:	e0ffff17 	ldw	r3,-4(fp)
     6c0:	00800074 	movhi	r2,1
     6c4:	18801015 	stw	r2,64(r3)
     6c8:	00005706 	br	828 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
     6cc:	e0bfff17 	ldw	r2,-4(fp)
     6d0:	10802f17 	ldw	r2,188(r2)
     6d4:	10800498 	cmpnei	r2,r2,18
     6d8:	10000a1e 	bne	r2,zero,704 <alt_epcs_flash_query+0x118>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
     6dc:	e0ffff17 	ldw	r3,-4(fp)
     6e0:	00800234 	movhi	r2,8
     6e4:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
     6e8:	e0ffff17 	ldw	r3,-4(fp)
     6ec:	00800204 	movi	r2,8
     6f0:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
     6f4:	e0ffff17 	ldw	r3,-4(fp)
     6f8:	00800074 	movhi	r2,1
     6fc:	18801015 	stw	r2,64(r3)
     700:	00004906 	br	828 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
     704:	e0bfff17 	ldw	r2,-4(fp)
     708:	10802f17 	ldw	r2,188(r2)
     70c:	10800418 	cmpnei	r2,r2,16
     710:	10000a1e 	bne	r2,zero,73c <alt_epcs_flash_query+0x150>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
     714:	e0ffff17 	ldw	r3,-4(fp)
     718:	008000b4 	movhi	r2,2
     71c:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
     720:	e0ffff17 	ldw	r3,-4(fp)
     724:	00800104 	movi	r2,4
     728:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
     72c:	e0ffff17 	ldw	r3,-4(fp)
     730:	00a00014 	movui	r2,32768
     734:	18801015 	stw	r2,64(r3)
     738:	00003b06 	br	828 <alt_epcs_flash_query+0x23c>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
     73c:	e0bfff17 	ldw	r2,-4(fp)
     740:	11002d17 	ldw	r4,180(r2)
     744:	0001e980 	call	1e98 <epcs_read_device_id>
     748:	1007883a 	mov	r3,r2
     74c:	e0bfff17 	ldw	r2,-4(fp)
     750:	10c02f15 	stw	r3,188(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
     754:	e0bfff17 	ldw	r2,-4(fp)
     758:	10c02f17 	ldw	r3,188(r2)
     75c:	00804034 	movhi	r2,256
     760:	10bfffc4 	addi	r2,r2,-1
     764:	1886703a 	and	r3,r3,r2
     768:	00800874 	movhi	r2,33
     76c:	10ae8604 	addi	r2,r2,-17896
     770:	18800a1e 	bne	r3,r2,79c <alt_epcs_flash_query+0x1b0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
     774:	e0ffff17 	ldw	r3,-4(fp)
     778:	00804034 	movhi	r2,256
     77c:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
     780:	e0ffff17 	ldw	r3,-4(fp)
     784:	00804004 	movi	r2,256
     788:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
     78c:	e0ffff17 	ldw	r3,-4(fp)
     790:	00800074 	movhi	r2,1
     794:	18801015 	stw	r2,64(r3)
     798:	00002306 	br	828 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
     79c:	e0bfff17 	ldw	r2,-4(fp)
     7a0:	10802f17 	ldw	r2,188(r2)
     7a4:	10803fcc 	andi	r2,r2,255
     7a8:	10800618 	cmpnei	r2,r2,24
     7ac:	10000a1e 	bne	r2,zero,7d8 <alt_epcs_flash_query+0x1ec>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
     7b0:	e0ffff17 	ldw	r3,-4(fp)
     7b4:	00804034 	movhi	r2,256
     7b8:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
     7bc:	e0ffff17 	ldw	r3,-4(fp)
     7c0:	00801004 	movi	r2,64
     7c4:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;
     7c8:	e0ffff17 	ldw	r3,-4(fp)
     7cc:	00800134 	movhi	r2,4
     7d0:	18801015 	stw	r2,64(r3)
     7d4:	00001406 	br	828 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
     7d8:	e0bfff17 	ldw	r2,-4(fp)
     7dc:	10802f17 	ldw	r2,188(r2)
     7e0:	10803fcc 	andi	r2,r2,255
     7e4:	10800658 	cmpnei	r2,r2,25
     7e8:	10000d1e 	bne	r2,zero,820 <alt_epcs_flash_query+0x234>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
     7ec:	e0ffff17 	ldw	r3,-4(fp)
     7f0:	00808034 	movhi	r2,512
     7f4:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
     7f8:	e0ffff17 	ldw	r3,-4(fp)
     7fc:	00808004 	movi	r2,512
     800:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
     804:	e0ffff17 	ldw	r3,-4(fp)
     808:	00800074 	movhi	r2,1
     80c:	18801015 	stw	r2,64(r3)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
     810:	e0ffff17 	ldw	r3,-4(fp)
     814:	00800044 	movi	r2,1
     818:	18803115 	stw	r2,196(r3)
     81c:	00000206 	br	828 <alt_epcs_flash_query+0x23c>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
     820:	00bffb44 	movi	r2,-19
     824:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
     828:	e0bfff17 	ldw	r2,-4(fp)
     82c:	10800e17 	ldw	r2,56(r2)
     830:	1007883a 	mov	r3,r2
     834:	e0bfff17 	ldw	r2,-4(fp)
     838:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
     83c:	e0ffff17 	ldw	r3,-4(fp)
     840:	00800044 	movi	r2,1
     844:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
     848:	e0bfff17 	ldw	r2,-4(fp)
     84c:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
     850:	e0ffff17 	ldw	r3,-4(fp)
     854:	00804004 	movi	r2,256
     858:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
     85c:	e0bffe17 	ldw	r2,-8(fp)
}
     860:	e037883a 	mov	sp,fp
     864:	dfc00117 	ldw	ra,4(sp)
     868:	df000017 	ldw	fp,0(sp)
     86c:	dec00204 	addi	sp,sp,8
     870:	f800283a 	ret

00000874 <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
     874:	deffeb04 	addi	sp,sp,-84
     878:	dfc01415 	stw	ra,80(sp)
     87c:	df001315 	stw	fp,76(sp)
     880:	df001304 	addi	fp,sp,76
     884:	e13ff915 	stw	r4,-28(fp)
     888:	e17ffa15 	stw	r5,-24(fp)
     88c:	e1bffb15 	stw	r6,-20(fp)
     890:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
     894:	00800804 	movi	r2,32
     898:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
     89c:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
     8a0:	00002c06 	br	954 <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
     8a4:	e0bff017 	ldw	r2,-64(fp)
     8a8:	e0bfff15 	stw	r2,-4(fp)
     8ac:	e0fffc17 	ldw	r3,-16(fp)
     8b0:	e0fffe15 	stw	r3,-8(fp)
     8b4:	e0bfff17 	ldw	r2,-4(fp)
     8b8:	e0fffe17 	ldw	r3,-8(fp)
     8bc:	10c0022e 	bgeu	r2,r3,8c8 <alt_epcs_flash_memcmp+0x54>
     8c0:	e0bfff17 	ldw	r2,-4(fp)
     8c4:	e0bffe15 	stw	r2,-8(fp)
     8c8:	e0fffe17 	ldw	r3,-8(fp)
     8cc:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
     8d0:	e0fffb17 	ldw	r3,-20(fp)
     8d4:	e0bfef17 	ldw	r2,-68(fp)
     8d8:	188b883a 	add	r5,r3,r2
     8dc:	e1bff104 	addi	r6,fp,-60
     8e0:	e13ff917 	ldw	r4,-28(fp)
     8e4:	e1ffee17 	ldw	r7,-72(fp)
     8e8:	0000eac0 	call	eac <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
     8ec:	1004403a 	cmpge	r2,r2,zero
     8f0:	1000031e 	bne	r2,zero,900 <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
     8f4:	00bfffc4 	movi	r2,-1
     8f8:	e0bffd15 	stw	r2,-12(fp)
     8fc:	00001906 	br	964 <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
     900:	e0fffa17 	ldw	r3,-24(fp)
     904:	e0bfef17 	ldw	r2,-68(fp)
     908:	1889883a 	add	r4,r3,r2
     90c:	e1bfee17 	ldw	r6,-72(fp)
     910:	e17ff104 	addi	r5,fp,-60
     914:	000313c0 	call	313c <memcmp>
     918:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
     91c:	e0bfed17 	ldw	r2,-76(fp)
     920:	1005003a 	cmpeq	r2,r2,zero
     924:	1000031e 	bne	r2,zero,934 <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
     928:	e0ffed17 	ldw	r3,-76(fp)
     92c:	e0fffd15 	stw	r3,-12(fp)
     930:	00000c06 	br	964 <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
     934:	e0ffee17 	ldw	r3,-72(fp)
     938:	e0bffc17 	ldw	r2,-16(fp)
     93c:	10c5c83a 	sub	r2,r2,r3
     940:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
     944:	e0ffef17 	ldw	r3,-68(fp)
     948:	e0bfee17 	ldw	r2,-72(fp)
     94c:	1885883a 	add	r2,r3,r2
     950:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
     954:	e0bffc17 	ldw	r2,-16(fp)
     958:	1004c03a 	cmpne	r2,r2,zero
     95c:	103fd11e 	bne	r2,zero,8a4 <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
     960:	e03ffd15 	stw	zero,-12(fp)
     964:	e0bffd17 	ldw	r2,-12(fp)
}
     968:	e037883a 	mov	sp,fp
     96c:	dfc00117 	ldw	ra,4(sp)
     970:	df000017 	ldw	fp,0(sp)
     974:	dec00204 	addi	sp,sp,8
     978:	f800283a 	ret

0000097c <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
     97c:	defff204 	addi	sp,sp,-56
     980:	dfc00d15 	stw	ra,52(sp)
     984:	df000c15 	stw	fp,48(sp)
     988:	df000c04 	addi	fp,sp,48
     98c:	e13ffa15 	stw	r4,-24(fp)
     990:	e17ffb15 	stw	r5,-20(fp)
     994:	e1bffc15 	stw	r6,-16(fp)
     998:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
     99c:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
     9a0:	e03ff815 	stw	zero,-32(fp)
     9a4:	00008b06 	br	bd4 <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
     9a8:	e0bff817 	ldw	r2,-32(fp)
     9ac:	e0fffa17 	ldw	r3,-24(fp)
     9b0:	1004913a 	slli	r2,r2,4
     9b4:	10c5883a 	add	r2,r2,r3
     9b8:	10800d04 	addi	r2,r2,52
     9bc:	10c00017 	ldw	r3,0(r2)
     9c0:	e0bffb17 	ldw	r2,-20(fp)
     9c4:	10c08016 	blt	r2,r3,bc8 <alt_epcs_flash_write+0x24c>
     9c8:	e0bff817 	ldw	r2,-32(fp)
     9cc:	e0fffa17 	ldw	r3,-24(fp)
     9d0:	1004913a 	slli	r2,r2,4
     9d4:	10c5883a 	add	r2,r2,r3
     9d8:	10800d04 	addi	r2,r2,52
     9dc:	11000017 	ldw	r4,0(r2)
     9e0:	e0bff817 	ldw	r2,-32(fp)
     9e4:	e0fffa17 	ldw	r3,-24(fp)
     9e8:	1004913a 	slli	r2,r2,4
     9ec:	10c5883a 	add	r2,r2,r3
     9f0:	10800e04 	addi	r2,r2,56
     9f4:	10800017 	ldw	r2,0(r2)
     9f8:	2087883a 	add	r3,r4,r2
     9fc:	e0bffb17 	ldw	r2,-20(fp)
     a00:	10c0710e 	bge	r2,r3,bc8 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
     a04:	e0bff817 	ldw	r2,-32(fp)
     a08:	e0fffa17 	ldw	r3,-24(fp)
     a0c:	1004913a 	slli	r2,r2,4
     a10:	10c5883a 	add	r2,r2,r3
     a14:	10800d04 	addi	r2,r2,52
     a18:	10800017 	ldw	r2,0(r2)
     a1c:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
     a20:	e03ff715 	stw	zero,-36(fp)
     a24:	00006006 	br	ba8 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
     a28:	e0fffb17 	ldw	r3,-20(fp)
     a2c:	e0bff517 	ldw	r2,-44(fp)
     a30:	18805116 	blt	r3,r2,b78 <alt_epcs_flash_write+0x1fc>
     a34:	e0bff817 	ldw	r2,-32(fp)
     a38:	e0fffa17 	ldw	r3,-24(fp)
     a3c:	1004913a 	slli	r2,r2,4
     a40:	10c5883a 	add	r2,r2,r3
     a44:	10801004 	addi	r2,r2,64
     a48:	10c00017 	ldw	r3,0(r2)
     a4c:	e0bff517 	ldw	r2,-44(fp)
     a50:	1887883a 	add	r3,r3,r2
     a54:	e0bffb17 	ldw	r2,-20(fp)
     a58:	10c0470e 	bge	r2,r3,b78 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
     a5c:	e0bff817 	ldw	r2,-32(fp)
     a60:	e0fffa17 	ldw	r3,-24(fp)
     a64:	1004913a 	slli	r2,r2,4
     a68:	10c5883a 	add	r2,r2,r3
     a6c:	10801004 	addi	r2,r2,64
     a70:	10c00017 	ldw	r3,0(r2)
     a74:	e0bff517 	ldw	r2,-44(fp)
     a78:	1887883a 	add	r3,r3,r2
     a7c:	e0bffb17 	ldw	r2,-20(fp)
     a80:	1885c83a 	sub	r2,r3,r2
     a84:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
     a88:	e0bff617 	ldw	r2,-40(fp)
     a8c:	e0bfff15 	stw	r2,-4(fp)
     a90:	e0fffd17 	ldw	r3,-12(fp)
     a94:	e0fffe15 	stw	r3,-8(fp)
     a98:	e0bfff17 	ldw	r2,-4(fp)
     a9c:	e0fffe17 	ldw	r3,-8(fp)
     aa0:	10c0020e 	bge	r2,r3,aac <alt_epcs_flash_write+0x130>
     aa4:	e0bfff17 	ldw	r2,-4(fp)
     aa8:	e0bffe15 	stw	r2,-8(fp)
     aac:	e0fffe17 	ldw	r3,-8(fp)
     ab0:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
     ab4:	e1fff617 	ldw	r7,-40(fp)
     ab8:	e13ffa17 	ldw	r4,-24(fp)
     abc:	e17ffc17 	ldw	r5,-16(fp)
     ac0:	e1bffb17 	ldw	r6,-20(fp)
     ac4:	00008740 	call	874 <alt_epcs_flash_memcmp>
     ac8:	1005003a 	cmpeq	r2,r2,zero
     acc:	1000131e 	bne	r2,zero,b1c <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
     ad0:	e0bffa17 	ldw	r2,-24(fp)
     ad4:	10800817 	ldw	r2,32(r2)
     ad8:	e13ffa17 	ldw	r4,-24(fp)
     adc:	e17ff517 	ldw	r5,-44(fp)
     ae0:	103ee83a 	callr	r2
     ae4:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
     ae8:	e0bff917 	ldw	r2,-28(fp)
     aec:	1004c03a 	cmpne	r2,r2,zero
     af0:	10000a1e 	bne	r2,zero,b1c <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
     af4:	e0bffa17 	ldw	r2,-24(fp)
     af8:	10c00917 	ldw	r3,36(r2)
     afc:	e0bff617 	ldw	r2,-40(fp)
     b00:	d8800015 	stw	r2,0(sp)
     b04:	e13ffa17 	ldw	r4,-24(fp)
     b08:	e17ff517 	ldw	r5,-44(fp)
     b0c:	e1bffb17 	ldw	r6,-20(fp)
     b10:	e1fffc17 	ldw	r7,-16(fp)
     b14:	183ee83a 	callr	r3
     b18:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
     b1c:	e0fffd17 	ldw	r3,-12(fp)
     b20:	e0bff617 	ldw	r2,-40(fp)
     b24:	18802f26 	beq	r3,r2,be4 <alt_epcs_flash_write+0x268>
     b28:	e0bff917 	ldw	r2,-28(fp)
     b2c:	1004c03a 	cmpne	r2,r2,zero
     b30:	10002c1e 	bne	r2,zero,be4 <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
     b34:	e0fffd17 	ldw	r3,-12(fp)
     b38:	e0bff617 	ldw	r2,-40(fp)
     b3c:	1885c83a 	sub	r2,r3,r2
     b40:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
     b44:	e0bff817 	ldw	r2,-32(fp)
     b48:	e0fffa17 	ldw	r3,-24(fp)
     b4c:	1004913a 	slli	r2,r2,4
     b50:	10c5883a 	add	r2,r2,r3
     b54:	10801004 	addi	r2,r2,64
     b58:	10c00017 	ldw	r3,0(r2)
     b5c:	e0bff517 	ldw	r2,-44(fp)
     b60:	1885883a 	add	r2,r3,r2
     b64:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
     b68:	e0fffc17 	ldw	r3,-16(fp)
     b6c:	e0bff617 	ldw	r2,-40(fp)
     b70:	1885883a 	add	r2,r3,r2
     b74:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
     b78:	e0bff817 	ldw	r2,-32(fp)
     b7c:	e0fffa17 	ldw	r3,-24(fp)
     b80:	1004913a 	slli	r2,r2,4
     b84:	10c5883a 	add	r2,r2,r3
     b88:	10801004 	addi	r2,r2,64
     b8c:	10c00017 	ldw	r3,0(r2)
     b90:	e0bff517 	ldw	r2,-44(fp)
     b94:	10c5883a 	add	r2,r2,r3
     b98:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
     b9c:	e0bff717 	ldw	r2,-36(fp)
     ba0:	10800044 	addi	r2,r2,1
     ba4:	e0bff715 	stw	r2,-36(fp)
     ba8:	e0bff817 	ldw	r2,-32(fp)
     bac:	e0fffa17 	ldw	r3,-24(fp)
     bb0:	1004913a 	slli	r2,r2,4
     bb4:	10c5883a 	add	r2,r2,r3
     bb8:	10800f04 	addi	r2,r2,60
     bbc:	10c00017 	ldw	r3,0(r2)
     bc0:	e0bff717 	ldw	r2,-36(fp)
     bc4:	10ff9816 	blt	r2,r3,a28 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
     bc8:	e0bff817 	ldw	r2,-32(fp)
     bcc:	10800044 	addi	r2,r2,1
     bd0:	e0bff815 	stw	r2,-32(fp)
     bd4:	e0bffa17 	ldw	r2,-24(fp)
     bd8:	10c00c17 	ldw	r3,48(r2)
     bdc:	e0bff817 	ldw	r2,-32(fp)
     be0:	10ff7116 	blt	r2,r3,9a8 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
     be4:	e0bff917 	ldw	r2,-28(fp)
}
     be8:	e037883a 	mov	sp,fp
     bec:	dfc00117 	ldw	ra,4(sp)
     bf0:	df000017 	ldw	fp,0(sp)
     bf4:	dec00204 	addi	sp,sp,8
     bf8:	f800283a 	ret

00000bfc <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
     bfc:	defffa04 	addi	sp,sp,-24
     c00:	df000515 	stw	fp,20(sp)
     c04:	df000504 	addi	fp,sp,20
     c08:	e13ffd15 	stw	r4,-12(fp)
     c0c:	e17ffe15 	stw	r5,-8(fp)
     c10:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
     c14:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
     c18:	e0bffd17 	ldw	r2,-12(fp)
     c1c:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
     c20:	e0bffb17 	ldw	r2,-20(fp)
     c24:	10c00c17 	ldw	r3,48(r2)
     c28:	e0bfff17 	ldw	r2,-4(fp)
     c2c:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
     c30:	e0bffb17 	ldw	r2,-20(fp)
     c34:	10800c17 	ldw	r2,48(r2)
     c38:	1004c03a 	cmpne	r2,r2,zero
     c3c:	1000031e 	bne	r2,zero,c4c <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
     c40:	00bffec4 	movi	r2,-5
     c44:	e0bffc15 	stw	r2,-16(fp)
     c48:	00000b06 	br	c78 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
     c4c:	e0bffb17 	ldw	r2,-20(fp)
     c50:	10800c17 	ldw	r2,48(r2)
     c54:	10800250 	cmplti	r2,r2,9
     c58:	1000031e 	bne	r2,zero,c68 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
     c5c:	00bffd04 	movi	r2,-12
     c60:	e0bffc15 	stw	r2,-16(fp)
     c64:	00000406 	br	c78 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
     c68:	e0bffb17 	ldw	r2,-20(fp)
     c6c:	10c00d04 	addi	r3,r2,52
     c70:	e0bffe17 	ldw	r2,-8(fp)
     c74:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
     c78:	e0bffc17 	ldw	r2,-16(fp)
}
     c7c:	e037883a 	mov	sp,fp
     c80:	df000017 	ldw	fp,0(sp)
     c84:	dec00104 	addi	sp,sp,4
     c88:	f800283a 	ret

00000c8c <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
     c8c:	defffa04 	addi	sp,sp,-24
     c90:	dfc00515 	stw	ra,20(sp)
     c94:	df000415 	stw	fp,16(sp)
     c98:	df000404 	addi	fp,sp,16
     c9c:	e13ffe15 	stw	r4,-8(fp)
     ca0:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
     ca4:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
     ca8:	e0bffe17 	ldw	r2,-8(fp)
     cac:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
     cb0:	e13ffe17 	ldw	r4,-8(fp)
     cb4:	e17fff17 	ldw	r5,-4(fp)
     cb8:	0000cfc0 	call	cfc <alt_epcs_test_address>
     cbc:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
     cc0:	e0bffd17 	ldw	r2,-12(fp)
     cc4:	1004803a 	cmplt	r2,r2,zero
     cc8:	1000061e 	bne	r2,zero,ce4 <alt_epcs_flash_erase_block+0x58>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
     ccc:	e0bffc17 	ldw	r2,-16(fp)
     cd0:	11002d17 	ldw	r4,180(r2)
     cd4:	e17fff17 	ldw	r5,-4(fp)
     cd8:	e0bffc17 	ldw	r2,-16(fp)
     cdc:	11803117 	ldw	r6,196(r2)
     ce0:	00019540 	call	1954 <epcs_sector_erase>
  }
  return ret_code;
     ce4:	e0bffd17 	ldw	r2,-12(fp)
}
     ce8:	e037883a 	mov	sp,fp
     cec:	dfc00117 	ldw	ra,4(sp)
     cf0:	df000017 	ldw	fp,0(sp)
     cf4:	dec00204 	addi	sp,sp,8
     cf8:	f800283a 	ret

00000cfc <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
     cfc:	defff904 	addi	sp,sp,-28
     d00:	df000615 	stw	fp,24(sp)
     d04:	df000604 	addi	fp,sp,24
     d08:	e13ffe15 	stw	r4,-8(fp)
     d0c:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
     d10:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
     d14:	e0bffe17 	ldw	r2,-8(fp)
     d18:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
     d1c:	e0bffc17 	ldw	r2,-16(fp)
     d20:	10800c17 	ldw	r2,48(r2)
     d24:	10bfffc4 	addi	r2,r2,-1
     d28:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
     d2c:	e0bffb17 	ldw	r2,-20(fp)
     d30:	e0fffc17 	ldw	r3,-16(fp)
     d34:	1004913a 	slli	r2,r2,4
     d38:	10c5883a 	add	r2,r2,r3
     d3c:	10800d04 	addi	r2,r2,52
     d40:	11000017 	ldw	r4,0(r2)
     d44:	e0bffb17 	ldw	r2,-20(fp)
     d48:	e0fffc17 	ldw	r3,-16(fp)
     d4c:	1004913a 	slli	r2,r2,4
     d50:	10c5883a 	add	r2,r2,r3
     d54:	10800e04 	addi	r2,r2,56
     d58:	10800017 	ldw	r2,0(r2)
     d5c:	2085883a 	add	r2,r4,r2
     d60:	10bfffc4 	addi	r2,r2,-1
     d64:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
     d68:	e0ffff17 	ldw	r3,-4(fp)
     d6c:	e0bffa17 	ldw	r2,-24(fp)
     d70:	10c0022e 	bgeu	r2,r3,d7c <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
     d74:	00bffec4 	movi	r2,-5
     d78:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
     d7c:	e0bffd17 	ldw	r2,-12(fp)
}
     d80:	e037883a 	mov	sp,fp
     d84:	df000017 	ldw	fp,0(sp)
     d88:	dec00104 	addi	sp,sp,4
     d8c:	f800283a 	ret

00000d90 <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
     d90:	defff204 	addi	sp,sp,-56
     d94:	dfc00d15 	stw	ra,52(sp)
     d98:	df000c15 	stw	fp,48(sp)
     d9c:	df000c04 	addi	fp,sp,48
     da0:	e13ffa15 	stw	r4,-24(fp)
     da4:	e17ffb15 	stw	r5,-20(fp)
     da8:	e1bffc15 	stw	r6,-16(fp)
     dac:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
     db0:	e0bffa17 	ldw	r2,-24(fp)
     db4:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
     db8:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
     dbc:	e13ffa17 	ldw	r4,-24(fp)
     dc0:	e17ffc17 	ldw	r5,-16(fp)
     dc4:	0000cfc0 	call	cfc <alt_epcs_test_address>
     dc8:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
     dcc:	e0bff917 	ldw	r2,-28(fp)
     dd0:	1004803a 	cmplt	r2,r2,zero
     dd4:	10002f1e 	bne	r2,zero,e94 <alt_epcs_flash_write_block+0x104>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
     dd8:	00002b06 	br	e88 <alt_epcs_flash_write_block+0xf8>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
     ddc:	e0bff817 	ldw	r2,-32(fp)
     de0:	10c03017 	ldw	r3,192(r2)
     de4:	e0bffc17 	ldw	r2,-16(fp)
     de8:	1887883a 	add	r3,r3,r2
     dec:	e0bff817 	ldw	r2,-32(fp)
     df0:	10803017 	ldw	r2,192(r2)
     df4:	0085c83a 	sub	r2,zero,r2
     df8:	1884703a 	and	r2,r3,r2
     dfc:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
     e00:	e0fff517 	ldw	r3,-44(fp)
     e04:	e0bffc17 	ldw	r2,-16(fp)
     e08:	1885c83a 	sub	r2,r3,r2
     e0c:	e0c00217 	ldw	r3,8(fp)
     e10:	e0ffff15 	stw	r3,-4(fp)
     e14:	e0bffe15 	stw	r2,-8(fp)
     e18:	e0bfff17 	ldw	r2,-4(fp)
     e1c:	e0fffe17 	ldw	r3,-8(fp)
     e20:	10c0020e 	bge	r2,r3,e2c <alt_epcs_flash_write_block+0x9c>
     e24:	e0bfff17 	ldw	r2,-4(fp)
     e28:	e0bffe15 	stw	r2,-8(fp)
     e2c:	e0fffe17 	ldw	r3,-8(fp)
     e30:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
     e34:	e0bff817 	ldw	r2,-32(fp)
     e38:	11002d17 	ldw	r4,180(r2)
     e3c:	e0fffd17 	ldw	r3,-12(fp)
     e40:	e0bff717 	ldw	r2,-36(fp)
     e44:	188d883a 	add	r6,r3,r2
     e48:	e0bff817 	ldw	r2,-32(fp)
     e4c:	10803117 	ldw	r2,196(r2)
     e50:	d8800015 	stw	r2,0(sp)
     e54:	e17ffc17 	ldw	r5,-16(fp)
     e58:	e1fff617 	ldw	r7,-40(fp)
     e5c:	0001cbc0 	call	1cbc <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
     e60:	e0c00217 	ldw	r3,8(fp)
     e64:	e0bff617 	ldw	r2,-40(fp)
     e68:	1885c83a 	sub	r2,r3,r2
     e6c:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
     e70:	e0fff717 	ldw	r3,-36(fp)
     e74:	e0bff617 	ldw	r2,-40(fp)
     e78:	1885883a 	add	r2,r3,r2
     e7c:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
     e80:	e0bff517 	ldw	r2,-44(fp)
     e84:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
     e88:	e0800217 	ldw	r2,8(fp)
     e8c:	1004c03a 	cmpne	r2,r2,zero
     e90:	103fd21e 	bne	r2,zero,ddc <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
     e94:	e0bff917 	ldw	r2,-28(fp)
}
     e98:	e037883a 	mov	sp,fp
     e9c:	dfc00117 	ldw	ra,4(sp)
     ea0:	df000017 	ldw	fp,0(sp)
     ea4:	dec00204 	addi	sp,sp,8
     ea8:	f800283a 	ret

00000eac <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
     eac:	defff704 	addi	sp,sp,-36
     eb0:	dfc00815 	stw	ra,32(sp)
     eb4:	df000715 	stw	fp,28(sp)
     eb8:	df000704 	addi	fp,sp,28
     ebc:	e13ffc15 	stw	r4,-16(fp)
     ec0:	e17ffd15 	stw	r5,-12(fp)
     ec4:	e1bffe15 	stw	r6,-8(fp)
     ec8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
     ecc:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
     ed0:	e0bffc17 	ldw	r2,-16(fp)
     ed4:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
     ed8:	e13ffc17 	ldw	r4,-16(fp)
     edc:	e17ffd17 	ldw	r5,-12(fp)
     ee0:	0000cfc0 	call	cfc <alt_epcs_test_address>
     ee4:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
     ee8:	e0bffb17 	ldw	r2,-20(fp)
     eec:	1004803a 	cmplt	r2,r2,zero
     ef0:	10000e1e 	bne	r2,zero,f2c <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
     ef4:	e0bffa17 	ldw	r2,-24(fp)
     ef8:	11002d17 	ldw	r4,180(r2)
     efc:	e1bffe17 	ldw	r6,-8(fp)
     f00:	e0bffa17 	ldw	r2,-24(fp)
     f04:	10803117 	ldw	r2,196(r2)
     f08:	d8800015 	stw	r2,0(sp)
     f0c:	e17ffd17 	ldw	r5,-12(fp)
     f10:	e1ffff17 	ldw	r7,-4(fp)
     f14:	0001abc0 	call	1abc <epcs_read_buffer>
     f18:	e0bffb15 	stw	r2,-20(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
     f1c:	e0fffb17 	ldw	r3,-20(fp)
     f20:	e0bfff17 	ldw	r2,-4(fp)
     f24:	1880011e 	bne	r3,r2,f2c <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
     f28:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
     f2c:	e0bffb17 	ldw	r2,-20(fp)
}
     f30:	e037883a 	mov	sp,fp
     f34:	dfc00117 	ldw	ra,4(sp)
     f38:	df000017 	ldw	fp,0(sp)
     f3c:	dec00204 	addi	sp,sp,8
     f40:	f800283a 	ret

00000f44 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     f44:	defffa04 	addi	sp,sp,-24
     f48:	dfc00515 	stw	ra,20(sp)
     f4c:	df000415 	stw	fp,16(sp)
     f50:	df000404 	addi	fp,sp,16
     f54:	e13ffd15 	stw	r4,-12(fp)
     f58:	e17ffe15 	stw	r5,-8(fp)
     f5c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
     f60:	e0bffd17 	ldw	r2,-12(fp)
     f64:	10800017 	ldw	r2,0(r2)
     f68:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
     f6c:	e0bffc17 	ldw	r2,-16(fp)
     f70:	11000a04 	addi	r4,r2,40
     f74:	e0bffd17 	ldw	r2,-12(fp)
     f78:	11c00217 	ldw	r7,8(r2)
     f7c:	e17ffe17 	ldw	r5,-8(fp)
     f80:	e1bfff17 	ldw	r6,-4(fp)
     f84:	000143c0 	call	143c <altera_avalon_uart_read>
      fd->fd_flags);
}
     f88:	e037883a 	mov	sp,fp
     f8c:	dfc00117 	ldw	ra,4(sp)
     f90:	df000017 	ldw	fp,0(sp)
     f94:	dec00204 	addi	sp,sp,8
     f98:	f800283a 	ret

00000f9c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     f9c:	defffa04 	addi	sp,sp,-24
     fa0:	dfc00515 	stw	ra,20(sp)
     fa4:	df000415 	stw	fp,16(sp)
     fa8:	df000404 	addi	fp,sp,16
     fac:	e13ffd15 	stw	r4,-12(fp)
     fb0:	e17ffe15 	stw	r5,-8(fp)
     fb4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
     fb8:	e0bffd17 	ldw	r2,-12(fp)
     fbc:	10800017 	ldw	r2,0(r2)
     fc0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
     fc4:	e0bffc17 	ldw	r2,-16(fp)
     fc8:	11000a04 	addi	r4,r2,40
     fcc:	e0bffd17 	ldw	r2,-12(fp)
     fd0:	11c00217 	ldw	r7,8(r2)
     fd4:	e17ffe17 	ldw	r5,-8(fp)
     fd8:	e1bfff17 	ldw	r6,-4(fp)
     fdc:	00016cc0 	call	16cc <altera_avalon_uart_write>
      fd->fd_flags);
}
     fe0:	e037883a 	mov	sp,fp
     fe4:	dfc00117 	ldw	ra,4(sp)
     fe8:	df000017 	ldw	fp,0(sp)
     fec:	dec00204 	addi	sp,sp,8
     ff0:	f800283a 	ret

00000ff4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
     ff4:	defffc04 	addi	sp,sp,-16
     ff8:	dfc00315 	stw	ra,12(sp)
     ffc:	df000215 	stw	fp,8(sp)
    1000:	df000204 	addi	fp,sp,8
    1004:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    1008:	e0bfff17 	ldw	r2,-4(fp)
    100c:	10800017 	ldw	r2,0(r2)
    1010:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    1014:	e0bffe17 	ldw	r2,-8(fp)
    1018:	11000a04 	addi	r4,r2,40
    101c:	e0bfff17 	ldw	r2,-4(fp)
    1020:	11400217 	ldw	r5,8(r2)
    1024:	00013dc0 	call	13dc <altera_avalon_uart_close>
}
    1028:	e037883a 	mov	sp,fp
    102c:	dfc00117 	ldw	ra,4(sp)
    1030:	df000017 	ldw	fp,0(sp)
    1034:	dec00204 	addi	sp,sp,8
    1038:	f800283a 	ret

0000103c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    103c:	defff704 	addi	sp,sp,-36
    1040:	dfc00815 	stw	ra,32(sp)
    1044:	df000715 	stw	fp,28(sp)
    1048:	df000704 	addi	fp,sp,28
    104c:	e13ffc15 	stw	r4,-16(fp)
    1050:	e17ffd15 	stw	r5,-12(fp)
    1054:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
    1058:	e0bffc17 	ldw	r2,-16(fp)
    105c:	10800017 	ldw	r2,0(r2)
    1060:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    1064:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    1068:	1004c03a 	cmpne	r2,r2,zero
    106c:	1000061e 	bne	r2,zero,1088 <altera_avalon_uart_init+0x4c>
    1070:	0005883a 	mov	r2,zero
    1074:	1004c03a 	cmpne	r2,r2,zero
    1078:	1000031e 	bne	r2,zero,1088 <altera_avalon_uart_init+0x4c>
    107c:	0005883a 	mov	r2,zero
    1080:	1005003a 	cmpeq	r2,r2,zero
    1084:	1000031e 	bne	r2,zero,1094 <altera_avalon_uart_init+0x58>
    1088:	00800044 	movi	r2,1
    108c:	e0bfff15 	stw	r2,-4(fp)
    1090:	00000106 	br	1098 <altera_avalon_uart_init+0x5c>
    1094:	e03fff15 	stw	zero,-4(fp)
    1098:	e0bfff17 	ldw	r2,-4(fp)
    109c:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    10a0:	e0bffa17 	ldw	r2,-24(fp)
    10a4:	1004c03a 	cmpne	r2,r2,zero
    10a8:	1000111e 	bne	r2,zero,10f0 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    10ac:	e0fffc17 	ldw	r3,-16(fp)
    10b0:	00832004 	movi	r2,3200
    10b4:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    10b8:	e0bffb17 	ldw	r2,-20(fp)
    10bc:	11000304 	addi	r4,r2,12
    10c0:	e0bffc17 	ldw	r2,-16(fp)
    10c4:	10800117 	ldw	r2,4(r2)
    10c8:	1007883a 	mov	r3,r2
    10cc:	2005883a 	mov	r2,r4
    10d0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    10d4:	d8000015 	stw	zero,0(sp)
    10d8:	e13ffd17 	ldw	r4,-12(fp)
    10dc:	e17ffe17 	ldw	r5,-8(fp)
    10e0:	01800034 	movhi	r6,0
    10e4:	31844104 	addi	r6,r6,4356
    10e8:	e1fffc17 	ldw	r7,-16(fp)
    10ec:	00024700 	call	2470 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    10f0:	e037883a 	mov	sp,fp
    10f4:	dfc00117 	ldw	ra,4(sp)
    10f8:	df000017 	ldw	fp,0(sp)
    10fc:	dec00204 	addi	sp,sp,8
    1100:	f800283a 	ret

00001104 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    1104:	defffa04 	addi	sp,sp,-24
    1108:	dfc00515 	stw	ra,20(sp)
    110c:	df000415 	stw	fp,16(sp)
    1110:	df000404 	addi	fp,sp,16
    1114:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    1118:	e0bfff17 	ldw	r2,-4(fp)
    111c:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
    1120:	e0bffd17 	ldw	r2,-12(fp)
    1124:	10800017 	ldw	r2,0(r2)
    1128:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    112c:	e0bffc17 	ldw	r2,-16(fp)
    1130:	10800204 	addi	r2,r2,8
    1134:	10800037 	ldwio	r2,0(r2)
    1138:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    113c:	e0bffc17 	ldw	r2,-16(fp)
    1140:	10800204 	addi	r2,r2,8
    1144:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    1148:	e0bffc17 	ldw	r2,-16(fp)
    114c:	10800204 	addi	r2,r2,8
    1150:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    1154:	e0bffe17 	ldw	r2,-8(fp)
    1158:	1080200c 	andi	r2,r2,128
    115c:	1005003a 	cmpeq	r2,r2,zero
    1160:	1000031e 	bne	r2,zero,1170 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    1164:	e13ffd17 	ldw	r4,-12(fp)
    1168:	e17ffe17 	ldw	r5,-8(fp)
    116c:	00011a00 	call	11a0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    1170:	e0bffe17 	ldw	r2,-8(fp)
    1174:	1081100c 	andi	r2,r2,1088
    1178:	1005003a 	cmpeq	r2,r2,zero
    117c:	1000031e 	bne	r2,zero,118c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    1180:	e13ffd17 	ldw	r4,-12(fp)
    1184:	e17ffe17 	ldw	r5,-8(fp)
    1188:	00012800 	call	1280 <altera_avalon_uart_txirq>
  }
  

}
    118c:	e037883a 	mov	sp,fp
    1190:	dfc00117 	ldw	ra,4(sp)
    1194:	df000017 	ldw	fp,0(sp)
    1198:	dec00204 	addi	sp,sp,8
    119c:	f800283a 	ret

000011a0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    11a0:	defffc04 	addi	sp,sp,-16
    11a4:	df000315 	stw	fp,12(sp)
    11a8:	df000304 	addi	fp,sp,12
    11ac:	e13ffe15 	stw	r4,-8(fp)
    11b0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    11b4:	e0bfff17 	ldw	r2,-4(fp)
    11b8:	108000cc 	andi	r2,r2,3
    11bc:	1004c03a 	cmpne	r2,r2,zero
    11c0:	10002b1e 	bne	r2,zero,1270 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    11c4:	e0bffe17 	ldw	r2,-8(fp)
    11c8:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    11cc:	e0bffe17 	ldw	r2,-8(fp)
    11d0:	10800317 	ldw	r2,12(r2)
    11d4:	10800044 	addi	r2,r2,1
    11d8:	10800fcc 	andi	r2,r2,63
    11dc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    11e0:	e0bffe17 	ldw	r2,-8(fp)
    11e4:	11000317 	ldw	r4,12(r2)
    11e8:	e0bffe17 	ldw	r2,-8(fp)
    11ec:	10800017 	ldw	r2,0(r2)
    11f0:	10800037 	ldwio	r2,0(r2)
    11f4:	1007883a 	mov	r3,r2
    11f8:	e0bffe17 	ldw	r2,-8(fp)
    11fc:	2085883a 	add	r2,r4,r2
    1200:	10800704 	addi	r2,r2,28
    1204:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    1208:	e0fffe17 	ldw	r3,-8(fp)
    120c:	e0bffd17 	ldw	r2,-12(fp)
    1210:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    1214:	e0bffe17 	ldw	r2,-8(fp)
    1218:	10800317 	ldw	r2,12(r2)
    121c:	10800044 	addi	r2,r2,1
    1220:	10800fcc 	andi	r2,r2,63
    1224:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    1228:	e0bffe17 	ldw	r2,-8(fp)
    122c:	10c00217 	ldw	r3,8(r2)
    1230:	e0bffd17 	ldw	r2,-12(fp)
    1234:	18800e1e 	bne	r3,r2,1270 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1238:	e0bffe17 	ldw	r2,-8(fp)
    123c:	10c00117 	ldw	r3,4(r2)
    1240:	00bfdfc4 	movi	r2,-129
    1244:	1886703a 	and	r3,r3,r2
    1248:	e0bffe17 	ldw	r2,-8(fp)
    124c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    1250:	e0bffe17 	ldw	r2,-8(fp)
    1254:	10800017 	ldw	r2,0(r2)
    1258:	11000304 	addi	r4,r2,12
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	10800117 	ldw	r2,4(r2)
    1264:	1007883a 	mov	r3,r2
    1268:	2005883a 	mov	r2,r4
    126c:	10c00035 	stwio	r3,0(r2)
  }   
}
    1270:	e037883a 	mov	sp,fp
    1274:	df000017 	ldw	fp,0(sp)
    1278:	dec00104 	addi	sp,sp,4
    127c:	f800283a 	ret

00001280 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    1280:	defffd04 	addi	sp,sp,-12
    1284:	df000215 	stw	fp,8(sp)
    1288:	df000204 	addi	fp,sp,8
    128c:	e13ffe15 	stw	r4,-8(fp)
    1290:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    1294:	e0bffe17 	ldw	r2,-8(fp)
    1298:	10c00417 	ldw	r3,16(r2)
    129c:	e0bffe17 	ldw	r2,-8(fp)
    12a0:	10800517 	ldw	r2,20(r2)
    12a4:	18803626 	beq	r3,r2,1380 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    12a8:	e0bffe17 	ldw	r2,-8(fp)
    12ac:	10800617 	ldw	r2,24(r2)
    12b0:	1080008c 	andi	r2,r2,2
    12b4:	1005003a 	cmpeq	r2,r2,zero
    12b8:	1000041e 	bne	r2,zero,12cc <altera_avalon_uart_txirq+0x4c>
    12bc:	e0bfff17 	ldw	r2,-4(fp)
    12c0:	1082000c 	andi	r2,r2,2048
    12c4:	1005003a 	cmpeq	r2,r2,zero
    12c8:	10001e1e 	bne	r2,zero,1344 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    12cc:	e0bffe17 	ldw	r2,-8(fp)
    12d0:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    12d4:	e0bffe17 	ldw	r2,-8(fp)
    12d8:	10800017 	ldw	r2,0(r2)
    12dc:	11000104 	addi	r4,r2,4
    12e0:	e0bffe17 	ldw	r2,-8(fp)
    12e4:	10c00417 	ldw	r3,16(r2)
    12e8:	e0bffe17 	ldw	r2,-8(fp)
    12ec:	1885883a 	add	r2,r3,r2
    12f0:	10801704 	addi	r2,r2,92
    12f4:	10800003 	ldbu	r2,0(r2)
    12f8:	10c03fcc 	andi	r3,r2,255
    12fc:	2005883a 	mov	r2,r4
    1300:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    1304:	e0bffe17 	ldw	r2,-8(fp)
    1308:	10800417 	ldw	r2,16(r2)
    130c:	10c00044 	addi	r3,r2,1
    1310:	e0bffe17 	ldw	r2,-8(fp)
    1314:	10c00415 	stw	r3,16(r2)
    1318:	e0bffe17 	ldw	r2,-8(fp)
    131c:	10800417 	ldw	r2,16(r2)
    1320:	10c00fcc 	andi	r3,r2,63
    1324:	e0bffe17 	ldw	r2,-8(fp)
    1328:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    132c:	e0bffe17 	ldw	r2,-8(fp)
    1330:	10800117 	ldw	r2,4(r2)
    1334:	10c01014 	ori	r3,r2,64
    1338:	e0bffe17 	ldw	r2,-8(fp)
    133c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    1340:	00000f06 	br	1380 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    1344:	e0bffe17 	ldw	r2,-8(fp)
    1348:	10800017 	ldw	r2,0(r2)
    134c:	10800204 	addi	r2,r2,8
    1350:	10800037 	ldwio	r2,0(r2)
    1354:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    1358:	e0bfff17 	ldw	r2,-4(fp)
    135c:	1082000c 	andi	r2,r2,2048
    1360:	1004c03a 	cmpne	r2,r2,zero
    1364:	1000061e 	bne	r2,zero,1380 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    1368:	e0bffe17 	ldw	r2,-8(fp)
    136c:	10c00117 	ldw	r3,4(r2)
    1370:	00bfefc4 	movi	r2,-65
    1374:	1886703a 	and	r3,r3,r2
    1378:	e0bffe17 	ldw	r2,-8(fp)
    137c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    1380:	e0bffe17 	ldw	r2,-8(fp)
    1384:	10c00417 	ldw	r3,16(r2)
    1388:	e0bffe17 	ldw	r2,-8(fp)
    138c:	10800517 	ldw	r2,20(r2)
    1390:	1880061e 	bne	r3,r2,13ac <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1394:	e0bffe17 	ldw	r2,-8(fp)
    1398:	10c00117 	ldw	r3,4(r2)
    139c:	00beefc4 	movi	r2,-1089
    13a0:	1886703a 	and	r3,r3,r2
    13a4:	e0bffe17 	ldw	r2,-8(fp)
    13a8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    13ac:	e0bffe17 	ldw	r2,-8(fp)
    13b0:	10800017 	ldw	r2,0(r2)
    13b4:	11000304 	addi	r4,r2,12
    13b8:	e0bffe17 	ldw	r2,-8(fp)
    13bc:	10800117 	ldw	r2,4(r2)
    13c0:	1007883a 	mov	r3,r2
    13c4:	2005883a 	mov	r2,r4
    13c8:	10c00035 	stwio	r3,0(r2)
}
    13cc:	e037883a 	mov	sp,fp
    13d0:	df000017 	ldw	fp,0(sp)
    13d4:	dec00104 	addi	sp,sp,4
    13d8:	f800283a 	ret

000013dc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    13dc:	defffc04 	addi	sp,sp,-16
    13e0:	df000315 	stw	fp,12(sp)
    13e4:	df000304 	addi	fp,sp,12
    13e8:	e13ffd15 	stw	r4,-12(fp)
    13ec:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    13f0:	00000706 	br	1410 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
    13f4:	e0bffe17 	ldw	r2,-8(fp)
    13f8:	1090000c 	andi	r2,r2,16384
    13fc:	1005003a 	cmpeq	r2,r2,zero
    1400:	1000031e 	bne	r2,zero,1410 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
    1404:	00bffd44 	movi	r2,-11
    1408:	e0bfff15 	stw	r2,-4(fp)
    140c:	00000606 	br	1428 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    1410:	e0bffd17 	ldw	r2,-12(fp)
    1414:	10c00417 	ldw	r3,16(r2)
    1418:	e0bffd17 	ldw	r2,-12(fp)
    141c:	10800517 	ldw	r2,20(r2)
    1420:	18bff41e 	bne	r3,r2,13f4 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    1424:	e03fff15 	stw	zero,-4(fp)
    1428:	e0bfff17 	ldw	r2,-4(fp)
}
    142c:	e037883a 	mov	sp,fp
    1430:	df000017 	ldw	fp,0(sp)
    1434:	dec00104 	addi	sp,sp,4
    1438:	f800283a 	ret

0000143c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    143c:	defff004 	addi	sp,sp,-64
    1440:	dfc00f15 	stw	ra,60(sp)
    1444:	df000e15 	stw	fp,56(sp)
    1448:	df000e04 	addi	fp,sp,56
    144c:	e13ffb15 	stw	r4,-20(fp)
    1450:	e17ffc15 	stw	r5,-16(fp)
    1454:	e1bffd15 	stw	r6,-12(fp)
    1458:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
    145c:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
    1460:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    1464:	e0bffe17 	ldw	r2,-8(fp)
    1468:	1090000c 	andi	r2,r2,16384
    146c:	1005003a 	cmpeq	r2,r2,zero
    1470:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
    1474:	e0bffb17 	ldw	r2,-20(fp)
    1478:	10800217 	ldw	r2,8(r2)
    147c:	10800044 	addi	r2,r2,1
    1480:	10800fcc 	andi	r2,r2,63
    1484:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    1488:	00001906 	br	14f0 <altera_avalon_uart_read+0xb4>
    {
      count++;
    148c:	e0bff617 	ldw	r2,-40(fp)
    1490:	10800044 	addi	r2,r2,1
    1494:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    1498:	e0bffb17 	ldw	r2,-20(fp)
    149c:	10c00217 	ldw	r3,8(r2)
    14a0:	e0bffb17 	ldw	r2,-20(fp)
    14a4:	1885883a 	add	r2,r3,r2
    14a8:	10800704 	addi	r2,r2,28
    14ac:	10800003 	ldbu	r2,0(r2)
    14b0:	1007883a 	mov	r3,r2
    14b4:	e0bffc17 	ldw	r2,-16(fp)
    14b8:	10c00005 	stb	r3,0(r2)
    14bc:	e0bffc17 	ldw	r2,-16(fp)
    14c0:	10800044 	addi	r2,r2,1
    14c4:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
    14c8:	e0bffb17 	ldw	r2,-20(fp)
    14cc:	10800217 	ldw	r2,8(r2)
    14d0:	10c00044 	addi	r3,r2,1
    14d4:	e0bffb17 	ldw	r2,-20(fp)
    14d8:	10c00215 	stw	r3,8(r2)
    14dc:	e0bffb17 	ldw	r2,-20(fp)
    14e0:	10800217 	ldw	r2,8(r2)
    14e4:	10c00fcc 	andi	r3,r2,63
    14e8:	e0bffb17 	ldw	r2,-20(fp)
    14ec:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    14f0:	e0fff617 	ldw	r3,-40(fp)
    14f4:	e0bffd17 	ldw	r2,-12(fp)
    14f8:	1880050e 	bge	r3,r2,1510 <altera_avalon_uart_read+0xd4>
    14fc:	e0bffb17 	ldw	r2,-20(fp)
    1500:	10c00217 	ldw	r3,8(r2)
    1504:	e0bffb17 	ldw	r2,-20(fp)
    1508:	10800317 	ldw	r2,12(r2)
    150c:	18bfdf1e 	bne	r3,r2,148c <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    1510:	e0bff617 	ldw	r2,-40(fp)
    1514:	1004c03a 	cmpne	r2,r2,zero
    1518:	1000271e 	bne	r2,zero,15b8 <altera_avalon_uart_read+0x17c>
    151c:	e0bffb17 	ldw	r2,-20(fp)
    1520:	10c00217 	ldw	r3,8(r2)
    1524:	e0bffb17 	ldw	r2,-20(fp)
    1528:	10800317 	ldw	r2,12(r2)
    152c:	1880221e 	bne	r3,r2,15b8 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
    1530:	e0bff917 	ldw	r2,-28(fp)
    1534:	1004c03a 	cmpne	r2,r2,zero
    1538:	1000061e 	bne	r2,zero,1554 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    153c:	000166c0 	call	166c <alt_get_errno>
    1540:	00c002c4 	movi	r3,11
    1544:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    1548:	00800044 	movi	r2,1
    154c:	e0bff705 	stb	r2,-36(fp)
        break;
    1550:	00001f06 	br	15d0 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1554:	0005303a 	rdctl	r2,status
    1558:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    155c:	e0fff517 	ldw	r3,-44(fp)
    1560:	00bfff84 	movi	r2,-2
    1564:	1884703a 	and	r2,r3,r2
    1568:	1001703a 	wrctl	status,r2
  
  return context;
    156c:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    1570:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1574:	e0bffb17 	ldw	r2,-20(fp)
    1578:	10800117 	ldw	r2,4(r2)
    157c:	10c02014 	ori	r3,r2,128
    1580:	e0bffb17 	ldw	r2,-20(fp)
    1584:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1588:	e0bffb17 	ldw	r2,-20(fp)
    158c:	10800017 	ldw	r2,0(r2)
    1590:	11000304 	addi	r4,r2,12
    1594:	e0bffb17 	ldw	r2,-20(fp)
    1598:	10800117 	ldw	r2,4(r2)
    159c:	1007883a 	mov	r3,r2
    15a0:	2005883a 	mov	r2,r4
    15a4:	10c00035 	stwio	r3,0(r2)
    15a8:	e0bffa17 	ldw	r2,-24(fp)
    15ac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    15b0:	e0bff417 	ldw	r2,-48(fp)
    15b4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    15b8:	e0bff617 	ldw	r2,-40(fp)
    15bc:	1004c03a 	cmpne	r2,r2,zero
    15c0:	1000031e 	bne	r2,zero,15d0 <altera_avalon_uart_read+0x194>
    15c4:	e0bffd17 	ldw	r2,-12(fp)
    15c8:	1004c03a 	cmpne	r2,r2,zero
    15cc:	103fc81e 	bne	r2,zero,14f0 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    15d0:	0005303a 	rdctl	r2,status
    15d4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    15d8:	e0fff317 	ldw	r3,-52(fp)
    15dc:	00bfff84 	movi	r2,-2
    15e0:	1884703a 	and	r2,r3,r2
    15e4:	1001703a 	wrctl	status,r2
  
  return context;
    15e8:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    15ec:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    15f0:	e0bffb17 	ldw	r2,-20(fp)
    15f4:	10800117 	ldw	r2,4(r2)
    15f8:	10c02014 	ori	r3,r2,128
    15fc:	e0bffb17 	ldw	r2,-20(fp)
    1600:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1604:	e0bffb17 	ldw	r2,-20(fp)
    1608:	10800017 	ldw	r2,0(r2)
    160c:	11000304 	addi	r4,r2,12
    1610:	e0bffb17 	ldw	r2,-20(fp)
    1614:	10800117 	ldw	r2,4(r2)
    1618:	1007883a 	mov	r3,r2
    161c:	2005883a 	mov	r2,r4
    1620:	10c00035 	stwio	r3,0(r2)
    1624:	e0bffa17 	ldw	r2,-24(fp)
    1628:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    162c:	e0bff217 	ldw	r2,-56(fp)
    1630:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    1634:	e0bff703 	ldbu	r2,-36(fp)
    1638:	1005003a 	cmpeq	r2,r2,zero
    163c:	1000031e 	bne	r2,zero,164c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
    1640:	00bffd04 	movi	r2,-12
    1644:	e0bfff15 	stw	r2,-4(fp)
    1648:	00000206 	br	1654 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
    164c:	e0bff617 	ldw	r2,-40(fp)
    1650:	e0bfff15 	stw	r2,-4(fp)
    1654:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    1658:	e037883a 	mov	sp,fp
    165c:	dfc00117 	ldw	ra,4(sp)
    1660:	df000017 	ldw	fp,0(sp)
    1664:	dec00204 	addi	sp,sp,8
    1668:	f800283a 	ret

0000166c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    166c:	defffd04 	addi	sp,sp,-12
    1670:	dfc00215 	stw	ra,8(sp)
    1674:	df000115 	stw	fp,4(sp)
    1678:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    167c:	00800034 	movhi	r2,0
    1680:	108f3b04 	addi	r2,r2,15596
    1684:	10800017 	ldw	r2,0(r2)
    1688:	1005003a 	cmpeq	r2,r2,zero
    168c:	1000061e 	bne	r2,zero,16a8 <alt_get_errno+0x3c>
    1690:	00800034 	movhi	r2,0
    1694:	108f3b04 	addi	r2,r2,15596
    1698:	10800017 	ldw	r2,0(r2)
    169c:	103ee83a 	callr	r2
    16a0:	e0bfff15 	stw	r2,-4(fp)
    16a4:	00000306 	br	16b4 <alt_get_errno+0x48>
    16a8:	00800034 	movhi	r2,0
    16ac:	10911e04 	addi	r2,r2,17528
    16b0:	e0bfff15 	stw	r2,-4(fp)
    16b4:	e0bfff17 	ldw	r2,-4(fp)
}
    16b8:	e037883a 	mov	sp,fp
    16bc:	dfc00117 	ldw	ra,4(sp)
    16c0:	df000017 	ldw	fp,0(sp)
    16c4:	dec00204 	addi	sp,sp,8
    16c8:	f800283a 	ret

000016cc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    16cc:	defff204 	addi	sp,sp,-56
    16d0:	dfc00d15 	stw	ra,52(sp)
    16d4:	df000c15 	stw	fp,48(sp)
    16d8:	df000c04 	addi	fp,sp,48
    16dc:	e13ffc15 	stw	r4,-16(fp)
    16e0:	e17ffd15 	stw	r5,-12(fp)
    16e4:	e1bffe15 	stw	r6,-8(fp)
    16e8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    16ec:	e0bffe17 	ldw	r2,-8(fp)
    16f0:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    16f4:	e0bfff17 	ldw	r2,-4(fp)
    16f8:	1090000c 	andi	r2,r2,16384
    16fc:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    1700:	00004006 	br	1804 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    1704:	e0bffc17 	ldw	r2,-16(fp)
    1708:	10800517 	ldw	r2,20(r2)
    170c:	10800044 	addi	r2,r2,1
    1710:	10800fcc 	andi	r2,r2,63
    1714:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    1718:	e0bffc17 	ldw	r2,-16(fp)
    171c:	10c00417 	ldw	r3,16(r2)
    1720:	e0bff917 	ldw	r2,-28(fp)
    1724:	1880251e 	bne	r3,r2,17bc <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
    1728:	e0bffa17 	ldw	r2,-24(fp)
    172c:	1005003a 	cmpeq	r2,r2,zero
    1730:	1000051e 	bne	r2,zero,1748 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    1734:	00018940 	call	1894 <alt_get_errno>
    1738:	1007883a 	mov	r3,r2
    173c:	008002c4 	movi	r2,11
    1740:	18800015 	stw	r2,0(r3)
        break;
    1744:	00003206 	br	1810 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1748:	0005303a 	rdctl	r2,status
    174c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1750:	e0fff717 	ldw	r3,-36(fp)
    1754:	00bfff84 	movi	r2,-2
    1758:	1884703a 	and	r2,r3,r2
    175c:	1001703a 	wrctl	status,r2
  
  return context;
    1760:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    1764:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1768:	e0bffc17 	ldw	r2,-16(fp)
    176c:	10800117 	ldw	r2,4(r2)
    1770:	10c11014 	ori	r3,r2,1088
    1774:	e0bffc17 	ldw	r2,-16(fp)
    1778:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    177c:	e0bffc17 	ldw	r2,-16(fp)
    1780:	10800017 	ldw	r2,0(r2)
    1784:	11000304 	addi	r4,r2,12
    1788:	e0bffc17 	ldw	r2,-16(fp)
    178c:	10800117 	ldw	r2,4(r2)
    1790:	1007883a 	mov	r3,r2
    1794:	2005883a 	mov	r2,r4
    1798:	10c00035 	stwio	r3,0(r2)
    179c:	e0bffb17 	ldw	r2,-20(fp)
    17a0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    17a4:	e0bff617 	ldw	r2,-40(fp)
    17a8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    17ac:	e0bffc17 	ldw	r2,-16(fp)
    17b0:	10c00417 	ldw	r3,16(r2)
    17b4:	e0bff917 	ldw	r2,-28(fp)
    17b8:	18bffc26 	beq	r3,r2,17ac <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
    17bc:	e0bff817 	ldw	r2,-32(fp)
    17c0:	10bfffc4 	addi	r2,r2,-1
    17c4:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    17c8:	e0bffc17 	ldw	r2,-16(fp)
    17cc:	10c00517 	ldw	r3,20(r2)
    17d0:	e0bffd17 	ldw	r2,-12(fp)
    17d4:	10800003 	ldbu	r2,0(r2)
    17d8:	1009883a 	mov	r4,r2
    17dc:	e0bffc17 	ldw	r2,-16(fp)
    17e0:	1885883a 	add	r2,r3,r2
    17e4:	10801704 	addi	r2,r2,92
    17e8:	11000005 	stb	r4,0(r2)
    17ec:	e0bffd17 	ldw	r2,-12(fp)
    17f0:	10800044 	addi	r2,r2,1
    17f4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    17f8:	e0fffc17 	ldw	r3,-16(fp)
    17fc:	e0bff917 	ldw	r2,-28(fp)
    1800:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    1804:	e0bff817 	ldw	r2,-32(fp)
    1808:	1004c03a 	cmpne	r2,r2,zero
    180c:	103fbd1e 	bne	r2,zero,1704 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1810:	0005303a 	rdctl	r2,status
    1814:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1818:	e0fff517 	ldw	r3,-44(fp)
    181c:	00bfff84 	movi	r2,-2
    1820:	1884703a 	and	r2,r3,r2
    1824:	1001703a 	wrctl	status,r2
  
  return context;
    1828:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    182c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1830:	e0bffc17 	ldw	r2,-16(fp)
    1834:	10800117 	ldw	r2,4(r2)
    1838:	10c11014 	ori	r3,r2,1088
    183c:	e0bffc17 	ldw	r2,-16(fp)
    1840:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1844:	e0bffc17 	ldw	r2,-16(fp)
    1848:	10800017 	ldw	r2,0(r2)
    184c:	11000304 	addi	r4,r2,12
    1850:	e0bffc17 	ldw	r2,-16(fp)
    1854:	10800117 	ldw	r2,4(r2)
    1858:	1007883a 	mov	r3,r2
    185c:	2005883a 	mov	r2,r4
    1860:	10c00035 	stwio	r3,0(r2)
    1864:	e0bffb17 	ldw	r2,-20(fp)
    1868:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    186c:	e0bff417 	ldw	r2,-48(fp)
    1870:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    1874:	e0fffe17 	ldw	r3,-8(fp)
    1878:	e0bff817 	ldw	r2,-32(fp)
    187c:	1885c83a 	sub	r2,r3,r2
}
    1880:	e037883a 	mov	sp,fp
    1884:	dfc00117 	ldw	ra,4(sp)
    1888:	df000017 	ldw	fp,0(sp)
    188c:	dec00204 	addi	sp,sp,8
    1890:	f800283a 	ret

00001894 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1894:	defffd04 	addi	sp,sp,-12
    1898:	dfc00215 	stw	ra,8(sp)
    189c:	df000115 	stw	fp,4(sp)
    18a0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    18a4:	00800034 	movhi	r2,0
    18a8:	108f3b04 	addi	r2,r2,15596
    18ac:	10800017 	ldw	r2,0(r2)
    18b0:	1005003a 	cmpeq	r2,r2,zero
    18b4:	1000061e 	bne	r2,zero,18d0 <alt_get_errno+0x3c>
    18b8:	00800034 	movhi	r2,0
    18bc:	108f3b04 	addi	r2,r2,15596
    18c0:	10800017 	ldw	r2,0(r2)
    18c4:	103ee83a 	callr	r2
    18c8:	e0bfff15 	stw	r2,-4(fp)
    18cc:	00000306 	br	18dc <alt_get_errno+0x48>
    18d0:	00800034 	movhi	r2,0
    18d4:	10911e04 	addi	r2,r2,17528
    18d8:	e0bfff15 	stw	r2,-4(fp)
    18dc:	e0bfff17 	ldw	r2,-4(fp)
}
    18e0:	e037883a 	mov	sp,fp
    18e4:	dfc00117 	ldw	ra,4(sp)
    18e8:	df000017 	ldw	fp,0(sp)
    18ec:	dec00204 	addi	sp,sp,8
    18f0:	f800283a 	ret

000018f4 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
    18f4:	defff904 	addi	sp,sp,-28
    18f8:	dfc00615 	stw	ra,24(sp)
    18fc:	df000515 	stw	fp,20(sp)
    1900:	df000504 	addi	fp,sp,20
    1904:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
    1908:	00800144 	movi	r2,5
    190c:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
    1910:	00800044 	movi	r2,1
    1914:	d8800015 	stw	r2,0(sp)
    1918:	e0bffe44 	addi	r2,fp,-7
    191c:	d8800115 	stw	r2,4(sp)
    1920:	d8000215 	stw	zero,8(sp)
    1924:	e13fff17 	ldw	r4,-4(fp)
    1928:	000b883a 	mov	r5,zero
    192c:	01800044 	movi	r6,1
    1930:	e1fffe04 	addi	r7,fp,-8
    1934:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
    1938:	e0bffe43 	ldbu	r2,-7(fp)
    193c:	10803fcc 	andi	r2,r2,255
}
    1940:	e037883a 	mov	sp,fp
    1944:	dfc00117 	ldw	ra,4(sp)
    1948:	df000017 	ldw	fp,0(sp)
    194c:	dec00204 	addi	sp,sp,8
    1950:	f800283a 	ret

00001954 <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
    1954:	defff504 	addi	sp,sp,-44
    1958:	dfc00a15 	stw	ra,40(sp)
    195c:	df000915 	stw	fp,36(sp)
    1960:	df000904 	addi	fp,sp,36
    1964:	e13ffd15 	stw	r4,-12(fp)
    1968:	e17ffe15 	stw	r5,-8(fp)
    196c:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
    1970:	e0bfff17 	ldw	r2,-4(fp)
    1974:	1005003a 	cmpeq	r2,r2,zero
    1978:	1000121e 	bne	r2,zero,19c4 <epcs_sector_erase+0x70>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
    197c:	00bff604 	movi	r2,-40
    1980:	e0bffb05 	stb	r2,-20(fp)
      se[1] = (offset >> 24) & 0xFF;
    1984:	e0bffe17 	ldw	r2,-8(fp)
    1988:	1004d63a 	srli	r2,r2,24
    198c:	e0bffb45 	stb	r2,-19(fp)
      se[2] = (offset >> 16) & 0xFF;
    1990:	e0bffe17 	ldw	r2,-8(fp)
    1994:	1004d43a 	srli	r2,r2,16
    1998:	e0bffb85 	stb	r2,-18(fp)
      se[3] = (offset >> 8) & 0xFF;
    199c:	e0bffe17 	ldw	r2,-8(fp)
    19a0:	1004d23a 	srli	r2,r2,8
    19a4:	e0bffbc5 	stb	r2,-17(fp)
      se[4] = offset & 0xFF;
    19a8:	e0bffe17 	ldw	r2,-8(fp)
    19ac:	e0bffc05 	stb	r2,-16(fp)
      len   = 5;
    19b0:	00800144 	movi	r2,5
    19b4:	e0bffa05 	stb	r2,-24(fp)
      epcs_enter_4_bytes_mode(base);
    19b8:	e13ffd17 	ldw	r4,-12(fp)
    19bc:	0001f180 	call	1f18 <epcs_enter_4_bytes_mode>
    19c0:	00000c06 	br	19f4 <epcs_sector_erase+0xa0>
  }
  else
  {
      se[0] = epcs_se;
    19c4:	00bff604 	movi	r2,-40
    19c8:	e0bffb05 	stb	r2,-20(fp)
      se[1] = (offset >> 16) & 0xFF;
    19cc:	e0bffe17 	ldw	r2,-8(fp)
    19d0:	1004d43a 	srli	r2,r2,16
    19d4:	e0bffb45 	stb	r2,-19(fp)
      se[2] = (offset >> 8) & 0xFF;
    19d8:	e0bffe17 	ldw	r2,-8(fp)
    19dc:	1004d23a 	srli	r2,r2,8
    19e0:	e0bffb85 	stb	r2,-18(fp)
      se[3] = offset & 0xFF;
    19e4:	e0bffe17 	ldw	r2,-8(fp)
    19e8:	e0bffbc5 	stb	r2,-17(fp)
      len   = 4;
    19ec:	00800104 	movi	r2,4
    19f0:	e0bffa05 	stb	r2,-24(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
    19f4:	e13ffd17 	ldw	r4,-12(fp)
    19f8:	0001c080 	call	1c08 <epcs_write_enable>

  alt_avalon_spi_command(
    19fc:	e1bffa03 	ldbu	r6,-24(fp)
    1a00:	e1fffb04 	addi	r7,fp,-20
    1a04:	d8000015 	stw	zero,0(sp)
    1a08:	d8000115 	stw	zero,4(sp)
    1a0c:	d8000215 	stw	zero,8(sp)
    1a10:	e13ffd17 	ldw	r4,-12(fp)
    1a14:	000b883a 	mov	r5,zero
    1a18:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
    1a1c:	e13ffd17 	ldw	r4,-12(fp)
    1a20:	0001a4c0 	call	1a4c <epcs_await_wip_released>

  if(four_bytes_mode)
    1a24:	e0bfff17 	ldw	r2,-4(fp)
    1a28:	1005003a 	cmpeq	r2,r2,zero
    1a2c:	1000021e 	bne	r2,zero,1a38 <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
    1a30:	e13ffd17 	ldw	r4,-12(fp)
    1a34:	0001f700 	call	1f70 <epcs_exit_4_bytes_mode>
  }
}
    1a38:	e037883a 	mov	sp,fp
    1a3c:	dfc00117 	ldw	ra,4(sp)
    1a40:	df000017 	ldw	fp,0(sp)
    1a44:	dec00204 	addi	sp,sp,8
    1a48:	f800283a 	ret

00001a4c <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
    1a4c:	defffd04 	addi	sp,sp,-12
    1a50:	dfc00215 	stw	ra,8(sp)
    1a54:	df000115 	stw	fp,4(sp)
    1a58:	df000104 	addi	fp,sp,4
    1a5c:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
    1a60:	e13fff17 	ldw	r4,-4(fp)
    1a64:	0001a840 	call	1a84 <epcs_test_wip>
    1a68:	1004c03a 	cmpne	r2,r2,zero
    1a6c:	103ffc1e 	bne	r2,zero,1a60 <epcs_await_wip_released+0x14>
  {
  }
}
    1a70:	e037883a 	mov	sp,fp
    1a74:	dfc00117 	ldw	ra,4(sp)
    1a78:	df000017 	ldw	fp,0(sp)
    1a7c:	dec00204 	addi	sp,sp,8
    1a80:	f800283a 	ret

00001a84 <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
    1a84:	defffd04 	addi	sp,sp,-12
    1a88:	dfc00215 	stw	ra,8(sp)
    1a8c:	df000115 	stw	fp,4(sp)
    1a90:	df000104 	addi	fp,sp,4
    1a94:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
    1a98:	e13fff17 	ldw	r4,-4(fp)
    1a9c:	00018f40 	call	18f4 <epcs_read_status_register>
    1aa0:	10803fcc 	andi	r2,r2,255
    1aa4:	1080004c 	andi	r2,r2,1
}
    1aa8:	e037883a 	mov	sp,fp
    1aac:	dfc00117 	ldw	ra,4(sp)
    1ab0:	df000017 	ldw	fp,0(sp)
    1ab4:	dec00204 	addi	sp,sp,8
    1ab8:	f800283a 	ret

00001abc <epcs_read_buffer>:
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
    1abc:	defff404 	addi	sp,sp,-48
    1ac0:	dfc00b15 	stw	ra,44(sp)
    1ac4:	df000a15 	stw	fp,40(sp)
    1ac8:	df000a04 	addi	fp,sp,40
    1acc:	e13ffc15 	stw	r4,-16(fp)
    1ad0:	e17ffd15 	stw	r5,-12(fp)
    1ad4:	e1bffe15 	stw	r6,-8(fp)
    1ad8:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
    1adc:	008000c4 	movi	r2,3
    1ae0:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
    1ae4:	e0800217 	ldw	r2,8(fp)
    1ae8:	1005003a 	cmpeq	r2,r2,zero
    1aec:	10001c1e 	bne	r2,zero,1b60 <epcs_read_buffer+0xa4>
  {
        read_command[1] = (offset >> 24) & 0xFF;
    1af0:	e0bffd17 	ldw	r2,-12(fp)
    1af4:	1005d63a 	srai	r2,r2,24
    1af8:	1007883a 	mov	r3,r2
    1afc:	00bfffc4 	movi	r2,-1
    1b00:	1884703a 	and	r2,r3,r2
    1b04:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	1005d43a 	srai	r2,r2,16
    1b10:	1007883a 	mov	r3,r2
    1b14:	00bfffc4 	movi	r2,-1
    1b18:	1884703a 	and	r2,r3,r2
    1b1c:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	1005d23a 	srai	r2,r2,8
    1b28:	1007883a 	mov	r3,r2
    1b2c:	00bfffc4 	movi	r2,-1
    1b30:	1884703a 	and	r2,r3,r2
    1b34:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
    1b38:	e0bffd17 	ldw	r2,-12(fp)
    1b3c:	1007883a 	mov	r3,r2
    1b40:	00bfffc4 	movi	r2,-1
    1b44:	1884703a 	and	r2,r3,r2
    1b48:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
    1b4c:	00800144 	movi	r2,5
    1b50:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
    1b54:	e13ffc17 	ldw	r4,-16(fp)
    1b58:	0001f180 	call	1f18 <epcs_enter_4_bytes_mode>
    1b5c:	00001306 	br	1bac <epcs_read_buffer+0xf0>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
    1b60:	e0bffd17 	ldw	r2,-12(fp)
    1b64:	1005d43a 	srai	r2,r2,16
    1b68:	1007883a 	mov	r3,r2
    1b6c:	00bfffc4 	movi	r2,-1
    1b70:	1884703a 	and	r2,r3,r2
    1b74:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
    1b78:	e0bffd17 	ldw	r2,-12(fp)
    1b7c:	1005d23a 	srai	r2,r2,8
    1b80:	1007883a 	mov	r3,r2
    1b84:	00bfffc4 	movi	r2,-1
    1b88:	1884703a 	and	r2,r3,r2
    1b8c:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
    1b90:	e0bffd17 	ldw	r2,-12(fp)
    1b94:	1007883a 	mov	r3,r2
    1b98:	00bfffc4 	movi	r2,-1
    1b9c:	1884703a 	and	r2,r3,r2
    1ba0:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
    1ba4:	00800104 	movi	r2,4
    1ba8:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
    1bac:	e13ffc17 	ldw	r4,-16(fp)
    1bb0:	0001a4c0 	call	1a4c <epcs_await_wip_released>

  alt_avalon_spi_command(
    1bb4:	e0bfff17 	ldw	r2,-4(fp)
    1bb8:	e1fffa04 	addi	r7,fp,-24
    1bbc:	d8800015 	stw	r2,0(sp)
    1bc0:	e0bffe17 	ldw	r2,-8(fp)
    1bc4:	d8800115 	stw	r2,4(sp)
    1bc8:	d8000215 	stw	zero,8(sp)
    1bcc:	e13ffc17 	ldw	r4,-16(fp)
    1bd0:	000b883a 	mov	r5,zero
    1bd4:	e1bff917 	ldw	r6,-28(fp)
    1bd8:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
    1bdc:	e0800217 	ldw	r2,8(fp)
    1be0:	1005003a 	cmpeq	r2,r2,zero
    1be4:	1000021e 	bne	r2,zero,1bf0 <epcs_read_buffer+0x134>
  {
    epcs_exit_4_bytes_mode(base);
    1be8:	e13ffc17 	ldw	r4,-16(fp)
    1bec:	0001f700 	call	1f70 <epcs_exit_4_bytes_mode>
  }

  return length;
    1bf0:	e0bfff17 	ldw	r2,-4(fp)
}
    1bf4:	e037883a 	mov	sp,fp
    1bf8:	dfc00117 	ldw	ra,4(sp)
    1bfc:	df000017 	ldw	fp,0(sp)
    1c00:	dec00204 	addi	sp,sp,8
    1c04:	f800283a 	ret

00001c08 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
    1c08:	defff904 	addi	sp,sp,-28
    1c0c:	dfc00615 	stw	ra,24(sp)
    1c10:	df000515 	stw	fp,20(sp)
    1c14:	df000504 	addi	fp,sp,20
    1c18:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
    1c1c:	00800184 	movi	r2,6
    1c20:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
    1c24:	d8000015 	stw	zero,0(sp)
    1c28:	d8000115 	stw	zero,4(sp)
    1c2c:	d8000215 	stw	zero,8(sp)
    1c30:	e13fff17 	ldw	r4,-4(fp)
    1c34:	000b883a 	mov	r5,zero
    1c38:	01800044 	movi	r6,1
    1c3c:	e1fffe04 	addi	r7,fp,-8
    1c40:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
    1c44:	e037883a 	mov	sp,fp
    1c48:	dfc00117 	ldw	ra,4(sp)
    1c4c:	df000017 	ldw	fp,0(sp)
    1c50:	dec00204 	addi	sp,sp,8
    1c54:	f800283a 	ret

00001c58 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
    1c58:	defff804 	addi	sp,sp,-32
    1c5c:	dfc00715 	stw	ra,28(sp)
    1c60:	df000615 	stw	fp,24(sp)
    1c64:	df000604 	addi	fp,sp,24
    1c68:	e13ffe15 	stw	r4,-8(fp)
    1c6c:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
    1c70:	00800044 	movi	r2,1
    1c74:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
    1c78:	e0bfff03 	ldbu	r2,-4(fp)
    1c7c:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
    1c80:	d8000015 	stw	zero,0(sp)
    1c84:	d8000115 	stw	zero,4(sp)
    1c88:	d8000215 	stw	zero,8(sp)
    1c8c:	e13ffe17 	ldw	r4,-8(fp)
    1c90:	000b883a 	mov	r5,zero
    1c94:	01800084 	movi	r6,2
    1c98:	e1fffd04 	addi	r7,fp,-12
    1c9c:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
    1ca0:	e13ffe17 	ldw	r4,-8(fp)
    1ca4:	0001a4c0 	call	1a4c <epcs_await_wip_released>
}
    1ca8:	e037883a 	mov	sp,fp
    1cac:	dfc00117 	ldw	ra,4(sp)
    1cb0:	df000017 	ldw	fp,0(sp)
    1cb4:	dec00204 	addi	sp,sp,8
    1cb8:	f800283a 	ret

00001cbc <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
    1cbc:	defff404 	addi	sp,sp,-48
    1cc0:	dfc00b15 	stw	ra,44(sp)
    1cc4:	df000a15 	stw	fp,40(sp)
    1cc8:	df000a04 	addi	fp,sp,40
    1ccc:	e13ffc15 	stw	r4,-16(fp)
    1cd0:	e17ffd15 	stw	r5,-12(fp)
    1cd4:	e1bffe15 	stw	r6,-8(fp)
    1cd8:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
    1cdc:	00800084 	movi	r2,2
    1ce0:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
    1ce4:	e0800217 	ldw	r2,8(fp)
    1ce8:	1005003a 	cmpeq	r2,r2,zero
    1cec:	10001c1e 	bne	r2,zero,1d60 <epcs_write_buffer+0xa4>
  {
      pp[1] = (offset >> 24) & 0xFF;
    1cf0:	e0bffd17 	ldw	r2,-12(fp)
    1cf4:	1005d63a 	srai	r2,r2,24
    1cf8:	1007883a 	mov	r3,r2
    1cfc:	00bfffc4 	movi	r2,-1
    1d00:	1884703a 	and	r2,r3,r2
    1d04:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
    1d08:	e0bffd17 	ldw	r2,-12(fp)
    1d0c:	1005d43a 	srai	r2,r2,16
    1d10:	1007883a 	mov	r3,r2
    1d14:	00bfffc4 	movi	r2,-1
    1d18:	1884703a 	and	r2,r3,r2
    1d1c:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
    1d20:	e0bffd17 	ldw	r2,-12(fp)
    1d24:	1005d23a 	srai	r2,r2,8
    1d28:	1007883a 	mov	r3,r2
    1d2c:	00bfffc4 	movi	r2,-1
    1d30:	1884703a 	and	r2,r3,r2
    1d34:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
    1d38:	e0bffd17 	ldw	r2,-12(fp)
    1d3c:	1007883a 	mov	r3,r2
    1d40:	00bfffc4 	movi	r2,-1
    1d44:	1884703a 	and	r2,r3,r2
    1d48:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
    1d4c:	00800144 	movi	r2,5
    1d50:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
    1d54:	e13ffc17 	ldw	r4,-16(fp)
    1d58:	0001f180 	call	1f18 <epcs_enter_4_bytes_mode>
    1d5c:	00001306 	br	1dac <epcs_write_buffer+0xf0>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
    1d60:	e0bffd17 	ldw	r2,-12(fp)
    1d64:	1005d43a 	srai	r2,r2,16
    1d68:	1007883a 	mov	r3,r2
    1d6c:	00bfffc4 	movi	r2,-1
    1d70:	1884703a 	and	r2,r3,r2
    1d74:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
    1d78:	e0bffd17 	ldw	r2,-12(fp)
    1d7c:	1005d23a 	srai	r2,r2,8
    1d80:	1007883a 	mov	r3,r2
    1d84:	00bfffc4 	movi	r2,-1
    1d88:	1884703a 	and	r2,r3,r2
    1d8c:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	1007883a 	mov	r3,r2
    1d98:	00bfffc4 	movi	r2,-1
    1d9c:	1884703a 	and	r2,r3,r2
    1da0:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
    1da4:	00800104 	movi	r2,4
    1da8:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
    1dac:	e13ffc17 	ldw	r4,-16(fp)
    1db0:	0001c080 	call	1c08 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
    1db4:	e1fffa04 	addi	r7,fp,-24
    1db8:	d8000015 	stw	zero,0(sp)
    1dbc:	d8000115 	stw	zero,4(sp)
    1dc0:	00800044 	movi	r2,1
    1dc4:	d8800215 	stw	r2,8(sp)
    1dc8:	e13ffc17 	ldw	r4,-16(fp)
    1dcc:	000b883a 	mov	r5,zero
    1dd0:	e1bff917 	ldw	r6,-28(fp)
    1dd4:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
    1dd8:	e1bfff17 	ldw	r6,-4(fp)
    1ddc:	d8000015 	stw	zero,0(sp)
    1de0:	d8000115 	stw	zero,4(sp)
    1de4:	d8000215 	stw	zero,8(sp)
    1de8:	e13ffc17 	ldw	r4,-16(fp)
    1dec:	000b883a 	mov	r5,zero
    1df0:	e1fffe17 	ldw	r7,-8(fp)
    1df4:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
    1df8:	e13ffc17 	ldw	r4,-16(fp)
    1dfc:	0001a4c0 	call	1a4c <epcs_await_wip_released>

  if(four_bytes_mode)
    1e00:	e0800217 	ldw	r2,8(fp)
    1e04:	1005003a 	cmpeq	r2,r2,zero
    1e08:	1000021e 	bne	r2,zero,1e14 <epcs_write_buffer+0x158>
  {
    epcs_exit_4_bytes_mode(base);
    1e0c:	e13ffc17 	ldw	r4,-16(fp)
    1e10:	0001f700 	call	1f70 <epcs_exit_4_bytes_mode>
  }

  return length;
    1e14:	e0bfff17 	ldw	r2,-4(fp)
}
    1e18:	e037883a 	mov	sp,fp
    1e1c:	dfc00117 	ldw	ra,4(sp)
    1e20:	df000017 	ldw	fp,0(sp)
    1e24:	dec00204 	addi	sp,sp,8
    1e28:	f800283a 	ret

00001e2c <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
    1e2c:	defff804 	addi	sp,sp,-32
    1e30:	dfc00715 	stw	ra,28(sp)
    1e34:	df000615 	stw	fp,24(sp)
    1e38:	df000604 	addi	fp,sp,24
    1e3c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
    1e40:	00bfeac4 	movi	r2,-85
    1e44:	e0bffd05 	stb	r2,-12(fp)
    1e48:	e03ffd45 	stb	zero,-11(fp)
    1e4c:	e03ffd85 	stb	zero,-10(fp)
    1e50:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
    1e54:	00800044 	movi	r2,1
    1e58:	d8800015 	stw	r2,0(sp)
    1e5c:	e0bffe04 	addi	r2,fp,-8
    1e60:	d8800115 	stw	r2,4(sp)
    1e64:	d8000215 	stw	zero,8(sp)
    1e68:	e13fff17 	ldw	r4,-4(fp)
    1e6c:	000b883a 	mov	r5,zero
    1e70:	01800104 	movi	r6,4
    1e74:	e1fffd04 	addi	r7,fp,-12
    1e78:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
    1e7c:	e0bffe03 	ldbu	r2,-8(fp)
    1e80:	10803fcc 	andi	r2,r2,255
}
    1e84:	e037883a 	mov	sp,fp
    1e88:	dfc00117 	ldw	ra,4(sp)
    1e8c:	df000017 	ldw	fp,0(sp)
    1e90:	dec00204 	addi	sp,sp,8
    1e94:	f800283a 	ret

00001e98 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
    1e98:	defff804 	addi	sp,sp,-32
    1e9c:	dfc00715 	stw	ra,28(sp)
    1ea0:	df000615 	stw	fp,24(sp)
    1ea4:	df000604 	addi	fp,sp,24
    1ea8:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
    1eac:	00bfe7c4 	movi	r2,-97
    1eb0:	e0bffd05 	stb	r2,-12(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
    1eb4:	008000c4 	movi	r2,3
    1eb8:	d8800015 	stw	r2,0(sp)
    1ebc:	e0bffe04 	addi	r2,fp,-8
    1ec0:	d8800115 	stw	r2,4(sp)
    1ec4:	d8000215 	stw	zero,8(sp)
    1ec8:	e13fff17 	ldw	r4,-4(fp)
    1ecc:	000b883a 	mov	r5,zero
    1ed0:	01800044 	movi	r6,1
    1ed4:	e1fffd04 	addi	r7,fp,-12
    1ed8:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
    1edc:	e0bffe03 	ldbu	r2,-8(fp)
    1ee0:	10803fcc 	andi	r2,r2,255
    1ee4:	1006943a 	slli	r3,r2,16
    1ee8:	e0bffe43 	ldbu	r2,-7(fp)
    1eec:	10803fcc 	andi	r2,r2,255
    1ef0:	1004923a 	slli	r2,r2,8
    1ef4:	1886b03a 	or	r3,r3,r2
    1ef8:	e0bffe83 	ldbu	r2,-6(fp)
    1efc:	10803fcc 	andi	r2,r2,255
    1f00:	1884b03a 	or	r2,r3,r2
}
    1f04:	e037883a 	mov	sp,fp
    1f08:	dfc00117 	ldw	ra,4(sp)
    1f0c:	df000017 	ldw	fp,0(sp)
    1f10:	dec00204 	addi	sp,sp,8
    1f14:	f800283a 	ret

00001f18 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
    1f18:	defff904 	addi	sp,sp,-28
    1f1c:	dfc00615 	stw	ra,24(sp)
    1f20:	df000515 	stw	fp,20(sp)
    1f24:	df000504 	addi	fp,sp,20
    1f28:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
    1f2c:	00bfedc4 	movi	r2,-73
    1f30:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
    1f34:	e13fff17 	ldw	r4,-4(fp)
    1f38:	0001c080 	call	1c08 <epcs_write_enable>

  alt_avalon_spi_command(
    1f3c:	d8000015 	stw	zero,0(sp)
    1f40:	d8000115 	stw	zero,4(sp)
    1f44:	d8000215 	stw	zero,8(sp)
    1f48:	e13fff17 	ldw	r4,-4(fp)
    1f4c:	000b883a 	mov	r5,zero
    1f50:	01800044 	movi	r6,1
    1f54:	e1fffe04 	addi	r7,fp,-8
    1f58:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
    1f5c:	e037883a 	mov	sp,fp
    1f60:	dfc00117 	ldw	ra,4(sp)
    1f64:	df000017 	ldw	fp,0(sp)
    1f68:	dec00204 	addi	sp,sp,8
    1f6c:	f800283a 	ret

00001f70 <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
    1f70:	defff904 	addi	sp,sp,-28
    1f74:	dfc00615 	stw	ra,24(sp)
    1f78:	df000515 	stw	fp,20(sp)
    1f7c:	df000504 	addi	fp,sp,20
    1f80:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
    1f84:	00bffa44 	movi	r2,-23
    1f88:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
    1f8c:	e13fff17 	ldw	r4,-4(fp)
    1f90:	0001c080 	call	1c08 <epcs_write_enable>

  alt_avalon_spi_command(
    1f94:	d8000015 	stw	zero,0(sp)
    1f98:	d8000115 	stw	zero,4(sp)
    1f9c:	d8000215 	stw	zero,8(sp)
    1fa0:	e13fff17 	ldw	r4,-4(fp)
    1fa4:	000b883a 	mov	r5,zero
    1fa8:	01800044 	movi	r6,1
    1fac:	e1fffe04 	addi	r7,fp,-8
    1fb0:	0002bbc0 	call	2bbc <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
    1fb4:	e037883a 	mov	sp,fp
    1fb8:	dfc00117 	ldw	ra,4(sp)
    1fbc:	df000017 	ldw	fp,0(sp)
    1fc0:	dec00204 	addi	sp,sp,8
    1fc4:	f800283a 	ret

00001fc8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    1fc8:	defff804 	addi	sp,sp,-32
    1fcc:	dfc00715 	stw	ra,28(sp)
    1fd0:	df000615 	stw	fp,24(sp)
    1fd4:	df000604 	addi	fp,sp,24
    1fd8:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    1fdc:	e0bffc17 	ldw	r2,-16(fp)
    1fe0:	1004803a 	cmplt	r2,r2,zero
    1fe4:	1000081e 	bne	r2,zero,2008 <close+0x40>
    1fe8:	e0bffc17 	ldw	r2,-16(fp)
    1fec:	10800324 	muli	r2,r2,12
    1ff0:	1007883a 	mov	r3,r2
    1ff4:	00800034 	movhi	r2,0
    1ff8:	108dd604 	addi	r2,r2,14168
    1ffc:	1887883a 	add	r3,r3,r2
    2000:	e0ffff15 	stw	r3,-4(fp)
    2004:	00000106 	br	200c <close+0x44>
    2008:	e03fff15 	stw	zero,-4(fp)
    200c:	e0bfff17 	ldw	r2,-4(fp)
    2010:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    2014:	e0bffb17 	ldw	r2,-20(fp)
    2018:	1005003a 	cmpeq	r2,r2,zero
    201c:	10001d1e 	bne	r2,zero,2094 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    2020:	e0bffb17 	ldw	r2,-20(fp)
    2024:	10800017 	ldw	r2,0(r2)
    2028:	10800417 	ldw	r2,16(r2)
    202c:	1005003a 	cmpeq	r2,r2,zero
    2030:	1000071e 	bne	r2,zero,2050 <close+0x88>
    2034:	e0bffb17 	ldw	r2,-20(fp)
    2038:	10800017 	ldw	r2,0(r2)
    203c:	10800417 	ldw	r2,16(r2)
    2040:	e13ffb17 	ldw	r4,-20(fp)
    2044:	103ee83a 	callr	r2
    2048:	e0bffe15 	stw	r2,-8(fp)
    204c:	00000106 	br	2054 <close+0x8c>
    2050:	e03ffe15 	stw	zero,-8(fp)
    2054:	e0bffe17 	ldw	r2,-8(fp)
    2058:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    205c:	e13ffc17 	ldw	r4,-16(fp)
    2060:	0002b3c0 	call	2b3c <alt_release_fd>
    if (rval < 0)
    2064:	e0bffa17 	ldw	r2,-24(fp)
    2068:	1004403a 	cmpge	r2,r2,zero
    206c:	1000071e 	bne	r2,zero,208c <close+0xc4>
    {
      ALT_ERRNO = -rval;
    2070:	00020c40 	call	20c4 <alt_get_errno>
    2074:	e0fffa17 	ldw	r3,-24(fp)
    2078:	00c7c83a 	sub	r3,zero,r3
    207c:	10c00015 	stw	r3,0(r2)
      return -1;
    2080:	00bfffc4 	movi	r2,-1
    2084:	e0bffd15 	stw	r2,-12(fp)
    2088:	00000806 	br	20ac <close+0xe4>
    }
    return 0;
    208c:	e03ffd15 	stw	zero,-12(fp)
    2090:	00000606 	br	20ac <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    2094:	00020c40 	call	20c4 <alt_get_errno>
    2098:	1007883a 	mov	r3,r2
    209c:	00801444 	movi	r2,81
    20a0:	18800015 	stw	r2,0(r3)
    return -1;
    20a4:	00bfffc4 	movi	r2,-1
    20a8:	e0bffd15 	stw	r2,-12(fp)
    20ac:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    20b0:	e037883a 	mov	sp,fp
    20b4:	dfc00117 	ldw	ra,4(sp)
    20b8:	df000017 	ldw	fp,0(sp)
    20bc:	dec00204 	addi	sp,sp,8
    20c0:	f800283a 	ret

000020c4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    20c4:	defffd04 	addi	sp,sp,-12
    20c8:	dfc00215 	stw	ra,8(sp)
    20cc:	df000115 	stw	fp,4(sp)
    20d0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    20d4:	00800034 	movhi	r2,0
    20d8:	108f3b04 	addi	r2,r2,15596
    20dc:	10800017 	ldw	r2,0(r2)
    20e0:	1005003a 	cmpeq	r2,r2,zero
    20e4:	1000061e 	bne	r2,zero,2100 <alt_get_errno+0x3c>
    20e8:	00800034 	movhi	r2,0
    20ec:	108f3b04 	addi	r2,r2,15596
    20f0:	10800017 	ldw	r2,0(r2)
    20f4:	103ee83a 	callr	r2
    20f8:	e0bfff15 	stw	r2,-4(fp)
    20fc:	00000306 	br	210c <alt_get_errno+0x48>
    2100:	00800034 	movhi	r2,0
    2104:	10911e04 	addi	r2,r2,17528
    2108:	e0bfff15 	stw	r2,-4(fp)
    210c:	e0bfff17 	ldw	r2,-4(fp)
}
    2110:	e037883a 	mov	sp,fp
    2114:	dfc00117 	ldw	ra,4(sp)
    2118:	df000017 	ldw	fp,0(sp)
    211c:	dec00204 	addi	sp,sp,8
    2120:	f800283a 	ret

00002124 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    2124:	defffe04 	addi	sp,sp,-8
    2128:	df000115 	stw	fp,4(sp)
    212c:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    2130:	e03fff15 	stw	zero,-4(fp)
    2134:	00000506 	br	214c <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
    2138:	e0bfff17 	ldw	r2,-4(fp)
    213c:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    2140:	e0bfff17 	ldw	r2,-4(fp)
    2144:	10800804 	addi	r2,r2,32
    2148:	e0bfff15 	stw	r2,-4(fp)
    214c:	e0bfff17 	ldw	r2,-4(fp)
    2150:	10820030 	cmpltui	r2,r2,2048
    2154:	103ff81e 	bne	r2,zero,2138 <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    2158:	e037883a 	mov	sp,fp
    215c:	df000017 	ldw	fp,0(sp)
    2160:	dec00104 	addi	sp,sp,4
    2164:	f800283a 	ret

00002168 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    2168:	defffc04 	addi	sp,sp,-16
    216c:	df000315 	stw	fp,12(sp)
    2170:	df000304 	addi	fp,sp,12
    2174:	e13ffd15 	stw	r4,-12(fp)
    2178:	e17ffe15 	stw	r5,-8(fp)
    217c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    2180:	e0bfff17 	ldw	r2,-4(fp)
}
    2184:	e037883a 	mov	sp,fp
    2188:	df000017 	ldw	fp,0(sp)
    218c:	dec00104 	addi	sp,sp,4
    2190:	f800283a 	ret

00002194 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    2194:	defff904 	addi	sp,sp,-28
    2198:	dfc00615 	stw	ra,24(sp)
    219c:	df000515 	stw	fp,20(sp)
    21a0:	df000504 	addi	fp,sp,20
    21a4:	e13ffd15 	stw	r4,-12(fp)
    21a8:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    21ac:	e0bffd17 	ldw	r2,-12(fp)
    21b0:	1005003a 	cmpeq	r2,r2,zero
    21b4:	1000041e 	bne	r2,zero,21c8 <alt_dev_llist_insert+0x34>
    21b8:	e0bffd17 	ldw	r2,-12(fp)
    21bc:	10800217 	ldw	r2,8(r2)
    21c0:	1004c03a 	cmpne	r2,r2,zero
    21c4:	1000071e 	bne	r2,zero,21e4 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
    21c8:	00022480 	call	2248 <alt_get_errno>
    21cc:	1007883a 	mov	r3,r2
    21d0:	00800584 	movi	r2,22
    21d4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    21d8:	00bffa84 	movi	r2,-22
    21dc:	e0bfff15 	stw	r2,-4(fp)
    21e0:	00001306 	br	2230 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    21e4:	e0fffd17 	ldw	r3,-12(fp)
    21e8:	e0bffe17 	ldw	r2,-8(fp)
    21ec:	e0bffb15 	stw	r2,-20(fp)
    21f0:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    21f4:	e0fffc17 	ldw	r3,-16(fp)
    21f8:	e0bffb17 	ldw	r2,-20(fp)
    21fc:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    2200:	e0bffb17 	ldw	r2,-20(fp)
    2204:	10c00017 	ldw	r3,0(r2)
    2208:	e0bffc17 	ldw	r2,-16(fp)
    220c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    2210:	e0bffb17 	ldw	r2,-20(fp)
    2214:	10c00017 	ldw	r3,0(r2)
    2218:	e0bffc17 	ldw	r2,-16(fp)
    221c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    2220:	e0fffb17 	ldw	r3,-20(fp)
    2224:	e0bffc17 	ldw	r2,-16(fp)
    2228:	18800015 	stw	r2,0(r3)

  return 0;  
    222c:	e03fff15 	stw	zero,-4(fp)
    2230:	e0bfff17 	ldw	r2,-4(fp)
}
    2234:	e037883a 	mov	sp,fp
    2238:	dfc00117 	ldw	ra,4(sp)
    223c:	df000017 	ldw	fp,0(sp)
    2240:	dec00204 	addi	sp,sp,8
    2244:	f800283a 	ret

00002248 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2248:	defffd04 	addi	sp,sp,-12
    224c:	dfc00215 	stw	ra,8(sp)
    2250:	df000115 	stw	fp,4(sp)
    2254:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    2258:	00800034 	movhi	r2,0
    225c:	108f3b04 	addi	r2,r2,15596
    2260:	10800017 	ldw	r2,0(r2)
    2264:	1005003a 	cmpeq	r2,r2,zero
    2268:	1000061e 	bne	r2,zero,2284 <alt_get_errno+0x3c>
    226c:	00800034 	movhi	r2,0
    2270:	108f3b04 	addi	r2,r2,15596
    2274:	10800017 	ldw	r2,0(r2)
    2278:	103ee83a 	callr	r2
    227c:	e0bfff15 	stw	r2,-4(fp)
    2280:	00000306 	br	2290 <alt_get_errno+0x48>
    2284:	00800034 	movhi	r2,0
    2288:	10911e04 	addi	r2,r2,17528
    228c:	e0bfff15 	stw	r2,-4(fp)
    2290:	e0bfff17 	ldw	r2,-4(fp)
}
    2294:	e037883a 	mov	sp,fp
    2298:	dfc00117 	ldw	ra,4(sp)
    229c:	df000017 	ldw	fp,0(sp)
    22a0:	dec00204 	addi	sp,sp,8
    22a4:	f800283a 	ret

000022a8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    22a8:	defffd04 	addi	sp,sp,-12
    22ac:	dfc00215 	stw	ra,8(sp)
    22b0:	df000115 	stw	fp,4(sp)
    22b4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    22b8:	00bfff04 	movi	r2,-4
    22bc:	00c00034 	movhi	r3,0
    22c0:	18cd5c04 	addi	r3,r3,13680
    22c4:	1885883a 	add	r2,r3,r2
    22c8:	e0bfff15 	stw	r2,-4(fp)
    22cc:	00000606 	br	22e8 <_do_ctors+0x40>
        (*ctor) (); 
    22d0:	e0bfff17 	ldw	r2,-4(fp)
    22d4:	10800017 	ldw	r2,0(r2)
    22d8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    22dc:	e0bfff17 	ldw	r2,-4(fp)
    22e0:	10bfff04 	addi	r2,r2,-4
    22e4:	e0bfff15 	stw	r2,-4(fp)
    22e8:	e0ffff17 	ldw	r3,-4(fp)
    22ec:	00800034 	movhi	r2,0
    22f0:	108d5b04 	addi	r2,r2,13676
    22f4:	18bff62e 	bgeu	r3,r2,22d0 <_do_ctors+0x28>
        (*ctor) (); 
}
    22f8:	e037883a 	mov	sp,fp
    22fc:	dfc00117 	ldw	ra,4(sp)
    2300:	df000017 	ldw	fp,0(sp)
    2304:	dec00204 	addi	sp,sp,8
    2308:	f800283a 	ret

0000230c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    230c:	defffd04 	addi	sp,sp,-12
    2310:	dfc00215 	stw	ra,8(sp)
    2314:	df000115 	stw	fp,4(sp)
    2318:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    231c:	00bfff04 	movi	r2,-4
    2320:	00c00034 	movhi	r3,0
    2324:	18cd5c04 	addi	r3,r3,13680
    2328:	1885883a 	add	r2,r3,r2
    232c:	e0bfff15 	stw	r2,-4(fp)
    2330:	00000606 	br	234c <_do_dtors+0x40>
        (*dtor) (); 
    2334:	e0bfff17 	ldw	r2,-4(fp)
    2338:	10800017 	ldw	r2,0(r2)
    233c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    2340:	e0bfff17 	ldw	r2,-4(fp)
    2344:	10bfff04 	addi	r2,r2,-4
    2348:	e0bfff15 	stw	r2,-4(fp)
    234c:	e0ffff17 	ldw	r3,-4(fp)
    2350:	00800034 	movhi	r2,0
    2354:	108d5c04 	addi	r2,r2,13680
    2358:	18bff62e 	bgeu	r3,r2,2334 <_do_dtors+0x28>
        (*dtor) (); 
}
    235c:	e037883a 	mov	sp,fp
    2360:	dfc00117 	ldw	ra,4(sp)
    2364:	df000017 	ldw	fp,0(sp)
    2368:	dec00204 	addi	sp,sp,8
    236c:	f800283a 	ret

00002370 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
    2370:	defffb04 	addi	sp,sp,-20
    2374:	dfc00415 	stw	ra,16(sp)
    2378:	df000315 	stw	fp,12(sp)
    237c:	df000304 	addi	fp,sp,12
    2380:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
    2384:	e13ffe17 	ldw	r4,-8(fp)
    2388:	d1600604 	addi	r5,gp,-32744
    238c:	0002df40 	call	2df4 <alt_find_dev>
    2390:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
    2394:	e0bffd17 	ldw	r2,-12(fp)
    2398:	1005003a 	cmpeq	r2,r2,zero
    239c:	10000b1e 	bne	r2,zero,23cc <alt_flash_open_dev+0x5c>
    23a0:	e0bffd17 	ldw	r2,-12(fp)
    23a4:	10800317 	ldw	r2,12(r2)
    23a8:	1005003a 	cmpeq	r2,r2,zero
    23ac:	1000071e 	bne	r2,zero,23cc <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
    23b0:	e0bffd17 	ldw	r2,-12(fp)
    23b4:	10800317 	ldw	r2,12(r2)
    23b8:	e13ffd17 	ldw	r4,-12(fp)
    23bc:	e17ffe17 	ldw	r5,-8(fp)
    23c0:	103ee83a 	callr	r2
    23c4:	e0bfff15 	stw	r2,-4(fp)
    23c8:	00000206 	br	23d4 <alt_flash_open_dev+0x64>
  }

  return dev;
    23cc:	e0bffd17 	ldw	r2,-12(fp)
    23d0:	e0bfff15 	stw	r2,-4(fp)
    23d4:	e0bfff17 	ldw	r2,-4(fp)
}
    23d8:	e037883a 	mov	sp,fp
    23dc:	dfc00117 	ldw	ra,4(sp)
    23e0:	df000017 	ldw	fp,0(sp)
    23e4:	dec00204 	addi	sp,sp,8
    23e8:	f800283a 	ret

000023ec <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
    23ec:	defffd04 	addi	sp,sp,-12
    23f0:	dfc00215 	stw	ra,8(sp)
    23f4:	df000115 	stw	fp,4(sp)
    23f8:	df000104 	addi	fp,sp,4
    23fc:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
    2400:	e0bfff17 	ldw	r2,-4(fp)
    2404:	1005003a 	cmpeq	r2,r2,zero
    2408:	1000081e 	bne	r2,zero,242c <alt_flash_close_dev+0x40>
    240c:	e0bfff17 	ldw	r2,-4(fp)
    2410:	10800417 	ldw	r2,16(r2)
    2414:	1005003a 	cmpeq	r2,r2,zero
    2418:	1000041e 	bne	r2,zero,242c <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
    241c:	e0bfff17 	ldw	r2,-4(fp)
    2420:	10800417 	ldw	r2,16(r2)
    2424:	e13fff17 	ldw	r4,-4(fp)
    2428:	103ee83a 	callr	r2
  }
  return;
}
    242c:	e037883a 	mov	sp,fp
    2430:	dfc00117 	ldw	ra,4(sp)
    2434:	df000017 	ldw	fp,0(sp)
    2438:	dec00204 	addi	sp,sp,8
    243c:	f800283a 	ret

00002440 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    2440:	defffe04 	addi	sp,sp,-8
    2444:	dfc00115 	stw	ra,4(sp)
    2448:	df000015 	stw	fp,0(sp)
    244c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    2450:	0009883a 	mov	r4,zero
    2454:	01440004 	movi	r5,4096
    2458:	00030600 	call	3060 <alt_icache_flush>
#endif
}
    245c:	e037883a 	mov	sp,fp
    2460:	dfc00117 	ldw	ra,4(sp)
    2464:	df000017 	ldw	fp,0(sp)
    2468:	dec00204 	addi	sp,sp,8
    246c:	f800283a 	ret

00002470 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    2470:	defff904 	addi	sp,sp,-28
    2474:	dfc00615 	stw	ra,24(sp)
    2478:	df000515 	stw	fp,20(sp)
    247c:	df000504 	addi	fp,sp,20
    2480:	e13ffc15 	stw	r4,-16(fp)
    2484:	e17ffd15 	stw	r5,-12(fp)
    2488:	e1bffe15 	stw	r6,-8(fp)
    248c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    2490:	e0800217 	ldw	r2,8(fp)
    2494:	d8800015 	stw	r2,0(sp)
    2498:	e13ffc17 	ldw	r4,-16(fp)
    249c:	e17ffd17 	ldw	r5,-12(fp)
    24a0:	e1bffe17 	ldw	r6,-8(fp)
    24a4:	e1ffff17 	ldw	r7,-4(fp)
    24a8:	00026440 	call	2644 <alt_iic_isr_register>
}  
    24ac:	e037883a 	mov	sp,fp
    24b0:	dfc00117 	ldw	ra,4(sp)
    24b4:	df000017 	ldw	fp,0(sp)
    24b8:	dec00204 	addi	sp,sp,8
    24bc:	f800283a 	ret

000024c0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    24c0:	defff904 	addi	sp,sp,-28
    24c4:	df000615 	stw	fp,24(sp)
    24c8:	df000604 	addi	fp,sp,24
    24cc:	e13ffe15 	stw	r4,-8(fp)
    24d0:	e17fff15 	stw	r5,-4(fp)
    24d4:	e0bfff17 	ldw	r2,-4(fp)
    24d8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    24dc:	0005303a 	rdctl	r2,status
    24e0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    24e4:	e0fffb17 	ldw	r3,-20(fp)
    24e8:	00bfff84 	movi	r2,-2
    24ec:	1884703a 	and	r2,r3,r2
    24f0:	1001703a 	wrctl	status,r2
  
  return context;
    24f4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    24f8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    24fc:	e0fffc17 	ldw	r3,-16(fp)
    2500:	00800044 	movi	r2,1
    2504:	10c4983a 	sll	r2,r2,r3
    2508:	1007883a 	mov	r3,r2
    250c:	00800034 	movhi	r2,0
    2510:	10911d04 	addi	r2,r2,17524
    2514:	10800017 	ldw	r2,0(r2)
    2518:	1886b03a 	or	r3,r3,r2
    251c:	00800034 	movhi	r2,0
    2520:	10911d04 	addi	r2,r2,17524
    2524:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    2528:	00800034 	movhi	r2,0
    252c:	10911d04 	addi	r2,r2,17524
    2530:	10800017 	ldw	r2,0(r2)
    2534:	100170fa 	wrctl	ienable,r2
    2538:	e0bffd17 	ldw	r2,-12(fp)
    253c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2540:	e0bffa17 	ldw	r2,-24(fp)
    2544:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    2548:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    254c:	e037883a 	mov	sp,fp
    2550:	df000017 	ldw	fp,0(sp)
    2554:	dec00104 	addi	sp,sp,4
    2558:	f800283a 	ret

0000255c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    255c:	defff904 	addi	sp,sp,-28
    2560:	df000615 	stw	fp,24(sp)
    2564:	df000604 	addi	fp,sp,24
    2568:	e13ffe15 	stw	r4,-8(fp)
    256c:	e17fff15 	stw	r5,-4(fp)
    2570:	e0bfff17 	ldw	r2,-4(fp)
    2574:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2578:	0005303a 	rdctl	r2,status
    257c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2580:	e0fffb17 	ldw	r3,-20(fp)
    2584:	00bfff84 	movi	r2,-2
    2588:	1884703a 	and	r2,r3,r2
    258c:	1001703a 	wrctl	status,r2
  
  return context;
    2590:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    2594:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
    2598:	e0fffc17 	ldw	r3,-16(fp)
    259c:	00800044 	movi	r2,1
    25a0:	10c4983a 	sll	r2,r2,r3
    25a4:	0084303a 	nor	r2,zero,r2
    25a8:	1007883a 	mov	r3,r2
    25ac:	00800034 	movhi	r2,0
    25b0:	10911d04 	addi	r2,r2,17524
    25b4:	10800017 	ldw	r2,0(r2)
    25b8:	1886703a 	and	r3,r3,r2
    25bc:	00800034 	movhi	r2,0
    25c0:	10911d04 	addi	r2,r2,17524
    25c4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    25c8:	00800034 	movhi	r2,0
    25cc:	10911d04 	addi	r2,r2,17524
    25d0:	10800017 	ldw	r2,0(r2)
    25d4:	100170fa 	wrctl	ienable,r2
    25d8:	e0bffd17 	ldw	r2,-12(fp)
    25dc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    25e0:	e0bffa17 	ldw	r2,-24(fp)
    25e4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    25e8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    25ec:	e037883a 	mov	sp,fp
    25f0:	df000017 	ldw	fp,0(sp)
    25f4:	dec00104 	addi	sp,sp,4
    25f8:	f800283a 	ret

000025fc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    25fc:	defffc04 	addi	sp,sp,-16
    2600:	df000315 	stw	fp,12(sp)
    2604:	df000304 	addi	fp,sp,12
    2608:	e13ffe15 	stw	r4,-8(fp)
    260c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    2610:	000530fa 	rdctl	r2,ienable
    2614:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    2618:	e0ffff17 	ldw	r3,-4(fp)
    261c:	00800044 	movi	r2,1
    2620:	10c4983a 	sll	r2,r2,r3
    2624:	1007883a 	mov	r3,r2
    2628:	e0bffd17 	ldw	r2,-12(fp)
    262c:	1884703a 	and	r2,r3,r2
    2630:	1004c03a 	cmpne	r2,r2,zero
}
    2634:	e037883a 	mov	sp,fp
    2638:	df000017 	ldw	fp,0(sp)
    263c:	dec00104 	addi	sp,sp,4
    2640:	f800283a 	ret

00002644 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    2644:	defff404 	addi	sp,sp,-48
    2648:	dfc00b15 	stw	ra,44(sp)
    264c:	df000a15 	stw	fp,40(sp)
    2650:	df000a04 	addi	fp,sp,40
    2654:	e13ffb15 	stw	r4,-20(fp)
    2658:	e17ffc15 	stw	r5,-16(fp)
    265c:	e1bffd15 	stw	r6,-12(fp)
    2660:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
    2664:	00bffa84 	movi	r2,-22
    2668:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    266c:	e0bffc17 	ldw	r2,-16(fp)
    2670:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    2674:	e0bff917 	ldw	r2,-28(fp)
    2678:	10800808 	cmpgei	r2,r2,32
    267c:	1000291e 	bne	r2,zero,2724 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2680:	0005303a 	rdctl	r2,status
    2684:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2688:	e0fff717 	ldw	r3,-36(fp)
    268c:	00bfff84 	movi	r2,-2
    2690:	1884703a 	and	r2,r3,r2
    2694:	1001703a 	wrctl	status,r2
  
  return context;
    2698:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    269c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
    26a0:	e0bff917 	ldw	r2,-28(fp)
    26a4:	00c00034 	movhi	r3,0
    26a8:	18d11f04 	addi	r3,r3,17532
    26ac:	100490fa 	slli	r2,r2,3
    26b0:	10c7883a 	add	r3,r2,r3
    26b4:	e0bffd17 	ldw	r2,-12(fp)
    26b8:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
    26bc:	e0bff917 	ldw	r2,-28(fp)
    26c0:	00c00034 	movhi	r3,0
    26c4:	18d11f04 	addi	r3,r3,17532
    26c8:	100490fa 	slli	r2,r2,3
    26cc:	10c5883a 	add	r2,r2,r3
    26d0:	10c00104 	addi	r3,r2,4
    26d4:	e0bffe17 	ldw	r2,-8(fp)
    26d8:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	1005003a 	cmpeq	r2,r2,zero
    26e4:	1000051e 	bne	r2,zero,26fc <alt_iic_isr_register+0xb8>
    26e8:	e17ff917 	ldw	r5,-28(fp)
    26ec:	e13ffb17 	ldw	r4,-20(fp)
    26f0:	00024c00 	call	24c0 <alt_ic_irq_enable>
    26f4:	e0bfff15 	stw	r2,-4(fp)
    26f8:	00000406 	br	270c <alt_iic_isr_register+0xc8>
    26fc:	e17ff917 	ldw	r5,-28(fp)
    2700:	e13ffb17 	ldw	r4,-20(fp)
    2704:	000255c0 	call	255c <alt_ic_irq_disable>
    2708:	e0bfff15 	stw	r2,-4(fp)
    270c:	e0bfff17 	ldw	r2,-4(fp)
    2710:	e0bffa15 	stw	r2,-24(fp)
    2714:	e0bff817 	ldw	r2,-32(fp)
    2718:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    271c:	e0bff617 	ldw	r2,-40(fp)
    2720:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    2724:	e0bffa17 	ldw	r2,-24(fp)
}
    2728:	e037883a 	mov	sp,fp
    272c:	dfc00117 	ldw	ra,4(sp)
    2730:	df000017 	ldw	fp,0(sp)
    2734:	dec00204 	addi	sp,sp,8
    2738:	f800283a 	ret

0000273c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    273c:	defff904 	addi	sp,sp,-28
    2740:	dfc00615 	stw	ra,24(sp)
    2744:	df000515 	stw	fp,20(sp)
    2748:	df000504 	addi	fp,sp,20
    274c:	e13ffc15 	stw	r4,-16(fp)
    2750:	e17ffd15 	stw	r5,-12(fp)
    2754:	e1bffe15 	stw	r6,-8(fp)
    2758:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    275c:	e13ffd17 	ldw	r4,-12(fp)
    2760:	e17ffe17 	ldw	r5,-8(fp)
    2764:	e1bfff17 	ldw	r6,-4(fp)
    2768:	00029540 	call	2954 <open>
    276c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    2770:	e0bffb17 	ldw	r2,-20(fp)
    2774:	1004803a 	cmplt	r2,r2,zero
    2778:	10001c1e 	bne	r2,zero,27ec <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
    277c:	e0bffb17 	ldw	r2,-20(fp)
    2780:	00c00034 	movhi	r3,0
    2784:	18cdd604 	addi	r3,r3,14168
    2788:	10800324 	muli	r2,r2,12
    278c:	10c5883a 	add	r2,r2,r3
    2790:	10c00017 	ldw	r3,0(r2)
    2794:	e0bffc17 	ldw	r2,-16(fp)
    2798:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    279c:	e0bffb17 	ldw	r2,-20(fp)
    27a0:	00c00034 	movhi	r3,0
    27a4:	18cdd604 	addi	r3,r3,14168
    27a8:	10800324 	muli	r2,r2,12
    27ac:	10c5883a 	add	r2,r2,r3
    27b0:	10800104 	addi	r2,r2,4
    27b4:	10c00017 	ldw	r3,0(r2)
    27b8:	e0bffc17 	ldw	r2,-16(fp)
    27bc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    27c0:	e0bffb17 	ldw	r2,-20(fp)
    27c4:	00c00034 	movhi	r3,0
    27c8:	18cdd604 	addi	r3,r3,14168
    27cc:	10800324 	muli	r2,r2,12
    27d0:	10c5883a 	add	r2,r2,r3
    27d4:	10800204 	addi	r2,r2,8
    27d8:	10c00017 	ldw	r3,0(r2)
    27dc:	e0bffc17 	ldw	r2,-16(fp)
    27e0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    27e4:	e13ffb17 	ldw	r4,-20(fp)
    27e8:	0002b3c0 	call	2b3c <alt_release_fd>
  }
} 
    27ec:	e037883a 	mov	sp,fp
    27f0:	dfc00117 	ldw	ra,4(sp)
    27f4:	df000017 	ldw	fp,0(sp)
    27f8:	dec00204 	addi	sp,sp,8
    27fc:	f800283a 	ret

00002800 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    2800:	defffb04 	addi	sp,sp,-20
    2804:	dfc00415 	stw	ra,16(sp)
    2808:	df000315 	stw	fp,12(sp)
    280c:	df000304 	addi	fp,sp,12
    2810:	e13ffd15 	stw	r4,-12(fp)
    2814:	e17ffe15 	stw	r5,-8(fp)
    2818:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    281c:	01000034 	movhi	r4,0
    2820:	210dd904 	addi	r4,r4,14180
    2824:	e17ffd17 	ldw	r5,-12(fp)
    2828:	01800044 	movi	r6,1
    282c:	01c07fc4 	movi	r7,511
    2830:	000273c0 	call	273c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    2834:	01000034 	movhi	r4,0
    2838:	210dd604 	addi	r4,r4,14168
    283c:	e17ffe17 	ldw	r5,-8(fp)
    2840:	000d883a 	mov	r6,zero
    2844:	01c07fc4 	movi	r7,511
    2848:	000273c0 	call	273c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    284c:	01000034 	movhi	r4,0
    2850:	210ddc04 	addi	r4,r4,14192
    2854:	e17fff17 	ldw	r5,-4(fp)
    2858:	01800044 	movi	r6,1
    285c:	01c07fc4 	movi	r7,511
    2860:	000273c0 	call	273c <alt_open_fd>
}  
    2864:	e037883a 	mov	sp,fp
    2868:	dfc00117 	ldw	ra,4(sp)
    286c:	df000017 	ldw	fp,0(sp)
    2870:	dec00204 	addi	sp,sp,8
    2874:	f800283a 	ret

00002878 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    2878:	defffc04 	addi	sp,sp,-16
    287c:	df000315 	stw	fp,12(sp)
    2880:	df000304 	addi	fp,sp,12
    2884:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    2888:	e0bffe17 	ldw	r2,-8(fp)
    288c:	10800217 	ldw	r2,8(r2)
    2890:	10d00034 	orhi	r3,r2,16384
    2894:	e0bffe17 	ldw	r2,-8(fp)
    2898:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    289c:	e03ffd15 	stw	zero,-12(fp)
    28a0:	00002006 	br	2924 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    28a4:	e0bffd17 	ldw	r2,-12(fp)
    28a8:	00c00034 	movhi	r3,0
    28ac:	18cdd604 	addi	r3,r3,14168
    28b0:	10800324 	muli	r2,r2,12
    28b4:	10c5883a 	add	r2,r2,r3
    28b8:	10c00017 	ldw	r3,0(r2)
    28bc:	e0bffe17 	ldw	r2,-8(fp)
    28c0:	10800017 	ldw	r2,0(r2)
    28c4:	1880141e 	bne	r3,r2,2918 <alt_file_locked+0xa0>
    28c8:	e0bffd17 	ldw	r2,-12(fp)
    28cc:	00c00034 	movhi	r3,0
    28d0:	18cdd604 	addi	r3,r3,14168
    28d4:	10800324 	muli	r2,r2,12
    28d8:	10c5883a 	add	r2,r2,r3
    28dc:	10800204 	addi	r2,r2,8
    28e0:	10800017 	ldw	r2,0(r2)
    28e4:	1004403a 	cmpge	r2,r2,zero
    28e8:	10000b1e 	bne	r2,zero,2918 <alt_file_locked+0xa0>
    28ec:	e0bffd17 	ldw	r2,-12(fp)
    28f0:	10800324 	muli	r2,r2,12
    28f4:	1007883a 	mov	r3,r2
    28f8:	00800034 	movhi	r2,0
    28fc:	108dd604 	addi	r2,r2,14168
    2900:	1887883a 	add	r3,r3,r2
    2904:	e0bffe17 	ldw	r2,-8(fp)
    2908:	18800326 	beq	r3,r2,2918 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    290c:	00bffcc4 	movi	r2,-13
    2910:	e0bfff15 	stw	r2,-4(fp)
    2914:	00000a06 	br	2940 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2918:	e0bffd17 	ldw	r2,-12(fp)
    291c:	10800044 	addi	r2,r2,1
    2920:	e0bffd15 	stw	r2,-12(fp)
    2924:	00800034 	movhi	r2,0
    2928:	108f3a04 	addi	r2,r2,15592
    292c:	10800017 	ldw	r2,0(r2)
    2930:	1007883a 	mov	r3,r2
    2934:	e0bffd17 	ldw	r2,-12(fp)
    2938:	18bfda2e 	bgeu	r3,r2,28a4 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    293c:	e03fff15 	stw	zero,-4(fp)
    2940:	e0bfff17 	ldw	r2,-4(fp)
}
    2944:	e037883a 	mov	sp,fp
    2948:	df000017 	ldw	fp,0(sp)
    294c:	dec00104 	addi	sp,sp,4
    2950:	f800283a 	ret

00002954 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    2954:	defff404 	addi	sp,sp,-48
    2958:	dfc00b15 	stw	ra,44(sp)
    295c:	df000a15 	stw	fp,40(sp)
    2960:	df000a04 	addi	fp,sp,40
    2964:	e13ffb15 	stw	r4,-20(fp)
    2968:	e17ffc15 	stw	r5,-16(fp)
    296c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    2970:	00bfffc4 	movi	r2,-1
    2974:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
    2978:	00bffb44 	movi	r2,-19
    297c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
    2980:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    2984:	e13ffb17 	ldw	r4,-20(fp)
    2988:	01400034 	movhi	r5,0
    298c:	294f3804 	addi	r5,r5,15584
    2990:	0002df40 	call	2df4 <alt_find_dev>
    2994:	e0bffa15 	stw	r2,-24(fp)
    2998:	e0bffa17 	ldw	r2,-24(fp)
    299c:	1004c03a 	cmpne	r2,r2,zero
    29a0:	1000051e 	bne	r2,zero,29b8 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    29a4:	e13ffb17 	ldw	r4,-20(fp)
    29a8:	0002e880 	call	2e88 <alt_find_file>
    29ac:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
    29b0:	00800044 	movi	r2,1
    29b4:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    29b8:	e0bffa17 	ldw	r2,-24(fp)
    29bc:	1005003a 	cmpeq	r2,r2,zero
    29c0:	1000301e 	bne	r2,zero,2a84 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
    29c4:	e13ffa17 	ldw	r4,-24(fp)
    29c8:	0002fa80 	call	2fa8 <alt_get_fd>
    29cc:	e0bff815 	stw	r2,-32(fp)
    29d0:	e0bff817 	ldw	r2,-32(fp)
    29d4:	1004403a 	cmpge	r2,r2,zero
    29d8:	1000031e 	bne	r2,zero,29e8 <open+0x94>
    {
      status = index;
    29dc:	e0bff817 	ldw	r2,-32(fp)
    29e0:	e0bff715 	stw	r2,-36(fp)
    29e4:	00002906 	br	2a8c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
    29e8:	e0bff817 	ldw	r2,-32(fp)
    29ec:	10800324 	muli	r2,r2,12
    29f0:	1007883a 	mov	r3,r2
    29f4:	00800034 	movhi	r2,0
    29f8:	108dd604 	addi	r2,r2,14168
    29fc:	1885883a 	add	r2,r3,r2
    2a00:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    2a04:	e0fffc17 	ldw	r3,-16(fp)
    2a08:	00900034 	movhi	r2,16384
    2a0c:	10bfffc4 	addi	r2,r2,-1
    2a10:	1886703a 	and	r3,r3,r2
    2a14:	e0bff917 	ldw	r2,-28(fp)
    2a18:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    2a1c:	e0bff617 	ldw	r2,-40(fp)
    2a20:	1004c03a 	cmpne	r2,r2,zero
    2a24:	1000061e 	bne	r2,zero,2a40 <open+0xec>
    2a28:	e13ff917 	ldw	r4,-28(fp)
    2a2c:	00028780 	call	2878 <alt_file_locked>
    2a30:	e0bff715 	stw	r2,-36(fp)
    2a34:	e0bff717 	ldw	r2,-36(fp)
    2a38:	1004803a 	cmplt	r2,r2,zero
    2a3c:	1000131e 	bne	r2,zero,2a8c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    2a40:	e0bffa17 	ldw	r2,-24(fp)
    2a44:	10800317 	ldw	r2,12(r2)
    2a48:	1005003a 	cmpeq	r2,r2,zero
    2a4c:	1000091e 	bne	r2,zero,2a74 <open+0x120>
    2a50:	e0bffa17 	ldw	r2,-24(fp)
    2a54:	10800317 	ldw	r2,12(r2)
    2a58:	e13ff917 	ldw	r4,-28(fp)
    2a5c:	e17ffb17 	ldw	r5,-20(fp)
    2a60:	e1bffc17 	ldw	r6,-16(fp)
    2a64:	e1fffd17 	ldw	r7,-12(fp)
    2a68:	103ee83a 	callr	r2
    2a6c:	e0bfff15 	stw	r2,-4(fp)
    2a70:	00000106 	br	2a78 <open+0x124>
    2a74:	e03fff15 	stw	zero,-4(fp)
    2a78:	e0bfff17 	ldw	r2,-4(fp)
    2a7c:	e0bff715 	stw	r2,-36(fp)
    2a80:	00000206 	br	2a8c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
    2a84:	00bffb44 	movi	r2,-19
    2a88:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    2a8c:	e0bff717 	ldw	r2,-36(fp)
    2a90:	1004403a 	cmpge	r2,r2,zero
    2a94:	1000091e 	bne	r2,zero,2abc <open+0x168>
  {
    alt_release_fd (index);  
    2a98:	e13ff817 	ldw	r4,-32(fp)
    2a9c:	0002b3c0 	call	2b3c <alt_release_fd>
    ALT_ERRNO = -status;
    2aa0:	0002adc0 	call	2adc <alt_get_errno>
    2aa4:	e0fff717 	ldw	r3,-36(fp)
    2aa8:	00c7c83a 	sub	r3,zero,r3
    2aac:	10c00015 	stw	r3,0(r2)
    return -1;
    2ab0:	00bfffc4 	movi	r2,-1
    2ab4:	e0bffe15 	stw	r2,-8(fp)
    2ab8:	00000206 	br	2ac4 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
    2abc:	e0bff817 	ldw	r2,-32(fp)
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	e0bffe17 	ldw	r2,-8(fp)
}
    2ac8:	e037883a 	mov	sp,fp
    2acc:	dfc00117 	ldw	ra,4(sp)
    2ad0:	df000017 	ldw	fp,0(sp)
    2ad4:	dec00204 	addi	sp,sp,8
    2ad8:	f800283a 	ret

00002adc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2adc:	defffd04 	addi	sp,sp,-12
    2ae0:	dfc00215 	stw	ra,8(sp)
    2ae4:	df000115 	stw	fp,4(sp)
    2ae8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    2aec:	00800034 	movhi	r2,0
    2af0:	108f3b04 	addi	r2,r2,15596
    2af4:	10800017 	ldw	r2,0(r2)
    2af8:	1005003a 	cmpeq	r2,r2,zero
    2afc:	1000061e 	bne	r2,zero,2b18 <alt_get_errno+0x3c>
    2b00:	00800034 	movhi	r2,0
    2b04:	108f3b04 	addi	r2,r2,15596
    2b08:	10800017 	ldw	r2,0(r2)
    2b0c:	103ee83a 	callr	r2
    2b10:	e0bfff15 	stw	r2,-4(fp)
    2b14:	00000306 	br	2b24 <alt_get_errno+0x48>
    2b18:	00800034 	movhi	r2,0
    2b1c:	10911e04 	addi	r2,r2,17528
    2b20:	e0bfff15 	stw	r2,-4(fp)
    2b24:	e0bfff17 	ldw	r2,-4(fp)
}
    2b28:	e037883a 	mov	sp,fp
    2b2c:	dfc00117 	ldw	ra,4(sp)
    2b30:	df000017 	ldw	fp,0(sp)
    2b34:	dec00204 	addi	sp,sp,8
    2b38:	f800283a 	ret

00002b3c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    2b3c:	defffe04 	addi	sp,sp,-8
    2b40:	df000115 	stw	fp,4(sp)
    2b44:	df000104 	addi	fp,sp,4
    2b48:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    2b4c:	e0bfff17 	ldw	r2,-4(fp)
    2b50:	108000d0 	cmplti	r2,r2,3
    2b54:	10000d1e 	bne	r2,zero,2b8c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    2b58:	e0bfff17 	ldw	r2,-4(fp)
    2b5c:	00c00034 	movhi	r3,0
    2b60:	18cdd604 	addi	r3,r3,14168
    2b64:	10800324 	muli	r2,r2,12
    2b68:	10c5883a 	add	r2,r2,r3
    2b6c:	10800204 	addi	r2,r2,8
    2b70:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    2b74:	e0bfff17 	ldw	r2,-4(fp)
    2b78:	00c00034 	movhi	r3,0
    2b7c:	18cdd604 	addi	r3,r3,14168
    2b80:	10800324 	muli	r2,r2,12
    2b84:	10c5883a 	add	r2,r2,r3
    2b88:	10000015 	stw	zero,0(r2)
  }
}
    2b8c:	e037883a 	mov	sp,fp
    2b90:	df000017 	ldw	fp,0(sp)
    2b94:	dec00104 	addi	sp,sp,4
    2b98:	f800283a 	ret

00002b9c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    2b9c:	deffff04 	addi	sp,sp,-4
    2ba0:	df000015 	stw	fp,0(sp)
    2ba4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    2ba8:	000170fa 	wrctl	ienable,zero
}
    2bac:	e037883a 	mov	sp,fp
    2bb0:	df000017 	ldw	fp,0(sp)
    2bb4:	dec00104 	addi	sp,sp,4
    2bb8:	f800283a 	ret

00002bbc <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
    2bbc:	defff404 	addi	sp,sp,-48
    2bc0:	df000b15 	stw	fp,44(sp)
    2bc4:	df000b04 	addi	fp,sp,44
    2bc8:	e13ffc15 	stw	r4,-16(fp)
    2bcc:	e17ffd15 	stw	r5,-12(fp)
    2bd0:	e1bffe15 	stw	r6,-8(fp)
    2bd4:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
    2bd8:	e0fffe17 	ldw	r3,-8(fp)
    2bdc:	e0bfff17 	ldw	r2,-4(fp)
    2be0:	10c5883a 	add	r2,r2,r3
    2be4:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
    2be8:	e0c00117 	ldw	r3,4(fp)
    2bec:	e0800217 	ldw	r2,8(fp)
    2bf0:	10c5883a 	add	r2,r2,r3
    2bf4:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
    2bf8:	e0800117 	ldw	r2,4(fp)
    2bfc:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
    2c00:	e0bffe17 	ldw	r2,-8(fp)
    2c04:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
    2c08:	00800044 	movi	r2,1
    2c0c:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
    2c10:	e0bffc17 	ldw	r2,-16(fp)
    2c14:	11000504 	addi	r4,r2,20
    2c18:	e0fffd17 	ldw	r3,-12(fp)
    2c1c:	00800044 	movi	r2,1
    2c20:	10c6983a 	sll	r3,r2,r3
    2c24:	2005883a 	mov	r2,r4
    2c28:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
    2c2c:	e0800317 	ldw	r2,12(fp)
    2c30:	1080008c 	andi	r2,r2,2
    2c34:	1004c03a 	cmpne	r2,r2,zero
    2c38:	1000051e 	bne	r2,zero,2c50 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
    2c3c:	e0bffc17 	ldw	r2,-16(fp)
    2c40:	10800304 	addi	r2,r2,12
    2c44:	1007883a 	mov	r3,r2
    2c48:	00810004 	movi	r2,1024
    2c4c:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
    2c50:	e0bffc17 	ldw	r2,-16(fp)
    2c54:	10800037 	ldwio	r2,0(r2)
    2c58:	00000006 	br	2c5c <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    2c5c:	e0bffc17 	ldw	r2,-16(fp)
    2c60:	10800204 	addi	r2,r2,8
    2c64:	10800037 	ldwio	r2,0(r2)
    2c68:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
    2c6c:	e0bff717 	ldw	r2,-36(fp)
    2c70:	1080100c 	andi	r2,r2,64
    2c74:	1005003a 	cmpeq	r2,r2,zero
    2c78:	1000031e 	bne	r2,zero,2c88 <alt_avalon_spi_command+0xcc>
    2c7c:	e0bff617 	ldw	r2,-40(fp)
    2c80:	1004c03a 	cmpne	r2,r2,zero
    2c84:	1000041e 	bne	r2,zero,2c98 <alt_avalon_spi_command+0xdc>
    2c88:	e0bff717 	ldw	r2,-36(fp)
    2c8c:	1080200c 	andi	r2,r2,128
    2c90:	1005003a 	cmpeq	r2,r2,zero
    2c94:	103ff11e 	bne	r2,zero,2c5c <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
    2c98:	e0bff717 	ldw	r2,-36(fp)
    2c9c:	1080100c 	andi	r2,r2,64
    2ca0:	1005003a 	cmpeq	r2,r2,zero
    2ca4:	1000201e 	bne	r2,zero,2d28 <alt_avalon_spi_command+0x16c>
    2ca8:	e0bff617 	ldw	r2,-40(fp)
    2cac:	10800050 	cmplti	r2,r2,1
    2cb0:	10001d1e 	bne	r2,zero,2d28 <alt_avalon_spi_command+0x16c>
    {
      credits--;
    2cb4:	e0bff617 	ldw	r2,-40(fp)
    2cb8:	10bfffc4 	addi	r2,r2,-1
    2cbc:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
    2cc0:	e0ffff17 	ldw	r3,-4(fp)
    2cc4:	e0bffb17 	ldw	r2,-20(fp)
    2cc8:	18800b2e 	bgeu	r3,r2,2cf8 <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
    2ccc:	e0bffc17 	ldw	r2,-16(fp)
    2cd0:	11000104 	addi	r4,r2,4
    2cd4:	e0bfff17 	ldw	r2,-4(fp)
    2cd8:	10800003 	ldbu	r2,0(r2)
    2cdc:	10c03fcc 	andi	r3,r2,255
    2ce0:	e0bfff17 	ldw	r2,-4(fp)
    2ce4:	10800044 	addi	r2,r2,1
    2ce8:	e0bfff15 	stw	r2,-4(fp)
    2cec:	2005883a 	mov	r2,r4
    2cf0:	10c00035 	stwio	r3,0(r2)
    2cf4:	00000c06 	br	2d28 <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
    2cf8:	e0bff917 	ldw	r2,-28(fp)
    2cfc:	1005003a 	cmpeq	r2,r2,zero
    2d00:	1000071e 	bne	r2,zero,2d20 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
    2d04:	e0bff917 	ldw	r2,-28(fp)
    2d08:	10bfffc4 	addi	r2,r2,-1
    2d0c:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
    2d10:	e0bffc17 	ldw	r2,-16(fp)
    2d14:	10800104 	addi	r2,r2,4
    2d18:	10000035 	stwio	zero,0(r2)
    2d1c:	00000206 	br	2d28 <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
    2d20:	00bf0004 	movi	r2,-1024
    2d24:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
    2d28:	e0bff717 	ldw	r2,-36(fp)
    2d2c:	1080200c 	andi	r2,r2,128
    2d30:	1005003a 	cmpeq	r2,r2,zero
    2d34:	103fc91e 	bne	r2,zero,2c5c <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
    2d38:	e0bffc17 	ldw	r2,-16(fp)
    2d3c:	10800037 	ldwio	r2,0(r2)
    2d40:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
    2d44:	e0bff817 	ldw	r2,-32(fp)
    2d48:	1005003a 	cmpeq	r2,r2,zero
    2d4c:	1000041e 	bne	r2,zero,2d60 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
    2d50:	e0bff817 	ldw	r2,-32(fp)
    2d54:	10bfffc4 	addi	r2,r2,-1
    2d58:	e0bff815 	stw	r2,-32(fp)
    2d5c:	00000706 	br	2d7c <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
    2d60:	e0bff517 	ldw	r2,-44(fp)
    2d64:	1007883a 	mov	r3,r2
    2d68:	e0800217 	ldw	r2,8(fp)
    2d6c:	10c00005 	stb	r3,0(r2)
    2d70:	e0800217 	ldw	r2,8(fp)
    2d74:	10800044 	addi	r2,r2,1
    2d78:	e0800215 	stw	r2,8(fp)
      credits++;
    2d7c:	e0bff617 	ldw	r2,-40(fp)
    2d80:	10800044 	addi	r2,r2,1
    2d84:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
    2d88:	e0bff817 	ldw	r2,-32(fp)
    2d8c:	1004c03a 	cmpne	r2,r2,zero
    2d90:	103fb21e 	bne	r2,zero,2c5c <alt_avalon_spi_command+0xa0>
    2d94:	e0c00217 	ldw	r3,8(fp)
    2d98:	e0bffa17 	ldw	r2,-24(fp)
    2d9c:	18800126 	beq	r3,r2,2da4 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
    2da0:	003fae06 	br	2c5c <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    2da4:	e0bffc17 	ldw	r2,-16(fp)
    2da8:	10800204 	addi	r2,r2,8
    2dac:	10800037 	ldwio	r2,0(r2)
    2db0:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
    2db4:	e0bff717 	ldw	r2,-36(fp)
    2db8:	1080080c 	andi	r2,r2,32
    2dbc:	1005003a 	cmpeq	r2,r2,zero
    2dc0:	103ff81e 	bne	r2,zero,2da4 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
    2dc4:	e0800317 	ldw	r2,12(fp)
    2dc8:	1080004c 	andi	r2,r2,1
    2dcc:	1004c03a 	cmpne	r2,r2,zero
    2dd0:	1000031e 	bne	r2,zero,2de0 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
    2dd4:	e0bffc17 	ldw	r2,-16(fp)
    2dd8:	10800304 	addi	r2,r2,12
    2ddc:	10000035 	stwio	zero,0(r2)

  return read_length;
    2de0:	e0800117 	ldw	r2,4(fp)
}
    2de4:	e037883a 	mov	sp,fp
    2de8:	df000017 	ldw	fp,0(sp)
    2dec:	dec00104 	addi	sp,sp,4
    2df0:	f800283a 	ret

00002df4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    2df4:	defff904 	addi	sp,sp,-28
    2df8:	dfc00615 	stw	ra,24(sp)
    2dfc:	df000515 	stw	fp,20(sp)
    2e00:	df000504 	addi	fp,sp,20
    2e04:	e13ffd15 	stw	r4,-12(fp)
    2e08:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
    2e0c:	e0bffe17 	ldw	r2,-8(fp)
    2e10:	10800017 	ldw	r2,0(r2)
    2e14:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    2e18:	e13ffd17 	ldw	r4,-12(fp)
    2e1c:	00031b00 	call	31b0 <strlen>
    2e20:	10800044 	addi	r2,r2,1
    2e24:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    2e28:	00000d06 	br	2e60 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    2e2c:	e0bffc17 	ldw	r2,-16(fp)
    2e30:	11000217 	ldw	r4,8(r2)
    2e34:	e1bffb17 	ldw	r6,-20(fp)
    2e38:	e17ffd17 	ldw	r5,-12(fp)
    2e3c:	000313c0 	call	313c <memcmp>
    2e40:	1004c03a 	cmpne	r2,r2,zero
    2e44:	1000031e 	bne	r2,zero,2e54 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    2e48:	e0bffc17 	ldw	r2,-16(fp)
    2e4c:	e0bfff15 	stw	r2,-4(fp)
    2e50:	00000706 	br	2e70 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    2e54:	e0bffc17 	ldw	r2,-16(fp)
    2e58:	10800017 	ldw	r2,0(r2)
    2e5c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    2e60:	e0fffe17 	ldw	r3,-8(fp)
    2e64:	e0bffc17 	ldw	r2,-16(fp)
    2e68:	10fff01e 	bne	r2,r3,2e2c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    2e6c:	e03fff15 	stw	zero,-4(fp)
    2e70:	e0bfff17 	ldw	r2,-4(fp)
}
    2e74:	e037883a 	mov	sp,fp
    2e78:	dfc00117 	ldw	ra,4(sp)
    2e7c:	df000017 	ldw	fp,0(sp)
    2e80:	dec00204 	addi	sp,sp,8
    2e84:	f800283a 	ret

00002e88 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    2e88:	defffa04 	addi	sp,sp,-24
    2e8c:	dfc00515 	stw	ra,20(sp)
    2e90:	df000415 	stw	fp,16(sp)
    2e94:	df000404 	addi	fp,sp,16
    2e98:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    2e9c:	00800034 	movhi	r2,0
    2ea0:	108f3604 	addi	r2,r2,15576
    2ea4:	10800017 	ldw	r2,0(r2)
    2ea8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2eac:	00003306 	br	2f7c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
    2eb0:	e0bffd17 	ldw	r2,-12(fp)
    2eb4:	11000217 	ldw	r4,8(r2)
    2eb8:	00031b00 	call	31b0 <strlen>
    2ebc:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
    2ec0:	e0bffd17 	ldw	r2,-12(fp)
    2ec4:	10c00217 	ldw	r3,8(r2)
    2ec8:	e0bffc17 	ldw	r2,-16(fp)
    2ecc:	1885883a 	add	r2,r3,r2
    2ed0:	10bfffc4 	addi	r2,r2,-1
    2ed4:	10800003 	ldbu	r2,0(r2)
    2ed8:	10803fcc 	andi	r2,r2,255
    2edc:	1080201c 	xori	r2,r2,128
    2ee0:	10bfe004 	addi	r2,r2,-128
    2ee4:	10800bd8 	cmpnei	r2,r2,47
    2ee8:	1000031e 	bne	r2,zero,2ef8 <alt_find_file+0x70>
    {
      len -= 1;
    2eec:	e0bffc17 	ldw	r2,-16(fp)
    2ef0:	10bfffc4 	addi	r2,r2,-1
    2ef4:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    2ef8:	e0bffc17 	ldw	r2,-16(fp)
    2efc:	1007883a 	mov	r3,r2
    2f00:	e0bffe17 	ldw	r2,-8(fp)
    2f04:	1885883a 	add	r2,r3,r2
    2f08:	10800003 	ldbu	r2,0(r2)
    2f0c:	10803fcc 	andi	r2,r2,255
    2f10:	1080201c 	xori	r2,r2,128
    2f14:	10bfe004 	addi	r2,r2,-128
    2f18:	10800be0 	cmpeqi	r2,r2,47
    2f1c:	10000a1e 	bne	r2,zero,2f48 <alt_find_file+0xc0>
    2f20:	e0bffc17 	ldw	r2,-16(fp)
    2f24:	1007883a 	mov	r3,r2
    2f28:	e0bffe17 	ldw	r2,-8(fp)
    2f2c:	1885883a 	add	r2,r3,r2
    2f30:	10800003 	ldbu	r2,0(r2)
    2f34:	10803fcc 	andi	r2,r2,255
    2f38:	1080201c 	xori	r2,r2,128
    2f3c:	10bfe004 	addi	r2,r2,-128
    2f40:	1004c03a 	cmpne	r2,r2,zero
    2f44:	10000a1e 	bne	r2,zero,2f70 <alt_find_file+0xe8>
    2f48:	e0bffd17 	ldw	r2,-12(fp)
    2f4c:	11000217 	ldw	r4,8(r2)
    2f50:	e1bffc17 	ldw	r6,-16(fp)
    2f54:	e17ffe17 	ldw	r5,-8(fp)
    2f58:	000313c0 	call	313c <memcmp>
    2f5c:	1004c03a 	cmpne	r2,r2,zero
    2f60:	1000031e 	bne	r2,zero,2f70 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    2f64:	e0bffd17 	ldw	r2,-12(fp)
    2f68:	e0bfff15 	stw	r2,-4(fp)
    2f6c:	00000806 	br	2f90 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
    2f70:	e0bffd17 	ldw	r2,-12(fp)
    2f74:	10800017 	ldw	r2,0(r2)
    2f78:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2f7c:	00c00034 	movhi	r3,0
    2f80:	18cf3604 	addi	r3,r3,15576
    2f84:	e0bffd17 	ldw	r2,-12(fp)
    2f88:	10ffc91e 	bne	r2,r3,2eb0 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    2f8c:	e03fff15 	stw	zero,-4(fp)
    2f90:	e0bfff17 	ldw	r2,-4(fp)
}
    2f94:	e037883a 	mov	sp,fp
    2f98:	dfc00117 	ldw	ra,4(sp)
    2f9c:	df000017 	ldw	fp,0(sp)
    2fa0:	dec00204 	addi	sp,sp,8
    2fa4:	f800283a 	ret

00002fa8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    2fa8:	defffc04 	addi	sp,sp,-16
    2fac:	df000315 	stw	fp,12(sp)
    2fb0:	df000304 	addi	fp,sp,12
    2fb4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    2fb8:	00bffa04 	movi	r2,-24
    2fbc:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    2fc0:	e03ffe15 	stw	zero,-8(fp)
    2fc4:	00001e06 	br	3040 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
    2fc8:	e0bffe17 	ldw	r2,-8(fp)
    2fcc:	00c00034 	movhi	r3,0
    2fd0:	18cdd604 	addi	r3,r3,14168
    2fd4:	10800324 	muli	r2,r2,12
    2fd8:	10c5883a 	add	r2,r2,r3
    2fdc:	10800017 	ldw	r2,0(r2)
    2fe0:	1004c03a 	cmpne	r2,r2,zero
    2fe4:	1000131e 	bne	r2,zero,3034 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
    2fe8:	e0bffe17 	ldw	r2,-8(fp)
    2fec:	00c00034 	movhi	r3,0
    2ff0:	18cdd604 	addi	r3,r3,14168
    2ff4:	10800324 	muli	r2,r2,12
    2ff8:	10c7883a 	add	r3,r2,r3
    2ffc:	e0bfff17 	ldw	r2,-4(fp)
    3000:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
    3004:	00800034 	movhi	r2,0
    3008:	108f3a04 	addi	r2,r2,15592
    300c:	10c00017 	ldw	r3,0(r2)
    3010:	e0bffe17 	ldw	r2,-8(fp)
    3014:	1880040e 	bge	r3,r2,3028 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
    3018:	00c00034 	movhi	r3,0
    301c:	18cf3a04 	addi	r3,r3,15592
    3020:	e0bffe17 	ldw	r2,-8(fp)
    3024:	18800015 	stw	r2,0(r3)
      }
      rc = i;
    3028:	e0bffe17 	ldw	r2,-8(fp)
    302c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    3030:	00000606 	br	304c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    3034:	e0bffe17 	ldw	r2,-8(fp)
    3038:	10800044 	addi	r2,r2,1
    303c:	e0bffe15 	stw	r2,-8(fp)
    3040:	e0bffe17 	ldw	r2,-8(fp)
    3044:	10800810 	cmplti	r2,r2,32
    3048:	103fdf1e 	bne	r2,zero,2fc8 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    304c:	e0bffd17 	ldw	r2,-12(fp)
}
    3050:	e037883a 	mov	sp,fp
    3054:	df000017 	ldw	fp,0(sp)
    3058:	dec00104 	addi	sp,sp,4
    305c:	f800283a 	ret

00003060 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    3060:	defffb04 	addi	sp,sp,-20
    3064:	df000415 	stw	fp,16(sp)
    3068:	df000404 	addi	fp,sp,16
    306c:	e13ffe15 	stw	r4,-8(fp)
    3070:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    3074:	e0bfff17 	ldw	r2,-4(fp)
    3078:	10840070 	cmpltui	r2,r2,4097
    307c:	1000021e 	bne	r2,zero,3088 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    3080:	00840004 	movi	r2,4096
    3084:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    3088:	e0fffe17 	ldw	r3,-8(fp)
    308c:	e0bfff17 	ldw	r2,-4(fp)
    3090:	1885883a 	add	r2,r3,r2
    3094:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    3098:	e0bffe17 	ldw	r2,-8(fp)
    309c:	e0bffd15 	stw	r2,-12(fp)
    30a0:	00000506 	br	30b8 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    30a4:	e0bffd17 	ldw	r2,-12(fp)
    30a8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    30ac:	e0bffd17 	ldw	r2,-12(fp)
    30b0:	10800804 	addi	r2,r2,32
    30b4:	e0bffd15 	stw	r2,-12(fp)
    30b8:	e0fffd17 	ldw	r3,-12(fp)
    30bc:	e0bffc17 	ldw	r2,-16(fp)
    30c0:	18bff836 	bltu	r3,r2,30a4 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    30c4:	e0bffe17 	ldw	r2,-8(fp)
    30c8:	108007cc 	andi	r2,r2,31
    30cc:	1005003a 	cmpeq	r2,r2,zero
    30d0:	1000021e 	bne	r2,zero,30dc <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    30d4:	e0bffd17 	ldw	r2,-12(fp)
    30d8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    30dc:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    30e0:	e037883a 	mov	sp,fp
    30e4:	df000017 	ldw	fp,0(sp)
    30e8:	dec00104 	addi	sp,sp,4
    30ec:	f800283a 	ret

000030f0 <atexit>:
    30f0:	200b883a 	mov	r5,r4
    30f4:	000d883a 	mov	r6,zero
    30f8:	0009883a 	mov	r4,zero
    30fc:	000f883a 	mov	r7,zero
    3100:	00032241 	jmpi	3224 <__register_exitproc>

00003104 <exit>:
    3104:	defffe04 	addi	sp,sp,-8
    3108:	000b883a 	mov	r5,zero
    310c:	dc000015 	stw	r16,0(sp)
    3110:	dfc00115 	stw	ra,4(sp)
    3114:	2021883a 	mov	r16,r4
    3118:	000335c0 	call	335c <__call_exitprocs>
    311c:	00800034 	movhi	r2,0
    3120:	108f4004 	addi	r2,r2,15616
    3124:	11000017 	ldw	r4,0(r2)
    3128:	20800f17 	ldw	r2,60(r4)
    312c:	10000126 	beq	r2,zero,3134 <exit+0x30>
    3130:	103ee83a 	callr	r2
    3134:	8009883a 	mov	r4,r16
    3138:	000354c0 	call	354c <_exit>

0000313c <memcmp>:
    313c:	00c000c4 	movi	r3,3
    3140:	1980032e 	bgeu	r3,r6,3150 <memcmp+0x14>
    3144:	2144b03a 	or	r2,r4,r5
    3148:	10c4703a 	and	r2,r2,r3
    314c:	10000f26 	beq	r2,zero,318c <memcmp+0x50>
    3150:	31ffffc4 	addi	r7,r6,-1
    3154:	3000061e 	bne	r6,zero,3170 <memcmp+0x34>
    3158:	00000a06 	br	3184 <memcmp+0x48>
    315c:	39ffffc4 	addi	r7,r7,-1
    3160:	00bfffc4 	movi	r2,-1
    3164:	21000044 	addi	r4,r4,1
    3168:	29400044 	addi	r5,r5,1
    316c:	38800526 	beq	r7,r2,3184 <memcmp+0x48>
    3170:	20c00003 	ldbu	r3,0(r4)
    3174:	28800003 	ldbu	r2,0(r5)
    3178:	18bff826 	beq	r3,r2,315c <memcmp+0x20>
    317c:	1885c83a 	sub	r2,r3,r2
    3180:	f800283a 	ret
    3184:	0005883a 	mov	r2,zero
    3188:	f800283a 	ret
    318c:	180f883a 	mov	r7,r3
    3190:	20c00017 	ldw	r3,0(r4)
    3194:	28800017 	ldw	r2,0(r5)
    3198:	18bfed1e 	bne	r3,r2,3150 <memcmp+0x14>
    319c:	31bfff04 	addi	r6,r6,-4
    31a0:	21000104 	addi	r4,r4,4
    31a4:	29400104 	addi	r5,r5,4
    31a8:	39bff936 	bltu	r7,r6,3190 <memcmp+0x54>
    31ac:	003fe806 	br	3150 <memcmp+0x14>

000031b0 <strlen>:
    31b0:	208000cc 	andi	r2,r4,3
    31b4:	2011883a 	mov	r8,r4
    31b8:	1000161e 	bne	r2,zero,3214 <strlen+0x64>
    31bc:	20c00017 	ldw	r3,0(r4)
    31c0:	017fbff4 	movhi	r5,65279
    31c4:	297fbfc4 	addi	r5,r5,-257
    31c8:	01e02074 	movhi	r7,32897
    31cc:	39e02004 	addi	r7,r7,-32640
    31d0:	1945883a 	add	r2,r3,r5
    31d4:	11c4703a 	and	r2,r2,r7
    31d8:	00c6303a 	nor	r3,zero,r3
    31dc:	1886703a 	and	r3,r3,r2
    31e0:	18000c1e 	bne	r3,zero,3214 <strlen+0x64>
    31e4:	280d883a 	mov	r6,r5
    31e8:	380b883a 	mov	r5,r7
    31ec:	21000104 	addi	r4,r4,4
    31f0:	20800017 	ldw	r2,0(r4)
    31f4:	1187883a 	add	r3,r2,r6
    31f8:	1946703a 	and	r3,r3,r5
    31fc:	0084303a 	nor	r2,zero,r2
    3200:	10c4703a 	and	r2,r2,r3
    3204:	103ff926 	beq	r2,zero,31ec <strlen+0x3c>
    3208:	20800007 	ldb	r2,0(r4)
    320c:	10000326 	beq	r2,zero,321c <strlen+0x6c>
    3210:	21000044 	addi	r4,r4,1
    3214:	20800007 	ldb	r2,0(r4)
    3218:	103ffd1e 	bne	r2,zero,3210 <strlen+0x60>
    321c:	2205c83a 	sub	r2,r4,r8
    3220:	f800283a 	ret

00003224 <__register_exitproc>:
    3224:	defffa04 	addi	sp,sp,-24
    3228:	00800034 	movhi	r2,0
    322c:	108f4004 	addi	r2,r2,15616
    3230:	dc000015 	stw	r16,0(sp)
    3234:	14000017 	ldw	r16,0(r2)
    3238:	dd000415 	stw	r20,16(sp)
    323c:	2829883a 	mov	r20,r5
    3240:	81405217 	ldw	r5,328(r16)
    3244:	dcc00315 	stw	r19,12(sp)
    3248:	dc800215 	stw	r18,8(sp)
    324c:	dc400115 	stw	r17,4(sp)
    3250:	dfc00515 	stw	ra,20(sp)
    3254:	2023883a 	mov	r17,r4
    3258:	3027883a 	mov	r19,r6
    325c:	3825883a 	mov	r18,r7
    3260:	28002526 	beq	r5,zero,32f8 <__register_exitproc+0xd4>
    3264:	29000117 	ldw	r4,4(r5)
    3268:	008007c4 	movi	r2,31
    326c:	11002716 	blt	r2,r4,330c <__register_exitproc+0xe8>
    3270:	8800101e 	bne	r17,zero,32b4 <__register_exitproc+0x90>
    3274:	2105883a 	add	r2,r4,r4
    3278:	1085883a 	add	r2,r2,r2
    327c:	20c00044 	addi	r3,r4,1
    3280:	1145883a 	add	r2,r2,r5
    3284:	0009883a 	mov	r4,zero
    3288:	15000215 	stw	r20,8(r2)
    328c:	28c00115 	stw	r3,4(r5)
    3290:	2005883a 	mov	r2,r4
    3294:	dfc00517 	ldw	ra,20(sp)
    3298:	dd000417 	ldw	r20,16(sp)
    329c:	dcc00317 	ldw	r19,12(sp)
    32a0:	dc800217 	ldw	r18,8(sp)
    32a4:	dc400117 	ldw	r17,4(sp)
    32a8:	dc000017 	ldw	r16,0(sp)
    32ac:	dec00604 	addi	sp,sp,24
    32b0:	f800283a 	ret
    32b4:	29802204 	addi	r6,r5,136
    32b8:	00800044 	movi	r2,1
    32bc:	110e983a 	sll	r7,r2,r4
    32c0:	30c04017 	ldw	r3,256(r6)
    32c4:	2105883a 	add	r2,r4,r4
    32c8:	1085883a 	add	r2,r2,r2
    32cc:	1185883a 	add	r2,r2,r6
    32d0:	19c6b03a 	or	r3,r3,r7
    32d4:	14802015 	stw	r18,128(r2)
    32d8:	14c00015 	stw	r19,0(r2)
    32dc:	00800084 	movi	r2,2
    32e0:	30c04015 	stw	r3,256(r6)
    32e4:	88bfe31e 	bne	r17,r2,3274 <__register_exitproc+0x50>
    32e8:	30804117 	ldw	r2,260(r6)
    32ec:	11c4b03a 	or	r2,r2,r7
    32f0:	30804115 	stw	r2,260(r6)
    32f4:	003fdf06 	br	3274 <__register_exitproc+0x50>
    32f8:	00800034 	movhi	r2,0
    32fc:	10915f04 	addi	r2,r2,17788
    3300:	100b883a 	mov	r5,r2
    3304:	80805215 	stw	r2,328(r16)
    3308:	003fd606 	br	3264 <__register_exitproc+0x40>
    330c:	00800034 	movhi	r2,0
    3310:	10800004 	addi	r2,r2,0
    3314:	1000021e 	bne	r2,zero,3320 <__register_exitproc+0xfc>
    3318:	013fffc4 	movi	r4,-1
    331c:	003fdc06 	br	3290 <__register_exitproc+0x6c>
    3320:	01006404 	movi	r4,400
    3324:	103ee83a 	callr	r2
    3328:	1007883a 	mov	r3,r2
    332c:	103ffa26 	beq	r2,zero,3318 <__register_exitproc+0xf4>
    3330:	80805217 	ldw	r2,328(r16)
    3334:	180b883a 	mov	r5,r3
    3338:	18000115 	stw	zero,4(r3)
    333c:	18800015 	stw	r2,0(r3)
    3340:	80c05215 	stw	r3,328(r16)
    3344:	18006215 	stw	zero,392(r3)
    3348:	18006315 	stw	zero,396(r3)
    334c:	0009883a 	mov	r4,zero
    3350:	883fc826 	beq	r17,zero,3274 <__register_exitproc+0x50>
    3354:	003fd706 	br	32b4 <__register_exitproc+0x90>

00003358 <register_fini>:
    3358:	f800283a 	ret

0000335c <__call_exitprocs>:
    335c:	00800034 	movhi	r2,0
    3360:	108f4004 	addi	r2,r2,15616
    3364:	10800017 	ldw	r2,0(r2)
    3368:	defff304 	addi	sp,sp,-52
    336c:	df000b15 	stw	fp,44(sp)
    3370:	d8800115 	stw	r2,4(sp)
    3374:	00800034 	movhi	r2,0
    3378:	10800004 	addi	r2,r2,0
    337c:	1005003a 	cmpeq	r2,r2,zero
    3380:	d8800215 	stw	r2,8(sp)
    3384:	d8800117 	ldw	r2,4(sp)
    3388:	dd400815 	stw	r21,32(sp)
    338c:	dd000715 	stw	r20,28(sp)
    3390:	10805204 	addi	r2,r2,328
    3394:	dfc00c15 	stw	ra,48(sp)
    3398:	ddc00a15 	stw	r23,40(sp)
    339c:	dd800915 	stw	r22,36(sp)
    33a0:	dcc00615 	stw	r19,24(sp)
    33a4:	dc800515 	stw	r18,20(sp)
    33a8:	dc400415 	stw	r17,16(sp)
    33ac:	dc000315 	stw	r16,12(sp)
    33b0:	282b883a 	mov	r21,r5
    33b4:	2039883a 	mov	fp,r4
    33b8:	d8800015 	stw	r2,0(sp)
    33bc:	2829003a 	cmpeq	r20,r5,zero
    33c0:	d8800117 	ldw	r2,4(sp)
    33c4:	14405217 	ldw	r17,328(r2)
    33c8:	88001026 	beq	r17,zero,340c <__call_exitprocs+0xb0>
    33cc:	ddc00017 	ldw	r23,0(sp)
    33d0:	88800117 	ldw	r2,4(r17)
    33d4:	8c802204 	addi	r18,r17,136
    33d8:	143fffc4 	addi	r16,r2,-1
    33dc:	80000916 	blt	r16,zero,3404 <__call_exitprocs+0xa8>
    33e0:	05bfffc4 	movi	r22,-1
    33e4:	a000151e 	bne	r20,zero,343c <__call_exitprocs+0xe0>
    33e8:	8409883a 	add	r4,r16,r16
    33ec:	2105883a 	add	r2,r4,r4
    33f0:	1485883a 	add	r2,r2,r18
    33f4:	10c02017 	ldw	r3,128(r2)
    33f8:	a8c01126 	beq	r21,r3,3440 <__call_exitprocs+0xe4>
    33fc:	843fffc4 	addi	r16,r16,-1
    3400:	85bff81e 	bne	r16,r22,33e4 <__call_exitprocs+0x88>
    3404:	d8800217 	ldw	r2,8(sp)
    3408:	10003126 	beq	r2,zero,34d0 <__call_exitprocs+0x174>
    340c:	dfc00c17 	ldw	ra,48(sp)
    3410:	df000b17 	ldw	fp,44(sp)
    3414:	ddc00a17 	ldw	r23,40(sp)
    3418:	dd800917 	ldw	r22,36(sp)
    341c:	dd400817 	ldw	r21,32(sp)
    3420:	dd000717 	ldw	r20,28(sp)
    3424:	dcc00617 	ldw	r19,24(sp)
    3428:	dc800517 	ldw	r18,20(sp)
    342c:	dc400417 	ldw	r17,16(sp)
    3430:	dc000317 	ldw	r16,12(sp)
    3434:	dec00d04 	addi	sp,sp,52
    3438:	f800283a 	ret
    343c:	8409883a 	add	r4,r16,r16
    3440:	88c00117 	ldw	r3,4(r17)
    3444:	2105883a 	add	r2,r4,r4
    3448:	1445883a 	add	r2,r2,r17
    344c:	18ffffc4 	addi	r3,r3,-1
    3450:	11800217 	ldw	r6,8(r2)
    3454:	1c001526 	beq	r3,r16,34ac <__call_exitprocs+0x150>
    3458:	10000215 	stw	zero,8(r2)
    345c:	303fe726 	beq	r6,zero,33fc <__call_exitprocs+0xa0>
    3460:	00c00044 	movi	r3,1
    3464:	1c06983a 	sll	r3,r3,r16
    3468:	90804017 	ldw	r2,256(r18)
    346c:	8cc00117 	ldw	r19,4(r17)
    3470:	1884703a 	and	r2,r3,r2
    3474:	10001426 	beq	r2,zero,34c8 <__call_exitprocs+0x16c>
    3478:	90804117 	ldw	r2,260(r18)
    347c:	1884703a 	and	r2,r3,r2
    3480:	10000c1e 	bne	r2,zero,34b4 <__call_exitprocs+0x158>
    3484:	2105883a 	add	r2,r4,r4
    3488:	1485883a 	add	r2,r2,r18
    348c:	11400017 	ldw	r5,0(r2)
    3490:	e009883a 	mov	r4,fp
    3494:	303ee83a 	callr	r6
    3498:	88800117 	ldw	r2,4(r17)
    349c:	98bfc81e 	bne	r19,r2,33c0 <__call_exitprocs+0x64>
    34a0:	b8800017 	ldw	r2,0(r23)
    34a4:	147fd526 	beq	r2,r17,33fc <__call_exitprocs+0xa0>
    34a8:	003fc506 	br	33c0 <__call_exitprocs+0x64>
    34ac:	8c000115 	stw	r16,4(r17)
    34b0:	003fea06 	br	345c <__call_exitprocs+0x100>
    34b4:	2105883a 	add	r2,r4,r4
    34b8:	1485883a 	add	r2,r2,r18
    34bc:	11000017 	ldw	r4,0(r2)
    34c0:	303ee83a 	callr	r6
    34c4:	003ff406 	br	3498 <__call_exitprocs+0x13c>
    34c8:	303ee83a 	callr	r6
    34cc:	003ff206 	br	3498 <__call_exitprocs+0x13c>
    34d0:	88800117 	ldw	r2,4(r17)
    34d4:	1000081e 	bne	r2,zero,34f8 <__call_exitprocs+0x19c>
    34d8:	89000017 	ldw	r4,0(r17)
    34dc:	20000726 	beq	r4,zero,34fc <__call_exitprocs+0x1a0>
    34e0:	b9000015 	stw	r4,0(r23)
    34e4:	8809883a 	mov	r4,r17
    34e8:	00000000 	call	0 <__alt_mem_sdram>
    34ec:	bc400017 	ldw	r17,0(r23)
    34f0:	883fb71e 	bne	r17,zero,33d0 <__call_exitprocs+0x74>
    34f4:	003fc506 	br	340c <__call_exitprocs+0xb0>
    34f8:	89000017 	ldw	r4,0(r17)
    34fc:	882f883a 	mov	r23,r17
    3500:	2023883a 	mov	r17,r4
    3504:	883fb21e 	bne	r17,zero,33d0 <__call_exitprocs+0x74>
    3508:	003fc006 	br	340c <__call_exitprocs+0xb0>

0000350c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
    350c:	defffd04 	addi	sp,sp,-12
    3510:	df000215 	stw	fp,8(sp)
    3514:	df000204 	addi	fp,sp,8
    3518:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
    351c:	e0bfff17 	ldw	r2,-4(fp)
    3520:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    3524:	e0bffe17 	ldw	r2,-8(fp)
    3528:	1005003a 	cmpeq	r2,r2,zero
    352c:	1000021e 	bne	r2,zero,3538 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
    3530:	002af070 	cmpltui	zero,zero,43969
    3534:	00000106 	br	353c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
    3538:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
    353c:	e037883a 	mov	sp,fp
    3540:	df000017 	ldw	fp,0(sp)
    3544:	dec00104 	addi	sp,sp,4
    3548:	f800283a 	ret

0000354c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    354c:	defffd04 	addi	sp,sp,-12
    3550:	dfc00215 	stw	ra,8(sp)
    3554:	df000115 	stw	fp,4(sp)
    3558:	df000104 	addi	fp,sp,4
    355c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
    3560:	e13fff17 	ldw	r4,-4(fp)
    3564:	000350c0 	call	350c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    3568:	003fff06 	br	3568 <_exit+0x1c>
    356c:	00003358 	cmpnei	zero,zero,205
