#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Nov 15 10:40:24 2019
# Process ID: 7308
# Current directory: C:/VHDL_Spectrogram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13372 C:\VHDL_Spectrogram\VHDL_Spectrogram.xpr
# Log file: C:/VHDL_Spectrogram/vivado.log
# Journal file: C:/VHDL_Spectrogram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VHDL_Spectrogram/VHDL_Spectrogram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'DUAL_PORT_RAM' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'DUAL_PORT_RAM' (customized with software release 2019.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'fft_ip' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'fft_ip' (customized with software release 2019.1) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 893.680 ; gain = 236.352
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 10:41:18 2019...
