[
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181304",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073635",
        "articleTitle": "ResNet Can Be Pruned 60\u00d7: Introducing Network Purification and Unused Path Removal (P-RM) after Weight Pruning",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086084313,
                "preferredName": "Xiaolong Ma",
                "firstName": "Xiaolong",
                "lastName": "Ma"
            },
            {
                "id": 37086994553,
                "preferredName": "Geng Yuan",
                "firstName": "Geng",
                "lastName": "Yuan"
            },
            {
                "id": 37402312700,
                "preferredName": "Sheng Lin",
                "firstName": "Sheng",
                "lastName": "Lin"
            },
            {
                "id": 37088389898,
                "preferredName": "Zhengang Li",
                "firstName": "Zhengang",
                "lastName": "Li"
            },
            {
                "id": 37088389092,
                "preferredName": "Hao Sun",
                "firstName": "Hao",
                "lastName": "Sun"
            },
            {
                "id": 37966617700,
                "preferredName": "Yanzhi Wang",
                "firstName": "Yanzhi",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181298",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073219",
        "articleTitle": "Spintronic Memories: From Memory to Computing-in-Memory",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 38238916200,
                "preferredName": "Wang Kang",
                "firstName": "Wang",
                "lastName": "Kang"
            },
            {
                "id": 37085865729,
                "preferredName": "He Zhang",
                "firstName": "He",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181300",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073285",
        "articleTitle": "Implementing Binarized Neural Networks with Magnetoresistive RAM without Error Correction",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086154486,
                "preferredName": "Tifenn Hirtzlin",
                "firstName": "Tifenn",
                "lastName": "Hirtzlin"
            },
            {
                "id": 37086861234,
                "preferredName": "Bogdan Penkovsky",
                "firstName": "Bogdan",
                "lastName": "Penkovsky"
            },
            {
                "id": 37276514100,
                "preferredName": "Jacques-Olivier Klein",
                "firstName": "Jacques-Olivier",
                "lastName": "Klein"
            },
            {
                "id": 37085402816,
                "preferredName": "Nicolas Locatelli",
                "firstName": "Nicolas",
                "lastName": "Locatelli"
            },
            {
                "id": 37085424110,
                "preferredName": "Adrien F. Vincent",
                "firstName": "Adrien F.",
                "lastName": "Vincent"
            },
            {
                "id": 37294592400,
                "preferredName": "Marc Bocquet",
                "firstName": "Marc",
                "lastName": "Bocquet"
            },
            {
                "id": 37265513200,
                "preferredName": "Jean-Michel Portal",
                "firstName": "Jean-Michel",
                "lastName": "Portal"
            },
            {
                "id": 37294060900,
                "preferredName": "Damien Querlioz",
                "firstName": "Damien",
                "lastName": "Querlioz"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181281",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073653",
        "articleTitle": "Design and Analysis of Majority Logic Based Approximate Radix-4 Booth Encoders",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086498609,
                "preferredName": "Tingting Zhang",
                "firstName": "Tingting",
                "lastName": "Zhang"
            },
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181305",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073647",
        "articleTitle": "Clifford Gate Optimisation and T Gate Scheduling: Using Queueing Models for Topological Assemblies",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37705506200,
                "preferredName": "Alexandru Paler",
                "firstName": "Alexandru",
                "lastName": "Paler"
            },
            {
                "id": 38054986500,
                "preferredName": "Robert Basmadjian",
                "firstName": "Robert",
                "lastName": "Basmadjian"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181287",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073404",
        "articleTitle": "REAL: Logic and Arithmetic Operations Embedded in RRAM for General-Purpose Computing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088391468,
                "preferredName": "Lei Xie",
                "firstName": "Lei",
                "lastName": "Xie"
            },
            {
                "id": 37072611300,
                "preferredName": "Hao Cai",
                "firstName": "Hao",
                "lastName": "Cai"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181306",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073646",
        "articleTitle": "A Logic Simplification Approach for Very Large Scale Crosstalk Circuit Designs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085847284,
                "preferredName": "Md Arif Iqbal",
                "firstName": "Md Arif",
                "lastName": "Iqbal"
            },
            {
                "id": 37088389489,
                "preferredName": "Naveen Kumar Macha",
                "firstName": "Naveen",
                "lastName": "Kumar Macha"
            },
            {
                "id": 37086588940,
                "preferredName": "Bhavana Tejaswini Repalle",
                "firstName": "Bhavana Tejaswini",
                "lastName": "Repalle"
            },
            {
                "id": 37538086500,
                "preferredName": "Mostafizur Rahman",
                "firstName": "Mostafizur",
                "lastName": "Rahman"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181299",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073637",
        "articleTitle": "Experimental Investigation of Memristance Enhancement",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085340720,
                "preferredName": "Vasileios Ntinas",
                "firstName": "Vasileios",
                "lastName": "Ntinas"
            },
            {
                "id": 37331955500,
                "preferredName": "Antonio Rubio",
                "firstName": "Antonio",
                "lastName": "Rubio"
            },
            {
                "id": 37304018300,
                "preferredName": "Georgios Ch. Sirakoulis",
                "firstName": "Georgios Ch.",
                "lastName": "Sirakoulis"
            },
            {
                "id": 37288049700,
                "preferredName": "Rosana Rodr\u00edguez",
                "firstName": "Rosana",
                "lastName": "Rodr\u00edguez"
            },
            {
                "id": 37273111400,
                "preferredName": "Montserrat Nafr\u00eda",
                "firstName": "Montserrat",
                "lastName": "Nafr\u00eda"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181279",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073304",
        "articleTitle": "High speed and reliable Sensing Scheme with Three Voltages for STT-MRAM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086817112,
                "preferredName": "Jinkai Wang",
                "firstName": "Jinkai",
                "lastName": "Wang"
            },
            {
                "id": 38240834200,
                "preferredName": "Yue Zhang",
                "firstName": "Yue",
                "lastName": "Zhang"
            },
            {
                "id": 37088388542,
                "preferredName": "Chenyu Lian",
                "firstName": "Chenyu",
                "lastName": "Lian"
            },
            {
                "id": 37086095371,
                "preferredName": "Guanda Wang",
                "firstName": "Guanda",
                "lastName": "Wang"
            },
            {
                "id": 37086489844,
                "preferredName": "Kun Zhang",
                "firstName": "Kun",
                "lastName": "Zhang"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181290",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073554",
        "articleTitle": "A compact model of stochastic switching in STT magnetic RAM for memory and computing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085644824,
                "preferredName": "R. Carboni",
                "firstName": "R.",
                "lastName": "Carboni"
            },
            {
                "id": 37087011136,
                "preferredName": "E. Vernocchi",
                "firstName": "E.",
                "lastName": "Vernocchi"
            },
            {
                "id": 37086111403,
                "preferredName": "M. Siddik",
                "firstName": "M.",
                "lastName": "Siddik"
            },
            {
                "id": 38501381900,
                "preferredName": "J. Harms",
                "firstName": "J.",
                "lastName": "Harms"
            },
            {
                "id": 38231335400,
                "preferredName": "A. Lyle",
                "firstName": "A.",
                "lastName": "Lyle"
            },
            {
                "id": 37580303900,
                "preferredName": "G. Sandhu",
                "firstName": "G.",
                "lastName": "Sandhu"
            },
            {
                "id": 37275690700,
                "preferredName": "D. Ielmini",
                "firstName": "D.",
                "lastName": "Ielmini"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181295",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073672",
        "articleTitle": "Low-Power, High-Speed and High-Density Magnetic Non-Volatile SRAM Design with Voltage-Gated Spin-Orbit Torque",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086491807,
                "preferredName": "Chengzhi Wang",
                "firstName": "Chengzhi",
                "lastName": "Wang"
            },
            {
                "id": 37085360125,
                "preferredName": "Deming Zhang",
                "firstName": "Deming",
                "lastName": "Zhang"
            },
            {
                "id": 37085546091,
                "preferredName": "Lang Zeng",
                "firstName": "Lang",
                "lastName": "Zeng"
            },
            {
                "id": 37088345371,
                "preferredName": "Kaili Zhang",
                "firstName": "Kaili",
                "lastName": "Zhang"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181278",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073425",
        "articleTitle": "Novel 3D architecture of 1S1R",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085767962,
                "preferredName": "Behnoush Attarimashalkoubeh",
                "firstName": "Behnoush",
                "lastName": "Attarimashalkoubeh"
            },
            {
                "id": 37276561900,
                "preferredName": "Yusuf Leblebici",
                "firstName": "Yusuf",
                "lastName": "Leblebici"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181307",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073648",
        "articleTitle": "Effect of Lattice Defects on the Transport Properties of Graphene Nanoribbon",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 38235181500,
                "preferredName": "Konstantinos Rallis",
                "firstName": "Konstantinos",
                "lastName": "Rallis"
            },
            {
                "id": 37318136500,
                "preferredName": "Panagiotis Dimitrakis",
                "firstName": "Panagiotis",
                "lastName": "Dimitrakis"
            },
            {
                "id": 37304018300,
                "preferredName": "Georgios Ch. Sirakoulis",
                "firstName": "Georgios Ch.",
                "lastName": "Sirakoulis"
            },
            {
                "id": 37267176700,
                "preferredName": "Ioannis Karafyllidis",
                "firstName": "Ioannis",
                "lastName": "Karafyllidis"
            },
            {
                "id": 37331955500,
                "preferredName": "Antonio Rubio",
                "firstName": "Antonio",
                "lastName": "Rubio"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181308",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073660",
        "articleTitle": "Plasma Modified Silicon Nitride Resistive Switching Memories",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086591020,
                "preferredName": "P. Karakolis",
                "firstName": "P.",
                "lastName": "Karakolis"
            },
            {
                "id": 37318135100,
                "preferredName": "P. Normand",
                "firstName": "P.",
                "lastName": "Normand"
            },
            {
                "id": 37318136500,
                "preferredName": "P. Dimitrakis",
                "firstName": "P.",
                "lastName": "Dimitrakis"
            },
            {
                "id": 37088391348,
                "preferredName": "L. Sygelou",
                "firstName": "L.",
                "lastName": "Sygelou"
            },
            {
                "id": 37085340720,
                "preferredName": "V. Ntinas",
                "firstName": "V.",
                "lastName": "Ntinas"
            },
            {
                "id": 37086498186,
                "preferredName": "I.A. Fyrigos",
                "firstName": "I.A.",
                "lastName": "Fyrigos"
            },
            {
                "id": 37267176700,
                "preferredName": "I. Karafyllidis",
                "firstName": "I.",
                "lastName": "Karafyllidis"
            },
            {
                "id": 37304018300,
                "preferredName": "G. Ch. Sirakoulis",
                "firstName": "G. Ch.",
                "lastName": "Sirakoulis"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181194",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073642",
        "articleTitle": "Ring-shaped content addressable memory based on spin orbit torque driven chiral domain wall motions",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 38240834200,
                "preferredName": "Yue Zhang",
                "firstName": "Yue",
                "lastName": "Zhang"
            },
            {
                "id": 37085822394,
                "preferredName": "Jiang Nan",
                "firstName": "Jiang",
                "lastName": "Nan"
            },
            {
                "id": 37086095371,
                "preferredName": "Guanda Wang",
                "firstName": "Guanda",
                "lastName": "Wang"
            },
            {
                "id": 37085555798,
                "preferredName": "Xueying Zhang",
                "firstName": "Xueying",
                "lastName": "Zhang"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181296",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073668",
        "articleTitle": "Enhanced Scouting Logic: A Robust Memristive Logic Design Scheme",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085829667,
                "preferredName": "Jintao Yu",
                "firstName": "Jintao",
                "lastName": "Yu"
            },
            {
                "id": 37085394604,
                "preferredName": "Hoang Anh Du Nguyen",
                "firstName": "Hoang Anh",
                "lastName": "Du Nguyen"
            },
            {
                "id": 37086131429,
                "preferredName": "Muath Abu Lebdeh",
                "firstName": "Muath",
                "lastName": "Abu Lebdeh"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181294",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073656",
        "articleTitle": "Process Variation-Resilient STT-MTJ based TRNG using Linear Correcting Codes",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088390662,
                "preferredName": "Rashid Ali",
                "firstName": "Rashid",
                "lastName": "Ali"
            },
            {
                "id": 37085464975,
                "preferredName": "You Wang",
                "firstName": "You",
                "lastName": "Wang"
            },
            {
                "id": 37088384153,
                "preferredName": "Zhengyi Hou",
                "firstName": "Zhengyi",
                "lastName": "Hou"
            },
            {
                "id": 37088389591,
                "preferredName": "Haoyuan Ma",
                "firstName": "Haoyuan",
                "lastName": "Ma"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181285",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073434",
        "articleTitle": "ComPRIMe: A Compiler for Parallel and Scalable ReRAM-based In-Memory Computing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088390611,
                "preferredName": "Steffen Frerix",
                "firstName": "Steffen",
                "lastName": "Frerix"
            },
            {
                "id": 38488710100,
                "preferredName": "Saeideh Shirinzadeh",
                "firstName": "Saeideh",
                "lastName": "Shirinzadeh"
            },
            {
                "id": 37087009770,
                "preferredName": "Saman Fr\u00f6hlich",
                "firstName": "Saman",
                "lastName": "Fr\u00f6hlich"
            },
            {
                "id": 37276502700,
                "preferredName": "Rolf Drechsler",
                "firstName": "Rolf",
                "lastName": "Drechsler"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181301",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073307",
        "articleTitle": "Graphene Nanoribbon-based Synapses with Versatile Plasticity",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086804728,
                "preferredName": "H. Wang",
                "firstName": "H.",
                "lastName": "Wang"
            },
            {
                "id": 38546778500,
                "preferredName": "N. Cucu Laurenciu",
                "firstName": "N. Cucu",
                "lastName": "Laurenciu"
            },
            {
                "id": 37086499457,
                "preferredName": "Y. Jiang",
                "firstName": "Y.",
                "lastName": "Jiang"
            },
            {
                "id": 37277082000,
                "preferredName": "S.D. Cotofana",
                "firstName": "S.D.",
                "lastName": "Cotofana"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181284",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073364",
        "articleTitle": "An Energy-Efficient In-Memory BNN Architecture With Time-Domain Analog and Digital Mixed-Signal Processing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088367540,
                "preferredName": "Tao Wang",
                "firstName": "Tao",
                "lastName": "Wang"
            },
            {
                "id": 38541503200,
                "preferredName": "Weiwei Shan",
                "firstName": "Weiwei",
                "lastName": "Shan"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181302",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073266",
        "articleTitle": "Non-volatile Logic and Memory based on Reconfigurable Ferroelectric Transistors",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086373088,
                "preferredName": "Sandeep Krishna Thirumala",
                "firstName": "Sandeep Krishna",
                "lastName": "Thirumala"
            },
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            },
            {
                "id": 37271022500,
                "preferredName": "Vijay Raghunathan",
                "firstName": "Vijay",
                "lastName": "Raghunathan"
            },
            {
                "id": 37279067800,
                "preferredName": "Sumeet Kumar Gupta",
                "firstName": "Sumeet Kumar",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181303",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073662",
        "articleTitle": "Technology-Assisted Computing-In-Memory Design for Matrix Multiplication Workloads",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085895509,
                "preferredName": "Nicholas Jao",
                "firstName": "Nicholas",
                "lastName": "Jao"
            },
            {
                "id": 37088390901,
                "preferredName": "Srivatsa Srivinasa",
                "firstName": "Srivatsa",
                "lastName": "Srivinasa"
            },
            {
                "id": 37086436652,
                "preferredName": "Akshay Ramanathan",
                "firstName": "Akshay",
                "lastName": "Ramanathan"
            },
            {
                "id": 37088390472,
                "preferredName": "Minhwan Kim",
                "firstName": "Minhwan",
                "lastName": "Kim"
            },
            {
                "id": 37420427300,
                "preferredName": "John Sampson",
                "firstName": "John",
                "lastName": "Sampson"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181282",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073271",
        "articleTitle": "Thermal Stable and Fast Perpendicular Shape Anisotropy Magnetic Tunnel Junction",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086095371,
                "preferredName": "Guanda Wang",
                "firstName": "Guanda",
                "lastName": "Wang"
            },
            {
                "id": 38240834200,
                "preferredName": "Yue Zhang",
                "firstName": "Yue",
                "lastName": "Zhang"
            },
            {
                "id": 37086506662,
                "preferredName": "Zhe Huang",
                "firstName": "Zhe",
                "lastName": "Huang"
            },
            {
                "id": 37086817112,
                "preferredName": "Jinkai Wang",
                "firstName": "Jinkai",
                "lastName": "Wang"
            },
            {
                "id": 37086489844,
                "preferredName": "Kun Zhang",
                "firstName": "Kun",
                "lastName": "Zhang"
            },
            {
                "id": 37085822499,
                "preferredName": "Zhizhong Zhang",
                "firstName": "Zhizhong",
                "lastName": "Zhang"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181283",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073195",
        "articleTitle": "ynamic Adaptation of Approximate Bit-width for CNNs based on Quantitative Error Resilience",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088390784,
                "preferredName": "Chengjun Wu",
                "firstName": "Chengjun",
                "lastName": "Wu"
            },
            {
                "id": 38541503200,
                "preferredName": "Weiwei Shan",
                "firstName": "Weiwei",
                "lastName": "Shan"
            },
            {
                "id": 37086462793,
                "preferredName": "Jiaming Xu",
                "firstName": "Jiaming",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181297",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073667",
        "articleTitle": "Deep Neural Network Acceleration in Non-Volatile Memory: A Digital Approach",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085630705,
                "preferredName": "Shaahin Angizi",
                "firstName": "Shaahin",
                "lastName": "Angizi"
            },
            {
                "id": 37060955700,
                "preferredName": "Deliang Fan",
                "firstName": "Deliang",
                "lastName": "Fan"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181207",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073634",
        "articleTitle": "A Novel Memristor-Reusable Mapping Methodology of In-memory Logic Implementation for High Area-Efficiency",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37090019565,
                "preferredName": "Yongjie Lu",
                "firstName": "Yongjie",
                "lastName": "Lu"
            },
            {
                "id": 37714810500,
                "preferredName": "Yanan Sun",
                "firstName": "Yanan",
                "lastName": "Sun"
            },
            {
                "id": 37417306000,
                "preferredName": "Weifeng He",
                "firstName": "Weifeng",
                "lastName": "He"
            },
            {
                "id": 37287023100,
                "preferredName": "Zhigang Mao",
                "firstName": "Zhigang",
                "lastName": "Mao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181286",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073652",
        "articleTitle": "Detecting and Bypassing Trivial Computations in Convolutional Neural Networks",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086925193,
                "preferredName": "Dongning Ma",
                "firstName": "Dongning",
                "lastName": "Ma"
            },
            {
                "id": 37085539458,
                "preferredName": "Xun Jiao",
                "firstName": "Xun",
                "lastName": "Jiao"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181291",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073537",
        "articleTitle": "Enabling New Computing Paradigms with Emerging Symmetric-Access Memories",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086849695,
                "preferredName": "Juejian Wu",
                "firstName": "Juejian",
                "lastName": "Wu"
            },
            {
                "id": 37088389825,
                "preferredName": "Mingyang Gu",
                "firstName": "Mingyang",
                "lastName": "Gu"
            },
            {
                "id": 37086951734,
                "preferredName": "Hongtao Zhong",
                "firstName": "Hongtao",
                "lastName": "Zhong"
            },
            {
                "id": 37088388511,
                "preferredName": "Yunsong Tao",
                "firstName": "Yunsong",
                "lastName": "Tao"
            },
            {
                "id": 37272195200,
                "preferredName": "Fei Qiao",
                "firstName": "Fei",
                "lastName": "Qiao"
            },
            {
                "id": 37291236500,
                "preferredName": "Huazhong Yang",
                "firstName": "Huazhong",
                "lastName": "Yang"
            },
            {
                "id": 37085343534,
                "preferredName": "Xueqing Li",
                "firstName": "Xueqing",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181288",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073512",
        "articleTitle": "A Self-Timing Voltage-Mode Sense Amplifier for STT-MRAM Sensing Yield Improvement",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088388765,
                "preferredName": "Yongliang Zhou",
                "firstName": "Yongliang",
                "lastName": "Zhou"
            },
            {
                "id": 37086587914,
                "preferredName": "Menglin Han",
                "firstName": "Menglin",
                "lastName": "Han"
            },
            {
                "id": 37088391271,
                "preferredName": "Mingyue Liu",
                "firstName": "Mingyue",
                "lastName": "Liu"
            },
            {
                "id": 37072611300,
                "preferredName": "Hao Cai",
                "firstName": "Hao",
                "lastName": "Cai"
            },
            {
                "id": 38542157000,
                "preferredName": "Bo Liu",
                "firstName": "Bo",
                "lastName": "Liu"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181289",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073235",
        "articleTitle": "An Energy-Efficient Architecture for Accelerating Inference of Memory-Augmented Neural Networks",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086490673,
                "preferredName": "Jianxun Yang",
                "firstName": "Jianxun",
                "lastName": "Yang"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37088390847,
                "preferredName": "Jin Zhang",
                "firstName": "Jin",
                "lastName": "Zhang"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            },
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.181292",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073202",
        "articleTitle": "Comprehensive Pulse Shape Induced Failure Analysis in Voltage-Controlled MRAM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37088391271,
                "preferredName": "Mingyue Liu",
                "firstName": "Mingyue",
                "lastName": "Liu"
            },
            {
                "id": 37072611300,
                "preferredName": "Hao Cai",
                "firstName": "Hao",
                "lastName": "Cai"
            },
            {
                "id": 37086587914,
                "preferredName": "Menglin Han",
                "firstName": "Menglin",
                "lastName": "Han"
            },
            {
                "id": 37088391468,
                "preferredName": "Lei Xie",
                "firstName": "Lei",
                "lastName": "Xie"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            },
            {
                "id": 37275153700,
                "preferredName": "Lirida Naviner",
                "firstName": "Lirida",
                "lastName": "Naviner"
            }
        ]
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.9073649",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073649",
        "articleTitle": "[NANOARCH 2019 Copyright notice]",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "i",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.9073518",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073518",
        "articleTitle": "[NANOARCH 2019 Front cover]",
        "volume": null,
        "issue": null,
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.9073638",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073638",
        "articleTitle": "NANOARCH 2019 Title Page",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "i",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.9073207",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073207",
        "articleTitle": "NANOARCH 2019 Program",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "xviii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.9073643",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073643",
        "articleTitle": "NANOARCH 2019 List of Authors",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "ii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    },
    {
        "publicationNumber": "9060423",
        "doi": "10.1109/NANOARCH47378.2019.9073630",
        "publicationYear": "2019",
        "publicationDate": "17-19 July 2019",
        "articleNumber": "9073630",
        "articleTitle": "NANOARCH 2019 Contents",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "iii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    }
]