# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_aula01.srcs/sources_1/new/Variaveis_exemplo.vhd"
vhdl xil_defaultlib  "../../../project_aula01.srcs/sim_1/new/testbench.vhd"

# Do not sort compile order
nosort
