;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @-721, 103
	ADD @127, 106
	SUB @121, 103
	ADD @127, 106
	SLT 210, 36
	SUB @121, 103
	JMP <127, 106
	JMN @12, #200
	SUB 12, @10
	MOV -1, <-20
	SUB @12, @10
	SUB @121, 106
	SUB #12, @200
	SUB 12, @10
	SLT <300, 90
	JMP -207, @-120
	SUB @121, 103
	SUB @0, @2
	SUB @-127, 100
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	JMN -1, @-20
	SUB @-127, 100
	ADD -207, <-120
	SUB @127, 106
	SPL 0, <332
	SUB @12, <16
	SUB 1, <1
	SUB @127, 106
	CMP -207, <-120
	SUB #22, @600
	ADD 210, 36
	SPL 0, <332
	ADD 210, 31
	JMP @72, #206
	JMN @12, #200
	SLT <300, 90
	JMN -1, @-20
	SLT <300, 90
	ADD #270, <1
	SUB #72, @260
	SUB 1, <1
	MOV -1, <-20
