AArch64 PPCOA4b
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z; 1:X7=x;
}
P0           | P1                  ;
MOV W0,#1    | LDR W0,[X1]         ;
STR W0,[X1]  | MOV W2,#1           ;
MOV W2,#1    | CBZ W0,over         ;
STLR W2,[X3] | MOV W2,#2           ;
             | over:               ;
             | STR W2,[X3]         ;
             | LDR W4,[X3]         ;
             | EOR W5,W4,W4        ;
             | LDR W6,[X7,W5,SXTW] ;
exists (1:X0=1 /\ 1:X4=2 /\ 1:X6=0)

(*which is also permitted and observed on existing silicon.*)
