Time(ns)  Input  Rising  Falling  Any
   20000     0      0       0       0
   30000     0      0       0       0
   40000     0      0       0       0
   50000     1      0       0       0
   60000     1      1       0       1
   70000     1      0       0       0
   80000     1      0       0       0
   90000     0      0       0       0
  100000     0      0       1       1
  110000     0      0       0       0
  120000     1      0       0       0
  130000     1      1       0       1
  140000     0      0       0       0
  150000     0      0       1       1
  160000     0      0       0       0
  170000     1      0       0       0
  180000     1      1       0       1
  190000     1      0       0       0
  200000     1      0       0       0
  210000     1      0       0       0
  220000     0      0       0       0
  230000     0      0       1       1
  240000     0      0       0       0
  250000     0      0       0       0
  260000     0      0       0       0
  270000     1      0       0       0
  280000     1      1       0       1
  290000     1      0       0       0
  300000     1      0       0       0
  310000     1      0       0       0

Simulation complete!
- edge_detector.v:82: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.037 devel
- Verilator: $finish at 310ns; walltime 0.001 s; speed 202.456 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 57 MB
