
SKadkhodayanLab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039b4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08003b64  08003b64  00004b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c0c  08003c0c  00005070  2**0
                  CONTENTS
  4 .ARM          00000008  08003c0c  08003c0c  00004c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c14  08003c14  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c14  08003c14  00004c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c18  08003c18  00004c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08003c1c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005070  2**0
                  CONTENTS
 10 .bss          000002b8  20000070  20000070  00005070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000328  20000328  00005070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007a85  00000000  00000000  000050a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b97  00000000  00000000  0000cb25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  0000e6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005e4  00000000  00000000  0000eed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e74  00000000  00000000  0000f4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ad17  00000000  00000000  00033330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2657  00000000  00000000  0003e047  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011069e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000028b0  00000000  00000000  001106e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00112f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003b4c 	.word	0x08003b4c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08003b4c 	.word	0x08003b4c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <greenLEDInit>:
#include "stm32f4xx_hal_gpio.h"

// Create name array for AppDelay
uint32_t nameArray[NAMELENGTH] = {'S', 'E', 'A', 'N'};

void greenLEDInit() {
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0

    // Initialize the green LED
    LED_Init(LED_GREEN_PIN);
 8000594:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000598:	f000 fa62 	bl	8000a60 <LED_Init>
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}

080005a0 <applicationInit>:
			destinationArray[j] = sean[j];
		}
	}
}

void applicationInit() {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0

    // Initialize Gyro
    Gyro_Init();
 80005a4:	f000 f87e 	bl	80006a4 <Gyro_Init>

    //Initialize LED
    greenLEDInit();
 80005a8:	f7ff fff2 	bl	8000590 <greenLEDInit>

    // Initialize the GPIOA clock
	User_Button_Enable_Clock();
 80005ac:	f000 f842 	bl	8000634 <User_Button_Enable_Clock>

    // Add Gyro ID event to scheduler
    addSchedulerEvent(APP_DELAY_FLAG_EVENT);
 80005b0:	2010      	movs	r0, #16
 80005b2:	f000 faab 	bl	8000b0c <addSchedulerEvent>

    // Add Gyro power on event to scheduler
    addSchedulerEvent(DEVICE_ID_AND_TEMP_EVENT);
 80005b6:	2020      	movs	r0, #32
 80005b8:	f000 faa8 	bl	8000b0c <addSchedulerEvent>

    // Compiler flags to only compile interrupt code if the flag is 1
    #if USE_INTERRUPT_FOR_BUTTON == 1

        // Initialize the user button as an interrupt
        InitializeUserButtonAsInterrupt();
 80005bc:	f000 f802 	bl	80005c4 <InitializeUserButtonAsInterrupt>
        // Add button polling event to scheduler
        addSchedulerEvent(POLL_BUTTON_EVENT);

    #endif

}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <InitializeUserButtonAsInterrupt>:

// Compiler flags to only compile interrupt code if the flag is 1
#if USE_INTERRUPT_FOR_BUTTON == 1

void InitializeUserButtonAsInterrupt() {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
    
    // Initialize the user button as an interrupt
    User_Button_Interrupt_Enable();
 80005c8:	f000 f84e 	bl	8000668 <User_Button_Interrupt_Enable>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler() {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0

    // Disable the interrupt so it doesn't trigger during execution
    NVIC_Disable_Interrupt(EXTI0_IRQ_NUM);
 80005d4:	2006      	movs	r0, #6
 80005d6:	f000 fa0f 	bl	80009f8 <NVIC_Disable_Interrupt>

    // Get the Gyro ID
    getGyroID();
 80005da:	f000 f80d 	bl	80005f8 <getGyroID>

    // Get the Gyro temperature
    getGyroTemperature();
 80005de:	f000 f817 	bl	8000610 <getGyroTemperature>

    // Toggle Green LED
    //toggleGreenLED();

    // Clear the pending bit to allow for another interrupt in the future
    NVIC_Clear_Pending_EXTI_Bit(USER_BUTTON_PIN);
 80005e2:	2000      	movs	r0, #0
 80005e4:	f000 fa24 	bl	8000a30 <NVIC_Clear_Pending_EXTI_Bit>

    // Clear the pending interrupt in the NVIC register to prevent another 
    NVIC_Clear_Pending_Interrupt(EXTI0_IRQ_NUM);
 80005e8:	2006      	movs	r0, #6
 80005ea:	f000 fa13 	bl	8000a14 <NVIC_Clear_Pending_Interrupt>

    // Re-enable the interrupt
    NVIC_Enable_Interrupt(EXTI0_IRQ_NUM);
 80005ee:	2006      	movs	r0, #6
 80005f0:	f000 f9f4 	bl	80009dc <NVIC_Enable_Interrupt>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <getGyroID>:

#endif

void getGyroID(){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
    
    Gyro_GetID();
 80005fc:	f000 f8d6 	bl	80007ac <Gyro_GetID>
}
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}

08000604 <powerOnGyro>:

void powerOnGyro(){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
    
    Gyro_PowerON();
 8000608:	f000 f904 	bl	8000814 <Gyro_PowerON>
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}

08000610 <getGyroTemperature>:

void getGyroTemperature(){
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
    
    Gyro_GetTemperature();
 8000614:	f000 f916 	bl	8000844 <Gyro_GetTemperature>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}

0800061c <configureGyro>:

void configureGyro(){
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
    
    Gyro_Config();
 8000620:	f000 f944 	bl	80008ac <Gyro_Config>
}
 8000624:	bf00      	nop
 8000626:	bd80      	pop	{r7, pc}

08000628 <getGyroConfiguration>:

void getGyroConfiguration(){
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
    
    Gyro_ReadConfig();
 800062c:	f000 f964 	bl	80008f8 <Gyro_ReadConfig>
}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}

08000634 <User_Button_Enable_Clock>:

//GPIO_PinConfig_t GPIOConfig = {0};

GPIO_InitTypeDef GPIOConfigH = {0};

void User_Button_Enable_Clock() {
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
    // Enable the clock for the user button
//    RCC->AHB1ENR |= (1 << USER_BUTTON_PORT);

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	2300      	movs	r3, #0
 800063c:	607b      	str	r3, [r7, #4]
 800063e:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <User_Button_Enable_Clock+0x30>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	4a08      	ldr	r2, [pc, #32]	@ (8000664 <User_Button_Enable_Clock+0x30>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6313      	str	r3, [r2, #48]	@ 0x30
 800064a:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <User_Button_Enable_Clock+0x30>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800

08000668 <User_Button_Interrupt_Enable>:
	else {
		return false;
	}
}

void User_Button_Interrupt_Enable() {
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
//    GPIOConfig.PinMode = GPIO_PinMode_Input;
//    GPIOConfig.PinSpeed = GPIO_Speed_Medium;
//    GPIOConfig.PinPuPdControl = GPIO_PUPDR_PD;
//    GPIOConfig.PinInterruptMode = GPIO_PinInterrupt_RisingFallingEdge;

	GPIOConfigH.Pin = GPIO_PIN_0;
 800066c:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <User_Button_Interrupt_Enable+0x34>)
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]
	GPIOConfigH.Mode = GPIO_MODE_IT_RISING;
 8000672:	4b0a      	ldr	r3, [pc, #40]	@ (800069c <User_Button_Interrupt_Enable+0x34>)
 8000674:	f44f 1288 	mov.w	r2, #1114112	@ 0x110000
 8000678:	605a      	str	r2, [r3, #4]
	GPIOConfigH.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800067a:	4b08      	ldr	r3, [pc, #32]	@ (800069c <User_Button_Interrupt_Enable+0x34>)
 800067c:	2201      	movs	r2, #1
 800067e:	60da      	str	r2, [r3, #12]
	GPIOConfigH.Pull = GPIO_PULLDOWN;
 8000680:	4b06      	ldr	r3, [pc, #24]	@ (800069c <User_Button_Interrupt_Enable+0x34>)
 8000682:	2202      	movs	r2, #2
 8000684:	609a      	str	r2, [r3, #8]

    // Enable the clock for the user button
    User_Button_Enable_Clock();
 8000686:	f7ff ffd5 	bl	8000634 <User_Button_Enable_Clock>

    // Initialize the GPIO Pin
//    GPIO_Init(GPIOA, GPIOConfig);

    HAL_GPIO_Init(GPIOA, &GPIOConfigH);
 800068a:	4904      	ldr	r1, [pc, #16]	@ (800069c <User_Button_Interrupt_Enable+0x34>)
 800068c:	4804      	ldr	r0, [pc, #16]	@ (80006a0 <User_Button_Interrupt_Enable+0x38>)
 800068e:	f000 fe03 	bl	8001298 <HAL_GPIO_Init>

    // Enable the interrupt in the EXTI register
//    GPIO_InterruptConfig(6, ENABLE);

    HAL_NVIC_EnableIRQ(EXTI0_IRQ_NUM);
 8000692:	2006      	movs	r0, #6
 8000694:	f000 fdc9 	bl	800122a <HAL_NVIC_EnableIRQ>
}
 8000698:	bf00      	nop
 800069a:	bd80      	pop	{r7, pc}
 800069c:	2000008c 	.word	0x2000008c
 80006a0:	40020000 	.word	0x40020000

080006a4 <Gyro_Init>:

// MSB First Bit Structure in uint16_t
// SPI Send Structure for Gyro |(DATA)|(READ/WRITE)|(MS)|(ADDRESS)|
//                  Bit Number | 16-9 |      8     |  7 |   6-0   |

void Gyro_Init(){
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0

	// Enable GPIOF Clock
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	4b38      	ldr	r3, [pc, #224]	@ (8000790 <Gyro_Init+0xec>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	4a37      	ldr	r2, [pc, #220]	@ (8000790 <Gyro_Init+0xec>)
 80006b4:	f043 0320 	orr.w	r3, r3, #32
 80006b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ba:	4b35      	ldr	r3, [pc, #212]	@ (8000790 <Gyro_Init+0xec>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	f003 0320 	and.w	r3, r3, #32
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]

	// GPIOF Configuration
	GPIOFstruct.Pin = SPI5_SCK_PIN | SPI5_MISO_PIN | SPI5_MOSI_PIN;
 80006c6:	4b33      	ldr	r3, [pc, #204]	@ (8000794 <Gyro_Init+0xf0>)
 80006c8:	f44f 7260 	mov.w	r2, #896	@ 0x380
 80006cc:	601a      	str	r2, [r3, #0]
	GPIOFstruct.Mode = GPIO_MODE_AF_PP;
 80006ce:	4b31      	ldr	r3, [pc, #196]	@ (8000794 <Gyro_Init+0xf0>)
 80006d0:	2202      	movs	r2, #2
 80006d2:	605a      	str	r2, [r3, #4]
	GPIOFstruct.Alternate = GPIO_AF5_SPI5;
 80006d4:	4b2f      	ldr	r3, [pc, #188]	@ (8000794 <Gyro_Init+0xf0>)
 80006d6:	2205      	movs	r2, #5
 80006d8:	611a      	str	r2, [r3, #16]
	GPIOFstruct.Pull = GPIO_NOPULL;
 80006da:	4b2e      	ldr	r3, [pc, #184]	@ (8000794 <Gyro_Init+0xf0>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
	GPIOFstruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	4b2c      	ldr	r3, [pc, #176]	@ (8000794 <Gyro_Init+0xf0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOF, &GPIOFstruct);
 80006e6:	492b      	ldr	r1, [pc, #172]	@ (8000794 <Gyro_Init+0xf0>)
 80006e8:	482b      	ldr	r0, [pc, #172]	@ (8000798 <Gyro_Init+0xf4>)
 80006ea:	f000 fdd5 	bl	8001298 <HAL_GPIO_Init>

	// Enable GPIOC Clock
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	603b      	str	r3, [r7, #0]
 80006f2:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <Gyro_Init+0xec>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a26      	ldr	r2, [pc, #152]	@ (8000790 <Gyro_Init+0xec>)
 80006f8:	f043 0304 	orr.w	r3, r3, #4
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b24      	ldr	r3, [pc, #144]	@ (8000790 <Gyro_Init+0xec>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0304 	and.w	r3, r3, #4
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	683b      	ldr	r3, [r7, #0]

	// GPIOC Configuration
	GPIOCstruct.Pin = NCS_MEMS_SPI_PIN;
 800070a:	4b24      	ldr	r3, [pc, #144]	@ (800079c <Gyro_Init+0xf8>)
 800070c:	2202      	movs	r2, #2
 800070e:	601a      	str	r2, [r3, #0]
	GPIOCstruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000710:	4b22      	ldr	r3, [pc, #136]	@ (800079c <Gyro_Init+0xf8>)
 8000712:	2211      	movs	r2, #17
 8000714:	605a      	str	r2, [r3, #4]
	GPIOCstruct.Alternate = GPIO_AF5_SPI5;
 8000716:	4b21      	ldr	r3, [pc, #132]	@ (800079c <Gyro_Init+0xf8>)
 8000718:	2205      	movs	r2, #5
 800071a:	611a      	str	r2, [r3, #16]
	GPIOCstruct.Pull = GPIO_PULLUP;
 800071c:	4b1f      	ldr	r3, [pc, #124]	@ (800079c <Gyro_Init+0xf8>)
 800071e:	2201      	movs	r2, #1
 8000720:	609a      	str	r2, [r3, #8]
	GPIOCstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000722:	4b1e      	ldr	r3, [pc, #120]	@ (800079c <Gyro_Init+0xf8>)
 8000724:	2202      	movs	r2, #2
 8000726:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIOCstruct);
 8000728:	491c      	ldr	r1, [pc, #112]	@ (800079c <Gyro_Init+0xf8>)
 800072a:	481d      	ldr	r0, [pc, #116]	@ (80007a0 <Gyro_Init+0xfc>)
 800072c:	f000 fdb4 	bl	8001298 <HAL_GPIO_Init>
	Gyro_DisableSlaveComms();
 8000730:	f000 f948 	bl	80009c4 <Gyro_DisableSlaveComms>

	// SPI5 Configuration
	SPI.Instance = SPI5;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <Gyro_Init+0x100>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	@ (80007a8 <Gyro_Init+0x104>)
 8000738:	601a      	str	r2, [r3, #0]
	SPI.Init.Mode = SPI_MODE_MASTER;
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <Gyro_Init+0x100>)
 800073c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000740:	605a      	str	r2, [r3, #4]
	SPI.Init.Direction = SPI_DIRECTION_2LINES;
 8000742:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <Gyro_Init+0x100>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
	SPI.Init.DataSize = SPI_DATASIZE_8BIT;					// 2 x 8bit package send
 8000748:	4b16      	ldr	r3, [pc, #88]	@ (80007a4 <Gyro_Init+0x100>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
	SPI.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800074e:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <Gyro_Init+0x100>)
 8000750:	2202      	movs	r2, #2
 8000752:	611a      	str	r2, [r3, #16]
	SPI.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000754:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <Gyro_Init+0x100>)
 8000756:	2201      	movs	r2, #1
 8000758:	615a      	str	r2, [r3, #20]
	SPI.Init.NSS = SPI_NSS_SOFT;
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <Gyro_Init+0x100>)
 800075c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000760:	619a      	str	r2, [r3, #24]
	SPI.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000762:	4b10      	ldr	r3, [pc, #64]	@ (80007a4 <Gyro_Init+0x100>)
 8000764:	2228      	movs	r2, #40	@ 0x28
 8000766:	61da      	str	r2, [r3, #28]
	SPI.Init.FirstBit = SPI_FIRSTBIT_MSB;					// MSB First bit reads from left to right
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <Gyro_Init+0x100>)
 800076a:	2200      	movs	r2, #0
 800076c:	621a      	str	r2, [r3, #32]
	SPI.Init.TIMode = SPI_TIMODE_DISABLE;
 800076e:	4b0d      	ldr	r3, [pc, #52]	@ (80007a4 <Gyro_Init+0x100>)
 8000770:	2200      	movs	r2, #0
 8000772:	625a      	str	r2, [r3, #36]	@ 0x24
	SPI.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000774:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <Gyro_Init+0x100>)
 8000776:	2200      	movs	r2, #0
 8000778:	629a      	str	r2, [r3, #40]	@ 0x28
	SPI.Init.CRCPolynomial = 0;
 800077a:	4b0a      	ldr	r3, [pc, #40]	@ (80007a4 <Gyro_Init+0x100>)
 800077c:	2200      	movs	r2, #0
 800077e:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_SPI_Init(&SPI);
 8000780:	4808      	ldr	r0, [pc, #32]	@ (80007a4 <Gyro_Init+0x100>)
 8000782:	f001 fbcb 	bl	8001f1c <HAL_SPI_Init>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800
 8000794:	200000a0 	.word	0x200000a0
 8000798:	40021400 	.word	0x40021400
 800079c:	200000b4 	.word	0x200000b4
 80007a0:	40020800 	.word	0x40020800
 80007a4:	200000c8 	.word	0x200000c8
 80007a8:	40015000 	.word	0x40015000

080007ac <Gyro_GetID>:

void Gyro_GetID() {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af02      	add	r7, sp, #8

	// Create Send Data to read the WHO_AM_I register
	uint16_t dataSend = (0 << 8) | (READ << 7) | (0 << 6) | (WHO_AM_I);		// Send |00000000|1|0|001111| to WHO_AM_I
 80007b2:	238f      	movs	r3, #143	@ 0x8f
 80007b4:	80bb      	strh	r3, [r7, #4]
	uint16_t dataReceive = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	807b      	strh	r3, [r7, #2]
	uint8_t parsedReceive;

	// Send data once the communication line is low
	Gyro_EnableSlaveComms();
 80007ba:	f000 f8f7 	bl	80009ac <Gyro_EnableSlaveComms>
	while (HAL_GPIO_ReadPin(GPIOC,NCS_MEMS_SPI_PIN) != GPIO_PIN_RESET);
 80007be:	bf00      	nop
 80007c0:	2102      	movs	r1, #2
 80007c2:	4810      	ldr	r0, [pc, #64]	@ (8000804 <Gyro_GetID+0x58>)
 80007c4:	f000 ff14 	bl	80015f0 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1f8      	bne.n	80007c0 <Gyro_GetID+0x14>
	HALStatus = HAL_SPI_TransmitReceive(&SPI, (uint8_t*) &dataSend, (uint8_t*) &dataReceive, 2, TIMEOUT);
 80007ce:	1cba      	adds	r2, r7, #2
 80007d0:	1d39      	adds	r1, r7, #4
 80007d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2302      	movs	r3, #2
 80007da:	480b      	ldr	r0, [pc, #44]	@ (8000808 <Gyro_GetID+0x5c>)
 80007dc:	f001 fd6b 	bl	80022b6 <HAL_SPI_TransmitReceive>
 80007e0:	4603      	mov	r3, r0
 80007e2:	461a      	mov	r2, r3
 80007e4:	4b09      	ldr	r3, [pc, #36]	@ (800080c <Gyro_GetID+0x60>)
 80007e6:	701a      	strb	r2, [r3, #0]
	Gyro_DisableSlaveComms();
 80007e8:	f000 f8ec 	bl	80009c4 <Gyro_DisableSlaveComms>

	// Parse the Incoming Data by taking the second byte(data)
	parsedReceive = ((uint8_t*)&dataReceive)[1];
 80007ec:	78fb      	ldrb	r3, [r7, #3]
 80007ee:	71fb      	strb	r3, [r7, #7]

	// Print ID in hex format
	printf("\nDevice ID: %x \n", parsedReceive);
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	4619      	mov	r1, r3
 80007f4:	4806      	ldr	r0, [pc, #24]	@ (8000810 <Gyro_GetID+0x64>)
 80007f6:	f002 fb3b 	bl	8002e70 <iprintf>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020800 	.word	0x40020800
 8000808:	200000c8 	.word	0x200000c8
 800080c:	20000120 	.word	0x20000120
 8000810:	08003b64 	.word	0x08003b64

08000814 <Gyro_PowerON>:

void Gyro_PowerON() {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0

	// Create Send Data to enable Power Down Mode (1000)
	uint16_t dataSend = (0x8 << 8) | (WRITE << 7) | (0 << 6) | (CTRL_REG1);		// Send |00001000|0|0|100000| to CTRL_REG1
 800081a:	f44f 6302 	mov.w	r3, #2080	@ 0x820
 800081e:	80fb      	strh	r3, [r7, #6]

	Gyro_EnableSlaveComms();
 8000820:	f000 f8c4 	bl	80009ac <Gyro_EnableSlaveComms>
	HAL_SPI_Transmit(&SPI, (uint8_t*)&dataSend, 2, TIMEOUT);
 8000824:	1db9      	adds	r1, r7, #6
 8000826:	f241 3388 	movw	r3, #5000	@ 0x1388
 800082a:	2202      	movs	r2, #2
 800082c:	4804      	ldr	r0, [pc, #16]	@ (8000840 <Gyro_PowerON+0x2c>)
 800082e:	f001 fbfe 	bl	800202e <HAL_SPI_Transmit>
	Gyro_DisableSlaveComms();
 8000832:	f000 f8c7 	bl	80009c4 <Gyro_DisableSlaveComms>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	200000c8 	.word	0x200000c8

08000844 <Gyro_GetTemperature>:

void Gyro_GetTemperature() {
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af02      	add	r7, sp, #8
	// Create Send Data to read the OUT_TEMP register
	uint16_t dataSend = (0 << 8) | (READ << 7) | (0 << 6) | (OUT_TEMP);		// Send |00000000|1|0|001111| to OUT_TEMP
 800084a:	23a6      	movs	r3, #166	@ 0xa6
 800084c:	80bb      	strh	r3, [r7, #4]
	uint16_t dataReceive = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	807b      	strh	r3, [r7, #2]
	uint8_t parsedReceive;

	// Send data once the communication line is low
	Gyro_EnableSlaveComms();
 8000852:	f000 f8ab 	bl	80009ac <Gyro_EnableSlaveComms>
	while (HAL_GPIO_ReadPin(GPIOC,NCS_MEMS_SPI_PIN) != GPIO_PIN_RESET);
 8000856:	bf00      	nop
 8000858:	2102      	movs	r1, #2
 800085a:	4810      	ldr	r0, [pc, #64]	@ (800089c <Gyro_GetTemperature+0x58>)
 800085c:	f000 fec8 	bl	80015f0 <HAL_GPIO_ReadPin>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d1f8      	bne.n	8000858 <Gyro_GetTemperature+0x14>
	HALStatus = HAL_SPI_TransmitReceive(&SPI, (uint8_t*) &dataSend, (uint8_t*) &dataReceive, 2, TIMEOUT);
 8000866:	1cba      	adds	r2, r7, #2
 8000868:	1d39      	adds	r1, r7, #4
 800086a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800086e:	9300      	str	r3, [sp, #0]
 8000870:	2302      	movs	r3, #2
 8000872:	480b      	ldr	r0, [pc, #44]	@ (80008a0 <Gyro_GetTemperature+0x5c>)
 8000874:	f001 fd1f 	bl	80022b6 <HAL_SPI_TransmitReceive>
 8000878:	4603      	mov	r3, r0
 800087a:	461a      	mov	r2, r3
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <Gyro_GetTemperature+0x60>)
 800087e:	701a      	strb	r2, [r3, #0]
	Gyro_DisableSlaveComms();
 8000880:	f000 f8a0 	bl	80009c4 <Gyro_DisableSlaveComms>

	// Parse the Incoming Data by taking the second byte(data)
	parsedReceive = ((uint8_t*)&dataReceive)[1];
 8000884:	78fb      	ldrb	r3, [r7, #3]
 8000886:	71fb      	strb	r3, [r7, #7]

	// Print ID in hex format
	printf("Temperature: %d \n", parsedReceive);
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	4619      	mov	r1, r3
 800088c:	4806      	ldr	r0, [pc, #24]	@ (80008a8 <Gyro_GetTemperature+0x64>)
 800088e:	f002 faef 	bl	8002e70 <iprintf>

}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40020800 	.word	0x40020800
 80008a0:	200000c8 	.word	0x200000c8
 80008a4:	20000120 	.word	0x20000120
 80008a8:	08003b78 	.word	0x08003b78

080008ac <Gyro_Config>:

void Gyro_Config() {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0

	// Create Send Data to put module in normal mode
	uint16_t dataSend = (0x8 << 8) | (WRITE << 7) | (0 << 6) | (CTRL_REG1);		// Send |00001000|0|0|100000| to CTRL_REG1
 80008b2:	f44f 6302 	mov.w	r3, #2080	@ 0x820
 80008b6:	80fb      	strh	r3, [r7, #6]

	Gyro_EnableSlaveComms();
 80008b8:	f000 f878 	bl	80009ac <Gyro_EnableSlaveComms>
	HAL_SPI_Transmit(&SPI, (uint8_t*) &dataSend, 2, TIMEOUT);
 80008bc:	1db9      	adds	r1, r7, #6
 80008be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008c2:	2202      	movs	r2, #2
 80008c4:	480b      	ldr	r0, [pc, #44]	@ (80008f4 <Gyro_Config+0x48>)
 80008c6:	f001 fbb2 	bl	800202e <HAL_SPI_Transmit>
	Gyro_DisableSlaveComms();
 80008ca:	f000 f87b 	bl	80009c4 <Gyro_DisableSlaveComms>


	// Create Send Data to reboot memory content
	dataSend = (0x80 << 8) | (WRITE << 7) | (0 << 6) | (CTRL_REG5);				// Send |10000000|0|0|100100| to CTRL_REG5
 80008ce:	f248 0324 	movw	r3, #32804	@ 0x8024
 80008d2:	80fb      	strh	r3, [r7, #6]

	Gyro_EnableSlaveComms();
 80008d4:	f000 f86a 	bl	80009ac <Gyro_EnableSlaveComms>
	HAL_SPI_Transmit(&SPI, (uint8_t*) &dataSend, 2, TIMEOUT);
 80008d8:	1db9      	adds	r1, r7, #6
 80008da:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008de:	2202      	movs	r2, #2
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <Gyro_Config+0x48>)
 80008e2:	f001 fba4 	bl	800202e <HAL_SPI_Transmit>
	Gyro_DisableSlaveComms();
 80008e6:	f000 f86d 	bl	80009c4 <Gyro_DisableSlaveComms>

}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200000c8 	.word	0x200000c8

080008f8 <Gyro_ReadConfig>:

void Gyro_ReadConfig() {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af02      	add	r7, sp, #8
	// Create Send Data to read the CTRL_REG1 register
	uint16_t dataSend = (0) | (READ << 7) | (0 << 6) | (CTRL_REG1);		// Send |00000000|1|0|100000| to CTRL_REG1
 80008fe:	23a0      	movs	r3, #160	@ 0xa0
 8000900:	80bb      	strh	r3, [r7, #4]
	uint16_t dataReceive = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	807b      	strh	r3, [r7, #2]
	uint8_t parsedReceive;

	// Send data once the communication line is low
	Gyro_EnableSlaveComms();
 8000906:	f000 f851 	bl	80009ac <Gyro_EnableSlaveComms>
	while (HAL_GPIO_ReadPin(GPIOC,NCS_MEMS_SPI_PIN) != GPIO_PIN_RESET);
 800090a:	bf00      	nop
 800090c:	2102      	movs	r1, #2
 800090e:	4822      	ldr	r0, [pc, #136]	@ (8000998 <Gyro_ReadConfig+0xa0>)
 8000910:	f000 fe6e 	bl	80015f0 <HAL_GPIO_ReadPin>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d1f8      	bne.n	800090c <Gyro_ReadConfig+0x14>
	HALStatus = HAL_SPI_TransmitReceive(&SPI, (uint8_t*) &dataSend, (uint8_t*) &dataReceive, 2, TIMEOUT);
 800091a:	1cba      	adds	r2, r7, #2
 800091c:	1d39      	adds	r1, r7, #4
 800091e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	2302      	movs	r3, #2
 8000926:	481d      	ldr	r0, [pc, #116]	@ (800099c <Gyro_ReadConfig+0xa4>)
 8000928:	f001 fcc5 	bl	80022b6 <HAL_SPI_TransmitReceive>
 800092c:	4603      	mov	r3, r0
 800092e:	461a      	mov	r2, r3
 8000930:	4b1b      	ldr	r3, [pc, #108]	@ (80009a0 <Gyro_ReadConfig+0xa8>)
 8000932:	701a      	strb	r2, [r3, #0]
	Gyro_DisableSlaveComms();
 8000934:	f000 f846 	bl	80009c4 <Gyro_DisableSlaveComms>

	// Parse the Incoming Data by taking the second byte(data)
	parsedReceive = ((uint8_t*)&dataReceive)[1];
 8000938:	78fb      	ldrb	r3, [r7, #3]
 800093a:	71fb      	strb	r3, [r7, #7]

	// Print ID in hex format
	printf("CTRL_REG1: %x \n", parsedReceive);
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	4619      	mov	r1, r3
 8000940:	4818      	ldr	r0, [pc, #96]	@ (80009a4 <Gyro_ReadConfig+0xac>)
 8000942:	f002 fa95 	bl	8002e70 <iprintf>


	// Create Send Data to read the CTRL_REG5 register
	dataSend = (0) | (READ << 7) | (0 << 6) | (CTRL_REG5);		// Send |00000000|1|0|100100| to CTRL_REG5
 8000946:	23a4      	movs	r3, #164	@ 0xa4
 8000948:	80bb      	strh	r3, [r7, #4]
	dataReceive = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	807b      	strh	r3, [r7, #2]

	// Send data once the communication line is low
	Gyro_EnableSlaveComms();
 800094e:	f000 f82d 	bl	80009ac <Gyro_EnableSlaveComms>
	while (HAL_GPIO_ReadPin(GPIOC,NCS_MEMS_SPI_PIN) != GPIO_PIN_RESET);
 8000952:	bf00      	nop
 8000954:	2102      	movs	r1, #2
 8000956:	4810      	ldr	r0, [pc, #64]	@ (8000998 <Gyro_ReadConfig+0xa0>)
 8000958:	f000 fe4a 	bl	80015f0 <HAL_GPIO_ReadPin>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d1f8      	bne.n	8000954 <Gyro_ReadConfig+0x5c>
	HALStatus = HAL_SPI_TransmitReceive(&SPI, (uint8_t*) &dataSend, (uint8_t*) &dataReceive, 2, TIMEOUT);
 8000962:	1cba      	adds	r2, r7, #2
 8000964:	1d39      	adds	r1, r7, #4
 8000966:	f241 3388 	movw	r3, #5000	@ 0x1388
 800096a:	9300      	str	r3, [sp, #0]
 800096c:	2302      	movs	r3, #2
 800096e:	480b      	ldr	r0, [pc, #44]	@ (800099c <Gyro_ReadConfig+0xa4>)
 8000970:	f001 fca1 	bl	80022b6 <HAL_SPI_TransmitReceive>
 8000974:	4603      	mov	r3, r0
 8000976:	461a      	mov	r2, r3
 8000978:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <Gyro_ReadConfig+0xa8>)
 800097a:	701a      	strb	r2, [r3, #0]
	Gyro_DisableSlaveComms();
 800097c:	f000 f822 	bl	80009c4 <Gyro_DisableSlaveComms>

	// Parse the Incoming Data by taking the second byte(data)
	parsedReceive = ((uint8_t*)&dataReceive)[1];
 8000980:	78fb      	ldrb	r3, [r7, #3]
 8000982:	71fb      	strb	r3, [r7, #7]

	// Print ID in hex format
	printf("CTRL_REG5: %x \n", parsedReceive);
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	4619      	mov	r1, r3
 8000988:	4807      	ldr	r0, [pc, #28]	@ (80009a8 <Gyro_ReadConfig+0xb0>)
 800098a:	f002 fa71 	bl	8002e70 <iprintf>
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40020800 	.word	0x40020800
 800099c:	200000c8 	.word	0x200000c8
 80009a0:	20000120 	.word	0x20000120
 80009a4:	08003b8c 	.word	0x08003b8c
 80009a8:	08003b9c 	.word	0x08003b9c

080009ac <Gyro_EnableSlaveComms>:
	if(HALStatus != HAL_OK){
		APPLICATION_ASSERT(false);
	}
}

void Gyro_EnableSlaveComms() {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_PIN, GPIO_PIN_RESET); // Set to LOW to enable SPI mode Pin PC1
 80009b0:	2200      	movs	r2, #0
 80009b2:	2102      	movs	r1, #2
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <Gyro_EnableSlaveComms+0x14>)
 80009b6:	f000 fe33 	bl	8001620 <HAL_GPIO_WritePin>
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40020800 	.word	0x40020800

080009c4 <Gyro_DisableSlaveComms>:

void Gyro_DisableSlaveComms() {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_PIN, GPIO_PIN_SET); 	// Set to HIGH to disable SPI mode Pin PC1
 80009c8:	2201      	movs	r2, #1
 80009ca:	2102      	movs	r1, #2
 80009cc:	4802      	ldr	r0, [pc, #8]	@ (80009d8 <Gyro_DisableSlaveComms+0x14>)
 80009ce:	f000 fe27 	bl	8001620 <HAL_GPIO_WritePin>
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40020800 	.word	0x40020800

080009dc <NVIC_Enable_Interrupt>:
 *      Author: seank
 */

#include "InterruptControl.h"

void NVIC_Enable_Interrupt(uint8_t IRQnum) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
//    else {
//        // Enable the interrupt in the NVIC_ISER0 register
//        *NVIC_ISER1 |= (1 << (IRQnum % 32));
//    }

	HAL_NVIC_EnableIRQ(IRQnum);
 80009e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 fc1d 	bl	800122a <HAL_NVIC_EnableIRQ>
}
 80009f0:	bf00      	nop
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <NVIC_Disable_Interrupt>:

void NVIC_Disable_Interrupt(uint8_t IRQnum) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	71fb      	strb	r3, [r7, #7]
//    else {
//        // Disable the interrupt in the NVIC_ICER0 register
//        *NVIC_ICER1 |= (1 << (IRQnum % 32));
//    }

	HAL_NVIC_DisableIRQ(IRQnum);
 8000a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 fc1d 	bl	8001246 <HAL_NVIC_DisableIRQ>

}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <NVIC_Clear_Pending_Interrupt>:

void NVIC_Clear_Pending_Interrupt(uint8_t IRQnum) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
//    else {
//        // Clear the pending interrupt in the NVIC_ICPR0 register
//        *NVIC_ICPR1 |= (1 << (IRQnum % 32));
//    }

	HAL_NVIC_ClearPendingIRQ(IRQnum);
 8000a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fc29 	bl	800127a <HAL_NVIC_ClearPendingIRQ>

}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <NVIC_Clear_Pending_EXTI_Bit>:

	HAL_NVIC_SetPendingIRQ(IRQnum);

}

void NVIC_Clear_Pending_EXTI_Bit(uint8_t pinNum) {
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]

    // Clear the pending bit in the EXTI register
    EXTI->PR |= (1 << pinNum);
 8000a3a:	4b08      	ldr	r3, [pc, #32]	@ (8000a5c <NVIC_Clear_Pending_EXTI_Bit+0x2c>)
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	79fa      	ldrb	r2, [r7, #7]
 8000a40:	2101      	movs	r1, #1
 8000a42:	fa01 f202 	lsl.w	r2, r1, r2
 8000a46:	4611      	mov	r1, r2
 8000a48:	4a04      	ldr	r2, [pc, #16]	@ (8000a5c <NVIC_Clear_Pending_EXTI_Bit+0x2c>)
 8000a4a:	430b      	orrs	r3, r1
 8000a4c:	6153      	str	r3, [r2, #20]
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40013c00 	.word	0x40013c00

08000a60 <LED_Init>:
 *      Author: seank
 */

#include "LED_Driver.h"

void LED_Init(uint16_t LEDPin) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	80fb      	strh	r3, [r7, #6]

	// Instantiate a GPIO_PinConfig_t struct
	GPIO_InitTypeDef* GPIOConfigH = {0};
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	617b      	str	r3, [r7, #20]

	switch(LEDPin) {
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a74:	d022      	beq.n	8000abc <LED_Init+0x5c>
 8000a76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000a7a:	d13f      	bne.n	8000afc <LED_Init+0x9c>

	// Configure for Red LED
	case LED_RED_PIN:

		// Configure the GPIO struct to drive the red LED
		GPIOConfigH->Pin = LED_RED_PIN;
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a82:	601a      	str	r2, [r3, #0]
		GPIOConfigH->Mode = GPIO_MODE_OUTPUT_PP;
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	2201      	movs	r2, #1
 8000a88:	605a      	str	r2, [r3, #4]
		GPIOConfigH->Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	60da      	str	r2, [r3, #12]
		GPIOConfigH->Pull = GPIO_NOPULL;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]

		// Enable Corresponding GPIOG Clock
		__HAL_RCC_GPIOG_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <LED_Init+0xa4>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	4a19      	ldr	r2, [pc, #100]	@ (8000b04 <LED_Init+0xa4>)
 8000aa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa6:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <LED_Init+0xa4>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

		// Initialize the GPIO Pin
		HAL_GPIO_Init(GPIOG, GPIOConfigH);
 8000ab2:	6979      	ldr	r1, [r7, #20]
 8000ab4:	4814      	ldr	r0, [pc, #80]	@ (8000b08 <LED_Init+0xa8>)
 8000ab6:	f000 fbef 	bl	8001298 <HAL_GPIO_Init>

		break;
 8000aba:	e01f      	b.n	8000afc <LED_Init+0x9c>

	// Configure for Green LED
	case LED_GREEN_PIN:

		// Configure the GPIO struct to drive the green LED
		GPIOConfigH->Pin = LED_GREEN_PIN;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ac2:	601a      	str	r2, [r3, #0]
		GPIOConfigH->Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	605a      	str	r2, [r3, #4]
		GPIOConfigH->Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	2201      	movs	r2, #1
 8000ace:	60da      	str	r2, [r3, #12]
		GPIOConfigH->Pull = GPIO_NOPULL;
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]

		// Enable Corresponding GPIOG Clock
		__HAL_RCC_GPIOG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <LED_Init+0xa4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a09      	ldr	r2, [pc, #36]	@ (8000b04 <LED_Init+0xa4>)
 8000ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b07      	ldr	r3, [pc, #28]	@ (8000b04 <LED_Init+0xa4>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]

		// Initialize the GPIO Pin
		HAL_GPIO_Init(GPIOG, GPIOConfigH);
 8000af2:	6979      	ldr	r1, [r7, #20]
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <LED_Init+0xa8>)
 8000af6:	f000 fbcf 	bl	8001298 <HAL_GPIO_Init>

		break;
 8000afa:	bf00      	nop
	}
}
 8000afc:	bf00      	nop
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40023800 	.word	0x40023800
 8000b08:	40021800 	.word	0x40021800

08000b0c <addSchedulerEvent>:

#include "Scheduler.h"

uint32_t ScheduledEvents = 0;

void addSchedulerEvent(uint32_t event) {
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]

    // Add the event to the scheduled events
    ScheduledEvents |= event;
 8000b14:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <addSchedulerEvent+0x20>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	4a03      	ldr	r2, [pc, #12]	@ (8000b2c <addSchedulerEvent+0x20>)
 8000b1e:	6013      	str	r3, [r2, #0]
}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	20000124 	.word	0x20000124

08000b30 <getScheduledEvents>:

    // Remove the event from the scheduled events
    ScheduledEvents &= ~event;
}

uint32_t getScheduledEvents() {
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0

    // Return the scheduled events
    return ScheduledEvents;
 8000b34:	4b03      	ldr	r3, [pc, #12]	@ (8000b44 <getScheduledEvents+0x14>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	20000124 	.word	0x20000124

08000b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	initialise_monitor_handles();
 8000b4e:	f002 f84f 	bl	8002bf0 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b52:	f000 f99b 	bl	8000e8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b56:	f000 f815 	bl	8000b84 <SystemClock_Config>
  /* Initialize all configured peripherals */
  //MX_GPIO_Init();
  //MX_SPI5_Init();
  /* USER CODE BEGIN 2 */

  applicationInit();
 8000b5a:	f7ff fd21 	bl	80005a0 <applicationInit>
  powerOnGyro();
 8000b5e:	f7ff fd51 	bl	8000604 <powerOnGyro>
  HAL_Delay(1000);
 8000b62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b66:	f000 fa03 	bl	8000f70 <HAL_Delay>
  getGyroID();
 8000b6a:	f7ff fd45 	bl	80005f8 <getGyroID>
  configureGyro();
 8000b6e:	f7ff fd55 	bl	800061c <configureGyro>
  getGyroConfiguration();
 8000b72:	f7ff fd59 	bl	8000628 <getGyroConfiguration>
  getGyroTemperature();
 8000b76:	f7ff fd4b 	bl	8000610 <getGyroTemperature>

  uint32_t eventsToRun;
  eventsToRun = getScheduledEvents();
 8000b7a:	f7ff ffd9 	bl	8000b30 <getScheduledEvents>
 8000b7e:	6078      	str	r0, [r7, #4]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <main+0x38>

08000b84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b094      	sub	sp, #80	@ 0x50
 8000b88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8a:	f107 0320 	add.w	r3, r7, #32
 8000b8e:	2230      	movs	r2, #48	@ 0x30
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f002 f9c1 	bl	8002f1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b98:	f107 030c 	add.w	r3, r7, #12
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	4b29      	ldr	r3, [pc, #164]	@ (8000c54 <SystemClock_Config+0xd0>)
 8000bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb0:	4a28      	ldr	r2, [pc, #160]	@ (8000c54 <SystemClock_Config+0xd0>)
 8000bb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb8:	4b26      	ldr	r3, [pc, #152]	@ (8000c54 <SystemClock_Config+0xd0>)
 8000bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	4b23      	ldr	r3, [pc, #140]	@ (8000c58 <SystemClock_Config+0xd4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000bd0:	4a21      	ldr	r2, [pc, #132]	@ (8000c58 <SystemClock_Config+0xd4>)
 8000bd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bd6:	6013      	str	r3, [r2, #0]
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c58 <SystemClock_Config+0xd4>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000be4:	2302      	movs	r3, #2
 8000be6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000be8:	2301      	movs	r3, #1
 8000bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bec:	2310      	movs	r3, #16
 8000bee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000bf8:	2308      	movs	r3, #8
 8000bfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000bfc:	2332      	movs	r3, #50	@ 0x32
 8000bfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c00:	2304      	movs	r3, #4
 8000c02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c04:	2307      	movs	r3, #7
 8000c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c08:	f107 0320 	add.w	r3, r7, #32
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f000 fd21 	bl	8001654 <HAL_RCC_OscConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c18:	f000 f820 	bl	8000c5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c20:	2302      	movs	r3, #2
 8000c22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000c28:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000c2e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 ff82 	bl	8001b44 <HAL_RCC_ClockConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000c46:	f000 f809 	bl	8000c5c <Error_Handler>
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	3750      	adds	r7, #80	@ 0x50
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40007000 	.word	0x40007000

08000c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c60:	b672      	cpsid	i
}
 8000c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <Error_Handler+0x8>

08000c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	607b      	str	r3, [r7, #4]
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <HAL_MspInit+0x4c>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	4a0f      	ldr	r2, [pc, #60]	@ (8000cb4 <HAL_MspInit+0x4c>)
 8000c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb4 <HAL_MspInit+0x4c>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	603b      	str	r3, [r7, #0]
 8000c8e:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <HAL_MspInit+0x4c>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c92:	4a08      	ldr	r2, [pc, #32]	@ (8000cb4 <HAL_MspInit+0x4c>)
 8000c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_MspInit+0x4c>)
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ca2:	603b      	str	r3, [r7, #0]
 8000ca4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ca6:	2007      	movs	r0, #7
 8000ca8:	f000 fa98 	bl	80011dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40023800 	.word	0x40023800

08000cb8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	@ 0x28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a19      	ldr	r2, [pc, #100]	@ (8000d3c <HAL_SPI_MspInit+0x84>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d12c      	bne.n	8000d34 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	613b      	str	r3, [r7, #16]
 8000cde:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <HAL_SPI_MspInit+0x88>)
 8000ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ce2:	4a17      	ldr	r2, [pc, #92]	@ (8000d40 <HAL_SPI_MspInit+0x88>)
 8000ce4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <HAL_SPI_MspInit+0x88>)
 8000cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <HAL_SPI_MspInit+0x88>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a10      	ldr	r2, [pc, #64]	@ (8000d40 <HAL_SPI_MspInit+0x88>)
 8000d00:	f043 0320 	orr.w	r3, r3, #32
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <HAL_SPI_MspInit+0x88>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f003 0320 	and.w	r3, r3, #32
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000d12:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000d24:	2305      	movs	r3, #5
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d28:	f107 0314 	add.w	r3, r7, #20
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <HAL_SPI_MspInit+0x8c>)
 8000d30:	f000 fab2 	bl	8001298 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8000d34:	bf00      	nop
 8000d36:	3728      	adds	r7, #40	@ 0x28
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40015000 	.word	0x40015000
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40021400 	.word	0x40021400

08000d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <NMI_Handler+0x4>

08000d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <HardFault_Handler+0x4>

08000d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <MemManage_Handler+0x4>

08000d60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <BusFault_Handler+0x4>

08000d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <UsageFault_Handler+0x4>

08000d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9e:	f000 f8c7 	bl	8000f30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
	...

08000da8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db0:	4a14      	ldr	r2, [pc, #80]	@ (8000e04 <_sbrk+0x5c>)
 8000db2:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <_sbrk+0x60>)
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dbc:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <_sbrk+0x64>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d102      	bne.n	8000dca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc4:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <_sbrk+0x64>)
 8000dc6:	4a12      	ldr	r2, [pc, #72]	@ (8000e10 <_sbrk+0x68>)
 8000dc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dca:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <_sbrk+0x64>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d207      	bcs.n	8000de8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dd8:	f002 f8ee 	bl	8002fb8 <__errno>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	220c      	movs	r2, #12
 8000de0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000de2:	f04f 33ff 	mov.w	r3, #4294967295
 8000de6:	e009      	b.n	8000dfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000de8:	4b08      	ldr	r3, [pc, #32]	@ (8000e0c <_sbrk+0x64>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dee:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <_sbrk+0x64>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	4a05      	ldr	r2, [pc, #20]	@ (8000e0c <_sbrk+0x64>)
 8000df8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20030000 	.word	0x20030000
 8000e08:	00000400 	.word	0x00000400
 8000e0c:	20000128 	.word	0x20000128
 8000e10:	20000328 	.word	0x20000328

08000e14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e18:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <SystemInit+0x20>)
 8000e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e1e:	4a05      	ldr	r2, [pc, #20]	@ (8000e34 <SystemInit+0x20>)
 8000e20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000e38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e70 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e3c:	f7ff ffea 	bl	8000e14 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e40:	480c      	ldr	r0, [pc, #48]	@ (8000e74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e42:	490d      	ldr	r1, [pc, #52]	@ (8000e78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e44:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e48:	e002      	b.n	8000e50 <LoopCopyDataInit>

08000e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4e:	3304      	adds	r3, #4

08000e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e54:	d3f9      	bcc.n	8000e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e56:	4a0a      	ldr	r2, [pc, #40]	@ (8000e80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e58:	4c0a      	ldr	r4, [pc, #40]	@ (8000e84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e5c:	e001      	b.n	8000e62 <LoopFillZerobss>

08000e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e60:	3204      	adds	r2, #4

08000e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e64:	d3fb      	bcc.n	8000e5e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e66:	f002 f8ad 	bl	8002fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e6a:	f7ff fe6d 	bl	8000b48 <main>
  bx  lr    
 8000e6e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000e70:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e78:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e7c:	08003c1c 	.word	0x08003c1c
  ldr r2, =_sbss
 8000e80:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e84:	20000328 	.word	0x20000328

08000e88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e88:	e7fe      	b.n	8000e88 <ADC_IRQHandler>
	...

08000e8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e90:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <HAL_Init+0x40>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a0d      	ldr	r2, [pc, #52]	@ (8000ecc <HAL_Init+0x40>)
 8000e96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <HAL_Init+0x40>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ecc <HAL_Init+0x40>)
 8000ea2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ea6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea8:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <HAL_Init+0x40>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <HAL_Init+0x40>)
 8000eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb4:	2003      	movs	r0, #3
 8000eb6:	f000 f991 	bl	80011dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f000 f808 	bl	8000ed0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ec0:	f7ff fed2 	bl	8000c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40023c00 	.word	0x40023c00

08000ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed8:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <HAL_InitTick+0x54>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <HAL_InitTick+0x58>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f9b7 	bl	8001262 <HAL_SYSTICK_Config>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e00e      	b.n	8000f1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d80a      	bhi.n	8000f1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f04:	2200      	movs	r2, #0
 8000f06:	6879      	ldr	r1, [r7, #4]
 8000f08:	f04f 30ff 	mov.w	r0, #4294967295
 8000f0c:	f000 f971 	bl	80011f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f10:	4a06      	ldr	r2, [pc, #24]	@ (8000f2c <HAL_InitTick+0x5c>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f16:	2300      	movs	r3, #0
 8000f18:	e000      	b.n	8000f1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000000 	.word	0x20000000
 8000f28:	20000008 	.word	0x20000008
 8000f2c:	20000004 	.word	0x20000004

08000f30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_IncTick+0x20>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <HAL_IncTick+0x24>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4413      	add	r3, r2
 8000f40:	4a04      	ldr	r2, [pc, #16]	@ (8000f54 <HAL_IncTick+0x24>)
 8000f42:	6013      	str	r3, [r2, #0]
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000008 	.word	0x20000008
 8000f54:	2000012c 	.word	0x2000012c

08000f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f5c:	4b03      	ldr	r3, [pc, #12]	@ (8000f6c <HAL_GetTick+0x14>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	2000012c 	.word	0x2000012c

08000f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f78:	f7ff ffee 	bl	8000f58 <HAL_GetTick>
 8000f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f88:	d005      	beq.n	8000f96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb4 <HAL_Delay+0x44>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4413      	add	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f96:	bf00      	nop
 8000f98:	f7ff ffde 	bl	8000f58 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d8f7      	bhi.n	8000f98 <HAL_Delay+0x28>
  {
  }
}
 8000fa8:	bf00      	nop
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000008 	.word	0x20000008

08000fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <__NVIC_SetPriorityGrouping+0x44>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fce:	68ba      	ldr	r2, [r7, #8]
 8000fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fe0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fe4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fe8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fea:	4a04      	ldr	r2, [pc, #16]	@ (8000ffc <__NVIC_SetPriorityGrouping+0x44>)
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	60d3      	str	r3, [r2, #12]
}
 8000ff0:	bf00      	nop
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001004:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <__NVIC_GetPriorityGrouping+0x18>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	0a1b      	lsrs	r3, r3, #8
 800100a:	f003 0307 	and.w	r3, r3, #7
}
 800100e:	4618      	mov	r0, r3
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102a:	2b00      	cmp	r3, #0
 800102c:	db0b      	blt.n	8001046 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	f003 021f 	and.w	r2, r3, #31
 8001034:	4907      	ldr	r1, [pc, #28]	@ (8001054 <__NVIC_EnableIRQ+0x38>)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	095b      	lsrs	r3, r3, #5
 800103c:	2001      	movs	r0, #1
 800103e:	fa00 f202 	lsl.w	r2, r0, r2
 8001042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	e000e100 	.word	0xe000e100

08001058 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	2b00      	cmp	r3, #0
 8001068:	db12      	blt.n	8001090 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	f003 021f 	and.w	r2, r3, #31
 8001070:	490a      	ldr	r1, [pc, #40]	@ (800109c <__NVIC_DisableIRQ+0x44>)
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	095b      	lsrs	r3, r3, #5
 8001078:	2001      	movs	r0, #1
 800107a:	fa00 f202 	lsl.w	r2, r0, r2
 800107e:	3320      	adds	r3, #32
 8001080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001084:	f3bf 8f4f 	dsb	sy
}
 8001088:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800108a:	f3bf 8f6f 	isb	sy
}
 800108e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000e100 	.word	0xe000e100

080010a0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	db0c      	blt.n	80010cc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	f003 021f 	and.w	r2, r3, #31
 80010b8:	4907      	ldr	r1, [pc, #28]	@ (80010d8 <__NVIC_ClearPendingIRQ+0x38>)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	095b      	lsrs	r3, r3, #5
 80010c0:	2001      	movs	r0, #1
 80010c2:	fa00 f202 	lsl.w	r2, r0, r2
 80010c6:	3360      	adds	r3, #96	@ 0x60
 80010c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e100 	.word	0xe000e100

080010dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	6039      	str	r1, [r7, #0]
 80010e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	db0a      	blt.n	8001106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	490c      	ldr	r1, [pc, #48]	@ (8001128 <__NVIC_SetPriority+0x4c>)
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	0112      	lsls	r2, r2, #4
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	440b      	add	r3, r1
 8001100:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001104:	e00a      	b.n	800111c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4908      	ldr	r1, [pc, #32]	@ (800112c <__NVIC_SetPriority+0x50>)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	f003 030f 	and.w	r3, r3, #15
 8001112:	3b04      	subs	r3, #4
 8001114:	0112      	lsls	r2, r2, #4
 8001116:	b2d2      	uxtb	r2, r2
 8001118:	440b      	add	r3, r1
 800111a:	761a      	strb	r2, [r3, #24]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000e100 	.word	0xe000e100
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001130:	b480      	push	{r7}
 8001132:	b089      	sub	sp, #36	@ 0x24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	f1c3 0307 	rsb	r3, r3, #7
 800114a:	2b04      	cmp	r3, #4
 800114c:	bf28      	it	cs
 800114e:	2304      	movcs	r3, #4
 8001150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	3304      	adds	r3, #4
 8001156:	2b06      	cmp	r3, #6
 8001158:	d902      	bls.n	8001160 <NVIC_EncodePriority+0x30>
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	3b03      	subs	r3, #3
 800115e:	e000      	b.n	8001162 <NVIC_EncodePriority+0x32>
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001164:	f04f 32ff 	mov.w	r2, #4294967295
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43da      	mvns	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	401a      	ands	r2, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	fa01 f303 	lsl.w	r3, r1, r3
 8001182:	43d9      	mvns	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001188:	4313      	orrs	r3, r2
         );
}
 800118a:	4618      	mov	r0, r3
 800118c:	3724      	adds	r7, #36	@ 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011a8:	d301      	bcc.n	80011ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011aa:	2301      	movs	r3, #1
 80011ac:	e00f      	b.n	80011ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ae:	4a0a      	ldr	r2, [pc, #40]	@ (80011d8 <SysTick_Config+0x40>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011b6:	210f      	movs	r1, #15
 80011b8:	f04f 30ff 	mov.w	r0, #4294967295
 80011bc:	f7ff ff8e 	bl	80010dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c0:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <SysTick_Config+0x40>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c6:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <SysTick_Config+0x40>)
 80011c8:	2207      	movs	r2, #7
 80011ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	e000e010 	.word	0xe000e010

080011dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff fee7 	bl	8000fb8 <__NVIC_SetPriorityGrouping>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	4603      	mov	r3, r0
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
 80011fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001204:	f7ff fefc 	bl	8001000 <__NVIC_GetPriorityGrouping>
 8001208:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	6978      	ldr	r0, [r7, #20]
 8001210:	f7ff ff8e 	bl	8001130 <NVIC_EncodePriority>
 8001214:	4602      	mov	r2, r0
 8001216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121a:	4611      	mov	r1, r2
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff5d 	bl	80010dc <__NVIC_SetPriority>
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff feef 	bl	800101c <__NVIC_EnableIRQ>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff feff 	bl	8001058 <__NVIC_DisableIRQ>
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff94 	bl	8001198 <SysTick_Config>
 8001270:	4603      	mov	r3, r0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	4603      	mov	r3, r0
 8001282:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff09 	bl	80010a0 <__NVIC_ClearPendingIRQ>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	@ 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	e177      	b.n	80015a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012b4:	2201      	movs	r2, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	f040 8166 	bne.w	800159e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d005      	beq.n	80012ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d130      	bne.n	800134c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	2203      	movs	r2, #3
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4313      	orrs	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001320:	2201      	movs	r2, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	091b      	lsrs	r3, r3, #4
 8001336:	f003 0201 	and.w	r2, r3, #1
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	2b03      	cmp	r3, #3
 8001356:	d017      	beq.n	8001388 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d123      	bne.n	80013dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	08da      	lsrs	r2, r3, #3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3208      	adds	r2, #8
 800139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	220f      	movs	r2, #15
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	691a      	ldr	r2, [r3, #16]
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	08da      	lsrs	r2, r3, #3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3208      	adds	r2, #8
 80013d6:	69b9      	ldr	r1, [r7, #24]
 80013d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0203 	and.w	r2, r3, #3
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80c0 	beq.w	800159e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b66      	ldr	r3, [pc, #408]	@ (80015bc <HAL_GPIO_Init+0x324>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001426:	4a65      	ldr	r2, [pc, #404]	@ (80015bc <HAL_GPIO_Init+0x324>)
 8001428:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800142c:	6453      	str	r3, [r2, #68]	@ 0x44
 800142e:	4b63      	ldr	r3, [pc, #396]	@ (80015bc <HAL_GPIO_Init+0x324>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001432:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800143a:	4a61      	ldr	r2, [pc, #388]	@ (80015c0 <HAL_GPIO_Init+0x328>)
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	3302      	adds	r3, #2
 8001442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	220f      	movs	r2, #15
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4013      	ands	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a58      	ldr	r2, [pc, #352]	@ (80015c4 <HAL_GPIO_Init+0x32c>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d037      	beq.n	80014d6 <HAL_GPIO_Init+0x23e>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a57      	ldr	r2, [pc, #348]	@ (80015c8 <HAL_GPIO_Init+0x330>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d031      	beq.n	80014d2 <HAL_GPIO_Init+0x23a>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a56      	ldr	r2, [pc, #344]	@ (80015cc <HAL_GPIO_Init+0x334>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d02b      	beq.n	80014ce <HAL_GPIO_Init+0x236>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a55      	ldr	r2, [pc, #340]	@ (80015d0 <HAL_GPIO_Init+0x338>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d025      	beq.n	80014ca <HAL_GPIO_Init+0x232>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a54      	ldr	r2, [pc, #336]	@ (80015d4 <HAL_GPIO_Init+0x33c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d01f      	beq.n	80014c6 <HAL_GPIO_Init+0x22e>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a53      	ldr	r2, [pc, #332]	@ (80015d8 <HAL_GPIO_Init+0x340>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d019      	beq.n	80014c2 <HAL_GPIO_Init+0x22a>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a52      	ldr	r2, [pc, #328]	@ (80015dc <HAL_GPIO_Init+0x344>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0x226>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a51      	ldr	r2, [pc, #324]	@ (80015e0 <HAL_GPIO_Init+0x348>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d00d      	beq.n	80014ba <HAL_GPIO_Init+0x222>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a50      	ldr	r2, [pc, #320]	@ (80015e4 <HAL_GPIO_Init+0x34c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x21e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a4f      	ldr	r2, [pc, #316]	@ (80015e8 <HAL_GPIO_Init+0x350>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_GPIO_Init+0x21a>
 80014ae:	2309      	movs	r3, #9
 80014b0:	e012      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014b2:	230a      	movs	r3, #10
 80014b4:	e010      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014b6:	2308      	movs	r3, #8
 80014b8:	e00e      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014ba:	2307      	movs	r3, #7
 80014bc:	e00c      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014be:	2306      	movs	r3, #6
 80014c0:	e00a      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014c2:	2305      	movs	r3, #5
 80014c4:	e008      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014c6:	2304      	movs	r3, #4
 80014c8:	e006      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014ca:	2303      	movs	r3, #3
 80014cc:	e004      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014ce:	2302      	movs	r3, #2
 80014d0:	e002      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014d2:	2301      	movs	r3, #1
 80014d4:	e000      	b.n	80014d8 <HAL_GPIO_Init+0x240>
 80014d6:	2300      	movs	r3, #0
 80014d8:	69fa      	ldr	r2, [r7, #28]
 80014da:	f002 0203 	and.w	r2, r2, #3
 80014de:	0092      	lsls	r2, r2, #2
 80014e0:	4093      	lsls	r3, r2
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014e8:	4935      	ldr	r1, [pc, #212]	@ (80015c0 <HAL_GPIO_Init+0x328>)
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	089b      	lsrs	r3, r3, #2
 80014ee:	3302      	adds	r3, #2
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014f6:	4b3d      	ldr	r3, [pc, #244]	@ (80015ec <HAL_GPIO_Init+0x354>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	43db      	mvns	r3, r3
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	4013      	ands	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d003      	beq.n	800151a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4313      	orrs	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800151a:	4a34      	ldr	r2, [pc, #208]	@ (80015ec <HAL_GPIO_Init+0x354>)
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001520:	4b32      	ldr	r3, [pc, #200]	@ (80015ec <HAL_GPIO_Init+0x354>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	4313      	orrs	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001544:	4a29      	ldr	r2, [pc, #164]	@ (80015ec <HAL_GPIO_Init+0x354>)
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800154a:	4b28      	ldr	r3, [pc, #160]	@ (80015ec <HAL_GPIO_Init+0x354>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800156e:	4a1f      	ldr	r2, [pc, #124]	@ (80015ec <HAL_GPIO_Init+0x354>)
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001574:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <HAL_GPIO_Init+0x354>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001598:	4a14      	ldr	r2, [pc, #80]	@ (80015ec <HAL_GPIO_Init+0x354>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	3301      	adds	r3, #1
 80015a2:	61fb      	str	r3, [r7, #28]
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	2b0f      	cmp	r3, #15
 80015a8:	f67f ae84 	bls.w	80012b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015ac:	bf00      	nop
 80015ae:	bf00      	nop
 80015b0:	3724      	adds	r7, #36	@ 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40013800 	.word	0x40013800
 80015c4:	40020000 	.word	0x40020000
 80015c8:	40020400 	.word	0x40020400
 80015cc:	40020800 	.word	0x40020800
 80015d0:	40020c00 	.word	0x40020c00
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40021400 	.word	0x40021400
 80015dc:	40021800 	.word	0x40021800
 80015e0:	40021c00 	.word	0x40021c00
 80015e4:	40022000 	.word	0x40022000
 80015e8:	40022400 	.word	0x40022400
 80015ec:	40013c00 	.word	0x40013c00

080015f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	460b      	mov	r3, r1
 80015fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	887b      	ldrh	r3, [r7, #2]
 8001602:	4013      	ands	r3, r2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d002      	beq.n	800160e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001608:	2301      	movs	r3, #1
 800160a:	73fb      	strb	r3, [r7, #15]
 800160c:	e001      	b.n	8001612 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800160e:	2300      	movs	r3, #0
 8001610:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]
 800162c:	4613      	mov	r3, r2
 800162e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001630:	787b      	ldrb	r3, [r7, #1]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001636:	887a      	ldrh	r2, [r7, #2]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800163c:	e003      	b.n	8001646 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800163e:	887b      	ldrh	r3, [r7, #2]
 8001640:	041a      	lsls	r2, r3, #16
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	619a      	str	r2, [r3, #24]
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
	...

08001654 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e267      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	2b00      	cmp	r3, #0
 8001670:	d075      	beq.n	800175e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001672:	4b88      	ldr	r3, [pc, #544]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b04      	cmp	r3, #4
 800167c:	d00c      	beq.n	8001698 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800167e:	4b85      	ldr	r3, [pc, #532]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001686:	2b08      	cmp	r3, #8
 8001688:	d112      	bne.n	80016b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800168a:	4b82      	ldr	r3, [pc, #520]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001692:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001696:	d10b      	bne.n	80016b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001698:	4b7e      	ldr	r3, [pc, #504]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d05b      	beq.n	800175c <HAL_RCC_OscConfig+0x108>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d157      	bne.n	800175c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e242      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016b8:	d106      	bne.n	80016c8 <HAL_RCC_OscConfig+0x74>
 80016ba:	4b76      	ldr	r3, [pc, #472]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a75      	ldr	r2, [pc, #468]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c4:	6013      	str	r3, [r2, #0]
 80016c6:	e01d      	b.n	8001704 <HAL_RCC_OscConfig+0xb0>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016d0:	d10c      	bne.n	80016ec <HAL_RCC_OscConfig+0x98>
 80016d2:	4b70      	ldr	r3, [pc, #448]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a6f      	ldr	r2, [pc, #444]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016dc:	6013      	str	r3, [r2, #0]
 80016de:	4b6d      	ldr	r3, [pc, #436]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a6c      	ldr	r2, [pc, #432]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016e8:	6013      	str	r3, [r2, #0]
 80016ea:	e00b      	b.n	8001704 <HAL_RCC_OscConfig+0xb0>
 80016ec:	4b69      	ldr	r3, [pc, #420]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a68      	ldr	r2, [pc, #416]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016f6:	6013      	str	r3, [r2, #0]
 80016f8:	4b66      	ldr	r3, [pc, #408]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a65      	ldr	r2, [pc, #404]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80016fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d013      	beq.n	8001734 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170c:	f7ff fc24 	bl	8000f58 <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001714:	f7ff fc20 	bl	8000f58 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b64      	cmp	r3, #100	@ 0x64
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e207      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001726:	4b5b      	ldr	r3, [pc, #364]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0f0      	beq.n	8001714 <HAL_RCC_OscConfig+0xc0>
 8001732:	e014      	b.n	800175e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001734:	f7ff fc10 	bl	8000f58 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800173c:	f7ff fc0c 	bl	8000f58 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b64      	cmp	r3, #100	@ 0x64
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e1f3      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174e:	4b51      	ldr	r3, [pc, #324]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_OscConfig+0xe8>
 800175a:	e000      	b.n	800175e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d063      	beq.n	8001832 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800176a:	4b4a      	ldr	r3, [pc, #296]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 030c 	and.w	r3, r3, #12
 8001772:	2b00      	cmp	r3, #0
 8001774:	d00b      	beq.n	800178e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001776:	4b47      	ldr	r3, [pc, #284]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800177e:	2b08      	cmp	r3, #8
 8001780:	d11c      	bne.n	80017bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001782:	4b44      	ldr	r3, [pc, #272]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d116      	bne.n	80017bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178e:	4b41      	ldr	r3, [pc, #260]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d005      	beq.n	80017a6 <HAL_RCC_OscConfig+0x152>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d001      	beq.n	80017a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e1c7      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	4937      	ldr	r1, [pc, #220]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80017b6:	4313      	orrs	r3, r2
 80017b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ba:	e03a      	b.n	8001832 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d020      	beq.n	8001806 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017c4:	4b34      	ldr	r3, [pc, #208]	@ (8001898 <HAL_RCC_OscConfig+0x244>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ca:	f7ff fbc5 	bl	8000f58 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d0:	e008      	b.n	80017e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d2:	f7ff fbc1 	bl	8000f58 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d901      	bls.n	80017e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e1a8      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d0f0      	beq.n	80017d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f0:	4b28      	ldr	r3, [pc, #160]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	691b      	ldr	r3, [r3, #16]
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	4925      	ldr	r1, [pc, #148]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001800:	4313      	orrs	r3, r2
 8001802:	600b      	str	r3, [r1, #0]
 8001804:	e015      	b.n	8001832 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001806:	4b24      	ldr	r3, [pc, #144]	@ (8001898 <HAL_RCC_OscConfig+0x244>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180c:	f7ff fba4 	bl	8000f58 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001814:	f7ff fba0 	bl	8000f58 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e187      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001826:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0308 	and.w	r3, r3, #8
 800183a:	2b00      	cmp	r3, #0
 800183c:	d036      	beq.n	80018ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d016      	beq.n	8001874 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001846:	4b15      	ldr	r3, [pc, #84]	@ (800189c <HAL_RCC_OscConfig+0x248>)
 8001848:	2201      	movs	r2, #1
 800184a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184c:	f7ff fb84 	bl	8000f58 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001854:	f7ff fb80 	bl	8000f58 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e167      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001866:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <HAL_RCC_OscConfig+0x240>)
 8001868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d0f0      	beq.n	8001854 <HAL_RCC_OscConfig+0x200>
 8001872:	e01b      	b.n	80018ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001874:	4b09      	ldr	r3, [pc, #36]	@ (800189c <HAL_RCC_OscConfig+0x248>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187a:	f7ff fb6d 	bl	8000f58 <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001880:	e00e      	b.n	80018a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001882:	f7ff fb69 	bl	8000f58 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d907      	bls.n	80018a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e150      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
 8001894:	40023800 	.word	0x40023800
 8001898:	42470000 	.word	0x42470000
 800189c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a0:	4b88      	ldr	r3, [pc, #544]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80018a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1ea      	bne.n	8001882 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 8097 	beq.w	80019e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ba:	2300      	movs	r3, #0
 80018bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018be:	4b81      	ldr	r3, [pc, #516]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10f      	bne.n	80018ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	4b7d      	ldr	r3, [pc, #500]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d2:	4a7c      	ldr	r2, [pc, #496]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80018d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018da:	4b7a      	ldr	r3, [pc, #488]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018e6:	2301      	movs	r3, #1
 80018e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ea:	4b77      	ldr	r3, [pc, #476]	@ (8001ac8 <HAL_RCC_OscConfig+0x474>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d118      	bne.n	8001928 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018f6:	4b74      	ldr	r3, [pc, #464]	@ (8001ac8 <HAL_RCC_OscConfig+0x474>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a73      	ldr	r2, [pc, #460]	@ (8001ac8 <HAL_RCC_OscConfig+0x474>)
 80018fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001900:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001902:	f7ff fb29 	bl	8000f58 <HAL_GetTick>
 8001906:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001908:	e008      	b.n	800191c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800190a:	f7ff fb25 	bl	8000f58 <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d901      	bls.n	800191c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001918:	2303      	movs	r3, #3
 800191a:	e10c      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ac8 <HAL_RCC_OscConfig+0x474>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001924:	2b00      	cmp	r3, #0
 8001926:	d0f0      	beq.n	800190a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d106      	bne.n	800193e <HAL_RCC_OscConfig+0x2ea>
 8001930:	4b64      	ldr	r3, [pc, #400]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001934:	4a63      	ldr	r2, [pc, #396]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	6713      	str	r3, [r2, #112]	@ 0x70
 800193c:	e01c      	b.n	8001978 <HAL_RCC_OscConfig+0x324>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	2b05      	cmp	r3, #5
 8001944:	d10c      	bne.n	8001960 <HAL_RCC_OscConfig+0x30c>
 8001946:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800194a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 800194c:	f043 0304 	orr.w	r3, r3, #4
 8001950:	6713      	str	r3, [r2, #112]	@ 0x70
 8001952:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001956:	4a5b      	ldr	r2, [pc, #364]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6713      	str	r3, [r2, #112]	@ 0x70
 800195e:	e00b      	b.n	8001978 <HAL_RCC_OscConfig+0x324>
 8001960:	4b58      	ldr	r3, [pc, #352]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001964:	4a57      	ldr	r2, [pc, #348]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001966:	f023 0301 	bic.w	r3, r3, #1
 800196a:	6713      	str	r3, [r2, #112]	@ 0x70
 800196c:	4b55      	ldr	r3, [pc, #340]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 800196e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001970:	4a54      	ldr	r2, [pc, #336]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001972:	f023 0304 	bic.w	r3, r3, #4
 8001976:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d015      	beq.n	80019ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001980:	f7ff faea 	bl	8000f58 <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001986:	e00a      	b.n	800199e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001988:	f7ff fae6 	bl	8000f58 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001996:	4293      	cmp	r3, r2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e0cb      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800199e:	4b49      	ldr	r3, [pc, #292]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80019a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0ee      	beq.n	8001988 <HAL_RCC_OscConfig+0x334>
 80019aa:	e014      	b.n	80019d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ac:	f7ff fad4 	bl	8000f58 <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b2:	e00a      	b.n	80019ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b4:	f7ff fad0 	bl	8000f58 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e0b5      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ca:	4b3e      	ldr	r3, [pc, #248]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80019cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1ee      	bne.n	80019b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019d6:	7dfb      	ldrb	r3, [r7, #23]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d105      	bne.n	80019e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019dc:	4b39      	ldr	r3, [pc, #228]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80019de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e0:	4a38      	ldr	r2, [pc, #224]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80019e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 80a1 	beq.w	8001b34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019f2:	4b34      	ldr	r3, [pc, #208]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 030c 	and.w	r3, r3, #12
 80019fa:	2b08      	cmp	r3, #8
 80019fc:	d05c      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d141      	bne.n	8001a8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a06:	4b31      	ldr	r3, [pc, #196]	@ (8001acc <HAL_RCC_OscConfig+0x478>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff faa4 	bl	8000f58 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a14:	f7ff faa0 	bl	8000f58 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e087      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a26:	4b27      	ldr	r3, [pc, #156]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	69da      	ldr	r2, [r3, #28]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a40:	019b      	lsls	r3, r3, #6
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	085b      	lsrs	r3, r3, #1
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	041b      	lsls	r3, r3, #16
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a54:	061b      	lsls	r3, r3, #24
 8001a56:	491b      	ldr	r1, [pc, #108]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001acc <HAL_RCC_OscConfig+0x478>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7ff fa79 	bl	8000f58 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6a:	f7ff fa75 	bl	8000f58 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e05c      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f0      	beq.n	8001a6a <HAL_RCC_OscConfig+0x416>
 8001a88:	e054      	b.n	8001b34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8a:	4b10      	ldr	r3, [pc, #64]	@ (8001acc <HAL_RCC_OscConfig+0x478>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a90:	f7ff fa62 	bl	8000f58 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a98:	f7ff fa5e 	bl	8000f58 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e045      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <HAL_RCC_OscConfig+0x470>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x444>
 8001ab6:	e03d      	b.n	8001b34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d107      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e038      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40007000 	.word	0x40007000
 8001acc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <HAL_RCC_OscConfig+0x4ec>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d028      	beq.n	8001b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d121      	bne.n	8001b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d11a      	bne.n	8001b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b00:	4013      	ands	r3, r2
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d111      	bne.n	8001b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b16:	085b      	lsrs	r3, r3, #1
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d107      	bne.n	8001b30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d001      	beq.n	8001b34 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e000      	b.n	8001b36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40023800 	.word	0x40023800

08001b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0cc      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b58:	4b68      	ldr	r3, [pc, #416]	@ (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 030f 	and.w	r3, r3, #15
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d90c      	bls.n	8001b80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b65      	ldr	r3, [pc, #404]	@ (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b68:	683a      	ldr	r2, [r7, #0]
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6e:	4b63      	ldr	r3, [pc, #396]	@ (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 030f 	and.w	r3, r3, #15
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d001      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e0b8      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d020      	beq.n	8001bce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d005      	beq.n	8001ba4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b98:	4b59      	ldr	r3, [pc, #356]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	4a58      	ldr	r2, [pc, #352]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ba2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb0:	4b53      	ldr	r3, [pc, #332]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	4a52      	ldr	r2, [pc, #328]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001bba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bbc:	4b50      	ldr	r3, [pc, #320]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	494d      	ldr	r1, [pc, #308]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d044      	beq.n	8001c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d107      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	4b47      	ldr	r3, [pc, #284]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d119      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e07f      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d003      	beq.n	8001c02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bfe:	2b03      	cmp	r3, #3
 8001c00:	d107      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c02:	4b3f      	ldr	r3, [pc, #252]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d109      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e06f      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c12:	4b3b      	ldr	r3, [pc, #236]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e067      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c22:	4b37      	ldr	r3, [pc, #220]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f023 0203 	bic.w	r2, r3, #3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	4934      	ldr	r1, [pc, #208]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c34:	f7ff f990 	bl	8000f58 <HAL_GetTick>
 8001c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3a:	e00a      	b.n	8001c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3c:	f7ff f98c 	bl	8000f58 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e04f      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c52:	4b2b      	ldr	r3, [pc, #172]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f003 020c 	and.w	r2, r3, #12
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d1eb      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c64:	4b25      	ldr	r3, [pc, #148]	@ (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d20c      	bcs.n	8001c8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c72:	4b22      	ldr	r3, [pc, #136]	@ (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e032      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0304 	and.w	r3, r3, #4
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c98:	4b19      	ldr	r3, [pc, #100]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	4916      	ldr	r1, [pc, #88]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d009      	beq.n	8001cca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cb6:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	490e      	ldr	r1, [pc, #56]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cca:	f000 f821 	bl	8001d10 <HAL_RCC_GetSysClockFreq>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	490a      	ldr	r1, [pc, #40]	@ (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	5ccb      	ldrb	r3, [r1, r3]
 8001cde:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce2:	4a09      	ldr	r2, [pc, #36]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ce6:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff f8f0 	bl	8000ed0 <HAL_InitTick>

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023c00 	.word	0x40023c00
 8001d00:	40023800 	.word	0x40023800
 8001d04:	08003bac 	.word	0x08003bac
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	20000004 	.word	0x20000004

08001d10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d14:	b094      	sub	sp, #80	@ 0x50
 8001d16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001d20:	2300      	movs	r3, #0
 8001d22:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d28:	4b79      	ldr	r3, [pc, #484]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	2b08      	cmp	r3, #8
 8001d32:	d00d      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x40>
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	f200 80e1 	bhi.w	8001efc <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d002      	beq.n	8001d44 <HAL_RCC_GetSysClockFreq+0x34>
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d003      	beq.n	8001d4a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d42:	e0db      	b.n	8001efc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d44:	4b73      	ldr	r3, [pc, #460]	@ (8001f14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d48:	e0db      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d4a:	4b73      	ldr	r3, [pc, #460]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x208>)
 8001d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d4e:	e0d8      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d50:	4b6f      	ldr	r3, [pc, #444]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d58:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d5a:	4b6d      	ldr	r3, [pc, #436]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d063      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d66:	4b6a      	ldr	r3, [pc, #424]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	099b      	lsrs	r3, r3, #6
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d70:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d78:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d82:	4622      	mov	r2, r4
 8001d84:	462b      	mov	r3, r5
 8001d86:	f04f 0000 	mov.w	r0, #0
 8001d8a:	f04f 0100 	mov.w	r1, #0
 8001d8e:	0159      	lsls	r1, r3, #5
 8001d90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d94:	0150      	lsls	r0, r2, #5
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	4621      	mov	r1, r4
 8001d9c:	1a51      	subs	r1, r2, r1
 8001d9e:	6139      	str	r1, [r7, #16]
 8001da0:	4629      	mov	r1, r5
 8001da2:	eb63 0301 	sbc.w	r3, r3, r1
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001db4:	4659      	mov	r1, fp
 8001db6:	018b      	lsls	r3, r1, #6
 8001db8:	4651      	mov	r1, sl
 8001dba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dbe:	4651      	mov	r1, sl
 8001dc0:	018a      	lsls	r2, r1, #6
 8001dc2:	4651      	mov	r1, sl
 8001dc4:	ebb2 0801 	subs.w	r8, r2, r1
 8001dc8:	4659      	mov	r1, fp
 8001dca:	eb63 0901 	sbc.w	r9, r3, r1
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001de2:	4690      	mov	r8, r2
 8001de4:	4699      	mov	r9, r3
 8001de6:	4623      	mov	r3, r4
 8001de8:	eb18 0303 	adds.w	r3, r8, r3
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	462b      	mov	r3, r5
 8001df0:	eb49 0303 	adc.w	r3, r9, r3
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e02:	4629      	mov	r1, r5
 8001e04:	024b      	lsls	r3, r1, #9
 8001e06:	4621      	mov	r1, r4
 8001e08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	024a      	lsls	r2, r1, #9
 8001e10:	4610      	mov	r0, r2
 8001e12:	4619      	mov	r1, r3
 8001e14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e16:	2200      	movs	r2, #0
 8001e18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e20:	f7fe fa3e 	bl	80002a0 <__aeabi_uldivmod>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4613      	mov	r3, r2
 8001e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e2c:	e058      	b.n	8001ee0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e2e:	4b38      	ldr	r3, [pc, #224]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	099b      	lsrs	r3, r3, #6
 8001e34:	2200      	movs	r2, #0
 8001e36:	4618      	mov	r0, r3
 8001e38:	4611      	mov	r1, r2
 8001e3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e3e:	623b      	str	r3, [r7, #32]
 8001e40:	2300      	movs	r3, #0
 8001e42:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e48:	4642      	mov	r2, r8
 8001e4a:	464b      	mov	r3, r9
 8001e4c:	f04f 0000 	mov.w	r0, #0
 8001e50:	f04f 0100 	mov.w	r1, #0
 8001e54:	0159      	lsls	r1, r3, #5
 8001e56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e5a:	0150      	lsls	r0, r2, #5
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4641      	mov	r1, r8
 8001e62:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e66:	4649      	mov	r1, r9
 8001e68:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e80:	ebb2 040a 	subs.w	r4, r2, sl
 8001e84:	eb63 050b 	sbc.w	r5, r3, fp
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	00eb      	lsls	r3, r5, #3
 8001e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e96:	00e2      	lsls	r2, r4, #3
 8001e98:	4614      	mov	r4, r2
 8001e9a:	461d      	mov	r5, r3
 8001e9c:	4643      	mov	r3, r8
 8001e9e:	18e3      	adds	r3, r4, r3
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	464b      	mov	r3, r9
 8001ea4:	eb45 0303 	adc.w	r3, r5, r3
 8001ea8:	607b      	str	r3, [r7, #4]
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001eb6:	4629      	mov	r1, r5
 8001eb8:	028b      	lsls	r3, r1, #10
 8001eba:	4621      	mov	r1, r4
 8001ebc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	028a      	lsls	r2, r1, #10
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001eca:	2200      	movs	r2, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
 8001ece:	61fa      	str	r2, [r7, #28]
 8001ed0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ed4:	f7fe f9e4 	bl	80002a0 <__aeabi_uldivmod>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4613      	mov	r3, r2
 8001ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	0c1b      	lsrs	r3, r3, #16
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	3301      	adds	r3, #1
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ef0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001efa:	e002      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001efc:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001efe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3750      	adds	r7, #80	@ 0x50
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023800 	.word	0x40023800
 8001f14:	00f42400 	.word	0x00f42400
 8001f18:	007a1200 	.word	0x007a1200

08001f1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e07b      	b.n	8002026 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d108      	bne.n	8001f48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001f3e:	d009      	beq.n	8001f54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	61da      	str	r2, [r3, #28]
 8001f46:	e005      	b.n	8001f54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d106      	bne.n	8001f74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe fea2 	bl	8000cb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2202      	movs	r2, #2
 8001f78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fc4:	431a      	orrs	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd8:	ea42 0103 	orr.w	r1, r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	0c1b      	lsrs	r3, r3, #16
 8001ff2:	f003 0104 	and.w	r1, r3, #4
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffa:	f003 0210 	and.w	r2, r3, #16
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	69da      	ldr	r2, [r3, #28]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002014:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b088      	sub	sp, #32
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	603b      	str	r3, [r7, #0]
 800203a:	4613      	mov	r3, r2
 800203c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800203e:	f7fe ff8b 	bl	8000f58 <HAL_GetTick>
 8002042:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002044:	88fb      	ldrh	r3, [r7, #6]
 8002046:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b01      	cmp	r3, #1
 8002052:	d001      	beq.n	8002058 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002054:	2302      	movs	r3, #2
 8002056:	e12a      	b.n	80022ae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d002      	beq.n	8002064 <HAL_SPI_Transmit+0x36>
 800205e:	88fb      	ldrh	r3, [r7, #6]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e122      	b.n	80022ae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_SPI_Transmit+0x48>
 8002072:	2302      	movs	r3, #2
 8002074:	e11b      	b.n	80022ae <HAL_SPI_Transmit+0x280>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2203      	movs	r2, #3
 8002082:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	88fa      	ldrh	r2, [r7, #6]
 8002096:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	88fa      	ldrh	r2, [r7, #6]
 800209c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2200      	movs	r2, #0
 80020a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020c4:	d10f      	bne.n	80020e6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80020e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f0:	2b40      	cmp	r3, #64	@ 0x40
 80020f2:	d007      	beq.n	8002104 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002102:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800210c:	d152      	bne.n	80021b4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d002      	beq.n	800211c <HAL_SPI_Transmit+0xee>
 8002116:	8b7b      	ldrh	r3, [r7, #26]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d145      	bne.n	80021a8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	881a      	ldrh	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	1c9a      	adds	r2, r3, #2
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002136:	b29b      	uxth	r3, r3
 8002138:	3b01      	subs	r3, #1
 800213a:	b29a      	uxth	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002140:	e032      	b.n	80021a8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b02      	cmp	r3, #2
 800214e:	d112      	bne.n	8002176 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002154:	881a      	ldrh	r2, [r3, #0]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002160:	1c9a      	adds	r2, r3, #2
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800216a:	b29b      	uxth	r3, r3
 800216c:	3b01      	subs	r3, #1
 800216e:	b29a      	uxth	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002174:	e018      	b.n	80021a8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002176:	f7fe feef 	bl	8000f58 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d803      	bhi.n	800218e <HAL_SPI_Transmit+0x160>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218c:	d102      	bne.n	8002194 <HAL_SPI_Transmit+0x166>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d109      	bne.n	80021a8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e082      	b.n	80022ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1c7      	bne.n	8002142 <HAL_SPI_Transmit+0x114>
 80021b2:	e053      	b.n	800225c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d002      	beq.n	80021c2 <HAL_SPI_Transmit+0x194>
 80021bc:	8b7b      	ldrh	r3, [r7, #26]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d147      	bne.n	8002252 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	330c      	adds	r3, #12
 80021cc:	7812      	ldrb	r2, [r2, #0]
 80021ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021de:	b29b      	uxth	r3, r3
 80021e0:	3b01      	subs	r3, #1
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80021e8:	e033      	b.n	8002252 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d113      	bne.n	8002220 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	330c      	adds	r3, #12
 8002202:	7812      	ldrb	r2, [r2, #0]
 8002204:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002214:	b29b      	uxth	r3, r3
 8002216:	3b01      	subs	r3, #1
 8002218:	b29a      	uxth	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800221e:	e018      	b.n	8002252 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002220:	f7fe fe9a 	bl	8000f58 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d803      	bhi.n	8002238 <HAL_SPI_Transmit+0x20a>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002236:	d102      	bne.n	800223e <HAL_SPI_Transmit+0x210>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d109      	bne.n	8002252 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e02d      	b.n	80022ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002256:	b29b      	uxth	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1c6      	bne.n	80021ea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800225c:	69fa      	ldr	r2, [r7, #28]
 800225e:	6839      	ldr	r1, [r7, #0]
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f000 fa59 	bl	8002718 <SPI_EndRxTxTransaction>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d002      	beq.n	8002272 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2220      	movs	r2, #32
 8002270:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10a      	bne.n	8002290 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e000      	b.n	80022ae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80022ac:	2300      	movs	r3, #0
  }
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3720      	adds	r7, #32
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b08a      	sub	sp, #40	@ 0x28
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
 80022c2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80022c4:	2301      	movs	r3, #1
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022c8:	f7fe fe46 	bl	8000f58 <HAL_GetTick>
 80022cc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80022d4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80022dc:	887b      	ldrh	r3, [r7, #2]
 80022de:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80022e0:	7ffb      	ldrb	r3, [r7, #31]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d00c      	beq.n	8002300 <HAL_SPI_TransmitReceive+0x4a>
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022ec:	d106      	bne.n	80022fc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d102      	bne.n	80022fc <HAL_SPI_TransmitReceive+0x46>
 80022f6:	7ffb      	ldrb	r3, [r7, #31]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d001      	beq.n	8002300 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80022fc:	2302      	movs	r3, #2
 80022fe:	e17f      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d005      	beq.n	8002312 <HAL_SPI_TransmitReceive+0x5c>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d002      	beq.n	8002312 <HAL_SPI_TransmitReceive+0x5c>
 800230c:	887b      	ldrh	r3, [r7, #2]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e174      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800231c:	2b01      	cmp	r3, #1
 800231e:	d101      	bne.n	8002324 <HAL_SPI_TransmitReceive+0x6e>
 8002320:	2302      	movs	r3, #2
 8002322:	e16d      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b04      	cmp	r3, #4
 8002336:	d003      	beq.n	8002340 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2205      	movs	r2, #5
 800233c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	887a      	ldrh	r2, [r7, #2]
 8002356:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	887a      	ldrh	r2, [r7, #2]
 8002362:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	887a      	ldrh	r2, [r7, #2]
 8002368:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002380:	2b40      	cmp	r3, #64	@ 0x40
 8002382:	d007      	beq.n	8002394 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002392:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800239c:	d17e      	bne.n	800249c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d002      	beq.n	80023ac <HAL_SPI_TransmitReceive+0xf6>
 80023a6:	8afb      	ldrh	r3, [r7, #22]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d16c      	bne.n	8002486 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b0:	881a      	ldrh	r2, [r3, #0]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023bc:	1c9a      	adds	r2, r3, #2
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	3b01      	subs	r3, #1
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023d0:	e059      	b.n	8002486 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d11b      	bne.n	8002418 <HAL_SPI_TransmitReceive+0x162>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d016      	beq.n	8002418 <HAL_SPI_TransmitReceive+0x162>
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d113      	bne.n	8002418 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f4:	881a      	ldrh	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002400:	1c9a      	adds	r2, r3, #2
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800240a:	b29b      	uxth	r3, r3
 800240c:	3b01      	subs	r3, #1
 800240e:	b29a      	uxth	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b01      	cmp	r3, #1
 8002424:	d119      	bne.n	800245a <HAL_SPI_TransmitReceive+0x1a4>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800242a:	b29b      	uxth	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d014      	beq.n	800245a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800243a:	b292      	uxth	r2, r2
 800243c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002442:	1c9a      	adds	r2, r3, #2
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800244c:	b29b      	uxth	r3, r3
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002456:	2301      	movs	r3, #1
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800245a:	f7fe fd7d 	bl	8000f58 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002466:	429a      	cmp	r2, r3
 8002468:	d80d      	bhi.n	8002486 <HAL_SPI_TransmitReceive+0x1d0>
 800246a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800246c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002470:	d009      	beq.n	8002486 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e0bc      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800248a:	b29b      	uxth	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1a0      	bne.n	80023d2 <HAL_SPI_TransmitReceive+0x11c>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002494:	b29b      	uxth	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d19b      	bne.n	80023d2 <HAL_SPI_TransmitReceive+0x11c>
 800249a:	e082      	b.n	80025a2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <HAL_SPI_TransmitReceive+0x1f4>
 80024a4:	8afb      	ldrh	r3, [r7, #22]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d171      	bne.n	800258e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	330c      	adds	r3, #12
 80024b4:	7812      	ldrb	r2, [r2, #0]
 80024b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024d0:	e05d      	b.n	800258e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d11c      	bne.n	800251a <HAL_SPI_TransmitReceive+0x264>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d017      	beq.n	800251a <HAL_SPI_TransmitReceive+0x264>
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d114      	bne.n	800251a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	330c      	adds	r3, #12
 80024fa:	7812      	ldrb	r2, [r2, #0]
 80024fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800250c:	b29b      	uxth	r3, r3
 800250e:	3b01      	subs	r3, #1
 8002510:	b29a      	uxth	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b01      	cmp	r3, #1
 8002526:	d119      	bne.n	800255c <HAL_SPI_TransmitReceive+0x2a6>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800252c:	b29b      	uxth	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d014      	beq.n	800255c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002544:	1c5a      	adds	r2, r3, #1
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002558:	2301      	movs	r3, #1
 800255a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800255c:	f7fe fcfc 	bl	8000f58 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002568:	429a      	cmp	r2, r3
 800256a:	d803      	bhi.n	8002574 <HAL_SPI_TransmitReceive+0x2be>
 800256c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002572:	d102      	bne.n	800257a <HAL_SPI_TransmitReceive+0x2c4>
 8002574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e038      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d19c      	bne.n	80024d2 <HAL_SPI_TransmitReceive+0x21c>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800259c:	b29b      	uxth	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d197      	bne.n	80024d2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025a2:	6a3a      	ldr	r2, [r7, #32]
 80025a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 f8b6 	bl	8002718 <SPI_EndRxTxTransaction>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2220      	movs	r2, #32
 80025b6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e01d      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10a      	bne.n	80025e2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025cc:	2300      	movs	r3, #0
 80025ce:	613b      	str	r3, [r7, #16]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e000      	b.n	8002600 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80025fe:	2300      	movs	r3, #0
  }
}
 8002600:	4618      	mov	r0, r3
 8002602:	3728      	adds	r7, #40	@ 0x28
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	4613      	mov	r3, r2
 8002616:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002618:	f7fe fc9e 	bl	8000f58 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002620:	1a9b      	subs	r3, r3, r2
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	4413      	add	r3, r2
 8002626:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002628:	f7fe fc96 	bl	8000f58 <HAL_GetTick>
 800262c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800262e:	4b39      	ldr	r3, [pc, #228]	@ (8002714 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	015b      	lsls	r3, r3, #5
 8002634:	0d1b      	lsrs	r3, r3, #20
 8002636:	69fa      	ldr	r2, [r7, #28]
 8002638:	fb02 f303 	mul.w	r3, r2, r3
 800263c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800263e:	e054      	b.n	80026ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002646:	d050      	beq.n	80026ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002648:	f7fe fc86 	bl	8000f58 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	69fa      	ldr	r2, [r7, #28]
 8002654:	429a      	cmp	r2, r3
 8002656:	d902      	bls.n	800265e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d13d      	bne.n	80026da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800266c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002676:	d111      	bne.n	800269c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002680:	d004      	beq.n	800268c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800268a:	d107      	bne.n	800269c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800269a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026a4:	d10f      	bne.n	80026c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e017      	b.n	800270a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	4013      	ands	r3, r2
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	461a      	mov	r2, r3
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	429a      	cmp	r2, r3
 8002706:	d19b      	bne.n	8002640 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3720      	adds	r7, #32
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000000 	.word	0x20000000

08002718 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af02      	add	r7, sp, #8
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2201      	movs	r2, #1
 800272c:	2102      	movs	r1, #2
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f7ff ff6a 	bl	8002608 <SPI_WaitFlagStateUntilTimeout>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d007      	beq.n	800274a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800273e:	f043 0220 	orr.w	r2, r3, #32
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e032      	b.n	80027b0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800274a:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <SPI_EndRxTxTransaction+0xa0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a1b      	ldr	r2, [pc, #108]	@ (80027bc <SPI_EndRxTxTransaction+0xa4>)
 8002750:	fba2 2303 	umull	r2, r3, r2, r3
 8002754:	0d5b      	lsrs	r3, r3, #21
 8002756:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002768:	d112      	bne.n	8002790 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	2200      	movs	r2, #0
 8002772:	2180      	movs	r1, #128	@ 0x80
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f7ff ff47 	bl	8002608 <SPI_WaitFlagStateUntilTimeout>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d016      	beq.n	80027ae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002784:	f043 0220 	orr.w	r2, r3, #32
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e00f      	b.n	80027b0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00a      	beq.n	80027ac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	3b01      	subs	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027a6:	2b80      	cmp	r3, #128	@ 0x80
 80027a8:	d0f2      	beq.n	8002790 <SPI_EndRxTxTransaction+0x78>
 80027aa:	e000      	b.n	80027ae <SPI_EndRxTxTransaction+0x96>
        break;
 80027ac:	bf00      	nop
  }

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20000000 	.word	0x20000000
 80027bc:	165e9f81 	.word	0x165e9f81

080027c0 <findslot>:
 80027c0:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <findslot+0x2c>)
 80027c2:	b510      	push	{r4, lr}
 80027c4:	4604      	mov	r4, r0
 80027c6:	6818      	ldr	r0, [r3, #0]
 80027c8:	b118      	cbz	r0, 80027d2 <findslot+0x12>
 80027ca:	6a03      	ldr	r3, [r0, #32]
 80027cc:	b90b      	cbnz	r3, 80027d2 <findslot+0x12>
 80027ce:	f000 fb19 	bl	8002e04 <__sinit>
 80027d2:	2c13      	cmp	r4, #19
 80027d4:	d807      	bhi.n	80027e6 <findslot+0x26>
 80027d6:	4806      	ldr	r0, [pc, #24]	@ (80027f0 <findslot+0x30>)
 80027d8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 80027dc:	3201      	adds	r2, #1
 80027de:	d002      	beq.n	80027e6 <findslot+0x26>
 80027e0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80027e4:	bd10      	pop	{r4, pc}
 80027e6:	2000      	movs	r0, #0
 80027e8:	e7fc      	b.n	80027e4 <findslot+0x24>
 80027ea:	bf00      	nop
 80027ec:	20000020 	.word	0x20000020
 80027f0:	2000013c 	.word	0x2000013c

080027f4 <error>:
 80027f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f6:	4604      	mov	r4, r0
 80027f8:	f000 fbde 	bl	8002fb8 <__errno>
 80027fc:	2613      	movs	r6, #19
 80027fe:	4605      	mov	r5, r0
 8002800:	2700      	movs	r7, #0
 8002802:	4630      	mov	r0, r6
 8002804:	4639      	mov	r1, r7
 8002806:	beab      	bkpt	0x00ab
 8002808:	4606      	mov	r6, r0
 800280a:	602e      	str	r6, [r5, #0]
 800280c:	4620      	mov	r0, r4
 800280e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002810 <checkerror>:
 8002810:	1c43      	adds	r3, r0, #1
 8002812:	d101      	bne.n	8002818 <checkerror+0x8>
 8002814:	f7ff bfee 	b.w	80027f4 <error>
 8002818:	4770      	bx	lr

0800281a <_swiread>:
 800281a:	b530      	push	{r4, r5, lr}
 800281c:	b085      	sub	sp, #20
 800281e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002822:	9203      	str	r2, [sp, #12]
 8002824:	2406      	movs	r4, #6
 8002826:	ad01      	add	r5, sp, #4
 8002828:	4620      	mov	r0, r4
 800282a:	4629      	mov	r1, r5
 800282c:	beab      	bkpt	0x00ab
 800282e:	4604      	mov	r4, r0
 8002830:	4620      	mov	r0, r4
 8002832:	f7ff ffed 	bl	8002810 <checkerror>
 8002836:	b005      	add	sp, #20
 8002838:	bd30      	pop	{r4, r5, pc}

0800283a <_read>:
 800283a:	b570      	push	{r4, r5, r6, lr}
 800283c:	460e      	mov	r6, r1
 800283e:	4614      	mov	r4, r2
 8002840:	f7ff ffbe 	bl	80027c0 <findslot>
 8002844:	4605      	mov	r5, r0
 8002846:	b930      	cbnz	r0, 8002856 <_read+0x1c>
 8002848:	f000 fbb6 	bl	8002fb8 <__errno>
 800284c:	2309      	movs	r3, #9
 800284e:	6003      	str	r3, [r0, #0]
 8002850:	f04f 30ff 	mov.w	r0, #4294967295
 8002854:	bd70      	pop	{r4, r5, r6, pc}
 8002856:	6800      	ldr	r0, [r0, #0]
 8002858:	4622      	mov	r2, r4
 800285a:	4631      	mov	r1, r6
 800285c:	f7ff ffdd 	bl	800281a <_swiread>
 8002860:	1c43      	adds	r3, r0, #1
 8002862:	d0f5      	beq.n	8002850 <_read+0x16>
 8002864:	686b      	ldr	r3, [r5, #4]
 8002866:	1a20      	subs	r0, r4, r0
 8002868:	4403      	add	r3, r0
 800286a:	606b      	str	r3, [r5, #4]
 800286c:	e7f2      	b.n	8002854 <_read+0x1a>

0800286e <_swilseek>:
 800286e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002870:	460c      	mov	r4, r1
 8002872:	4616      	mov	r6, r2
 8002874:	f7ff ffa4 	bl	80027c0 <findslot>
 8002878:	4605      	mov	r5, r0
 800287a:	b940      	cbnz	r0, 800288e <_swilseek+0x20>
 800287c:	f000 fb9c 	bl	8002fb8 <__errno>
 8002880:	2309      	movs	r3, #9
 8002882:	6003      	str	r3, [r0, #0]
 8002884:	f04f 34ff 	mov.w	r4, #4294967295
 8002888:	4620      	mov	r0, r4
 800288a:	b003      	add	sp, #12
 800288c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800288e:	2e02      	cmp	r6, #2
 8002890:	d903      	bls.n	800289a <_swilseek+0x2c>
 8002892:	f000 fb91 	bl	8002fb8 <__errno>
 8002896:	2316      	movs	r3, #22
 8002898:	e7f3      	b.n	8002882 <_swilseek+0x14>
 800289a:	2e01      	cmp	r6, #1
 800289c:	d112      	bne.n	80028c4 <_swilseek+0x56>
 800289e:	6843      	ldr	r3, [r0, #4]
 80028a0:	18e4      	adds	r4, r4, r3
 80028a2:	d4f6      	bmi.n	8002892 <_swilseek+0x24>
 80028a4:	682b      	ldr	r3, [r5, #0]
 80028a6:	260a      	movs	r6, #10
 80028a8:	e9cd 3400 	strd	r3, r4, [sp]
 80028ac:	466f      	mov	r7, sp
 80028ae:	4630      	mov	r0, r6
 80028b0:	4639      	mov	r1, r7
 80028b2:	beab      	bkpt	0x00ab
 80028b4:	4606      	mov	r6, r0
 80028b6:	4630      	mov	r0, r6
 80028b8:	f7ff ffaa 	bl	8002810 <checkerror>
 80028bc:	2800      	cmp	r0, #0
 80028be:	dbe1      	blt.n	8002884 <_swilseek+0x16>
 80028c0:	606c      	str	r4, [r5, #4]
 80028c2:	e7e1      	b.n	8002888 <_swilseek+0x1a>
 80028c4:	2e02      	cmp	r6, #2
 80028c6:	6803      	ldr	r3, [r0, #0]
 80028c8:	d1ec      	bne.n	80028a4 <_swilseek+0x36>
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	260c      	movs	r6, #12
 80028ce:	466f      	mov	r7, sp
 80028d0:	4630      	mov	r0, r6
 80028d2:	4639      	mov	r1, r7
 80028d4:	beab      	bkpt	0x00ab
 80028d6:	4606      	mov	r6, r0
 80028d8:	4630      	mov	r0, r6
 80028da:	f7ff ff99 	bl	8002810 <checkerror>
 80028de:	1c43      	adds	r3, r0, #1
 80028e0:	d0d0      	beq.n	8002884 <_swilseek+0x16>
 80028e2:	4404      	add	r4, r0
 80028e4:	e7de      	b.n	80028a4 <_swilseek+0x36>

080028e6 <_lseek>:
 80028e6:	f7ff bfc2 	b.w	800286e <_swilseek>

080028ea <_swiwrite>:
 80028ea:	b530      	push	{r4, r5, lr}
 80028ec:	b085      	sub	sp, #20
 80028ee:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80028f2:	9203      	str	r2, [sp, #12]
 80028f4:	2405      	movs	r4, #5
 80028f6:	ad01      	add	r5, sp, #4
 80028f8:	4620      	mov	r0, r4
 80028fa:	4629      	mov	r1, r5
 80028fc:	beab      	bkpt	0x00ab
 80028fe:	4604      	mov	r4, r0
 8002900:	4620      	mov	r0, r4
 8002902:	f7ff ff85 	bl	8002810 <checkerror>
 8002906:	b005      	add	sp, #20
 8002908:	bd30      	pop	{r4, r5, pc}

0800290a <_write>:
 800290a:	b570      	push	{r4, r5, r6, lr}
 800290c:	460e      	mov	r6, r1
 800290e:	4615      	mov	r5, r2
 8002910:	f7ff ff56 	bl	80027c0 <findslot>
 8002914:	4604      	mov	r4, r0
 8002916:	b930      	cbnz	r0, 8002926 <_write+0x1c>
 8002918:	f000 fb4e 	bl	8002fb8 <__errno>
 800291c:	2309      	movs	r3, #9
 800291e:	6003      	str	r3, [r0, #0]
 8002920:	f04f 30ff 	mov.w	r0, #4294967295
 8002924:	bd70      	pop	{r4, r5, r6, pc}
 8002926:	6800      	ldr	r0, [r0, #0]
 8002928:	462a      	mov	r2, r5
 800292a:	4631      	mov	r1, r6
 800292c:	f7ff ffdd 	bl	80028ea <_swiwrite>
 8002930:	1e03      	subs	r3, r0, #0
 8002932:	dbf5      	blt.n	8002920 <_write+0x16>
 8002934:	6862      	ldr	r2, [r4, #4]
 8002936:	1ae8      	subs	r0, r5, r3
 8002938:	4402      	add	r2, r0
 800293a:	42ab      	cmp	r3, r5
 800293c:	6062      	str	r2, [r4, #4]
 800293e:	d1f1      	bne.n	8002924 <_write+0x1a>
 8002940:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002944:	2000      	movs	r0, #0
 8002946:	f7ff bf55 	b.w	80027f4 <error>

0800294a <_swiclose>:
 800294a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800294c:	2402      	movs	r4, #2
 800294e:	9001      	str	r0, [sp, #4]
 8002950:	ad01      	add	r5, sp, #4
 8002952:	4620      	mov	r0, r4
 8002954:	4629      	mov	r1, r5
 8002956:	beab      	bkpt	0x00ab
 8002958:	4604      	mov	r4, r0
 800295a:	4620      	mov	r0, r4
 800295c:	f7ff ff58 	bl	8002810 <checkerror>
 8002960:	b003      	add	sp, #12
 8002962:	bd30      	pop	{r4, r5, pc}

08002964 <_close>:
 8002964:	b538      	push	{r3, r4, r5, lr}
 8002966:	4605      	mov	r5, r0
 8002968:	f7ff ff2a 	bl	80027c0 <findslot>
 800296c:	4604      	mov	r4, r0
 800296e:	b930      	cbnz	r0, 800297e <_close+0x1a>
 8002970:	f000 fb22 	bl	8002fb8 <__errno>
 8002974:	2309      	movs	r3, #9
 8002976:	6003      	str	r3, [r0, #0]
 8002978:	f04f 30ff 	mov.w	r0, #4294967295
 800297c:	bd38      	pop	{r3, r4, r5, pc}
 800297e:	3d01      	subs	r5, #1
 8002980:	2d01      	cmp	r5, #1
 8002982:	d809      	bhi.n	8002998 <_close+0x34>
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <_close+0x40>)
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	429a      	cmp	r2, r3
 800298c:	d104      	bne.n	8002998 <_close+0x34>
 800298e:	f04f 33ff 	mov.w	r3, #4294967295
 8002992:	6023      	str	r3, [r4, #0]
 8002994:	2000      	movs	r0, #0
 8002996:	e7f1      	b.n	800297c <_close+0x18>
 8002998:	6820      	ldr	r0, [r4, #0]
 800299a:	f7ff ffd6 	bl	800294a <_swiclose>
 800299e:	2800      	cmp	r0, #0
 80029a0:	d0f5      	beq.n	800298e <_close+0x2a>
 80029a2:	e7eb      	b.n	800297c <_close+0x18>
 80029a4:	2000013c 	.word	0x2000013c

080029a8 <_swistat>:
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	460c      	mov	r4, r1
 80029ac:	f7ff ff08 	bl	80027c0 <findslot>
 80029b0:	4605      	mov	r5, r0
 80029b2:	b930      	cbnz	r0, 80029c2 <_swistat+0x1a>
 80029b4:	f000 fb00 	bl	8002fb8 <__errno>
 80029b8:	2309      	movs	r3, #9
 80029ba:	6003      	str	r3, [r0, #0]
 80029bc:	f04f 30ff 	mov.w	r0, #4294967295
 80029c0:	bd70      	pop	{r4, r5, r6, pc}
 80029c2:	6863      	ldr	r3, [r4, #4]
 80029c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029c8:	6063      	str	r3, [r4, #4]
 80029ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029ce:	64a3      	str	r3, [r4, #72]	@ 0x48
 80029d0:	260c      	movs	r6, #12
 80029d2:	4630      	mov	r0, r6
 80029d4:	4629      	mov	r1, r5
 80029d6:	beab      	bkpt	0x00ab
 80029d8:	4605      	mov	r5, r0
 80029da:	4628      	mov	r0, r5
 80029dc:	f7ff ff18 	bl	8002810 <checkerror>
 80029e0:	1c43      	adds	r3, r0, #1
 80029e2:	d0eb      	beq.n	80029bc <_swistat+0x14>
 80029e4:	6120      	str	r0, [r4, #16]
 80029e6:	2000      	movs	r0, #0
 80029e8:	e7ea      	b.n	80029c0 <_swistat+0x18>

080029ea <_fstat>:
 80029ea:	460b      	mov	r3, r1
 80029ec:	b510      	push	{r4, lr}
 80029ee:	2100      	movs	r1, #0
 80029f0:	4604      	mov	r4, r0
 80029f2:	2258      	movs	r2, #88	@ 0x58
 80029f4:	4618      	mov	r0, r3
 80029f6:	f000 fa90 	bl	8002f1a <memset>
 80029fa:	4601      	mov	r1, r0
 80029fc:	4620      	mov	r0, r4
 80029fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a02:	f7ff bfd1 	b.w	80029a8 <_swistat>

08002a06 <_stat>:
 8002a06:	b538      	push	{r3, r4, r5, lr}
 8002a08:	460d      	mov	r5, r1
 8002a0a:	4604      	mov	r4, r0
 8002a0c:	2258      	movs	r2, #88	@ 0x58
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4628      	mov	r0, r5
 8002a12:	f000 fa82 	bl	8002f1a <memset>
 8002a16:	4620      	mov	r0, r4
 8002a18:	2100      	movs	r1, #0
 8002a1a:	f000 f811 	bl	8002a40 <_swiopen>
 8002a1e:	1c43      	adds	r3, r0, #1
 8002a20:	4604      	mov	r4, r0
 8002a22:	d00b      	beq.n	8002a3c <_stat+0x36>
 8002a24:	686b      	ldr	r3, [r5, #4]
 8002a26:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8002a2a:	606b      	str	r3, [r5, #4]
 8002a2c:	4629      	mov	r1, r5
 8002a2e:	f7ff ffbb 	bl	80029a8 <_swistat>
 8002a32:	4605      	mov	r5, r0
 8002a34:	4620      	mov	r0, r4
 8002a36:	f7ff ff95 	bl	8002964 <_close>
 8002a3a:	462c      	mov	r4, r5
 8002a3c:	4620      	mov	r0, r4
 8002a3e:	bd38      	pop	{r3, r4, r5, pc}

08002a40 <_swiopen>:
 8002a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a44:	4f29      	ldr	r7, [pc, #164]	@ (8002aec <_swiopen+0xac>)
 8002a46:	b096      	sub	sp, #88	@ 0x58
 8002a48:	4682      	mov	sl, r0
 8002a4a:	460e      	mov	r6, r1
 8002a4c:	2400      	movs	r4, #0
 8002a4e:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 8002a52:	3301      	adds	r3, #1
 8002a54:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8002a58:	d00c      	beq.n	8002a74 <_swiopen+0x34>
 8002a5a:	3401      	adds	r4, #1
 8002a5c:	2c14      	cmp	r4, #20
 8002a5e:	d1f6      	bne.n	8002a4e <_swiopen+0xe>
 8002a60:	f000 faaa 	bl	8002fb8 <__errno>
 8002a64:	2318      	movs	r3, #24
 8002a66:	6003      	str	r3, [r0, #0]
 8002a68:	f04f 34ff 	mov.w	r4, #4294967295
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	b016      	add	sp, #88	@ 0x58
 8002a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a74:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8002a78:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002a7c:	46e9      	mov	r9, sp
 8002a7e:	d109      	bne.n	8002a94 <_swiopen+0x54>
 8002a80:	4649      	mov	r1, r9
 8002a82:	4650      	mov	r0, sl
 8002a84:	f7ff ffbf 	bl	8002a06 <_stat>
 8002a88:	3001      	adds	r0, #1
 8002a8a:	d003      	beq.n	8002a94 <_swiopen+0x54>
 8002a8c:	f000 fa94 	bl	8002fb8 <__errno>
 8002a90:	2311      	movs	r3, #17
 8002a92:	e7e8      	b.n	8002a66 <_swiopen+0x26>
 8002a94:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8002a98:	f240 6301 	movw	r3, #1537	@ 0x601
 8002a9c:	07b2      	lsls	r2, r6, #30
 8002a9e:	bf48      	it	mi
 8002aa0:	f045 0502 	orrmi.w	r5, r5, #2
 8002aa4:	421e      	tst	r6, r3
 8002aa6:	bf18      	it	ne
 8002aa8:	f045 0504 	orrne.w	r5, r5, #4
 8002aac:	0733      	lsls	r3, r6, #28
 8002aae:	bf48      	it	mi
 8002ab0:	f025 0504 	bicmi.w	r5, r5, #4
 8002ab4:	4650      	mov	r0, sl
 8002ab6:	bf48      	it	mi
 8002ab8:	f045 0508 	orrmi.w	r5, r5, #8
 8002abc:	f8cd a000 	str.w	sl, [sp]
 8002ac0:	f7fd fb96 	bl	80001f0 <strlen>
 8002ac4:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8002ac8:	2501      	movs	r5, #1
 8002aca:	4628      	mov	r0, r5
 8002acc:	4649      	mov	r1, r9
 8002ace:	beab      	bkpt	0x00ab
 8002ad0:	4605      	mov	r5, r0
 8002ad2:	2d00      	cmp	r5, #0
 8002ad4:	db05      	blt.n	8002ae2 <_swiopen+0xa2>
 8002ad6:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8002ada:	4447      	add	r7, r8
 8002adc:	2300      	movs	r3, #0
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	e7c4      	b.n	8002a6c <_swiopen+0x2c>
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	f7ff fe86 	bl	80027f4 <error>
 8002ae8:	4604      	mov	r4, r0
 8002aea:	e7bf      	b.n	8002a6c <_swiopen+0x2c>
 8002aec:	2000013c 	.word	0x2000013c

08002af0 <_get_semihosting_exts>:
 8002af0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002af4:	4606      	mov	r6, r0
 8002af6:	460f      	mov	r7, r1
 8002af8:	4829      	ldr	r0, [pc, #164]	@ (8002ba0 <_get_semihosting_exts+0xb0>)
 8002afa:	2100      	movs	r1, #0
 8002afc:	4615      	mov	r5, r2
 8002afe:	f7ff ff9f 	bl	8002a40 <_swiopen>
 8002b02:	462a      	mov	r2, r5
 8002b04:	4604      	mov	r4, r0
 8002b06:	2100      	movs	r1, #0
 8002b08:	4630      	mov	r0, r6
 8002b0a:	f000 fa06 	bl	8002f1a <memset>
 8002b0e:	1c63      	adds	r3, r4, #1
 8002b10:	d014      	beq.n	8002b3c <_get_semihosting_exts+0x4c>
 8002b12:	4620      	mov	r0, r4
 8002b14:	f7ff fe54 	bl	80027c0 <findslot>
 8002b18:	f04f 080c 	mov.w	r8, #12
 8002b1c:	4681      	mov	r9, r0
 8002b1e:	4640      	mov	r0, r8
 8002b20:	4649      	mov	r1, r9
 8002b22:	beab      	bkpt	0x00ab
 8002b24:	4680      	mov	r8, r0
 8002b26:	4640      	mov	r0, r8
 8002b28:	f7ff fe72 	bl	8002810 <checkerror>
 8002b2c:	2803      	cmp	r0, #3
 8002b2e:	dd02      	ble.n	8002b36 <_get_semihosting_exts+0x46>
 8002b30:	1ec3      	subs	r3, r0, #3
 8002b32:	42ab      	cmp	r3, r5
 8002b34:	dc07      	bgt.n	8002b46 <_get_semihosting_exts+0x56>
 8002b36:	4620      	mov	r0, r4
 8002b38:	f7ff ff14 	bl	8002964 <_close>
 8002b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b40:	b003      	add	sp, #12
 8002b42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b46:	2204      	movs	r2, #4
 8002b48:	eb0d 0102 	add.w	r1, sp, r2
 8002b4c:	4620      	mov	r0, r4
 8002b4e:	f7ff fe74 	bl	800283a <_read>
 8002b52:	2803      	cmp	r0, #3
 8002b54:	ddef      	ble.n	8002b36 <_get_semihosting_exts+0x46>
 8002b56:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002b5a:	2b53      	cmp	r3, #83	@ 0x53
 8002b5c:	d1eb      	bne.n	8002b36 <_get_semihosting_exts+0x46>
 8002b5e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002b62:	2b48      	cmp	r3, #72	@ 0x48
 8002b64:	d1e7      	bne.n	8002b36 <_get_semihosting_exts+0x46>
 8002b66:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002b6a:	2b46      	cmp	r3, #70	@ 0x46
 8002b6c:	d1e3      	bne.n	8002b36 <_get_semihosting_exts+0x46>
 8002b6e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002b72:	2b42      	cmp	r3, #66	@ 0x42
 8002b74:	d1df      	bne.n	8002b36 <_get_semihosting_exts+0x46>
 8002b76:	2201      	movs	r2, #1
 8002b78:	4639      	mov	r1, r7
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	f7ff fe77 	bl	800286e <_swilseek>
 8002b80:	2800      	cmp	r0, #0
 8002b82:	dbd8      	blt.n	8002b36 <_get_semihosting_exts+0x46>
 8002b84:	462a      	mov	r2, r5
 8002b86:	4631      	mov	r1, r6
 8002b88:	4620      	mov	r0, r4
 8002b8a:	f7ff fe56 	bl	800283a <_read>
 8002b8e:	4605      	mov	r5, r0
 8002b90:	4620      	mov	r0, r4
 8002b92:	f7ff fee7 	bl	8002964 <_close>
 8002b96:	4628      	mov	r0, r5
 8002b98:	f7ff fe3a 	bl	8002810 <checkerror>
 8002b9c:	e7d0      	b.n	8002b40 <_get_semihosting_exts+0x50>
 8002b9e:	bf00      	nop
 8002ba0:	08003bbc 	.word	0x08003bbc

08002ba4 <initialise_semihosting_exts>:
 8002ba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002ba6:	4d0a      	ldr	r5, [pc, #40]	@ (8002bd0 <initialise_semihosting_exts+0x2c>)
 8002ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8002bd4 <initialise_semihosting_exts+0x30>)
 8002baa:	2100      	movs	r1, #0
 8002bac:	2201      	movs	r2, #1
 8002bae:	a801      	add	r0, sp, #4
 8002bb0:	6029      	str	r1, [r5, #0]
 8002bb2:	6022      	str	r2, [r4, #0]
 8002bb4:	f7ff ff9c 	bl	8002af0 <_get_semihosting_exts>
 8002bb8:	2800      	cmp	r0, #0
 8002bba:	dd07      	ble.n	8002bcc <initialise_semihosting_exts+0x28>
 8002bbc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002bc0:	f003 0201 	and.w	r2, r3, #1
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	602a      	str	r2, [r5, #0]
 8002bca:	6023      	str	r3, [r4, #0]
 8002bcc:	b003      	add	sp, #12
 8002bce:	bd30      	pop	{r4, r5, pc}
 8002bd0:	20000010 	.word	0x20000010
 8002bd4:	2000000c 	.word	0x2000000c

08002bd8 <_has_ext_stdout_stderr>:
 8002bd8:	b510      	push	{r4, lr}
 8002bda:	4c04      	ldr	r4, [pc, #16]	@ (8002bec <_has_ext_stdout_stderr+0x14>)
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	da01      	bge.n	8002be6 <_has_ext_stdout_stderr+0xe>
 8002be2:	f7ff ffdf 	bl	8002ba4 <initialise_semihosting_exts>
 8002be6:	6820      	ldr	r0, [r4, #0]
 8002be8:	bd10      	pop	{r4, pc}
 8002bea:	bf00      	nop
 8002bec:	2000000c 	.word	0x2000000c

08002bf0 <initialise_monitor_handles>:
 8002bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf4:	b085      	sub	sp, #20
 8002bf6:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8002ca8 <initialise_monitor_handles+0xb8>
 8002bfa:	f8cd 9004 	str.w	r9, [sp, #4]
 8002bfe:	2303      	movs	r3, #3
 8002c00:	2400      	movs	r4, #0
 8002c02:	9303      	str	r3, [sp, #12]
 8002c04:	af01      	add	r7, sp, #4
 8002c06:	9402      	str	r4, [sp, #8]
 8002c08:	2501      	movs	r5, #1
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	4639      	mov	r1, r7
 8002c0e:	beab      	bkpt	0x00ab
 8002c10:	4605      	mov	r5, r0
 8002c12:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8002cac <initialise_monitor_handles+0xbc>
 8002c16:	4623      	mov	r3, r4
 8002c18:	4c20      	ldr	r4, [pc, #128]	@ (8002c9c <initialise_monitor_handles+0xac>)
 8002c1a:	f8c8 5000 	str.w	r5, [r8]
 8002c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8002c22:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8002c26:	3301      	adds	r3, #1
 8002c28:	2b14      	cmp	r3, #20
 8002c2a:	d1fa      	bne.n	8002c22 <initialise_monitor_handles+0x32>
 8002c2c:	f7ff ffd4 	bl	8002bd8 <_has_ext_stdout_stderr>
 8002c30:	4d1b      	ldr	r5, [pc, #108]	@ (8002ca0 <initialise_monitor_handles+0xb0>)
 8002c32:	b1d0      	cbz	r0, 8002c6a <initialise_monitor_handles+0x7a>
 8002c34:	f04f 0a03 	mov.w	sl, #3
 8002c38:	2304      	movs	r3, #4
 8002c3a:	f8cd 9004 	str.w	r9, [sp, #4]
 8002c3e:	2601      	movs	r6, #1
 8002c40:	f8cd a00c 	str.w	sl, [sp, #12]
 8002c44:	9302      	str	r3, [sp, #8]
 8002c46:	4630      	mov	r0, r6
 8002c48:	4639      	mov	r1, r7
 8002c4a:	beab      	bkpt	0x00ab
 8002c4c:	4683      	mov	fp, r0
 8002c4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ca4 <initialise_monitor_handles+0xb4>)
 8002c50:	f8cd 9004 	str.w	r9, [sp, #4]
 8002c54:	f8c3 b000 	str.w	fp, [r3]
 8002c58:	2308      	movs	r3, #8
 8002c5a:	f8cd a00c 	str.w	sl, [sp, #12]
 8002c5e:	9302      	str	r3, [sp, #8]
 8002c60:	4630      	mov	r0, r6
 8002c62:	4639      	mov	r1, r7
 8002c64:	beab      	bkpt	0x00ab
 8002c66:	4606      	mov	r6, r0
 8002c68:	602e      	str	r6, [r5, #0]
 8002c6a:	682b      	ldr	r3, [r5, #0]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	bf02      	ittt	eq
 8002c70:	4b0c      	ldreq	r3, [pc, #48]	@ (8002ca4 <initialise_monitor_handles+0xb4>)
 8002c72:	681b      	ldreq	r3, [r3, #0]
 8002c74:	602b      	streq	r3, [r5, #0]
 8002c76:	2600      	movs	r6, #0
 8002c78:	f8d8 3000 	ldr.w	r3, [r8]
 8002c7c:	6023      	str	r3, [r4, #0]
 8002c7e:	6066      	str	r6, [r4, #4]
 8002c80:	f7ff ffaa 	bl	8002bd8 <_has_ext_stdout_stderr>
 8002c84:	b130      	cbz	r0, 8002c94 <initialise_monitor_handles+0xa4>
 8002c86:	4b07      	ldr	r3, [pc, #28]	@ (8002ca4 <initialise_monitor_handles+0xb4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8002c8e:	682b      	ldr	r3, [r5, #0]
 8002c90:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8002c94:	b005      	add	sp, #20
 8002c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c9a:	bf00      	nop
 8002c9c:	2000013c 	.word	0x2000013c
 8002ca0:	20000130 	.word	0x20000130
 8002ca4:	20000134 	.word	0x20000134
 8002ca8:	08003bd2 	.word	0x08003bd2
 8002cac:	20000138 	.word	0x20000138

08002cb0 <_isatty>:
 8002cb0:	b570      	push	{r4, r5, r6, lr}
 8002cb2:	f7ff fd85 	bl	80027c0 <findslot>
 8002cb6:	2409      	movs	r4, #9
 8002cb8:	4605      	mov	r5, r0
 8002cba:	b920      	cbnz	r0, 8002cc6 <_isatty+0x16>
 8002cbc:	f000 f97c 	bl	8002fb8 <__errno>
 8002cc0:	6004      	str	r4, [r0, #0]
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	bd70      	pop	{r4, r5, r6, pc}
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	4629      	mov	r1, r5
 8002cca:	beab      	bkpt	0x00ab
 8002ccc:	4604      	mov	r4, r0
 8002cce:	2c01      	cmp	r4, #1
 8002cd0:	4620      	mov	r0, r4
 8002cd2:	d0f7      	beq.n	8002cc4 <_isatty+0x14>
 8002cd4:	f000 f970 	bl	8002fb8 <__errno>
 8002cd8:	2513      	movs	r5, #19
 8002cda:	4604      	mov	r4, r0
 8002cdc:	2600      	movs	r6, #0
 8002cde:	4628      	mov	r0, r5
 8002ce0:	4631      	mov	r1, r6
 8002ce2:	beab      	bkpt	0x00ab
 8002ce4:	4605      	mov	r5, r0
 8002ce6:	6025      	str	r5, [r4, #0]
 8002ce8:	e7eb      	b.n	8002cc2 <_isatty+0x12>
	...

08002cec <std>:
 8002cec:	2300      	movs	r3, #0
 8002cee:	b510      	push	{r4, lr}
 8002cf0:	4604      	mov	r4, r0
 8002cf2:	e9c0 3300 	strd	r3, r3, [r0]
 8002cf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002cfa:	6083      	str	r3, [r0, #8]
 8002cfc:	8181      	strh	r1, [r0, #12]
 8002cfe:	6643      	str	r3, [r0, #100]	@ 0x64
 8002d00:	81c2      	strh	r2, [r0, #14]
 8002d02:	6183      	str	r3, [r0, #24]
 8002d04:	4619      	mov	r1, r3
 8002d06:	2208      	movs	r2, #8
 8002d08:	305c      	adds	r0, #92	@ 0x5c
 8002d0a:	f000 f906 	bl	8002f1a <memset>
 8002d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d44 <std+0x58>)
 8002d10:	6263      	str	r3, [r4, #36]	@ 0x24
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <std+0x5c>)
 8002d14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002d16:	4b0d      	ldr	r3, [pc, #52]	@ (8002d4c <std+0x60>)
 8002d18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d50 <std+0x64>)
 8002d1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d54 <std+0x68>)
 8002d20:	6224      	str	r4, [r4, #32]
 8002d22:	429c      	cmp	r4, r3
 8002d24:	d006      	beq.n	8002d34 <std+0x48>
 8002d26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002d2a:	4294      	cmp	r4, r2
 8002d2c:	d002      	beq.n	8002d34 <std+0x48>
 8002d2e:	33d0      	adds	r3, #208	@ 0xd0
 8002d30:	429c      	cmp	r4, r3
 8002d32:	d105      	bne.n	8002d40 <std+0x54>
 8002d34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d3c:	f000 b966 	b.w	800300c <__retarget_lock_init_recursive>
 8002d40:	bd10      	pop	{r4, pc}
 8002d42:	bf00      	nop
 8002d44:	08002e95 	.word	0x08002e95
 8002d48:	08002eb7 	.word	0x08002eb7
 8002d4c:	08002eef 	.word	0x08002eef
 8002d50:	08002f13 	.word	0x08002f13
 8002d54:	200001dc 	.word	0x200001dc

08002d58 <stdio_exit_handler>:
 8002d58:	4a02      	ldr	r2, [pc, #8]	@ (8002d64 <stdio_exit_handler+0xc>)
 8002d5a:	4903      	ldr	r1, [pc, #12]	@ (8002d68 <stdio_exit_handler+0x10>)
 8002d5c:	4803      	ldr	r0, [pc, #12]	@ (8002d6c <stdio_exit_handler+0x14>)
 8002d5e:	f000 b869 	b.w	8002e34 <_fwalk_sglue>
 8002d62:	bf00      	nop
 8002d64:	20000014 	.word	0x20000014
 8002d68:	080038ad 	.word	0x080038ad
 8002d6c:	20000024 	.word	0x20000024

08002d70 <cleanup_stdio>:
 8002d70:	6841      	ldr	r1, [r0, #4]
 8002d72:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <cleanup_stdio+0x34>)
 8002d74:	4299      	cmp	r1, r3
 8002d76:	b510      	push	{r4, lr}
 8002d78:	4604      	mov	r4, r0
 8002d7a:	d001      	beq.n	8002d80 <cleanup_stdio+0x10>
 8002d7c:	f000 fd96 	bl	80038ac <_fflush_r>
 8002d80:	68a1      	ldr	r1, [r4, #8]
 8002d82:	4b09      	ldr	r3, [pc, #36]	@ (8002da8 <cleanup_stdio+0x38>)
 8002d84:	4299      	cmp	r1, r3
 8002d86:	d002      	beq.n	8002d8e <cleanup_stdio+0x1e>
 8002d88:	4620      	mov	r0, r4
 8002d8a:	f000 fd8f 	bl	80038ac <_fflush_r>
 8002d8e:	68e1      	ldr	r1, [r4, #12]
 8002d90:	4b06      	ldr	r3, [pc, #24]	@ (8002dac <cleanup_stdio+0x3c>)
 8002d92:	4299      	cmp	r1, r3
 8002d94:	d004      	beq.n	8002da0 <cleanup_stdio+0x30>
 8002d96:	4620      	mov	r0, r4
 8002d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d9c:	f000 bd86 	b.w	80038ac <_fflush_r>
 8002da0:	bd10      	pop	{r4, pc}
 8002da2:	bf00      	nop
 8002da4:	200001dc 	.word	0x200001dc
 8002da8:	20000244 	.word	0x20000244
 8002dac:	200002ac 	.word	0x200002ac

08002db0 <global_stdio_init.part.0>:
 8002db0:	b510      	push	{r4, lr}
 8002db2:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <global_stdio_init.part.0+0x30>)
 8002db4:	4c0b      	ldr	r4, [pc, #44]	@ (8002de4 <global_stdio_init.part.0+0x34>)
 8002db6:	4a0c      	ldr	r2, [pc, #48]	@ (8002de8 <global_stdio_init.part.0+0x38>)
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	4620      	mov	r0, r4
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2104      	movs	r1, #4
 8002dc0:	f7ff ff94 	bl	8002cec <std>
 8002dc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002dc8:	2201      	movs	r2, #1
 8002dca:	2109      	movs	r1, #9
 8002dcc:	f7ff ff8e 	bl	8002cec <std>
 8002dd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dda:	2112      	movs	r1, #18
 8002ddc:	f7ff bf86 	b.w	8002cec <std>
 8002de0:	20000314 	.word	0x20000314
 8002de4:	200001dc 	.word	0x200001dc
 8002de8:	08002d59 	.word	0x08002d59

08002dec <__sfp_lock_acquire>:
 8002dec:	4801      	ldr	r0, [pc, #4]	@ (8002df4 <__sfp_lock_acquire+0x8>)
 8002dee:	f000 b90e 	b.w	800300e <__retarget_lock_acquire_recursive>
 8002df2:	bf00      	nop
 8002df4:	2000031d 	.word	0x2000031d

08002df8 <__sfp_lock_release>:
 8002df8:	4801      	ldr	r0, [pc, #4]	@ (8002e00 <__sfp_lock_release+0x8>)
 8002dfa:	f000 b909 	b.w	8003010 <__retarget_lock_release_recursive>
 8002dfe:	bf00      	nop
 8002e00:	2000031d 	.word	0x2000031d

08002e04 <__sinit>:
 8002e04:	b510      	push	{r4, lr}
 8002e06:	4604      	mov	r4, r0
 8002e08:	f7ff fff0 	bl	8002dec <__sfp_lock_acquire>
 8002e0c:	6a23      	ldr	r3, [r4, #32]
 8002e0e:	b11b      	cbz	r3, 8002e18 <__sinit+0x14>
 8002e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e14:	f7ff bff0 	b.w	8002df8 <__sfp_lock_release>
 8002e18:	4b04      	ldr	r3, [pc, #16]	@ (8002e2c <__sinit+0x28>)
 8002e1a:	6223      	str	r3, [r4, #32]
 8002e1c:	4b04      	ldr	r3, [pc, #16]	@ (8002e30 <__sinit+0x2c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1f5      	bne.n	8002e10 <__sinit+0xc>
 8002e24:	f7ff ffc4 	bl	8002db0 <global_stdio_init.part.0>
 8002e28:	e7f2      	b.n	8002e10 <__sinit+0xc>
 8002e2a:	bf00      	nop
 8002e2c:	08002d71 	.word	0x08002d71
 8002e30:	20000314 	.word	0x20000314

08002e34 <_fwalk_sglue>:
 8002e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e38:	4607      	mov	r7, r0
 8002e3a:	4688      	mov	r8, r1
 8002e3c:	4614      	mov	r4, r2
 8002e3e:	2600      	movs	r6, #0
 8002e40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e44:	f1b9 0901 	subs.w	r9, r9, #1
 8002e48:	d505      	bpl.n	8002e56 <_fwalk_sglue+0x22>
 8002e4a:	6824      	ldr	r4, [r4, #0]
 8002e4c:	2c00      	cmp	r4, #0
 8002e4e:	d1f7      	bne.n	8002e40 <_fwalk_sglue+0xc>
 8002e50:	4630      	mov	r0, r6
 8002e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e56:	89ab      	ldrh	r3, [r5, #12]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d907      	bls.n	8002e6c <_fwalk_sglue+0x38>
 8002e5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e60:	3301      	adds	r3, #1
 8002e62:	d003      	beq.n	8002e6c <_fwalk_sglue+0x38>
 8002e64:	4629      	mov	r1, r5
 8002e66:	4638      	mov	r0, r7
 8002e68:	47c0      	blx	r8
 8002e6a:	4306      	orrs	r6, r0
 8002e6c:	3568      	adds	r5, #104	@ 0x68
 8002e6e:	e7e9      	b.n	8002e44 <_fwalk_sglue+0x10>

08002e70 <iprintf>:
 8002e70:	b40f      	push	{r0, r1, r2, r3}
 8002e72:	b507      	push	{r0, r1, r2, lr}
 8002e74:	4906      	ldr	r1, [pc, #24]	@ (8002e90 <iprintf+0x20>)
 8002e76:	ab04      	add	r3, sp, #16
 8002e78:	6808      	ldr	r0, [r1, #0]
 8002e7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e7e:	6881      	ldr	r1, [r0, #8]
 8002e80:	9301      	str	r3, [sp, #4]
 8002e82:	f000 f9e9 	bl	8003258 <_vfiprintf_r>
 8002e86:	b003      	add	sp, #12
 8002e88:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e8c:	b004      	add	sp, #16
 8002e8e:	4770      	bx	lr
 8002e90:	20000020 	.word	0x20000020

08002e94 <__sread>:
 8002e94:	b510      	push	{r4, lr}
 8002e96:	460c      	mov	r4, r1
 8002e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e9c:	f000 f868 	bl	8002f70 <_read_r>
 8002ea0:	2800      	cmp	r0, #0
 8002ea2:	bfab      	itete	ge
 8002ea4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002ea6:	89a3      	ldrhlt	r3, [r4, #12]
 8002ea8:	181b      	addge	r3, r3, r0
 8002eaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002eae:	bfac      	ite	ge
 8002eb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002eb2:	81a3      	strhlt	r3, [r4, #12]
 8002eb4:	bd10      	pop	{r4, pc}

08002eb6 <__swrite>:
 8002eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002eba:	461f      	mov	r7, r3
 8002ebc:	898b      	ldrh	r3, [r1, #12]
 8002ebe:	05db      	lsls	r3, r3, #23
 8002ec0:	4605      	mov	r5, r0
 8002ec2:	460c      	mov	r4, r1
 8002ec4:	4616      	mov	r6, r2
 8002ec6:	d505      	bpl.n	8002ed4 <__swrite+0x1e>
 8002ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ecc:	2302      	movs	r3, #2
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f000 f83c 	bl	8002f4c <_lseek_r>
 8002ed4:	89a3      	ldrh	r3, [r4, #12]
 8002ed6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002eda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ede:	81a3      	strh	r3, [r4, #12]
 8002ee0:	4632      	mov	r2, r6
 8002ee2:	463b      	mov	r3, r7
 8002ee4:	4628      	mov	r0, r5
 8002ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002eea:	f000 b853 	b.w	8002f94 <_write_r>

08002eee <__sseek>:
 8002eee:	b510      	push	{r4, lr}
 8002ef0:	460c      	mov	r4, r1
 8002ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ef6:	f000 f829 	bl	8002f4c <_lseek_r>
 8002efa:	1c43      	adds	r3, r0, #1
 8002efc:	89a3      	ldrh	r3, [r4, #12]
 8002efe:	bf15      	itete	ne
 8002f00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002f02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002f06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002f0a:	81a3      	strheq	r3, [r4, #12]
 8002f0c:	bf18      	it	ne
 8002f0e:	81a3      	strhne	r3, [r4, #12]
 8002f10:	bd10      	pop	{r4, pc}

08002f12 <__sclose>:
 8002f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f16:	f000 b809 	b.w	8002f2c <_close_r>

08002f1a <memset>:
 8002f1a:	4402      	add	r2, r0
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d100      	bne.n	8002f24 <memset+0xa>
 8002f22:	4770      	bx	lr
 8002f24:	f803 1b01 	strb.w	r1, [r3], #1
 8002f28:	e7f9      	b.n	8002f1e <memset+0x4>
	...

08002f2c <_close_r>:
 8002f2c:	b538      	push	{r3, r4, r5, lr}
 8002f2e:	4d06      	ldr	r5, [pc, #24]	@ (8002f48 <_close_r+0x1c>)
 8002f30:	2300      	movs	r3, #0
 8002f32:	4604      	mov	r4, r0
 8002f34:	4608      	mov	r0, r1
 8002f36:	602b      	str	r3, [r5, #0]
 8002f38:	f7ff fd14 	bl	8002964 <_close>
 8002f3c:	1c43      	adds	r3, r0, #1
 8002f3e:	d102      	bne.n	8002f46 <_close_r+0x1a>
 8002f40:	682b      	ldr	r3, [r5, #0]
 8002f42:	b103      	cbz	r3, 8002f46 <_close_r+0x1a>
 8002f44:	6023      	str	r3, [r4, #0]
 8002f46:	bd38      	pop	{r3, r4, r5, pc}
 8002f48:	20000318 	.word	0x20000318

08002f4c <_lseek_r>:
 8002f4c:	b538      	push	{r3, r4, r5, lr}
 8002f4e:	4d07      	ldr	r5, [pc, #28]	@ (8002f6c <_lseek_r+0x20>)
 8002f50:	4604      	mov	r4, r0
 8002f52:	4608      	mov	r0, r1
 8002f54:	4611      	mov	r1, r2
 8002f56:	2200      	movs	r2, #0
 8002f58:	602a      	str	r2, [r5, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f7ff fcc3 	bl	80028e6 <_lseek>
 8002f60:	1c43      	adds	r3, r0, #1
 8002f62:	d102      	bne.n	8002f6a <_lseek_r+0x1e>
 8002f64:	682b      	ldr	r3, [r5, #0]
 8002f66:	b103      	cbz	r3, 8002f6a <_lseek_r+0x1e>
 8002f68:	6023      	str	r3, [r4, #0]
 8002f6a:	bd38      	pop	{r3, r4, r5, pc}
 8002f6c:	20000318 	.word	0x20000318

08002f70 <_read_r>:
 8002f70:	b538      	push	{r3, r4, r5, lr}
 8002f72:	4d07      	ldr	r5, [pc, #28]	@ (8002f90 <_read_r+0x20>)
 8002f74:	4604      	mov	r4, r0
 8002f76:	4608      	mov	r0, r1
 8002f78:	4611      	mov	r1, r2
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	602a      	str	r2, [r5, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f7ff fc5b 	bl	800283a <_read>
 8002f84:	1c43      	adds	r3, r0, #1
 8002f86:	d102      	bne.n	8002f8e <_read_r+0x1e>
 8002f88:	682b      	ldr	r3, [r5, #0]
 8002f8a:	b103      	cbz	r3, 8002f8e <_read_r+0x1e>
 8002f8c:	6023      	str	r3, [r4, #0]
 8002f8e:	bd38      	pop	{r3, r4, r5, pc}
 8002f90:	20000318 	.word	0x20000318

08002f94 <_write_r>:
 8002f94:	b538      	push	{r3, r4, r5, lr}
 8002f96:	4d07      	ldr	r5, [pc, #28]	@ (8002fb4 <_write_r+0x20>)
 8002f98:	4604      	mov	r4, r0
 8002f9a:	4608      	mov	r0, r1
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	602a      	str	r2, [r5, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	f7ff fcb1 	bl	800290a <_write>
 8002fa8:	1c43      	adds	r3, r0, #1
 8002faa:	d102      	bne.n	8002fb2 <_write_r+0x1e>
 8002fac:	682b      	ldr	r3, [r5, #0]
 8002fae:	b103      	cbz	r3, 8002fb2 <_write_r+0x1e>
 8002fb0:	6023      	str	r3, [r4, #0]
 8002fb2:	bd38      	pop	{r3, r4, r5, pc}
 8002fb4:	20000318 	.word	0x20000318

08002fb8 <__errno>:
 8002fb8:	4b01      	ldr	r3, [pc, #4]	@ (8002fc0 <__errno+0x8>)
 8002fba:	6818      	ldr	r0, [r3, #0]
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20000020 	.word	0x20000020

08002fc4 <__libc_init_array>:
 8002fc4:	b570      	push	{r4, r5, r6, lr}
 8002fc6:	4d0d      	ldr	r5, [pc, #52]	@ (8002ffc <__libc_init_array+0x38>)
 8002fc8:	4c0d      	ldr	r4, [pc, #52]	@ (8003000 <__libc_init_array+0x3c>)
 8002fca:	1b64      	subs	r4, r4, r5
 8002fcc:	10a4      	asrs	r4, r4, #2
 8002fce:	2600      	movs	r6, #0
 8002fd0:	42a6      	cmp	r6, r4
 8002fd2:	d109      	bne.n	8002fe8 <__libc_init_array+0x24>
 8002fd4:	4d0b      	ldr	r5, [pc, #44]	@ (8003004 <__libc_init_array+0x40>)
 8002fd6:	4c0c      	ldr	r4, [pc, #48]	@ (8003008 <__libc_init_array+0x44>)
 8002fd8:	f000 fdb8 	bl	8003b4c <_init>
 8002fdc:	1b64      	subs	r4, r4, r5
 8002fde:	10a4      	asrs	r4, r4, #2
 8002fe0:	2600      	movs	r6, #0
 8002fe2:	42a6      	cmp	r6, r4
 8002fe4:	d105      	bne.n	8002ff2 <__libc_init_array+0x2e>
 8002fe6:	bd70      	pop	{r4, r5, r6, pc}
 8002fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fec:	4798      	blx	r3
 8002fee:	3601      	adds	r6, #1
 8002ff0:	e7ee      	b.n	8002fd0 <__libc_init_array+0xc>
 8002ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ff6:	4798      	blx	r3
 8002ff8:	3601      	adds	r6, #1
 8002ffa:	e7f2      	b.n	8002fe2 <__libc_init_array+0x1e>
 8002ffc:	08003c14 	.word	0x08003c14
 8003000:	08003c14 	.word	0x08003c14
 8003004:	08003c14 	.word	0x08003c14
 8003008:	08003c18 	.word	0x08003c18

0800300c <__retarget_lock_init_recursive>:
 800300c:	4770      	bx	lr

0800300e <__retarget_lock_acquire_recursive>:
 800300e:	4770      	bx	lr

08003010 <__retarget_lock_release_recursive>:
 8003010:	4770      	bx	lr
	...

08003014 <_free_r>:
 8003014:	b538      	push	{r3, r4, r5, lr}
 8003016:	4605      	mov	r5, r0
 8003018:	2900      	cmp	r1, #0
 800301a:	d041      	beq.n	80030a0 <_free_r+0x8c>
 800301c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003020:	1f0c      	subs	r4, r1, #4
 8003022:	2b00      	cmp	r3, #0
 8003024:	bfb8      	it	lt
 8003026:	18e4      	addlt	r4, r4, r3
 8003028:	f000 f8e0 	bl	80031ec <__malloc_lock>
 800302c:	4a1d      	ldr	r2, [pc, #116]	@ (80030a4 <_free_r+0x90>)
 800302e:	6813      	ldr	r3, [r2, #0]
 8003030:	b933      	cbnz	r3, 8003040 <_free_r+0x2c>
 8003032:	6063      	str	r3, [r4, #4]
 8003034:	6014      	str	r4, [r2, #0]
 8003036:	4628      	mov	r0, r5
 8003038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800303c:	f000 b8dc 	b.w	80031f8 <__malloc_unlock>
 8003040:	42a3      	cmp	r3, r4
 8003042:	d908      	bls.n	8003056 <_free_r+0x42>
 8003044:	6820      	ldr	r0, [r4, #0]
 8003046:	1821      	adds	r1, r4, r0
 8003048:	428b      	cmp	r3, r1
 800304a:	bf01      	itttt	eq
 800304c:	6819      	ldreq	r1, [r3, #0]
 800304e:	685b      	ldreq	r3, [r3, #4]
 8003050:	1809      	addeq	r1, r1, r0
 8003052:	6021      	streq	r1, [r4, #0]
 8003054:	e7ed      	b.n	8003032 <_free_r+0x1e>
 8003056:	461a      	mov	r2, r3
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	b10b      	cbz	r3, 8003060 <_free_r+0x4c>
 800305c:	42a3      	cmp	r3, r4
 800305e:	d9fa      	bls.n	8003056 <_free_r+0x42>
 8003060:	6811      	ldr	r1, [r2, #0]
 8003062:	1850      	adds	r0, r2, r1
 8003064:	42a0      	cmp	r0, r4
 8003066:	d10b      	bne.n	8003080 <_free_r+0x6c>
 8003068:	6820      	ldr	r0, [r4, #0]
 800306a:	4401      	add	r1, r0
 800306c:	1850      	adds	r0, r2, r1
 800306e:	4283      	cmp	r3, r0
 8003070:	6011      	str	r1, [r2, #0]
 8003072:	d1e0      	bne.n	8003036 <_free_r+0x22>
 8003074:	6818      	ldr	r0, [r3, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	6053      	str	r3, [r2, #4]
 800307a:	4408      	add	r0, r1
 800307c:	6010      	str	r0, [r2, #0]
 800307e:	e7da      	b.n	8003036 <_free_r+0x22>
 8003080:	d902      	bls.n	8003088 <_free_r+0x74>
 8003082:	230c      	movs	r3, #12
 8003084:	602b      	str	r3, [r5, #0]
 8003086:	e7d6      	b.n	8003036 <_free_r+0x22>
 8003088:	6820      	ldr	r0, [r4, #0]
 800308a:	1821      	adds	r1, r4, r0
 800308c:	428b      	cmp	r3, r1
 800308e:	bf04      	itt	eq
 8003090:	6819      	ldreq	r1, [r3, #0]
 8003092:	685b      	ldreq	r3, [r3, #4]
 8003094:	6063      	str	r3, [r4, #4]
 8003096:	bf04      	itt	eq
 8003098:	1809      	addeq	r1, r1, r0
 800309a:	6021      	streq	r1, [r4, #0]
 800309c:	6054      	str	r4, [r2, #4]
 800309e:	e7ca      	b.n	8003036 <_free_r+0x22>
 80030a0:	bd38      	pop	{r3, r4, r5, pc}
 80030a2:	bf00      	nop
 80030a4:	20000324 	.word	0x20000324

080030a8 <sbrk_aligned>:
 80030a8:	b570      	push	{r4, r5, r6, lr}
 80030aa:	4e0f      	ldr	r6, [pc, #60]	@ (80030e8 <sbrk_aligned+0x40>)
 80030ac:	460c      	mov	r4, r1
 80030ae:	6831      	ldr	r1, [r6, #0]
 80030b0:	4605      	mov	r5, r0
 80030b2:	b911      	cbnz	r1, 80030ba <sbrk_aligned+0x12>
 80030b4:	f000 fcb6 	bl	8003a24 <_sbrk_r>
 80030b8:	6030      	str	r0, [r6, #0]
 80030ba:	4621      	mov	r1, r4
 80030bc:	4628      	mov	r0, r5
 80030be:	f000 fcb1 	bl	8003a24 <_sbrk_r>
 80030c2:	1c43      	adds	r3, r0, #1
 80030c4:	d103      	bne.n	80030ce <sbrk_aligned+0x26>
 80030c6:	f04f 34ff 	mov.w	r4, #4294967295
 80030ca:	4620      	mov	r0, r4
 80030cc:	bd70      	pop	{r4, r5, r6, pc}
 80030ce:	1cc4      	adds	r4, r0, #3
 80030d0:	f024 0403 	bic.w	r4, r4, #3
 80030d4:	42a0      	cmp	r0, r4
 80030d6:	d0f8      	beq.n	80030ca <sbrk_aligned+0x22>
 80030d8:	1a21      	subs	r1, r4, r0
 80030da:	4628      	mov	r0, r5
 80030dc:	f000 fca2 	bl	8003a24 <_sbrk_r>
 80030e0:	3001      	adds	r0, #1
 80030e2:	d1f2      	bne.n	80030ca <sbrk_aligned+0x22>
 80030e4:	e7ef      	b.n	80030c6 <sbrk_aligned+0x1e>
 80030e6:	bf00      	nop
 80030e8:	20000320 	.word	0x20000320

080030ec <_malloc_r>:
 80030ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030f0:	1ccd      	adds	r5, r1, #3
 80030f2:	f025 0503 	bic.w	r5, r5, #3
 80030f6:	3508      	adds	r5, #8
 80030f8:	2d0c      	cmp	r5, #12
 80030fa:	bf38      	it	cc
 80030fc:	250c      	movcc	r5, #12
 80030fe:	2d00      	cmp	r5, #0
 8003100:	4606      	mov	r6, r0
 8003102:	db01      	blt.n	8003108 <_malloc_r+0x1c>
 8003104:	42a9      	cmp	r1, r5
 8003106:	d904      	bls.n	8003112 <_malloc_r+0x26>
 8003108:	230c      	movs	r3, #12
 800310a:	6033      	str	r3, [r6, #0]
 800310c:	2000      	movs	r0, #0
 800310e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003112:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80031e8 <_malloc_r+0xfc>
 8003116:	f000 f869 	bl	80031ec <__malloc_lock>
 800311a:	f8d8 3000 	ldr.w	r3, [r8]
 800311e:	461c      	mov	r4, r3
 8003120:	bb44      	cbnz	r4, 8003174 <_malloc_r+0x88>
 8003122:	4629      	mov	r1, r5
 8003124:	4630      	mov	r0, r6
 8003126:	f7ff ffbf 	bl	80030a8 <sbrk_aligned>
 800312a:	1c43      	adds	r3, r0, #1
 800312c:	4604      	mov	r4, r0
 800312e:	d158      	bne.n	80031e2 <_malloc_r+0xf6>
 8003130:	f8d8 4000 	ldr.w	r4, [r8]
 8003134:	4627      	mov	r7, r4
 8003136:	2f00      	cmp	r7, #0
 8003138:	d143      	bne.n	80031c2 <_malloc_r+0xd6>
 800313a:	2c00      	cmp	r4, #0
 800313c:	d04b      	beq.n	80031d6 <_malloc_r+0xea>
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	4639      	mov	r1, r7
 8003142:	4630      	mov	r0, r6
 8003144:	eb04 0903 	add.w	r9, r4, r3
 8003148:	f000 fc6c 	bl	8003a24 <_sbrk_r>
 800314c:	4581      	cmp	r9, r0
 800314e:	d142      	bne.n	80031d6 <_malloc_r+0xea>
 8003150:	6821      	ldr	r1, [r4, #0]
 8003152:	1a6d      	subs	r5, r5, r1
 8003154:	4629      	mov	r1, r5
 8003156:	4630      	mov	r0, r6
 8003158:	f7ff ffa6 	bl	80030a8 <sbrk_aligned>
 800315c:	3001      	adds	r0, #1
 800315e:	d03a      	beq.n	80031d6 <_malloc_r+0xea>
 8003160:	6823      	ldr	r3, [r4, #0]
 8003162:	442b      	add	r3, r5
 8003164:	6023      	str	r3, [r4, #0]
 8003166:	f8d8 3000 	ldr.w	r3, [r8]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	bb62      	cbnz	r2, 80031c8 <_malloc_r+0xdc>
 800316e:	f8c8 7000 	str.w	r7, [r8]
 8003172:	e00f      	b.n	8003194 <_malloc_r+0xa8>
 8003174:	6822      	ldr	r2, [r4, #0]
 8003176:	1b52      	subs	r2, r2, r5
 8003178:	d420      	bmi.n	80031bc <_malloc_r+0xd0>
 800317a:	2a0b      	cmp	r2, #11
 800317c:	d917      	bls.n	80031ae <_malloc_r+0xc2>
 800317e:	1961      	adds	r1, r4, r5
 8003180:	42a3      	cmp	r3, r4
 8003182:	6025      	str	r5, [r4, #0]
 8003184:	bf18      	it	ne
 8003186:	6059      	strne	r1, [r3, #4]
 8003188:	6863      	ldr	r3, [r4, #4]
 800318a:	bf08      	it	eq
 800318c:	f8c8 1000 	streq.w	r1, [r8]
 8003190:	5162      	str	r2, [r4, r5]
 8003192:	604b      	str	r3, [r1, #4]
 8003194:	4630      	mov	r0, r6
 8003196:	f000 f82f 	bl	80031f8 <__malloc_unlock>
 800319a:	f104 000b 	add.w	r0, r4, #11
 800319e:	1d23      	adds	r3, r4, #4
 80031a0:	f020 0007 	bic.w	r0, r0, #7
 80031a4:	1ac2      	subs	r2, r0, r3
 80031a6:	bf1c      	itt	ne
 80031a8:	1a1b      	subne	r3, r3, r0
 80031aa:	50a3      	strne	r3, [r4, r2]
 80031ac:	e7af      	b.n	800310e <_malloc_r+0x22>
 80031ae:	6862      	ldr	r2, [r4, #4]
 80031b0:	42a3      	cmp	r3, r4
 80031b2:	bf0c      	ite	eq
 80031b4:	f8c8 2000 	streq.w	r2, [r8]
 80031b8:	605a      	strne	r2, [r3, #4]
 80031ba:	e7eb      	b.n	8003194 <_malloc_r+0xa8>
 80031bc:	4623      	mov	r3, r4
 80031be:	6864      	ldr	r4, [r4, #4]
 80031c0:	e7ae      	b.n	8003120 <_malloc_r+0x34>
 80031c2:	463c      	mov	r4, r7
 80031c4:	687f      	ldr	r7, [r7, #4]
 80031c6:	e7b6      	b.n	8003136 <_malloc_r+0x4a>
 80031c8:	461a      	mov	r2, r3
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	42a3      	cmp	r3, r4
 80031ce:	d1fb      	bne.n	80031c8 <_malloc_r+0xdc>
 80031d0:	2300      	movs	r3, #0
 80031d2:	6053      	str	r3, [r2, #4]
 80031d4:	e7de      	b.n	8003194 <_malloc_r+0xa8>
 80031d6:	230c      	movs	r3, #12
 80031d8:	6033      	str	r3, [r6, #0]
 80031da:	4630      	mov	r0, r6
 80031dc:	f000 f80c 	bl	80031f8 <__malloc_unlock>
 80031e0:	e794      	b.n	800310c <_malloc_r+0x20>
 80031e2:	6005      	str	r5, [r0, #0]
 80031e4:	e7d6      	b.n	8003194 <_malloc_r+0xa8>
 80031e6:	bf00      	nop
 80031e8:	20000324 	.word	0x20000324

080031ec <__malloc_lock>:
 80031ec:	4801      	ldr	r0, [pc, #4]	@ (80031f4 <__malloc_lock+0x8>)
 80031ee:	f7ff bf0e 	b.w	800300e <__retarget_lock_acquire_recursive>
 80031f2:	bf00      	nop
 80031f4:	2000031c 	.word	0x2000031c

080031f8 <__malloc_unlock>:
 80031f8:	4801      	ldr	r0, [pc, #4]	@ (8003200 <__malloc_unlock+0x8>)
 80031fa:	f7ff bf09 	b.w	8003010 <__retarget_lock_release_recursive>
 80031fe:	bf00      	nop
 8003200:	2000031c 	.word	0x2000031c

08003204 <__sfputc_r>:
 8003204:	6893      	ldr	r3, [r2, #8]
 8003206:	3b01      	subs	r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	b410      	push	{r4}
 800320c:	6093      	str	r3, [r2, #8]
 800320e:	da08      	bge.n	8003222 <__sfputc_r+0x1e>
 8003210:	6994      	ldr	r4, [r2, #24]
 8003212:	42a3      	cmp	r3, r4
 8003214:	db01      	blt.n	800321a <__sfputc_r+0x16>
 8003216:	290a      	cmp	r1, #10
 8003218:	d103      	bne.n	8003222 <__sfputc_r+0x1e>
 800321a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800321e:	f000 bb6d 	b.w	80038fc <__swbuf_r>
 8003222:	6813      	ldr	r3, [r2, #0]
 8003224:	1c58      	adds	r0, r3, #1
 8003226:	6010      	str	r0, [r2, #0]
 8003228:	7019      	strb	r1, [r3, #0]
 800322a:	4608      	mov	r0, r1
 800322c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003230:	4770      	bx	lr

08003232 <__sfputs_r>:
 8003232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003234:	4606      	mov	r6, r0
 8003236:	460f      	mov	r7, r1
 8003238:	4614      	mov	r4, r2
 800323a:	18d5      	adds	r5, r2, r3
 800323c:	42ac      	cmp	r4, r5
 800323e:	d101      	bne.n	8003244 <__sfputs_r+0x12>
 8003240:	2000      	movs	r0, #0
 8003242:	e007      	b.n	8003254 <__sfputs_r+0x22>
 8003244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003248:	463a      	mov	r2, r7
 800324a:	4630      	mov	r0, r6
 800324c:	f7ff ffda 	bl	8003204 <__sfputc_r>
 8003250:	1c43      	adds	r3, r0, #1
 8003252:	d1f3      	bne.n	800323c <__sfputs_r+0xa>
 8003254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003258 <_vfiprintf_r>:
 8003258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800325c:	460d      	mov	r5, r1
 800325e:	b09d      	sub	sp, #116	@ 0x74
 8003260:	4614      	mov	r4, r2
 8003262:	4698      	mov	r8, r3
 8003264:	4606      	mov	r6, r0
 8003266:	b118      	cbz	r0, 8003270 <_vfiprintf_r+0x18>
 8003268:	6a03      	ldr	r3, [r0, #32]
 800326a:	b90b      	cbnz	r3, 8003270 <_vfiprintf_r+0x18>
 800326c:	f7ff fdca 	bl	8002e04 <__sinit>
 8003270:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003272:	07d9      	lsls	r1, r3, #31
 8003274:	d405      	bmi.n	8003282 <_vfiprintf_r+0x2a>
 8003276:	89ab      	ldrh	r3, [r5, #12]
 8003278:	059a      	lsls	r2, r3, #22
 800327a:	d402      	bmi.n	8003282 <_vfiprintf_r+0x2a>
 800327c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800327e:	f7ff fec6 	bl	800300e <__retarget_lock_acquire_recursive>
 8003282:	89ab      	ldrh	r3, [r5, #12]
 8003284:	071b      	lsls	r3, r3, #28
 8003286:	d501      	bpl.n	800328c <_vfiprintf_r+0x34>
 8003288:	692b      	ldr	r3, [r5, #16]
 800328a:	b99b      	cbnz	r3, 80032b4 <_vfiprintf_r+0x5c>
 800328c:	4629      	mov	r1, r5
 800328e:	4630      	mov	r0, r6
 8003290:	f000 fb72 	bl	8003978 <__swsetup_r>
 8003294:	b170      	cbz	r0, 80032b4 <_vfiprintf_r+0x5c>
 8003296:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003298:	07dc      	lsls	r4, r3, #31
 800329a:	d504      	bpl.n	80032a6 <_vfiprintf_r+0x4e>
 800329c:	f04f 30ff 	mov.w	r0, #4294967295
 80032a0:	b01d      	add	sp, #116	@ 0x74
 80032a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032a6:	89ab      	ldrh	r3, [r5, #12]
 80032a8:	0598      	lsls	r0, r3, #22
 80032aa:	d4f7      	bmi.n	800329c <_vfiprintf_r+0x44>
 80032ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80032ae:	f7ff feaf 	bl	8003010 <__retarget_lock_release_recursive>
 80032b2:	e7f3      	b.n	800329c <_vfiprintf_r+0x44>
 80032b4:	2300      	movs	r3, #0
 80032b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80032b8:	2320      	movs	r3, #32
 80032ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80032be:	f8cd 800c 	str.w	r8, [sp, #12]
 80032c2:	2330      	movs	r3, #48	@ 0x30
 80032c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003474 <_vfiprintf_r+0x21c>
 80032c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80032cc:	f04f 0901 	mov.w	r9, #1
 80032d0:	4623      	mov	r3, r4
 80032d2:	469a      	mov	sl, r3
 80032d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032d8:	b10a      	cbz	r2, 80032de <_vfiprintf_r+0x86>
 80032da:	2a25      	cmp	r2, #37	@ 0x25
 80032dc:	d1f9      	bne.n	80032d2 <_vfiprintf_r+0x7a>
 80032de:	ebba 0b04 	subs.w	fp, sl, r4
 80032e2:	d00b      	beq.n	80032fc <_vfiprintf_r+0xa4>
 80032e4:	465b      	mov	r3, fp
 80032e6:	4622      	mov	r2, r4
 80032e8:	4629      	mov	r1, r5
 80032ea:	4630      	mov	r0, r6
 80032ec:	f7ff ffa1 	bl	8003232 <__sfputs_r>
 80032f0:	3001      	adds	r0, #1
 80032f2:	f000 80a7 	beq.w	8003444 <_vfiprintf_r+0x1ec>
 80032f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80032f8:	445a      	add	r2, fp
 80032fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80032fc:	f89a 3000 	ldrb.w	r3, [sl]
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 809f 	beq.w	8003444 <_vfiprintf_r+0x1ec>
 8003306:	2300      	movs	r3, #0
 8003308:	f04f 32ff 	mov.w	r2, #4294967295
 800330c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003310:	f10a 0a01 	add.w	sl, sl, #1
 8003314:	9304      	str	r3, [sp, #16]
 8003316:	9307      	str	r3, [sp, #28]
 8003318:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800331c:	931a      	str	r3, [sp, #104]	@ 0x68
 800331e:	4654      	mov	r4, sl
 8003320:	2205      	movs	r2, #5
 8003322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003326:	4853      	ldr	r0, [pc, #332]	@ (8003474 <_vfiprintf_r+0x21c>)
 8003328:	f7fc ff6a 	bl	8000200 <memchr>
 800332c:	9a04      	ldr	r2, [sp, #16]
 800332e:	b9d8      	cbnz	r0, 8003368 <_vfiprintf_r+0x110>
 8003330:	06d1      	lsls	r1, r2, #27
 8003332:	bf44      	itt	mi
 8003334:	2320      	movmi	r3, #32
 8003336:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800333a:	0713      	lsls	r3, r2, #28
 800333c:	bf44      	itt	mi
 800333e:	232b      	movmi	r3, #43	@ 0x2b
 8003340:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003344:	f89a 3000 	ldrb.w	r3, [sl]
 8003348:	2b2a      	cmp	r3, #42	@ 0x2a
 800334a:	d015      	beq.n	8003378 <_vfiprintf_r+0x120>
 800334c:	9a07      	ldr	r2, [sp, #28]
 800334e:	4654      	mov	r4, sl
 8003350:	2000      	movs	r0, #0
 8003352:	f04f 0c0a 	mov.w	ip, #10
 8003356:	4621      	mov	r1, r4
 8003358:	f811 3b01 	ldrb.w	r3, [r1], #1
 800335c:	3b30      	subs	r3, #48	@ 0x30
 800335e:	2b09      	cmp	r3, #9
 8003360:	d94b      	bls.n	80033fa <_vfiprintf_r+0x1a2>
 8003362:	b1b0      	cbz	r0, 8003392 <_vfiprintf_r+0x13a>
 8003364:	9207      	str	r2, [sp, #28]
 8003366:	e014      	b.n	8003392 <_vfiprintf_r+0x13a>
 8003368:	eba0 0308 	sub.w	r3, r0, r8
 800336c:	fa09 f303 	lsl.w	r3, r9, r3
 8003370:	4313      	orrs	r3, r2
 8003372:	9304      	str	r3, [sp, #16]
 8003374:	46a2      	mov	sl, r4
 8003376:	e7d2      	b.n	800331e <_vfiprintf_r+0xc6>
 8003378:	9b03      	ldr	r3, [sp, #12]
 800337a:	1d19      	adds	r1, r3, #4
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	9103      	str	r1, [sp, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	bfbb      	ittet	lt
 8003384:	425b      	neglt	r3, r3
 8003386:	f042 0202 	orrlt.w	r2, r2, #2
 800338a:	9307      	strge	r3, [sp, #28]
 800338c:	9307      	strlt	r3, [sp, #28]
 800338e:	bfb8      	it	lt
 8003390:	9204      	strlt	r2, [sp, #16]
 8003392:	7823      	ldrb	r3, [r4, #0]
 8003394:	2b2e      	cmp	r3, #46	@ 0x2e
 8003396:	d10a      	bne.n	80033ae <_vfiprintf_r+0x156>
 8003398:	7863      	ldrb	r3, [r4, #1]
 800339a:	2b2a      	cmp	r3, #42	@ 0x2a
 800339c:	d132      	bne.n	8003404 <_vfiprintf_r+0x1ac>
 800339e:	9b03      	ldr	r3, [sp, #12]
 80033a0:	1d1a      	adds	r2, r3, #4
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	9203      	str	r2, [sp, #12]
 80033a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80033aa:	3402      	adds	r4, #2
 80033ac:	9305      	str	r3, [sp, #20]
 80033ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003484 <_vfiprintf_r+0x22c>
 80033b2:	7821      	ldrb	r1, [r4, #0]
 80033b4:	2203      	movs	r2, #3
 80033b6:	4650      	mov	r0, sl
 80033b8:	f7fc ff22 	bl	8000200 <memchr>
 80033bc:	b138      	cbz	r0, 80033ce <_vfiprintf_r+0x176>
 80033be:	9b04      	ldr	r3, [sp, #16]
 80033c0:	eba0 000a 	sub.w	r0, r0, sl
 80033c4:	2240      	movs	r2, #64	@ 0x40
 80033c6:	4082      	lsls	r2, r0
 80033c8:	4313      	orrs	r3, r2
 80033ca:	3401      	adds	r4, #1
 80033cc:	9304      	str	r3, [sp, #16]
 80033ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033d2:	4829      	ldr	r0, [pc, #164]	@ (8003478 <_vfiprintf_r+0x220>)
 80033d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80033d8:	2206      	movs	r2, #6
 80033da:	f7fc ff11 	bl	8000200 <memchr>
 80033de:	2800      	cmp	r0, #0
 80033e0:	d03f      	beq.n	8003462 <_vfiprintf_r+0x20a>
 80033e2:	4b26      	ldr	r3, [pc, #152]	@ (800347c <_vfiprintf_r+0x224>)
 80033e4:	bb1b      	cbnz	r3, 800342e <_vfiprintf_r+0x1d6>
 80033e6:	9b03      	ldr	r3, [sp, #12]
 80033e8:	3307      	adds	r3, #7
 80033ea:	f023 0307 	bic.w	r3, r3, #7
 80033ee:	3308      	adds	r3, #8
 80033f0:	9303      	str	r3, [sp, #12]
 80033f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033f4:	443b      	add	r3, r7
 80033f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80033f8:	e76a      	b.n	80032d0 <_vfiprintf_r+0x78>
 80033fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80033fe:	460c      	mov	r4, r1
 8003400:	2001      	movs	r0, #1
 8003402:	e7a8      	b.n	8003356 <_vfiprintf_r+0xfe>
 8003404:	2300      	movs	r3, #0
 8003406:	3401      	adds	r4, #1
 8003408:	9305      	str	r3, [sp, #20]
 800340a:	4619      	mov	r1, r3
 800340c:	f04f 0c0a 	mov.w	ip, #10
 8003410:	4620      	mov	r0, r4
 8003412:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003416:	3a30      	subs	r2, #48	@ 0x30
 8003418:	2a09      	cmp	r2, #9
 800341a:	d903      	bls.n	8003424 <_vfiprintf_r+0x1cc>
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0c6      	beq.n	80033ae <_vfiprintf_r+0x156>
 8003420:	9105      	str	r1, [sp, #20]
 8003422:	e7c4      	b.n	80033ae <_vfiprintf_r+0x156>
 8003424:	fb0c 2101 	mla	r1, ip, r1, r2
 8003428:	4604      	mov	r4, r0
 800342a:	2301      	movs	r3, #1
 800342c:	e7f0      	b.n	8003410 <_vfiprintf_r+0x1b8>
 800342e:	ab03      	add	r3, sp, #12
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	462a      	mov	r2, r5
 8003434:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <_vfiprintf_r+0x228>)
 8003436:	a904      	add	r1, sp, #16
 8003438:	4630      	mov	r0, r6
 800343a:	f3af 8000 	nop.w
 800343e:	4607      	mov	r7, r0
 8003440:	1c78      	adds	r0, r7, #1
 8003442:	d1d6      	bne.n	80033f2 <_vfiprintf_r+0x19a>
 8003444:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003446:	07d9      	lsls	r1, r3, #31
 8003448:	d405      	bmi.n	8003456 <_vfiprintf_r+0x1fe>
 800344a:	89ab      	ldrh	r3, [r5, #12]
 800344c:	059a      	lsls	r2, r3, #22
 800344e:	d402      	bmi.n	8003456 <_vfiprintf_r+0x1fe>
 8003450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003452:	f7ff fddd 	bl	8003010 <__retarget_lock_release_recursive>
 8003456:	89ab      	ldrh	r3, [r5, #12]
 8003458:	065b      	lsls	r3, r3, #25
 800345a:	f53f af1f 	bmi.w	800329c <_vfiprintf_r+0x44>
 800345e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003460:	e71e      	b.n	80032a0 <_vfiprintf_r+0x48>
 8003462:	ab03      	add	r3, sp, #12
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	462a      	mov	r2, r5
 8003468:	4b05      	ldr	r3, [pc, #20]	@ (8003480 <_vfiprintf_r+0x228>)
 800346a:	a904      	add	r1, sp, #16
 800346c:	4630      	mov	r0, r6
 800346e:	f000 f879 	bl	8003564 <_printf_i>
 8003472:	e7e4      	b.n	800343e <_vfiprintf_r+0x1e6>
 8003474:	08003bd6 	.word	0x08003bd6
 8003478:	08003be0 	.word	0x08003be0
 800347c:	00000000 	.word	0x00000000
 8003480:	08003233 	.word	0x08003233
 8003484:	08003bdc 	.word	0x08003bdc

08003488 <_printf_common>:
 8003488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800348c:	4616      	mov	r6, r2
 800348e:	4698      	mov	r8, r3
 8003490:	688a      	ldr	r2, [r1, #8]
 8003492:	690b      	ldr	r3, [r1, #16]
 8003494:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003498:	4293      	cmp	r3, r2
 800349a:	bfb8      	it	lt
 800349c:	4613      	movlt	r3, r2
 800349e:	6033      	str	r3, [r6, #0]
 80034a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80034a4:	4607      	mov	r7, r0
 80034a6:	460c      	mov	r4, r1
 80034a8:	b10a      	cbz	r2, 80034ae <_printf_common+0x26>
 80034aa:	3301      	adds	r3, #1
 80034ac:	6033      	str	r3, [r6, #0]
 80034ae:	6823      	ldr	r3, [r4, #0]
 80034b0:	0699      	lsls	r1, r3, #26
 80034b2:	bf42      	ittt	mi
 80034b4:	6833      	ldrmi	r3, [r6, #0]
 80034b6:	3302      	addmi	r3, #2
 80034b8:	6033      	strmi	r3, [r6, #0]
 80034ba:	6825      	ldr	r5, [r4, #0]
 80034bc:	f015 0506 	ands.w	r5, r5, #6
 80034c0:	d106      	bne.n	80034d0 <_printf_common+0x48>
 80034c2:	f104 0a19 	add.w	sl, r4, #25
 80034c6:	68e3      	ldr	r3, [r4, #12]
 80034c8:	6832      	ldr	r2, [r6, #0]
 80034ca:	1a9b      	subs	r3, r3, r2
 80034cc:	42ab      	cmp	r3, r5
 80034ce:	dc26      	bgt.n	800351e <_printf_common+0x96>
 80034d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80034d4:	6822      	ldr	r2, [r4, #0]
 80034d6:	3b00      	subs	r3, #0
 80034d8:	bf18      	it	ne
 80034da:	2301      	movne	r3, #1
 80034dc:	0692      	lsls	r2, r2, #26
 80034de:	d42b      	bmi.n	8003538 <_printf_common+0xb0>
 80034e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80034e4:	4641      	mov	r1, r8
 80034e6:	4638      	mov	r0, r7
 80034e8:	47c8      	blx	r9
 80034ea:	3001      	adds	r0, #1
 80034ec:	d01e      	beq.n	800352c <_printf_common+0xa4>
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	6922      	ldr	r2, [r4, #16]
 80034f2:	f003 0306 	and.w	r3, r3, #6
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	bf02      	ittt	eq
 80034fa:	68e5      	ldreq	r5, [r4, #12]
 80034fc:	6833      	ldreq	r3, [r6, #0]
 80034fe:	1aed      	subeq	r5, r5, r3
 8003500:	68a3      	ldr	r3, [r4, #8]
 8003502:	bf0c      	ite	eq
 8003504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003508:	2500      	movne	r5, #0
 800350a:	4293      	cmp	r3, r2
 800350c:	bfc4      	itt	gt
 800350e:	1a9b      	subgt	r3, r3, r2
 8003510:	18ed      	addgt	r5, r5, r3
 8003512:	2600      	movs	r6, #0
 8003514:	341a      	adds	r4, #26
 8003516:	42b5      	cmp	r5, r6
 8003518:	d11a      	bne.n	8003550 <_printf_common+0xc8>
 800351a:	2000      	movs	r0, #0
 800351c:	e008      	b.n	8003530 <_printf_common+0xa8>
 800351e:	2301      	movs	r3, #1
 8003520:	4652      	mov	r2, sl
 8003522:	4641      	mov	r1, r8
 8003524:	4638      	mov	r0, r7
 8003526:	47c8      	blx	r9
 8003528:	3001      	adds	r0, #1
 800352a:	d103      	bne.n	8003534 <_printf_common+0xac>
 800352c:	f04f 30ff 	mov.w	r0, #4294967295
 8003530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003534:	3501      	adds	r5, #1
 8003536:	e7c6      	b.n	80034c6 <_printf_common+0x3e>
 8003538:	18e1      	adds	r1, r4, r3
 800353a:	1c5a      	adds	r2, r3, #1
 800353c:	2030      	movs	r0, #48	@ 0x30
 800353e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003542:	4422      	add	r2, r4
 8003544:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003548:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800354c:	3302      	adds	r3, #2
 800354e:	e7c7      	b.n	80034e0 <_printf_common+0x58>
 8003550:	2301      	movs	r3, #1
 8003552:	4622      	mov	r2, r4
 8003554:	4641      	mov	r1, r8
 8003556:	4638      	mov	r0, r7
 8003558:	47c8      	blx	r9
 800355a:	3001      	adds	r0, #1
 800355c:	d0e6      	beq.n	800352c <_printf_common+0xa4>
 800355e:	3601      	adds	r6, #1
 8003560:	e7d9      	b.n	8003516 <_printf_common+0x8e>
	...

08003564 <_printf_i>:
 8003564:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003568:	7e0f      	ldrb	r7, [r1, #24]
 800356a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800356c:	2f78      	cmp	r7, #120	@ 0x78
 800356e:	4691      	mov	r9, r2
 8003570:	4680      	mov	r8, r0
 8003572:	460c      	mov	r4, r1
 8003574:	469a      	mov	sl, r3
 8003576:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800357a:	d807      	bhi.n	800358c <_printf_i+0x28>
 800357c:	2f62      	cmp	r7, #98	@ 0x62
 800357e:	d80a      	bhi.n	8003596 <_printf_i+0x32>
 8003580:	2f00      	cmp	r7, #0
 8003582:	f000 80d2 	beq.w	800372a <_printf_i+0x1c6>
 8003586:	2f58      	cmp	r7, #88	@ 0x58
 8003588:	f000 80b9 	beq.w	80036fe <_printf_i+0x19a>
 800358c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003590:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003594:	e03a      	b.n	800360c <_printf_i+0xa8>
 8003596:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800359a:	2b15      	cmp	r3, #21
 800359c:	d8f6      	bhi.n	800358c <_printf_i+0x28>
 800359e:	a101      	add	r1, pc, #4	@ (adr r1, 80035a4 <_printf_i+0x40>)
 80035a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035a4:	080035fd 	.word	0x080035fd
 80035a8:	08003611 	.word	0x08003611
 80035ac:	0800358d 	.word	0x0800358d
 80035b0:	0800358d 	.word	0x0800358d
 80035b4:	0800358d 	.word	0x0800358d
 80035b8:	0800358d 	.word	0x0800358d
 80035bc:	08003611 	.word	0x08003611
 80035c0:	0800358d 	.word	0x0800358d
 80035c4:	0800358d 	.word	0x0800358d
 80035c8:	0800358d 	.word	0x0800358d
 80035cc:	0800358d 	.word	0x0800358d
 80035d0:	08003711 	.word	0x08003711
 80035d4:	0800363b 	.word	0x0800363b
 80035d8:	080036cb 	.word	0x080036cb
 80035dc:	0800358d 	.word	0x0800358d
 80035e0:	0800358d 	.word	0x0800358d
 80035e4:	08003733 	.word	0x08003733
 80035e8:	0800358d 	.word	0x0800358d
 80035ec:	0800363b 	.word	0x0800363b
 80035f0:	0800358d 	.word	0x0800358d
 80035f4:	0800358d 	.word	0x0800358d
 80035f8:	080036d3 	.word	0x080036d3
 80035fc:	6833      	ldr	r3, [r6, #0]
 80035fe:	1d1a      	adds	r2, r3, #4
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6032      	str	r2, [r6, #0]
 8003604:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003608:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800360c:	2301      	movs	r3, #1
 800360e:	e09d      	b.n	800374c <_printf_i+0x1e8>
 8003610:	6833      	ldr	r3, [r6, #0]
 8003612:	6820      	ldr	r0, [r4, #0]
 8003614:	1d19      	adds	r1, r3, #4
 8003616:	6031      	str	r1, [r6, #0]
 8003618:	0606      	lsls	r6, r0, #24
 800361a:	d501      	bpl.n	8003620 <_printf_i+0xbc>
 800361c:	681d      	ldr	r5, [r3, #0]
 800361e:	e003      	b.n	8003628 <_printf_i+0xc4>
 8003620:	0645      	lsls	r5, r0, #25
 8003622:	d5fb      	bpl.n	800361c <_printf_i+0xb8>
 8003624:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003628:	2d00      	cmp	r5, #0
 800362a:	da03      	bge.n	8003634 <_printf_i+0xd0>
 800362c:	232d      	movs	r3, #45	@ 0x2d
 800362e:	426d      	negs	r5, r5
 8003630:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003634:	4859      	ldr	r0, [pc, #356]	@ (800379c <_printf_i+0x238>)
 8003636:	230a      	movs	r3, #10
 8003638:	e011      	b.n	800365e <_printf_i+0xfa>
 800363a:	6821      	ldr	r1, [r4, #0]
 800363c:	6833      	ldr	r3, [r6, #0]
 800363e:	0608      	lsls	r0, r1, #24
 8003640:	f853 5b04 	ldr.w	r5, [r3], #4
 8003644:	d402      	bmi.n	800364c <_printf_i+0xe8>
 8003646:	0649      	lsls	r1, r1, #25
 8003648:	bf48      	it	mi
 800364a:	b2ad      	uxthmi	r5, r5
 800364c:	2f6f      	cmp	r7, #111	@ 0x6f
 800364e:	4853      	ldr	r0, [pc, #332]	@ (800379c <_printf_i+0x238>)
 8003650:	6033      	str	r3, [r6, #0]
 8003652:	bf14      	ite	ne
 8003654:	230a      	movne	r3, #10
 8003656:	2308      	moveq	r3, #8
 8003658:	2100      	movs	r1, #0
 800365a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800365e:	6866      	ldr	r6, [r4, #4]
 8003660:	60a6      	str	r6, [r4, #8]
 8003662:	2e00      	cmp	r6, #0
 8003664:	bfa2      	ittt	ge
 8003666:	6821      	ldrge	r1, [r4, #0]
 8003668:	f021 0104 	bicge.w	r1, r1, #4
 800366c:	6021      	strge	r1, [r4, #0]
 800366e:	b90d      	cbnz	r5, 8003674 <_printf_i+0x110>
 8003670:	2e00      	cmp	r6, #0
 8003672:	d04b      	beq.n	800370c <_printf_i+0x1a8>
 8003674:	4616      	mov	r6, r2
 8003676:	fbb5 f1f3 	udiv	r1, r5, r3
 800367a:	fb03 5711 	mls	r7, r3, r1, r5
 800367e:	5dc7      	ldrb	r7, [r0, r7]
 8003680:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003684:	462f      	mov	r7, r5
 8003686:	42bb      	cmp	r3, r7
 8003688:	460d      	mov	r5, r1
 800368a:	d9f4      	bls.n	8003676 <_printf_i+0x112>
 800368c:	2b08      	cmp	r3, #8
 800368e:	d10b      	bne.n	80036a8 <_printf_i+0x144>
 8003690:	6823      	ldr	r3, [r4, #0]
 8003692:	07df      	lsls	r7, r3, #31
 8003694:	d508      	bpl.n	80036a8 <_printf_i+0x144>
 8003696:	6923      	ldr	r3, [r4, #16]
 8003698:	6861      	ldr	r1, [r4, #4]
 800369a:	4299      	cmp	r1, r3
 800369c:	bfde      	ittt	le
 800369e:	2330      	movle	r3, #48	@ 0x30
 80036a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036a8:	1b92      	subs	r2, r2, r6
 80036aa:	6122      	str	r2, [r4, #16]
 80036ac:	f8cd a000 	str.w	sl, [sp]
 80036b0:	464b      	mov	r3, r9
 80036b2:	aa03      	add	r2, sp, #12
 80036b4:	4621      	mov	r1, r4
 80036b6:	4640      	mov	r0, r8
 80036b8:	f7ff fee6 	bl	8003488 <_printf_common>
 80036bc:	3001      	adds	r0, #1
 80036be:	d14a      	bne.n	8003756 <_printf_i+0x1f2>
 80036c0:	f04f 30ff 	mov.w	r0, #4294967295
 80036c4:	b004      	add	sp, #16
 80036c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	f043 0320 	orr.w	r3, r3, #32
 80036d0:	6023      	str	r3, [r4, #0]
 80036d2:	4833      	ldr	r0, [pc, #204]	@ (80037a0 <_printf_i+0x23c>)
 80036d4:	2778      	movs	r7, #120	@ 0x78
 80036d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80036da:	6823      	ldr	r3, [r4, #0]
 80036dc:	6831      	ldr	r1, [r6, #0]
 80036de:	061f      	lsls	r7, r3, #24
 80036e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80036e4:	d402      	bmi.n	80036ec <_printf_i+0x188>
 80036e6:	065f      	lsls	r7, r3, #25
 80036e8:	bf48      	it	mi
 80036ea:	b2ad      	uxthmi	r5, r5
 80036ec:	6031      	str	r1, [r6, #0]
 80036ee:	07d9      	lsls	r1, r3, #31
 80036f0:	bf44      	itt	mi
 80036f2:	f043 0320 	orrmi.w	r3, r3, #32
 80036f6:	6023      	strmi	r3, [r4, #0]
 80036f8:	b11d      	cbz	r5, 8003702 <_printf_i+0x19e>
 80036fa:	2310      	movs	r3, #16
 80036fc:	e7ac      	b.n	8003658 <_printf_i+0xf4>
 80036fe:	4827      	ldr	r0, [pc, #156]	@ (800379c <_printf_i+0x238>)
 8003700:	e7e9      	b.n	80036d6 <_printf_i+0x172>
 8003702:	6823      	ldr	r3, [r4, #0]
 8003704:	f023 0320 	bic.w	r3, r3, #32
 8003708:	6023      	str	r3, [r4, #0]
 800370a:	e7f6      	b.n	80036fa <_printf_i+0x196>
 800370c:	4616      	mov	r6, r2
 800370e:	e7bd      	b.n	800368c <_printf_i+0x128>
 8003710:	6833      	ldr	r3, [r6, #0]
 8003712:	6825      	ldr	r5, [r4, #0]
 8003714:	6961      	ldr	r1, [r4, #20]
 8003716:	1d18      	adds	r0, r3, #4
 8003718:	6030      	str	r0, [r6, #0]
 800371a:	062e      	lsls	r6, r5, #24
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	d501      	bpl.n	8003724 <_printf_i+0x1c0>
 8003720:	6019      	str	r1, [r3, #0]
 8003722:	e002      	b.n	800372a <_printf_i+0x1c6>
 8003724:	0668      	lsls	r0, r5, #25
 8003726:	d5fb      	bpl.n	8003720 <_printf_i+0x1bc>
 8003728:	8019      	strh	r1, [r3, #0]
 800372a:	2300      	movs	r3, #0
 800372c:	6123      	str	r3, [r4, #16]
 800372e:	4616      	mov	r6, r2
 8003730:	e7bc      	b.n	80036ac <_printf_i+0x148>
 8003732:	6833      	ldr	r3, [r6, #0]
 8003734:	1d1a      	adds	r2, r3, #4
 8003736:	6032      	str	r2, [r6, #0]
 8003738:	681e      	ldr	r6, [r3, #0]
 800373a:	6862      	ldr	r2, [r4, #4]
 800373c:	2100      	movs	r1, #0
 800373e:	4630      	mov	r0, r6
 8003740:	f7fc fd5e 	bl	8000200 <memchr>
 8003744:	b108      	cbz	r0, 800374a <_printf_i+0x1e6>
 8003746:	1b80      	subs	r0, r0, r6
 8003748:	6060      	str	r0, [r4, #4]
 800374a:	6863      	ldr	r3, [r4, #4]
 800374c:	6123      	str	r3, [r4, #16]
 800374e:	2300      	movs	r3, #0
 8003750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003754:	e7aa      	b.n	80036ac <_printf_i+0x148>
 8003756:	6923      	ldr	r3, [r4, #16]
 8003758:	4632      	mov	r2, r6
 800375a:	4649      	mov	r1, r9
 800375c:	4640      	mov	r0, r8
 800375e:	47d0      	blx	sl
 8003760:	3001      	adds	r0, #1
 8003762:	d0ad      	beq.n	80036c0 <_printf_i+0x15c>
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	079b      	lsls	r3, r3, #30
 8003768:	d413      	bmi.n	8003792 <_printf_i+0x22e>
 800376a:	68e0      	ldr	r0, [r4, #12]
 800376c:	9b03      	ldr	r3, [sp, #12]
 800376e:	4298      	cmp	r0, r3
 8003770:	bfb8      	it	lt
 8003772:	4618      	movlt	r0, r3
 8003774:	e7a6      	b.n	80036c4 <_printf_i+0x160>
 8003776:	2301      	movs	r3, #1
 8003778:	4632      	mov	r2, r6
 800377a:	4649      	mov	r1, r9
 800377c:	4640      	mov	r0, r8
 800377e:	47d0      	blx	sl
 8003780:	3001      	adds	r0, #1
 8003782:	d09d      	beq.n	80036c0 <_printf_i+0x15c>
 8003784:	3501      	adds	r5, #1
 8003786:	68e3      	ldr	r3, [r4, #12]
 8003788:	9903      	ldr	r1, [sp, #12]
 800378a:	1a5b      	subs	r3, r3, r1
 800378c:	42ab      	cmp	r3, r5
 800378e:	dcf2      	bgt.n	8003776 <_printf_i+0x212>
 8003790:	e7eb      	b.n	800376a <_printf_i+0x206>
 8003792:	2500      	movs	r5, #0
 8003794:	f104 0619 	add.w	r6, r4, #25
 8003798:	e7f5      	b.n	8003786 <_printf_i+0x222>
 800379a:	bf00      	nop
 800379c:	08003be7 	.word	0x08003be7
 80037a0:	08003bf8 	.word	0x08003bf8

080037a4 <__sflush_r>:
 80037a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80037a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037ac:	0716      	lsls	r6, r2, #28
 80037ae:	4605      	mov	r5, r0
 80037b0:	460c      	mov	r4, r1
 80037b2:	d454      	bmi.n	800385e <__sflush_r+0xba>
 80037b4:	684b      	ldr	r3, [r1, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	dc02      	bgt.n	80037c0 <__sflush_r+0x1c>
 80037ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80037bc:	2b00      	cmp	r3, #0
 80037be:	dd48      	ble.n	8003852 <__sflush_r+0xae>
 80037c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80037c2:	2e00      	cmp	r6, #0
 80037c4:	d045      	beq.n	8003852 <__sflush_r+0xae>
 80037c6:	2300      	movs	r3, #0
 80037c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80037cc:	682f      	ldr	r7, [r5, #0]
 80037ce:	6a21      	ldr	r1, [r4, #32]
 80037d0:	602b      	str	r3, [r5, #0]
 80037d2:	d030      	beq.n	8003836 <__sflush_r+0x92>
 80037d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80037d6:	89a3      	ldrh	r3, [r4, #12]
 80037d8:	0759      	lsls	r1, r3, #29
 80037da:	d505      	bpl.n	80037e8 <__sflush_r+0x44>
 80037dc:	6863      	ldr	r3, [r4, #4]
 80037de:	1ad2      	subs	r2, r2, r3
 80037e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80037e2:	b10b      	cbz	r3, 80037e8 <__sflush_r+0x44>
 80037e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80037e6:	1ad2      	subs	r2, r2, r3
 80037e8:	2300      	movs	r3, #0
 80037ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80037ec:	6a21      	ldr	r1, [r4, #32]
 80037ee:	4628      	mov	r0, r5
 80037f0:	47b0      	blx	r6
 80037f2:	1c43      	adds	r3, r0, #1
 80037f4:	89a3      	ldrh	r3, [r4, #12]
 80037f6:	d106      	bne.n	8003806 <__sflush_r+0x62>
 80037f8:	6829      	ldr	r1, [r5, #0]
 80037fa:	291d      	cmp	r1, #29
 80037fc:	d82b      	bhi.n	8003856 <__sflush_r+0xb2>
 80037fe:	4a2a      	ldr	r2, [pc, #168]	@ (80038a8 <__sflush_r+0x104>)
 8003800:	410a      	asrs	r2, r1
 8003802:	07d6      	lsls	r6, r2, #31
 8003804:	d427      	bmi.n	8003856 <__sflush_r+0xb2>
 8003806:	2200      	movs	r2, #0
 8003808:	6062      	str	r2, [r4, #4]
 800380a:	04d9      	lsls	r1, r3, #19
 800380c:	6922      	ldr	r2, [r4, #16]
 800380e:	6022      	str	r2, [r4, #0]
 8003810:	d504      	bpl.n	800381c <__sflush_r+0x78>
 8003812:	1c42      	adds	r2, r0, #1
 8003814:	d101      	bne.n	800381a <__sflush_r+0x76>
 8003816:	682b      	ldr	r3, [r5, #0]
 8003818:	b903      	cbnz	r3, 800381c <__sflush_r+0x78>
 800381a:	6560      	str	r0, [r4, #84]	@ 0x54
 800381c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800381e:	602f      	str	r7, [r5, #0]
 8003820:	b1b9      	cbz	r1, 8003852 <__sflush_r+0xae>
 8003822:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003826:	4299      	cmp	r1, r3
 8003828:	d002      	beq.n	8003830 <__sflush_r+0x8c>
 800382a:	4628      	mov	r0, r5
 800382c:	f7ff fbf2 	bl	8003014 <_free_r>
 8003830:	2300      	movs	r3, #0
 8003832:	6363      	str	r3, [r4, #52]	@ 0x34
 8003834:	e00d      	b.n	8003852 <__sflush_r+0xae>
 8003836:	2301      	movs	r3, #1
 8003838:	4628      	mov	r0, r5
 800383a:	47b0      	blx	r6
 800383c:	4602      	mov	r2, r0
 800383e:	1c50      	adds	r0, r2, #1
 8003840:	d1c9      	bne.n	80037d6 <__sflush_r+0x32>
 8003842:	682b      	ldr	r3, [r5, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0c6      	beq.n	80037d6 <__sflush_r+0x32>
 8003848:	2b1d      	cmp	r3, #29
 800384a:	d001      	beq.n	8003850 <__sflush_r+0xac>
 800384c:	2b16      	cmp	r3, #22
 800384e:	d11e      	bne.n	800388e <__sflush_r+0xea>
 8003850:	602f      	str	r7, [r5, #0]
 8003852:	2000      	movs	r0, #0
 8003854:	e022      	b.n	800389c <__sflush_r+0xf8>
 8003856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800385a:	b21b      	sxth	r3, r3
 800385c:	e01b      	b.n	8003896 <__sflush_r+0xf2>
 800385e:	690f      	ldr	r7, [r1, #16]
 8003860:	2f00      	cmp	r7, #0
 8003862:	d0f6      	beq.n	8003852 <__sflush_r+0xae>
 8003864:	0793      	lsls	r3, r2, #30
 8003866:	680e      	ldr	r6, [r1, #0]
 8003868:	bf08      	it	eq
 800386a:	694b      	ldreq	r3, [r1, #20]
 800386c:	600f      	str	r7, [r1, #0]
 800386e:	bf18      	it	ne
 8003870:	2300      	movne	r3, #0
 8003872:	eba6 0807 	sub.w	r8, r6, r7
 8003876:	608b      	str	r3, [r1, #8]
 8003878:	f1b8 0f00 	cmp.w	r8, #0
 800387c:	dde9      	ble.n	8003852 <__sflush_r+0xae>
 800387e:	6a21      	ldr	r1, [r4, #32]
 8003880:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003882:	4643      	mov	r3, r8
 8003884:	463a      	mov	r2, r7
 8003886:	4628      	mov	r0, r5
 8003888:	47b0      	blx	r6
 800388a:	2800      	cmp	r0, #0
 800388c:	dc08      	bgt.n	80038a0 <__sflush_r+0xfc>
 800388e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003896:	81a3      	strh	r3, [r4, #12]
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038a0:	4407      	add	r7, r0
 80038a2:	eba8 0800 	sub.w	r8, r8, r0
 80038a6:	e7e7      	b.n	8003878 <__sflush_r+0xd4>
 80038a8:	dfbffffe 	.word	0xdfbffffe

080038ac <_fflush_r>:
 80038ac:	b538      	push	{r3, r4, r5, lr}
 80038ae:	690b      	ldr	r3, [r1, #16]
 80038b0:	4605      	mov	r5, r0
 80038b2:	460c      	mov	r4, r1
 80038b4:	b913      	cbnz	r3, 80038bc <_fflush_r+0x10>
 80038b6:	2500      	movs	r5, #0
 80038b8:	4628      	mov	r0, r5
 80038ba:	bd38      	pop	{r3, r4, r5, pc}
 80038bc:	b118      	cbz	r0, 80038c6 <_fflush_r+0x1a>
 80038be:	6a03      	ldr	r3, [r0, #32]
 80038c0:	b90b      	cbnz	r3, 80038c6 <_fflush_r+0x1a>
 80038c2:	f7ff fa9f 	bl	8002e04 <__sinit>
 80038c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f3      	beq.n	80038b6 <_fflush_r+0xa>
 80038ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80038d0:	07d0      	lsls	r0, r2, #31
 80038d2:	d404      	bmi.n	80038de <_fflush_r+0x32>
 80038d4:	0599      	lsls	r1, r3, #22
 80038d6:	d402      	bmi.n	80038de <_fflush_r+0x32>
 80038d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038da:	f7ff fb98 	bl	800300e <__retarget_lock_acquire_recursive>
 80038de:	4628      	mov	r0, r5
 80038e0:	4621      	mov	r1, r4
 80038e2:	f7ff ff5f 	bl	80037a4 <__sflush_r>
 80038e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038e8:	07da      	lsls	r2, r3, #31
 80038ea:	4605      	mov	r5, r0
 80038ec:	d4e4      	bmi.n	80038b8 <_fflush_r+0xc>
 80038ee:	89a3      	ldrh	r3, [r4, #12]
 80038f0:	059b      	lsls	r3, r3, #22
 80038f2:	d4e1      	bmi.n	80038b8 <_fflush_r+0xc>
 80038f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038f6:	f7ff fb8b 	bl	8003010 <__retarget_lock_release_recursive>
 80038fa:	e7dd      	b.n	80038b8 <_fflush_r+0xc>

080038fc <__swbuf_r>:
 80038fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038fe:	460e      	mov	r6, r1
 8003900:	4614      	mov	r4, r2
 8003902:	4605      	mov	r5, r0
 8003904:	b118      	cbz	r0, 800390e <__swbuf_r+0x12>
 8003906:	6a03      	ldr	r3, [r0, #32]
 8003908:	b90b      	cbnz	r3, 800390e <__swbuf_r+0x12>
 800390a:	f7ff fa7b 	bl	8002e04 <__sinit>
 800390e:	69a3      	ldr	r3, [r4, #24]
 8003910:	60a3      	str	r3, [r4, #8]
 8003912:	89a3      	ldrh	r3, [r4, #12]
 8003914:	071a      	lsls	r2, r3, #28
 8003916:	d501      	bpl.n	800391c <__swbuf_r+0x20>
 8003918:	6923      	ldr	r3, [r4, #16]
 800391a:	b943      	cbnz	r3, 800392e <__swbuf_r+0x32>
 800391c:	4621      	mov	r1, r4
 800391e:	4628      	mov	r0, r5
 8003920:	f000 f82a 	bl	8003978 <__swsetup_r>
 8003924:	b118      	cbz	r0, 800392e <__swbuf_r+0x32>
 8003926:	f04f 37ff 	mov.w	r7, #4294967295
 800392a:	4638      	mov	r0, r7
 800392c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	6922      	ldr	r2, [r4, #16]
 8003932:	1a98      	subs	r0, r3, r2
 8003934:	6963      	ldr	r3, [r4, #20]
 8003936:	b2f6      	uxtb	r6, r6
 8003938:	4283      	cmp	r3, r0
 800393a:	4637      	mov	r7, r6
 800393c:	dc05      	bgt.n	800394a <__swbuf_r+0x4e>
 800393e:	4621      	mov	r1, r4
 8003940:	4628      	mov	r0, r5
 8003942:	f7ff ffb3 	bl	80038ac <_fflush_r>
 8003946:	2800      	cmp	r0, #0
 8003948:	d1ed      	bne.n	8003926 <__swbuf_r+0x2a>
 800394a:	68a3      	ldr	r3, [r4, #8]
 800394c:	3b01      	subs	r3, #1
 800394e:	60a3      	str	r3, [r4, #8]
 8003950:	6823      	ldr	r3, [r4, #0]
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	6022      	str	r2, [r4, #0]
 8003956:	701e      	strb	r6, [r3, #0]
 8003958:	6962      	ldr	r2, [r4, #20]
 800395a:	1c43      	adds	r3, r0, #1
 800395c:	429a      	cmp	r2, r3
 800395e:	d004      	beq.n	800396a <__swbuf_r+0x6e>
 8003960:	89a3      	ldrh	r3, [r4, #12]
 8003962:	07db      	lsls	r3, r3, #31
 8003964:	d5e1      	bpl.n	800392a <__swbuf_r+0x2e>
 8003966:	2e0a      	cmp	r6, #10
 8003968:	d1df      	bne.n	800392a <__swbuf_r+0x2e>
 800396a:	4621      	mov	r1, r4
 800396c:	4628      	mov	r0, r5
 800396e:	f7ff ff9d 	bl	80038ac <_fflush_r>
 8003972:	2800      	cmp	r0, #0
 8003974:	d0d9      	beq.n	800392a <__swbuf_r+0x2e>
 8003976:	e7d6      	b.n	8003926 <__swbuf_r+0x2a>

08003978 <__swsetup_r>:
 8003978:	b538      	push	{r3, r4, r5, lr}
 800397a:	4b29      	ldr	r3, [pc, #164]	@ (8003a20 <__swsetup_r+0xa8>)
 800397c:	4605      	mov	r5, r0
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	460c      	mov	r4, r1
 8003982:	b118      	cbz	r0, 800398c <__swsetup_r+0x14>
 8003984:	6a03      	ldr	r3, [r0, #32]
 8003986:	b90b      	cbnz	r3, 800398c <__swsetup_r+0x14>
 8003988:	f7ff fa3c 	bl	8002e04 <__sinit>
 800398c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003990:	0719      	lsls	r1, r3, #28
 8003992:	d422      	bmi.n	80039da <__swsetup_r+0x62>
 8003994:	06da      	lsls	r2, r3, #27
 8003996:	d407      	bmi.n	80039a8 <__swsetup_r+0x30>
 8003998:	2209      	movs	r2, #9
 800399a:	602a      	str	r2, [r5, #0]
 800399c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039a0:	81a3      	strh	r3, [r4, #12]
 80039a2:	f04f 30ff 	mov.w	r0, #4294967295
 80039a6:	e033      	b.n	8003a10 <__swsetup_r+0x98>
 80039a8:	0758      	lsls	r0, r3, #29
 80039aa:	d512      	bpl.n	80039d2 <__swsetup_r+0x5a>
 80039ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80039ae:	b141      	cbz	r1, 80039c2 <__swsetup_r+0x4a>
 80039b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80039b4:	4299      	cmp	r1, r3
 80039b6:	d002      	beq.n	80039be <__swsetup_r+0x46>
 80039b8:	4628      	mov	r0, r5
 80039ba:	f7ff fb2b 	bl	8003014 <_free_r>
 80039be:	2300      	movs	r3, #0
 80039c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80039c2:	89a3      	ldrh	r3, [r4, #12]
 80039c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80039c8:	81a3      	strh	r3, [r4, #12]
 80039ca:	2300      	movs	r3, #0
 80039cc:	6063      	str	r3, [r4, #4]
 80039ce:	6923      	ldr	r3, [r4, #16]
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	89a3      	ldrh	r3, [r4, #12]
 80039d4:	f043 0308 	orr.w	r3, r3, #8
 80039d8:	81a3      	strh	r3, [r4, #12]
 80039da:	6923      	ldr	r3, [r4, #16]
 80039dc:	b94b      	cbnz	r3, 80039f2 <__swsetup_r+0x7a>
 80039de:	89a3      	ldrh	r3, [r4, #12]
 80039e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80039e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039e8:	d003      	beq.n	80039f2 <__swsetup_r+0x7a>
 80039ea:	4621      	mov	r1, r4
 80039ec:	4628      	mov	r0, r5
 80039ee:	f000 f84f 	bl	8003a90 <__smakebuf_r>
 80039f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039f6:	f013 0201 	ands.w	r2, r3, #1
 80039fa:	d00a      	beq.n	8003a12 <__swsetup_r+0x9a>
 80039fc:	2200      	movs	r2, #0
 80039fe:	60a2      	str	r2, [r4, #8]
 8003a00:	6962      	ldr	r2, [r4, #20]
 8003a02:	4252      	negs	r2, r2
 8003a04:	61a2      	str	r2, [r4, #24]
 8003a06:	6922      	ldr	r2, [r4, #16]
 8003a08:	b942      	cbnz	r2, 8003a1c <__swsetup_r+0xa4>
 8003a0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003a0e:	d1c5      	bne.n	800399c <__swsetup_r+0x24>
 8003a10:	bd38      	pop	{r3, r4, r5, pc}
 8003a12:	0799      	lsls	r1, r3, #30
 8003a14:	bf58      	it	pl
 8003a16:	6962      	ldrpl	r2, [r4, #20]
 8003a18:	60a2      	str	r2, [r4, #8]
 8003a1a:	e7f4      	b.n	8003a06 <__swsetup_r+0x8e>
 8003a1c:	2000      	movs	r0, #0
 8003a1e:	e7f7      	b.n	8003a10 <__swsetup_r+0x98>
 8003a20:	20000020 	.word	0x20000020

08003a24 <_sbrk_r>:
 8003a24:	b538      	push	{r3, r4, r5, lr}
 8003a26:	4d06      	ldr	r5, [pc, #24]	@ (8003a40 <_sbrk_r+0x1c>)
 8003a28:	2300      	movs	r3, #0
 8003a2a:	4604      	mov	r4, r0
 8003a2c:	4608      	mov	r0, r1
 8003a2e:	602b      	str	r3, [r5, #0]
 8003a30:	f7fd f9ba 	bl	8000da8 <_sbrk>
 8003a34:	1c43      	adds	r3, r0, #1
 8003a36:	d102      	bne.n	8003a3e <_sbrk_r+0x1a>
 8003a38:	682b      	ldr	r3, [r5, #0]
 8003a3a:	b103      	cbz	r3, 8003a3e <_sbrk_r+0x1a>
 8003a3c:	6023      	str	r3, [r4, #0]
 8003a3e:	bd38      	pop	{r3, r4, r5, pc}
 8003a40:	20000318 	.word	0x20000318

08003a44 <__swhatbuf_r>:
 8003a44:	b570      	push	{r4, r5, r6, lr}
 8003a46:	460c      	mov	r4, r1
 8003a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a4c:	2900      	cmp	r1, #0
 8003a4e:	b096      	sub	sp, #88	@ 0x58
 8003a50:	4615      	mov	r5, r2
 8003a52:	461e      	mov	r6, r3
 8003a54:	da0d      	bge.n	8003a72 <__swhatbuf_r+0x2e>
 8003a56:	89a3      	ldrh	r3, [r4, #12]
 8003a58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003a5c:	f04f 0100 	mov.w	r1, #0
 8003a60:	bf14      	ite	ne
 8003a62:	2340      	movne	r3, #64	@ 0x40
 8003a64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003a68:	2000      	movs	r0, #0
 8003a6a:	6031      	str	r1, [r6, #0]
 8003a6c:	602b      	str	r3, [r5, #0]
 8003a6e:	b016      	add	sp, #88	@ 0x58
 8003a70:	bd70      	pop	{r4, r5, r6, pc}
 8003a72:	466a      	mov	r2, sp
 8003a74:	f000 f848 	bl	8003b08 <_fstat_r>
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	dbec      	blt.n	8003a56 <__swhatbuf_r+0x12>
 8003a7c:	9901      	ldr	r1, [sp, #4]
 8003a7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003a82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003a86:	4259      	negs	r1, r3
 8003a88:	4159      	adcs	r1, r3
 8003a8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a8e:	e7eb      	b.n	8003a68 <__swhatbuf_r+0x24>

08003a90 <__smakebuf_r>:
 8003a90:	898b      	ldrh	r3, [r1, #12]
 8003a92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a94:	079d      	lsls	r5, r3, #30
 8003a96:	4606      	mov	r6, r0
 8003a98:	460c      	mov	r4, r1
 8003a9a:	d507      	bpl.n	8003aac <__smakebuf_r+0x1c>
 8003a9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003aa0:	6023      	str	r3, [r4, #0]
 8003aa2:	6123      	str	r3, [r4, #16]
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	6163      	str	r3, [r4, #20]
 8003aa8:	b003      	add	sp, #12
 8003aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aac:	ab01      	add	r3, sp, #4
 8003aae:	466a      	mov	r2, sp
 8003ab0:	f7ff ffc8 	bl	8003a44 <__swhatbuf_r>
 8003ab4:	9f00      	ldr	r7, [sp, #0]
 8003ab6:	4605      	mov	r5, r0
 8003ab8:	4639      	mov	r1, r7
 8003aba:	4630      	mov	r0, r6
 8003abc:	f7ff fb16 	bl	80030ec <_malloc_r>
 8003ac0:	b948      	cbnz	r0, 8003ad6 <__smakebuf_r+0x46>
 8003ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ac6:	059a      	lsls	r2, r3, #22
 8003ac8:	d4ee      	bmi.n	8003aa8 <__smakebuf_r+0x18>
 8003aca:	f023 0303 	bic.w	r3, r3, #3
 8003ace:	f043 0302 	orr.w	r3, r3, #2
 8003ad2:	81a3      	strh	r3, [r4, #12]
 8003ad4:	e7e2      	b.n	8003a9c <__smakebuf_r+0xc>
 8003ad6:	89a3      	ldrh	r3, [r4, #12]
 8003ad8:	6020      	str	r0, [r4, #0]
 8003ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ade:	81a3      	strh	r3, [r4, #12]
 8003ae0:	9b01      	ldr	r3, [sp, #4]
 8003ae2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003ae6:	b15b      	cbz	r3, 8003b00 <__smakebuf_r+0x70>
 8003ae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003aec:	4630      	mov	r0, r6
 8003aee:	f000 f81d 	bl	8003b2c <_isatty_r>
 8003af2:	b128      	cbz	r0, 8003b00 <__smakebuf_r+0x70>
 8003af4:	89a3      	ldrh	r3, [r4, #12]
 8003af6:	f023 0303 	bic.w	r3, r3, #3
 8003afa:	f043 0301 	orr.w	r3, r3, #1
 8003afe:	81a3      	strh	r3, [r4, #12]
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	431d      	orrs	r5, r3
 8003b04:	81a5      	strh	r5, [r4, #12]
 8003b06:	e7cf      	b.n	8003aa8 <__smakebuf_r+0x18>

08003b08 <_fstat_r>:
 8003b08:	b538      	push	{r3, r4, r5, lr}
 8003b0a:	4d07      	ldr	r5, [pc, #28]	@ (8003b28 <_fstat_r+0x20>)
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	4604      	mov	r4, r0
 8003b10:	4608      	mov	r0, r1
 8003b12:	4611      	mov	r1, r2
 8003b14:	602b      	str	r3, [r5, #0]
 8003b16:	f7fe ff68 	bl	80029ea <_fstat>
 8003b1a:	1c43      	adds	r3, r0, #1
 8003b1c:	d102      	bne.n	8003b24 <_fstat_r+0x1c>
 8003b1e:	682b      	ldr	r3, [r5, #0]
 8003b20:	b103      	cbz	r3, 8003b24 <_fstat_r+0x1c>
 8003b22:	6023      	str	r3, [r4, #0]
 8003b24:	bd38      	pop	{r3, r4, r5, pc}
 8003b26:	bf00      	nop
 8003b28:	20000318 	.word	0x20000318

08003b2c <_isatty_r>:
 8003b2c:	b538      	push	{r3, r4, r5, lr}
 8003b2e:	4d06      	ldr	r5, [pc, #24]	@ (8003b48 <_isatty_r+0x1c>)
 8003b30:	2300      	movs	r3, #0
 8003b32:	4604      	mov	r4, r0
 8003b34:	4608      	mov	r0, r1
 8003b36:	602b      	str	r3, [r5, #0]
 8003b38:	f7ff f8ba 	bl	8002cb0 <_isatty>
 8003b3c:	1c43      	adds	r3, r0, #1
 8003b3e:	d102      	bne.n	8003b46 <_isatty_r+0x1a>
 8003b40:	682b      	ldr	r3, [r5, #0]
 8003b42:	b103      	cbz	r3, 8003b46 <_isatty_r+0x1a>
 8003b44:	6023      	str	r3, [r4, #0]
 8003b46:	bd38      	pop	{r3, r4, r5, pc}
 8003b48:	20000318 	.word	0x20000318

08003b4c <_init>:
 8003b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b4e:	bf00      	nop
 8003b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b52:	bc08      	pop	{r3}
 8003b54:	469e      	mov	lr, r3
 8003b56:	4770      	bx	lr

08003b58 <_fini>:
 8003b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b5a:	bf00      	nop
 8003b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b5e:	bc08      	pop	{r3}
 8003b60:	469e      	mov	lr, r3
 8003b62:	4770      	bx	lr
