
stm32f4xx_drives.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c6c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e14  08000e14  00020414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e14  08000e14  00020414  2**0
                  CONTENTS
  4 .ARM          00000000  08000e14  08000e14  00020414  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e14  08000e14  00020414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e14  08000e14  00010e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e18  08000e18  00010e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000414  20000000  08000e1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020414  2**0
                  CONTENTS
 10 .bss          00000040  20000414  20000414  00020414  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000454  20000454  00020414  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020414  2**0
                  CONTENTS, READONLY
 13 .debug_info   000023f8  00000000  00000000  0002043e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000892  00000000  00000000  00022836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000278  00000000  00000000  000230c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000220  00000000  00000000  00023340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002f79  00000000  00000000  00023560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002ee0  00000000  00000000  000264d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b0d4  00000000  00000000  000293b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0003448d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000950  00000000  00000000  000344e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000414 	.word	0x20000414
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000dfc 	.word	0x08000dfc

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000418 	.word	0x20000418
 80001e4:	08000dfc 	.word	0x08000dfc

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <USART2_Init>:
char msg[1024] = "UART Tx testing...\n\r";

USART_Handle_t usart2_handle;

void USART2_Init(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 80001fc:	4b0d      	ldr	r3, [pc, #52]	; (8000234 <USART2_Init+0x3c>)
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <USART2_Init+0x40>)
 8000200:	601a      	str	r2, [r3, #0]
	usart2_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 8000202:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <USART2_Init+0x3c>)
 8000204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000208:	609a      	str	r2, [r3, #8]
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 800020a:	4b0a      	ldr	r3, [pc, #40]	; (8000234 <USART2_Init+0x3c>)
 800020c:	2200      	movs	r2, #0
 800020e:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_ONLY_TX;
 8000210:	4b08      	ldr	r3, [pc, #32]	; (8000234 <USART2_Init+0x3c>)
 8000212:	2200      	movs	r2, #0
 8000214:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000216:	4b07      	ldr	r3, [pc, #28]	; (8000234 <USART2_Init+0x3c>)
 8000218:	2200      	movs	r2, #0
 800021a:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 800021c:	4b05      	ldr	r3, [pc, #20]	; (8000234 <USART2_Init+0x3c>)
 800021e:	2200      	movs	r2, #0
 8000220:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000222:	4b04      	ldr	r3, [pc, #16]	; (8000234 <USART2_Init+0x3c>)
 8000224:	2200      	movs	r2, #0
 8000226:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 8000228:	4802      	ldr	r0, [pc, #8]	; (8000234 <USART2_Init+0x3c>)
 800022a:	f000 fc7f 	bl	8000b2c <USART_Init>
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	20000430 	.word	0x20000430
 8000238:	40004400 	.word	0x40004400

0800023c <USART2_GPIOInit>:

void 	USART2_GPIOInit(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b084      	sub	sp, #16
 8000240:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 8000242:	4b0e      	ldr	r3, [pc, #56]	; (800027c <USART2_GPIOInit+0x40>)
 8000244:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000246:	2302      	movs	r3, #2
 8000248:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800024a:	2300      	movs	r3, #0
 800024c:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800024e:	2301      	movs	r3, #1
 8000250:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000252:	2302      	movs	r3, #2
 8000254:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 8000256:	2307      	movs	r3, #7
 8000258:	737b      	strb	r3, [r7, #13]

	//USART2 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 800025a:	2302      	movs	r3, #2
 800025c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4618      	mov	r0, r3
 8000262:	f000 f98b 	bl	800057c <GPIO_Init>

	//USART2 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000266:	2303      	movs	r3, #3
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f985 	bl	800057c <GPIO_Init>


}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40020000 	.word	0x40020000

08000280 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn,GpioLed;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 8000286:	4b13      	ldr	r3, [pc, #76]	; (80002d4 <GPIO_ButtonInit+0x54>)
 8000288:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800028a:	2300      	movs	r3, #0
 800028c:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800028e:	2300      	movs	r3, #0
 8000290:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000292:	2302      	movs	r3, #2
 8000294:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000296:	2300      	movs	r3, #0
 8000298:	74fb      	strb	r3, [r7, #19]

	GPIO_Init(&GPIOBtn);
 800029a:	f107 030c 	add.w	r3, r7, #12
 800029e:	4618      	mov	r0, r3
 80002a0:	f000 f96c 	bl	800057c <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <GPIO_ButtonInit+0x58>)
 80002a6:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002a8:	230c      	movs	r3, #12
 80002aa:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002ac:	2301      	movs	r3, #1
 80002ae:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002b0:	2302      	movs	r3, #2
 80002b2:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 80002b4:	2301      	movs	r3, #1
 80002b6:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002b8:	2300      	movs	r3, #0
 80002ba:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 80002bc:	2101      	movs	r1, #1
 80002be:	4806      	ldr	r0, [pc, #24]	; (80002d8 <GPIO_ButtonInit+0x58>)
 80002c0:	f000 f874 	bl	80003ac <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80002c4:	463b      	mov	r3, r7
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 f958 	bl	800057c <GPIO_Init>

}
 80002cc:	bf00      	nop
 80002ce:	3718      	adds	r7, #24
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40020000 	.word	0x40020000
 80002d8:	40020c00 	.word	0x40020c00

080002dc <delay>:

void delay(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80002e2:	2300      	movs	r3, #0
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	e002      	b.n	80002ee <delay+0x12>
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	3301      	adds	r3, #1
 80002ec:	607b      	str	r3, [r7, #4]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	4a04      	ldr	r2, [pc, #16]	; (8000304 <delay+0x28>)
 80002f2:	4293      	cmp	r3, r2
 80002f4:	d9f8      	bls.n	80002e8 <delay+0xc>
}
 80002f6:	bf00      	nop
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	0003d08f 	.word	0x0003d08f

08000308 <main>:


int main(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0

	GPIO_ButtonInit();
 800030c:	f7ff ffb8 	bl	8000280 <GPIO_ButtonInit>

	USART2_GPIOInit();
 8000310:	f7ff ff94 	bl	800023c <USART2_GPIOInit>

    USART2_Init();
 8000314:	f7ff ff70 	bl	80001f8 <USART2_Init>

    USART_PeripheralControl(USART2,ENABLE);
 8000318:	2101      	movs	r1, #1
 800031a:	480b      	ldr	r0, [pc, #44]	; (8000348 <main+0x40>)
 800031c:	f000 fc89 	bl	8000c32 <USART_PeripheralControl>

    while(1)
    {
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000320:	bf00      	nop
 8000322:	2100      	movs	r1, #0
 8000324:	4809      	ldr	r0, [pc, #36]	; (800034c <main+0x44>)
 8000326:	f000 facb 	bl	80008c0 <GPIO_ReadFromInputPin>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d0f8      	beq.n	8000322 <main+0x1a>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000330:	f7ff ffd4 	bl	80002dc <delay>

		USART_SendData(&usart2_handle,(uint8_t*)msg,strlen(msg));
 8000334:	4806      	ldr	r0, [pc, #24]	; (8000350 <main+0x48>)
 8000336:	f7ff ff57 	bl	80001e8 <strlen>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	4904      	ldr	r1, [pc, #16]	; (8000350 <main+0x48>)
 8000340:	4804      	ldr	r0, [pc, #16]	; (8000354 <main+0x4c>)
 8000342:	f000 fce9 	bl	8000d18 <USART_SendData>
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000346:	e7eb      	b.n	8000320 <main+0x18>
 8000348:	40004400 	.word	0x40004400
 800034c:	40020000 	.word	0x40020000
 8000350:	20000000 	.word	0x20000000
 8000354:	20000430 	.word	0x20000430

08000358 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000358:	480d      	ldr	r0, [pc, #52]	; (8000390 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800035a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800035c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000360:	480c      	ldr	r0, [pc, #48]	; (8000394 <LoopForever+0x6>)
  ldr r1, =_edata
 8000362:	490d      	ldr	r1, [pc, #52]	; (8000398 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000364:	4a0d      	ldr	r2, [pc, #52]	; (800039c <LoopForever+0xe>)
  movs r3, #0
 8000366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000368:	e002      	b.n	8000370 <LoopCopyDataInit>

0800036a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800036c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036e:	3304      	adds	r3, #4

08000370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000374:	d3f9      	bcc.n	800036a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000376:	4a0a      	ldr	r2, [pc, #40]	; (80003a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000378:	4c0a      	ldr	r4, [pc, #40]	; (80003a4 <LoopForever+0x16>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800037c:	e001      	b.n	8000382 <LoopFillZerobss>

0800037e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000380:	3204      	adds	r2, #4

08000382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000384:	d3fb      	bcc.n	800037e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000386:	f000 fd15 	bl	8000db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800038a:	f7ff ffbd 	bl	8000308 <main>

0800038e <LoopForever>:

LoopForever:
    b LoopForever
 800038e:	e7fe      	b.n	800038e <LoopForever>
  ldr   r0, =_estack
 8000390:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000398:	20000414 	.word	0x20000414
  ldr r2, =_sidata
 800039c:	08000e1c 	.word	0x08000e1c
  ldr r2, =_sbss
 80003a0:	20000414 	.word	0x20000414
  ldr r4, =_ebss
 80003a4:	20000454 	.word	0x20000454

080003a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a8:	e7fe      	b.n	80003a8 <ADC_IRQHandler>
	...

080003ac <GPIO_PeriClockControl>:
 * @Note			-  None
 *
 *
 *************************************** */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	460b      	mov	r3, r1
 80003b6:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80003b8:	78fb      	ldrb	r3, [r7, #3]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d162      	bne.n	8000484 <GPIO_PeriClockControl+0xd8>
		if (pGPIOx == GPIOA) {
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a64      	ldr	r2, [pc, #400]	; (8000554 <GPIO_PeriClockControl+0x1a8>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d106      	bne.n	80003d4 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80003c6:	4b64      	ldr	r3, [pc, #400]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ca:	4a63      	ldr	r2, [pc, #396]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI) {
			GPIOI_PCLK_DI();
		}
	}
}
 80003d2:	e0b9      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a61      	ldr	r2, [pc, #388]	; (800055c <GPIO_PeriClockControl+0x1b0>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d106      	bne.n	80003ea <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003dc:	4b5e      	ldr	r3, [pc, #376]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e0:	4a5d      	ldr	r2, [pc, #372]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80003e2:	f043 0302 	orr.w	r3, r3, #2
 80003e6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e8:	e0ae      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a5c      	ldr	r2, [pc, #368]	; (8000560 <GPIO_PeriClockControl+0x1b4>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d106      	bne.n	8000400 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003f2:	4b59      	ldr	r3, [pc, #356]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80003f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f6:	4a58      	ldr	r2, [pc, #352]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80003f8:	f043 0304 	orr.w	r3, r3, #4
 80003fc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fe:	e0a3      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a58      	ldr	r2, [pc, #352]	; (8000564 <GPIO_PeriClockControl+0x1b8>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d106      	bne.n	8000416 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000408:	4b53      	ldr	r3, [pc, #332]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800040a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040c:	4a52      	ldr	r2, [pc, #328]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800040e:	f043 0308 	orr.w	r3, r3, #8
 8000412:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000414:	e098      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4a53      	ldr	r2, [pc, #332]	; (8000568 <GPIO_PeriClockControl+0x1bc>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d106      	bne.n	800042c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800041e:	4b4e      	ldr	r3, [pc, #312]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000422:	4a4d      	ldr	r2, [pc, #308]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000424:	f043 0310 	orr.w	r3, r3, #16
 8000428:	6313      	str	r3, [r2, #48]	; 0x30
}
 800042a:	e08d      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a4f      	ldr	r2, [pc, #316]	; (800056c <GPIO_PeriClockControl+0x1c0>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d106      	bne.n	8000442 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000434:	4b48      	ldr	r3, [pc, #288]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000438:	4a47      	ldr	r2, [pc, #284]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800043a:	f043 0320 	orr.w	r3, r3, #32
 800043e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000440:	e082      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4a4a      	ldr	r2, [pc, #296]	; (8000570 <GPIO_PeriClockControl+0x1c4>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d106      	bne.n	8000458 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800044a:	4b43      	ldr	r3, [pc, #268]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800044c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044e:	4a42      	ldr	r2, [pc, #264]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000454:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000456:	e077      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a46      	ldr	r2, [pc, #280]	; (8000574 <GPIO_PeriClockControl+0x1c8>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000460:	4b3d      	ldr	r3, [pc, #244]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000464:	4a3c      	ldr	r2, [pc, #240]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800046a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046c:	e06c      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	4a41      	ldr	r2, [pc, #260]	; (8000578 <GPIO_PeriClockControl+0x1cc>)
 8000472:	4293      	cmp	r3, r2
 8000474:	d168      	bne.n	8000548 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000476:	4b38      	ldr	r3, [pc, #224]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047a:	4a37      	ldr	r2, [pc, #220]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800047c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000480:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000482:	e061      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4a33      	ldr	r2, [pc, #204]	; (8000554 <GPIO_PeriClockControl+0x1a8>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d106      	bne.n	800049a <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 800048c:	4b32      	ldr	r3, [pc, #200]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800048e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000490:	4a31      	ldr	r2, [pc, #196]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000492:	f023 0301 	bic.w	r3, r3, #1
 8000496:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000498:	e056      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	4a2f      	ldr	r2, [pc, #188]	; (800055c <GPIO_PeriClockControl+0x1b0>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d106      	bne.n	80004b0 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80004a2:	4b2d      	ldr	r3, [pc, #180]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a6:	4a2c      	ldr	r2, [pc, #176]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004a8:	f023 0302 	bic.w	r3, r3, #2
 80004ac:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ae:	e04b      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	4a2b      	ldr	r2, [pc, #172]	; (8000560 <GPIO_PeriClockControl+0x1b4>)
 80004b4:	4293      	cmp	r3, r2
 80004b6:	d106      	bne.n	80004c6 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80004b8:	4b27      	ldr	r3, [pc, #156]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004bc:	4a26      	ldr	r2, [pc, #152]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004be:	f023 0304 	bic.w	r3, r3, #4
 80004c2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004c4:	e040      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4a26      	ldr	r2, [pc, #152]	; (8000564 <GPIO_PeriClockControl+0x1b8>)
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d106      	bne.n	80004dc <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80004ce:	4b22      	ldr	r3, [pc, #136]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d2:	4a21      	ldr	r2, [pc, #132]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004d4:	f023 0308 	bic.w	r3, r3, #8
 80004d8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004da:	e035      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	4a22      	ldr	r2, [pc, #136]	; (8000568 <GPIO_PeriClockControl+0x1bc>)
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d106      	bne.n	80004f2 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80004e4:	4b1c      	ldr	r3, [pc, #112]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e8:	4a1b      	ldr	r2, [pc, #108]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004ea:	f023 0310 	bic.w	r3, r3, #16
 80004ee:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004f0:	e02a      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4a1d      	ldr	r2, [pc, #116]	; (800056c <GPIO_PeriClockControl+0x1c0>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d106      	bne.n	8000508 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004fa:	4b17      	ldr	r3, [pc, #92]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 80004fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fe:	4a16      	ldr	r2, [pc, #88]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000500:	f023 0320 	bic.w	r3, r3, #32
 8000504:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000506:	e01f      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	4a19      	ldr	r2, [pc, #100]	; (8000570 <GPIO_PeriClockControl+0x1c4>)
 800050c:	4293      	cmp	r3, r2
 800050e:	d106      	bne.n	800051e <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000510:	4b11      	ldr	r3, [pc, #68]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000514:	4a10      	ldr	r2, [pc, #64]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800051a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800051c:	e014      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4a14      	ldr	r2, [pc, #80]	; (8000574 <GPIO_PeriClockControl+0x1c8>)
 8000522:	4293      	cmp	r3, r2
 8000524:	d106      	bne.n	8000534 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000526:	4b0c      	ldr	r3, [pc, #48]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052a:	4a0b      	ldr	r2, [pc, #44]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800052c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000530:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000532:	e009      	b.n	8000548 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	4a10      	ldr	r2, [pc, #64]	; (8000578 <GPIO_PeriClockControl+0x1cc>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d105      	bne.n	8000548 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 800053c:	4b06      	ldr	r3, [pc, #24]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 800053e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000540:	4a05      	ldr	r2, [pc, #20]	; (8000558 <GPIO_PeriClockControl+0x1ac>)
 8000542:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000546:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000548:	bf00      	nop
 800054a:	370c      	adds	r7, #12
 800054c:	46bd      	mov	sp, r7
 800054e:	bc80      	pop	{r7}
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40020000 	.word	0x40020000
 8000558:	40023800 	.word	0x40023800
 800055c:	40020400 	.word	0x40020400
 8000560:	40020800 	.word	0x40020800
 8000564:	40020c00 	.word	0x40020c00
 8000568:	40021000 	.word	0x40021000
 800056c:	40021400 	.word	0x40021400
 8000570:	40021800 	.word	0x40021800
 8000574:	40021c00 	.word	0x40021c00
 8000578:	40022000 	.word	0x40022000

0800057c <GPIO_Init>:

/*
 * 	Init and Deint of the peripheral
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	617b      	str	r3, [r7, #20]
	// enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2101      	movs	r1, #1
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ff0c 	bl	80003ac <GPIO_PeriClockControl>

	// Configure the mode of the GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	795b      	ldrb	r3, [r3, #5]
 8000598:	2b03      	cmp	r3, #3
 800059a:	d81f      	bhi.n	80005dc <GPIO_Init+0x60>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	795b      	ldrb	r3, [r3, #5]
 80005a0:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	791b      	ldrb	r3, [r3, #4]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80005ac:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	681a      	ldr	r2, [r3, #0]
				<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // cleraing off the pin number before using it
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	791b      	ldrb	r3, [r3, #4]
 80005b8:	4619      	mov	r1, r3
 80005ba:	2303      	movs	r3, #3
 80005bc:	408b      	lsls	r3, r1
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 80005be:	43db      	mvns	r3, r3
 80005c0:	4619      	mov	r1, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	400a      	ands	r2, r1
 80005c8:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;			//setting
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	6819      	ldr	r1, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	697a      	ldr	r2, [r7, #20]
 80005d6:	430a      	orrs	r2, r1
 80005d8:	601a      	str	r2, [r3, #0]
 80005da:	e0ca      	b.n	8000772 <GPIO_Init+0x1f6>

	}
	else
	{
		// this is the interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	795b      	ldrb	r3, [r3, #5]
 80005e0:	2b04      	cmp	r3, #4
 80005e2:	d117      	bne.n	8000614 <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e4:	4b4a      	ldr	r3, [pc, #296]	; (8000710 <GPIO_Init+0x194>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	7912      	ldrb	r2, [r2, #4]
 80005ec:	4611      	mov	r1, r2
 80005ee:	2201      	movs	r2, #1
 80005f0:	408a      	lsls	r2, r1
 80005f2:	4611      	mov	r1, r2
 80005f4:	4a46      	ldr	r2, [pc, #280]	; (8000710 <GPIO_Init+0x194>)
 80005f6:	430b      	orrs	r3, r1
 80005f8:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005fa:	4b45      	ldr	r3, [pc, #276]	; (8000710 <GPIO_Init+0x194>)
 80005fc:	689b      	ldr	r3, [r3, #8]
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	7912      	ldrb	r2, [r2, #4]
 8000602:	4611      	mov	r1, r2
 8000604:	2201      	movs	r2, #1
 8000606:	408a      	lsls	r2, r1
 8000608:	43d2      	mvns	r2, r2
 800060a:	4611      	mov	r1, r2
 800060c:	4a40      	ldr	r2, [pc, #256]	; (8000710 <GPIO_Init+0x194>)
 800060e:	400b      	ands	r3, r1
 8000610:	6093      	str	r3, [r2, #8]
 8000612:	e035      	b.n	8000680 <GPIO_Init+0x104>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RT)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	795b      	ldrb	r3, [r3, #5]
 8000618:	2b05      	cmp	r3, #5
 800061a:	d117      	bne.n	800064c <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800061c:	4b3c      	ldr	r3, [pc, #240]	; (8000710 <GPIO_Init+0x194>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	7912      	ldrb	r2, [r2, #4]
 8000624:	4611      	mov	r1, r2
 8000626:	2201      	movs	r2, #1
 8000628:	408a      	lsls	r2, r1
 800062a:	4611      	mov	r1, r2
 800062c:	4a38      	ldr	r2, [pc, #224]	; (8000710 <GPIO_Init+0x194>)
 800062e:	430b      	orrs	r3, r1
 8000630:	6093      	str	r3, [r2, #8]
			// clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000632:	4b37      	ldr	r3, [pc, #220]	; (8000710 <GPIO_Init+0x194>)
 8000634:	68db      	ldr	r3, [r3, #12]
 8000636:	687a      	ldr	r2, [r7, #4]
 8000638:	7912      	ldrb	r2, [r2, #4]
 800063a:	4611      	mov	r1, r2
 800063c:	2201      	movs	r2, #1
 800063e:	408a      	lsls	r2, r1
 8000640:	43d2      	mvns	r2, r2
 8000642:	4611      	mov	r1, r2
 8000644:	4a32      	ldr	r2, [pc, #200]	; (8000710 <GPIO_Init+0x194>)
 8000646:	400b      	ands	r3, r1
 8000648:	60d3      	str	r3, [r2, #12]
 800064a:	e019      	b.n	8000680 <GPIO_Init+0x104>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RFT)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	795b      	ldrb	r3, [r3, #5]
 8000650:	2b06      	cmp	r3, #6
 8000652:	d115      	bne.n	8000680 <GPIO_Init+0x104>
		{
			//1. Configure bothh RTSR and FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000654:	4b2e      	ldr	r3, [pc, #184]	; (8000710 <GPIO_Init+0x194>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	687a      	ldr	r2, [r7, #4]
 800065a:	7912      	ldrb	r2, [r2, #4]
 800065c:	4611      	mov	r1, r2
 800065e:	2201      	movs	r2, #1
 8000660:	408a      	lsls	r2, r1
 8000662:	4611      	mov	r1, r2
 8000664:	4a2a      	ldr	r2, [pc, #168]	; (8000710 <GPIO_Init+0x194>)
 8000666:	430b      	orrs	r3, r1
 8000668:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800066a:	4b29      	ldr	r3, [pc, #164]	; (8000710 <GPIO_Init+0x194>)
 800066c:	689b      	ldr	r3, [r3, #8]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	7912      	ldrb	r2, [r2, #4]
 8000672:	4611      	mov	r1, r2
 8000674:	2201      	movs	r2, #1
 8000676:	408a      	lsls	r2, r1
 8000678:	4611      	mov	r1, r2
 800067a:	4a25      	ldr	r2, [pc, #148]	; (8000710 <GPIO_Init+0x194>)
 800067c:	430b      	orrs	r3, r1
 800067e:	6093      	str	r3, [r2, #8]

		}
		//2. COnfigure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	791b      	ldrb	r3, [r3, #4]
 8000684:	089b      	lsrs	r3, r3, #2
 8000686:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	791b      	ldrb	r3, [r3, #4]
 800068c:	f003 0303 	and.w	r3, r3, #3
 8000690:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIOA_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a1f      	ldr	r2, [pc, #124]	; (8000714 <GPIO_Init+0x198>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d04d      	beq.n	8000738 <GPIO_Init+0x1bc>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a1d      	ldr	r2, [pc, #116]	; (8000718 <GPIO_Init+0x19c>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d032      	beq.n	800070c <GPIO_Init+0x190>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a1c      	ldr	r2, [pc, #112]	; (800071c <GPIO_Init+0x1a0>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d02b      	beq.n	8000708 <GPIO_Init+0x18c>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a1a      	ldr	r2, [pc, #104]	; (8000720 <GPIO_Init+0x1a4>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d024      	beq.n	8000704 <GPIO_Init+0x188>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a19      	ldr	r2, [pc, #100]	; (8000724 <GPIO_Init+0x1a8>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d01d      	beq.n	8000700 <GPIO_Init+0x184>
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a17      	ldr	r2, [pc, #92]	; (8000728 <GPIO_Init+0x1ac>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d016      	beq.n	80006fc <GPIO_Init+0x180>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a16      	ldr	r2, [pc, #88]	; (800072c <GPIO_Init+0x1b0>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d00f      	beq.n	80006f8 <GPIO_Init+0x17c>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a14      	ldr	r2, [pc, #80]	; (8000730 <GPIO_Init+0x1b4>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d008      	beq.n	80006f4 <GPIO_Init+0x178>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a13      	ldr	r2, [pc, #76]	; (8000734 <GPIO_Init+0x1b8>)
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d101      	bne.n	80006f0 <GPIO_Init+0x174>
 80006ec:	2308      	movs	r3, #8
 80006ee:	e024      	b.n	800073a <GPIO_Init+0x1be>
 80006f0:	2300      	movs	r3, #0
 80006f2:	e022      	b.n	800073a <GPIO_Init+0x1be>
 80006f4:	2307      	movs	r3, #7
 80006f6:	e020      	b.n	800073a <GPIO_Init+0x1be>
 80006f8:	2306      	movs	r3, #6
 80006fa:	e01e      	b.n	800073a <GPIO_Init+0x1be>
 80006fc:	2305      	movs	r3, #5
 80006fe:	e01c      	b.n	800073a <GPIO_Init+0x1be>
 8000700:	2304      	movs	r3, #4
 8000702:	e01a      	b.n	800073a <GPIO_Init+0x1be>
 8000704:	2303      	movs	r3, #3
 8000706:	e018      	b.n	800073a <GPIO_Init+0x1be>
 8000708:	2302      	movs	r3, #2
 800070a:	e016      	b.n	800073a <GPIO_Init+0x1be>
 800070c:	2301      	movs	r3, #1
 800070e:	e014      	b.n	800073a <GPIO_Init+0x1be>
 8000710:	40013c00 	.word	0x40013c00
 8000714:	40020000 	.word	0x40020000
 8000718:	40020400 	.word	0x40020400
 800071c:	40020800 	.word	0x40020800
 8000720:	40020c00 	.word	0x40020c00
 8000724:	40021000 	.word	0x40021000
 8000728:	40021400 	.word	0x40021400
 800072c:	40021800 	.word	0x40021800
 8000730:	40021c00 	.word	0x40021c00
 8000734:	40022000 	.word	0x40022000
 8000738:	2300      	movs	r3, #0
 800073a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800073c:	4b5d      	ldr	r3, [pc, #372]	; (80008b4 <GPIO_Init+0x338>)
 800073e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000740:	4a5c      	ldr	r2, [pc, #368]	; (80008b4 <GPIO_Init+0x338>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1]=portcode << (temp2*4);
 8000748:	7c7a      	ldrb	r2, [r7, #17]
 800074a:	7cbb      	ldrb	r3, [r7, #18]
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	fa02 f103 	lsl.w	r1, r2, r3
 8000752:	4a59      	ldr	r2, [pc, #356]	; (80008b8 <GPIO_Init+0x33c>)
 8000754:	7cfb      	ldrb	r3, [r7, #19]
 8000756:	3302      	adds	r3, #2
 8000758:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. ENable the Exti intrrupt delivery using IMR
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800075c:	4b57      	ldr	r3, [pc, #348]	; (80008bc <GPIO_Init+0x340>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	7912      	ldrb	r2, [r2, #4]
 8000764:	4611      	mov	r1, r2
 8000766:	2201      	movs	r2, #1
 8000768:	408a      	lsls	r2, r1
 800076a:	4611      	mov	r1, r2
 800076c:	4a53      	ldr	r2, [pc, #332]	; (80008bc <GPIO_Init+0x340>)
 800076e:	430b      	orrs	r3, r1
 8000770:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]

	// Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	799b      	ldrb	r3, [r3, #6]
 800077a:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	791b      	ldrb	r3, [r3, #4]
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000786:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	689a      	ldr	r2, [r3, #8]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	791b      	ldrb	r3, [r3, #4]
 8000792:	4619      	mov	r1, r3
 8000794:	2303      	movs	r3, #3
 8000796:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 8000798:	43db      	mvns	r3, r3
 800079a:	4619      	mov	r1, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	400a      	ands	r2, r1
 80007a2:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	6899      	ldr	r1, [r3, #8]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	697a      	ldr	r2, [r7, #20]
 80007b0:	430a      	orrs	r2, r1
 80007b2:	609a      	str	r2, [r3, #8]

	temp = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]

	// Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	79db      	ldrb	r3, [r3, #7]
 80007bc:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	791b      	ldrb	r3, [r3, #4]
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80007c8:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	68da      	ldr	r2, [r3, #12]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	791b      	ldrb	r3, [r3, #4]
 80007d4:	4619      	mov	r1, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 80007da:	43db      	mvns	r3, r3
 80007dc:	4619      	mov	r1, r3
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	400a      	ands	r2, r1
 80007e4:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	68d9      	ldr	r1, [r3, #12]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	697a      	ldr	r2, [r7, #20]
 80007f2:	430a      	orrs	r2, r1
 80007f4:	60da      	str	r2, [r3, #12]

	temp = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	617b      	str	r3, [r7, #20]

	//configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	7a1b      	ldrb	r3, [r3, #8]
 80007fe:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	791b      	ldrb	r3, [r3, #4]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 800080a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	685a      	ldr	r2, [r3, #4]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	791b      	ldrb	r3, [r3, #4]
 8000816:	4619      	mov	r1, r3
 8000818:	2301      	movs	r3, #1
 800081a:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 800081c:	43db      	mvns	r3, r3
 800081e:	4619      	mov	r1, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	400a      	ands	r2, r1
 8000826:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	6859      	ldr	r1, [r3, #4]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	697a      	ldr	r2, [r7, #20]
 8000834:	430a      	orrs	r2, r1
 8000836:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]

	// configure the alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	795b      	ldrb	r3, [r3, #5]
 8000840:	2b02      	cmp	r3, #2
 8000842:	d132      	bne.n	80008aa <GPIO_Init+0x32e>
		uint32_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	791b      	ldrb	r3, [r3, #4]
 8000848:	08db      	lsrs	r3, r3, #3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	791b      	ldrb	r3, [r3, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	3208      	adds	r2, #8
 8000860:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	210f      	movs	r1, #15
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43db      	mvns	r3, r3
 8000870:	4619      	mov	r1, r3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4011      	ands	r1, r2
 8000878:	68fa      	ldr	r2, [r7, #12]
 800087a:	3208      	adds	r2, #8
 800087c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	68fa      	ldr	r2, [r7, #12]
 8000886:	3208      	adds	r2, #8
 8000888:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	7a5b      	ldrb	r3, [r3, #9]
 8000890:	4619      	mov	r1, r3
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	fa01 f303 	lsl.w	r3, r1, r3
 800089a:	4619      	mov	r1, r3
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4311      	orrs	r1, r2
 80008a2:	68fa      	ldr	r2, [r7, #12]
 80008a4:	3208      	adds	r2, #8
 80008a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80008aa:	bf00      	nop
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40013800 	.word	0x40013800
 80008bc:	40013c00 	.word	0x40013c00

080008c0 <GPIO_ReadFromInputPin>:
 * Data read and write
 *
 * return value will be either 0 or 1
 */

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t) ((pGPIOx->IDR >> PinNumber) & 0x0000001);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	691a      	ldr	r2, [r3, #16]
 80008d0:	78fb      	ldrb	r3, [r7, #3]
 80008d2:	fa22 f303 	lsr.w	r3, r2, r3
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	73fb      	strb	r3, [r7, #15]
	return value;
 80008de:	7bfb      	ldrb	r3, [r7, #15]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3714      	adds	r7, #20
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr

080008ea <RCC_GetPLLOutputClock>:
		//TODO
	}
}

uint32_t  RCC_GetPLLOutputClock()
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0

	return 0;
 80008ee:	2300      	movs	r3, #0
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr

080008f8 <RCC_GetPCLK1Value>:
uint8_t APB1_PreScaler[4] = { 2, 4 , 8, 16};



uint32_t RCC_GetPCLK1Value(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 80008fe:	4b25      	ldr	r3, [pc, #148]	; (8000994 <RCC_GetPCLK1Value+0x9c>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	089b      	lsrs	r3, r3, #2
 8000904:	b2db      	uxtb	r3, r3
 8000906:	f003 0303 	and.w	r3, r3, #3
 800090a:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 800090c:	7a7b      	ldrb	r3, [r7, #9]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d102      	bne.n	8000918 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 8000912:	4b21      	ldr	r3, [pc, #132]	; (8000998 <RCC_GetPCLK1Value+0xa0>)
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	e00b      	b.n	8000930 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 8000918:	7a7b      	ldrb	r3, [r7, #9]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d102      	bne.n	8000924 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 800091e:	4b1f      	ldr	r3, [pc, #124]	; (800099c <RCC_GetPCLK1Value+0xa4>)
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	e005      	b.n	8000930 <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 8000924:	7a7b      	ldrb	r3, [r7, #9]
 8000926:	2b02      	cmp	r3, #2
 8000928:	d102      	bne.n	8000930 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 800092a:	f7ff ffde 	bl	80008ea <RCC_GetPLLOutputClock>
 800092e:	60f8      	str	r0, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 8000930:	4b18      	ldr	r3, [pc, #96]	; (8000994 <RCC_GetPCLK1Value+0x9c>)
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	091b      	lsrs	r3, r3, #4
 8000936:	b2db      	uxtb	r3, r3
 8000938:	f003 030f 	and.w	r3, r3, #15
 800093c:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 800093e:	7a3b      	ldrb	r3, [r7, #8]
 8000940:	2b07      	cmp	r3, #7
 8000942:	d802      	bhi.n	800094a <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000944:	2301      	movs	r3, #1
 8000946:	72fb      	strb	r3, [r7, #11]
 8000948:	e005      	b.n	8000956 <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 800094a:	7a3b      	ldrb	r3, [r7, #8]
 800094c:	3b08      	subs	r3, #8
 800094e:	4a14      	ldr	r2, [pc, #80]	; (80009a0 <RCC_GetPCLK1Value+0xa8>)
 8000950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000954:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 8000956:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <RCC_GetPCLK1Value+0x9c>)
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	0a9b      	lsrs	r3, r3, #10
 800095c:	b2db      	uxtb	r3, r3
 800095e:	f003 0307 	and.w	r3, r3, #7
 8000962:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000964:	7a3b      	ldrb	r3, [r7, #8]
 8000966:	2b03      	cmp	r3, #3
 8000968:	d802      	bhi.n	8000970 <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 800096a:	2301      	movs	r3, #1
 800096c:	72bb      	strb	r3, [r7, #10]
 800096e:	e004      	b.n	800097a <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000970:	7a3b      	ldrb	r3, [r7, #8]
 8000972:	3b04      	subs	r3, #4
 8000974:	4a0b      	ldr	r2, [pc, #44]	; (80009a4 <RCC_GetPCLK1Value+0xac>)
 8000976:	5cd3      	ldrb	r3, [r2, r3]
 8000978:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 800097a:	7afb      	ldrb	r3, [r7, #11]
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000982:	7abb      	ldrb	r3, [r7, #10]
 8000984:	fbb2 f3f3 	udiv	r3, r2, r3
 8000988:	607b      	str	r3, [r7, #4]

	return pclk1;
 800098a:	687b      	ldr	r3, [r7, #4]
}
 800098c:	4618      	mov	r0, r3
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800
 8000998:	00f42400 	.word	0x00f42400
 800099c:	007a1200 	.word	0x007a1200
 80009a0:	20000400 	.word	0x20000400
 80009a4:	20000410 	.word	0x20000410

080009a8 <RCC_GetPCLK2Value>:
 * @return            -
 *
 * @Note              -
 */
uint32_t RCC_GetPCLK2Value(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
	uint32_t SystemClock=0,tmp,pclk2;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60fb      	str	r3, [r7, #12]
	uint8_t clk_src = ( RCC->CFGR >> 2) & 0X3;
 80009b2:	4b20      	ldr	r3, [pc, #128]	; (8000a34 <RCC_GetPCLK2Value+0x8c>)
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	089b      	lsrs	r3, r3, #2
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	f003 0303 	and.w	r3, r3, #3
 80009be:	727b      	strb	r3, [r7, #9]

	uint8_t ahbp,apb2p;

	if(clk_src == 0)
 80009c0:	7a7b      	ldrb	r3, [r7, #9]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <RCC_GetPCLK2Value+0x24>
	{
		SystemClock = 16000000;
 80009c6:	4b1c      	ldr	r3, [pc, #112]	; (8000a38 <RCC_GetPCLK2Value+0x90>)
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	e001      	b.n	80009d0 <RCC_GetPCLK2Value+0x28>
	}else
	{
		SystemClock = 8000000;
 80009cc:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <RCC_GetPCLK2Value+0x94>)
 80009ce:	60fb      	str	r3, [r7, #12]
	}
	tmp = (RCC->CFGR >> 4 ) & 0xF;
 80009d0:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <RCC_GetPCLK2Value+0x8c>)
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	091b      	lsrs	r3, r3, #4
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	607b      	str	r3, [r7, #4]

	if(tmp < 0x08)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2b07      	cmp	r3, #7
 80009e0:	d802      	bhi.n	80009e8 <RCC_GetPCLK2Value+0x40>
	{
		ahbp = 1;
 80009e2:	2301      	movs	r3, #1
 80009e4:	72fb      	strb	r3, [r7, #11]
 80009e6:	e005      	b.n	80009f4 <RCC_GetPCLK2Value+0x4c>
	}else
	{
       ahbp = AHB_PreScaler[tmp-8];
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3b08      	subs	r3, #8
 80009ec:	4a14      	ldr	r2, [pc, #80]	; (8000a40 <RCC_GetPCLK2Value+0x98>)
 80009ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009f2:	72fb      	strb	r3, [r7, #11]
	}

	tmp = (RCC->CFGR >> 13 ) & 0x7;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <RCC_GetPCLK2Value+0x8c>)
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	0b5b      	lsrs	r3, r3, #13
 80009fa:	f003 0307 	and.w	r3, r3, #7
 80009fe:	607b      	str	r3, [r7, #4]
	if(tmp < 0x04)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d802      	bhi.n	8000a0c <RCC_GetPCLK2Value+0x64>
	{
		apb2p = 1;
 8000a06:	2301      	movs	r3, #1
 8000a08:	72bb      	strb	r3, [r7, #10]
 8000a0a:	e004      	b.n	8000a16 <RCC_GetPCLK2Value+0x6e>
	}else
	{
		apb2p = APB1_PreScaler[tmp-4];
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3b04      	subs	r3, #4
 8000a10:	4a0c      	ldr	r2, [pc, #48]	; (8000a44 <RCC_GetPCLK2Value+0x9c>)
 8000a12:	5cd3      	ldrb	r3, [r2, r3]
 8000a14:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClock / ahbp )/ apb2p;
 8000a16:	7afb      	ldrb	r3, [r7, #11]
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a1e:	7abb      	ldrb	r3, [r7, #10]
 8000a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a24:	603b      	str	r3, [r7, #0]

	return pclk2;
 8000a26:	683b      	ldr	r3, [r7, #0]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	40023800 	.word	0x40023800
 8000a38:	00f42400 	.word	0x00f42400
 8000a3c:	007a1200 	.word	0x007a1200
 8000a40:	20000400 	.word	0x20000400
 8000a44:	20000410 	.word	0x20000410

08000a48 <USART_SetBaudRate>:
 * @return            -
 *
 * @Note              -
 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a31      	ldr	r2, [pc, #196]	; (8000b20 <USART_SetBaudRate+0xd8>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d003      	beq.n	8000a66 <USART_SetBaudRate+0x1e>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4a30      	ldr	r2, [pc, #192]	; (8000b24 <USART_SetBaudRate+0xdc>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d103      	bne.n	8000a6e <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000a66:	f7ff ff9f 	bl	80009a8 <RCC_GetPCLK2Value>
 8000a6a:	61f8      	str	r0, [r7, #28]
 8000a6c:	e002      	b.n	8000a74 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GetPCLK1Value();
 8000a6e:	f7ff ff43 	bl	80008f8 <RCC_GetPCLK1Value>
 8000a72:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	68db      	ldr	r3, [r3, #12]
 8000a78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00b      	beq.n	8000a98 <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000a80:	69fa      	ldr	r2, [r7, #28]
 8000a82:	4613      	mov	r3, r2
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	4413      	add	r3, r2
 8000a88:	009a      	lsls	r2, r3, #2
 8000a8a:	441a      	add	r2, r3
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a94:	61bb      	str	r3, [r7, #24]
 8000a96:	e00a      	b.n	8000aae <USART_SetBaudRate+0x66>
  }else
  {
	   //over sampling by 16
	   usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 8000a98:	69fa      	ldr	r2, [r7, #28]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	4413      	add	r3, r2
 8000aa0:	009a      	lsls	r2, r3, #2
 8000aa2:	441a      	add	r2, r3
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aac:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	4a1d      	ldr	r2, [pc, #116]	; (8000b28 <USART_SetBaudRate+0xe0>)
 8000ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab6:	095b      	lsrs	r3, r3, #5
 8000ab8:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	011b      	lsls	r3, r3, #4
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	2264      	movs	r2, #100	; 0x64
 8000ac8:	fb02 f303 	mul.w	r3, r2, r3
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	68db      	ldr	r3, [r3, #12]
 8000ad6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d00a      	beq.n	8000af4 <USART_SetBaudRate+0xac>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	3332      	adds	r3, #50	; 0x32
 8000ae4:	4a10      	ldr	r2, [pc, #64]	; (8000b28 <USART_SetBaudRate+0xe0>)
 8000ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aea:	095b      	lsrs	r3, r3, #5
 8000aec:	f003 0307 	and.w	r3, r3, #7
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	e009      	b.n	8000b08 <USART_SetBaudRate+0xc0>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	011b      	lsls	r3, r3, #4
 8000af8:	3332      	adds	r3, #50	; 0x32
 8000afa:	4a0b      	ldr	r2, [pc, #44]	; (8000b28 <USART_SetBaudRate+0xe0>)
 8000afc:	fba2 2303 	umull	r2, r3, r2, r3
 8000b00:	095b      	lsrs	r3, r3, #5
 8000b02:	f003 030f 	and.w	r3, r3, #15
 8000b06:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->BRR = tempreg;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	609a      	str	r2, [r3, #8]
}
 8000b16:	bf00      	nop
 8000b18:	3720      	adds	r7, #32
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40011000 	.word	0x40011000
 8000b24:	40011400 	.word	0x40011400
 8000b28:	51eb851f 	.word	0x51eb851f

08000b2c <USART_Init>:
 * @return            -
 *
 * @Note              -
 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]

	//Temporary variable
	uint32_t tempreg=0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]

/******************************** Configuration of CR1******************************************/

	//Implement the code to enable the Clock for given USART peripheral
	 USART_PeriClockControl(pUSARTHandle->pUSARTx,ENABLE);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 f892 	bl	8000c68 <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	791b      	ldrb	r3, [r3, #4]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d104      	bne.n	8000b56 <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	f043 0304 	orr.w	r3, r3, #4
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	e010      	b.n	8000b78 <USART_Init+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	791b      	ldrb	r3, [r3, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d104      	bne.n	8000b68 <USART_Init+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE );
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	f043 0308 	orr.w	r3, r3, #8
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	e007      	b.n	8000b78 <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	791b      	ldrb	r3, [r3, #4]
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d103      	bne.n	8000b78 <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE) );
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f043 030c 	orr.w	r3, r3, #12
 8000b76:	60fb      	str	r3, [r7, #12]
	}

    //Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	7b5b      	ldrb	r3, [r3, #13]
 8000b7c:	031b      	lsls	r3, r3, #12
 8000b7e:	461a      	mov	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	7b9b      	ldrb	r3, [r3, #14]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d104      	bne.n	8000b98 <USART_Init+0x6c>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	e00b      	b.n	8000bb0 <USART_Init+0x84>

		//Implement the code to enable EVEN parity
		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	7b9b      	ldrb	r3, [r3, #14]
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d107      	bne.n	8000bb0 <USART_Init+0x84>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ba6:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bae:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	68fa      	ldr	r2, [r7, #12]
 8000bb6:	60da      	str	r2, [r3, #12]

/******************************** Configuration of CR2******************************************/

	tempreg=0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	7b1b      	ldrb	r3, [r3, #12]
 8000bc0:	031b      	lsls	r3, r3, #12
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	611a      	str	r2, [r3, #16]

/******************************** Configuration of CR3******************************************/

	tempreg=0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	7bdb      	ldrb	r3, [r3, #15]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d104      	bne.n	8000be8 <USART_Init+0xbc>
	{
		//Implement the code to enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	e014      	b.n	8000c12 <USART_Init+0xe6>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	7bdb      	ldrb	r3, [r3, #15]
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d104      	bne.n	8000bfa <USART_Init+0xce>
	{
		//Implement the code to enable RTS flow control
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	e00b      	b.n	8000c12 <USART_Init+0xe6>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	7bdb      	ldrb	r3, [r3, #15]
 8000bfe:	2b03      	cmp	r3, #3
 8000c00:	d107      	bne.n	8000c12 <USART_Init+0xe6>
	{
		//Implement the code to enable both CTS and RTS Flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c08:	60fb      	str	r3, [r7, #12]
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c10:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->CR3 = tempreg;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	615a      	str	r2, [r3, #20]

/******************************** Configuration of BRR(Baudrate register)******************************************/

	//Implement the code to configure the baud rate
	//We will cover this in the lecture. No action required here
	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	4619      	mov	r1, r3
 8000c24:	4610      	mov	r0, r2
 8000c26:	f7ff ff0f 	bl	8000a48 <USART_SetBaudRate>

}
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <USART_PeripheralControl>:
 * @return            -
 *
 * @Note              -
 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t Cmd)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	70fb      	strb	r3, [r7, #3]
	if(Cmd == ENABLE)
 8000c3e:	78fb      	ldrb	r3, [r7, #3]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d106      	bne.n	8000c52 <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << 13);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	60da      	str	r2, [r3, #12]
	}else
	{
		pUSARTx->CR1 &= ~(1 << 13);
	}

}
 8000c50:	e005      	b.n	8000c5e <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << 13);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	60da      	str	r2, [r3, #12]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr

08000c68 <USART_PeriClockControl>:
 * @return            -
 *
 * @Note              -
 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000c74:	78fb      	ldrb	r3, [r7, #3]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d12a      	bne.n	8000cd0 <USART_PeriClockControl+0x68>
	{
		if(pUSARTx == USART1)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a17      	ldr	r2, [pc, #92]	; (8000cdc <USART_PeriClockControl+0x74>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d106      	bne.n	8000c90 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 8000c82:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c86:	4a16      	ldr	r2, [pc, #88]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000c88:	f043 0310 	orr.w	r3, r3, #16
 8000c8c:	6453      	str	r3, [r2, #68]	; 0x44
	else
	{
		//TODO
	}

}
 8000c8e:	e01f      	b.n	8000cd0 <USART_PeriClockControl+0x68>
		}else if (pUSARTx == USART2)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a14      	ldr	r2, [pc, #80]	; (8000ce4 <USART_PeriClockControl+0x7c>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d106      	bne.n	8000ca6 <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9c:	4a10      	ldr	r2, [pc, #64]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000c9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ca2:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000ca4:	e014      	b.n	8000cd0 <USART_PeriClockControl+0x68>
		}else if (pUSARTx == USART3)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a0f      	ldr	r2, [pc, #60]	; (8000ce8 <USART_PeriClockControl+0x80>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d106      	bne.n	8000cbc <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 8000cae:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	4a0b      	ldr	r2, [pc, #44]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000cb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cb8:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000cba:	e009      	b.n	8000cd0 <USART_PeriClockControl+0x68>
		else if (pUSARTx == USART6)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a0b      	ldr	r2, [pc, #44]	; (8000cec <USART_PeriClockControl+0x84>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d105      	bne.n	8000cd0 <USART_PeriClockControl+0x68>
			USART6_PCLK_EN();
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc8:	4a05      	ldr	r2, [pc, #20]	; (8000ce0 <USART_PeriClockControl+0x78>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bc80      	pop	{r7}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	40011000 	.word	0x40011000
 8000ce0:	40023800 	.word	0x40023800
 8000ce4:	40004400 	.word	0x40004400
 8000ce8:	40004800 	.word	0x40004800
 8000cec:	40011400 	.word	0x40011400

08000cf0 <USART_GetFlagStatus>:
 * @return            -
 *
 * @Note              -
 */
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint8_t StatusFlagName)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	70fb      	strb	r3, [r7, #3]
    if(pUSARTx->SR & StatusFlagName)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	78fb      	ldrb	r3, [r7, #3]
 8000d02:	4013      	ands	r3, r2
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <USART_GetFlagStatus+0x1c>
    {
    	return SET;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	e000      	b.n	8000d0e <USART_GetFlagStatus+0x1e>
    }

   return RESET;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr

08000d18 <USART_SendData>:
 * @return            -
 *
 * @Note              - Resolve all the TODOs
 */
void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;

   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e031      	b.n	8000d8e <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 8000d2a:	bf00      	nop
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2180      	movs	r1, #128	; 0x80
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff ffdc 	bl	8000cf0 <USART_GetFlagStatus>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d0f6      	beq.n	8000d2c <USART_SendData+0x14>

		//Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	7b5b      	ldrb	r3, [r3, #13]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d118      	bne.n	8000d78 <USART_SendData+0x60>
		{
			//if 9BIT load the DR with 2bytes masking  the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d58:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	7b9b      	ldrb	r3, [r3, #14]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d106      	bne.n	8000d70 <USART_SendData+0x58>
			{
				//No parity is used in this transfer , so 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	3301      	adds	r3, #1
 8000d66:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	e00b      	b.n	8000d88 <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	3301      	adds	r3, #1
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	e007      	b.n	8000d88 <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	3301      	adds	r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	617b      	str	r3, [r7, #20]
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d3c9      	bcc.n	8000d2a <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 8000d96:	bf00      	nop
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2140      	movs	r1, #64	; 0x40
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ffa6 	bl	8000cf0 <USART_GetFlagStatus>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d0f6      	beq.n	8000d98 <USART_SendData+0x80>
}
 8000daa:	bf00      	nop
 8000dac:	bf00      	nop
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <__libc_init_array>:
 8000db4:	b570      	push	{r4, r5, r6, lr}
 8000db6:	4d0d      	ldr	r5, [pc, #52]	; (8000dec <__libc_init_array+0x38>)
 8000db8:	4c0d      	ldr	r4, [pc, #52]	; (8000df0 <__libc_init_array+0x3c>)
 8000dba:	1b64      	subs	r4, r4, r5
 8000dbc:	10a4      	asrs	r4, r4, #2
 8000dbe:	2600      	movs	r6, #0
 8000dc0:	42a6      	cmp	r6, r4
 8000dc2:	d109      	bne.n	8000dd8 <__libc_init_array+0x24>
 8000dc4:	4d0b      	ldr	r5, [pc, #44]	; (8000df4 <__libc_init_array+0x40>)
 8000dc6:	4c0c      	ldr	r4, [pc, #48]	; (8000df8 <__libc_init_array+0x44>)
 8000dc8:	f000 f818 	bl	8000dfc <_init>
 8000dcc:	1b64      	subs	r4, r4, r5
 8000dce:	10a4      	asrs	r4, r4, #2
 8000dd0:	2600      	movs	r6, #0
 8000dd2:	42a6      	cmp	r6, r4
 8000dd4:	d105      	bne.n	8000de2 <__libc_init_array+0x2e>
 8000dd6:	bd70      	pop	{r4, r5, r6, pc}
 8000dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ddc:	4798      	blx	r3
 8000dde:	3601      	adds	r6, #1
 8000de0:	e7ee      	b.n	8000dc0 <__libc_init_array+0xc>
 8000de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000de6:	4798      	blx	r3
 8000de8:	3601      	adds	r6, #1
 8000dea:	e7f2      	b.n	8000dd2 <__libc_init_array+0x1e>
 8000dec:	08000e14 	.word	0x08000e14
 8000df0:	08000e14 	.word	0x08000e14
 8000df4:	08000e14 	.word	0x08000e14
 8000df8:	08000e18 	.word	0x08000e18

08000dfc <_init>:
 8000dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dfe:	bf00      	nop
 8000e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e02:	bc08      	pop	{r3}
 8000e04:	469e      	mov	lr, r3
 8000e06:	4770      	bx	lr

08000e08 <_fini>:
 8000e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e0a:	bf00      	nop
 8000e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e0e:	bc08      	pop	{r3}
 8000e10:	469e      	mov	lr, r3
 8000e12:	4770      	bx	lr
