Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 22 14:51:02 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file kernel_jacobi_2d_imper_optimized_control_sets_placed.rpt
| Design       : kernel_jacobi_2d_imper_optimized
| Device       : xc7k160t
-------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            2 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             894 |          146 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           13 |
| Yes          | No                    | No                     |            1020 |          175 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| Clock Signal |                               Enable Signal                              |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  ap_clk      | ap_NS_fsm11_out                                                          | t_reg_116                                                     |                1 |             10 |
|  ap_clk      | ap_CS_fsm_state2                                                         |                                                               |                1 |             10 |
|  ap_clk      | j_reg_1380                                                               |                                                               |                6 |             20 |
|  ap_clk      | ap_NS_fsm12_out                                                          | i_reg_1270                                                    |                5 |             20 |
|  ap_clk      | ap_CS_fsm_state29                                                        | j_reg_1380                                                    |                4 |             20 |
|  ap_clk      | ap_NS_fsm10_out                                                          | ap_NS_fsm13_out                                               |                3 |             20 |
|  ap_clk      | ap_CS_fsm_state38                                                        | j_1_reg_1610                                                  |                3 |             20 |
|  ap_clk      | grp_operator_double_div5_fu_172/ap_NS_fsm1                               | grp_operator_double_div5_fu_172/p_Repl2_1_reg_812[10]_i_1_n_4 |                2 |             22 |
|  ap_clk      | j_3_reg_4960                                                             |                                                               |                8 |             60 |
|  ap_clk      |                                                                          | ap_rst                                                        |               13 |             82 |
|  ap_clk      | grp_operator_double_div5_fu_172/q_chunk_V_ret2_6_i_i_reg_842[2]_i_1_n_4  |                                                               |               23 |            110 |
|  ap_clk      | ap_CS_fsm_state7                                                         |                                                               |               21 |            128 |
|  ap_clk      | ap_CS_fsm_state34                                                        |                                                               |               35 |            128 |
|  ap_clk      | grp_operator_double_div5_fu_172/E[0]                                     |                                                               |               26 |            128 |
|  ap_clk      | grp_operator_double_div5_fu_172/grp_operator_double_div5_fu_172_ap_ready | ap_rst                                                        |               31 |            128 |
|  ap_clk      | reg_181[63]_i_1_n_4                                                      |                                                               |               12 |            128 |
|  ap_clk      | reg_1880                                                                 |                                                               |               18 |            128 |
|  ap_clk      | j_2_reg_4400                                                             |                                                               |               25 |            180 |
|  ap_clk      |                                                                          |                                                               |              146 |            894 |
+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


