// Seed: 4172044122
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign module_1.id_2 = 0;
  wire id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    inout supply0 id_1,
    output uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7
);
  assign id_2 = id_7;
  wire id_9;
  nor primCall (id_1, id_9, id_6);
  module_0 modCall_1 (id_9);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge 1 or posedge id_2) id_6 == "" || 1) id_5 = 1;
endmodule
