// Seed: 3724718986
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input uwire id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd19,
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd53,
    parameter id_4 = 32'd28
) (
    output supply0 _id_0,
    input tri id_1,
    input tri0 _id_2,
    input supply1 _id_3,
    input tri0 _id_4,
    output tri1 id_5
);
  assign id_5 = id_3;
  tri1 [id_3 : id_2  (  id_4  )] id_7;
  nor primCall (id_5, id_1, id_7);
  if (1) begin : LABEL_0
    logic id_8 = -1;
  end else begin : LABEL_1
    assign id_7 = 1'b0 * id_2;
    logic [-1  &  id_2 : id_0] id_9;
    wire id_10;
    logic [id_4 : id_2] id_11;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
