// Seed: 2970387168
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12,
    input supply0 id_13,
    output uwire id_14,
    input supply0 id_15,
    input wor id_16,
    input wand id_17,
    output tri0 id_18,
    input wor id_19,
    input tri1 id_20,
    input supply0 id_21,
    output tri0 id_22,
    input wand id_23,
    output wire id_24,
    output wire id_25,
    input tri0 id_26,
    input tri1 id_27,
    input uwire id_28,
    input tri0 id_29
);
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input wand id_4,
    input wand id_5,
    input wire id_6,
    output tri1 id_7,
    input tri0 void id_8
    , id_14,
    output supply1 id_9,
    output wand id_10,
    output tri1 id_11,
    output tri id_12
);
  uwire id_15 = 1'd0;
  wire  id_16;
  id_17 :
  assert property (@(1) (1))
  else $display(id_6, id_0);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_1,
      id_5,
      id_10,
      id_12,
      id_2,
      id_7,
      id_4,
      id_9,
      id_4,
      id_0,
      id_7,
      id_2,
      id_2,
      id_2,
      id_10,
      id_4,
      id_2,
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_8,
      id_6,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_18;
endmodule
