// Seed: 1378773377
module module_0 (
    input uwire id_0
);
  wire id_2;
  wire id_3;
  assign module_1.type_6 = 0;
  uwire id_4 = -1 - id_3, id_5 = id_3 - -1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2
);
  wire id_4, id_5;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_4, id_5, id_6, id_7;
  logic [7:0] id_8, id_9 = id_9[-1+:1'b0];
  assign id_7 = 1'b0;
  id_10(
      -1 - 1
  );
  wire id_11;
  tri1 id_12;
  assign id_1.id_7 = id_7 - -1 == id_12;
endmodule
