
                       Liberty NCX (TM) C-2009.06-SP1
               Synopsys Inc. Proprietary and Confidential
   Your use of this program and its documentation are covered by a license
      agreement, a copy of which may be found in the file "license.txt"
     located in the install directory. Your use of this program is your
            consent to be bound by its terms and conditions.
    Parts of this program are protected by law and international treaties.

           Unpublished - Copyright (c) 2006 Synopsys Inc.
                          All rights reserved.
  All rights for unpublished material are reserved under U.S. copyright laws.
Copyright notice is precautionary and does not imply publication or disclosure.
                  Liberty NCX is a Trademark of Synopsys Inc.


Build date: Jul 16 2009

Local host: Microelectronic.lab.edu Linux (2.6.18-406.el5) (x86_64 X 16)

Command-line: /opt/Synopsys/NCX/ncx/amd64/bin/ncx \
   -output_library PassTransistor.lib \
   -model_file ../model.typ \
   -netlist_dir ../netlists \
   -simulator_exec /opt/Synopsys/HSPICE/hspice/amd64/hspice \
   -templates true \
   -input_template_dir config \
   -library_template_file PassTransistor \
   -timing true \
   -farm_type NoFarm
Process id: 27181

Program configuration:
  Files/folders:
    output_library      : /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor.lib (user)
    log_file            : /home/Rezayi/Desktop/NCXtemplate/creation/ncx.log
    work_dir            : /home/Rezayi/Desktop/NCXtemplate/creation/work
  Flows:
    preanalysis_opt     : auto
    prechar             : false
    timing              : true (user)
    power               : false
    noise               : false
    compact             : true
    templates           : true (user)
    ibis                : false
  Simulation settings:
    simulator_exec      : /opt/Synopsys/HSPICE/hspice/amd64/hspice (user)
    simulator_type      : hspice
    model_file          : /home/Rezayi/Desktop/NCXtemplate/creation/../model.typ (user)
    netlist_dir         : /home/Rezayi/Desktop/NCXtemplate/creation/../netlists (user)
    netlist_suffix      : .spc
    simulation_dir      : /home/Rezayi/Desktop/NCXtemplate/creation
  Compute farm:
    farm_type           : NoFarm (user)
    queue_name          : normal
    project_name        : NcxProj
    bundle_size         : 50
    constraint_bundle_size: 10
    max_jobs            : 100
    max_job_time        : 600
    update_interval     : 60
    farm_retry_limit    : 3
    farm_retry_interval : 3
    model_extraction_to_farm: false
    backup_failed_sims  : false
  Output format control:
    precision           : 7
    only_active_cells_to_library: false
    failed_cells_to_library: false
    sensitization_to_library: false
    driver_waveform_to_library: true
    use_driver_waveform_from_library: true
  Program control:
    autofix             : true
    fix_nldm_timing     : delay
    cleanup             : 1
    reuse               : false
    test_simulator      : true
  Timing model acquisition options:
    ccs_timing          : true
    compact_timing      : true
    nldm                : true
    capacitance         : true
    delay               : true
    constraint          : true
    shpr_constraint     : false
    design_rules        : false
    max_capacitance     : true
    max_transition      : true
    variation           : false
    mismatch            : false
  Template usage options:
    input_template_dir  : /home/Rezayi/Desktop/NCXtemplate/creation/config (user)
    output_template_dir : /home/Rezayi/Desktop/NCXtemplate/creation/work
    library_template_file: PassTransistor (user)
    template_suffix     : .opt
    timing_arcs_to_template: false
    sensitization_to_template: false

Sat May 21 14:35:42 2016

--- begin flow...
--- testing simulation setup...
using HSPICE -- F-2011.09-SP1 64-BIT (Nov 18 2011)
done

creating library PassTransistor
initializing database...

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/PassTransistor.opt...
  do 7 cells...done
Warning: Convert rail_connection format to pg_pin by default.
  adding new cell And2

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/and2.opt...done
  adding new cell And3

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/and3.opt...done
  adding new cell inv

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/inv.opt...done
  adding new cell Or2

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/or2.opt...done
  adding new cell Or3

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/or3.opt...done
  adding new cell Xor2

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/xor2.opt...done
  adding new cell Xor3

reading /home/Rezayi/Desktop/NCXtemplate/creation/config/xor3.opt...done
Warning: PassTransistor::And2::A is not a PAD pin.  The voltage group DC_17 will be ignored.
Warning: PassTransistor::And2::Ap is not a PAD pin.  The voltage group DC_16 will be ignored.
Warning: PassTransistor::And2::B is not a PAD pin.  The voltage group DC_15 will be ignored.
Warning: PassTransistor::And2::GND is not a PAD pin.  The voltage group DC_0 will be ignored.
Warning: PassTransistor::And2::Out is not a PAD pin.  The voltage group DC_6 will be ignored.
Warning: PassTransistor::And3::A is not a PAD pin.  The voltage group DC_17 will be ignored.
Warning: PassTransistor::And3::Bp is not a PAD pin.  The voltage group DC_16 will be ignored.
Warning: PassTransistor::And3::B is not a PAD pin.  The voltage group DC_15 will be ignored.
Warning: PassTransistor::And3::C is not a PAD pin.  The voltage group DC_14 will be ignored.
Warning: PassTransistor::And3::Cp is not a PAD pin.  The voltage group DC_14 will be ignored.
Warning: PassTransistor::And3::Out is not a PAD pin.  The voltage group DC_6 will be ignored.
Warning: PassTransistor::inv::I is not a PAD pin.  The voltage group DC_46 will be ignored.
Warning: PassTransistor::inv::ZN is not a PAD pin.  The voltage group DC_47 will be ignored.
Warning: PassTransistor::Or2::A is not a PAD pin.  The voltage group DC_17 will be ignored.
Warning: PassTransistor::Or2::Ap is not a PAD pin.  The voltage group DC_16 will be ignored.
Warning: PassTransistor::Or2::B is not a PAD pin.  The voltage group DC_15 will be ignored.
Warning: PassTransistor::Or2::VCC is not a PAD pin.  The voltage group DC_3 will be ignored.
Warning: PassTransistor::Or2::Out is not a PAD pin.  The voltage group DC_6 will be ignored.
Warning: PassTransistor::Or3::A is not a PAD pin.  The voltage group DC_17 will be ignored.
Warning: PassTransistor::Or3::Bp is not a PAD pin.  The voltage group DC_16 will be ignored.
Warning: PassTransistor::Or3::B is not a PAD pin.  The voltage group DC_15 will be ignored.
Warning: PassTransistor::Or3::C is not a PAD pin.  The voltage group DC_14 will be ignored.
Warning: PassTransistor::Or3::Cp is not a PAD pin.  The voltage group DC_14 will be ignored.
Warning: PassTransistor::Or3::Out is not a PAD pin.  The voltage group DC_6 will be ignored.
Warning: PassTransistor::Xor2::A is not a PAD pin.  The voltage group DC_17 will be ignored.
Warning: PassTransistor::Xor2::Ap is not a PAD pin.  The voltage group DC_16 will be ignored.
Warning: PassTransistor::Xor2::B is not a PAD pin.  The voltage group DC_15 will be ignored.
Warning: PassTransistor::Xor2::Bp is not a PAD pin.  The voltage group DC_14 will be ignored.
Warning: PassTransistor::Xor2::Out is not a PAD pin.  The voltage group DC_6 will be ignored.
Warning: PassTransistor::Xor3::A is not a PAD pin.  The voltage group DC_18 will be ignored.
Warning: PassTransistor::Xor3::Ap is not a PAD pin.  The voltage group DC_17 will be ignored.
Warning: PassTransistor::Xor3::Bp is not a PAD pin.  The voltage group DC_16 will be ignored.
Warning: PassTransistor::Xor3::B is not a PAD pin.  The voltage group DC_15 will be ignored.
Warning: PassTransistor::Xor3::C is not a PAD pin.  The voltage group DC_14 will be ignored.
Warning: PassTransistor::Xor3::Cp is not a PAD pin.  The voltage group DC_18 will be ignored.
Warning: PassTransistor::Xor3::Out is not a PAD pin.  The voltage group DC_6 will be ignored.

cell types:
  combinational  : 7
done

Sat May 21 14:35:48 2016

--- generating sensitizations...

cell PassTransistor::And2 (1 of 7) (4in/1out pins)
creating delay arcs...
   combinational (positive_unate) B -> Out
   combinational (positive_unate) GND -> Out
2 delay arcs created


cell PassTransistor::And3 (2 of 7) (5in/1out pins)
creating delay arcs...
   combinational (positive_unate) A -> Out
   combinational (positive_unate) B -> Out
   combinational (positive_unate) C -> Out
3 delay arcs created


cell PassTransistor::inv (3 of 7) (1in/1out pins)
creating delay arcs...
   combinational (negative_unate) I -> ZN
1 delay arcs created


cell PassTransistor::Or2 (4 of 7) (4in/1out pins)
creating delay arcs...
   combinational (positive_unate) A -> Out
   combinational (positive_unate) B -> Out
2 delay arcs created


cell PassTransistor::Or3 (5 of 7) (5in/1out pins)
creating delay arcs...
   combinational (positive_unate) A -> Out
   combinational (positive_unate) B -> Out
   combinational (positive_unate) C -> Out
3 delay arcs created


cell PassTransistor::Xor2 (6 of 7) (4in/1out pins)
creating delay arcs...
   combinational (positive_unate) A -> Out
   combinational (negative_unate) A -> Out
   combinational (positive_unate) B -> Out
   combinational (negative_unate) B -> Out
4 delay arcs created


cell PassTransistor::Xor3 (7 of 7) (6in/1out pins)
creating delay arcs...
   combinational (positive_unate) A -> Out
   combinational (negative_unate) A -> Out
   combinational (positive_unate) B -> Out
   combinational (negative_unate) B -> Out
   combinational (positive_unate) C -> Out
   combinational (negative_unate) C -> Out
6 delay arcs created

done

Sat May 21 14:35:48 2016

--- checking indices and signal levels...

Sat May 21 14:35:48 2016

--- pre-analyzing cells...

cell PassTransistor::And2 (1 of 7) ()
  using existing optimization

cell PassTransistor::And3 (2 of 7) ()
  using existing optimization

cell PassTransistor::inv (3 of 7) ()

cell PassTransistor::Or2 (4 of 7) ()
  using existing optimization

cell PassTransistor::Or3 (5 of 7) ()
  using existing optimization

cell PassTransistor::Xor2 (6 of 7) ()
  using existing optimization

cell PassTransistor::Xor3 (7 of 7) ()
  using existing optimization
done

--- checking pre-analysis simulations...

--- processing pre-analysis results...

cell PassTransistor::And2 (1 of 7)

cell PassTransistor::And3 (2 of 7)

cell PassTransistor::inv (3 of 7)

cell PassTransistor::Or2 (4 of 7)

cell PassTransistor::Or3 (5 of 7)

cell PassTransistor::Xor2 (6 of 7)

cell PassTransistor::Xor3 (7 of 7)
done

Sat May 21 14:35:48 2016

--- building netlists for nominal analysis ...

cell PassTransistor::And2 (1 of 7) ()
Error: subckt AND2 not defined in netlist
Error: And2: failed to retrieve subckt definition (NCXDB-36)
Error: No netlist detected for cell And2. (NCXFL-1)

cell PassTransistor::And3 (2 of 7) ()
  applying optimizations...done

cell PassTransistor::inv (3 of 7) ()
  applying optimizations...done

cell PassTransistor::Or2 (4 of 7) ()
  applying optimizations...done
Error: input pin VCC not detected in subckt interface
Error: Failed net initialization

cell PassTransistor::Or3 (5 of 7) ()
  applying optimizations...done

cell PassTransistor::Xor2 (6 of 7) ()
  applying optimizations...done

cell PassTransistor::Xor3 (7 of 7) ()
  applying optimizations...done
done

Sat May 21 14:35:49 2016

--- checking nominal simulation status...

queued=59 done=0

queued=58 done=0

queued=57 done=0

queued=56 done=0

queued=55 done=0

queued=54 done=0

queued=53 done=0

queued=52 done=0

queued=51 done=0

queued=50 done=0

queued=49 done=0

queued=48 done=0

queued=47 done=0

queued=46 done=0

queued=45 done=0

queued=44 done=0

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cBpf/cBpf.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cBpf/cBpf.sp:201).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cBpf/cBpf.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cBpr/cBpr.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cBpr/cBpr.sp:201).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cBpr/cBpr.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/tOut_A_0000r/tOut_A_0000r.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/tOut_A_0000r/tOut_A_0000r.sp:260).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/tOut_A_0000r/tOut_A_0000r.sp] fails for cell Or2. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_C_0002r/tOut_C_0002r.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_C_0002r/tOut_C_0002r.sp:275).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_C_0002r/tOut_C_0002r.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cVCCf/cVCCf.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cVCCf/cVCCf.sp:188).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cVCCf/cVCCf.sp] fails for cell Or2. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_B_0001r/tOut_B_0001r.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_B_0001r/tOut_B_0001r.sp:275).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_B_0001r/tOut_B_0001r.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cVCCr/cVCCr.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cVCCr/cVCCr.sp:188).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cVCCr/cVCCr.sp] fails for cell Or2. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cApf/cApf.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cApf/cApf.sp:188).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/Or2/cApf/cApf.sp] fails for cell Or2. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_A_0000r/tOut_A_0000r.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_A_0000r/tOut_A_0000r.sp:275).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_A_0000r/tOut_A_0000r.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_A_0000f/tOut_A_0000f.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_A_0000f/tOut_A_0000f.sp:275).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_A_0000f/tOut_A_0000f.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_B_0001f/tOut_B_0001f.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_B_0001f/tOut_B_0001f.sp:275).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_B_0001f/tOut_B_0001f.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cCpf/cCpf.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cCpf/cCpf.sp:201).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cCpf/cCpf.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_C_0002f/tOut_C_0002f.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_C_0002f/tOut_C_0002f.sp:275).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/tOut_C_0002f/tOut_C_0002f.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cCpr/cCpr.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cCpr/cCpr.sp:201).ends is missed at or before ".END" 

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/And3/cCpr/cCpr.sp] fails for cell And3. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/inv/tZN_I_0000f/tZN_I_0000f.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/../netlists/inv.spc:12) Reference nmos_rf not found.   It was referenced in element x_inv.mm2. The channel width=   1.000E-04 and length=   1.000E-04

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/inv/tZN_I_0000f/tZN_I_0000f.sp] fails for cell inv. (NCXFL-5)

netlist: /home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/inv/tZN_I_0000r/tZN_I_0000r.sp
 (/home/Rezayi/Desktop/NCXtemplate/creation/../netlists/inv.spc:12) Reference nmos_rf not found.   It was referenced in element x_inv.mm2. The channel width=   1.000E-04 and length=   1.000E-04

Error: Simulating netlist [/home/Rezayi/Desktop/NCXtemplate/creation/PassTransistor/inv/tZN_I_0000r/tZN_I_0000r.sp] fails for cell inv. (NCXFL-5)

user-interrupt detected.  Cleaning up...
  \pkill -P 27442
  \pkill -P 27448
  \pkill -P 27454
  \pkill -P 27460
  \pkill -P 27466
  \pkill -P 27472
  \pkill -P 27477
  \pkill -P 27484
  \pkill -P 27486
  \pkill -P 27493
  \pkill -P 27495
  \pkill -P 27508
  \pkill -P 27510
  \pkill -P 27520
  \pkill -P 27526
  \pkill -P 27532

