<stg><name>Commit_2</name>


<trans_list>

<trans id="649" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="12" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
<literal name="icmp_ln239_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="20" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="32" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="33" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="34" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="39" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="40" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="42" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
<literal name="icmp_ln239_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="42" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
<literal name="icmp_ln239_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="43" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="48" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="49" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="50" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="52" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="53" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
<literal name="icmp_ln239_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="55" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
<literal name="icmp_ln239_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="56" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="61" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="62" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
<literal name="icmp_ln239_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="64" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
<literal name="icmp_ln239_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="65" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="70" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="71" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="72" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="74" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="75" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="77" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
<literal name="icmp_ln239_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="77" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
<literal name="icmp_ln239_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="78" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="83" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:5  %view_communicatedBit_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view_communicatedBits_offset)

]]></Node>
<StgValue><ssdm name="view_communicatedBit_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:25  %zext_ln234_21 = zext i8 %view_communicatedBit_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_21"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i66:26  %tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %view_communicatedBit_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader.i.i.i.i66:27  %zext_ln234_22 = zext i10 %tmp_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_22"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:28  %sub_ln234_1 = sub i11 %zext_ln234_22, %zext_ln234_21

]]></Node>
<StgValue><ssdm name="sub_ln234_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:47  %stateAsWords_25 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_25"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:48  %stateAsWords_31 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_31"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:49  %stateAsWords_29 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_29"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:50  %temp = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:51  %stateAsWords_32 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_32"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:52  %temp_5 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:53  %stateAsWords = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:54  %stateAsWords_27 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_27"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:55  %stateAsWords_26 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_26"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:56  %stateAsWords_28 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_28"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:57  %stateAsWords_30 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_30"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i66:58  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:0  %hash_offset6_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %hash_offset6)

]]></Node>
<StgValue><ssdm name="hash_offset6_read"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:1  %hash_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %hash_offset)

]]></Node>
<StgValue><ssdm name="hash_offset_read"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:2  %view_outputShare_off = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %view_outputShare_offset5)

]]></Node>
<StgValue><ssdm name="view_outputShare_off"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:3  %view_outputShare_off_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view_outputShare_offset)

]]></Node>
<StgValue><ssdm name="view_outputShare_off_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:4  %view_communicatedBit = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %view_communicatedBits_offset4)

]]></Node>
<StgValue><ssdm name="view_communicatedBit"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:6  %view_inputShare_offs = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %view_inputShare_offset3)

]]></Node>
<StgValue><ssdm name="view_inputShare_offs"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:7  %view_inputShare_offs_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view_inputShare_offset)

]]></Node>
<StgValue><ssdm name="view_inputShare_offs_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:8  %seed_offset1_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %seed_offset1)

]]></Node>
<StgValue><ssdm name="seed_offset1_read"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:9  %seed_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %seed_offset)

]]></Node>
<StgValue><ssdm name="seed_offset_read"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:10  %zext_ln234 = zext i3 %hash_offset6_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:11  %zext_ln234_19 = zext i8 %hash_offset_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_19"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i66:12  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %hash_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader.i.i.i.i66:13  %zext_ln234_20 = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_20"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:14  %sub_ln234 = sub i11 %zext_ln234_20, %zext_ln234_19

]]></Node>
<StgValue><ssdm name="sub_ln234"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:15  %add_ln234_35 = add i11 %sub_ln234, %zext_ln234

]]></Node>
<StgValue><ssdm name="add_ln234_35"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader2.preheader.i.i.i.i66:16  %tmp_65_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %add_ln234_35, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:17  %view_outputShare_off_2 = zext i3 %view_outputShare_off to i12

]]></Node>
<StgValue><ssdm name="view_outputShare_off_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:18  %zext_ln38 = zext i8 %view_outputShare_off_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i66:19  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %view_outputShare_off_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader.i.i.i.i66:20  %zext_ln38_5 = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:21  %sub_ln38 = sub i11 %zext_ln38_5, %zext_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:22  %sext_ln38 = sext i11 %sub_ln38 to i12

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2.preheader.i.i.i.i66:23  %add_ln38 = add i12 %sext_ln38, %view_outputShare_off_2

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:24  %view_communicatedBit_2 = zext i3 %view_communicatedBit to i12

]]></Node>
<StgValue><ssdm name="view_communicatedBit_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:29  %sext_ln234 = sext i11 %sub_ln234_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2.preheader.i.i.i.i66:30  %add_ln234_37 = add i12 %sext_ln234, %view_communicatedBit_2

]]></Node>
<StgValue><ssdm name="add_ln234_37"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="12">
<![CDATA[
.preheader2.preheader.i.i.i.i66:31  %sext_ln234_2 = sext i12 %add_ln234_37 to i17

]]></Node>
<StgValue><ssdm name="sext_ln234_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader2.preheader.i.i.i.i66:32  %mul_ln234 = mul i17 %sext_ln234_2, 75

]]></Node>
<StgValue><ssdm name="mul_ln234"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:33  %view_inputShare_offs_2 = zext i3 %view_inputShare_offs to i12

]]></Node>
<StgValue><ssdm name="view_inputShare_offs_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:34  %zext_ln38_6 = zext i8 %view_inputShare_offs_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln38_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i66:35  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %view_inputShare_offs_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader.i.i.i.i66:36  %zext_ln38_7 = zext i10 %tmp_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln38_7"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:37  %sub_ln38_1 = sub i11 %zext_ln38_7, %zext_ln38_6

]]></Node>
<StgValue><ssdm name="sub_ln38_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:38  %sext_ln38_1 = sext i11 %sub_ln38_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2.preheader.i.i.i.i66:39  %add_ln38_1 = add i12 %sext_ln38_1, %view_inputShare_offs_2

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="3">
<![CDATA[
.preheader2.preheader.i.i.i.i66:40  %zext_ln234_23 = zext i3 %seed_offset1_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_23"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i66:41  %zext_ln234_24 = zext i8 %seed_offset_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_24"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i66:42  %tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %seed_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader.i.i.i.i66:43  %zext_ln234_25 = zext i10 %tmp_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_25"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:44  %sub_ln234_2 = sub i11 %zext_ln234_25, %zext_ln234_24

]]></Node>
<StgValue><ssdm name="sub_ln234_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i66:45  %add_ln234_39 = add i11 %sub_ln234_2, %zext_ln234_23

]]></Node>
<StgValue><ssdm name="add_ln234_39"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader2.preheader.i.i.i.i66:46  %tmp_73_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln234_39, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i.i66:59  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i1 = phi i8 [ 0, %.preheader2.preheader.i.i.i.i66 ], [ %loop_56, %1 ]

]]></Node>
<StgValue><ssdm name="loop_0_i1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139 = icmp eq i8 %loop_0_i1, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_56 = add i8 %loop_0_i1, 1

]]></Node>
<StgValue><ssdm name="loop_56"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139, label %KeccakP1600_Initialize.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140 = zext i8 %loop_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:0  %ctx_sponge_byteIOInd = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:1  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit:2  br label %.preheader2.i.i.i.i69

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i69:0  %phi_ln194 = phi i1 [ true, %KeccakP1600_Initialize.exit ], [ %icmp_ln244, %._crit_edge6.i.i.i.i88 ]

]]></Node>
<StgValue><ssdm name="phi_ln194"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i.i69:1  %ctx_sponge_byteIOInd_84 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_84"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i.i69:2  %empty_305 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i.i69:3  br i1 %phi_ln194, label %._crit_edge.i.i.i.i81, label %HashInit.exit92

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i81:0  %add_ln226 = add i32 %ctx_sponge_byteIOInd_84, 1

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i81:1  %icmp_ln226 = icmp ugt i32 %add_ln226, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i81:2  %partialBlock = sub i32 168, %ctx_sponge_byteIOInd_84

]]></Node>
<StgValue><ssdm name="partialBlock"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i.i81:3  %select_ln226 = select i1 %icmp_ln226, i32 %partialBlock, i32 1

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i81:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
HashInit.exit92:0  %offset_assign_27 = alloca i32

]]></Node>
<StgValue><ssdm name="offset_assign_27"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashInit.exit92:1  store i32 %ctx_sponge_byteIOInd_84, i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit92:2  br label %.preheader2.i.i.i38

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i_i84 = phi i32 [ 0, %._crit_edge.i.i.i.i81 ], [ %loop, %KeccakP1600_AddByte.exit.i.i.i.i87 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i_i84"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233 = icmp eq i32 %loop_1_i_i_i_i84, %select_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop = add nsw i32 %loop_1_i_i_i_i84, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233, label %3, label %KeccakP1600_AddByte.exit.i.i.i.i87

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:0  %add_ln234_40 = add i32 %ctx_sponge_byteIOInd_84, %loop_1_i_i_i_i84

]]></Node>
<StgValue><ssdm name="add_ln234_40"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:1  %zext_ln149 = zext i32 %add_ln234_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:2  %ctx_sponge_state_add_40 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_40"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_40, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_85 = add i32 %ctx_sponge_byteIOInd_84, %select_ln226

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_85"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239 = icmp eq i32 %ctx_sponge_byteIOInd_85, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239, label %4, label %.._crit_edge6.i.i.i.i88_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i.i88_crit_edge:0  store i32 %ctx_sponge_byteIOInd_85, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i.i88_crit_edge:1  br label %._crit_edge6.i.i.i.i88

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="195" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_40, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:4  %xor_ln149 = xor i8 %ctx_sponge_state_loa, 4

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:5  store i8 %xor_ln149, i8* %ctx_sponge_state_add_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i87:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="199" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="200" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="201" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="202" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i.i88

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i.i88:0  %icmp_ln244 = icmp eq i32 %select_ln226, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i88:1  br label %.preheader2.i.i.i.i69

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i38:0  %i_0_i_i_i36 = phi i33 [ 0, %HashInit.exit92 ], [ %i, %._crit_edge6.i.i.i57 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i36"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i38:1  %p_01_rec_i_i_i37 = phi i64 [ 0, %HashInit.exit92 ], [ %p_2_rec_i_i_i60, %._crit_edge6.i.i.i57 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i37"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i38:2  %tmp_76 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i36, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i38:3  %icmp_ln194 = icmp eq i29 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i38:4  br i1 %icmp_ln194, label %._crit_edge.i.i.i50, label %HashUpdate.exit61

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i50:1  %trunc_ln225 = trunc i33 %i_0_i_i_i36 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i50:2  %partialBlock_48 = sub i5 -16, %trunc_ln225

]]></Node>
<StgValue><ssdm name="partialBlock_48"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate.exit61:0  %offset_assign_27_loa_3 = load i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="offset_assign_27_loa_3"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit61:1  %zext_ln149_22 = zext i32 %offset_assign_27_loa_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_22"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit61:2  %ctx_sponge_state_add_42 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_22

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_42"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit61:3  %ctx_sponge_state_loa_36 = load i8* %ctx_sponge_state_add_42, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_36"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="3">
<![CDATA[
HashUpdate.exit61:13  %trunc_ln81 = trunc i3 %hash_offset6_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i50:0  %offset_assign_27_loa = load i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="offset_assign_27_loa"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i50:3  %zext_ln225 = zext i5 %partialBlock_48 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i50:4  %add_ln226_15 = add i32 %offset_assign_27_loa, %zext_ln225

]]></Node>
<StgValue><ssdm name="add_ln226_15"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i50:5  %icmp_ln226_15 = icmp ugt i32 %add_ln226_15, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_15"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i50:6  %partialBlock_49 = sub i32 168, %offset_assign_27_loa

]]></Node>
<StgValue><ssdm name="partialBlock_49"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i50:7  %select_ln226_18 = select i1 %icmp_ln226_15, i32 %partialBlock_49, i32 %zext_ln225

]]></Node>
<StgValue><ssdm name="select_ln226_18"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i50:8  %zext_ln231 = zext i32 %select_ln226_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i50:9  %zext_ln231_18 = zext i32 %select_ln226_18 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_18"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i50:10  %i = add i33 %zext_ln231_18, %i_0_i_i_i36

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i50:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i53 = phi i32 [ 0, %._crit_edge.i.i.i50 ], [ %loop_57, %KeccakP1600_AddByte.exit.i.i.i56 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i53"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_15 = icmp eq i32 %loop_1_i_i_i53, %select_ln226_18

]]></Node>
<StgValue><ssdm name="icmp_ln233_15"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_57 = add nsw i32 %loop_1_i_i_i53, 1

]]></Node>
<StgValue><ssdm name="loop_57"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_15, label %6, label %KeccakP1600_AddByte.exit.i.i.i56

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:0  %offset_assign_27_loa_1 = load i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="offset_assign_27_loa_1"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:1  %trunc_ln234 = trunc i32 %loop_1_i_i_i53 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:2  %trunc_ln194 = trunc i64 %p_01_rec_i_i_i37 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:3  %add_ln234 = add i6 %trunc_ln234, %trunc_ln194

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:4  %zext_ln234_26 = zext i6 %add_ln234 to i15

]]></Node>
<StgValue><ssdm name="zext_ln234_26"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:5  %add_ln234_41 = add i15 %tmp_73_cast, %zext_ln234_26

]]></Node>
<StgValue><ssdm name="add_ln234_41"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:6  %zext_ln234_27 = zext i15 %add_ln234_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_27"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:7  %seed_addr = getelementptr [10512 x i8]* %seed, i64 0, i64 %zext_ln234_27

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="14">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:8  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:9  %add_ln234_42 = add i32 %loop_1_i_i_i53, %offset_assign_27_loa_1

]]></Node>
<StgValue><ssdm name="add_ln234_42"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:10  %zext_ln149_23 = zext i32 %add_ln234_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_23"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:11  %ctx_sponge_state_add_41 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_23

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_41"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:12  %ctx_sponge_state_loa_35 = load i8* %ctx_sponge_state_add_41, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_35"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_assign_27_loa_2 = load i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="offset_assign_27_loa_2"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_86 = add i32 %offset_assign_27_loa_2, %select_ln226_18

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_86"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_15 = icmp eq i32 %ctx_sponge_byteIOInd_86, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_15"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_15, label %7, label %.._crit_edge6.i.i.i57_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i57_crit_edge:0  store i32 %ctx_sponge_byteIOInd_86, i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i57_crit_edge:1  br label %._crit_edge6.i.i.i57

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
<literal name="icmp_ln239_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_26, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_15" val="1"/>
<literal name="icmp_ln239_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %offset_assign_27

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="254" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="14">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:8  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:12  %ctx_sponge_state_loa_35 = load i8* %ctx_sponge_state_add_41, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_35"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:13  %xor_ln149_32 = xor i8 %ctx_sponge_state_loa_35, %seed_load

]]></Node>
<StgValue><ssdm name="xor_ln149_32"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:14  store i8 %xor_ln149_32, i8* %ctx_sponge_state_add_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i56:15  br label %5

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="259" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_26, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="260" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_26)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="261" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_26)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_26)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="263" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_26)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i57

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i57:0  %p_2_rec_i_i_i60 = add i64 %zext_ln231, %p_01_rec_i_i_i37

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i60"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i57:1  br label %.preheader2.i.i.i38

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="267" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit61:3  %ctx_sponge_state_loa_36 = load i8* %ctx_sponge_state_add_42, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_36"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit61:4  %xor_ln149_30 = xor i8 %ctx_sponge_state_loa_36, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_30"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit61:5  store i8 %xor_ln149_30, i8* %ctx_sponge_state_add_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit61:6  %ctx_sponge_state_add_43 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_43"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit61:7  %ctx_sponge_state_loa_37 = load i8* %ctx_sponge_state_add_43, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_37"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="272" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit61:7  %ctx_sponge_state_loa_37 = load i8* %ctx_sponge_state_add_43, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_37"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit61:8  %xor_ln149_31 = xor i8 %ctx_sponge_state_loa_37, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_31"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit61:9  store i8 %xor_ln149_31, i8* %ctx_sponge_state_add_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="275" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit61:10  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_25, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="276" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit61:10  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_25, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="277" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit61:11  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_25)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="278" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit61:11  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_25)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="279" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit61:12  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_25)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="280" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit61:12  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_25)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="281" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="6" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
HashUpdate.exit61:14  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state, [21024 x i8]* %hash, i8 %hash_offset_read, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="282" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="6" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
HashUpdate.exit61:14  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state, [21024 x i8]* %hash, i8 %hash_offset_read, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit61:15  br label %8

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i2 = phi i8 [ 0, %HashUpdate.exit61 ], [ %loop_58, %9 ]

]]></Node>
<StgValue><ssdm name="loop_0_i2"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139_4 = icmp eq i8 %loop_0_i2, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139_4"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_306 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_58 = add i8 %loop_0_i2, 1

]]></Node>
<StgValue><ssdm name="loop_58"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139_4, label %KeccakP1600_Initialize.exit7, label %9

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140_4 = zext i8 %loop_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140_4"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add_44 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140_4

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_44"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit7:0  %ctx_sponge_byteIOInd_87 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_87"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit7:1  store i32 0, i32* %ctx_sponge_byteIOInd_87

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit7:2  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i:0  %phi_ln194_2 = phi i1 [ true, %KeccakP1600_Initialize.exit7 ], [ %icmp_ln244_2, %._crit_edge6.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln194_2"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i.i:1  %ctx_sponge_byteIOInd_88 = load i32* %ctx_sponge_byteIOInd_87

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_88"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i.i:2  %empty_307 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i.i:3  br i1 %phi_ln194_2, label %._crit_edge.i.i.i.i, label %HashInit.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:0  %add_ln226_16 = add i32 %ctx_sponge_byteIOInd_88, 1

]]></Node>
<StgValue><ssdm name="add_ln226_16"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:1  %icmp_ln226_16 = icmp ugt i32 %add_ln226_16, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_16"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
HashInit.exit:0  %ctx_sponge_byteIOInd_90 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_90"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashInit.exit:1  store i32 %ctx_sponge_byteIOInd_88, i32* %ctx_sponge_byteIOInd_90

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit:2  br label %.preheader2.i.i.i8

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="306" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:2  %partialBlock_50 = sub i32 168, %ctx_sponge_byteIOInd_88

]]></Node>
<StgValue><ssdm name="partialBlock_50"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:3  %select_ln226_19 = select i1 %icmp_ln226_16, i32 %partialBlock_50, i32 1

]]></Node>
<StgValue><ssdm name="select_ln226_19"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:4  %ctx_sponge_byteIOInd_89 = add i32 %ctx_sponge_byteIOInd_88, %select_ln226_19

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_89"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:5  %icmp_ln239_16 = icmp eq i32 %ctx_sponge_byteIOInd_89, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_16"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.i.i:6  br i1 %icmp_ln239_16, label %10, label %._crit_edge.i.i.i.i.._crit_edge6.i.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge.i.i.i.i.._crit_edge6.i.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_89, i32* %ctx_sponge_byteIOInd_87

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i.._crit_edge6.i.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_27, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_87

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="315" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_27, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="316" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_27)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="317" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_27)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="318" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_27)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="319" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_27)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="321" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i.i:0  %icmp_ln244_2 = icmp eq i32 %select_ln226_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244_2"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i:1  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="323" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i8:0  %i_0_i_i_i6 = phi i33 [ 0, %HashInit.exit ], [ %i_52, %._crit_edge6.i.i.i27 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i6"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i8:1  %p_01_rec_i_i_i7 = phi i64 [ 0, %HashInit.exit ], [ %p_2_rec_i_i_i30, %._crit_edge6.i.i.i27 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i7"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i8:2  %ctx_sponge_byteIOInd_91 = load i32* %ctx_sponge_byteIOInd_90

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_91"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i8:3  %tmp_77 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0_i_i_i6, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="327" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i8:4  %icmp_ln194_13 = icmp eq i28 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_13"/></StgValue>
</operation>

<operation id="328" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i8:5  br i1 %icmp_ln194_13, label %._crit_edge.i.i.i20, label %HashUpdate.exit31

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i20:0  %trunc_ln225_14 = trunc i33 %i_0_i_i_i6 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_14"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i20:1  %partialBlock_51 = sub i6 -32, %trunc_ln225_14

]]></Node>
<StgValue><ssdm name="partialBlock_51"/></StgValue>
</operation>

<operation id="331" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit31:0  br label %meminst.i129

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="332" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i20:2  %zext_ln225_12 = zext i6 %partialBlock_51 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_12"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i20:3  %add_ln226_17 = add i32 %ctx_sponge_byteIOInd_91, %zext_ln225_12

]]></Node>
<StgValue><ssdm name="add_ln226_17"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i20:4  %icmp_ln226_17 = icmp ugt i32 %add_ln226_17, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_17"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i20:5  %partialBlock_52 = sub i32 168, %ctx_sponge_byteIOInd_91

]]></Node>
<StgValue><ssdm name="partialBlock_52"/></StgValue>
</operation>

<operation id="336" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i20:6  %select_ln226_20 = select i1 %icmp_ln226_17, i32 %partialBlock_52, i32 %zext_ln225_12

]]></Node>
<StgValue><ssdm name="select_ln226_20"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i20:7  %zext_ln231_12 = zext i32 %select_ln226_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_12"/></StgValue>
</operation>

<operation id="338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i20:8  %zext_ln231_19 = zext i32 %select_ln226_20 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_19"/></StgValue>
</operation>

<operation id="339" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i20:9  %i_52 = add i33 %zext_ln231_19, %i_0_i_i_i6

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i20:10  br label %11

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i23 = phi i32 [ 0, %._crit_edge.i.i.i20 ], [ %loop_59, %KeccakP1600_AddByte.exit.i.i.i26 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i23"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_16 = icmp eq i32 %loop_1_i_i_i23, %select_ln226_20

]]></Node>
<StgValue><ssdm name="icmp_ln233_16"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_59 = add nsw i32 %loop_1_i_i_i23, 1

]]></Node>
<StgValue><ssdm name="loop_59"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_16, label %12, label %KeccakP1600_AddByte.exit.i.i.i26

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:0  %trunc_ln234_15 = trunc i32 %loop_1_i_i_i23 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln234_15"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:1  %trunc_ln194_13 = trunc i64 %p_01_rec_i_i_i7 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln194_13"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:2  %add_ln234_32 = add i7 %trunc_ln234_15, %trunc_ln194_13

]]></Node>
<StgValue><ssdm name="add_ln234_32"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:3  %zext_ln234_28 = zext i7 %add_ln234_32 to i16

]]></Node>
<StgValue><ssdm name="zext_ln234_28"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:4  %add_ln234_43 = add i16 %tmp_65_cast, %zext_ln234_28

]]></Node>
<StgValue><ssdm name="add_ln234_43"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="16">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:5  %zext_ln234_29 = zext i16 %add_ln234_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_29"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:6  %hash_addr = getelementptr [21024 x i8]* %hash, i64 0, i64 %zext_ln234_29

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:7  %hash_load = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="hash_load"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:8  %add_ln234_44 = add i32 %loop_1_i_i_i23, %ctx_sponge_byteIOInd_91

]]></Node>
<StgValue><ssdm name="add_ln234_44"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:9  %zext_ln149_24 = zext i32 %add_ln234_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_24"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:10  %ctx_sponge_state_add_45 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_24

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_45"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:11  %ctx_sponge_state_loa_38 = load i8* %ctx_sponge_state_add_45, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_38"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_92 = add i32 %ctx_sponge_byteIOInd_91, %select_ln226_20

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_92"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_17 = icmp eq i32 %ctx_sponge_byteIOInd_92, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_17"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_17, label %13, label %.._crit_edge6.i.i.i27_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
<literal name="icmp_ln239_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i27_crit_edge:0  store i32 %ctx_sponge_byteIOInd_92, i32* %ctx_sponge_byteIOInd_90

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
<literal name="icmp_ln239_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i27_crit_edge:1  br label %._crit_edge6.i.i.i27

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
<literal name="icmp_ln239_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_28, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_16" val="1"/>
<literal name="icmp_ln239_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_90

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="364" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:7  %hash_load = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="hash_load"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:11  %ctx_sponge_state_loa_38 = load i8* %ctx_sponge_state_add_45, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_38"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:12  %xor_ln149_33 = xor i8 %ctx_sponge_state_loa_38, %hash_load

]]></Node>
<StgValue><ssdm name="xor_ln149_33"/></StgValue>
</operation>

<operation id="367" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:13  store i8 %xor_ln149_33, i8* %ctx_sponge_state_add_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:14  br label %11

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="369" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_28, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="370" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_28)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="371" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_28)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="372" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_28)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="373" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_28)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="374" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i27

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="375" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i27:0  %p_2_rec_i_i_i30 = add i64 %zext_ln231_12, %p_01_rec_i_i_i7

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i30"/></StgValue>
</operation>

<operation id="376" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i27:1  br label %.preheader2.i.i.i8

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="377" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i129:0  %phi_ln34 = phi i7 [ 0, %HashUpdate.exit31 ], [ %add_ln34, %meminst.i129 ]

]]></Node>
<StgValue><ssdm name="phi_ln34"/></StgValue>
</operation>

<operation id="378" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i129:1  %add_ln34 = add i7 %phi_ln34, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="379" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="7">
<![CDATA[
meminst.i129:2  %zext_ln34 = zext i7 %phi_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="380" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i129:3  %temp_addr = getelementptr [75 x i8]* %temp, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="381" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i129:4  store i8 0, i8* %temp_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="382" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i129:5  %icmp_ln34 = icmp eq i7 %phi_ln34, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="383" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i129:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="384" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i129:7  %empty_308 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="385" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i129:8  br i1 %icmp_ln34, label %.preheader182.preheader, label %meminst.i129

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="386" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.preheader182.preheader:0  br label %.preheader182

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="387" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader182:0  %loop_0_i130 = phi i5 [ %loop_60, %14 ], [ 0, %.preheader182.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i130"/></StgValue>
</operation>

<operation id="388" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="5">
<![CDATA[
.preheader182:1  %zext_ln37 = zext i5 %loop_0_i130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="389" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader182:2  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i130, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="390" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader182:3  %empty_309 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="391" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader182:4  br i1 %tmp_78, label %.preheader2.preheader.i.i.i138, label %14

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="392" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i130, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="393" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:2  %tmp_79 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln38_1, i2 %trunc_ln)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="394" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="14">
<![CDATA[
:3  %sext_ln38_2 = sext i14 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="395" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view_inputShare_addr = getelementptr [2628 x i32]* %view_inputShare, i64 0, i64 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="view_inputShare_addr"/></StgValue>
</operation>

<operation id="396" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="12">
<![CDATA[
:5  %temp2 = load i32* %view_inputShare_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="397" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="5">
<![CDATA[
:10  %trunc_ln37 = trunc i5 %loop_0_i130 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="398" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %loop_60 = add i5 4, %loop_0_i130

]]></Node>
<StgValue><ssdm name="loop_60"/></StgValue>
</operation>

<operation id="399" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i138:0  %ctx_sponge_byteIOInd_93 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_93"/></StgValue>
</operation>

<operation id="400" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i138:1  store i32 %ctx_sponge_byteIOInd_91, i32* %ctx_sponge_byteIOInd_93

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="401" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i138:2  br label %.preheader2.i.i.i141

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="402" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="12">
<![CDATA[
:5  %temp2 = load i32* %view_inputShare_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="403" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="32">
<![CDATA[
:6  %trunc_ln39 = trunc i32 %temp2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="404" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_addr_12 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="temp_addr_12"/></StgValue>
</operation>

<operation id="405" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:8  store i8 %trunc_ln39, i8* %temp_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="406" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="407" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %or_ln41 = or i4 %trunc_ln37, 1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="408" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="4">
<![CDATA[
:12  %zext_ln41 = zext i4 %or_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="409" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %temp_addr_13 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_addr_13"/></StgValue>
</operation>

<operation id="410" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:14  store i8 %trunc_ln9, i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="412" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %trunc_ln11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="413" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="414" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %or_ln43 = or i4 %trunc_ln37, 2

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="415" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln43 = zext i4 %or_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="416" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %temp_addr_14 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="temp_addr_14"/></StgValue>
</operation>

<operation id="417" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:19  store i8 %trunc_ln10, i8* %temp_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="418" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:21  %or_ln45 = or i4 %trunc_ln37, 3

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="419" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="4">
<![CDATA[
:22  %zext_ln45 = zext i4 %or_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="420" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %temp_addr_15 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="temp_addr_15"/></StgValue>
</operation>

<operation id="421" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:24  store i8 %trunc_ln11, i8* %temp_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="422" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader182

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="423" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i141:0  %i_0_i_i_i139 = phi i33 [ 0, %.preheader2.preheader.i.i.i138 ], [ %i_53, %._crit_edge6.i.i.i160 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i139"/></StgValue>
</operation>

<operation id="424" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i141:1  %p_01_rec_i_i_i140 = phi i64 [ 0, %.preheader2.preheader.i.i.i138 ], [ %p_2_rec_i_i_i163, %._crit_edge6.i.i.i160 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i140"/></StgValue>
</operation>

<operation id="425" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i141:2  %ctx_sponge_byteIOInd_94 = load i32* %ctx_sponge_byteIOInd_93

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_94"/></StgValue>
</operation>

<operation id="426" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i141:3  %tmp_80 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i139, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="427" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i141:4  %icmp_ln194_15 = icmp eq i29 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_15"/></StgValue>
</operation>

<operation id="428" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i141:5  br i1 %icmp_ln194_15, label %._crit_edge.i.i.i153, label %HashUpdate_2.exit164

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="429" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i153:0  %trunc_ln225_15 = trunc i33 %i_0_i_i_i139 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_15"/></StgValue>
</operation>

<operation id="430" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i153:1  %partialBlock_53 = sub i5 -16, %trunc_ln225_15

]]></Node>
<StgValue><ssdm name="partialBlock_53"/></StgValue>
</operation>

<operation id="431" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit164:0  %ctx_sponge_byteIOInd_96 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_96"/></StgValue>
</operation>

<operation id="432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit164:1  store i32 %ctx_sponge_byteIOInd_94, i32* %ctx_sponge_byteIOInd_96

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="433" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit164:2  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i153:2  %zext_ln225_13 = zext i5 %partialBlock_53 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_13"/></StgValue>
</operation>

<operation id="435" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i153:3  %add_ln226_18 = add i32 %ctx_sponge_byteIOInd_94, %zext_ln225_13

]]></Node>
<StgValue><ssdm name="add_ln226_18"/></StgValue>
</operation>

<operation id="436" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i153:4  %icmp_ln226_18 = icmp ugt i32 %add_ln226_18, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_18"/></StgValue>
</operation>

<operation id="437" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i153:5  %partialBlock_54 = sub i32 168, %ctx_sponge_byteIOInd_94

]]></Node>
<StgValue><ssdm name="partialBlock_54"/></StgValue>
</operation>

<operation id="438" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i153:6  %select_ln226_21 = select i1 %icmp_ln226_18, i32 %partialBlock_54, i32 %zext_ln225_13

]]></Node>
<StgValue><ssdm name="select_ln226_21"/></StgValue>
</operation>

<operation id="439" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i153:7  %zext_ln231_13 = zext i32 %select_ln226_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_13"/></StgValue>
</operation>

<operation id="440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i153:8  %zext_ln231_20 = zext i32 %select_ln226_21 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_20"/></StgValue>
</operation>

<operation id="441" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i153:9  %i_53 = add i33 %zext_ln231_20, %i_0_i_i_i139

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i153:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="443" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i156 = phi i32 [ 0, %._crit_edge.i.i.i153 ], [ %loop_61, %KeccakP1600_AddByte.exit.i.i.i159 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i156"/></StgValue>
</operation>

<operation id="444" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_17 = icmp eq i32 %loop_1_i_i_i156, %select_ln226_21

]]></Node>
<StgValue><ssdm name="icmp_ln233_17"/></StgValue>
</operation>

<operation id="445" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_61 = add nsw i32 %loop_1_i_i_i156, 1

]]></Node>
<StgValue><ssdm name="loop_61"/></StgValue>
</operation>

<operation id="446" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_17, label %16, label %KeccakP1600_AddByte.exit.i.i.i159

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="447" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:0  %trunc_ln234_16 = trunc i32 %loop_1_i_i_i156 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_16"/></StgValue>
</operation>

<operation id="448" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:1  %trunc_ln194_14 = trunc i64 %p_01_rec_i_i_i140 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_14"/></StgValue>
</operation>

<operation id="449" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:2  %add_ln234_34 = add i8 %trunc_ln194_14, %trunc_ln234_16

]]></Node>
<StgValue><ssdm name="add_ln234_34"/></StgValue>
</operation>

<operation id="450" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:3  %zext_ln234_16 = zext i8 %add_ln234_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_16"/></StgValue>
</operation>

<operation id="451" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:4  %temp_addr_16 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln234_16

]]></Node>
<StgValue><ssdm name="temp_addr_16"/></StgValue>
</operation>

<operation id="452" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:5  %temp_load = load i8* %temp_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="453" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:6  %add_ln234_45 = add i32 %ctx_sponge_byteIOInd_94, %loop_1_i_i_i156

]]></Node>
<StgValue><ssdm name="add_ln234_45"/></StgValue>
</operation>

<operation id="454" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:7  %zext_ln149_25 = zext i32 %add_ln234_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_25"/></StgValue>
</operation>

<operation id="455" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:8  %ctx_sponge_state_add_46 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_25

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_46"/></StgValue>
</operation>

<operation id="456" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:9  %ctx_sponge_state_loa_39 = load i8* %ctx_sponge_state_add_46, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_39"/></StgValue>
</operation>

<operation id="457" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_95 = add i32 %ctx_sponge_byteIOInd_94, %select_ln226_21

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_95"/></StgValue>
</operation>

<operation id="458" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_18 = icmp eq i32 %ctx_sponge_byteIOInd_95, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_18"/></StgValue>
</operation>

<operation id="459" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_18, label %17, label %.._crit_edge6.i.i.i160_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="460" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
<literal name="icmp_ln239_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i160_crit_edge:0  store i32 %ctx_sponge_byteIOInd_95, i32* %ctx_sponge_byteIOInd_93

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="461" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
<literal name="icmp_ln239_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i160_crit_edge:1  br label %._crit_edge6.i.i.i160

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="462" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
<literal name="icmp_ln239_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_29, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="463" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_17" val="1"/>
<literal name="icmp_ln239_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_93

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="464" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:5  %temp_load = load i8* %temp_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="465" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:9  %ctx_sponge_state_loa_39 = load i8* %ctx_sponge_state_add_46, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_39"/></StgValue>
</operation>

<operation id="466" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:10  %xor_ln149_34 = xor i8 %ctx_sponge_state_loa_39, %temp_load

]]></Node>
<StgValue><ssdm name="xor_ln149_34"/></StgValue>
</operation>

<operation id="467" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:11  store i8 %xor_ln149_34, i8* %ctx_sponge_state_add_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="468" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i159:12  br label %15

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="469" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_29, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="470" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_29)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="471" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_29)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="472" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_29)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="473" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_29)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="474" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i160

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="475" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i160:0  %p_2_rec_i_i_i163 = add i64 %zext_ln231_13, %p_01_rec_i_i_i140

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i163"/></StgValue>
</operation>

<operation id="476" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i160:1  br label %.preheader2.i.i.i141

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="477" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:0  %i_0_i_i_i = phi i33 [ 0, %HashUpdate_2.exit164 ], [ %i_54, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="478" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:1  %p_01_rec_i_i_i = phi i64 [ 0, %HashUpdate_2.exit164 ], [ %p_2_rec_i_i_i, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i"/></StgValue>
</operation>

<operation id="479" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i:2  %ctx_sponge_byteIOInd_97 = load i32* %ctx_sponge_byteIOInd_96

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_97"/></StgValue>
</operation>

<operation id="480" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader2.i.i.i:3  %icmp_ln194_14 = icmp ult i33 %i_0_i_i_i, 75

]]></Node>
<StgValue><ssdm name="icmp_ln194_14"/></StgValue>
</operation>

<operation id="481" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i:4  br i1 %icmp_ln194_14, label %._crit_edge.i.i.i, label %HashUpdate.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="482" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i:0  %trunc_ln225_16 = trunc i33 %i_0_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln225_16"/></StgValue>
</operation>

<operation id="483" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.i.i.i:1  %partialBlock_55 = sub i7 -53, %trunc_ln225_16

]]></Node>
<StgValue><ssdm name="partialBlock_55"/></StgValue>
</operation>

<operation id="484" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit:0  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="485" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.i.i.i:2  %zext_ln225_14 = zext i7 %partialBlock_55 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_14"/></StgValue>
</operation>

<operation id="486" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:3  %add_ln226_19 = add i32 %ctx_sponge_byteIOInd_97, %zext_ln225_14

]]></Node>
<StgValue><ssdm name="add_ln226_19"/></StgValue>
</operation>

<operation id="487" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %icmp_ln226_19 = icmp ugt i32 %add_ln226_19, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_19"/></StgValue>
</operation>

<operation id="488" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %partialBlock_56 = sub i32 168, %ctx_sponge_byteIOInd_97

]]></Node>
<StgValue><ssdm name="partialBlock_56"/></StgValue>
</operation>

<operation id="489" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %select_ln226_22 = select i1 %icmp_ln226_19, i32 %partialBlock_56, i32 %zext_ln225_14

]]></Node>
<StgValue><ssdm name="select_ln226_22"/></StgValue>
</operation>

<operation id="490" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %zext_ln231_14 = zext i32 %select_ln226_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_14"/></StgValue>
</operation>

<operation id="491" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:8  %zext_ln231_21 = zext i32 %select_ln226_22 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_21"/></StgValue>
</operation>

<operation id="492" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i:9  %i_54 = add i33 %zext_ln231_21, %i_0_i_i_i

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="493" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:10  br label %18

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="494" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i ], [ %loop_62, %KeccakP1600_AddByte.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i"/></StgValue>
</operation>

<operation id="495" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_18 = icmp eq i32 %loop_1_i_i_i, %select_ln226_22

]]></Node>
<StgValue><ssdm name="icmp_ln233_18"/></StgValue>
</operation>

<operation id="496" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_62 = add nsw i32 %loop_1_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop_62"/></StgValue>
</operation>

<operation id="497" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_18, label %19, label %KeccakP1600_AddByte.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:0  %trunc_ln234_17 = trunc i32 %loop_1_i_i_i to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_17"/></StgValue>
</operation>

<operation id="499" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:1  %trunc_ln194_15 = trunc i64 %p_01_rec_i_i_i to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_15"/></StgValue>
</operation>

<operation id="500" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:2  %add_ln234_36 = add i8 %trunc_ln234_17, %trunc_ln194_15

]]></Node>
<StgValue><ssdm name="add_ln234_36"/></StgValue>
</operation>

<operation id="501" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="17" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:3  %zext_ln234_30 = zext i8 %add_ln234_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln234_30"/></StgValue>
</operation>

<operation id="502" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:4  %add_ln234_46 = add i17 %mul_ln234, %zext_ln234_30

]]></Node>
<StgValue><ssdm name="add_ln234_46"/></StgValue>
</operation>

<operation id="503" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="17">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:5  %sext_ln234_3 = sext i17 %add_ln234_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln234_3"/></StgValue>
</operation>

<operation id="504" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %view_communicatedBit_3 = getelementptr [49275 x i8]* %view_communicatedBits, i64 0, i64 %sext_ln234_3

]]></Node>
<StgValue><ssdm name="view_communicatedBit_3"/></StgValue>
</operation>

<operation id="505" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="16">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:7  %view_communicatedBit_4 = load i8* %view_communicatedBit_3, align 1

]]></Node>
<StgValue><ssdm name="view_communicatedBit_4"/></StgValue>
</operation>

<operation id="506" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:8  %add_ln234_47 = add i32 %loop_1_i_i_i, %ctx_sponge_byteIOInd_97

]]></Node>
<StgValue><ssdm name="add_ln234_47"/></StgValue>
</operation>

<operation id="507" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:9  %zext_ln149_26 = zext i32 %add_ln234_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_26"/></StgValue>
</operation>

<operation id="508" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  %ctx_sponge_state_add_47 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_26

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_47"/></StgValue>
</operation>

<operation id="509" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:11  %ctx_sponge_state_loa_40 = load i8* %ctx_sponge_state_add_47, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_40"/></StgValue>
</operation>

<operation id="510" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_98 = add i32 %ctx_sponge_byteIOInd_97, %select_ln226_22

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_98"/></StgValue>
</operation>

<operation id="511" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_19 = icmp eq i32 %ctx_sponge_byteIOInd_98, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_19"/></StgValue>
</operation>

<operation id="512" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_19, label %20, label %.._crit_edge6.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="513" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
<literal name="icmp_ln239_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_98, i32* %ctx_sponge_byteIOInd_96

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="514" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
<literal name="icmp_ln239_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="515" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
<literal name="icmp_ln239_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_30, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="516" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_18" val="1"/>
<literal name="icmp_ln239_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_96

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="517" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="16">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:7  %view_communicatedBit_4 = load i8* %view_communicatedBit_3, align 1

]]></Node>
<StgValue><ssdm name="view_communicatedBit_4"/></StgValue>
</operation>

<operation id="518" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:11  %ctx_sponge_state_loa_40 = load i8* %ctx_sponge_state_add_47, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_40"/></StgValue>
</operation>

<operation id="519" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:12  %xor_ln149_35 = xor i8 %ctx_sponge_state_loa_40, %view_communicatedBit_4

]]></Node>
<StgValue><ssdm name="xor_ln149_35"/></StgValue>
</operation>

<operation id="520" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:13  store i8 %xor_ln149_35, i8* %ctx_sponge_state_add_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="521" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:14  br label %18

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="522" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_30, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="523" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_30)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="524" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_30)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="525" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_30)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="526" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_30)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="527" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="528" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i:0  %p_2_rec_i_i_i = add i64 %zext_ln231_14, %p_01_rec_i_i_i

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i"/></StgValue>
</operation>

<operation id="529" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i:1  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="530" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln34_5 = phi i7 [ 0, %HashUpdate.exit ], [ %add_ln34_5, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34_5"/></StgValue>
</operation>

<operation id="531" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:1  %add_ln34_5 = add i7 %phi_ln34_5, 1

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="532" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="7">
<![CDATA[
meminst.i:2  %zext_ln34_5 = zext i7 %phi_ln34_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="533" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %temp_5_addr = getelementptr [75 x i8]* %temp_5, i64 0, i64 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="temp_5_addr"/></StgValue>
</operation>

<operation id="534" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i:4  store i8 0, i8* %temp_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="535" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:5  %icmp_ln34_5 = icmp eq i7 %phi_ln34_5, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="536" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="537" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty_310 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="538" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %icmp_ln34_5, label %.preheader.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="539" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="540" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_0_i = phi i5 [ %loop_63, %21 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="541" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="5">
<![CDATA[
.preheader:1  %zext_ln37_5 = zext i5 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="542" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader:2  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="543" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_311 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="544" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_81, label %.preheader2.preheader.i.i.i97, label %21

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="545" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_s = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_s"/></StgValue>
</operation>

<operation id="546" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:2  %tmp_82 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln38, i2 %trunc_ln38_s)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="547" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="14">
<![CDATA[
:3  %sext_ln38_3 = sext i14 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="sext_ln38_3"/></StgValue>
</operation>

<operation id="548" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %view_outputShare_add = getelementptr [2628 x i32]* %view_outputShare, i64 0, i64 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="view_outputShare_add"/></StgValue>
</operation>

<operation id="549" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
:5  %temp2_5 = load i32* %view_outputShare_add, align 4

]]></Node>
<StgValue><ssdm name="temp2_5"/></StgValue>
</operation>

<operation id="550" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="5">
<![CDATA[
:10  %trunc_ln37_5 = trunc i5 %loop_0_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="551" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %loop_63 = add i5 4, %loop_0_i

]]></Node>
<StgValue><ssdm name="loop_63"/></StgValue>
</operation>

<operation id="552" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i97:0  %offset_assign_32 = alloca i32

]]></Node>
<StgValue><ssdm name="offset_assign_32"/></StgValue>
</operation>

<operation id="553" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i97:1  store i32 %ctx_sponge_byteIOInd_97, i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="554" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i97:2  br label %.preheader2.i.i.i100

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="555" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
:5  %temp2_5 = load i32* %view_outputShare_add, align 4

]]></Node>
<StgValue><ssdm name="temp2_5"/></StgValue>
</operation>

<operation id="556" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="32">
<![CDATA[
:6  %trunc_ln39_5 = trunc i32 %temp2_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_5"/></StgValue>
</operation>

<operation id="557" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_5_addr_1 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="temp_5_addr_1"/></StgValue>
</operation>

<operation id="558" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:8  store i8 %trunc_ln39_5, i8* %temp_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="559" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln41_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="560" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %or_ln41_5 = or i4 %trunc_ln37_5, 1

]]></Node>
<StgValue><ssdm name="or_ln41_5"/></StgValue>
</operation>

<operation id="561" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="4">
<![CDATA[
:12  %zext_ln41_7 = zext i4 %or_ln41_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="562" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %temp_5_addr_2 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="temp_5_addr_2"/></StgValue>
</operation>

<operation id="563" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:14  store i8 %trunc_ln41_5, i8* %temp_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="564" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln43_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_5, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_5"/></StgValue>
</operation>

<operation id="565" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %trunc_ln45_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_5, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_5"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="566" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="567" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %or_ln43_5 = or i4 %trunc_ln37_5, 2

]]></Node>
<StgValue><ssdm name="or_ln43_5"/></StgValue>
</operation>

<operation id="568" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln43_5 = zext i4 %or_ln43_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="569" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %temp_5_addr_3 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="temp_5_addr_3"/></StgValue>
</operation>

<operation id="570" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:19  store i8 %trunc_ln43_5, i8* %temp_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="571" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:21  %or_ln45_5 = or i4 %trunc_ln37_5, 3

]]></Node>
<StgValue><ssdm name="or_ln45_5"/></StgValue>
</operation>

<operation id="572" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="4">
<![CDATA[
:22  %zext_ln45_5 = zext i4 %or_ln45_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="573" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %temp_5_addr_4 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="temp_5_addr_4"/></StgValue>
</operation>

<operation id="574" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:24  store i8 %trunc_ln45_5, i8* %temp_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="575" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="576" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i100:0  %i_0_i_i_i98 = phi i33 [ 0, %.preheader2.preheader.i.i.i97 ], [ %i_55, %._crit_edge6.i.i.i119 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i98"/></StgValue>
</operation>

<operation id="577" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i100:1  %p_01_rec_i_i_i99 = phi i64 [ 0, %.preheader2.preheader.i.i.i97 ], [ %p_2_rec_i_i_i122, %._crit_edge6.i.i.i119 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i99"/></StgValue>
</operation>

<operation id="578" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i100:2  %tmp_83 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i98, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="579" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i100:3  %icmp_ln194_16 = icmp eq i29 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_16"/></StgValue>
</operation>

<operation id="580" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i100:4  br i1 %icmp_ln194_16, label %._crit_edge.i.i.i112, label %HashUpdate_2.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="581" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i112:1  %trunc_ln225_17 = trunc i33 %i_0_i_i_i98 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_17"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i112:2  %partialBlock_57 = sub i5 -16, %trunc_ln225_17

]]></Node>
<StgValue><ssdm name="partialBlock_57"/></StgValue>
</operation>

<operation id="583" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit:0  %offset_assign_32_loa_3 = load i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="offset_assign_32_loa_3"/></StgValue>
</operation>

<operation id="584" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit:1  %zext_ln149_27 = zext i32 %offset_assign_32_loa_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_27"/></StgValue>
</operation>

<operation id="585" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate_2.exit:2  %ctx_sponge_state_add_49 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_27

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_49"/></StgValue>
</operation>

<operation id="586" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate_2.exit:3  %ctx_sponge_state_loa_42 = load i8* %ctx_sponge_state_add_49, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_42"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="587" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i112:0  %offset_assign_32_loa = load i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="offset_assign_32_loa"/></StgValue>
</operation>

<operation id="588" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i112:3  %zext_ln225_15 = zext i5 %partialBlock_57 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_15"/></StgValue>
</operation>

<operation id="589" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i112:4  %add_ln226_20 = add i32 %offset_assign_32_loa, %zext_ln225_15

]]></Node>
<StgValue><ssdm name="add_ln226_20"/></StgValue>
</operation>

<operation id="590" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i112:5  %icmp_ln226_20 = icmp ugt i32 %add_ln226_20, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_20"/></StgValue>
</operation>

<operation id="591" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i112:6  %partialBlock_58 = sub i32 168, %offset_assign_32_loa

]]></Node>
<StgValue><ssdm name="partialBlock_58"/></StgValue>
</operation>

<operation id="592" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i112:7  %select_ln226_23 = select i1 %icmp_ln226_20, i32 %partialBlock_58, i32 %zext_ln225_15

]]></Node>
<StgValue><ssdm name="select_ln226_23"/></StgValue>
</operation>

<operation id="593" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i112:8  %zext_ln231_15 = zext i32 %select_ln226_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_15"/></StgValue>
</operation>

<operation id="594" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i112:9  %zext_ln231_22 = zext i32 %select_ln226_23 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_22"/></StgValue>
</operation>

<operation id="595" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i112:10  %i_55 = add i33 %zext_ln231_22, %i_0_i_i_i98

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="596" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i112:11  br label %22

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="597" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i115 = phi i32 [ 0, %._crit_edge.i.i.i112 ], [ %loop_64, %KeccakP1600_AddByte.exit.i.i.i118 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i115"/></StgValue>
</operation>

<operation id="598" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_19 = icmp eq i32 %loop_1_i_i_i115, %select_ln226_23

]]></Node>
<StgValue><ssdm name="icmp_ln233_19"/></StgValue>
</operation>

<operation id="599" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_64 = add nsw i32 %loop_1_i_i_i115, 1

]]></Node>
<StgValue><ssdm name="loop_64"/></StgValue>
</operation>

<operation id="600" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_19, label %23, label %KeccakP1600_AddByte.exit.i.i.i118

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="601" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:0  %offset_assign_32_loa_1 = load i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="offset_assign_32_loa_1"/></StgValue>
</operation>

<operation id="602" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:1  %trunc_ln234_18 = trunc i32 %loop_1_i_i_i115 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_18"/></StgValue>
</operation>

<operation id="603" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:2  %trunc_ln194_16 = trunc i64 %p_01_rec_i_i_i99 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_16"/></StgValue>
</operation>

<operation id="604" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:3  %add_ln234_38 = add i8 %trunc_ln194_16, %trunc_ln234_18

]]></Node>
<StgValue><ssdm name="add_ln234_38"/></StgValue>
</operation>

<operation id="605" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:4  %zext_ln234_18 = zext i8 %add_ln234_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_18"/></StgValue>
</operation>

<operation id="606" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:5  %temp_5_addr_5 = getelementptr inbounds [75 x i8]* %temp_5, i64 0, i64 %zext_ln234_18

]]></Node>
<StgValue><ssdm name="temp_5_addr_5"/></StgValue>
</operation>

<operation id="607" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:6  %temp_5_load = load i8* %temp_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_load"/></StgValue>
</operation>

<operation id="608" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:7  %add_ln234_48 = add i32 %offset_assign_32_loa_1, %loop_1_i_i_i115

]]></Node>
<StgValue><ssdm name="add_ln234_48"/></StgValue>
</operation>

<operation id="609" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:8  %zext_ln149_28 = zext i32 %add_ln234_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_28"/></StgValue>
</operation>

<operation id="610" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:9  %ctx_sponge_state_add_48 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_28

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_48"/></StgValue>
</operation>

<operation id="611" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:10  %ctx_sponge_state_loa_41 = load i8* %ctx_sponge_state_add_48, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_41"/></StgValue>
</operation>

<operation id="612" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_assign_32_loa_2 = load i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="offset_assign_32_loa_2"/></StgValue>
</operation>

<operation id="613" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_99 = add i32 %offset_assign_32_loa_2, %select_ln226_23

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_99"/></StgValue>
</operation>

<operation id="614" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_20 = icmp eq i32 %ctx_sponge_byteIOInd_99, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_20"/></StgValue>
</operation>

<operation id="615" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_20, label %24, label %.._crit_edge6.i.i.i119_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="616" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
<literal name="icmp_ln239_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i119_crit_edge:0  store i32 %ctx_sponge_byteIOInd_99, i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="617" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
<literal name="icmp_ln239_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i119_crit_edge:1  br label %._crit_edge6.i.i.i119

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="618" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
<literal name="icmp_ln239_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_32, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="619" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_19" val="1"/>
<literal name="icmp_ln239_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %offset_assign_32

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="620" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:6  %temp_5_load = load i8* %temp_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_load"/></StgValue>
</operation>

<operation id="621" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:10  %ctx_sponge_state_loa_41 = load i8* %ctx_sponge_state_add_48, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_41"/></StgValue>
</operation>

<operation id="622" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:11  %xor_ln149_38 = xor i8 %ctx_sponge_state_loa_41, %temp_5_load

]]></Node>
<StgValue><ssdm name="xor_ln149_38"/></StgValue>
</operation>

<operation id="623" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:12  store i8 %xor_ln149_38, i8* %ctx_sponge_state_add_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="624" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i118:13  br label %22

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="625" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_32, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="626" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_32)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="627" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_32)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="628" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_32)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="629" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_32)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="630" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i119

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="631" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i119:0  %p_2_rec_i_i_i122 = add i64 %zext_ln231_15, %p_01_rec_i_i_i99

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i122"/></StgValue>
</operation>

<operation id="632" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i119:1  br label %.preheader2.i.i.i100

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="633" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate_2.exit:3  %ctx_sponge_state_loa_42 = load i8* %ctx_sponge_state_add_49, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_42"/></StgValue>
</operation>

<operation id="634" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate_2.exit:4  %xor_ln149_36 = xor i8 %ctx_sponge_state_loa_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_36"/></StgValue>
</operation>

<operation id="635" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate_2.exit:5  store i8 %xor_ln149_36, i8* %ctx_sponge_state_add_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="636" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit:6  %ctx_sponge_state_loa_43 = load i8* %ctx_sponge_state_add_43, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_43"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="637" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit:6  %ctx_sponge_state_loa_43 = load i8* %ctx_sponge_state_add_43, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_43"/></StgValue>
</operation>

<operation id="638" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate_2.exit:7  %xor_ln149_37 = xor i8 %ctx_sponge_state_loa_43, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_37"/></StgValue>
</operation>

<operation id="639" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate_2.exit:8  store i8 %xor_ln149_37, i8* %ctx_sponge_state_add_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="640" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
HashUpdate_2.exit:9  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_31, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="641" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
HashUpdate_2.exit:9  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_31, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="642" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate_2.exit:10  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_31)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="643" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate_2.exit:10  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_31)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="644" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate_2.exit:11  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_31)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="645" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate_2.exit:11  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_31)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="646" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="6" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
HashUpdate_2.exit:12  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state, [21024 x i8]* %hash, i8 %hash_offset_read, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="647" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="6" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
HashUpdate_2.exit:12  call fastcc void @KeccakWidth1600_Spon([200 x i8]* %ctx_sponge_state, [21024 x i8]* %hash, i8 %hash_offset_read, i2 %trunc_ln81)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="648" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0">
<![CDATA[
HashUpdate_2.exit:13  ret void

]]></Node>
<StgValue><ssdm name="ret_ln342"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
