module wideexpr_00422(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'sb10011;
  assign y1 = -(+((2'sb10)!=((((s6)<<<(s2))^(s2))<<($signed({3{2'sb10}})))));
  assign y2 = (-((s7)>>>(~^((((((s3)<<<(s7))^~(s4))^~((ctrl[6]?(5'sb10011)<<(4'b1000):$signed(2'sb00))))^((((ctrl[4]?2'sb11:s6))<<<(1'b1))<<<(s6)))^((s2)|((ctrl[5]?-(-(3'sb001)):(3'sb101)>>((u5)^~(u4)))))))))==(1'sb1);
  assign y3 = (ctrl[6]?((ctrl[3]?+(u5):s1))<<<(6'sb111001):s3);
  assign y4 = (ctrl[0]?s3:(ctrl[0]?$signed(s2):-(u2)));
  assign y5 = s4;
  assign y6 = (4'sb0100)==((({(6'sb100100)^~(3'sb011),(5'sb01111)&(s2)})|({3{(1'sb0)>>>(4'sb1101)}}))<=({+({s3,s2,5'b01001,5'sb11010}),$signed((ctrl[3]?5'sb00110:4'sb1101))}));
  assign y7 = s6;
endmodule
