###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Wed May  4 16:40:27 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.191
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.621
  Arrival Time                  1.379
  Slack Time                   -2.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.342 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.609 | 
     | I0/PID/CALL/\memory_reg[70][1] | R ^            | DFFSR  | 0.336 | 0.012 |   1.379 |    3.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.142 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.982 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.549 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -1.001 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.542 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.205 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.007 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.296 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.603 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.881 | 
     | I0/PID/CALL/\memory_reg[70][1] | CLK ^          | DFFSR  | 0.359 | 0.069 |   3.191 |    0.950 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.191
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.621
  Arrival Time                  1.382
  Slack Time                   -2.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.340 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.607 | 
     | I0/PID/CALL/\memory_reg[69][1] | R ^            | DFFSR  | 0.336 | 0.015 |   1.382 |    3.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.140 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.980 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.546 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.999 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.539 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.202 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.009 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.298 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.605 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.883 | 
     | I0/PID/CALL/\memory_reg[69][1] | CLK ^          | DFFSR  | 0.359 | 0.069 |   3.191 |    0.952 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][5] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.191
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.621
  Arrival Time                  1.383
  Slack Time                   -2.238
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.338 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.605 | 
     | I0/PID/CALL/\memory_reg[70][5] | R ^            | DFFSR  | 0.336 | 0.016 |   1.383 |    3.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.138 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.979 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.545 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.997 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.538 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.201 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.010 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.299 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.606 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.885 | 
     | I0/PID/CALL/\memory_reg[70][5] | CLK ^          | DFFSR  | 0.359 | 0.069 |   3.191 |    0.953 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][4] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.191
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.621
  Arrival Time                  1.385
  Slack Time                   -2.236
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.336 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.603 | 
     | I0/PID/CALL/\memory_reg[70][4] | R ^            | DFFSR  | 0.336 | 0.017 |   1.385 |    3.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.136 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.977 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.543 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.996 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.536 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.199 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.012 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.301 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.608 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.886 | 
     | I0/PID/CALL/\memory_reg[70][4] | CLK ^          | DFFSR  | 0.359 | 0.068 |   3.191 |    0.955 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][5] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.190
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.620
  Arrival Time                  1.385
  Slack Time                   -2.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.335 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.602 | 
     | I0/PID/CALL/\memory_reg[69][5] | R ^            | DFFSR  | 0.336 | 0.018 |   1.385 |    3.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.135 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.976 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.542 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.995 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.535 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.198 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.013 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.302 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.609 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.887 | 
     | I0/PID/CALL/\memory_reg[69][5] | CLK ^          | DFFSR  | 0.359 | 0.068 |   3.190 |    0.955 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[72][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[72][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.191
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.621
  Arrival Time                  1.385
  Slack Time                   -2.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.335 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.602 | 
     | I0/PID/CALL/\memory_reg[72][1] | R ^            | DFFSR  | 0.340 | 0.018 |   1.385 |    3.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.135 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.975 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.542 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.994 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.535 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.198 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.013 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.303 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.610 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.888 | 
     | I0/PID/CALL/\memory_reg[72][1] | CLK ^          | DFFSR  | 0.359 | 0.068 |   3.191 |    0.955 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][7] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.190
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.620
  Arrival Time                  1.392
  Slack Time                   -2.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.329 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.596 | 
     | I0/PID/CALL/\memory_reg[70][7] | R ^            | DFFSR  | 0.336 | 0.025 |   1.392 |    3.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.129 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.969 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.535 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.988 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.528 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.191 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.020 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.309 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.616 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.894 | 
     | I0/PID/CALL/\memory_reg[70][7] | CLK ^          | DFFSR  | 0.359 | 0.068 |   3.190 |    0.962 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][4] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.171
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 3.598
  Arrival Time                  1.388
  Slack Time                   -2.210
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.310 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.577 | 
     | I0/PID/CALL/\memory_reg[69][4] | R ^            | DFFSR  | 0.336 | 0.021 |   1.388 |    3.598 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.110 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.950 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.516 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.969 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.509 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.172 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.039 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.328 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.635 | 
     | nclk__L8_I42                   | A v -> Y ^     | INVX8  | 0.319 | 0.309 |   3.153 |    0.944 | 
     | I0/PID/CALL/\memory_reg[69][4] | CLK ^          | DFFSR  | 0.328 | 0.018 |   3.171 |    0.962 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[68][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[68][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.172
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 3.599
  Arrival Time                  1.389
  Slack Time                   -2.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.309 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.576 | 
     | I0/PID/CALL/\memory_reg[68][1] | R ^            | DFFSR  | 0.336 | 0.022 |   1.389 |    3.599 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.109 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.950 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.516 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.969 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.509 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.172 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.039 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.328 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.635 | 
     | nclk__L8_I42                   | A v -> Y ^     | INVX8  | 0.319 | 0.309 |   3.153 |    0.944 | 
     | I0/PID/CALL/\memory_reg[68][1] | CLK ^          | DFFSR  | 0.328 | 0.019 |   3.172 |    0.963 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[68][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[68][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.172
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 3.598
  Arrival Time                  1.390
  Slack Time                   -2.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.309 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.576 | 
     | I0/PID/CALL/\memory_reg[68][0] | R ^            | DFFSR  | 0.336 | 0.023 |   1.390 |    3.598 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.109 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.949 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.515 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.968 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.508 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.171 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.040 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.329 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.636 | 
     | nclk__L8_I42                   | A v -> Y ^     | INVX8  | 0.319 | 0.309 |   3.153 |    0.945 | 
     | I0/PID/CALL/\memory_reg[68][0] | CLK ^          | DFFSR  | 0.328 | 0.018 |   3.172 |    0.963 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][7] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.170
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 3.597
  Arrival Time                  1.390
  Slack Time                   -2.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.307 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.574 | 
     | I0/PID/CALL/\memory_reg[69][7] | R ^            | DFFSR  | 0.336 | 0.023 |   1.390 |    3.597 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.107 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.947 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.513 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.966 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.506 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.169 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.042 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.331 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.638 | 
     | nclk__L8_I42                   | A v -> Y ^     | INVX8  | 0.319 | 0.309 |   3.153 |    0.947 | 
     | I0/PID/CALL/\memory_reg[69][7] | CLK ^          | DFFSR  | 0.328 | 0.017 |   3.170 |    0.964 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[71][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[71][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.180
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.610
  Arrival Time                  1.435
  Slack Time                   -2.175
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.275 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.542 | 
     | I0/PID/CALL/\memory_reg[71][6] | R ^            | DFFSR  | 0.338 | 0.068 |   1.435 |    3.610 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.075 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.915 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.481 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.934 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.474 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.137 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.074 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.363 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.670 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.948 | 
     | I0/PID/CALL/\memory_reg[71][6] | CLK ^          | DFFSR  | 0.361 | 0.057 |   3.180 |    1.005 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.139
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 3.569
  Arrival Time                  1.394
  Slack Time                   -2.175
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.275 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.542 | 
     | I0/PID/CALL/\memory_reg[69][6] | R ^            | DFFSR  | 0.343 | 0.027 |   1.394 |    3.569 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.075 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.915 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.481 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.934 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.474 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.137 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.074 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.363 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.670 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.948 | 
     | I0/PID/CALL/\memory_reg[69][6] | CLK ^          | DFFSR  | 0.350 | 0.017 |   3.139 |    0.965 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.177
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.607
  Arrival Time                  1.434
  Slack Time                   -2.173
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.273 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.540 | 
     | I0/PID/CALL/\memory_reg[70][6] | R ^            | DFFSR  | 0.338 | 0.067 |   1.434 |    3.607 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.073 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.913 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.480 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.932 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.473 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.136 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.075 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.365 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.672 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.950 | 
     | I0/PID/CALL/\memory_reg[70][6] | CLK ^          | DFFSR  | 0.361 | 0.054 |   3.177 |    1.004 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.141
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 3.570
  Arrival Time                  1.399
  Slack Time                   -2.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.271 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.538 | 
     | I0/PID/CALL/\memory_reg[69][3] | R ^            | DFFSR  | 0.344 | 0.032 |   1.399 |    3.570 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.071 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.911 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.478 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.930 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.471 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.134 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.078 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.367 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.674 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.952 | 
     | I0/PID/CALL/\memory_reg[69][3] | CLK ^          | DFFSR  | 0.351 | 0.018 |   3.141 |    0.970 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[72][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[72][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.133
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 3.562
  Arrival Time                  1.391
  Slack Time                   -2.170
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.270 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.537 | 
     | I0/PID/CALL/\memory_reg[72][6] | R ^            | DFFSR  | 0.342 | 0.024 |   1.391 |    3.562 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.070 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.911 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.477 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.929 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.470 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.133 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.078 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.367 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.674 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.953 | 
     | I0/PID/CALL/\memory_reg[72][6] | CLK ^          | DFFSR  | 0.345 | 0.010 |   3.133 |    0.963 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.145
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.575
  Arrival Time                  1.405
  Slack Time                   -2.170
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.270 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.537 | 
     | I0/PID/CALL/\memory_reg[70][3] | R ^            | DFFSR  | 0.345 | 0.038 |   1.405 |    3.575 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.070 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.910 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.476 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.929 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.469 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.132 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.079 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.368 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.675 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.953 | 
     | I0/PID/CALL/\memory_reg[70][3] | CLK ^          | DFFSR  | 0.354 | 0.022 |   3.145 |    0.975 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[71][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[71][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.172
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 3.600
  Arrival Time                  1.431
  Slack Time                   -2.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.269 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.536 | 
     | I0/PID/CALL/\memory_reg[71][0] | R ^            | DFFSR  | 0.340 | 0.064 |   1.431 |    3.600 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.069 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.910 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.476 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.928 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.469 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.132 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.079 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.368 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.675 | 
     | nclk__L8_I44                   | A v -> Y ^     | INVX8  | 0.336 | 0.308 |   3.153 |    0.984 | 
     | I0/PID/CALL/\memory_reg[71][0] | CLK ^          | DFFSR  | 0.345 | 0.019 |   3.172 |    1.002 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[73][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[73][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.173
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.603
  Arrival Time                  1.435
  Slack Time                   -2.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.269 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.536 | 
     | I0/PID/CALL/\memory_reg[73][3] | R ^            | DFFSR  | 0.338 | 0.068 |   1.435 |    3.603 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.069 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.909 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.475 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.928 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.468 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.131 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.080 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.369 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.676 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.954 | 
     | I0/PID/CALL/\memory_reg[73][3] | CLK ^          | DFFSR  | 0.362 | 0.051 |   3.173 |    1.004 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[73][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[73][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.169
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.599
  Arrival Time                  1.431
  Slack Time                   -2.168
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.268 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.535 | 
     | I0/PID/CALL/\memory_reg[73][0] | R ^            | DFFSR  | 0.340 | 0.064 |   1.431 |    3.599 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.068 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.908 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.475 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.927 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.468 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.131 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.081 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.370 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.677 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.955 | 
     | I0/PID/CALL/\memory_reg[73][0] | CLK ^          | DFFSR  | 0.361 | 0.046 |   3.169 |    1.001 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.159
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.589
  Arrival Time                  1.424
  Slack Time                   -2.166
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.266 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.533 | 
     | I0/PID/CALL/\memory_reg[69][2] | R ^            | DFFSR  | 0.342 | 0.056 |   1.424 |    3.589 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.066 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.906 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.472 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.925 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.465 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.128 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.083 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.372 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.679 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.957 | 
     | I0/PID/CALL/\memory_reg[69][2] | CLK ^          | DFFSR  | 0.360 | 0.036 |   3.159 |    0.993 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[72][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[72][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.162
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.592
  Arrival Time                  1.427
  Slack Time                   -2.165
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.265 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.533 | 
     | I0/PID/CALL/\memory_reg[72][3] | R ^            | DFFSR  | 0.341 | 0.060 |   1.427 |    3.592 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.065 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.906 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.472 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.925 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.465 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.128 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.083 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.372 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.679 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.957 | 
     | I0/PID/CALL/\memory_reg[72][3] | CLK ^          | DFFSR  | 0.361 | 0.039 |   3.162 |    0.997 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[73][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[73][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.166
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.596
  Arrival Time                  1.432
  Slack Time                   -2.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.264 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.531 | 
     | I0/PID/CALL/\memory_reg[73][2] | R ^            | DFFSR  | 0.339 | 0.065 |   1.432 |    3.596 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.064 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.904 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.471 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.923 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.464 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.127 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.084 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.374 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.681 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.959 | 
     | I0/PID/CALL/\memory_reg[73][2] | CLK ^          | DFFSR  | 0.361 | 0.043 |   3.166 |    1.002 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[69][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[69][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.152
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.582
  Arrival Time                  1.419
  Slack Time                   -2.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.263 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.530 | 
     | I0/PID/CALL/\memory_reg[69][0] | R ^            | DFFSR  | 0.343 | 0.052 |   1.419 |    3.582 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.063 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.904 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.470 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.923 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.463 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.126 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.085 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.374 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.681 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.959 | 
     | I0/PID/CALL/\memory_reg[69][0] | CLK ^          | DFFSR  | 0.358 | 0.030 |   3.152 |    0.989 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[72][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[72][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.155
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.585
  Arrival Time                  1.422
  Slack Time                   -2.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.263 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.530 | 
     | I0/PID/CALL/\memory_reg[72][0] | R ^            | DFFSR  | 0.343 | 0.055 |   1.422 |    3.585 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.063 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.903 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.470 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.922 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.463 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.126 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.085 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.375 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.682 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.960 | 
     | I0/PID/CALL/\memory_reg[72][0] | CLK ^          | DFFSR  | 0.359 | 0.032 |   3.155 |    0.992 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[72][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[72][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.163
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.593
  Arrival Time                  1.430
  Slack Time                   -2.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.263 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.530 | 
     | I0/PID/CALL/\memory_reg[72][2] | R ^            | DFFSR  | 0.340 | 0.063 |   1.430 |    3.593 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.063 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.903 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.469 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.922 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.462 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.125 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.086 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.375 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.682 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.960 | 
     | I0/PID/CALL/\memory_reg[72][2] | CLK ^          | DFFSR  | 0.361 | 0.040 |   3.163 |    1.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[71][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[71][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.163
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.593
  Arrival Time                  1.431
  Slack Time                   -2.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.263 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.530 | 
     | I0/PID/CALL/\memory_reg[71][2] | R ^            | DFFSR  | 0.340 | 0.064 |   1.431 |    3.593 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.063 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.903 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.469 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.922 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.462 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.125 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.086 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.375 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.682 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.960 | 
     | I0/PID/CALL/\memory_reg[71][2] | CLK ^          | DFFSR  | 0.361 | 0.041 |   3.163 |    1.001 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.149
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 3.579
  Arrival Time                  1.416
  Slack Time                   -2.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.263 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.530 | 
     | I0/PID/CALL/\memory_reg[70][0] | R ^            | DFFSR  | 0.344 | 0.049 |   1.416 |    3.579 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.063 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.903 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.469 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.922 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.462 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.125 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.086 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.375 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.682 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.960 | 
     | I0/PID/CALL/\memory_reg[70][0] | CLK ^          | DFFSR  | 0.356 | 0.026 |   3.149 |    0.986 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin I0/PID/CALL/\memory_reg[70][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[70][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.139
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 3.568
  Arrival Time                  1.435
  Slack Time                   -2.133
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.233 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC | 0.327 | 0.267 |   1.367 |    3.501 | 
     | I0/PID/CALL/\memory_reg[70][2] | R ^            | DFFSR  | 0.338 | 0.067 |   1.435 |    3.568 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.033 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |   -1.874 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |   -1.440 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |   -0.893 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |   -0.433 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |   -0.096 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    0.115 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    0.404 | 
     | nclk__L7_I10                   | A ^ -> Y v     | INVX8  | 0.309 | 0.307 |   2.845 |    0.711 | 
     | nclk__L8_I45                   | A v -> Y ^     | INVX8  | 0.332 | 0.278 |   3.123 |    0.989 | 
     | I0/PID/CALL/\memory_reg[70][2] | CLK ^          | DFFSR  | 0.350 | 0.016 |   3.139 |    1.006 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/PID/CALL/\memory_reg[49][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[49][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.212
+ Removal                       0.528
+ Phase Shift                   0.000
= Required Time                 3.740
  Arrival Time                  3.759
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.082 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.349 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.589 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.797 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.265 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.528 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.985 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.708 | 
     | I0/PID/CALL/\memory_reg[49][6] | R ^            | DFFSR   | 1.014 | 0.032 |   3.759 |    3.740 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.118 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.278 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.712 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.259 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.719 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.056 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.267 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.558 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.898 | 
     | nclk__L8_I25                   | A v -> Y ^     | INVX8  | 0.337 | 0.319 |   3.198 |    3.216 | 
     | I0/PID/CALL/\memory_reg[49][6] | CLK ^          | DFFSR  | 0.346 | 0.014 |   3.212 |    3.230 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/PID/CALL/\memory_reg[52][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[52][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.211
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 3.740
  Arrival Time                  3.769
  Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.071 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.338 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.579 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.787 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.255 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.518 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.975 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.698 | 
     | I0/PID/CALL/\memory_reg[52][6] | R ^            | DFFSR   | 1.020 | 0.042 |   3.769 |    3.740 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.129 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.289 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.722 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.270 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.729 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.066 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.277 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.569 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.908 | 
     | nclk__L8_I25                   | A v -> Y ^     | INVX8  | 0.337 | 0.319 |   3.198 |    3.227 | 
     | I0/PID/CALL/\memory_reg[52][6] | CLK ^          | DFFSR  | 0.345 | 0.013 |   3.211 |    3.240 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/PID/CALL/\memory_reg[49][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[49][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.212
+ Removal                       0.535
+ Phase Shift                   0.000
= Required Time                 3.746
  Arrival Time                  3.778
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.068 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.335 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.576 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.784 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.252 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.514 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.972 | 
     | I0/PID/CALL/FE_OFC14_nn_rst    | A v -> Y ^     | INVX8   | 1.022 | 0.749 |   3.753 |    3.721 | 
     | I0/PID/CALL/\memory_reg[49][0] | R ^            | DFFSR   | 1.043 | 0.025 |   3.778 |    3.746 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.132 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.292 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.725 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.273 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.732 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.069 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.281 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.572 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.911 | 
     | nclk__L8_I25                   | A v -> Y ^     | INVX8  | 0.337 | 0.319 |   3.198 |    3.230 | 
     | I0/PID/CALL/\memory_reg[49][0] | CLK ^          | DFFSR  | 0.346 | 0.014 |   3.212 |    3.244 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/PID/CALL/\memory_reg[53][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[53][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.243
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 3.773
  Arrival Time                  3.837
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.036 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.303 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.544 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.752 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.220 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.482 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.940 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.663 | 
     | I0/PID/CALL/\memory_reg[53][3] | R ^            | DFFSR   | 1.031 | 0.110 |   3.837 |    3.773 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.164 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.324 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.757 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.305 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.764 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.101 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.313 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.604 | 
     | nclk__L7_I8                    | A ^ -> Y v     | INVX8  | 0.379 | 0.381 |   2.920 |    2.984 | 
     | nclk__L8_I36                   | A v -> Y ^     | INVX8  | 0.317 | 0.308 |   3.229 |    3.293 | 
     | I0/PID/CALL/\memory_reg[53][3] | CLK ^          | DFFSR  | 0.327 | 0.015 |   3.243 |    3.307 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/PID/CALL/\memory_reg[51][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[51][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.243
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 3.774
  Arrival Time                  3.838
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.036 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.303 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.543 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.751 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.220 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.482 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.940 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.663 | 
     | I0/PID/CALL/\memory_reg[51][1] | R ^            | DFFSR   | 1.031 | 0.111 |   3.838 |    3.774 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.164 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.324 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.758 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.305 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.765 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.102 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.313 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.604 | 
     | nclk__L7_I8                    | A ^ -> Y v     | INVX8  | 0.379 | 0.381 |   2.920 |    2.985 | 
     | nclk__L8_I36                   | A v -> Y ^     | INVX8  | 0.317 | 0.308 |   3.229 |    3.293 | 
     | I0/PID/CALL/\memory_reg[51][1] | CLK ^          | DFFSR  | 0.327 | 0.015 |   3.243 |    3.308 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/PID/CALL/\memory_reg[46][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[46][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.169
+ Removal                       0.528
+ Phase Shift                   0.000
= Required Time                 3.697
  Arrival Time                  3.761
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.036 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.303 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.543 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.751 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.220 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.482 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.940 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.663 | 
     | I0/PID/CALL/\memory_reg[46][0] | R ^            | DFFSR   | 1.015 | 0.034 |   3.761 |    3.697 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.164 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.324 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.758 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.305 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.765 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.102 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.313 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.602 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.905 | 
     | nclk__L8_I41                   | A v -> Y ^     | INVX8  | 0.326 | 0.308 |   3.148 |    3.213 | 
     | I0/PID/CALL/\memory_reg[46][0] | CLK ^          | DFFSR  | 0.336 | 0.021 |   3.169 |    3.233 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/PID/CALL/\memory_reg[51][4] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[51][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.190
+ Removal                       0.530
+ Phase Shift                   0.000
= Required Time                 3.720
  Arrival Time                  3.787
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.033 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.300 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.540 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.748 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.217 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.479 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.937 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.660 | 
     | I0/PID/CALL/\memory_reg[51][4] | R ^            | DFFSR   | 1.028 | 0.060 |   3.787 |    3.720 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.167 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.327 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.761 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.308 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.768 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.105 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.316 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.607 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.946 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.248 | 
     | I0/PID/CALL/\memory_reg[51][4] | CLK ^          | DFFSR  | 0.330 | 0.010 |   3.190 |    3.258 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/PID/CALL/\memory_reg[48][7] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[48][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.169
+ Removal                       0.528
+ Phase Shift                   0.000
= Required Time                 3.697
  Arrival Time                  3.764
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.033 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.300 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.540 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.748 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.217 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.479 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.937 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.660 | 
     | I0/PID/CALL/\memory_reg[48][7] | R ^            | DFFSR   | 1.016 | 0.037 |   3.764 |    3.697 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.167 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.327 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.761 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.308 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.768 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.105 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.316 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.605 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.908 | 
     | nclk__L8_I41                   | A v -> Y ^     | INVX8  | 0.326 | 0.308 |   3.148 |    3.216 | 
     | I0/PID/CALL/\memory_reg[48][7] | CLK ^          | DFFSR  | 0.336 | 0.021 |   3.169 |    3.236 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/PID/CALL/\memory_reg[53][4] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[53][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.200
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 3.731
  Arrival Time                  3.802
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.029 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.296 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.537 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.745 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.213 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.476 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.933 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.656 | 
     | I0/PID/CALL/\memory_reg[53][4] | R ^            | DFFSR   | 1.032 | 0.075 |   3.802 |    3.731 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.171 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.331 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.764 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.312 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.771 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.108 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.319 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.611 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.950 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.252 | 
     | I0/PID/CALL/\memory_reg[53][4] | CLK ^          | DFFSR  | 0.334 | 0.019 |   3.200 |    3.271 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/PID/CALL/\memory_reg[51][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[51][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.199
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 3.730
  Arrival Time                  3.802
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.028 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.295 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.535 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.743 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.211 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.474 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.931 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.654 | 
     | I0/PID/CALL/\memory_reg[51][0] | R ^            | DFFSR   | 1.032 | 0.075 |   3.802 |    3.730 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.172 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.332 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.766 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.313 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.773 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.110 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.321 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.612 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.952 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.253 | 
     | I0/PID/CALL/\memory_reg[51][0] | CLK ^          | DFFSR  | 0.334 | 0.018 |   3.199 |    3.271 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/PID/CALL/\memory_reg[46][4] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[46][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.168
+ Removal                       0.533
+ Phase Shift                   0.000
= Required Time                 3.702
  Arrival Time                  3.777
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.024 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.292 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.532 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.740 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.208 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.471 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.928 | 
     | I0/PID/CALL/FE_OFC14_nn_rst    | A v -> Y ^     | INVX8   | 1.022 | 0.749 |   3.753 |    3.678 | 
     | I0/PID/CALL/\memory_reg[46][4] | R ^            | DFFSR   | 1.043 | 0.024 |   3.777 |    3.702 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.176 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.335 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.769 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.316 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.776 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.113 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.324 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.613 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.916 | 
     | nclk__L8_I41                   | A v -> Y ^     | INVX8  | 0.326 | 0.308 |   3.148 |    3.224 | 
     | I0/PID/CALL/\memory_reg[46][4] | CLK ^          | DFFSR  | 0.336 | 0.020 |   3.168 |    3.244 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/PID/CALL/\memory_reg[67][6] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[67][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.167
+ Removal                       0.537
+ Phase Shift                   0.000
= Required Time                 3.704
  Arrival Time                  3.780
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.024 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.291 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.531 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.739 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.208 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.470 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.928 | 
     | I0/PID/CALL/FE_OFC12_nn_rst    | A v -> Y ^     | INVX8   | 1.015 | 0.723 |   3.727 |    3.650 | 
     | I0/PID/CALL/\memory_reg[67][6] | R ^            | DFFSR   | 1.057 | 0.054 |   3.780 |    3.704 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.176 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.336 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.770 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.317 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.777 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.114 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.325 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.614 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.917 | 
     | nclk__L8_I39                   | A v -> Y ^     | INVX8  | 0.339 | 0.317 |   3.158 |    3.234 | 
     | I0/PID/CALL/\memory_reg[67][6] | CLK ^          | DFFSR  | 0.345 | 0.009 |   3.167 |    3.243 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/PID/CALL/\memory_reg[46][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[46][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.167
+ Removal                       0.533
+ Phase Shift                   0.000
= Required Time                 3.700
  Arrival Time                  3.777
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.023 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.290 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.531 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.739 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.207 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.470 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.927 | 
     | I0/PID/CALL/FE_OFC14_nn_rst    | A v -> Y ^     | INVX8   | 1.022 | 0.749 |   3.753 |    3.676 | 
     | I0/PID/CALL/\memory_reg[46][2] | R ^            | DFFSR   | 1.043 | 0.024 |   3.777 |    3.700 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.177 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.336 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.770 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.318 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.777 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.114 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.325 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.614 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.918 | 
     | nclk__L8_I41                   | A v -> Y ^     | INVX8  | 0.326 | 0.308 |   3.148 |    3.225 | 
     | I0/PID/CALL/\memory_reg[46][2] | CLK ^          | DFFSR  | 0.335 | 0.018 |   3.167 |    3.244 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/PID/CALL/\memory_reg[66][2] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[66][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.174
+ Removal                       0.539
+ Phase Shift                   0.000
= Required Time                 3.713
  Arrival Time                  3.805
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.009 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.276 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.516 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.724 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.192 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.455 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.912 | 
     | I0/PID/CALL/FE_OFC12_nn_rst    | A v -> Y ^     | INVX8   | 1.015 | 0.723 |   3.727 |    3.635 | 
     | I0/PID/CALL/\memory_reg[66][2] | R ^            | DFFSR   | 1.064 | 0.078 |   3.805 |    3.713 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.191 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.351 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.785 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.332 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.792 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.129 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.340 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.629 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.932 | 
     | nclk__L8_I39                   | A v -> Y ^     | INVX8  | 0.339 | 0.317 |   3.158 |    3.250 | 
     | I0/PID/CALL/\memory_reg[66][2] | CLK ^          | DFFSR  | 0.348 | 0.016 |   3.174 |    3.266 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/PID/CALL/\memory_reg[67][7] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[67][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.174
+ Removal                       0.539
+ Phase Shift                   0.000
= Required Time                 3.713
  Arrival Time                  3.806
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.007 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.274 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.514 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.723 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.191 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.453 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.911 | 
     | I0/PID/CALL/FE_OFC12_nn_rst    | A v -> Y ^     | INVX8   | 1.015 | 0.723 |   3.727 |    3.633 | 
     | I0/PID/CALL/\memory_reg[67][7] | R ^            | DFFSR   | 1.065 | 0.080 |   3.806 |    3.713 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.193 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.353 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.786 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.334 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.793 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.131 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.342 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.631 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.934 | 
     | nclk__L8_I39                   | A v -> Y ^     | INVX8  | 0.339 | 0.317 |   3.158 |    3.251 | 
     | I0/PID/CALL/\memory_reg[67][7] | CLK ^          | DFFSR  | 0.348 | 0.016 |   3.174 |    3.267 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/PID/CALL/\memory_reg[62][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[62][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.167
+ Removal                       0.539
+ Phase Shift                   0.000
= Required Time                 3.706
  Arrival Time                  3.799
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.007 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.274 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.514 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.722 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.190 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.453 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.910 | 
     | I0/PID/CALL/FE_OFC12_nn_rst    | A v -> Y ^     | INVX8   | 1.015 | 0.723 |   3.727 |    3.633 | 
     | I0/PID/CALL/\memory_reg[62][3] | R ^            | DFFSR   | 1.063 | 0.072 |   3.799 |    3.706 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.193 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.353 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.787 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.334 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.794 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.131 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.342 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.631 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.934 | 
     | nclk__L8_I39                   | A v -> Y ^     | INVX8  | 0.339 | 0.317 |   3.158 |    3.251 | 
     | I0/PID/CALL/\memory_reg[62][3] | CLK ^          | DFFSR  | 0.345 | 0.009 |   3.167 |    3.260 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/PID/CALL/\memory_reg[53][0] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[53][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.200
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 3.732
  Arrival Time                  3.826
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.006 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.273 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.514 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.722 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.190 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.453 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.910 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.633 | 
     | I0/PID/CALL/\memory_reg[53][0] | R ^            | DFFSR   | 1.035 | 0.099 |   3.826 |    3.732 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.194 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.354 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.787 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.335 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.794 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.131 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.342 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.634 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.973 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.275 | 
     | I0/PID/CALL/\memory_reg[53][0] | CLK ^          | DFFSR  | 0.334 | 0.020 |   3.200 |    3.294 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/PID/CALL/\memory_reg[67][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[67][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.172
+ Removal                       0.539
+ Phase Shift                   0.000
= Required Time                 3.711
  Arrival Time                  3.810
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    1.001 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.268 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.509 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.717 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.185 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.448 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.905 | 
     | I0/PID/CALL/FE_OFC12_nn_rst    | A v -> Y ^     | INVX8   | 1.015 | 0.723 |   3.727 |    3.628 | 
     | I0/PID/CALL/\memory_reg[67][1] | R ^            | DFFSR   | 1.065 | 0.084 |   3.810 |    3.711 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.199 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.358 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.792 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.340 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.799 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.136 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.347 | 
     | nclk__L6_I3                    | A v -> Y ^     | INVX8  | 0.316 | 0.289 |   2.538 |    2.636 | 
     | nclk__L7_I9                    | A ^ -> Y v     | INVX8  | 0.316 | 0.303 |   2.841 |    2.940 | 
     | nclk__L8_I39                   | A v -> Y ^     | INVX8  | 0.339 | 0.317 |   3.158 |    3.257 | 
     | I0/PID/CALL/\memory_reg[67][1] | CLK ^          | DFFSR  | 0.347 | 0.014 |   3.172 |    3.271 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/PID/CALL/\memory_reg[51][3] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[51][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.201
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 3.733
  Arrival Time                  3.835
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    0.997 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.265 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.505 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.713 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.181 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.444 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.901 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.624 | 
     | I0/PID/CALL/\memory_reg[51][3] | R ^            | DFFSR   | 1.033 | 0.108 |   3.835 |    3.733 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.203 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.362 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.796 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.343 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.803 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.140 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.351 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.642 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.982 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.283 | 
     | I0/PID/CALL/\memory_reg[51][3] | CLK ^          | DFFSR  | 0.334 | 0.021 |   3.201 |    3.304 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/PID/CALL/\memory_reg[53][1] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[53][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.204
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 3.735
  Arrival Time                  3.839
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    0.995 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.263 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.503 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.711 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.179 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.442 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.899 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.622 | 
     | I0/PID/CALL/\memory_reg[53][1] | R ^            | DFFSR   | 1.030 | 0.112 |   3.839 |    3.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.205 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.364 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.798 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.345 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.805 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.142 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.353 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.644 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.984 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.285 | 
     | I0/PID/CALL/\memory_reg[53][1] | CLK ^          | DFFSR  | 0.335 | 0.023 |   3.204 |    3.309 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/PID/CALL/\memory_reg[53][7] /CLK 
Endpoint:   I0/PID/CALL/\memory_reg[53][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          3.204
+ Removal                       0.531
+ Phase Shift                   0.000
= Required Time                 3.735
  Arrival Time                  3.839
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |    0.995 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.327 | 0.267 |   1.367 |    1.262 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.240 |   1.608 |    1.503 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |    1.711 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.039 | 0.468 |   2.284 |    2.179 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.197 | 0.263 |   2.547 |    2.442 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.714 | 0.457 |   3.004 |    2.899 | 
     | I0/FE_OFC15_nn_rst             | A v -> Y ^     | INVX8   | 0.987 | 0.723 |   3.727 |    3.622 | 
     | I0/PID/CALL/\memory_reg[53][7] | R ^            | DFFSR   | 1.030 | 0.112 |   3.839 |    3.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.205 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.127 | 0.160 |   0.260 |    0.364 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.347 | 0.434 |   0.693 |    0.798 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.425 | 0.547 |   1.241 |    1.346 | 
     | nclk__L3_I0                    | A ^ -> Y v     | INVX8  | 0.484 | 0.460 |   1.700 |    1.805 | 
     | nclk__L4_I0                    | A v -> Y ^     | INVX8  | 0.293 | 0.337 |   2.037 |    2.142 | 
     | nclk__L5_I1                    | A ^ -> Y v     | INVX8  | 0.224 | 0.211 |   2.249 |    2.353 | 
     | nclk__L6_I2                    | A v -> Y ^     | INVX8  | 0.324 | 0.291 |   2.540 |    2.644 | 
     | nclk__L7_I6                    | A ^ -> Y v     | INVX8  | 0.341 | 0.340 |   2.879 |    2.984 | 
     | nclk__L8_I28                   | A v -> Y ^     | INVX8  | 0.323 | 0.302 |   3.181 |    3.286 | 
     | I0/PID/CALL/\memory_reg[53][7] | CLK ^          | DFFSR  | 0.335 | 0.023 |   3.204 |    3.309 | 
     +-----------------------------------------------------------------------------------------------+ 

