;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit SpiHarness : 
  module WishboneHost : 
    input clock : Clock
    input reset : Reset
    output io : {wbMasterTransmitter : {flip ready : UInt<1>, valid : UInt<1>, bits : {cyc : UInt<1>, stb : UInt<1>, we : UInt<1>, adr : UInt<32>, dat : UInt<32>, sel : UInt<4>}}, flip wbSlaveReceiver : {flip ready : UInt<1>, valid : UInt<1>, bits : {ack : UInt<1>, dat : UInt<32>, err : UInt<1>}}, flip reqIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rspOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    io.wbMasterTransmitter.valid <= io.wbMasterTransmitter.bits.stb @[WishboneHost.scala 23:32]
    io.wbSlaveReceiver.ready <= UInt<1>("h01") @[WishboneHost.scala 26:28]
    node _T = asUInt(reset) @[WishboneHost.scala 30:20]
    node _T_1 = eq(_T, UInt<1>("h01")) @[WishboneHost.scala 30:23]
    when _T_1 : @[WishboneHost.scala 30:35]
      io.wbMasterTransmitter.bits.sel <= UInt<1>("h00") @[WishboneHost.scala 37:116]
      io.wbMasterTransmitter.bits.dat <= UInt<1>("h00") @[WishboneHost.scala 37:116]
      io.wbMasterTransmitter.bits.adr <= UInt<1>("h00") @[WishboneHost.scala 37:116]
      io.wbMasterTransmitter.bits.we <= UInt<1>("h00") @[WishboneHost.scala 37:116]
      io.wbMasterTransmitter.bits.stb <= UInt<1>("h00") @[WishboneHost.scala 37:116]
      io.wbMasterTransmitter.bits.cyc <= UInt<1>("h00") @[WishboneHost.scala 37:116]
      skip @[WishboneHost.scala 30:35]
    reg startWBTransaction : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 39:35]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[WishboneHost.scala 41:24]
    reg respReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 42:24]
    reg errReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 43:23]
    reg ackReg : UInt<1>, clock with : (reset => (reset, io.wbSlaveReceiver.bits.ack)) @[WishboneHost.scala 44:23]
    reg stbReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 46:23]
    reg cycReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 47:23]
    reg weReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 48:22]
    reg datReg : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 49:23]
    reg adrReg : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 50:23]
    reg selReg : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 51:23]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[WishboneHost.scala 56:25]
    reg readyReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[WishboneHost.scala 62:25]
    node _T_2 = and(io.reqIn.valid, io.wbMasterTransmitter.ready) @[WishboneHost.scala 18:37]
    when _T_2 : @[WishboneHost.scala 63:14]
      readyReg <= UInt<1>("h00") @[WishboneHost.scala 64:14]
      skip @[WishboneHost.scala 63:14]
    node _T_3 = eq(stateReg, UInt<1>("h01")) @[WishboneHost.scala 66:17]
    when _T_3 : @[WishboneHost.scala 66:33]
      readyReg <= UInt<1>("h01") @[WishboneHost.scala 67:14]
      skip @[WishboneHost.scala 66:33]
    io.reqIn.ready <= readyReg @[WishboneHost.scala 76:20]
    node _T_4 = eq(io.reqIn.bits.isWrite, UInt<1>("h00")) @[WishboneHost.scala 77:32]
    node _T_5 = eq(readyReg, UInt<1>("h01")) @[WishboneHost.scala 77:56]
    node _T_6 = and(_T_4, _T_5) @[WishboneHost.scala 77:44]
    node _T_7 = and(_T_6, io.reqIn.valid) @[WishboneHost.scala 77:67]
    when _T_7 : @[WishboneHost.scala 77:86]
      startWBTransaction <= UInt<1>("h01") @[WishboneHost.scala 78:26]
      stbReg <= UInt<1>("h01") @[WishboneHost.scala 79:14]
      cycReg <= UInt<1>("h01") @[WishboneHost.scala 80:14]
      weReg <= io.reqIn.bits.isWrite @[WishboneHost.scala 81:13]
      adrReg <= io.reqIn.bits.addrRequest @[WishboneHost.scala 82:14]
      datReg <= UInt<1>("h00") @[WishboneHost.scala 83:14]
      selReg <= io.reqIn.bits.activeByteLane @[WishboneHost.scala 84:14]
      skip @[WishboneHost.scala 77:86]
    else : @[WishboneHost.scala 85:92]
      node _T_8 = eq(io.reqIn.bits.isWrite, UInt<1>("h01")) @[WishboneHost.scala 85:39]
      node _T_9 = eq(readyReg, UInt<1>("h01")) @[WishboneHost.scala 85:62]
      node _T_10 = and(_T_8, _T_9) @[WishboneHost.scala 85:50]
      node _T_11 = and(_T_10, io.reqIn.valid) @[WishboneHost.scala 85:73]
      when _T_11 : @[WishboneHost.scala 85:92]
        startWBTransaction <= UInt<1>("h01") @[WishboneHost.scala 86:26]
        stbReg <= UInt<1>("h01") @[WishboneHost.scala 87:14]
        cycReg <= UInt<1>("h01") @[WishboneHost.scala 88:14]
        weReg <= io.reqIn.bits.isWrite @[WishboneHost.scala 89:13]
        adrReg <= io.reqIn.bits.addrRequest @[WishboneHost.scala 90:14]
        datReg <= io.reqIn.bits.dataRequest @[WishboneHost.scala 91:14]
        selReg <= io.reqIn.bits.activeByteLane @[WishboneHost.scala 92:14]
        skip @[WishboneHost.scala 85:92]
    io.wbMasterTransmitter.bits.stb <= stbReg @[WishboneHost.scala 95:37]
    io.wbMasterTransmitter.bits.cyc <= cycReg @[WishboneHost.scala 96:37]
    io.wbMasterTransmitter.bits.we <= weReg @[WishboneHost.scala 97:36]
    io.wbMasterTransmitter.bits.adr <= adrReg @[WishboneHost.scala 98:37]
    io.wbMasterTransmitter.bits.dat <= datReg @[WishboneHost.scala 99:37]
    io.wbMasterTransmitter.bits.sel <= selReg @[WishboneHost.scala 100:37]
    node _T_12 = eq(startWBTransaction, UInt<1>("h00")) @[WishboneHost.scala 102:10]
    when _T_12 : @[WishboneHost.scala 102:31]
      io.wbMasterTransmitter.bits.sel <= UInt<1>("h00") @[WishboneHost.scala 103:118]
      io.wbMasterTransmitter.bits.dat <= UInt<1>("h00") @[WishboneHost.scala 103:118]
      io.wbMasterTransmitter.bits.adr <= UInt<1>("h00") @[WishboneHost.scala 103:118]
      io.wbMasterTransmitter.bits.we <= UInt<1>("h00") @[WishboneHost.scala 103:118]
      io.wbMasterTransmitter.bits.stb <= UInt<1>("h00") @[WishboneHost.scala 103:118]
      io.wbMasterTransmitter.bits.cyc <= UInt<1>("h00") @[WishboneHost.scala 103:118]
      skip @[WishboneHost.scala 102:31]
    node _T_13 = eq(io.wbSlaveReceiver.bits.err, UInt<1>("h00")) @[WishboneHost.scala 106:41]
    node _T_14 = and(io.wbSlaveReceiver.bits.ack, _T_13) @[WishboneHost.scala 106:38]
    when _T_14 : @[WishboneHost.scala 106:71]
      dataReg <= io.wbSlaveReceiver.bits.dat @[WishboneHost.scala 107:15]
      respReg <= UInt<1>("h01") @[WishboneHost.scala 108:15]
      errReg <= UInt<1>("h00") @[WishboneHost.scala 109:14]
      startWBTransaction <= UInt<1>("h00") @[WishboneHost.scala 111:26]
      skip @[WishboneHost.scala 106:71]
    else : @[WishboneHost.scala 112:78]
      node _T_15 = eq(io.wbSlaveReceiver.bits.ack, UInt<1>("h00")) @[WishboneHost.scala 112:48]
      node _T_16 = and(io.wbSlaveReceiver.bits.err, _T_15) @[WishboneHost.scala 112:45]
      when _T_16 : @[WishboneHost.scala 112:78]
        dataReg <= io.wbSlaveReceiver.bits.dat @[WishboneHost.scala 113:15]
        respReg <= UInt<1>("h01") @[WishboneHost.scala 114:15]
        errReg <= UInt<1>("h01") @[WishboneHost.scala 115:14]
        startWBTransaction <= UInt<1>("h00") @[WishboneHost.scala 116:26]
        skip @[WishboneHost.scala 112:78]
    node _T_17 = eq(stateReg, UInt<1>("h00")) @[WishboneHost.scala 119:19]
    when _T_17 : @[WishboneHost.scala 119:29]
      node _stateReg_T = or(io.wbSlaveReceiver.bits.ack, io.wbSlaveReceiver.bits.err) @[WishboneHost.scala 120:51]
      node _stateReg_T_1 = mux(_stateReg_T, UInt<1>("h01"), UInt<1>("h00")) @[WishboneHost.scala 120:22]
      stateReg <= _stateReg_T_1 @[WishboneHost.scala 120:16]
      skip @[WishboneHost.scala 119:29]
    else : @[WishboneHost.scala 121:42]
      node _T_18 = eq(stateReg, UInt<1>("h01")) @[WishboneHost.scala 121:26]
      when _T_18 : @[WishboneHost.scala 121:42]
        respReg <= UInt<1>("h00") @[WishboneHost.scala 122:15]
        stateReg <= UInt<1>("h00") @[WishboneHost.scala 123:16]
        skip @[WishboneHost.scala 121:42]
    io.rspOut.valid <= respReg @[WishboneHost.scala 128:21]
    io.rspOut.bits.dataResponse <= dataReg @[WishboneHost.scala 129:33]
    io.rspOut.bits.error <= errReg @[WishboneHost.scala 130:26]
    
  module WishboneDevice : 
    input clock : Clock
    input reset : Reset
    output io : {wbSlaveTransmitter : {flip ready : UInt<1>, valid : UInt<1>, bits : {ack : UInt<1>, dat : UInt<32>, err : UInt<1>}}, flip wbMasterReceiver : {flip ready : UInt<1>, valid : UInt<1>, bits : {cyc : UInt<1>, stb : UInt<1>, we : UInt<1>, adr : UInt<32>, dat : UInt<32>, sel : UInt<4>}}, reqOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip rspIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    wire ack : UInt<1>
    ack <= UInt<1>("h00")
    io.wbMasterReceiver.ready <= UInt<1>("h01") @[WishboneDevice.scala 19:29]
    io.rspIn.ready <= UInt<1>("h01") @[WishboneDevice.scala 23:18]
    node _T = and(io.wbMasterReceiver.valid, io.wbMasterReceiver.bits.cyc) @[WishboneDevice.scala 16:48]
    node _T_1 = and(_T, io.wbMasterReceiver.bits.stb) @[WishboneDevice.scala 16:80]
    when _T_1 : @[WishboneDevice.scala 25:16]
      node _T_2 = eq(io.wbMasterReceiver.bits.we, UInt<1>("h00")) @[WishboneDevice.scala 26:10]
      when _T_2 : @[WishboneDevice.scala 26:40]
        io.reqOut.valid <= UInt<1>("h01") @[WishboneDevice.scala 31:23]
        io.reqOut.bits.addrRequest <= io.wbMasterReceiver.bits.adr @[WishboneDevice.scala 32:34]
        io.reqOut.bits.dataRequest is invalid @[WishboneDevice.scala 33:34]
        io.reqOut.bits.activeByteLane <= io.wbMasterReceiver.bits.sel @[WishboneDevice.scala 34:37]
        io.reqOut.bits.isWrite <= UInt<1>("h00") @[WishboneDevice.scala 35:30]
        node _T_3 = eq(io.rspIn.bits.error, UInt<1>("h00")) @[WishboneDevice.scala 36:30]
        node _T_4 = and(io.rspIn.valid, _T_3) @[WishboneDevice.scala 36:27]
        when _T_4 : @[WishboneDevice.scala 36:52]
          io.wbSlaveTransmitter.valid <= UInt<1>("h01") @[WishboneDevice.scala 38:37]
          ack <= UInt<1>("h01") @[WishboneDevice.scala 39:13]
          io.wbSlaveTransmitter.bits.err <= UInt<1>("h00") @[WishboneDevice.scala 40:40]
          io.wbSlaveTransmitter.bits.dat <= io.rspIn.bits.dataResponse @[WishboneDevice.scala 41:40]
          skip @[WishboneDevice.scala 36:52]
        else : @[WishboneDevice.scala 42:58]
          node _T_5 = and(io.rspIn.valid, io.rspIn.bits.error) @[WishboneDevice.scala 42:34]
          when _T_5 : @[WishboneDevice.scala 42:58]
            io.wbSlaveTransmitter.valid <= UInt<1>("h01") @[WishboneDevice.scala 43:37]
            ack <= UInt<1>("h00") @[WishboneDevice.scala 44:13]
            io.wbSlaveTransmitter.bits.err <= UInt<1>("h01") @[WishboneDevice.scala 45:40]
            io.wbSlaveTransmitter.bits.dat <= io.rspIn.bits.dataResponse @[WishboneDevice.scala 46:40]
            skip @[WishboneDevice.scala 42:58]
          else : @[WishboneDevice.scala 47:20]
            io.wbSlaveTransmitter.valid <= UInt<1>("h00") @[WishboneDevice.scala 48:37]
            ack <= UInt<1>("h00") @[WishboneDevice.scala 49:13]
            io.wbSlaveTransmitter.bits.err <= UInt<1>("h00") @[WishboneDevice.scala 50:40]
            io.wbSlaveTransmitter.bits.dat is invalid @[WishboneDevice.scala 51:40]
            skip @[WishboneDevice.scala 47:20]
        skip @[WishboneDevice.scala 26:40]
      else : @[WishboneDevice.scala 53:18]
        io.reqOut.valid <= UInt<1>("h01") @[WishboneDevice.scala 55:23]
        io.reqOut.bits.addrRequest <= io.wbMasterReceiver.bits.adr @[WishboneDevice.scala 56:34]
        io.reqOut.bits.dataRequest <= io.wbMasterReceiver.bits.dat @[WishboneDevice.scala 57:34]
        io.reqOut.bits.activeByteLane <= io.wbMasterReceiver.bits.sel @[WishboneDevice.scala 58:37]
        io.reqOut.bits.isWrite <= io.wbMasterReceiver.bits.we @[WishboneDevice.scala 59:30]
        node _T_6 = eq(io.rspIn.bits.error, UInt<1>("h00")) @[WishboneDevice.scala 60:30]
        node _T_7 = and(io.rspIn.valid, _T_6) @[WishboneDevice.scala 60:27]
        when _T_7 : @[WishboneDevice.scala 60:52]
          io.wbSlaveTransmitter.valid <= UInt<1>("h01") @[WishboneDevice.scala 61:37]
          ack <= UInt<1>("h01") @[WishboneDevice.scala 62:13]
          io.wbSlaveTransmitter.bits.err <= UInt<1>("h00") @[WishboneDevice.scala 63:40]
          io.wbSlaveTransmitter.bits.dat is invalid @[WishboneDevice.scala 64:40]
          skip @[WishboneDevice.scala 60:52]
        else : @[WishboneDevice.scala 65:58]
          node _T_8 = and(io.rspIn.valid, io.rspIn.bits.error) @[WishboneDevice.scala 65:34]
          when _T_8 : @[WishboneDevice.scala 65:58]
            io.wbSlaveTransmitter.valid <= UInt<1>("h01") @[WishboneDevice.scala 66:37]
            ack <= UInt<1>("h00") @[WishboneDevice.scala 67:13]
            io.wbSlaveTransmitter.bits.err <= UInt<1>("h01") @[WishboneDevice.scala 68:40]
            io.wbSlaveTransmitter.bits.dat is invalid @[WishboneDevice.scala 69:40]
            skip @[WishboneDevice.scala 65:58]
          else : @[WishboneDevice.scala 70:20]
            io.wbSlaveTransmitter.valid <= UInt<1>("h00") @[WishboneDevice.scala 71:37]
            ack <= UInt<1>("h00") @[WishboneDevice.scala 72:13]
            io.wbSlaveTransmitter.bits.err <= UInt<1>("h00") @[WishboneDevice.scala 73:40]
            io.wbSlaveTransmitter.bits.err <= UInt<1>("h00") @[WishboneDevice.scala 74:40]
            io.wbSlaveTransmitter.bits.dat is invalid @[WishboneDevice.scala 75:40]
            skip @[WishboneDevice.scala 70:20]
        skip @[WishboneDevice.scala 53:18]
      skip @[WishboneDevice.scala 25:16]
    else : @[WishboneDevice.scala 79:16]
      io.reqOut.valid <= UInt<1>("h00") @[WishboneDevice.scala 81:21]
      io.reqOut.bits.addrRequest is invalid @[WishboneDevice.scala 82:32]
      io.reqOut.bits.dataRequest is invalid @[WishboneDevice.scala 83:32]
      io.reqOut.bits.activeByteLane is invalid @[WishboneDevice.scala 84:35]
      io.reqOut.bits.isWrite is invalid @[WishboneDevice.scala 85:28]
      io.wbSlaveTransmitter.valid <= UInt<1>("h00") @[WishboneDevice.scala 87:33]
      ack <= UInt<1>("h00") @[WishboneDevice.scala 88:9]
      io.wbSlaveTransmitter.bits.err <= UInt<1>("h00") @[WishboneDevice.scala 89:36]
      io.wbSlaveTransmitter.bits.dat is invalid @[WishboneDevice.scala 90:36]
      skip @[WishboneDevice.scala 79:16]
    io.wbSlaveTransmitter.bits.ack <= ack @[WishboneDevice.scala 93:34]
    
  module Protocol : 
    input clock : Clock
    input reset : Reset
    output io : {flip miso : UInt<1>, mosi : UInt<1>, ss : UInt<1>, sck : UInt<1>, flip data_in : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, data_out : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip CPOL : UInt<1>, flip CPHA : UInt<1>}
    
    wire CPOL : UInt<1>
    CPOL <= io.CPOL
    wire CPHA : UInt<1>
    CPHA <= io.CPHA
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Protocol.scala 28:24]
    reg miso_dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Protocol.scala 30:31]
    reg count : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[Protocol.scala 31:24]
    reg dataReg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Protocol.scala 32:26]
    node _clk_T = asUInt(clock) @[Protocol.scala 34:36]
    node _clk_T_1 = bits(_clk_T, 0, 0) @[Protocol.scala 34:38]
    wire clk : UInt<1>
    clk <= _clk_T_1
    node _io_sck_T = eq(state, UInt<1>("h01")) @[Protocol.scala 35:25]
    node _io_sck_T_1 = not(clk) @[Protocol.scala 35:44]
    node _io_sck_T_2 = mux(CPOL, _io_sck_T_1, clk) @[Protocol.scala 35:38]
    node _io_sck_T_3 = mux(_io_sck_T, _io_sck_T_2, UInt<1>("h00")) @[Protocol.scala 35:18]
    io.sck <= _io_sck_T_3 @[Protocol.scala 35:12]
    io.data_in.ready <= UInt<1>("h00") @[Protocol.scala 39:22]
    io.data_out.valid <= UInt<1>("h00") @[Protocol.scala 40:23]
    io.data_out.bits <= UInt<1>("h00") @[Protocol.scala 41:22]
    io.ss <= UInt<1>("h01") @[Protocol.scala 42:11]
    io.mosi <= UInt<1>("h00") @[Protocol.scala 43:13]
    node _T = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      io.data_in.ready <= UInt<1>("h01") @[Protocol.scala 48:30]
      when io.data_in.valid : @[Protocol.scala 49:59]
        node dataReg_lo = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
        node _dataReg_T = cat(io.data_in.bits, dataReg_lo) @[Cat.scala 30:58]
        dataReg <= _dataReg_T @[Protocol.scala 50:25]
        state <= UInt<1>("h01") @[Protocol.scala 51:23]
        skip @[Protocol.scala 49:59]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _T_2 = eq(count, UInt<7>("h040")) @[Protocol.scala 60:25]
        when _T_2 : @[Protocol.scala 60:38]
          io.data_in.ready <= UInt<1>("h01") @[Protocol.scala 61:34]
          io.ss <= UInt<1>("h01") @[Protocol.scala 62:23]
          state <= UInt<1>("h00") @[Protocol.scala 63:23]
          count <= UInt<1>("h00") @[Protocol.scala 64:23]
          skip @[Protocol.scala 60:38]
        else : @[Protocol.scala 65:24]
          io.ss <= UInt<1>("h00") @[Protocol.scala 66:23]
          node _io_mosi_T = bits(dataReg, 63, 63) @[Protocol.scala 67:35]
          io.mosi <= _io_mosi_T @[Protocol.scala 67:25]
          node _dataReg_T_1 = shl(dataReg, 1) @[Protocol.scala 68:36]
          dataReg <= _dataReg_T_1 @[Protocol.scala 68:25]
          node _count_T = add(count, UInt<1>("h01")) @[Protocol.scala 69:32]
          node _count_T_1 = tail(_count_T, 1) @[Protocol.scala 69:32]
          count <= _count_T_1 @[Protocol.scala 69:23]
          skip @[Protocol.scala 65:24]
        skip @[Conditional.scala 39:67]
    reg count1 : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[Protocol.scala 75:25]
    node _T_3 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
    when _T_3 : @[Conditional.scala 40:58]
      io.ss <= UInt<1>("h00") @[Protocol.scala 78:19]
      node _T_4 = eq(count1, UInt<7>("h040")) @[Protocol.scala 79:26]
      when _T_4 : @[Protocol.scala 79:63]
        io.data_out.bits <= miso_dataReg @[Protocol.scala 80:34]
        io.data_out.valid <= UInt<1>("h01") @[Protocol.scala 81:35]
        count1 <= UInt<1>("h00") @[Protocol.scala 82:24]
        skip @[Protocol.scala 79:63]
      else : @[Protocol.scala 83:24]
        node _miso_dataReg_T = shl(miso_dataReg, 1) @[Protocol.scala 84:46]
        node _miso_dataReg_T_1 = or(_miso_dataReg_T, io.miso) @[Protocol.scala 84:51]
        miso_dataReg <= _miso_dataReg_T_1 @[Protocol.scala 84:30]
        node _count1_T = add(count1, UInt<1>("h01")) @[Protocol.scala 85:34]
        node _count1_T_1 = tail(_count1_T, 1) @[Protocol.scala 85:34]
        count1 <= _count1_T_1 @[Protocol.scala 85:24]
        skip @[Protocol.scala 83:24]
      skip @[Conditional.scala 40:58]
    
  module Spi : 
    input clock : Clock
    input reset : Reset
    output io : {flip req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}, cs_n : UInt<1>, sclk : UInt<1>, mosi : UInt<1>, flip miso : UInt<1>}
    
    reg ControlReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h060"))) @[Spi.scala 28:29]
    reg TxDataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Spi.scala 29:31]
    reg TxDataValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Spi.scala 30:33]
    reg RxDataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Spi.scala 31:31]
    reg RxDataValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Spi.scala 32:33]
    wire maskedData : UInt<8>[4] @[Spi.scala 34:26]
    wire _WIRE : UInt<1>[4] @[Spi.scala 35:54]
    wire _WIRE_1 : UInt<4>
    _WIRE_1 <= io.req.bits.activeByteLane
    node _T = bits(_WIRE_1, 0, 0) @[Spi.scala 35:54]
    _WIRE[0] <= _T @[Spi.scala 35:54]
    node _T_1 = bits(_WIRE_1, 1, 1) @[Spi.scala 35:54]
    _WIRE[1] <= _T_1 @[Spi.scala 35:54]
    node _T_2 = bits(_WIRE_1, 2, 2) @[Spi.scala 35:54]
    _WIRE[2] <= _T_2 @[Spi.scala 35:54]
    node _T_3 = bits(_WIRE_1, 3, 3) @[Spi.scala 35:54]
    _WIRE[3] <= _T_3 @[Spi.scala 35:54]
    node _T_4 = bits(_WIRE[0], 0, 0) @[Bitwise.scala 72:15]
    node _T_5 = mux(_T_4, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_6 = bits(_WIRE[1], 0, 0) @[Bitwise.scala 72:15]
    node _T_7 = mux(_T_6, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_8 = bits(_WIRE[2], 0, 0) @[Bitwise.scala 72:15]
    node _T_9 = mux(_T_8, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_10 = bits(_WIRE[3], 0, 0) @[Bitwise.scala 72:15]
    node _T_11 = mux(_T_10, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    maskedData[0] <= _T_5 @[Spi.scala 35:16]
    maskedData[1] <= _T_7 @[Spi.scala 35:16]
    maskedData[2] <= _T_9 @[Spi.scala 35:16]
    maskedData[3] <= _T_11 @[Spi.scala 35:16]
    io.req.ready <= UInt<1>("h01") @[Spi.scala 37:18]
    io.rsp.valid <= UInt<1>("h00") @[Spi.scala 38:18]
    node _T_12 = bits(io.req.bits.addrRequest, 3, 0) @[Spi.scala 41:34]
    node _T_13 = eq(_T_12, UInt<1>("h00")) @[Spi.scala 41:40]
    node _T_14 = eq(io.req.bits.isWrite, UInt<1>("h01")) @[Spi.scala 41:71]
    node _T_15 = and(_T_13, _T_14) @[Spi.scala 41:48]
    when _T_15 : @[Spi.scala 41:79]
      node ControlReg_lo = cat(maskedData[1], maskedData[0]) @[Spi.scala 42:78]
      node ControlReg_hi = cat(maskedData[3], maskedData[2]) @[Spi.scala 42:78]
      node _ControlReg_T = cat(ControlReg_hi, ControlReg_lo) @[Spi.scala 42:78]
      node _ControlReg_T_1 = and(io.req.bits.dataRequest, _ControlReg_T) @[Spi.scala 42:65]
      node _ControlReg_T_2 = mux(io.req.valid, _ControlReg_T_1, ControlReg) @[Spi.scala 42:26]
      ControlReg <= _ControlReg_T_2 @[Spi.scala 42:20]
      node _io_rsp_bits_dataResponse_T = mux(io.rsp.ready, io.req.bits.dataRequest, UInt<1>("h00")) @[Spi.scala 44:48]
      reg io_rsp_bits_dataResponse_REG : UInt, clock @[Spi.scala 44:44]
      io_rsp_bits_dataResponse_REG <= _io_rsp_bits_dataResponse_T @[Spi.scala 44:44]
      io.rsp.bits.dataResponse <= io_rsp_bits_dataResponse_REG @[Spi.scala 44:34]
      reg io_rsp_valid_REG : UInt<1>, clock @[Spi.scala 45:32]
      io_rsp_valid_REG <= io.req.valid @[Spi.scala 45:32]
      io.rsp.valid <= io_rsp_valid_REG @[Spi.scala 45:22]
      skip @[Spi.scala 41:79]
    else : @[Spi.scala 51:83]
      node _T_16 = bits(io.req.bits.addrRequest, 3, 0) @[Spi.scala 51:38]
      node _T_17 = eq(_T_16, UInt<1>("h00")) @[Spi.scala 51:44]
      node _T_18 = eq(io.req.bits.isWrite, UInt<1>("h00")) @[Spi.scala 51:75]
      node _T_19 = and(_T_17, _T_18) @[Spi.scala 51:52]
      when _T_19 : @[Spi.scala 51:83]
        node _io_rsp_bits_dataResponse_T_1 = mux(io.rsp.ready, ControlReg, UInt<1>("h00")) @[Spi.scala 52:48]
        reg io_rsp_bits_dataResponse_REG_1 : UInt, clock @[Spi.scala 52:44]
        io_rsp_bits_dataResponse_REG_1 <= _io_rsp_bits_dataResponse_T_1 @[Spi.scala 52:44]
        io.rsp.bits.dataResponse <= io_rsp_bits_dataResponse_REG_1 @[Spi.scala 52:34]
        node _io_rsp_valid_T = mux(io.req.valid, UInt<1>("h01"), UInt<1>("h00")) @[Spi.scala 53:36]
        reg io_rsp_valid_REG_1 : UInt, clock @[Spi.scala 53:32]
        io_rsp_valid_REG_1 <= _io_rsp_valid_T @[Spi.scala 53:32]
        io.rsp.valid <= io_rsp_valid_REG_1 @[Spi.scala 53:22]
        skip @[Spi.scala 51:83]
      else : @[Spi.scala 59:83]
        node _T_20 = bits(io.req.bits.addrRequest, 3, 0) @[Spi.scala 59:38]
        node _T_21 = eq(_T_20, UInt<3>("h04")) @[Spi.scala 59:44]
        node _T_22 = eq(io.req.bits.isWrite, UInt<1>("h01")) @[Spi.scala 59:75]
        node _T_23 = and(_T_21, _T_22) @[Spi.scala 59:52]
        when _T_23 : @[Spi.scala 59:83]
          node TxDataReg_lo = cat(maskedData[1], maskedData[0]) @[Spi.scala 80:77]
          node TxDataReg_hi = cat(maskedData[3], maskedData[2]) @[Spi.scala 80:77]
          node _TxDataReg_T = cat(TxDataReg_hi, TxDataReg_lo) @[Spi.scala 80:77]
          node _TxDataReg_T_1 = and(io.req.bits.dataRequest, _TxDataReg_T) @[Spi.scala 80:64]
          node _TxDataReg_T_2 = mux(io.req.valid, _TxDataReg_T_1, UInt<1>("h00")) @[Spi.scala 80:25]
          TxDataReg <= _TxDataReg_T_2 @[Spi.scala 80:19]
          TxDataValidReg <= io.req.valid @[Spi.scala 81:24]
          node _io_rsp_bits_dataResponse_T_2 = mux(io.rsp.ready, io.req.bits.addrRequest, UInt<1>("h00")) @[Spi.scala 83:48]
          reg io_rsp_bits_dataResponse_REG_2 : UInt, clock @[Spi.scala 83:44]
          io_rsp_bits_dataResponse_REG_2 <= _io_rsp_bits_dataResponse_T_2 @[Spi.scala 83:44]
          io.rsp.bits.dataResponse <= io_rsp_bits_dataResponse_REG_2 @[Spi.scala 83:34]
          reg io_rsp_valid_REG_2 : UInt<1>, clock @[Spi.scala 84:32]
          io_rsp_valid_REG_2 <= UInt<1>("h01") @[Spi.scala 84:32]
          io.rsp.valid <= io_rsp_valid_REG_2 @[Spi.scala 84:22]
          skip @[Spi.scala 59:83]
        else : @[Spi.scala 89:83]
          node _T_24 = bits(io.req.bits.addrRequest, 3, 0) @[Spi.scala 89:38]
          node _T_25 = eq(_T_24, UInt<3>("h04")) @[Spi.scala 89:44]
          node _T_26 = eq(io.req.bits.isWrite, UInt<1>("h00")) @[Spi.scala 89:75]
          node _T_27 = and(_T_25, _T_26) @[Spi.scala 89:52]
          when _T_27 : @[Spi.scala 89:83]
            node _io_rsp_bits_dataResponse_T_3 = mux(io.rsp.ready, TxDataReg, UInt<1>("h00")) @[Spi.scala 90:48]
            reg io_rsp_bits_dataResponse_REG_3 : UInt, clock @[Spi.scala 90:44]
            io_rsp_bits_dataResponse_REG_3 <= _io_rsp_bits_dataResponse_T_3 @[Spi.scala 90:44]
            io.rsp.bits.dataResponse <= io_rsp_bits_dataResponse_REG_3 @[Spi.scala 90:34]
            reg io_rsp_valid_REG_3 : UInt<1>, clock @[Spi.scala 91:32]
            io_rsp_valid_REG_3 <= io.req.valid @[Spi.scala 91:32]
            io.rsp.valid <= io_rsp_valid_REG_3 @[Spi.scala 91:22]
            skip @[Spi.scala 89:83]
          else : @[Spi.scala 96:83]
            node _T_28 = bits(io.req.bits.addrRequest, 3, 0) @[Spi.scala 96:38]
            node _T_29 = eq(_T_28, UInt<4>("h08")) @[Spi.scala 96:44]
            node _T_30 = eq(io.req.bits.isWrite, UInt<1>("h00")) @[Spi.scala 96:75]
            node _T_31 = and(_T_29, _T_30) @[Spi.scala 96:52]
            when _T_31 : @[Spi.scala 96:83]
              node _io_rsp_bits_dataResponse_T_4 = mux(io.rsp.ready, RxDataReg, UInt<1>("h00")) @[Spi.scala 97:48]
              reg io_rsp_bits_dataResponse_REG_4 : UInt, clock @[Spi.scala 97:44]
              io_rsp_bits_dataResponse_REG_4 <= _io_rsp_bits_dataResponse_T_4 @[Spi.scala 97:44]
              io.rsp.bits.dataResponse <= io_rsp_bits_dataResponse_REG_4 @[Spi.scala 97:34]
              io.rsp.valid <= RxDataValidReg @[Spi.scala 98:22]
              skip @[Spi.scala 96:83]
            else : @[Spi.scala 104:15]
              io.cs_n is invalid @[Spi.scala 107:62]
              io.sclk is invalid @[Spi.scala 107:62]
              io.mosi is invalid @[Spi.scala 107:62]
              io.rsp.valid is invalid @[Spi.scala 107:62]
              reg io_rsp_bits_dataResponse_REG_5 : UInt, clock @[Spi.scala 108:44]
              io_rsp_bits_dataResponse_REG_5 <= io.req.bits.addrRequest @[Spi.scala 108:44]
              io.rsp.bits.dataResponse <= io_rsp_bits_dataResponse_REG_5 @[Spi.scala 108:34]
              skip @[Spi.scala 104:15]
    inst spiProtocol of Protocol @[Spi.scala 127:29]
    spiProtocol.clock <= clock
    spiProtocol.reset <= reset
    node _spiProtocol_clock_T = bits(ControlReg, 31, 5) @[Spi.scala 129:45]
    node _spiProtocol_clock_T_1 = shr(_spiProtocol_clock_T, 1) @[Spi.scala 123:54]
    node _spiProtocol_clock_T_2 = sub(_spiProtocol_clock_T_1, UInt<1>("h01")) @[Spi.scala 117:36]
    node _spiProtocol_clock_T_3 = tail(_spiProtocol_clock_T_2, 1) @[Spi.scala 117:36]
    reg spiProtocol_clock_x : UInt<26>, clock with : (reset => (reset, UInt<26>("h00"))) @[Spi.scala 113:24]
    node _spiProtocol_clock_x_T = eq(spiProtocol_clock_x, _spiProtocol_clock_T_3) @[Spi.scala 114:20]
    node _spiProtocol_clock_x_T_1 = add(spiProtocol_clock_x, UInt<1>("h01")) @[Spi.scala 114:36]
    node _spiProtocol_clock_x_T_2 = tail(_spiProtocol_clock_x_T_1, 1) @[Spi.scala 114:36]
    node _spiProtocol_clock_x_T_3 = mux(_spiProtocol_clock_x_T, UInt<1>("h00"), _spiProtocol_clock_x_T_2) @[Spi.scala 114:17]
    spiProtocol_clock_x <= _spiProtocol_clock_x_T_3 @[Spi.scala 114:11]
    node _spiProtocol_clock_T_4 = eq(spiProtocol_clock_x, UInt<1>("h00")) @[Spi.scala 117:43]
    reg spiProtocol_clock_x_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Spi.scala 119:24]
    node _spiProtocol_clock_x_T_4 = eq(spiProtocol_clock_x_1, UInt<1>("h00")) @[Spi.scala 120:21]
    node _spiProtocol_clock_x_T_5 = mux(_spiProtocol_clock_T_4, _spiProtocol_clock_x_T_4, spiProtocol_clock_x_1) @[Spi.scala 120:17]
    spiProtocol_clock_x_1 <= _spiProtocol_clock_x_T_5 @[Spi.scala 120:11]
    node _spiProtocol_clock_T_5 = asClock(spiProtocol_clock_x_1) @[Spi.scala 129:53]
    spiProtocol.clock <= _spiProtocol_clock_T_5 @[Spi.scala 129:23]
    spiProtocol.io.data_in.bits <= TxDataReg @[Spi.scala 130:34]
    spiProtocol.io.data_in.valid <= TxDataValidReg @[Spi.scala 131:34]
    node _spiProtocol_io_CPOL_T = bits(ControlReg, 1, 1) @[Spi.scala 132:38]
    spiProtocol.io.CPOL <= _spiProtocol_io_CPOL_T @[Spi.scala 132:25]
    node _spiProtocol_io_CPHA_T = bits(ControlReg, 0, 0) @[Spi.scala 133:38]
    spiProtocol.io.CPHA <= _spiProtocol_io_CPHA_T @[Spi.scala 133:25]
    spiProtocol.io.miso <= io.miso @[Spi.scala 134:25]
    spiProtocol.io.data_out.ready <= UInt<1>("h01") @[Spi.scala 135:35]
    io.mosi <= spiProtocol.io.mosi @[Spi.scala 136:121]
    io.sclk <= spiProtocol.io.sck @[Spi.scala 136:121]
    io.cs_n <= spiProtocol.io.ss @[Spi.scala 136:121]
    when spiProtocol.io.data_out.valid : @[Spi.scala 137:40]
      RxDataReg <= spiProtocol.io.data_out.bits @[Spi.scala 138:19]
      RxDataValidReg <= UInt<1>("h01") @[Spi.scala 139:24]
      skip @[Spi.scala 137:40]
    wire addr_hit : UInt<1>[3] @[Spi.scala 144:24]
    node _wireAddr_T = bits(io.req.bits.addrRequest, 3, 0) @[Spi.scala 146:52]
    wire wireAddr : UInt
    wireAddr <= _wireAddr_T
    wire addr_miss : UInt<1> @[Spi.scala 147:25]
    node _addr_hit_0_T = eq(wireAddr, UInt<1>("h00")) @[Spi.scala 153:39]
    addr_hit[0] <= _addr_hit_0_T @[Spi.scala 153:27]
    node _addr_hit_1_T = eq(wireAddr, UInt<3>("h04")) @[Spi.scala 153:39]
    addr_hit[1] <= _addr_hit_1_T @[Spi.scala 153:27]
    node _addr_hit_2_T = eq(wireAddr, UInt<4>("h08")) @[Spi.scala 153:39]
    addr_hit[2] <= _addr_hit_2_T @[Spi.scala 153:27]
    node _addr_miss_T = or(addr_hit[0], addr_hit[1]) @[Spi.scala 161:37]
    node _addr_miss_T_1 = or(_addr_miss_T, addr_hit[2]) @[Spi.scala 161:37]
    node _addr_miss_T_2 = not(_addr_miss_T_1) @[Spi.scala 161:18]
    addr_miss <= _addr_miss_T_2 @[Spi.scala 161:15]
    node _T_32 = eq(wireAddr, UInt<4>("h08")) @[Spi.scala 162:19]
    node _T_33 = and(_T_32, io.req.bits.isWrite) @[Spi.scala 162:27]
    when _T_33 : @[Spi.scala 162:49]
      reg io_rsp_bits_error_REG : UInt<1>, clock @[Spi.scala 162:78]
      io_rsp_bits_error_REG <= io.req.valid @[Spi.scala 162:78]
      io.rsp.bits.error <= io_rsp_bits_error_REG @[Spi.scala 162:68]
      skip @[Spi.scala 162:49]
    else : @[Spi.scala 163:15]
      node _io_rsp_bits_error_T = and(io.req.valid, addr_miss) @[Spi.scala 163:58]
      reg io_rsp_bits_error_REG_1 : UInt<1>, clock @[Spi.scala 163:44]
      io_rsp_bits_error_REG_1 <= _io_rsp_bits_error_T @[Spi.scala 163:44]
      io.rsp.bits.error <= io_rsp_bits_error_REG_1 @[Spi.scala 163:34]
      skip @[Spi.scala 163:15]
    
  module SpiHarness : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}, cs_n : UInt<1>, sclk : UInt<1>, mosi : UInt<1>, flip miso : UInt<1>}
    
    inst hostAdapter of WishboneHost @[SpiHarness.scala 23:27]
    hostAdapter.clock <= clock
    hostAdapter.reset <= reset
    inst deviceAdapter of WishboneDevice @[SpiHarness.scala 24:29]
    deviceAdapter.clock <= clock
    deviceAdapter.reset <= reset
    inst spi of Spi @[SpiHarness.scala 25:19]
    spi.clock <= clock
    spi.reset <= reset
    hostAdapter.io.reqIn.bits.isWrite <= io.req.bits.isWrite @[SpiHarness.scala 27:24]
    hostAdapter.io.reqIn.bits.activeByteLane <= io.req.bits.activeByteLane @[SpiHarness.scala 27:24]
    hostAdapter.io.reqIn.bits.dataRequest <= io.req.bits.dataRequest @[SpiHarness.scala 27:24]
    hostAdapter.io.reqIn.bits.addrRequest <= io.req.bits.addrRequest @[SpiHarness.scala 27:24]
    hostAdapter.io.reqIn.valid <= io.req.valid @[SpiHarness.scala 27:24]
    io.req.ready <= hostAdapter.io.reqIn.ready @[SpiHarness.scala 27:24]
    io.rsp.bits.error <= hostAdapter.io.rspOut.bits.error @[SpiHarness.scala 28:10]
    io.rsp.bits.dataResponse <= hostAdapter.io.rspOut.bits.dataResponse @[SpiHarness.scala 28:10]
    io.rsp.valid <= hostAdapter.io.rspOut.valid @[SpiHarness.scala 28:10]
    hostAdapter.io.rspOut.ready <= io.rsp.ready @[SpiHarness.scala 28:10]
    deviceAdapter.io.wbMasterReceiver.bits.sel <= hostAdapter.io.wbMasterTransmitter.bits.sel @[SpiHarness.scala 29:38]
    deviceAdapter.io.wbMasterReceiver.bits.dat <= hostAdapter.io.wbMasterTransmitter.bits.dat @[SpiHarness.scala 29:38]
    deviceAdapter.io.wbMasterReceiver.bits.adr <= hostAdapter.io.wbMasterTransmitter.bits.adr @[SpiHarness.scala 29:38]
    deviceAdapter.io.wbMasterReceiver.bits.we <= hostAdapter.io.wbMasterTransmitter.bits.we @[SpiHarness.scala 29:38]
    deviceAdapter.io.wbMasterReceiver.bits.stb <= hostAdapter.io.wbMasterTransmitter.bits.stb @[SpiHarness.scala 29:38]
    deviceAdapter.io.wbMasterReceiver.bits.cyc <= hostAdapter.io.wbMasterTransmitter.bits.cyc @[SpiHarness.scala 29:38]
    deviceAdapter.io.wbMasterReceiver.valid <= hostAdapter.io.wbMasterTransmitter.valid @[SpiHarness.scala 29:38]
    hostAdapter.io.wbMasterTransmitter.ready <= deviceAdapter.io.wbMasterReceiver.ready @[SpiHarness.scala 29:38]
    hostAdapter.io.wbSlaveReceiver.bits.err <= deviceAdapter.io.wbSlaveTransmitter.bits.err @[SpiHarness.scala 30:34]
    hostAdapter.io.wbSlaveReceiver.bits.dat <= deviceAdapter.io.wbSlaveTransmitter.bits.dat @[SpiHarness.scala 30:34]
    hostAdapter.io.wbSlaveReceiver.bits.ack <= deviceAdapter.io.wbSlaveTransmitter.bits.ack @[SpiHarness.scala 30:34]
    hostAdapter.io.wbSlaveReceiver.valid <= deviceAdapter.io.wbSlaveTransmitter.valid @[SpiHarness.scala 30:34]
    deviceAdapter.io.wbSlaveTransmitter.ready <= hostAdapter.io.wbSlaveReceiver.ready @[SpiHarness.scala 30:34]
    spi.io.req.bits.isWrite <= deviceAdapter.io.reqOut.bits.isWrite @[SpiHarness.scala 32:14]
    spi.io.req.bits.activeByteLane <= deviceAdapter.io.reqOut.bits.activeByteLane @[SpiHarness.scala 32:14]
    spi.io.req.bits.dataRequest <= deviceAdapter.io.reqOut.bits.dataRequest @[SpiHarness.scala 32:14]
    spi.io.req.bits.addrRequest <= deviceAdapter.io.reqOut.bits.addrRequest @[SpiHarness.scala 32:14]
    spi.io.req.valid <= deviceAdapter.io.reqOut.valid @[SpiHarness.scala 32:14]
    deviceAdapter.io.reqOut.ready <= spi.io.req.ready @[SpiHarness.scala 32:14]
    deviceAdapter.io.rspIn.bits.error <= spi.io.rsp.bits.error @[SpiHarness.scala 33:14]
    deviceAdapter.io.rspIn.bits.dataResponse <= spi.io.rsp.bits.dataResponse @[SpiHarness.scala 33:14]
    deviceAdapter.io.rspIn.valid <= spi.io.rsp.valid @[SpiHarness.scala 33:14]
    spi.io.rsp.ready <= deviceAdapter.io.rspIn.ready @[SpiHarness.scala 33:14]
    io.cs_n <= spi.io.cs_n @[SpiHarness.scala 36:13]
    io.sclk <= spi.io.sclk @[SpiHarness.scala 37:13]
    io.mosi <= spi.io.mosi @[SpiHarness.scala 38:13]
    spi.io.miso <= io.miso @[SpiHarness.scala 40:17]
    
