/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.42
Hash     : f05589a
Date     : Oct 17 2023
Type     : Production
Log Time   : Thu Oct 19 22:40:40 2023 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Verilog_Cordic_Core_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/Verilog_Cordic_Core_raptor_project_default_1GE100-ES1_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\IO_BUF'.
Generating RTLIL representation for module `\IO_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_GPIO'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\soc_fpga_intf'.
Generating RTLIL representation for module `\FIFO18K'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Verilog_Cordic_Core_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/slpp_all/surelog.log.

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:171:1: No timescale set for "signed_shifter".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:187:1: No timescale set for "rotator".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:258:1: No timescale set for "cordic".

[INF:CP0300] Compilation...

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:258:1: Compile module "work@cordic".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:187:1: Compile module "work@rotator".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:171:1: Compile module "work@signed_shifter".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[0]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[1]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[2]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[3]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[4]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[5]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[6]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[7]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[8]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[9]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[10]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[11]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[12]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[13]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[14]".

[NTE:EL0503] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:258:1: Top level module "work@cordic".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 46.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
Warning: Removing unelaborated module: \rotator from the design.
Generating RTLIL representation for module `$paramod$99885f3d00a154832e47f0819e4b70d00e5d6c09\rotator'.
Generating RTLIL representation for module `$paramod$aacb64f2479c783fc1f418f47ddc272ce831600d\rotator'.
Generating RTLIL representation for module `$paramod$5271e03ac6d86a5134a9bcc6e5910406d977d859\rotator'.
Generating RTLIL representation for module `$paramod$81e63694ba21e1b8edd41d911fb8b5fcc7346997\rotator'.
Generating RTLIL representation for module `$paramod$ddf49011eb1458f365330a7337b8b90564f2bb8f\rotator'.
Generating RTLIL representation for module `\signed_shifter'.
Warning: wire '\j' is assigned in a block at /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:178.9-178.12.
Warning: wire '\j' is assigned in a block at /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:178.17-178.22.
/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:178: ERROR: 2nd expression of procedural for-loop is not constant!
