<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPAMF_MSMON_IDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MPAMF_MSMON_IDR, MPAM Resource Monitoring Identification Register</h1><p>The MPAMF_MSMON_IDR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates which MPAM monitoring features are present on this MSC. MPAMF_MSMON_IDR_s indicates Secure monitoring features. MPAMF_MSMON_IDR_ns indicates Non-secure monitoring features.</p>
      <h2>Configuration</h2><p>
          The power domain of MPAMF_MSMON_IDR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
        </p><p>This register is present only
    when MPAMF_IDR.HAS_MSMON == 1.
      
    Otherwise, direct accesses to MPAMF_MSMON_IDR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>MPAMF_MSMON_IDR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The MPAMF_MSMON_IDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#HAS_LOCAL_CAPT_EVNT_31">HAS_LOCAL_CAPT_EVNT</a></td><td class="lr" colspan="13"><a href="#0_30">RES0</a></td><td class="lr" colspan="1"><a href="#MSMON_MBWU_17">MSMON_MBWU</a></td><td class="lr" colspan="1"><a href="#MSMON_CSU_16">MSMON_CSU</a></td><td class="lr" colspan="16"><a href="#0_15">RES0</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="HAS_LOCAL_CAPT_EVNT_31">HAS_LOCAL_CAPT_EVNT, bit [31]
              </h4>
          
  <p>Has local capture event generator. Indicates whether this MSC has the MPAM local capture event generator and the <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a> register.</p>

          <table class="valuetable"><tr><th>HAS_LOCAL_CAPT_EVNT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Does not support MPAM local capture event generator or <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a>.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Supports the MPAM local capture event generator and the <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a> register.</p>
</td></tr></table>
            
  

          <h4 id="0_30">
                Bits [30:18]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="MSMON_MBWU_17">MSMON_MBWU, bit [17]
              </h4>
          
  <p>Memory bandwidth usage monitoring. Indicates whether this MSC has MPAM monitoring for Memory Bandwidth Usage by PARTID and PMG and uses the following bandwidth usage registers:</p>
<ul>
<li><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>, <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a>, <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a>, <a href="ext-msmon_mbwu.html">MSMON_MBWU</a>.
</li><li>The optional <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a>.
</li></ul>

          <table class="valuetable"><tr><th>MSMON_MBWU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Does not have monitoring for memory bandwidth usage and does not use the bandwidth usage registers.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Has monitoring of memory bandwidth usage and uses the bandwidth usage registers.</p>
</td></tr></table>
            
  

          <h4 id="MSMON_CSU_16">MSMON_CSU, bit [16]
              </h4>
          
  <p>Cache storage usage monitoring. Indicates whether this MSC has MPAM monitoring of cache storage usage by PARTID and PMG.</p>

          <table class="valuetable"><tr><th>MSMON_CSU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Does not have monitoring for cache storage usage or the <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>, <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>, <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>, <a href="ext-msmon_csu.html">MSMON_CSU</a> or <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> registers.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Has monitoring of cache storage usage and the <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>, <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>, <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>, <a href="ext-msmon_csu.html">MSMON_CSU</a> and optional <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> registers.</p>
</td></tr></table>
            
  

          <h4 id="0_15">
                Bits [15:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><h2>Accessing the MPAMF_MSMON_IDR</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

      
        <p>MPAMF_MSMON_IDR is read-only.</p>

      
        <p>MPAMF_MSMON_IDR must be readable from the Non-secure and Secure MPAM feature pages.</p>

      
        <p>MPAMF_MSMON_IDR is permitted to have the same contents when read from either the Secure and Non-secure MPAM feature pages unless the register contents is different for Secure and Non-secure versions, when there must be separate registers in the Secure (MPAMF_MSMON_IDR_s) and Non-secure (MPAMF_MSMON_IDR_ns) MPAM feature pages.</p>
      <h4>MPAMF_MSMON_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0080</span></td><td>MPAMF_MSMON_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0080</span></td><td>MPAMF_MSMON_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
