--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml uart_2.twx uart_2.ncd -o uart_2.twr uart_2.pcf -ucf
Nexys4DDR-100T.ucf

Design file:              uart_2.ncd
Physical constraint file: uart_2.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
in_byte<0>  |   -0.442(R)|      FAST  |    2.278(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<1>  |   -0.441(R)|      FAST  |    2.280(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<2>  |   -0.572(R)|      FAST  |    2.449(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<3>  |   -0.482(R)|      FAST  |    2.310(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<4>  |   -0.622(R)|      FAST  |    2.522(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<5>  |   -0.613(R)|      FAST  |    2.503(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<6>  |   -0.415(R)|      FAST  |    2.257(R)|      SLOW  |clk_BUFGP         |   0.000|
in_byte<7>  |   -0.511(R)|      FAST  |    2.350(R)|      SLOW  |clk_BUFGP         |   0.000|
load        |    0.353(R)|      FAST  |    2.398(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.054(R)|      FAST  |    2.237(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
output<0>   |         9.494(R)|      SLOW  |         3.509(R)|      FAST  |clk_BUFGP         |   0.000|
output<1>   |         9.286(R)|      SLOW  |         3.400(R)|      FAST  |clk_BUFGP         |   0.000|
output<2>   |         9.725(R)|      SLOW  |         3.644(R)|      FAST  |clk_BUFGP         |   0.000|
output<3>   |         9.117(R)|      SLOW  |         3.321(R)|      FAST  |clk_BUFGP         |   0.000|
output<4>   |         8.965(R)|      SLOW  |         3.247(R)|      FAST  |clk_BUFGP         |   0.000|
output<5>   |         9.498(R)|      SLOW  |         3.543(R)|      FAST  |clk_BUFGP         |   0.000|
output<6>   |         9.453(R)|      SLOW  |         3.517(R)|      FAST  |clk_BUFGP         |   0.000|
output<7>   |         9.587(R)|      SLOW  |         3.607(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.986|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 11 20:06:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



