{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571323976136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571323976136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 09:52:55 2019 " "Processing started: Thu Oct 17 09:52:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571323976136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571323976136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_BCD -c sum_BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_BCD -c sum_BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571323976136 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571323976633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_bcd.vhd 2 1 " "Using design file sum_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum_BCD-Beh " "Found design unit 1: Sum_BCD-Beh" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum_BCD " "Found entity 1: Sum_BCD" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571323977175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sum_BCD " "Elaborating entity \"Sum_BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571323977181 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sum_bcd.vhd(50) " "VHDL Process Statement warning at sum_bcd.vhd(50): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b sum_bcd.vhd(50) " "VHDL Process Statement warning at sum_bcd.vhd(50): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 sum_bcd.vhd(52) " "VHDL Process Statement warning at sum_bcd.vhd(52): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 sum_bcd.vhd(54) " "VHDL Process Statement warning at sum_bcd.vhd(54): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s2 sum_bcd.vhd(48) " "VHDL Process Statement warning at sum_bcd.vhd(48): inferring latch(es) for signal or variable \"s2\", which holds its previous value in one or more paths through the process" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[0\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[1\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[2\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[3\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[3\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[4\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[4\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[5\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[5\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[6\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[6\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[7\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[7\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[8\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[8\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[9\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[9\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[10\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[10\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[11\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[11\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[12\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[12\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[13\] sum_bcd.vhd(48) " "Inferred latch for \"s2\[13\]\" at sum_bcd.vhd(48)" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571323977185 "|Sum_BCD"}
{ "Warning" "WSGN_SEARCH_FILE" "sumres.vhd 2 1 " "Using design file sumres.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumRes-Beh " "Found design unit 1: SumRes-Beh" {  } { { "sumres.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sumres.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977471 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumRes " "Found entity 1: SumRes" {  } { { "sumres.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sumres.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571323977471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumRes SumRes:U0 " "Elaborating entity \"SumRes\" for hierarchy \"SumRes:U0\"" {  } { { "sum_bcd.vhd" "U0" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571323977479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladd.vhd 2 1 " "Using design file fulladd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladd-Beh " "Found design unit 1: Fulladd-Beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/fulladd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladd " "Found entity 1: Fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571323977527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdd SumRes:U0\|FullAdd:U0 " "Elaborating entity \"FullAdd\" for hierarchy \"SumRes:U0\|FullAdd:U0\"" {  } { { "sumres.vhd" "U0" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sumres.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571323977531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadd.vhd 2 1 " "Using design file halfadd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdd-Beh " "Found design unit 1: HalfAdd-Beh" {  } { { "halfadd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/halfadd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977597 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdd " "Found entity 1: HalfAdd" {  } { { "halfadd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571323977597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdd SumRes:U0\|FullAdd:U0\|HalfAdd:U0 " "Elaborating entity \"HalfAdd\" for hierarchy \"SumRes:U0\|FullAdd:U0\|HalfAdd:U0\"" {  } { { "fulladd.vhd" "U0" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/fulladd.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571323977601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_bcd.vhd 2 1 " "Using design file bin_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-Beh " "Found design unit 1: bin_bcd-Beh" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977657 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571323977657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571323977657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:U1 " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:U1\"" {  } { { "sum_bcd.vhd" "U1" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571323977661 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "a bin_bcd.vhd(15) " "VHDL warning at bin_bcd.vhd(15): sensitivity list already contains a" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 15 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1571323977680 "|Sum_BCD|bin_bcd:U1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bin_bcd:U1\|Ram0 " "RAM logic \"bin_bcd:U1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "bin_bcd.vhd" "Ram0" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1571323978458 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1571323978458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "res\[5\] VCC " "Pin \"res\[5\]\" is stuck at VCC" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/Yola/Documents/TEC/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571323979022 "|Sum_BCD|res[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571323979022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1571323979214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571323980318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571323980318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571323981450 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571323981450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571323981450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571323981450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571323981514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 09:53:01 2019 " "Processing ended: Thu Oct 17 09:53:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571323981514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571323981514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571323981514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571323981514 ""}
