m255
K3
13
cModel Technology
Z0 dC:\Users\hresk\OneDrive\Dokumenter\GitHub\DSD\ex3\exercise3_template_restored\simulation\qsim
vfour_bit_adder_simple
Z1 I`b=iG^<QWHLQ?S_PRk;NR3
Z2 VNP]X^9=nODoM]8_nQdL7E1
Z3 dC:\Users\hresk\OneDrive\Dokumenter\GitHub\DSD\ex3\exercise3_template_restored\simulation\qsim
Z4 w1663838909
Z5 8exercise3.vo
Z6 Fexercise3.vo
L0 31
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
!i10b 1
Z9 !s100 <0SXa=ZPaAM39keSPNW^30
!s85 0
Z10 !s108 1663838911.299000
Z11 !s107 exercise3.vo|
Z12 !s90 -work|work|exercise3.vo|
!s101 -O0
vfour_bit_adder_simple_vlg_check_tst
!i10b 1
!s100 >7j>=07;=I7Y7A]JWK:Ej2
I>3YzE<UkjhZ^2a>O;zUPX3
V7iij]eY=nhFjJed]`b9f:1
R3
Z13 w1663838908
Z14 8exercise3.vt
Z15 Fexercise3.vt
L0 61
R7
r1
!s85 0
31
Z16 !s108 1663838911.428000
Z17 !s107 exercise3.vt|
Z18 !s90 -work|work|exercise3.vt|
!s101 -O0
R8
vfour_bit_adder_simple_vlg_sample_tst
!i10b 1
!s100 ef4L9cFWa[]1WB3NzL@zl0
Ii?ZeP0W>BaZi9G]2Z3nV32
V40f?=lLM<@k[R2Zk3<7G03
R3
R13
R14
R15
L0 29
R7
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R8
vfour_bit_adder_simple_vlg_vec_tst
!i10b 1
!s100 eCCI[8G1fidl9iYM_WQfA3
IQCRTnWfQ620^K>Ri[>5Vz1
VaW8NK]GRWz;L_og=RT6<T2
R3
R13
R14
R15
L0 236
R7
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R8
