   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_rtc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.rtc_interrupt_enable,"ax",%progbits
  16              		.align	1
  17              		.global	rtc_interrupt_enable
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	rtc_interrupt_enable:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \file    gd32f30x_rtc.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief   RTC driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** #include "gd32f30x_rtc.h"
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      enable RTC interrupt
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  interrupt: specify which interrupt to enbale
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_SECOND: second interrupt
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_ALARM: alarm interrupt
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_OVERFLOW: overflow interrupt
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
  27              		.loc 1 48 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_INTEN |= interrupt;
  40              		.loc 1 49 15
  41 0008 054B     		ldr	r3, .L2
  42 000a 1A68     		ldr	r2, [r3]
  43 000c 0449     		ldr	r1, .L2
  44 000e 7B68     		ldr	r3, [r7, #4]
  45 0010 1343     		orrs	r3, r3, r2
  46 0012 0B60     		str	r3, [r1]
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
  47              		.loc 1 50 1
  48 0014 00BF     		nop
  49 0016 0C37     		adds	r7, r7, #12
  50              		.cfi_def_cfa_offset 4
  51 0018 BD46     		mov	sp, r7
  52              		.cfi_def_cfa_register 13
  53              		@ sp needed
  54 001a 80BC     		pop	{r7}
  55              		.cfi_restore 7
  56              		.cfi_def_cfa_offset 0
  57 001c 7047     		bx	lr
  58              	.L3:
  59 001e 00BF     		.align	2
  60              	.L2:
  61 0020 00280040 		.word	1073752064
  62              		.cfi_endproc
  63              	.LFE116:
  65              		.section	.text.rtc_interrupt_disable,"ax",%progbits
  66              		.align	1
  67              		.global	rtc_interrupt_disable
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	rtc_interrupt_disable:
  74              	.LFB117:
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      disable RTC interrupt
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  interrupt: specify which interrupt to disbale
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_SECOND: second interrupt
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_ALARM: alarm interrupt
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_INT_OVERFLOW: overflow interrupt
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
  75              		.loc 1 62 1
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 8
  78              		@ frame_needed = 1, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80 0000 80B4     		push	{r7}
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 83B0     		sub	sp, sp, #12
  84              		.cfi_def_cfa_offset 16
  85 0004 00AF     		add	r7, sp, #0
  86              		.cfi_def_cfa_register 7
  87 0006 7860     		str	r0, [r7, #4]
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_INTEN &= ~interrupt;
  88              		.loc 1 63 15
  89 0008 054B     		ldr	r3, .L5
  90 000a 1A68     		ldr	r2, [r3]
  91              		.loc 1 63 18
  92 000c 7B68     		ldr	r3, [r7, #4]
  93 000e DB43     		mvns	r3, r3
  94              		.loc 1 63 15
  95 0010 0349     		ldr	r1, .L5
  96 0012 1340     		ands	r3, r3, r2
  97 0014 0B60     		str	r3, [r1]
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
  98              		.loc 1 64 1
  99 0016 00BF     		nop
 100 0018 0C37     		adds	r7, r7, #12
 101              		.cfi_def_cfa_offset 4
 102 001a BD46     		mov	sp, r7
 103              		.cfi_def_cfa_register 13
 104              		@ sp needed
 105 001c 80BC     		pop	{r7}
 106              		.cfi_restore 7
 107              		.cfi_def_cfa_offset 0
 108 001e 7047     		bx	lr
 109              	.L6:
 110              		.align	2
 111              	.L5:
 112 0020 00280040 		.word	1073752064
 113              		.cfi_endproc
 114              	.LFE117:
 116              		.section	.text.rtc_configuration_mode_enter,"ax",%progbits
 117              		.align	1
 118              		.global	rtc_configuration_mode_enter
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu softvfp
 124              	rtc_configuration_mode_enter:
 125              	.LFB118:
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      enter RTC configuration mode
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_configuration_mode_enter(void)
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 126              		.loc 1 73 1
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 1, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131 0000 80B4     		push	{r7}
 132              		.cfi_def_cfa_offset 4
 133              		.cfi_offset 7, -4
 134 0002 00AF     		add	r7, sp, #0
 135              		.cfi_def_cfa_register 7
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL |= RTC_CTL_CMF;
 136              		.loc 1 74 13
 137 0004 044B     		ldr	r3, .L8
 138 0006 1B68     		ldr	r3, [r3]
 139 0008 034A     		ldr	r2, .L8
 140 000a 43F01003 		orr	r3, r3, #16
 141 000e 1360     		str	r3, [r2]
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 142              		.loc 1 75 1
 143 0010 00BF     		nop
 144 0012 BD46     		mov	sp, r7
 145              		.cfi_def_cfa_register 13
 146              		@ sp needed
 147 0014 80BC     		pop	{r7}
 148              		.cfi_restore 7
 149              		.cfi_def_cfa_offset 0
 150 0016 7047     		bx	lr
 151              	.L9:
 152              		.align	2
 153              	.L8:
 154 0018 04280040 		.word	1073752068
 155              		.cfi_endproc
 156              	.LFE118:
 158              		.section	.text.rtc_configuration_mode_exit,"ax",%progbits
 159              		.align	1
 160              		.global	rtc_configuration_mode_exit
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu softvfp
 166              	rtc_configuration_mode_exit:
 167              	.LFB119:
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      exit RTC configuration mode 
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_configuration_mode_exit(void)
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 168              		.loc 1 84 1
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 1, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 173 0000 80B4     		push	{r7}
 174              		.cfi_def_cfa_offset 4
 175              		.cfi_offset 7, -4
 176 0002 00AF     		add	r7, sp, #0
 177              		.cfi_def_cfa_register 7
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL &= ~RTC_CTL_CMF;
 178              		.loc 1 85 13
 179 0004 044B     		ldr	r3, .L11
 180 0006 1B68     		ldr	r3, [r3]
 181 0008 034A     		ldr	r2, .L11
 182 000a 23F01003 		bic	r3, r3, #16
 183 000e 1360     		str	r3, [r2]
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 184              		.loc 1 86 1
 185 0010 00BF     		nop
 186 0012 BD46     		mov	sp, r7
 187              		.cfi_def_cfa_register 13
 188              		@ sp needed
 189 0014 80BC     		pop	{r7}
 190              		.cfi_restore 7
 191              		.cfi_def_cfa_offset 0
 192 0016 7047     		bx	lr
 193              	.L12:
 194              		.align	2
 195              	.L11:
 196 0018 04280040 		.word	1073752068
 197              		.cfi_endproc
 198              	.LFE119:
 200              		.section	.text.rtc_lwoff_wait,"ax",%progbits
 201              		.align	1
 202              		.global	rtc_lwoff_wait
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu softvfp
 208              	rtc_lwoff_wait:
 209              	.LFB120:
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      wait RTC last write operation finished flag set
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_lwoff_wait(void)
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 210              		.loc 1 95 1
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 1, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 215 0000 80B4     		push	{r7}
 216              		.cfi_def_cfa_offset 4
 217              		.cfi_offset 7, -4
 218 0002 00AF     		add	r7, sp, #0
 219              		.cfi_def_cfa_register 7
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****      /* loop until LWOFF flag is set */
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     while (RESET == (RTC_CTL & RTC_CTL_LWOFF)){
 220              		.loc 1 97 11
 221 0004 00BF     		nop
 222              	.L14:
 223              		.loc 1 97 22 discriminator 1
 224 0006 054B     		ldr	r3, .L15
 225 0008 1B68     		ldr	r3, [r3]
 226              		.loc 1 97 30 discriminator 1
 227 000a 03F02003 		and	r3, r3, #32
 228              		.loc 1 97 11 discriminator 1
 229 000e 002B     		cmp	r3, #0
 230 0010 F9D0     		beq	.L14
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 231              		.loc 1 99 1
 232 0012 00BF     		nop
 233 0014 00BF     		nop
 234 0016 BD46     		mov	sp, r7
 235              		.cfi_def_cfa_register 13
 236              		@ sp needed
 237 0018 80BC     		pop	{r7}
 238              		.cfi_restore 7
 239              		.cfi_def_cfa_offset 0
 240 001a 7047     		bx	lr
 241              	.L16:
 242              		.align	2
 243              	.L15:
 244 001c 04280040 		.word	1073752068
 245              		.cfi_endproc
 246              	.LFE120:
 248              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 249              		.align	1
 250              		.global	rtc_register_sync_wait
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 254              		.fpu softvfp
 256              	rtc_register_sync_wait:
 257              	.LFB121:
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      wait RTC registers synchronized flag set
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_register_sync_wait(void)
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 258              		.loc 1 108 1
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 1, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 263 0000 80B4     		push	{r7}
 264              		.cfi_def_cfa_offset 4
 265              		.cfi_offset 7, -4
 266 0002 00AF     		add	r7, sp, #0
 267              		.cfi_def_cfa_register 7
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****      /* clear RSYNF flag */
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL &= ~RTC_CTL_RSYNF;
 268              		.loc 1 110 13
 269 0004 084B     		ldr	r3, .L19
 270 0006 1B68     		ldr	r3, [r3]
 271 0008 074A     		ldr	r2, .L19
 272 000a 23F00803 		bic	r3, r3, #8
 273 000e 1360     		str	r3, [r2]
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* loop until RSYNF flag is set */
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     while (RESET == (RTC_CTL & RTC_CTL_RSYNF)){
 274              		.loc 1 112 11
 275 0010 00BF     		nop
 276              	.L18:
 277              		.loc 1 112 22 discriminator 1
 278 0012 054B     		ldr	r3, .L19
 279 0014 1B68     		ldr	r3, [r3]
 280              		.loc 1 112 30 discriminator 1
 281 0016 03F00803 		and	r3, r3, #8
 282              		.loc 1 112 11 discriminator 1
 283 001a 002B     		cmp	r3, #0
 284 001c F9D0     		beq	.L18
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 285              		.loc 1 114 1
 286 001e 00BF     		nop
 287 0020 00BF     		nop
 288 0022 BD46     		mov	sp, r7
 289              		.cfi_def_cfa_register 13
 290              		@ sp needed
 291 0024 80BC     		pop	{r7}
 292              		.cfi_restore 7
 293              		.cfi_def_cfa_offset 0
 294 0026 7047     		bx	lr
 295              	.L20:
 296              		.align	2
 297              	.L19:
 298 0028 04280040 		.word	1073752068
 299              		.cfi_endproc
 300              	.LFE121:
 302              		.section	.text.rtc_counter_get,"ax",%progbits
 303              		.align	1
 304              		.global	rtc_counter_get
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 308              		.fpu softvfp
 310              	rtc_counter_get:
 311              	.LFB122:
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      get RTC counter value
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     RTC counter value
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** uint32_t rtc_counter_get(void)
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 312              		.loc 1 123 1
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 8
 315              		@ frame_needed = 1, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 317 0000 80B4     		push	{r7}
 318              		.cfi_def_cfa_offset 4
 319              		.cfi_offset 7, -4
 320 0002 83B0     		sub	sp, sp, #12
 321              		.cfi_def_cfa_offset 16
 322 0004 00AF     		add	r7, sp, #0
 323              		.cfi_def_cfa_register 7
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     uint32_t temp = 0x0U;
 324              		.loc 1 124 14
 325 0006 0023     		movs	r3, #0
 326 0008 7B60     		str	r3, [r7, #4]
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp = RTC_CNTL;
 327              		.loc 1 125 12
 328 000a 074B     		ldr	r3, .L23
 329              		.loc 1 125 10
 330 000c 1B68     		ldr	r3, [r3]
 331 000e 7B60     		str	r3, [r7, #4]
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp |= (RTC_CNTH << 16);
 332              		.loc 1 126 14
 333 0010 064B     		ldr	r3, .L23+4
 334 0012 1B68     		ldr	r3, [r3]
 335              		.loc 1 126 23
 336 0014 1B04     		lsls	r3, r3, #16
 337              		.loc 1 126 10
 338 0016 7A68     		ldr	r2, [r7, #4]
 339 0018 1343     		orrs	r3, r3, r2
 340 001a 7B60     		str	r3, [r7, #4]
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     return temp;
 341              		.loc 1 127 12
 342 001c 7B68     		ldr	r3, [r7, #4]
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 343              		.loc 1 128 1
 344 001e 1846     		mov	r0, r3
 345 0020 0C37     		adds	r7, r7, #12
 346              		.cfi_def_cfa_offset 4
 347 0022 BD46     		mov	sp, r7
 348              		.cfi_def_cfa_register 13
 349              		@ sp needed
 350 0024 80BC     		pop	{r7}
 351              		.cfi_restore 7
 352              		.cfi_def_cfa_offset 0
 353 0026 7047     		bx	lr
 354              	.L24:
 355              		.align	2
 356              	.L23:
 357 0028 1C280040 		.word	1073752092
 358 002c 18280040 		.word	1073752088
 359              		.cfi_endproc
 360              	.LFE122:
 362              		.section	.text.rtc_counter_set,"ax",%progbits
 363              		.align	1
 364              		.global	rtc_counter_set
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu softvfp
 370              	rtc_counter_set:
 371              	.LFB123:
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      set RTC counter value
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  cnt: RTC counter value
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_counter_set(uint32_t cnt)
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 372              		.loc 1 137 1
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 8
 375              		@ frame_needed = 1, uses_anonymous_args = 0
 376 0000 80B5     		push	{r7, lr}
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 7, -8
 379              		.cfi_offset 14, -4
 380 0002 82B0     		sub	sp, sp, #8
 381              		.cfi_def_cfa_offset 16
 382 0004 00AF     		add	r7, sp, #0
 383              		.cfi_def_cfa_register 7
 384 0006 7860     		str	r0, [r7, #4]
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_enter();
 385              		.loc 1 138 5
 386 0008 FFF7FEFF 		bl	rtc_configuration_mode_enter
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC counter high bits */
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CNTH = cnt >> 16;
 387              		.loc 1 140 5
 388 000c 064A     		ldr	r2, .L26
 389              		.loc 1 140 20
 390 000e 7B68     		ldr	r3, [r7, #4]
 391 0010 1B0C     		lsrs	r3, r3, #16
 392              		.loc 1 140 14
 393 0012 1360     		str	r3, [r2]
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC counter low bits */
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CNTL = (cnt & RTC_LOW_VALUE);
 394              		.loc 1 142 5
 395 0014 054A     		ldr	r2, .L26+4
 396              		.loc 1 142 21
 397 0016 7B68     		ldr	r3, [r7, #4]
 398 0018 9BB2     		uxth	r3, r3
 399              		.loc 1 142 14
 400 001a 1360     		str	r3, [r2]
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_exit();
 401              		.loc 1 143 5
 402 001c FFF7FEFF 		bl	rtc_configuration_mode_exit
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 403              		.loc 1 144 1
 404 0020 00BF     		nop
 405 0022 0837     		adds	r7, r7, #8
 406              		.cfi_def_cfa_offset 8
 407 0024 BD46     		mov	sp, r7
 408              		.cfi_def_cfa_register 13
 409              		@ sp needed
 410 0026 80BD     		pop	{r7, pc}
 411              	.L27:
 412              		.align	2
 413              	.L26:
 414 0028 18280040 		.word	1073752088
 415 002c 1C280040 		.word	1073752092
 416              		.cfi_endproc
 417              	.LFE123:
 419              		.section	.text.rtc_prescaler_set,"ax",%progbits
 420              		.align	1
 421              		.global	rtc_prescaler_set
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 425              		.fpu softvfp
 427              	rtc_prescaler_set:
 428              	.LFB124:
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      set RTC prescaler value
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  psc: RTC prescaler value
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_prescaler_set(uint32_t psc)
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 429              		.loc 1 153 1
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 8
 432              		@ frame_needed = 1, uses_anonymous_args = 0
 433 0000 80B5     		push	{r7, lr}
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 7, -8
 436              		.cfi_offset 14, -4
 437 0002 82B0     		sub	sp, sp, #8
 438              		.cfi_def_cfa_offset 16
 439 0004 00AF     		add	r7, sp, #0
 440              		.cfi_def_cfa_register 7
 441 0006 7860     		str	r0, [r7, #4]
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_enter();
 442              		.loc 1 154 5
 443 0008 FFF7FEFF 		bl	rtc_configuration_mode_enter
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC prescaler high bits */
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_PSCH = (psc & RTC_HIGH_VALUE) >> 16;
 444              		.loc 1 156 39
 445 000c 7B68     		ldr	r3, [r7, #4]
 446 000e 1B0C     		lsrs	r3, r3, #16
 447              		.loc 1 156 5
 448 0010 064A     		ldr	r2, .L29
 449              		.loc 1 156 39
 450 0012 03F00F03 		and	r3, r3, #15
 451              		.loc 1 156 14
 452 0016 1360     		str	r3, [r2]
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the RTC prescaler low bits */
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_PSCL = (psc & RTC_LOW_VALUE);
 453              		.loc 1 158 5
 454 0018 054A     		ldr	r2, .L29+4
 455              		.loc 1 158 21
 456 001a 7B68     		ldr	r3, [r7, #4]
 457 001c 9BB2     		uxth	r3, r3
 458              		.loc 1 158 14
 459 001e 1360     		str	r3, [r2]
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_exit();
 460              		.loc 1 159 5
 461 0020 FFF7FEFF 		bl	rtc_configuration_mode_exit
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 462              		.loc 1 160 1
 463 0024 00BF     		nop
 464 0026 0837     		adds	r7, r7, #8
 465              		.cfi_def_cfa_offset 8
 466 0028 BD46     		mov	sp, r7
 467              		.cfi_def_cfa_register 13
 468              		@ sp needed
 469 002a 80BD     		pop	{r7, pc}
 470              	.L30:
 471              		.align	2
 472              	.L29:
 473 002c 08280040 		.word	1073752072
 474 0030 0C280040 		.word	1073752076
 475              		.cfi_endproc
 476              	.LFE124:
 478              		.section	.text.rtc_alarm_config,"ax",%progbits
 479              		.align	1
 480              		.global	rtc_alarm_config
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 484              		.fpu softvfp
 486              	rtc_alarm_config:
 487              	.LFB125:
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      set RTC alarm value
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  alarm: RTC alarm value
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_alarm_config(uint32_t alarm)
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 488              		.loc 1 169 1
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492 0000 80B5     		push	{r7, lr}
 493              		.cfi_def_cfa_offset 8
 494              		.cfi_offset 7, -8
 495              		.cfi_offset 14, -4
 496 0002 82B0     		sub	sp, sp, #8
 497              		.cfi_def_cfa_offset 16
 498 0004 00AF     		add	r7, sp, #0
 499              		.cfi_def_cfa_register 7
 500 0006 7860     		str	r0, [r7, #4]
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_enter();
 501              		.loc 1 170 5
 502 0008 FFF7FEFF 		bl	rtc_configuration_mode_enter
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the alarm high bits */
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_ALRMH = alarm >> 16;
 503              		.loc 1 172 5
 504 000c 064A     		ldr	r2, .L32
 505              		.loc 1 172 23
 506 000e 7B68     		ldr	r3, [r7, #4]
 507 0010 1B0C     		lsrs	r3, r3, #16
 508              		.loc 1 172 15
 509 0012 1360     		str	r3, [r2]
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* set the alarm low bits */
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_ALRML = (alarm & RTC_LOW_VALUE);
 510              		.loc 1 174 5
 511 0014 054A     		ldr	r2, .L32+4
 512              		.loc 1 174 24
 513 0016 7B68     		ldr	r3, [r7, #4]
 514 0018 9BB2     		uxth	r3, r3
 515              		.loc 1 174 15
 516 001a 1360     		str	r3, [r2]
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     rtc_configuration_mode_exit();
 517              		.loc 1 175 5
 518 001c FFF7FEFF 		bl	rtc_configuration_mode_exit
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 519              		.loc 1 176 1
 520 0020 00BF     		nop
 521 0022 0837     		adds	r7, r7, #8
 522              		.cfi_def_cfa_offset 8
 523 0024 BD46     		mov	sp, r7
 524              		.cfi_def_cfa_register 13
 525              		@ sp needed
 526 0026 80BD     		pop	{r7, pc}
 527              	.L33:
 528              		.align	2
 529              	.L32:
 530 0028 20280040 		.word	1073752096
 531 002c 24280040 		.word	1073752100
 532              		.cfi_endproc
 533              	.LFE125:
 535              		.section	.text.rtc_divider_get,"ax",%progbits
 536              		.align	1
 537              		.global	rtc_divider_get
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 541              		.fpu softvfp
 543              	rtc_divider_get:
 544              	.LFB126:
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      get RTC divider value
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  none
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     RTC divider value
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** uint32_t rtc_divider_get(void)
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 545              		.loc 1 185 1
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 8
 548              		@ frame_needed = 1, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 550 0000 80B4     		push	{r7}
 551              		.cfi_def_cfa_offset 4
 552              		.cfi_offset 7, -4
 553 0002 83B0     		sub	sp, sp, #12
 554              		.cfi_def_cfa_offset 16
 555 0004 00AF     		add	r7, sp, #0
 556              		.cfi_def_cfa_register 7
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     uint32_t temp = 0x00U;
 557              		.loc 1 186 14
 558 0006 0023     		movs	r3, #0
 559 0008 7B60     		str	r3, [r7, #4]
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp = (RTC_DIVH & RTC_DIVH_DIV) << 16;
 560              		.loc 1 187 13
 561 000a 084B     		ldr	r3, .L36
 562 000c 1B68     		ldr	r3, [r3]
 563              		.loc 1 187 38
 564 000e 1B04     		lsls	r3, r3, #16
 565              		.loc 1 187 10
 566 0010 03F47023 		and	r3, r3, #983040
 567 0014 7B60     		str	r3, [r7, #4]
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     temp |= RTC_DIVL;
 568              		.loc 1 188 13
 569 0016 064B     		ldr	r3, .L36+4
 570 0018 1B68     		ldr	r3, [r3]
 571              		.loc 1 188 10
 572 001a 7A68     		ldr	r2, [r7, #4]
 573 001c 1343     		orrs	r3, r3, r2
 574 001e 7B60     		str	r3, [r7, #4]
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     return temp;
 575              		.loc 1 189 12
 576 0020 7B68     		ldr	r3, [r7, #4]
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 577              		.loc 1 190 1
 578 0022 1846     		mov	r0, r3
 579 0024 0C37     		adds	r7, r7, #12
 580              		.cfi_def_cfa_offset 4
 581 0026 BD46     		mov	sp, r7
 582              		.cfi_def_cfa_register 13
 583              		@ sp needed
 584 0028 80BC     		pop	{r7}
 585              		.cfi_restore 7
 586              		.cfi_def_cfa_offset 0
 587 002a 7047     		bx	lr
 588              	.L37:
 589              		.align	2
 590              	.L36:
 591 002c 10280040 		.word	1073752080
 592 0030 14280040 		.word	1073752084
 593              		.cfi_endproc
 594              	.LFE126:
 596              		.section	.text.rtc_flag_get,"ax",%progbits
 597              		.align	1
 598              		.global	rtc_flag_get
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu softvfp
 604              	rtc_flag_get:
 605              	.LFB127:
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      get RTC flag status 
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  flag: specify which flag status to get
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_SECOND: second interrupt flag
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_ALARM: alarm interrupt flag
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_OVERFLOW: overflow interrupt flag
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_RSYN: registers synchronized flag
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_LWOF: last write operation finished flag
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     SET or RESET
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 606              		.loc 1 204 1
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 8
 609              		@ frame_needed = 1, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 611 0000 80B4     		push	{r7}
 612              		.cfi_def_cfa_offset 4
 613              		.cfi_offset 7, -4
 614 0002 83B0     		sub	sp, sp, #12
 615              		.cfi_def_cfa_offset 16
 616 0004 00AF     		add	r7, sp, #0
 617              		.cfi_def_cfa_register 7
 618 0006 7860     		str	r0, [r7, #4]
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     if(RESET != (RTC_CTL & flag)){
 619              		.loc 1 205 18
 620 0008 064B     		ldr	r3, .L41
 621 000a 1A68     		ldr	r2, [r3]
 622              		.loc 1 205 26
 623 000c 7B68     		ldr	r3, [r7, #4]
 624 000e 1340     		ands	r3, r3, r2
 625              		.loc 1 205 7
 626 0010 002B     		cmp	r3, #0
 627 0012 01D0     		beq	.L39
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****         return SET;
 628              		.loc 1 206 16
 629 0014 0123     		movs	r3, #1
 630 0016 00E0     		b	.L40
 631              	.L39:
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }else{
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****         return RESET;
 632              		.loc 1 208 16
 633 0018 0023     		movs	r3, #0
 634              	.L40:
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     }
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 635              		.loc 1 210 1
 636 001a 1846     		mov	r0, r3
 637 001c 0C37     		adds	r7, r7, #12
 638              		.cfi_def_cfa_offset 4
 639 001e BD46     		mov	sp, r7
 640              		.cfi_def_cfa_register 13
 641              		@ sp needed
 642 0020 80BC     		pop	{r7}
 643              		.cfi_restore 7
 644              		.cfi_def_cfa_offset 0
 645 0022 7047     		bx	lr
 646              	.L42:
 647              		.align	2
 648              	.L41:
 649 0024 04280040 		.word	1073752068
 650              		.cfi_endproc
 651              	.LFE127:
 653              		.section	.text.rtc_flag_clear,"ax",%progbits
 654              		.align	1
 655              		.global	rtc_flag_clear
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 659              		.fpu softvfp
 661              	rtc_flag_clear:
 662              	.LFB128:
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** 
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** /*!
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \brief      clear RTC flag status
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[in]  flag: specify which flag status to clear
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_SECOND: second interrupt flag
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_ALARM: alarm interrupt flag
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_OVERFLOW: overflow interrupt flag
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****           \arg    RTC_FLAG_RSYN: registers synchronized flag
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \param[out] none
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     \retval     none
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** */
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** void rtc_flag_clear(uint32_t flag)
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** {
 663              		.loc 1 223 1
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 8
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 668 0000 80B4     		push	{r7}
 669              		.cfi_def_cfa_offset 4
 670              		.cfi_offset 7, -4
 671 0002 83B0     		sub	sp, sp, #12
 672              		.cfi_def_cfa_offset 16
 673 0004 00AF     		add	r7, sp, #0
 674              		.cfi_def_cfa_register 7
 675 0006 7860     		str	r0, [r7, #4]
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     /* clear RTC flag */
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c ****     RTC_CTL &= ~flag;
 676              		.loc 1 225 13
 677 0008 054B     		ldr	r3, .L44
 678 000a 1A68     		ldr	r2, [r3]
 679              		.loc 1 225 16
 680 000c 7B68     		ldr	r3, [r7, #4]
 681 000e DB43     		mvns	r3, r3
 682              		.loc 1 225 13
 683 0010 0349     		ldr	r1, .L44
 684 0012 1340     		ands	r3, r3, r2
 685 0014 0B60     		str	r3, [r1]
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_rtc.c **** }
 686              		.loc 1 226 1
 687 0016 00BF     		nop
 688 0018 0C37     		adds	r7, r7, #12
 689              		.cfi_def_cfa_offset 4
 690 001a BD46     		mov	sp, r7
 691              		.cfi_def_cfa_register 13
 692              		@ sp needed
 693 001c 80BC     		pop	{r7}
 694              		.cfi_restore 7
 695              		.cfi_def_cfa_offset 0
 696 001e 7047     		bx	lr
 697              	.L45:
 698              		.align	2
 699              	.L44:
 700 0020 04280040 		.word	1073752068
 701              		.cfi_endproc
 702              	.LFE128:
 704              		.text
 705              	.Letext0:
 706              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 707              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 708              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 709              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 710              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_rtc.c
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:16     .text.rtc_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:24     .text.rtc_interrupt_enable:00000000 rtc_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:61     .text.rtc_interrupt_enable:00000020 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:66     .text.rtc_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:73     .text.rtc_interrupt_disable:00000000 rtc_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:112    .text.rtc_interrupt_disable:00000020 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:117    .text.rtc_configuration_mode_enter:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:124    .text.rtc_configuration_mode_enter:00000000 rtc_configuration_mode_enter
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:154    .text.rtc_configuration_mode_enter:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:159    .text.rtc_configuration_mode_exit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:166    .text.rtc_configuration_mode_exit:00000000 rtc_configuration_mode_exit
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:196    .text.rtc_configuration_mode_exit:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:201    .text.rtc_lwoff_wait:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:208    .text.rtc_lwoff_wait:00000000 rtc_lwoff_wait
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:244    .text.rtc_lwoff_wait:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:249    .text.rtc_register_sync_wait:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:256    .text.rtc_register_sync_wait:00000000 rtc_register_sync_wait
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:298    .text.rtc_register_sync_wait:00000028 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:303    .text.rtc_counter_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:310    .text.rtc_counter_get:00000000 rtc_counter_get
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:357    .text.rtc_counter_get:00000028 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:363    .text.rtc_counter_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:370    .text.rtc_counter_set:00000000 rtc_counter_set
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:414    .text.rtc_counter_set:00000028 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:420    .text.rtc_prescaler_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:427    .text.rtc_prescaler_set:00000000 rtc_prescaler_set
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:473    .text.rtc_prescaler_set:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:479    .text.rtc_alarm_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:486    .text.rtc_alarm_config:00000000 rtc_alarm_config
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:530    .text.rtc_alarm_config:00000028 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:536    .text.rtc_divider_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:543    .text.rtc_divider_get:00000000 rtc_divider_get
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:591    .text.rtc_divider_get:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:597    .text.rtc_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:604    .text.rtc_flag_get:00000000 rtc_flag_get
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:649    .text.rtc_flag_get:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:654    .text.rtc_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:661    .text.rtc_flag_clear:00000000 rtc_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\cctkb973.s:700    .text.rtc_flag_clear:00000020 $d
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_rtc.h.42.750a783200a7b702835a11ae3b0ea03f

NO UNDEFINED SYMBOLS
