0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/12_encoder_8x3bit/12_encoder_8x3bit.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/12_encoder_8x3bit/12_encoder_8x3bit.srcs/sim_1/new/encoder_8x3bit_tb.v,1660043407,verilog,,,,encoder_8x3bit_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/12_encoder_8x3bit/12_encoder_8x3bit.srcs/sources_1/new/encoder_3x8bit.v,1660042403,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/12_encoder_8x3bit/12_encoder_8x3bit.srcs/sim_1/new/encoder_8x3bit_tb.v,,encoder_3x8bit,,,,,,,,
