git clone --depth 1 --no-tags https://github.com/Akbar30Bill/CA_CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184606930
git clone --depth 1 --no-tags https://github.com/whitepig3s/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184597351
git clone --depth 1 --no-tags https://github.com/juw013/labtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184825610
git clone --depth 1 --no-tags https://github.com/cumtyyx/BUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179464170
git clone --depth 1 --no-tags https://github.com/JonathanYao123/CSCB58-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179593318
git clone --depth 1 --no-tags https://github.com/vishalraj3112/MIPS32_2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179809433
git clone --depth 1 --no-tags https://github.com/danaharlos/SimpleRISCMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180668715
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/cse140l-sp19-lab1-wasiffahim98.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180678038
git clone --depth 1 --no-tags https://github.com/C-Elegans/single_sdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182472263
git clone --depth 1 --no-tags https://github.com/lts25/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183133265
git clone --depth 1 --no-tags https://github.com/marcocrxu/verilog_mips_cpu_31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183235363
git clone --depth 1 --no-tags https://github.com/skni-kod/6502_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182802064
git clone --depth 1 --no-tags https://github.com/cekkaewnumchai/ECE3829.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180049268
git clone --depth 1 --no-tags https://github.com/tracyliu1220/2019-CO-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183567249
git clone --depth 1 --no-tags https://github.com/nu-nu/juliaset_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184721104
git clone --depth 1 --no-tags https://github.com/shiran1992s/Logic_Desgin_234262.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184561088
git clone --depth 1 --no-tags https://github.com/sadiela/FPGA_Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181508079
git clone --depth 1 --no-tags https://github.com/Rudo2204/Adv-KTS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179980995
git clone --depth 1 --no-tags https://github.com/zheolls/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181026775
git clone --depth 1 --no-tags https://github.com/Ridwangiwa1/Synchronous-4-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181055825
git clone --depth 1 --no-tags https://github.com/ideras/VGATextCard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180407223
git clone --depth 1 --no-tags https://github.com/TianyangChen12138/Vivado-Zybo-CPU-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180463633
git clone --depth 1 --no-tags https://github.com/LeaFZ96/ArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180482676
git clone --depth 1 --no-tags https://github.com/shaoyikun/PCC-HomeWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180549006
git clone --depth 1 --no-tags https://github.com/zandent/pic_display_with_audio_on_nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180489412
git clone --depth 1 --no-tags https://github.com/tkeom0114/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180521510
git clone --depth 1 --no-tags https://github.com/KarlEssig/16bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180677055
git clone --depth 1 --no-tags https://github.com/hlowin/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181187237
git clone --depth 1 --no-tags https://github.com/TValkavich/16-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180418940
git clone --depth 1 --no-tags https://github.com/xlsarath/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179443250
git clone --depth 1 --no-tags https://github.com/siyarvurucu/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179584504
git clone --depth 1 --no-tags https://github.com/andrewhlu/ece152a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179580497
git clone --depth 1 --no-tags https://github.com/bjwang964/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179636569
git clone --depth 1 --no-tags https://github.com/hanmeng221/cpu_ssi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179831344
git clone --depth 1 --no-tags https://github.com/kimbochen/hardware_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179660836
git clone --depth 1 --no-tags https://github.com/qiyunhan/Digital-Curcuit-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182118843
git clone --depth 1 --no-tags https://github.com/spencer-tb/snake-game-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182097727
git clone --depth 1 --no-tags https://github.com/snxiong/5-bit-Fault-Tolrent-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183127865
git clone --depth 1 --no-tags https://github.com/ttumiel/embedded-prac-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183941981
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab3_New.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181992261
git clone --depth 1 --no-tags https://github.com/jonahhk/FInalPRoject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183096846
git clone --depth 1 --no-tags https://github.com/helvecio1/T1_INF450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184145004
git clone --depth 1 --no-tags https://github.com/nishthaparashar/CRC-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184355861
git clone --depth 1 --no-tags https://github.com/UAECETian/Five-stage-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181620905
git clone --depth 1 --no-tags https://github.com/cruelkiddy/Verilog_Hello_World.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184080119
git clone --depth 1 --no-tags https://github.com/rashmi2383/BRISCV_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184077871
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-One-s-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185075359
git clone --depth 1 --no-tags https://github.com/nimamg/DLD-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185065550
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/lecture24-problems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184637678
git clone --depth 1 --no-tags https://github.com/joejoe2/fpAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184701408
git clone --depth 1 --no-tags https://github.com/shadix888/ee371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184685399
git clone --depth 1 --no-tags https://github.com/mouisaac/Tales-of-Raiden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179205289
git clone --depth 1 --no-tags https://github.com/DiorWine/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179256320
git clone --depth 1 --no-tags https://github.com/Nuthouse01/InvadersFromSpace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179551417
git clone --depth 1 --no-tags https://github.com/Amagicman/Fork_Verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179607403
git clone --depth 1 --no-tags https://github.com/qntt/snake-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179823794
git clone --depth 1 --no-tags https://github.com/8hantanu/32bmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181013988
git clone --depth 1 --no-tags https://github.com/vzy2d/Batchfiles-for-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182039225
git clone --depth 1 --no-tags https://github.com/TopiCsarno/USRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181974964
git clone --depth 1 --no-tags https://github.com/gavinbains/0x162.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181994610
git clone --depth 1 --no-tags https://github.com/quasiNES/perfect6502.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182189274
git clone --depth 1 --no-tags https://github.com/microchips-n-dip/cpus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182500916
git clone --depth 1 --no-tags https://github.com/mzyuandan/sig_acq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185018776
git clone --depth 1 --no-tags https://github.com/j-k01/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184139650
git clone --depth 1 --no-tags https://github.com/JackGoldsworth/Digital-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184363316
git clone --depth 1 --no-tags https://github.com/elutow/ee371_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184327515
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185258751
git clone --depth 1 --no-tags https://github.com/AR-Ghodrati/Verilog-UsefulModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183411857
git clone --depth 1 --no-tags https://github.com/chiang5201/homework10_DD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183495636
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183500886
git clone --depth 1 --no-tags https://github.com/alexpollack0/IEEE-FPProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183499044
git clone --depth 1 --no-tags https://github.com/risuxx/pipeline-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183632572
git clone --depth 1 --no-tags https://github.com/dav-land/DigiLogiProji2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183291056
git clone --depth 1 --no-tags https://github.com/featherfeet/SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184839698
git clone --depth 1 --no-tags https://github.com/CanKorkut/Altera-DE2-SRAM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184902529
git clone --depth 1 --no-tags https://github.com/WuChenHung/Side-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184091596
git clone --depth 1 --no-tags https://github.com/andy-west/fpga-synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179439333
git clone --depth 1 --no-tags https://github.com/k4cg/RealTimeLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180217218
git clone --depth 1 --no-tags https://github.com/VenkateswaraRajuDatla/Display-Adaptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183703048
git clone --depth 1 --no-tags https://github.com/nganinho/Basys3_7segments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184181982
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185286207
git clone --depth 1 --no-tags https://github.com/ramafeichu/TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183832080
git clone --depth 1 --no-tags https://github.com/VenkateswaraRajuDatla/32-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183704757
git clone --depth 1 --no-tags https://github.com/shayan-taheri/High_Performance_Microporcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183664166
git clone --depth 1 --no-tags https://github.com/rokcy123/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183795705
git clone --depth 1 --no-tags https://github.com/furkan/fakequidditch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184425934
git clone --depth 1 --no-tags https://github.com/DariaKrivoruchko/systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184569254
git clone --depth 1 --no-tags https://github.com/juw013/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184650875
git clone --depth 1 --no-tags https://github.com/juw013/LAB2_TURN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184659218
git clone --depth 1 --no-tags https://github.com/LHN0428/QII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185164466
git clone --depth 1 --no-tags https://github.com/AntonKudriavcev/Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182953052
git clone --depth 1 --no-tags https://github.com/pcornier/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184899891
git clone --depth 1 --no-tags https://github.com/razamu15/b58-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179590803
git clone --depth 1 --no-tags https://github.com/jessieliu777/CSCC58-Block-Tap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179698986
git clone --depth 1 --no-tags https://github.com/ArchitRawat007/Verilog-based-image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179648245
git clone --depth 1 --no-tags https://github.com/nemethjandras/amba_usrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181358732
git clone --depth 1 --no-tags https://github.com/AngelSol/VendingMachineVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181089386
git clone --depth 1 --no-tags https://github.com/ManarABDELRAHMAN/Pipelined-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181355618
