--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf aaa.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SWITCHS<0>  |    6.655(R)|   -1.096(R)|Clock_BUFGP       |   0.000|
SWITCHS<1>  |    6.312(R)|   -1.864(R)|Clock_BUFGP       |   0.000|
SWITCHS<2>  |    5.881(R)|   -1.958(R)|Clock_BUFGP       |   0.000|
SWITCHS<3>  |    5.566(R)|   -2.314(R)|Clock_BUFGP       |   0.000|
reset       |    2.847(R)|    0.039(R)|Clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDRESS1<0> |    8.497(R)|Clock_BUFGP       |   0.000|
ADDRESS1<1> |    8.344(R)|Clock_BUFGP       |   0.000|
ADDRESS1<2> |    8.456(R)|Clock_BUFGP       |   0.000|
ADDRESS1<3> |    8.193(R)|Clock_BUFGP       |   0.000|
LED<0>      |    7.951(R)|Clock_BUFGP       |   0.000|
LED<1>      |    8.391(R)|Clock_BUFGP       |   0.000|
LED<2>      |    8.938(R)|Clock_BUFGP       |   0.000|
LED<3>      |    8.975(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    7.210|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 11 16:12:09 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 97 MB



