$date
	Sat Oct 22 19:12:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#932505
b1 !
1"
#932506
b1 &
b1 %
1$
#932507
0"
#932510
1#
#932514
b0 &
b0 %
0#
0$
#1922154
b11 &
b11 %
1$
b11 !
1"
#1922155
0"
#1922158
b1010 &
b1010 %
#1922162
b101 &
b101 %
#1922166
b10000 &
b10000 %
#1922170
b1000 &
b1000 %
#1922174
b100 &
b100 %
#1922178
b10 &
b10 %
#1922182
b1 &
1#
b1 %
#1922186
b0 &
b0 %
0#
0$
#2874320
b11000 !
1"
#2874322
b11000 &
b11000 %
1$
#2874323
0"
#2874326
b1100 &
b1100 %
#2874330
b110 &
b110 %
#2874334
b11 &
b11 %
#2874338
b1010 &
b1010 %
#2874342
b101 &
b101 %
#2874346
b10000 &
b10000 %
#2874350
b1000 &
b1000 %
#2874354
b100 &
b100 %
#2874358
b10 &
b10 %
#2874362
b1 &
b1 %
1#
#2874366
b0 &
0#
b0 %
0$
#4500012
