library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Registo is 

	port(Clk,Reset,Fanta,lim,Pes,Gelo : in std_logic;
		  Fanta,lim,Pes,Gelo : out std_logic);

end Registo;

architecture Behavioral of Registo is
	signal prev_Fanta,prev_lim,prev_Pes,prev_Gelo :
begin 
	Process(Clk)
	begin
		if(reset = '1') then
		prev_Fanta,prev_lim <= '0';
		prev_Pes   <= '0';
		prev_Gelo  <= '0';
		
	end Process;
						
end Behavioral;