<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Rabeea Fatima - ASIC/FPGA Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <header>
        <h1>Rabeea Fatima</h1>
        <p>ASIC & FPGA Engineer | Computer Hardware Specialist</p>
        <nav>
            <ul>
                <li><a href="#about">About Me</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#experience">Experience</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#publications">Publications</a></li>
                <li><a href="#certifications">Certifications</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </nav>
    </header>
    
    <section id="about">
        <h2>About Me</h2>
        <p>I am a passionate ASIC & FPGA engineer with experience in hardware design, RTL coding, and system verification. My expertise includes digital logic design, hardware security, and FPGA-based prototyping. I am skilled in working with industry-leading EDA tools and optimizing hardware performance.</p>
    </section>
    
    <section id="skills">
        <h2>Technical Skills</h2>
        <ul>
            <li>ASIC Design & Verification</li>
            <li>FPGA Development & Prototyping</li>
            <li>Verilog, VHDL, SystemVerilog</li>
            <li>Digital Logic Design & RTL Coding</li>
            <li>EDA Tools: Cadence, Synopsys, Xilinx Vivado, Quartus</li>
            <li>Hardware Security & Cryptography</li>
            <li>Embedded Systems & SoC Design</li>
            <li>Python, C/C++, MATLAB</li>
        </ul>
    </section>
    
    <section id="experience">
        <h2>Experience</h2>
        <h3>FPGA Design Engineer - Internship</h3>
        <p>Worked on FPGA-based authentication solutions, implementing cryptographic algorithms and optimizing hardware acceleration.</p>
        <h3>ASIC Design Researcher</h3>
        <p>Designed custom RISC-V processor cores and verified performance through FPGA prototyping and synthesis.</p>
    </section>
    
    <section id="projects">
        <h2>Projects</h2>
        <h3>AI-Powered Predictive Maintenance for Network Operations</h3>
        <p>Developed a predictive analytics model for analyzing network alarms and logs to forecast failures and optimize maintenance schedules.</p>
        <h3>Digital Logic Design & Simulation for a Custom ALU</h3>
        <p>Designed a 16-bit ALU using Verilog/VHDL and implemented it on an FPGA.</p>
        <h3>FPGA-Based Authentication for IoV</h3>
        <p>Developed a hardware-accelerated authentication scheme using PUFs and KNN encryption on an FPGA.</p>
    </section>
    
    <section id="publications">
        <h2>Publications</h2>
        <ul>
            <li><a href="https://www.mdpi.com/1424-8220/25/5/1629" target="_blank">Hardware Acceleration-Based Privacy-Aware Authentication Scheme for IoV</a></li>
            <li><a href="https://ieeexplore.ieee.org/abstract/document/10585979" target="_blank">Hardware-Acceleration Based Privacy-Aware Authentication Scheme for IoV</a></li>
        </ul>
    </section>
    
    <section id="certifications">
        <h2>Certifications</h2>
        <ul>
            <li>CompTIA A+ (In Progress)</li>
            <li>CCNA (In Progress)</li>
            <li>Introduction to ASIC Design</li>
            <li>Xilinx FPGA Training</li>
        </ul>
    </section>
    
    <section id="contact">
        <h2>Contact</h2>
        <p>Email: <a href="mailto:rabeeafatima65@gmail.com">rabeeafatima65@gmail.com</a></p>
        <p>LinkedIn: <a href="https://www.linkedin.com/in/rabeea01/" target="_blank">linkedin.com/in/rabeea01</a></p>
        <p>GitHub: <a href="https://github.com/rabeeafatima" target="_blank">github.com/rabeeafatima</a></p>
    </section>
    
    <footer>
        <p>&copy; 2025 Rabeea Fatima. All rights reserved.</p>
    </footer>
</body>
</html>
