#include "RtlUsbAdapter.h"

#include <chrono>
#include <cstdlib>
#if defined(__ANDROID__) || defined(_MSC_VER) || defined(__APPLE__)
#include <libusb.h>
#else
#include <libusb-1.0/libusb.h>
#endif
#include "Hal8812PhyReg.h"
#include "logger.h"
#include <iomanip>
#include <iostream>
#include <thread>

using namespace std::chrono_literals;

namespace {
/* Shared state for the async RX URB queue. */
struct AsyncRxShared {
  const std::function<void(const uint8_t *, int)> *cb;
  const std::function<bool()> *stop;
  int active;
};
extern "C" void LIBUSB_CALL devourer_rx_cb(libusb_transfer *t) {
  auto *s = static_cast<AsyncRxShared *>(t->user_data);
  if (t->status == LIBUSB_TRANSFER_COMPLETED && t->actual_length > 0)
    (*s->cb)(t->buffer, t->actual_length);
  bool resubmit = !(*s->stop)() && (t->status == LIBUSB_TRANSFER_COMPLETED ||
                                    t->status == LIBUSB_TRANSFER_TIMED_OUT);
  if (resubmit && libusb_submit_transfer(t) == 0)
    return;
  s->active--; /* not resubmitted -> this URB is done */
}
} // namespace

void RtlUsbAdapter::bulk_read_async_loop(
    int buf_size, int n_urbs,
    const std::function<void(const uint8_t *, int)> &on_data,
    const std::function<bool()> &should_stop) {
  AsyncRxShared sh{&on_data, &should_stop, 0};
  std::vector<libusb_transfer *> xfers;
  std::vector<std::vector<uint8_t>> bufs(n_urbs,
                                         std::vector<uint8_t>(buf_size));
  for (int i = 0; i < n_urbs; i++) {
    libusb_transfer *t = libusb_alloc_transfer(0);
    libusb_fill_bulk_transfer(t, _dev_handle, _bulk_in_ep, bufs[i].data(),
                              buf_size, devourer_rx_cb, &sh, 1000);
    if (libusb_submit_transfer(t) == 0) {
      xfers.push_back(t);
      sh.active++;
    } else {
      libusb_free_transfer(t);
    }
  }
  _logger->info("Jaguar3 RX: async queue of {} URBs submitted", sh.active);
  while (!should_stop() && sh.active > 0) {
    struct timeval tv {0, 100000};
    libusb_handle_events_timeout_completed(_ctx, &tv, nullptr);
  }
  for (auto *t : xfers)
    libusb_cancel_transfer(t);
  while (sh.active > 0) {
    struct timeval tv {0, 100000};
    libusb_handle_events_timeout_completed(_ctx, &tv, nullptr);
  }
  for (auto *t : xfers)
    libusb_free_transfer(t);
}

RtlUsbAdapter::RtlUsbAdapter(libusb_device_handle *dev_handle, Logger_t logger,
                             libusb_context *ctx)
    : _dev_handle{dev_handle}, _ctx{ctx}, _logger{logger} {
  libusb_device_descriptor desc{};
  if (libusb_get_device_descriptor(libusb_get_device(_dev_handle), &desc) ==
      LIBUSB_SUCCESS) {
    _idVendor = desc.idVendor;
    _idProduct = desc.idProduct;
    _logger->info("USB device {:04x}:{:04x}", _idVendor, _idProduct);
  }

  InitDvObj();

  if (usbSpeed > LIBUSB_SPEED_HIGH) // USB 3.0
  {
      rxagg_usb_size = 0x3; // 16KB
      rxagg_usb_timeout = 0x01;
  } else {
      /* the setting to reduce RX FIFO overflow on USB2.0 and increase rx
     * throughput */
      rxagg_usb_size = 0x1; // 8KB
      rxagg_usb_timeout = 0x01;
  }

  GetChipOutEP8812();

  uint8_t eeValue = rtw_read8(REG_9346CR);
  EepromOrEfuse = (eeValue & BOOT_FROM_EEPROM) != 0;
  AutoloadFailFlag = (eeValue & EEPROM_EN) == 0;

  _logger->info("Boot from {}, Autoload {} !",
                EepromOrEfuse ? "EEPROM" : "EFUSE",
                (AutoloadFailFlag ? "Fail" : "OK"));
}

/*
$ lsusb -v -d 0bda:8812
      Endpoint Descriptor:
        bLength                 7
        bDescriptorType         5
        bEndpointAddress     0x81  EP 1 IN
        bmAttributes            2
          Transfer Type            Bulk
          Synch Type               None
          Usage Type               Data
        wMaxPacketSize     0x0200  1x 512 bytes
        bInterval               0
*/

bool RtlUsbAdapter::WriteBytes(uint16_t reg_num, uint8_t *ptr, size_t size) {
  if (libusb_control_transfer(_dev_handle, REALTEK_USB_VENQT_WRITE, 5, reg_num,
                              0, ptr, size, USB_TIMEOUT) == size) {
    return true;
  }
  return false;
}

void RtlUsbAdapter::rtl8812au_hw_reset() {
  uint32_t reg_val = 0;

  if ((rtw_read8(REG_MCUFWDL) & BIT7) != 0) {
    _8051Reset8812();
    rtw_write8(REG_MCUFWDL, 0x00);

    /* before BB reset should do clock gated */
    rtw_write32(rFPGA0_XCD_RFPara, rtw_read32(rFPGA0_XCD_RFPara) | (BIT6));

    /* reset BB */
    reg_val = rtw_read8(REG_SYS_FUNC_EN);
    reg_val = (uint8_t)(reg_val & ~(BIT0 | BIT1));
    rtw_write8(REG_SYS_FUNC_EN, (uint8_t)reg_val);

    /* reset RF */
    rtw_write8(REG_RF_CTRL, 0);

    /* reset TRX path */
    rtw_write16(REG_CR, 0);

    /* reset MAC */
    reg_val = rtw_read8(REG_APS_FSMCO + 1);
    reg_val |= BIT1;
    rtw_write8(REG_APS_FSMCO + 1,
               (uint8_t)reg_val); /* reg0x5[1] ,auto FSM off */

    reg_val = rtw_read8(REG_APS_FSMCO + 1);

    /* check if   reg0x5[1] auto cleared */
    while ((reg_val & BIT1) != 0) {
      std::this_thread::sleep_for(1ms);
      reg_val = rtw_read8(REG_APS_FSMCO + 1);
    }

    reg_val |= BIT0;
    rtw_write8(REG_APS_FSMCO + 1,
               (uint8_t)reg_val); /* reg0x5[0] ,auto FSM on */

    reg_val = rtw_read8(REG_SYS_FUNC_EN + 1);
    reg_val = (uint8_t)(reg_val & ~(BIT4 | BIT7));
    rtw_write8(REG_SYS_FUNC_EN + 1, (uint8_t)reg_val);
    reg_val = rtw_read8(REG_SYS_FUNC_EN + 1);
    reg_val = (uint8_t)(reg_val | BIT4 | BIT7);
    rtw_write8(REG_SYS_FUNC_EN + 1, (uint8_t)reg_val);
  }
}

void RtlUsbAdapter::_8051Reset8812() {
  uint8_t u1bTmp, u1bTmp2;

  /* Reset MCU IO Wrapper- sugggest by SD1-Gimmy */
  u1bTmp2 = rtw_read8(REG_RSV_CTRL);
  rtw_write8(REG_RSV_CTRL, (uint8_t)(u1bTmp2 & (~BIT1)));
  u1bTmp2 = rtw_read8(REG_RSV_CTRL + 1);
  rtw_write8(REG_RSV_CTRL + 1, (uint8_t)(u1bTmp2 & (~BIT3)));

  u1bTmp = rtw_read8(REG_SYS_FUNC_EN + 1);
  rtw_write8(REG_SYS_FUNC_EN + 1, (uint8_t)(u1bTmp & (~BIT2)));

  /* Enable MCU IO Wrapper */
  u1bTmp2 = rtw_read8(REG_RSV_CTRL);
  rtw_write8(REG_RSV_CTRL, (uint8_t)(u1bTmp2 & (~BIT1)));
  u1bTmp2 = rtw_read8(REG_RSV_CTRL + 1);
  rtw_write8(REG_RSV_CTRL + 1, (uint8_t)(u1bTmp2 | (BIT3)));

  rtw_write8(REG_SYS_FUNC_EN + 1, (uint8_t)(u1bTmp | (BIT2)));

  _logger->info("=====> _8051Reset8812(): 8051 reset success .");
}

/*  11/16/2008 MH Read one byte from real Efuse. */
uint8_t RtlUsbAdapter::efuse_OneByteRead(uint16_t addr, uint8_t *data) {
  u32 tmpidx = 0;
  u8 bResult;
  u8 readbyte;

  /* -----------------e-fuse reg ctrl --------------------------------- */
  /* address			 */
  rtw_write8(EFUSE_CTRL + 1, (u8)(addr & 0xff));
  rtw_write8(EFUSE_CTRL + 2,
             ((u8)((addr >> 8) & 0x03)) | (rtw_read8(EFUSE_CTRL + 2) & 0xFC));

  /* rtw_write8(pAdapter, EFUSE_CTRL+3,  0x72); */ /* read cmd	 */
  /* Write bit 32 0 */
  readbyte = rtw_read8(EFUSE_CTRL + 3);
  rtw_write8(EFUSE_CTRL + 3, (readbyte & 0x7f));

  while (!(0x80 & rtw_read8(EFUSE_CTRL + 3)) && (tmpidx < 1000)) {
    std::this_thread::sleep_for(1ms);
    tmpidx++;
  }
  if (tmpidx < 100) {
    *data = rtw_read8(EFUSE_CTRL);
    bResult = true;
  } else {
    *data = 0xff;
    bResult = false;
    _logger->error("addr=0x{:x} bResult={} time out 1s !!!", addr, bResult);
    _logger->error("EFUSE_CTRL =0x{:08x} !!!", rtw_read32(EFUSE_CTRL));
  }

  return bResult;
}

void RtlUsbAdapter::ReadEFuseByte(uint16_t _offset, uint8_t *pbuf) {
  uint32_t value32;
  uint8_t readbyte;
  uint16_t retry;

  /* Match the kernel `88XXau` driver's per-iteration EFUSE_TEST clear.
   * Cold-init usbmon diff (2026-05-28, devourer-testrig VM kernel-side
   * vs host devourer-side) shows the kernel does an RD-then-WR sequence
   * at REG_EFUSE_TEST (0x0034) = 0x0000 (16-bit) BEFORE every EFUSE byte
   * read, 312 times per init; devourer never touched 0x0034. We mirror
   * the sequence so the EFUSE state machine sees identical wire shape
   * across all 312 byte reads. Empirically harmless on its own (does
   * NOT fix the RTL8814AU TX-on-air gate per a sniffer run with this
   * patch + bulk-IN drainer enabled) but removes a known concrete
   * wire-level divergence flagged by tools/usbmon_pcap_diff.py. */
  (void)rtw_read16(REG_EFUSE_TEST);
  rtw_write16(REG_EFUSE_TEST, 0x0000);

  /* Write Address */
  rtw_write8(EFUSE_CTRL + 1, (uint8_t)(_offset & 0xff));
  readbyte = rtw_read8(EFUSE_CTRL + 2);
  rtw_write8(EFUSE_CTRL + 2,
             (uint8_t)(((_offset >> 8) & 0x03) | (readbyte & 0xfc)));

  /* Write bit 32 0 */
  readbyte = rtw_read8(EFUSE_CTRL + 3);
  rtw_write8(EFUSE_CTRL + 3, (uint8_t)(readbyte & 0x7f));

  /* Check bit 32 read-ready */
  retry = 0;
  value32 = rtw_read32(EFUSE_CTRL);
  /* while(!(((value32 >> 24) & 0xff) & 0x80)  && (retry<10)) */
  while ((((value32 >> 24) & 0xff) & 0x80) == 0 && (retry < 10000)) {
    value32 = rtw_read32(EFUSE_CTRL);
    retry++;
  }

  /* 20100205 Joseph: Add delay suggested by SD1 Victor. */
  /* This fix the problem that Efuse read error in high temperature condition.
   */
  /* Designer says that there shall be some delay after ready bit is set, or the
   */
  /* result will always stay on last data we read. */

  // TODO: decide to we really need it?
  // std::this_thread::sleep_for(50ms);
  value32 = rtw_read32(EFUSE_CTRL);

  pbuf[0] = (uint8_t)(value32 & 0xff);
}

const char *RtlUsbAdapter::strUsbSpeed() {
  switch (usbSpeed) {
  case LIBUSB_SPEED_UNKNOWN:
    return "UNKNOWN";
  case LIBUSB_SPEED_LOW:
    return "1.5MBit/s";
  case LIBUSB_SPEED_FULL:
    return "12MBit/s";
  case LIBUSB_SPEED_HIGH:
    return "480MBit/s";
  case LIBUSB_SPEED_SUPER:
    return "5000MBit/s";
  case LIBUSB_SPEED_SUPER_PLUS:
    return "10000MBit/s";
  default:
    return NULL;
  }
}

void RtlUsbAdapter::InitDvObj() {
  libusb_device *dev = libusb_get_device(_dev_handle);
  usbSpeed = (enum libusb_speed)libusb_get_device_speed(dev);
  _logger->info("Running USB bus at {}", strUsbSpeed());

  libusb_device_descriptor desc;
  int ret = libusb_get_device_descriptor(dev, &desc);
  if (ret < 0) {
    return;
  }

  for (uint8_t k = 0; k < desc.bNumConfigurations; k++) {
    libusb_config_descriptor *config;
    ret = libusb_get_config_descriptor(dev, k, &config);
    if (LIBUSB_SUCCESS != ret) {
      continue;
    }

    if (!config->bNumInterfaces) {
      continue;
    }
    const libusb_interface *interface = &config->interface[0];

    if (!interface->altsetting) {
      continue;
    }
    const libusb_interface_descriptor *interface_desc =
        &interface->altsetting[0];

    bool found_bulk_in = false;
    for (uint8_t j = 0; j < interface_desc->bNumEndpoints; j++) {
      const libusb_endpoint_descriptor *endpoint = &interface_desc->endpoint[j];
      uint8_t endPointAddr = endpoint->bEndpointAddress;
      const bool is_bulk = (endpoint->bmAttributes & 0b11) ==
                           LIBUSB_ENDPOINT_TRANSFER_TYPE_BULK;
      _logger->info("endpoint[{}]: addr=0x{:X} attrs=0x{:X} bulk={} in={}",
                    (int)j, (int)endPointAddr, (int)endpoint->bmAttributes,
                    is_bulk ? 1 : 0,
                    (endPointAddr & LIBUSB_ENDPOINT_IN) ? 1 : 0);

      if (is_bulk && !(endPointAddr & LIBUSB_ENDPOINT_IN)) {
        numOutPipes++;
        _bulk_out_eps.push_back(endPointAddr);
      }
      /* First bulk IN endpoint wins. 8812AU/8814AU expose 0x81; 8821AU's
       * descriptor offers a different IN endpoint, so libusb's
       * submit_bulk_transfer to 0x81 would return "endpoint not found on any
       * open interface". Capture whatever IN endpoint the chip actually
       * exposes and use it in bulk_read_raw(). */
      if (is_bulk && (endPointAddr & LIBUSB_ENDPOINT_IN) && !found_bulk_in) {
        _bulk_in_ep = endPointAddr;
        found_bulk_in = true;
        _logger->info("selected bulk IN endpoint: 0x{:X}", (int)_bulk_in_ep);
      }
    }
    if (!_bulk_out_eps.empty()) {
      std::string ep_list;
      for (auto ep : _bulk_out_eps) {
        char buf[8];
        snprintf(buf, sizeof(buf), "0x%02X ", ep);
        ep_list += buf;
      }
      _logger->info("bulk OUT endpoints: {}", ep_list);
    }
    /* Clear any HALT state on the bulk IN endpoint. The fwdl sequence and
     * USB reset can leave the IN EP in a stalled state from the chip side;
     * without clear_halt the chip's USB engine would never push RX bytes
     * even though the host's libusb_bulk_transfer succeeds at submission. */
    if (found_bulk_in) {
      int hr = libusb_clear_halt(_dev_handle, _bulk_in_ep);
      _logger->info("libusb_clear_halt(bulk IN 0x{:X}) rc={}", (int)_bulk_in_ep,
                    hr);
    }

    libusb_free_config_descriptor(config);
    break;
  }
}

void RtlUsbAdapter::GetChipOutEP8812() {
  OutEpQueueSel = 0;
  OutEpNumber = 0;

  switch (numOutPipes) {
  case 4:
    OutEpQueueSel = TxSele::TX_SELE_HQ | TxSele::TX_SELE_LQ |
                    TxSele::TX_SELE_NQ | TxSele::TX_SELE_EQ;
    OutEpNumber = 4;
    break;
  case 3:
    OutEpQueueSel =
        TxSele::TX_SELE_HQ | TxSele::TX_SELE_LQ | TxSele::TX_SELE_NQ;
    OutEpNumber = 3;
    break;
  case 2:
    OutEpQueueSel = TxSele::TX_SELE_HQ | TxSele::TX_SELE_NQ;
    OutEpNumber = 2;
    break;
  case 1:
    OutEpQueueSel = TxSele::TX_SELE_HQ;
    OutEpNumber = 1;
    break;
  default:
    break;
  }

  _logger->info("OutEpQueueSel({}), OutEpNumber({})", (int)OutEpQueueSel,
                (int)OutEpNumber);
}

void transfer_callback(struct libusb_transfer *transfer) {
  Logger *_logger = (Logger *)(transfer->user_data);
  if (transfer->status == LIBUSB_TRANSFER_COMPLETED &&
      transfer->actual_length == transfer->length) {
    _logger->debug("Packet {} sent successfully, length: {}", _logger,
                  transfer->length);
  } else {
    _logger->error("Failed to send packet {}, status: {}, actual length: {}",
                   _logger, transfer->status, transfer->actual_length);
  }
  libusb_free_transfer(transfer);
}

bool RtlUsbAdapter::send_packet(uint8_t *packet, size_t length) {

  libusb_transfer *transfer = libusb_alloc_transfer(0);
  if (!transfer) {
    _logger->error("Failed to allocate transfer");
    return false;
  }

  /* TX bulk OUT endpoint selection: DEVOURER_TX_EP env override > first
   * discovered OUT endpoint > historic 8812AU default (0x02). Computed
   * once on first send_packet call; captures `this` to access the
   * descriptor-walked endpoint list from InitDvObj. */
  static const uint8_t tx_ep = [this]() -> uint8_t {
    if (const char *ep_env = std::getenv("DEVOURER_TX_EP")) {
      return static_cast<uint8_t>(std::strtoul(ep_env, nullptr, 0));
    }
    if (!_bulk_out_eps.empty()) {
      return _bulk_out_eps[0];
    }
    return 0x02;
  }();

  /* On the FIRST send only, dump the bulk-OUT bytes to compare against
   * the OOT-driver wire trace. */
  static bool first_pkt_dump = true;
  if (first_pkt_dump) {
    first_pkt_dump = false;
    /* Clear any HALT state on the TX EP. The fwdl process can leave the
     * TX EP in a stalled state from the chip side; without clear_halt the
     * USB controller would NAK every subsequent bulk OUT URB. */
    int chr = libusb_clear_halt(_dev_handle, tx_ep);
    _logger->info("libusb_clear_halt(EP 0x{:02X}) rc={}", (int)tx_ep, chr);
    size_t dump_len = std::min<size_t>(length, 64);
    char hex[64 * 2 + 1] = {0};
    for (size_t k = 0; k < dump_len; ++k) {
      static const char hd[] = "0123456789abcdef";
      hex[2*k]   = hd[packet[k] >> 4];
      hex[2*k+1] = hd[packet[k] & 0xF];
    }
    _logger->info("first TX bulk-OUT len={} bytes: {}", length, hex);
  }

  /* On the FIRST send only, dump chip state via vendor reads. Surfaces any
   * register clobber between init-end and first TX (e.g. SetMonitorChannel
   * could be resetting REG_CR or related). */
  static bool first_dump = true;
  if (first_dump) {
    first_dump = false;
    uint16_t cr = rtw_read16(0x0100);
    uint8_t txpause = rtw_read8(0x0522);
    uint32_t txdma_off_chk = rtw_read32(0x020C);
    uint32_t fwhw_txq = rtw_read32(0x0420);
    uint32_t mcufwdl = rtw_read32(0x0080);
    uint32_t hci_susp = rtw_read32(0xFE10);  /* USB_HCPWM / USB suspend ctrl */
    _logger->info("pre-1st-TX: CR=0x{:04x} TXPAUSE=0x{:02x} TXDMA_OFFC=0x{:08x}",
                  cr, txpause, txdma_off_chk);
    _logger->info("pre-1st-TX: FWHW_TXQ=0x{:08x} MCUFWDL=0x{:08x} HCIPWR=0x{:08x}",
                  fwhw_txq, mcufwdl, hci_susp);
  }

  libusb_fill_bulk_transfer(transfer, _dev_handle, tx_ep, packet, length,
                            transfer_callback, (void *)(_logger.get()),
                            USB_TIMEOUT);
  /* Upstream OOT (rtl8814a/usb/rtl8814au_xmit.c) sets URB_ZERO_PACKET on
   * every TX URB. libusb equivalent: LIBUSB_TRANSFER_ADD_ZERO_PACKET.
   * Without it the chip's SuperSpeed bulk OUT controller can wait
   * indefinitely for transfer-end signaling and NAK every URB until libusb
   * cancels — matches the usbmon trace we captured: 6977 submitted URBs,
   * every completion with status=-2 (ENOENT/cancelled), data_len=0. */
  transfer->flags |= LIBUSB_TRANSFER_ADD_ZERO_PACKET;
  auto start = std::chrono::high_resolution_clock::now();
  int rc = rc = libusb_submit_transfer(transfer);
  auto end = std::chrono::high_resolution_clock::now();
  std::chrono::duration<double, std::milli> elapsed = end - start;
  if (rc == LIBUSB_SUCCESS) {
    _logger->debug("Packet sent successfully, length: {},used time {}ms", length,
                  elapsed.count());
    return true;
  } else {
    _logger->error("Failed to send packet, error code: {}", rc);
    libusb_free_transfer(transfer);
    return false;
  }
}

int RtlUsbAdapter::bulk_send_sync(uint8_t *packet, size_t length,
                                  int timeout_ms) {
  return bulk_send_sync_ep(0x02, packet, length, timeout_ms);
}

int RtlUsbAdapter::bulk_send_sync_ep(uint8_t ep, uint8_t *packet, size_t length,
                                     int timeout_ms) {
  /* No libusb_clear_halt here. rtw88_8814au's usbmon shows the first bulk
   * OUT is preceded by 0 CLEAR_FEATUREs; later CLEAR_FEATUREs happen during
   * normal TX-queue operation, not the per-send hot path. Resetting the
   * data toggle bit corrupts the chip's state machine. */
  int actual = 0;
  int rc = libusb_bulk_transfer(_dev_handle, ep, packet,
                                static_cast<int>(length), &actual, timeout_ms);
  if (rc != LIBUSB_SUCCESS) {
    _logger->error("bulk_send EP {} FAIL rc={} got {}/{}", (int)ep, rc,
                   actual, (int)length);
    return rc;
  }
  _logger->info("bulk_send EP {} OK {} bytes", (int)ep, actual);
  return actual;
}

void RtlUsbAdapter::phy_set_bb_reg(uint16_t regAddr, uint32_t bitMask,
                                   uint32_t data) {
  PHY_SetBBReg8812(regAddr, bitMask, data);
}

void RtlUsbAdapter::PHY_SetBBReg8812(uint16_t regAddr, uint32_t bitMask,
                                     uint32_t dataOriginal) {
  uint32_t data = dataOriginal;
  if (bitMask != bMaskDWord) {
    /* if not "double word" write */
    auto OriginalValue = rtw_read32(regAddr);
    auto BitShift = PHY_CalculateBitShift(bitMask);
    data = ((OriginalValue) & (~bitMask)) |
           (((dataOriginal << (int)BitShift)) & bitMask);
  }

  rtw_write32(regAddr, data);

  /* RTW_INFO("BBW MASK=0x%x Addr[0x%x]=0x%x\n", BitMask, RegAddr, Data); */
}
