<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro pads_qspi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro pads_qspi.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1410c1ffba38a05516c79f99334c43ae" id="r_a1410c1ffba38a05516c79f99334c43ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1410c1ffba38a05516c79f99334c43ae">PADS_QSPI_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a1410c1ffba38a05516c79f99334c43ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab561d06d590b4032277e49b2c7ded07e" id="r_ab561d06d590b4032277e49b2c7ded07e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab561d06d590b4032277e49b2c7ded07e">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab561d06d590b4032277e49b2c7ded07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb3dfdd9cf301af8a6b61faaedf019d" id="r_a0cb3dfdd9cf301af8a6b61faaedf019d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0cb3dfdd9cf301af8a6b61faaedf019d">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a0cb3dfdd9cf301af8a6b61faaedf019d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9180826006bba0747146351c5b56ba87" id="r_a9180826006bba0747146351c5b56ba87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9180826006bba0747146351c5b56ba87">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9180826006bba0747146351c5b56ba87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f86876e20412c8b68353a2dd82c16a" id="r_af3f86876e20412c8b68353a2dd82c16a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af3f86876e20412c8b68353a2dd82c16a">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af3f86876e20412c8b68353a2dd82c16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3dbe03a22212826388d1cdc80f2234" id="r_a2e3dbe03a22212826388d1cdc80f2234"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2e3dbe03a22212826388d1cdc80f2234">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2e3dbe03a22212826388d1cdc80f2234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a55a612d2185631dd713c15c5770c48" id="r_a3a55a612d2185631dd713c15c5770c48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a55a612d2185631dd713c15c5770c48">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3a55a612d2185631dd713c15c5770c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dd6eb5bc0811a8664b15feb3ef5d8f" id="r_a10dd6eb5bc0811a8664b15feb3ef5d8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a10dd6eb5bc0811a8664b15feb3ef5d8f">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a10dd6eb5bc0811a8664b15feb3ef5d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a552f5361e599088d00c67498532fbc" id="r_a3a552f5361e599088d00c67498532fbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a552f5361e599088d00c67498532fbc">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3a552f5361e599088d00c67498532fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0f34f42107a3cb591bcc6132d059f7" id="r_a9e0f34f42107a3cb591bcc6132d059f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9e0f34f42107a3cb591bcc6132d059f7">PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a9e0f34f42107a3cb591bcc6132d059f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ecfff8d5cf701012e7d2e5dc9c35f3" id="r_ab1ecfff8d5cf701012e7d2e5dc9c35f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab1ecfff8d5cf701012e7d2e5dc9c35f3">PADS_QSPI_GPIO_QSPI_SCLK_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab1ecfff8d5cf701012e7d2e5dc9c35f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae329a79d1dc76641a720a812e0417b88" id="r_ae329a79d1dc76641a720a812e0417b88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae329a79d1dc76641a720a812e0417b88">PADS_QSPI_GPIO_QSPI_SCLK_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ae329a79d1dc76641a720a812e0417b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8bbddc2160252071c80ddbfa3e6ec1f" id="r_ae8bbddc2160252071c80ddbfa3e6ec1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae8bbddc2160252071c80ddbfa3e6ec1f">PADS_QSPI_GPIO_QSPI_SCLK_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae8bbddc2160252071c80ddbfa3e6ec1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda597f585be429987f79077e151f593" id="r_abda597f585be429987f79077e151f593"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abda597f585be429987f79077e151f593">PADS_QSPI_GPIO_QSPI_SCLK_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:abda597f585be429987f79077e151f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a8b31359ae024263b56250378b3796" id="r_a44a8b31359ae024263b56250378b3796"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a44a8b31359ae024263b56250378b3796">PADS_QSPI_GPIO_QSPI_SCLK_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a44a8b31359ae024263b56250378b3796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9d76cee0d1b842400cbde707a1660a" id="r_a0d9d76cee0d1b842400cbde707a1660a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0d9d76cee0d1b842400cbde707a1660a">PADS_QSPI_GPIO_QSPI_SCLK_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0d9d76cee0d1b842400cbde707a1660a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dba18b03adab958a08521f2ff746be3" id="r_a2dba18b03adab958a08521f2ff746be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2dba18b03adab958a08521f2ff746be3">PADS_QSPI_GPIO_QSPI_SCLK_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a2dba18b03adab958a08521f2ff746be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58cf25ebeb007d1780a5a8dd1c0b8c2d" id="r_a58cf25ebeb007d1780a5a8dd1c0b8c2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a58cf25ebeb007d1780a5a8dd1c0b8c2d">PADS_QSPI_GPIO_QSPI_SCLK_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a58cf25ebeb007d1780a5a8dd1c0b8c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60441ea02631bcbf9b6a8c66fa13e7fe" id="r_a60441ea02631bcbf9b6a8c66fa13e7fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a60441ea02631bcbf9b6a8c66fa13e7fe">PADS_QSPI_GPIO_QSPI_SCLK_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a60441ea02631bcbf9b6a8c66fa13e7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a06042d144da9d1e4877979e47b377" id="r_a59a06042d144da9d1e4877979e47b377"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a59a06042d144da9d1e4877979e47b377">PADS_QSPI_GPIO_QSPI_SCLK_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a59a06042d144da9d1e4877979e47b377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe90d06bf69a1237b79fcb3ecef2248a" id="r_abe90d06bf69a1237b79fcb3ecef2248a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abe90d06bf69a1237b79fcb3ecef2248a">PADS_QSPI_GPIO_QSPI_SCLK_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abe90d06bf69a1237b79fcb3ecef2248a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8295d90b79200181d6110476adc93683" id="r_a8295d90b79200181d6110476adc93683"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8295d90b79200181d6110476adc93683">PADS_QSPI_GPIO_QSPI_SCLK_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a8295d90b79200181d6110476adc93683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9ef53659389f6313b3fa712c5e63c1" id="r_a8a9ef53659389f6313b3fa712c5e63c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8a9ef53659389f6313b3fa712c5e63c1">PADS_QSPI_GPIO_QSPI_SCLK_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8a9ef53659389f6313b3fa712c5e63c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4bdc3137ad88cda78d94dfcbfe46cc" id="r_a4e4bdc3137ad88cda78d94dfcbfe46cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4e4bdc3137ad88cda78d94dfcbfe46cc">PADS_QSPI_GPIO_QSPI_SCLK_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4e4bdc3137ad88cda78d94dfcbfe46cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff33776ac2ba51f533044e38cbfd68b" id="r_a4ff33776ac2ba51f533044e38cbfd68b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4ff33776ac2ba51f533044e38cbfd68b">PADS_QSPI_GPIO_QSPI_SCLK_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4ff33776ac2ba51f533044e38cbfd68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86cea4bbf9bbc0456c3d2b504fc7c756" id="r_a86cea4bbf9bbc0456c3d2b504fc7c756"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a86cea4bbf9bbc0456c3d2b504fc7c756">PADS_QSPI_GPIO_QSPI_SCLK_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a86cea4bbf9bbc0456c3d2b504fc7c756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b344f238fe85d8ba5fff868fee09c74" id="r_a0b344f238fe85d8ba5fff868fee09c74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0b344f238fe85d8ba5fff868fee09c74">PADS_QSPI_GPIO_QSPI_SCLK_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0b344f238fe85d8ba5fff868fee09c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fbdd9ea9d5742a20f11decf0c348d84" id="r_a4fbdd9ea9d5742a20f11decf0c348d84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4fbdd9ea9d5742a20f11decf0c348d84">PADS_QSPI_GPIO_QSPI_SCLK_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a4fbdd9ea9d5742a20f11decf0c348d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cac1423bd4f11286174619e0ba88cc7" id="r_a4cac1423bd4f11286174619e0ba88cc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4cac1423bd4f11286174619e0ba88cc7">PADS_QSPI_GPIO_QSPI_SCLK_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4cac1423bd4f11286174619e0ba88cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37951d91e0ada4e3823da4da1f1c521b" id="r_a37951d91e0ada4e3823da4da1f1c521b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a37951d91e0ada4e3823da4da1f1c521b">PADS_QSPI_GPIO_QSPI_SCLK_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a37951d91e0ada4e3823da4da1f1c521b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02cba116c2f696c55016eb83eec6047" id="r_aa02cba116c2f696c55016eb83eec6047"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa02cba116c2f696c55016eb83eec6047">PADS_QSPI_GPIO_QSPI_SCLK_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa02cba116c2f696c55016eb83eec6047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2302df76bad018cfb6997c95ed5aa40b" id="r_a2302df76bad018cfb6997c95ed5aa40b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2302df76bad018cfb6997c95ed5aa40b">PADS_QSPI_GPIO_QSPI_SCLK_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2302df76bad018cfb6997c95ed5aa40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f599eaa3fc64cfa8775d37a83f6ea71" id="r_a7f599eaa3fc64cfa8775d37a83f6ea71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7f599eaa3fc64cfa8775d37a83f6ea71">PADS_QSPI_GPIO_QSPI_SCLK_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7f599eaa3fc64cfa8775d37a83f6ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fc7a17eb20c60d1ca8f29fffc562f0" id="r_aa5fc7a17eb20c60d1ca8f29fffc562f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa5fc7a17eb20c60d1ca8f29fffc562f0">PADS_QSPI_GPIO_QSPI_SCLK_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa5fc7a17eb20c60d1ca8f29fffc562f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c77ed8a1feb6b4bb336da9607d97cd" id="r_a71c77ed8a1feb6b4bb336da9607d97cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a71c77ed8a1feb6b4bb336da9607d97cd">PADS_QSPI_GPIO_QSPI_SCLK_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a71c77ed8a1feb6b4bb336da9607d97cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1555df5d6174385952921c5e91f625ad" id="r_a1555df5d6174385952921c5e91f625ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1555df5d6174385952921c5e91f625ad">PADS_QSPI_GPIO_QSPI_SCLK_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1555df5d6174385952921c5e91f625ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5974b38b92460b3eecc636f28a8fdc1c" id="r_a5974b38b92460b3eecc636f28a8fdc1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5974b38b92460b3eecc636f28a8fdc1c">PADS_QSPI_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000156)</td></tr>
<tr class="separator:a5974b38b92460b3eecc636f28a8fdc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71736f1d0ea2a388b4f99e9f5d126dd" id="r_af71736f1d0ea2a388b4f99e9f5d126dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af71736f1d0ea2a388b4f99e9f5d126dd">PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af71736f1d0ea2a388b4f99e9f5d126dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdc57b6dc0ba7511c90476a7fde6ee1" id="r_acfdc57b6dc0ba7511c90476a7fde6ee1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acfdc57b6dc0ba7511c90476a7fde6ee1">PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:acfdc57b6dc0ba7511c90476a7fde6ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88dc77fde3687932b5a229039ad43d45" id="r_a88dc77fde3687932b5a229039ad43d45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a88dc77fde3687932b5a229039ad43d45">PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a88dc77fde3687932b5a229039ad43d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e10c332c6ab9ec4f14de3682aa9fe4" id="r_af1e10c332c6ab9ec4f14de3682aa9fe4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af1e10c332c6ab9ec4f14de3682aa9fe4">PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af1e10c332c6ab9ec4f14de3682aa9fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824961230f637f6c4ad18ca000349961" id="r_a824961230f637f6c4ad18ca000349961"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a824961230f637f6c4ad18ca000349961">PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a824961230f637f6c4ad18ca000349961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9c2a139dbfadfcef539530e3e5fa52" id="r_a5b9c2a139dbfadfcef539530e3e5fa52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b9c2a139dbfadfcef539530e3e5fa52">PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5b9c2a139dbfadfcef539530e3e5fa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1eb83a0c6ac13c486e41c03f8ce414" id="r_aaf1eb83a0c6ac13c486e41c03f8ce414"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaf1eb83a0c6ac13c486e41c03f8ce414">PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aaf1eb83a0c6ac13c486e41c03f8ce414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bcff0a14709e167d4468ab6a537bed" id="r_ac2bcff0a14709e167d4468ab6a537bed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac2bcff0a14709e167d4468ab6a537bed">PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac2bcff0a14709e167d4468ab6a537bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a25e066cbc41631b63a4cd1d97e2f0d" id="r_a3a25e066cbc41631b63a4cd1d97e2f0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a25e066cbc41631b63a4cd1d97e2f0d">PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3a25e066cbc41631b63a4cd1d97e2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c36a247fea8b90f65d740ad8c86bc6" id="r_a98c36a247fea8b90f65d740ad8c86bc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a98c36a247fea8b90f65d740ad8c86bc6">PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a98c36a247fea8b90f65d740ad8c86bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bfbac8cf24bbe8f0b2be4a0a0bfac9" id="r_ab7bfbac8cf24bbe8f0b2be4a0a0bfac9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab7bfbac8cf24bbe8f0b2be4a0a0bfac9">PADS_QSPI_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ab7bfbac8cf24bbe8f0b2be4a0a0bfac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e3cb107b7bd8e09e437db08908e7ff" id="r_ac0e3cb107b7bd8e09e437db08908e7ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac0e3cb107b7bd8e09e437db08908e7ff">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac0e3cb107b7bd8e09e437db08908e7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467c7c14c69f4953c2d017103a3f83d9" id="r_a467c7c14c69f4953c2d017103a3f83d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a467c7c14c69f4953c2d017103a3f83d9">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a467c7c14c69f4953c2d017103a3f83d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9a92d8a8fb5880f806f5a18cf78c91" id="r_afd9a92d8a8fb5880f806f5a18cf78c91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afd9a92d8a8fb5880f806f5a18cf78c91">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:afd9a92d8a8fb5880f806f5a18cf78c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe0664f6034d5972b2b9decefdaa48d" id="r_abbe0664f6034d5972b2b9decefdaa48d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abbe0664f6034d5972b2b9decefdaa48d">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:abbe0664f6034d5972b2b9decefdaa48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79714425aafe572003c91350818fa0eb" id="r_a79714425aafe572003c91350818fa0eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a79714425aafe572003c91350818fa0eb">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a79714425aafe572003c91350818fa0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8681fb6958e47b3daa6eed2330529565" id="r_a8681fb6958e47b3daa6eed2330529565"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8681fb6958e47b3daa6eed2330529565">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a8681fb6958e47b3daa6eed2330529565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526e264041a61cfaa8ccaa8d36e1164a" id="r_a526e264041a61cfaa8ccaa8d36e1164a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a526e264041a61cfaa8ccaa8d36e1164a">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a526e264041a61cfaa8ccaa8d36e1164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2011bddeefd44aa96572d0c6610223a7" id="r_a2011bddeefd44aa96572d0c6610223a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2011bddeefd44aa96572d0c6610223a7">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2011bddeefd44aa96572d0c6610223a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac046117096c561771934eba2401f2d56" id="r_ac046117096c561771934eba2401f2d56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac046117096c561771934eba2401f2d56">PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ac046117096c561771934eba2401f2d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17469582558bd51ca1506a76371d96f2" id="r_a17469582558bd51ca1506a76371d96f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a17469582558bd51ca1506a76371d96f2">PADS_QSPI_GPIO_QSPI_SD0_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a17469582558bd51ca1506a76371d96f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421168fe567061e71008196f21049e29" id="r_a421168fe567061e71008196f21049e29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a421168fe567061e71008196f21049e29">PADS_QSPI_GPIO_QSPI_SD0_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a421168fe567061e71008196f21049e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8b47fc49da9cef2e9ecca09adbe822" id="r_acd8b47fc49da9cef2e9ecca09adbe822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acd8b47fc49da9cef2e9ecca09adbe822">PADS_QSPI_GPIO_QSPI_SD0_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:acd8b47fc49da9cef2e9ecca09adbe822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53a404aa1636124495a7e884ecffe49" id="r_ab53a404aa1636124495a7e884ecffe49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab53a404aa1636124495a7e884ecffe49">PADS_QSPI_GPIO_QSPI_SD0_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab53a404aa1636124495a7e884ecffe49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8611800c6134a11c79fc25e8c0a9e6" id="r_a1d8611800c6134a11c79fc25e8c0a9e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1d8611800c6134a11c79fc25e8c0a9e6">PADS_QSPI_GPIO_QSPI_SD0_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1d8611800c6134a11c79fc25e8c0a9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3643ab381aa6de12b45733669490e6" id="r_adf3643ab381aa6de12b45733669490e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adf3643ab381aa6de12b45733669490e6">PADS_QSPI_GPIO_QSPI_SD0_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf3643ab381aa6de12b45733669490e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69ca8925e098a859096effd6c18181b" id="r_ae69ca8925e098a859096effd6c18181b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae69ca8925e098a859096effd6c18181b">PADS_QSPI_GPIO_QSPI_SD0_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae69ca8925e098a859096effd6c18181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac22ca7c299ce887ab8bcc4934aa9f223" id="r_ac22ca7c299ce887ab8bcc4934aa9f223"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac22ca7c299ce887ab8bcc4934aa9f223">PADS_QSPI_GPIO_QSPI_SD0_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac22ca7c299ce887ab8bcc4934aa9f223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619c5b1707d50a9126af5f1ae0d3c6f1" id="r_a619c5b1707d50a9126af5f1ae0d3c6f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a619c5b1707d50a9126af5f1ae0d3c6f1">PADS_QSPI_GPIO_QSPI_SD0_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a619c5b1707d50a9126af5f1ae0d3c6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9be7caf4e3691da67acfd86eddd0d0" id="r_a3f9be7caf4e3691da67acfd86eddd0d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3f9be7caf4e3691da67acfd86eddd0d0">PADS_QSPI_GPIO_QSPI_SD0_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3f9be7caf4e3691da67acfd86eddd0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f4fb9fd611b76541df0891d4d72c90" id="r_a81f4fb9fd611b76541df0891d4d72c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a81f4fb9fd611b76541df0891d4d72c90">PADS_QSPI_GPIO_QSPI_SD0_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a81f4fb9fd611b76541df0891d4d72c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed04a37d80711964469d4a9a034531a9" id="r_aed04a37d80711964469d4a9a034531a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aed04a37d80711964469d4a9a034531a9">PADS_QSPI_GPIO_QSPI_SD0_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aed04a37d80711964469d4a9a034531a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcee84e89024ac4a4a246347e661393" id="r_afbcee84e89024ac4a4a246347e661393"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afbcee84e89024ac4a4a246347e661393">PADS_QSPI_GPIO_QSPI_SD0_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afbcee84e89024ac4a4a246347e661393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30087ba22ccacfd60dde74c581bd4d65" id="r_a30087ba22ccacfd60dde74c581bd4d65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a30087ba22ccacfd60dde74c581bd4d65">PADS_QSPI_GPIO_QSPI_SD0_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a30087ba22ccacfd60dde74c581bd4d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af263ee23cb4bcbb3d90dae4d10020f60" id="r_af263ee23cb4bcbb3d90dae4d10020f60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af263ee23cb4bcbb3d90dae4d10020f60">PADS_QSPI_GPIO_QSPI_SD0_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af263ee23cb4bcbb3d90dae4d10020f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52055db30eaca49ccb18c701c3b38a6d" id="r_a52055db30eaca49ccb18c701c3b38a6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a52055db30eaca49ccb18c701c3b38a6d">PADS_QSPI_GPIO_QSPI_SD0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a52055db30eaca49ccb18c701c3b38a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7444c763bd0b34f76733d839bf50965c" id="r_a7444c763bd0b34f76733d839bf50965c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7444c763bd0b34f76733d839bf50965c">PADS_QSPI_GPIO_QSPI_SD0_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7444c763bd0b34f76733d839bf50965c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569f9018dbb9cf533f1049607293ffb2" id="r_a569f9018dbb9cf533f1049607293ffb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a569f9018dbb9cf533f1049607293ffb2">PADS_QSPI_GPIO_QSPI_SD0_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a569f9018dbb9cf533f1049607293ffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63608ad7c8b6f19a09c01c38f6421f23" id="r_a63608ad7c8b6f19a09c01c38f6421f23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a63608ad7c8b6f19a09c01c38f6421f23">PADS_QSPI_GPIO_QSPI_SD0_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a63608ad7c8b6f19a09c01c38f6421f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53084d6d39564fa10097262ee743467" id="r_ac53084d6d39564fa10097262ee743467"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac53084d6d39564fa10097262ee743467">PADS_QSPI_GPIO_QSPI_SD0_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac53084d6d39564fa10097262ee743467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb897bda48f0b3829ca5805003220aa" id="r_aedb897bda48f0b3829ca5805003220aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aedb897bda48f0b3829ca5805003220aa">PADS_QSPI_GPIO_QSPI_SD0_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aedb897bda48f0b3829ca5805003220aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e694e39583e68f0e5ddfd7156e94e0" id="r_a39e694e39583e68f0e5ddfd7156e94e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a39e694e39583e68f0e5ddfd7156e94e0">PADS_QSPI_GPIO_QSPI_SD0_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a39e694e39583e68f0e5ddfd7156e94e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f55996ce8342a87d9d389948238150" id="r_ac7f55996ce8342a87d9d389948238150"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac7f55996ce8342a87d9d389948238150">PADS_QSPI_GPIO_QSPI_SD0_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ac7f55996ce8342a87d9d389948238150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b8168a3a0445a836fa988dbfc5803d" id="r_a31b8168a3a0445a836fa988dbfc5803d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a31b8168a3a0445a836fa988dbfc5803d">PADS_QSPI_GPIO_QSPI_SD0_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a31b8168a3a0445a836fa988dbfc5803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2d7d5ed4ba54b4d544c79333d15bd9" id="r_aab2d7d5ed4ba54b4d544c79333d15bd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aab2d7d5ed4ba54b4d544c79333d15bd9">PADS_QSPI_GPIO_QSPI_SD0_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aab2d7d5ed4ba54b4d544c79333d15bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3ca69b57620e4d435740bb878ec4a4" id="r_a3e3ca69b57620e4d435740bb878ec4a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3e3ca69b57620e4d435740bb878ec4a4">PADS_QSPI_GPIO_QSPI_SD0_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3e3ca69b57620e4d435740bb878ec4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47430955bce3ce5a0eda6496fcfc337" id="r_ac47430955bce3ce5a0eda6496fcfc337"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac47430955bce3ce5a0eda6496fcfc337">PADS_QSPI_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000156)</td></tr>
<tr class="separator:ac47430955bce3ce5a0eda6496fcfc337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e7a0cc02521852bce68e40c5b34c28" id="r_a14e7a0cc02521852bce68e40c5b34c28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a14e7a0cc02521852bce68e40c5b34c28">PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a14e7a0cc02521852bce68e40c5b34c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c3cd383eb99f48b3806ac4ddf0a1ec" id="r_a25c3cd383eb99f48b3806ac4ddf0a1ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a25c3cd383eb99f48b3806ac4ddf0a1ec">PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a25c3cd383eb99f48b3806ac4ddf0a1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a8229769a209b75a294661c4529bb6" id="r_a19a8229769a209b75a294661c4529bb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a19a8229769a209b75a294661c4529bb6">PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a19a8229769a209b75a294661c4529bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c9c8732c5b9e3140d875d8c1931c75" id="r_aa3c9c8732c5b9e3140d875d8c1931c75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa3c9c8732c5b9e3140d875d8c1931c75">PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa3c9c8732c5b9e3140d875d8c1931c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5122263a3f388ea40ff7cefb3f7b80fe" id="r_a5122263a3f388ea40ff7cefb3f7b80fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5122263a3f388ea40ff7cefb3f7b80fe">PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5122263a3f388ea40ff7cefb3f7b80fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c91b544b5ed543c7683c1331f3adbf3" id="r_a1c91b544b5ed543c7683c1331f3adbf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1c91b544b5ed543c7683c1331f3adbf3">PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1c91b544b5ed543c7683c1331f3adbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ea837ee520449aa86c5b896215a065" id="r_a22ea837ee520449aa86c5b896215a065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a22ea837ee520449aa86c5b896215a065">PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a22ea837ee520449aa86c5b896215a065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578ac1130128bd46f6d03de6d1485ad1" id="r_a578ac1130128bd46f6d03de6d1485ad1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a578ac1130128bd46f6d03de6d1485ad1">PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a578ac1130128bd46f6d03de6d1485ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2986ebceef1e2af9e317b8bb2997758c" id="r_a2986ebceef1e2af9e317b8bb2997758c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2986ebceef1e2af9e317b8bb2997758c">PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2986ebceef1e2af9e317b8bb2997758c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56039531bbfd9d511b7600dc736205a2" id="r_a56039531bbfd9d511b7600dc736205a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a56039531bbfd9d511b7600dc736205a2">PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a56039531bbfd9d511b7600dc736205a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab851a18997309738d80dbfc76e577a63" id="r_ab851a18997309738d80dbfc76e577a63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab851a18997309738d80dbfc76e577a63">PADS_QSPI_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:ab851a18997309738d80dbfc76e577a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af174538404ced8974c2a6a3a7cc6e27b" id="r_af174538404ced8974c2a6a3a7cc6e27b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af174538404ced8974c2a6a3a7cc6e27b">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af174538404ced8974c2a6a3a7cc6e27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f80a31650822c263fee37d356c0303c" id="r_a4f80a31650822c263fee37d356c0303c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4f80a31650822c263fee37d356c0303c">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a4f80a31650822c263fee37d356c0303c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b04d2a2712cf6545d8310ecc36ce77" id="r_a31b04d2a2712cf6545d8310ecc36ce77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a31b04d2a2712cf6545d8310ecc36ce77">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a31b04d2a2712cf6545d8310ecc36ce77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58cb752633bd4a1ef9407b310cfad81f" id="r_a58cb752633bd4a1ef9407b310cfad81f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a58cb752633bd4a1ef9407b310cfad81f">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a58cb752633bd4a1ef9407b310cfad81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529ae4b3acb993c44596372fbe2f875b" id="r_a529ae4b3acb993c44596372fbe2f875b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a529ae4b3acb993c44596372fbe2f875b">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a529ae4b3acb993c44596372fbe2f875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e469313b64df9599f8c84d5a8eecfcf" id="r_a0e469313b64df9599f8c84d5a8eecfcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0e469313b64df9599f8c84d5a8eecfcf">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a0e469313b64df9599f8c84d5a8eecfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7d8c9deaec34721097bbd733d3f981" id="r_a7a7d8c9deaec34721097bbd733d3f981"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7a7d8c9deaec34721097bbd733d3f981">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7a7d8c9deaec34721097bbd733d3f981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5f2f0a26e0afd485f4a4454bd64a2f" id="r_a8e5f2f0a26e0afd485f4a4454bd64a2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8e5f2f0a26e0afd485f4a4454bd64a2f">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8e5f2f0a26e0afd485f4a4454bd64a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c12826eba565561a742dfbb8dc6db4f" id="r_a2c12826eba565561a742dfbb8dc6db4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2c12826eba565561a742dfbb8dc6db4f">PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a2c12826eba565561a742dfbb8dc6db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b4b81d289afa51f53e0cd33fb84383" id="r_a09b4b81d289afa51f53e0cd33fb84383"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a09b4b81d289afa51f53e0cd33fb84383">PADS_QSPI_GPIO_QSPI_SD1_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a09b4b81d289afa51f53e0cd33fb84383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ef8b3646dbbe250d735be6878ab414" id="r_a82ef8b3646dbbe250d735be6878ab414"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a82ef8b3646dbbe250d735be6878ab414">PADS_QSPI_GPIO_QSPI_SD1_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a82ef8b3646dbbe250d735be6878ab414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12c29b5b8a7c74e011fcc61c74cadc8" id="r_ae12c29b5b8a7c74e011fcc61c74cadc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae12c29b5b8a7c74e011fcc61c74cadc8">PADS_QSPI_GPIO_QSPI_SD1_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae12c29b5b8a7c74e011fcc61c74cadc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f03c55b6c33a3bb8093d6351e81e007" id="r_a9f03c55b6c33a3bb8093d6351e81e007"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9f03c55b6c33a3bb8093d6351e81e007">PADS_QSPI_GPIO_QSPI_SD1_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9f03c55b6c33a3bb8093d6351e81e007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907739486a8e75b4a5b2ed00dfe4ab83" id="r_a907739486a8e75b4a5b2ed00dfe4ab83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a907739486a8e75b4a5b2ed00dfe4ab83">PADS_QSPI_GPIO_QSPI_SD1_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a907739486a8e75b4a5b2ed00dfe4ab83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600f51ce5bbea3692b9c1d7d2937c280" id="r_a600f51ce5bbea3692b9c1d7d2937c280"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a600f51ce5bbea3692b9c1d7d2937c280">PADS_QSPI_GPIO_QSPI_SD1_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a600f51ce5bbea3692b9c1d7d2937c280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955331262f105dcebcac5e8bc61acc97" id="r_a955331262f105dcebcac5e8bc61acc97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a955331262f105dcebcac5e8bc61acc97">PADS_QSPI_GPIO_QSPI_SD1_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a955331262f105dcebcac5e8bc61acc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d618915f764502f4e969b6929b7aeb7" id="r_a5d618915f764502f4e969b6929b7aeb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5d618915f764502f4e969b6929b7aeb7">PADS_QSPI_GPIO_QSPI_SD1_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5d618915f764502f4e969b6929b7aeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbb63c51d6724f4f2776019827e588d" id="r_a2cbb63c51d6724f4f2776019827e588d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2cbb63c51d6724f4f2776019827e588d">PADS_QSPI_GPIO_QSPI_SD1_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2cbb63c51d6724f4f2776019827e588d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11f91a133322311bdc4dc7a7ac43014" id="r_ab11f91a133322311bdc4dc7a7ac43014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab11f91a133322311bdc4dc7a7ac43014">PADS_QSPI_GPIO_QSPI_SD1_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab11f91a133322311bdc4dc7a7ac43014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351814ae075ff7da517ce6fd0c0c406d" id="r_a351814ae075ff7da517ce6fd0c0c406d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a351814ae075ff7da517ce6fd0c0c406d">PADS_QSPI_GPIO_QSPI_SD1_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a351814ae075ff7da517ce6fd0c0c406d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32666997dafd9a17d18e9040ab9f6bd" id="r_af32666997dafd9a17d18e9040ab9f6bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af32666997dafd9a17d18e9040ab9f6bd">PADS_QSPI_GPIO_QSPI_SD1_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af32666997dafd9a17d18e9040ab9f6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b4873b7f87a62346e57c85b1cbc55e" id="r_a11b4873b7f87a62346e57c85b1cbc55e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a11b4873b7f87a62346e57c85b1cbc55e">PADS_QSPI_GPIO_QSPI_SD1_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a11b4873b7f87a62346e57c85b1cbc55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61d5c95ad256350301f32a4f44c7e7e" id="r_ae61d5c95ad256350301f32a4f44c7e7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae61d5c95ad256350301f32a4f44c7e7e">PADS_QSPI_GPIO_QSPI_SD1_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae61d5c95ad256350301f32a4f44c7e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c63f1f8710ef9688f0348cee76103d" id="r_a30c63f1f8710ef9688f0348cee76103d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a30c63f1f8710ef9688f0348cee76103d">PADS_QSPI_GPIO_QSPI_SD1_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a30c63f1f8710ef9688f0348cee76103d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6bdcb4dc8a48d62f253d20963528ca" id="r_a5a6bdcb4dc8a48d62f253d20963528ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5a6bdcb4dc8a48d62f253d20963528ca">PADS_QSPI_GPIO_QSPI_SD1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a5a6bdcb4dc8a48d62f253d20963528ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf95e5169daa223e11d56674bce4dee6" id="r_abf95e5169daa223e11d56674bce4dee6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abf95e5169daa223e11d56674bce4dee6">PADS_QSPI_GPIO_QSPI_SD1_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf95e5169daa223e11d56674bce4dee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a22c3e34ed82cd1f64c1b5c76e5c916" id="r_a6a22c3e34ed82cd1f64c1b5c76e5c916"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6a22c3e34ed82cd1f64c1b5c76e5c916">PADS_QSPI_GPIO_QSPI_SD1_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a6a22c3e34ed82cd1f64c1b5c76e5c916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08c448d97aeb9397295f8260730ba74" id="r_ab08c448d97aeb9397295f8260730ba74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab08c448d97aeb9397295f8260730ba74">PADS_QSPI_GPIO_QSPI_SD1_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab08c448d97aeb9397295f8260730ba74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74913595667f2ae8e421058f835b956f" id="r_a74913595667f2ae8e421058f835b956f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a74913595667f2ae8e421058f835b956f">PADS_QSPI_GPIO_QSPI_SD1_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a74913595667f2ae8e421058f835b956f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba9e438481322c94d2ddd07a3f013fa" id="r_a6ba9e438481322c94d2ddd07a3f013fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6ba9e438481322c94d2ddd07a3f013fa">PADS_QSPI_GPIO_QSPI_SD1_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6ba9e438481322c94d2ddd07a3f013fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c13db390a41b45ae336a767559be0c" id="r_a44c13db390a41b45ae336a767559be0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a44c13db390a41b45ae336a767559be0c">PADS_QSPI_GPIO_QSPI_SD1_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a44c13db390a41b45ae336a767559be0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398ae57aea08bd575bd1b1b020b03d86" id="r_a398ae57aea08bd575bd1b1b020b03d86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a398ae57aea08bd575bd1b1b020b03d86">PADS_QSPI_GPIO_QSPI_SD1_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a398ae57aea08bd575bd1b1b020b03d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ada06904345325e2f7f7f9c8c0f366e" id="r_a9ada06904345325e2f7f7f9c8c0f366e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9ada06904345325e2f7f7f9c8c0f366e">PADS_QSPI_GPIO_QSPI_SD1_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9ada06904345325e2f7f7f9c8c0f366e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf33eca8ebe65f731000efd4e2674ac3" id="r_aaf33eca8ebe65f731000efd4e2674ac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaf33eca8ebe65f731000efd4e2674ac3">PADS_QSPI_GPIO_QSPI_SD1_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaf33eca8ebe65f731000efd4e2674ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeab4603fea1582ded9a8e9608ae1da0" id="r_abeab4603fea1582ded9a8e9608ae1da0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abeab4603fea1582ded9a8e9608ae1da0">PADS_QSPI_GPIO_QSPI_SD1_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abeab4603fea1582ded9a8e9608ae1da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae711580edacdfcbbe9d56bddb36b70e1" id="r_ae711580edacdfcbbe9d56bddb36b70e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae711580edacdfcbbe9d56bddb36b70e1">PADS_QSPI_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000156)</td></tr>
<tr class="separator:ae711580edacdfcbbe9d56bddb36b70e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79df3e69203548a9220426159fe37729" id="r_a79df3e69203548a9220426159fe37729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a79df3e69203548a9220426159fe37729">PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79df3e69203548a9220426159fe37729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103a6d54c6fcaca716d01ed69179abe8" id="r_a103a6d54c6fcaca716d01ed69179abe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a103a6d54c6fcaca716d01ed69179abe8">PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a103a6d54c6fcaca716d01ed69179abe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3364e3791dc25041d509afa1ae3b9c" id="r_a2c3364e3791dc25041d509afa1ae3b9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2c3364e3791dc25041d509afa1ae3b9c">PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2c3364e3791dc25041d509afa1ae3b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1af423ab184811e41e3296b251925ee" id="r_aa1af423ab184811e41e3296b251925ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa1af423ab184811e41e3296b251925ee">PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa1af423ab184811e41e3296b251925ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6f8c3366e81624ca030f21ec0875fc" id="r_a2f6f8c3366e81624ca030f21ec0875fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2f6f8c3366e81624ca030f21ec0875fc">PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2f6f8c3366e81624ca030f21ec0875fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64eb48f96eb5ceda39936f715d4005b6" id="r_a64eb48f96eb5ceda39936f715d4005b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a64eb48f96eb5ceda39936f715d4005b6">PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a64eb48f96eb5ceda39936f715d4005b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ec5a64bd194d09442f1788f91e80a9" id="r_ac0ec5a64bd194d09442f1788f91e80a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac0ec5a64bd194d09442f1788f91e80a9">PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac0ec5a64bd194d09442f1788f91e80a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7817b802a920998dac7ff00e42f2edf5" id="r_a7817b802a920998dac7ff00e42f2edf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7817b802a920998dac7ff00e42f2edf5">PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7817b802a920998dac7ff00e42f2edf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade829dfee211e19298d1b69c6387822" id="r_aade829dfee211e19298d1b69c6387822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aade829dfee211e19298d1b69c6387822">PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aade829dfee211e19298d1b69c6387822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0164165ce375ab8f9dedd8487d38ab" id="r_adb0164165ce375ab8f9dedd8487d38ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adb0164165ce375ab8f9dedd8487d38ab">PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adb0164165ce375ab8f9dedd8487d38ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ecfd1227cf1ecb9703d043fd26d03c" id="r_a27ecfd1227cf1ecb9703d043fd26d03c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a27ecfd1227cf1ecb9703d043fd26d03c">PADS_QSPI_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a27ecfd1227cf1ecb9703d043fd26d03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a894243d8cb693513cd8053fb68784" id="r_ad1a894243d8cb693513cd8053fb68784"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ad1a894243d8cb693513cd8053fb68784">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad1a894243d8cb693513cd8053fb68784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8972d002a458be6ace6657f0489540e5" id="r_a8972d002a458be6ace6657f0489540e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8972d002a458be6ace6657f0489540e5">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a8972d002a458be6ace6657f0489540e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe5f2c78a1666f9e3521320a0648ecd" id="r_a1fe5f2c78a1666f9e3521320a0648ecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1fe5f2c78a1666f9e3521320a0648ecd">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1fe5f2c78a1666f9e3521320a0648ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc967573036fe464ffd0d260b32c5db" id="r_a3fc967573036fe464ffd0d260b32c5db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3fc967573036fe464ffd0d260b32c5db">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3fc967573036fe464ffd0d260b32c5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7994df36bded415c7c42d796d3dab527" id="r_a7994df36bded415c7c42d796d3dab527"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7994df36bded415c7c42d796d3dab527">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7994df36bded415c7c42d796d3dab527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54dbfc19e6d23907f0ed85631fd7553" id="r_ae54dbfc19e6d23907f0ed85631fd7553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae54dbfc19e6d23907f0ed85631fd7553">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae54dbfc19e6d23907f0ed85631fd7553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac51dfd6c2a0ccb3e7707b9996a35d3" id="r_afac51dfd6c2a0ccb3e7707b9996a35d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afac51dfd6c2a0ccb3e7707b9996a35d3">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afac51dfd6c2a0ccb3e7707b9996a35d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab145f1170a6be84694a44b2838cafa80" id="r_ab145f1170a6be84694a44b2838cafa80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab145f1170a6be84694a44b2838cafa80">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab145f1170a6be84694a44b2838cafa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a32ef53ebbd3d7adcd56f9d567ddfda" id="r_a4a32ef53ebbd3d7adcd56f9d567ddfda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4a32ef53ebbd3d7adcd56f9d567ddfda">PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4a32ef53ebbd3d7adcd56f9d567ddfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b3db4bd7b5023da844e92012767688" id="r_ae7b3db4bd7b5023da844e92012767688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae7b3db4bd7b5023da844e92012767688">PADS_QSPI_GPIO_QSPI_SD2_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae7b3db4bd7b5023da844e92012767688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c36d3e3728112e5fa662316d893055" id="r_ab3c36d3e3728112e5fa662316d893055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab3c36d3e3728112e5fa662316d893055">PADS_QSPI_GPIO_QSPI_SD2_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ab3c36d3e3728112e5fa662316d893055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd0ba4dcf774ea28ffd0b880b6a9173" id="r_adbd0ba4dcf774ea28ffd0b880b6a9173"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adbd0ba4dcf774ea28ffd0b880b6a9173">PADS_QSPI_GPIO_QSPI_SD2_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adbd0ba4dcf774ea28ffd0b880b6a9173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4239959f655a630f539fd0664e93558" id="r_ac4239959f655a630f539fd0664e93558"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac4239959f655a630f539fd0664e93558">PADS_QSPI_GPIO_QSPI_SD2_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac4239959f655a630f539fd0664e93558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cdfa8391b379d400bfb3ebf3389b08" id="r_ab4cdfa8391b379d400bfb3ebf3389b08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab4cdfa8391b379d400bfb3ebf3389b08">PADS_QSPI_GPIO_QSPI_SD2_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab4cdfa8391b379d400bfb3ebf3389b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ed787e40dadaf03c6b2ff623276e1c" id="r_ad1ed787e40dadaf03c6b2ff623276e1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ad1ed787e40dadaf03c6b2ff623276e1c">PADS_QSPI_GPIO_QSPI_SD2_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad1ed787e40dadaf03c6b2ff623276e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a70ee01f9a7687f1a331f3862ecea8" id="r_a39a70ee01f9a7687f1a331f3862ecea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a39a70ee01f9a7687f1a331f3862ecea8">PADS_QSPI_GPIO_QSPI_SD2_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a39a70ee01f9a7687f1a331f3862ecea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cd53045980fa9d99c05da2c83599aa" id="r_a10cd53045980fa9d99c05da2c83599aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a10cd53045980fa9d99c05da2c83599aa">PADS_QSPI_GPIO_QSPI_SD2_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a10cd53045980fa9d99c05da2c83599aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add63eac23a208a937e47b7091ed9dbe7" id="r_add63eac23a208a937e47b7091ed9dbe7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#add63eac23a208a937e47b7091ed9dbe7">PADS_QSPI_GPIO_QSPI_SD2_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:add63eac23a208a937e47b7091ed9dbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45c56a036a0a9f9c9f510678b8da14a" id="r_ac45c56a036a0a9f9c9f510678b8da14a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac45c56a036a0a9f9c9f510678b8da14a">PADS_QSPI_GPIO_QSPI_SD2_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac45c56a036a0a9f9c9f510678b8da14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa09cf9b52642aa621d35e9d660b4f3" id="r_a9fa09cf9b52642aa621d35e9d660b4f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9fa09cf9b52642aa621d35e9d660b4f3">PADS_QSPI_GPIO_QSPI_SD2_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9fa09cf9b52642aa621d35e9d660b4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfef92c43ae407fd531dd90b9184ebe7" id="r_adfef92c43ae407fd531dd90b9184ebe7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adfef92c43ae407fd531dd90b9184ebe7">PADS_QSPI_GPIO_QSPI_SD2_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:adfef92c43ae407fd531dd90b9184ebe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b99ab4137f6901ef25b0769317fae3" id="r_a49b99ab4137f6901ef25b0769317fae3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a49b99ab4137f6901ef25b0769317fae3">PADS_QSPI_GPIO_QSPI_SD2_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a49b99ab4137f6901ef25b0769317fae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f7020e636da1ca5d163a395341a4fd" id="r_a91f7020e636da1ca5d163a395341a4fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a91f7020e636da1ca5d163a395341a4fd">PADS_QSPI_GPIO_QSPI_SD2_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a91f7020e636da1ca5d163a395341a4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cacf5237eb74fc9b0b546ca3e8bb4d2" id="r_a6cacf5237eb74fc9b0b546ca3e8bb4d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6cacf5237eb74fc9b0b546ca3e8bb4d2">PADS_QSPI_GPIO_QSPI_SD2_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6cacf5237eb74fc9b0b546ca3e8bb4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94de171d5dd5c569aa7258e07645106" id="r_af94de171d5dd5c569aa7258e07645106"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af94de171d5dd5c569aa7258e07645106">PADS_QSPI_GPIO_QSPI_SD2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:af94de171d5dd5c569aa7258e07645106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fec9fbd33089e544a78c17251f3341" id="r_ae7fec9fbd33089e544a78c17251f3341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae7fec9fbd33089e544a78c17251f3341">PADS_QSPI_GPIO_QSPI_SD2_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae7fec9fbd33089e544a78c17251f3341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b555de254823fe57d5e3e549c76e45" id="r_a90b555de254823fe57d5e3e549c76e45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a90b555de254823fe57d5e3e549c76e45">PADS_QSPI_GPIO_QSPI_SD2_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a90b555de254823fe57d5e3e549c76e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365be0144e7b702fea068086dc0da6b4" id="r_a365be0144e7b702fea068086dc0da6b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a365be0144e7b702fea068086dc0da6b4">PADS_QSPI_GPIO_QSPI_SD2_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a365be0144e7b702fea068086dc0da6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17b97a0e034197a22681ab300e7568e" id="r_aa17b97a0e034197a22681ab300e7568e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa17b97a0e034197a22681ab300e7568e">PADS_QSPI_GPIO_QSPI_SD2_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa17b97a0e034197a22681ab300e7568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e0bb74037ea769e64d108e97bc261e" id="r_ac2e0bb74037ea769e64d108e97bc261e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac2e0bb74037ea769e64d108e97bc261e">PADS_QSPI_GPIO_QSPI_SD2_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac2e0bb74037ea769e64d108e97bc261e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4739db108a5a378cc67b3c22e9bd7af" id="r_ae4739db108a5a378cc67b3c22e9bd7af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae4739db108a5a378cc67b3c22e9bd7af">PADS_QSPI_GPIO_QSPI_SD2_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4739db108a5a378cc67b3c22e9bd7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ebc01a3fbeb9b70c3c8347e185cce2" id="r_a83ebc01a3fbeb9b70c3c8347e185cce2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a83ebc01a3fbeb9b70c3c8347e185cce2">PADS_QSPI_GPIO_QSPI_SD2_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a83ebc01a3fbeb9b70c3c8347e185cce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69abc47a70159d4b560a62dbc998e35" id="r_af69abc47a70159d4b560a62dbc998e35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af69abc47a70159d4b560a62dbc998e35">PADS_QSPI_GPIO_QSPI_SD2_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af69abc47a70159d4b560a62dbc998e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29cdbe63e9a547493dcfd7e2ad002693" id="r_a29cdbe63e9a547493dcfd7e2ad002693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a29cdbe63e9a547493dcfd7e2ad002693">PADS_QSPI_GPIO_QSPI_SD2_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a29cdbe63e9a547493dcfd7e2ad002693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb698294d782bc768efe1e127772255" id="r_a2cb698294d782bc768efe1e127772255"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2cb698294d782bc768efe1e127772255">PADS_QSPI_GPIO_QSPI_SD2_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2cb698294d782bc768efe1e127772255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1591d09927edad77b11f74cc4991f441" id="r_a1591d09927edad77b11f74cc4991f441"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1591d09927edad77b11f74cc4991f441">PADS_QSPI_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015a)</td></tr>
<tr class="separator:a1591d09927edad77b11f74cc4991f441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0476860a6f5fecde55019169c80e4da" id="r_aa0476860a6f5fecde55019169c80e4da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa0476860a6f5fecde55019169c80e4da">PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa0476860a6f5fecde55019169c80e4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0308962ed2fc76960651d32b80bf8d0b" id="r_a0308962ed2fc76960651d32b80bf8d0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0308962ed2fc76960651d32b80bf8d0b">PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a0308962ed2fc76960651d32b80bf8d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff625353be876ca0a790b11c8c2478b8" id="r_aff625353be876ca0a790b11c8c2478b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aff625353be876ca0a790b11c8c2478b8">PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aff625353be876ca0a790b11c8c2478b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d52b7af444a0f882d87aba80dee34b" id="r_a26d52b7af444a0f882d87aba80dee34b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a26d52b7af444a0f882d87aba80dee34b">PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a26d52b7af444a0f882d87aba80dee34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b825f36cf0d56b0e98dc51f3f4f915b" id="r_a3b825f36cf0d56b0e98dc51f3f4f915b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3b825f36cf0d56b0e98dc51f3f4f915b">PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3b825f36cf0d56b0e98dc51f3f4f915b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef2f600334e25711e903e1874eb0618" id="r_abef2f600334e25711e903e1874eb0618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abef2f600334e25711e903e1874eb0618">PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abef2f600334e25711e903e1874eb0618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e9c27a01a26aab215f23fe652d9af0" id="r_ab4e9c27a01a26aab215f23fe652d9af0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab4e9c27a01a26aab215f23fe652d9af0">PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab4e9c27a01a26aab215f23fe652d9af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261b6aa7054b8b58b1d1a86a078cedb" id="r_af261b6aa7054b8b58b1d1a86a078cedb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af261b6aa7054b8b58b1d1a86a078cedb">PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af261b6aa7054b8b58b1d1a86a078cedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a63fa32727a82912b9880554447bc90" id="r_a3a63fa32727a82912b9880554447bc90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a63fa32727a82912b9880554447bc90">PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3a63fa32727a82912b9880554447bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58756bf7afb2f8ec2f25e68e8ebeed58" id="r_a58756bf7afb2f8ec2f25e68e8ebeed58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a58756bf7afb2f8ec2f25e68e8ebeed58">PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a58756bf7afb2f8ec2f25e68e8ebeed58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebd587ff4c4e8ba4ee4296d20ce9760" id="r_a7ebd587ff4c4e8ba4ee4296d20ce9760"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7ebd587ff4c4e8ba4ee4296d20ce9760">PADS_QSPI_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a7ebd587ff4c4e8ba4ee4296d20ce9760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41eed39f5542ae85eb1069b81ec4c547" id="r_a41eed39f5542ae85eb1069b81ec4c547"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a41eed39f5542ae85eb1069b81ec4c547">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a41eed39f5542ae85eb1069b81ec4c547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9bc87db994758c05db1df7a96f4a97" id="r_aca9bc87db994758c05db1df7a96f4a97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aca9bc87db994758c05db1df7a96f4a97">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aca9bc87db994758c05db1df7a96f4a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0a91762d835198b9e646809c7d6fcd" id="r_aef0a91762d835198b9e646809c7d6fcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aef0a91762d835198b9e646809c7d6fcd">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aef0a91762d835198b9e646809c7d6fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b7ca316e623c33c497ceff4adf3c84" id="r_a01b7ca316e623c33c497ceff4adf3c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a01b7ca316e623c33c497ceff4adf3c84">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a01b7ca316e623c33c497ceff4adf3c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c85f1cbb7294e2d51f4f5735a6855a7" id="r_a8c85f1cbb7294e2d51f4f5735a6855a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8c85f1cbb7294e2d51f4f5735a6855a7">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8c85f1cbb7294e2d51f4f5735a6855a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181f760b0946078b8583bd0fbebcecac" id="r_a181f760b0946078b8583bd0fbebcecac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a181f760b0946078b8583bd0fbebcecac">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a181f760b0946078b8583bd0fbebcecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f41eec1d3452a70e71b53ad88d4797" id="r_a38f41eec1d3452a70e71b53ad88d4797"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a38f41eec1d3452a70e71b53ad88d4797">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a38f41eec1d3452a70e71b53ad88d4797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352e98e3bbf9ced87bb8225794662d9f" id="r_a352e98e3bbf9ced87bb8225794662d9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a352e98e3bbf9ced87bb8225794662d9f">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a352e98e3bbf9ced87bb8225794662d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b11bbc9c4a950b263332f77f81353c" id="r_ae7b11bbc9c4a950b263332f77f81353c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae7b11bbc9c4a950b263332f77f81353c">PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae7b11bbc9c4a950b263332f77f81353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ea05ceec6a6075b88bfe09f878b0f9" id="r_a93ea05ceec6a6075b88bfe09f878b0f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a93ea05ceec6a6075b88bfe09f878b0f9">PADS_QSPI_GPIO_QSPI_SD3_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a93ea05ceec6a6075b88bfe09f878b0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedfc35c422d3fabb713b10993edaa8e3" id="r_aedfc35c422d3fabb713b10993edaa8e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aedfc35c422d3fabb713b10993edaa8e3">PADS_QSPI_GPIO_QSPI_SD3_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aedfc35c422d3fabb713b10993edaa8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec91940837a1b9080b04dda37c5b99a" id="r_a8ec91940837a1b9080b04dda37c5b99a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8ec91940837a1b9080b04dda37c5b99a">PADS_QSPI_GPIO_QSPI_SD3_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8ec91940837a1b9080b04dda37c5b99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6398fd7e2af99bec46b4eafea44fdf8d" id="r_a6398fd7e2af99bec46b4eafea44fdf8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6398fd7e2af99bec46b4eafea44fdf8d">PADS_QSPI_GPIO_QSPI_SD3_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6398fd7e2af99bec46b4eafea44fdf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed3e0dbf3b4d95ab6bc4bb592b7b296" id="r_a5ed3e0dbf3b4d95ab6bc4bb592b7b296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5ed3e0dbf3b4d95ab6bc4bb592b7b296">PADS_QSPI_GPIO_QSPI_SD3_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5ed3e0dbf3b4d95ab6bc4bb592b7b296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a24d67be80cdf52eba6211cc1d35369" id="r_a4a24d67be80cdf52eba6211cc1d35369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4a24d67be80cdf52eba6211cc1d35369">PADS_QSPI_GPIO_QSPI_SD3_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4a24d67be80cdf52eba6211cc1d35369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39602ecfcaaa81b98bf987d3eb5e589" id="r_af39602ecfcaaa81b98bf987d3eb5e589"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af39602ecfcaaa81b98bf987d3eb5e589">PADS_QSPI_GPIO_QSPI_SD3_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:af39602ecfcaaa81b98bf987d3eb5e589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6be2d5dc601f4afc36f8ba50c359ff" id="r_abb6be2d5dc601f4afc36f8ba50c359ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abb6be2d5dc601f4afc36f8ba50c359ff">PADS_QSPI_GPIO_QSPI_SD3_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:abb6be2d5dc601f4afc36f8ba50c359ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac22b29f480bc4f6989e9ce6f7037dc11" id="r_ac22b29f480bc4f6989e9ce6f7037dc11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac22b29f480bc4f6989e9ce6f7037dc11">PADS_QSPI_GPIO_QSPI_SD3_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac22b29f480bc4f6989e9ce6f7037dc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed899d8825f340e17898076da34a9c7" id="r_a7ed899d8825f340e17898076da34a9c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7ed899d8825f340e17898076da34a9c7">PADS_QSPI_GPIO_QSPI_SD3_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7ed899d8825f340e17898076da34a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa44f2ccb8dbf8944a448bff9dbddddd" id="r_aaa44f2ccb8dbf8944a448bff9dbddddd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaa44f2ccb8dbf8944a448bff9dbddddd">PADS_QSPI_GPIO_QSPI_SD3_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaa44f2ccb8dbf8944a448bff9dbddddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfefe6422ce6cab4c3d43afceef30d3" id="r_a2bfefe6422ce6cab4c3d43afceef30d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2bfefe6422ce6cab4c3d43afceef30d3">PADS_QSPI_GPIO_QSPI_SD3_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a2bfefe6422ce6cab4c3d43afceef30d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8daef3dca6cdc3cec69056e4538f484" id="r_ac8daef3dca6cdc3cec69056e4538f484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac8daef3dca6cdc3cec69056e4538f484">PADS_QSPI_GPIO_QSPI_SD3_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac8daef3dca6cdc3cec69056e4538f484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aeccfdd0e67091c48451649d4420e21" id="r_a5aeccfdd0e67091c48451649d4420e21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5aeccfdd0e67091c48451649d4420e21">PADS_QSPI_GPIO_QSPI_SD3_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a5aeccfdd0e67091c48451649d4420e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de1fbc92bba9cf45a710d46491a00f9" id="r_a0de1fbc92bba9cf45a710d46491a00f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0de1fbc92bba9cf45a710d46491a00f9">PADS_QSPI_GPIO_QSPI_SD3_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0de1fbc92bba9cf45a710d46491a00f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8b342e98874bb68bf29d8835b94461" id="r_a1d8b342e98874bb68bf29d8835b94461"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1d8b342e98874bb68bf29d8835b94461">PADS_QSPI_GPIO_QSPI_SD3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a1d8b342e98874bb68bf29d8835b94461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8f33bd94290e02ecb0d19145e4e63a" id="r_a1b8f33bd94290e02ecb0d19145e4e63a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1b8f33bd94290e02ecb0d19145e4e63a">PADS_QSPI_GPIO_QSPI_SD3_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1b8f33bd94290e02ecb0d19145e4e63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4314fa2d788e8d68c189f013cba85891" id="r_a4314fa2d788e8d68c189f013cba85891"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4314fa2d788e8d68c189f013cba85891">PADS_QSPI_GPIO_QSPI_SD3_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a4314fa2d788e8d68c189f013cba85891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104d58ecc45ab6e84ad238ab6497a433" id="r_a104d58ecc45ab6e84ad238ab6497a433"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a104d58ecc45ab6e84ad238ab6497a433">PADS_QSPI_GPIO_QSPI_SD3_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a104d58ecc45ab6e84ad238ab6497a433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ee48b9f4149d83905cc7521bbae369" id="r_a79ee48b9f4149d83905cc7521bbae369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a79ee48b9f4149d83905cc7521bbae369">PADS_QSPI_GPIO_QSPI_SD3_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a79ee48b9f4149d83905cc7521bbae369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc5ea12fd5aae7a8fc094067f4e373a" id="r_aabc5ea12fd5aae7a8fc094067f4e373a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aabc5ea12fd5aae7a8fc094067f4e373a">PADS_QSPI_GPIO_QSPI_SD3_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aabc5ea12fd5aae7a8fc094067f4e373a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358792cdb9e755d561930ece75ab6aed" id="r_a358792cdb9e755d561930ece75ab6aed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a358792cdb9e755d561930ece75ab6aed">PADS_QSPI_GPIO_QSPI_SD3_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a358792cdb9e755d561930ece75ab6aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4886efea83c75ba59ba2bbfe9388a114" id="r_a4886efea83c75ba59ba2bbfe9388a114"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4886efea83c75ba59ba2bbfe9388a114">PADS_QSPI_GPIO_QSPI_SD3_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a4886efea83c75ba59ba2bbfe9388a114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a159ba5fdec35eca903e239bbc0d562" id="r_a8a159ba5fdec35eca903e239bbc0d562"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8a159ba5fdec35eca903e239bbc0d562">PADS_QSPI_GPIO_QSPI_SD3_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8a159ba5fdec35eca903e239bbc0d562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbc86721db77335af1e1f6acc264379" id="r_afbbc86721db77335af1e1f6acc264379"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afbbc86721db77335af1e1f6acc264379">PADS_QSPI_GPIO_QSPI_SD3_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afbbc86721db77335af1e1f6acc264379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de5de71199bfd1ef61d86bf047ed3c9" id="r_a7de5de71199bfd1ef61d86bf047ed3c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7de5de71199bfd1ef61d86bf047ed3c9">PADS_QSPI_GPIO_QSPI_SD3_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7de5de71199bfd1ef61d86bf047ed3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcfb03a70f8cf90e4e10d1fdece85ca9" id="r_afcfb03a70f8cf90e4e10d1fdece85ca9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afcfb03a70f8cf90e4e10d1fdece85ca9">PADS_QSPI_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015a)</td></tr>
<tr class="separator:afcfb03a70f8cf90e4e10d1fdece85ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf8467c2d88fbb366670de093fa91a0" id="r_a8bf8467c2d88fbb366670de093fa91a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8bf8467c2d88fbb366670de093fa91a0">PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8bf8467c2d88fbb366670de093fa91a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9e19d45056eeed08b2aa88c6537f7d" id="r_aae9e19d45056eeed08b2aa88c6537f7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aae9e19d45056eeed08b2aa88c6537f7d">PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aae9e19d45056eeed08b2aa88c6537f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabb6e1404487b288cde12bd7c65918e" id="r_afabb6e1404487b288cde12bd7c65918e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afabb6e1404487b288cde12bd7c65918e">PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afabb6e1404487b288cde12bd7c65918e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edfe065997bcb69eeb54fd2a15b10f4" id="r_a2edfe065997bcb69eeb54fd2a15b10f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2edfe065997bcb69eeb54fd2a15b10f4">PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2edfe065997bcb69eeb54fd2a15b10f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5e6165291a29bdfc495c3727ac530d" id="r_a5b5e6165291a29bdfc495c3727ac530d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b5e6165291a29bdfc495c3727ac530d">PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5b5e6165291a29bdfc495c3727ac530d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae409e68aeca4f1b7f7b8832e9d07d0d8" id="r_ae409e68aeca4f1b7f7b8832e9d07d0d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae409e68aeca4f1b7f7b8832e9d07d0d8">PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae409e68aeca4f1b7f7b8832e9d07d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ae44ad5e312df97f216d90f0c3750d" id="r_a67ae44ad5e312df97f216d90f0c3750d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a67ae44ad5e312df97f216d90f0c3750d">PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a67ae44ad5e312df97f216d90f0c3750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1d0797ae49a9a897108482ac1e9c9f" id="r_a5c1d0797ae49a9a897108482ac1e9c9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5c1d0797ae49a9a897108482ac1e9c9f">PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5c1d0797ae49a9a897108482ac1e9c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f90a92bf874f5d72cab8c0341f8074" id="r_a70f90a92bf874f5d72cab8c0341f8074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a70f90a92bf874f5d72cab8c0341f8074">PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a70f90a92bf874f5d72cab8c0341f8074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca462e17040c345d252dbca3568c2178" id="r_aca462e17040c345d252dbca3568c2178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aca462e17040c345d252dbca3568c2178">PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aca462e17040c345d252dbca3568c2178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c74acf4a5bd481834b553f85d1577ad" id="r_a3c74acf4a5bd481834b553f85d1577ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3c74acf4a5bd481834b553f85d1577ad">PADS_QSPI_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:a3c74acf4a5bd481834b553f85d1577ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4a26a6e13b66dd6ce944e5ba2b4f3d" id="r_aaf4a26a6e13b66dd6ce944e5ba2b4f3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaf4a26a6e13b66dd6ce944e5ba2b4f3d">PADS_QSPI_GPIO_QSPI_SS_DRIVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf4a26a6e13b66dd6ce944e5ba2b4f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d1ce53b2d35099daf9ac1083444941" id="r_af2d1ce53b2d35099daf9ac1083444941"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af2d1ce53b2d35099daf9ac1083444941">PADS_QSPI_GPIO_QSPI_SS_DRIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:af2d1ce53b2d35099daf9ac1083444941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07209750fe1d1d52440d889ef2e0d27e" id="r_a07209750fe1d1d52440d889ef2e0d27e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a07209750fe1d1d52440d889ef2e0d27e">PADS_QSPI_GPIO_QSPI_SS_DRIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a07209750fe1d1d52440d889ef2e0d27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b06b3d08c29c51273ad3b2bdcb0cceb" id="r_a5b06b3d08c29c51273ad3b2bdcb0cceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b06b3d08c29c51273ad3b2bdcb0cceb">PADS_QSPI_GPIO_QSPI_SS_DRIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5b06b3d08c29c51273ad3b2bdcb0cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab023eb9c625d9a40212b56851fa829a1" id="r_ab023eb9c625d9a40212b56851fa829a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab023eb9c625d9a40212b56851fa829a1">PADS_QSPI_GPIO_QSPI_SS_DRIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab023eb9c625d9a40212b56851fa829a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab820de705fd6e8c124e5913081b29c25" id="r_ab820de705fd6e8c124e5913081b29c25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab820de705fd6e8c124e5913081b29c25">PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_12MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ab820de705fd6e8c124e5913081b29c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca72ca58c9d6628804922724bb35976" id="r_a6ca72ca58c9d6628804922724bb35976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6ca72ca58c9d6628804922724bb35976">PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_2MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ca72ca58c9d6628804922724bb35976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61656b19a04fd51b9a95ff33382b6049" id="r_a61656b19a04fd51b9a95ff33382b6049"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a61656b19a04fd51b9a95ff33382b6049">PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_4MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a61656b19a04fd51b9a95ff33382b6049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7515d1a3015aa09cf0a258ae3cde3544" id="r_a7515d1a3015aa09cf0a258ae3cde3544"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7515d1a3015aa09cf0a258ae3cde3544">PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_8MA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a7515d1a3015aa09cf0a258ae3cde3544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc62c4d1044f85e61a7543f635f7e570" id="r_acc62c4d1044f85e61a7543f635f7e570"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acc62c4d1044f85e61a7543f635f7e570">PADS_QSPI_GPIO_QSPI_SS_IE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acc62c4d1044f85e61a7543f635f7e570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969ad49c991b35cb2b27992cc1d2e19a" id="r_a969ad49c991b35cb2b27992cc1d2e19a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a969ad49c991b35cb2b27992cc1d2e19a">PADS_QSPI_GPIO_QSPI_SS_IE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a969ad49c991b35cb2b27992cc1d2e19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7675e6043791cbda9169b19d0ad793e2" id="r_a7675e6043791cbda9169b19d0ad793e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7675e6043791cbda9169b19d0ad793e2">PADS_QSPI_GPIO_QSPI_SS_IE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7675e6043791cbda9169b19d0ad793e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b2ff93685d8acf4ff7cf7c8a4a2a86" id="r_aa4b2ff93685d8acf4ff7cf7c8a4a2a86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa4b2ff93685d8acf4ff7cf7c8a4a2a86">PADS_QSPI_GPIO_QSPI_SS_IE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa4b2ff93685d8acf4ff7cf7c8a4a2a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01a73b6f8a0f301952d10666fec9f9b" id="r_ad01a73b6f8a0f301952d10666fec9f9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ad01a73b6f8a0f301952d10666fec9f9b">PADS_QSPI_GPIO_QSPI_SS_IE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad01a73b6f8a0f301952d10666fec9f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd1a30592ee146b0709d3ddefa55038" id="r_adfd1a30592ee146b0709d3ddefa55038"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adfd1a30592ee146b0709d3ddefa55038">PADS_QSPI_GPIO_QSPI_SS_ISO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adfd1a30592ee146b0709d3ddefa55038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8fbd35923f28555d9c321ea82c7bd8" id="r_acb8fbd35923f28555d9c321ea82c7bd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acb8fbd35923f28555d9c321ea82c7bd8">PADS_QSPI_GPIO_QSPI_SS_ISO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:acb8fbd35923f28555d9c321ea82c7bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08d9e4d5f9bf7381ed9703cee3f93eb" id="r_ac08d9e4d5f9bf7381ed9703cee3f93eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac08d9e4d5f9bf7381ed9703cee3f93eb">PADS_QSPI_GPIO_QSPI_SS_ISO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac08d9e4d5f9bf7381ed9703cee3f93eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7288ca649053e96bdc4584933f425c73" id="r_a7288ca649053e96bdc4584933f425c73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7288ca649053e96bdc4584933f425c73">PADS_QSPI_GPIO_QSPI_SS_ISO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7288ca649053e96bdc4584933f425c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d24936b68397ac84fb991a83efca80" id="r_a42d24936b68397ac84fb991a83efca80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a42d24936b68397ac84fb991a83efca80">PADS_QSPI_GPIO_QSPI_SS_ISO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a42d24936b68397ac84fb991a83efca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c192b59add546c020ca2d2912f9eac2" id="r_a2c192b59add546c020ca2d2912f9eac2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2c192b59add546c020ca2d2912f9eac2">PADS_QSPI_GPIO_QSPI_SS_OD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2c192b59add546c020ca2d2912f9eac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fcc7d8d90ae33a259a46dc9e6039a2" id="r_ab9fcc7d8d90ae33a259a46dc9e6039a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab9fcc7d8d90ae33a259a46dc9e6039a2">PADS_QSPI_GPIO_QSPI_SS_OD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ab9fcc7d8d90ae33a259a46dc9e6039a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd02fc6ff319af52e6a185464c75b1e" id="r_a4dd02fc6ff319af52e6a185464c75b1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4dd02fc6ff319af52e6a185464c75b1e">PADS_QSPI_GPIO_QSPI_SS_OD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4dd02fc6ff319af52e6a185464c75b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117ef4bcb6f75083592fdf0f018f3034" id="r_a117ef4bcb6f75083592fdf0f018f3034"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a117ef4bcb6f75083592fdf0f018f3034">PADS_QSPI_GPIO_QSPI_SS_OD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a117ef4bcb6f75083592fdf0f018f3034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7960d233b17e37e211d2ca2658d50cd2" id="r_a7960d233b17e37e211d2ca2658d50cd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7960d233b17e37e211d2ca2658d50cd2">PADS_QSPI_GPIO_QSPI_SS_OD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7960d233b17e37e211d2ca2658d50cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783ea4829e56db4a407585b6cddc06a1" id="r_a783ea4829e56db4a407585b6cddc06a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a783ea4829e56db4a407585b6cddc06a1">PADS_QSPI_GPIO_QSPI_SS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a783ea4829e56db4a407585b6cddc06a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68126db660693133288584194972143b" id="r_a68126db660693133288584194972143b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a68126db660693133288584194972143b">PADS_QSPI_GPIO_QSPI_SS_PDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68126db660693133288584194972143b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a956a32fba6a3cecbfc7675b424ddd8" id="r_a7a956a32fba6a3cecbfc7675b424ddd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7a956a32fba6a3cecbfc7675b424ddd8">PADS_QSPI_GPIO_QSPI_SS_PDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a7a956a32fba6a3cecbfc7675b424ddd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1ed2fdbb2fdaa2b46052f1ef137af8" id="r_a5b1ed2fdbb2fdaa2b46052f1ef137af8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b1ed2fdbb2fdaa2b46052f1ef137af8">PADS_QSPI_GPIO_QSPI_SS_PDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5b1ed2fdbb2fdaa2b46052f1ef137af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9d4a1f854295b737c982533a457465" id="r_a9e9d4a1f854295b737c982533a457465"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9e9d4a1f854295b737c982533a457465">PADS_QSPI_GPIO_QSPI_SS_PDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9e9d4a1f854295b737c982533a457465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125b1e7820442eafa80755f102734e19" id="r_a125b1e7820442eafa80755f102734e19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a125b1e7820442eafa80755f102734e19">PADS_QSPI_GPIO_QSPI_SS_PDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a125b1e7820442eafa80755f102734e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0684efcba0037821268d9bd842edc181" id="r_a0684efcba0037821268d9bd842edc181"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0684efcba0037821268d9bd842edc181">PADS_QSPI_GPIO_QSPI_SS_PUE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0684efcba0037821268d9bd842edc181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11e2ed30a9d855bda444bc441eac1a6" id="r_af11e2ed30a9d855bda444bc441eac1a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af11e2ed30a9d855bda444bc441eac1a6">PADS_QSPI_GPIO_QSPI_SS_PUE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af11e2ed30a9d855bda444bc441eac1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eea0e5c2a6f2405cb3e59af1b74baee" id="r_a5eea0e5c2a6f2405cb3e59af1b74baee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5eea0e5c2a6f2405cb3e59af1b74baee">PADS_QSPI_GPIO_QSPI_SS_PUE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5eea0e5c2a6f2405cb3e59af1b74baee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8cef2147b2f1b784ccb3c5999dbbdb" id="r_a2d8cef2147b2f1b784ccb3c5999dbbdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2d8cef2147b2f1b784ccb3c5999dbbdb">PADS_QSPI_GPIO_QSPI_SS_PUE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2d8cef2147b2f1b784ccb3c5999dbbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9f6ba87d8bc64298110a26e9246308" id="r_afd9f6ba87d8bc64298110a26e9246308"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afd9f6ba87d8bc64298110a26e9246308">PADS_QSPI_GPIO_QSPI_SS_PUE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afd9f6ba87d8bc64298110a26e9246308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19840dadeabd5624772af400725e432c" id="r_a19840dadeabd5624772af400725e432c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a19840dadeabd5624772af400725e432c">PADS_QSPI_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015a)</td></tr>
<tr class="separator:a19840dadeabd5624772af400725e432c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c140788801191fd9cd00eadd0572e6" id="r_a63c140788801191fd9cd00eadd0572e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a63c140788801191fd9cd00eadd0572e6">PADS_QSPI_GPIO_QSPI_SS_SCHMITT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a63c140788801191fd9cd00eadd0572e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84844348d9d27f0830a698b6f9129d9" id="r_ab84844348d9d27f0830a698b6f9129d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab84844348d9d27f0830a698b6f9129d9">PADS_QSPI_GPIO_QSPI_SS_SCHMITT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab84844348d9d27f0830a698b6f9129d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49560063c59e74ad60c40d66c854970a" id="r_a49560063c59e74ad60c40d66c854970a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a49560063c59e74ad60c40d66c854970a">PADS_QSPI_GPIO_QSPI_SS_SCHMITT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a49560063c59e74ad60c40d66c854970a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae3ecd882081d9fa0b2eb8ae128f964" id="r_a6ae3ecd882081d9fa0b2eb8ae128f964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6ae3ecd882081d9fa0b2eb8ae128f964">PADS_QSPI_GPIO_QSPI_SS_SCHMITT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6ae3ecd882081d9fa0b2eb8ae128f964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d97689f63b531db13ef82950d9178e" id="r_a84d97689f63b531db13ef82950d9178e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a84d97689f63b531db13ef82950d9178e">PADS_QSPI_GPIO_QSPI_SS_SCHMITT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a84d97689f63b531db13ef82950d9178e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b3b964b5aadb4feafacfa864be328e" id="r_a64b3b964b5aadb4feafacfa864be328e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a64b3b964b5aadb4feafacfa864be328e">PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a64b3b964b5aadb4feafacfa864be328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2790da8f07be0b8d7fe33e1788d9e1" id="r_a5f2790da8f07be0b8d7fe33e1788d9e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5f2790da8f07be0b8d7fe33e1788d9e1">PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5f2790da8f07be0b8d7fe33e1788d9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e11a64a4197a28bbbf99a1dc86cc815" id="r_a8e11a64a4197a28bbbf99a1dc86cc815"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8e11a64a4197a28bbbf99a1dc86cc815">PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8e11a64a4197a28bbbf99a1dc86cc815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf7fb37bf5831c9640a21270a8e22d3" id="r_aebf7fb37bf5831c9640a21270a8e22d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aebf7fb37bf5831c9640a21270a8e22d3">PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aebf7fb37bf5831c9640a21270a8e22d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4365aeac23f87715703ede970770a15c" id="r_a4365aeac23f87715703ede970770a15c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4365aeac23f87715703ede970770a15c">PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4365aeac23f87715703ede970770a15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c6c52caf0f877ae75720093ee125a5" id="r_a35c6c52caf0f877ae75720093ee125a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a35c6c52caf0f877ae75720093ee125a5">PADS_QSPI_VOLTAGE_SELECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35c6c52caf0f877ae75720093ee125a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af4a8c85562b6e41a5c0b94b4711046" id="r_a3af4a8c85562b6e41a5c0b94b4711046"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3af4a8c85562b6e41a5c0b94b4711046">PADS_QSPI_VOLTAGE_SELECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3af4a8c85562b6e41a5c0b94b4711046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b0901cb4d5f1a4ee1ed8bb5cc55997" id="r_a83b0901cb4d5f1a4ee1ed8bb5cc55997"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a83b0901cb4d5f1a4ee1ed8bb5cc55997">PADS_QSPI_VOLTAGE_SELECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a83b0901cb4d5f1a4ee1ed8bb5cc55997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe5c9efbb4d58db6c2b5f534e41e322" id="r_a1fe5c9efbb4d58db6c2b5f534e41e322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1fe5c9efbb4d58db6c2b5f534e41e322">PADS_QSPI_VOLTAGE_SELECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1fe5c9efbb4d58db6c2b5f534e41e322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb4dcd07fd10b36e818a65ff7ae2f18" id="r_a8fb4dcd07fd10b36e818a65ff7ae2f18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8fb4dcd07fd10b36e818a65ff7ae2f18">PADS_QSPI_VOLTAGE_SELECT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a8fb4dcd07fd10b36e818a65ff7ae2f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a8fb4dcd07fd10b36e818a65ff7ae2f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac271e8a15ec68d8c1467d06e81e2a5" id="r_adac271e8a15ec68d8c1467d06e81e2a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adac271e8a15ec68d8c1467d06e81e2a5">PADS_QSPI_VOLTAGE_SELECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:adac271e8a15ec68d8c1467d06e81e2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5af2258291d51087f3dbb27cf2eaca2" id="r_ab5af2258291d51087f3dbb27cf2eaca2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab5af2258291d51087f3dbb27cf2eaca2">PADS_QSPI_VOLTAGE_SELECT_VALUE_1V8</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab5af2258291d51087f3dbb27cf2eaca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2235fd6ab44da46c68ac17d74a7dc3ca" id="r_a2235fd6ab44da46c68ac17d74a7dc3ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2235fd6ab44da46c68ac17d74a7dc3ca">PADS_QSPI_VOLTAGE_SELECT_VALUE_3V3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2235fd6ab44da46c68ac17d74a7dc3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a1410c1ffba38a05516c79f99334c43ae" name="a1410c1ffba38a05516c79f99334c43ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1410c1ffba38a05516c79f99334c43ae">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab561d06d590b4032277e49b2c7ded07e" name="ab561d06d590b4032277e49b2c7ded07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab561d06d590b4032277e49b2c7ded07e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cb3dfdd9cf301af8a6b61faaedf019d" name="a0cb3dfdd9cf301af8a6b61faaedf019d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb3dfdd9cf301af8a6b61faaedf019d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9180826006bba0747146351c5b56ba87" name="a9180826006bba0747146351c5b56ba87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9180826006bba0747146351c5b56ba87">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f86876e20412c8b68353a2dd82c16a" name="af3f86876e20412c8b68353a2dd82c16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f86876e20412c8b68353a2dd82c16a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e3dbe03a22212826388d1cdc80f2234" name="a2e3dbe03a22212826388d1cdc80f2234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3dbe03a22212826388d1cdc80f2234">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a55a612d2185631dd713c15c5770c48" name="a3a55a612d2185631dd713c15c5770c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a55a612d2185631dd713c15c5770c48">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10dd6eb5bc0811a8664b15feb3ef5d8f" name="a10dd6eb5bc0811a8664b15feb3ef5d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10dd6eb5bc0811a8664b15feb3ef5d8f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a552f5361e599088d00c67498532fbc" name="a3a552f5361e599088d00c67498532fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a552f5361e599088d00c67498532fbc">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e0f34f42107a3cb591bcc6132d059f7" name="a9e0f34f42107a3cb591bcc6132d059f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0f34f42107a3cb591bcc6132d059f7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1ecfff8d5cf701012e7d2e5dc9c35f3" name="ab1ecfff8d5cf701012e7d2e5dc9c35f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ecfff8d5cf701012e7d2e5dc9c35f3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae329a79d1dc76641a720a812e0417b88" name="ae329a79d1dc76641a720a812e0417b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae329a79d1dc76641a720a812e0417b88">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8bbddc2160252071c80ddbfa3e6ec1f" name="ae8bbddc2160252071c80ddbfa3e6ec1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8bbddc2160252071c80ddbfa3e6ec1f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda597f585be429987f79077e151f593" name="abda597f585be429987f79077e151f593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda597f585be429987f79077e151f593">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44a8b31359ae024263b56250378b3796" name="a44a8b31359ae024263b56250378b3796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a8b31359ae024263b56250378b3796">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d9d76cee0d1b842400cbde707a1660a" name="a0d9d76cee0d1b842400cbde707a1660a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9d76cee0d1b842400cbde707a1660a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dba18b03adab958a08521f2ff746be3" name="a2dba18b03adab958a08521f2ff746be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dba18b03adab958a08521f2ff746be3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58cf25ebeb007d1780a5a8dd1c0b8c2d" name="a58cf25ebeb007d1780a5a8dd1c0b8c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58cf25ebeb007d1780a5a8dd1c0b8c2d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60441ea02631bcbf9b6a8c66fa13e7fe" name="a60441ea02631bcbf9b6a8c66fa13e7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60441ea02631bcbf9b6a8c66fa13e7fe">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59a06042d144da9d1e4877979e47b377" name="a59a06042d144da9d1e4877979e47b377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a06042d144da9d1e4877979e47b377">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe90d06bf69a1237b79fcb3ecef2248a" name="abe90d06bf69a1237b79fcb3ecef2248a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe90d06bf69a1237b79fcb3ecef2248a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8295d90b79200181d6110476adc93683" name="a8295d90b79200181d6110476adc93683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8295d90b79200181d6110476adc93683">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a9ef53659389f6313b3fa712c5e63c1" name="a8a9ef53659389f6313b3fa712c5e63c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9ef53659389f6313b3fa712c5e63c1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e4bdc3137ad88cda78d94dfcbfe46cc" name="a4e4bdc3137ad88cda78d94dfcbfe46cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4bdc3137ad88cda78d94dfcbfe46cc">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ff33776ac2ba51f533044e38cbfd68b" name="a4ff33776ac2ba51f533044e38cbfd68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff33776ac2ba51f533044e38cbfd68b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86cea4bbf9bbc0456c3d2b504fc7c756" name="a86cea4bbf9bbc0456c3d2b504fc7c756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86cea4bbf9bbc0456c3d2b504fc7c756">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b344f238fe85d8ba5fff868fee09c74" name="a0b344f238fe85d8ba5fff868fee09c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b344f238fe85d8ba5fff868fee09c74">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fbdd9ea9d5742a20f11decf0c348d84" name="a4fbdd9ea9d5742a20f11decf0c348d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fbdd9ea9d5742a20f11decf0c348d84">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cac1423bd4f11286174619e0ba88cc7" name="a4cac1423bd4f11286174619e0ba88cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cac1423bd4f11286174619e0ba88cc7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37951d91e0ada4e3823da4da1f1c521b" name="a37951d91e0ada4e3823da4da1f1c521b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37951d91e0ada4e3823da4da1f1c521b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa02cba116c2f696c55016eb83eec6047" name="aa02cba116c2f696c55016eb83eec6047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02cba116c2f696c55016eb83eec6047">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2302df76bad018cfb6997c95ed5aa40b" name="a2302df76bad018cfb6997c95ed5aa40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2302df76bad018cfb6997c95ed5aa40b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f599eaa3fc64cfa8775d37a83f6ea71" name="a7f599eaa3fc64cfa8775d37a83f6ea71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f599eaa3fc64cfa8775d37a83f6ea71">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5fc7a17eb20c60d1ca8f29fffc562f0" name="aa5fc7a17eb20c60d1ca8f29fffc562f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fc7a17eb20c60d1ca8f29fffc562f0">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71c77ed8a1feb6b4bb336da9607d97cd" name="a71c77ed8a1feb6b4bb336da9607d97cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71c77ed8a1feb6b4bb336da9607d97cd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1555df5d6174385952921c5e91f625ad" name="a1555df5d6174385952921c5e91f625ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1555df5d6174385952921c5e91f625ad">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5974b38b92460b3eecc636f28a8fdc1c" name="a5974b38b92460b3eecc636f28a8fdc1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5974b38b92460b3eecc636f28a8fdc1c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000156)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af71736f1d0ea2a388b4f99e9f5d126dd" name="af71736f1d0ea2a388b4f99e9f5d126dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71736f1d0ea2a388b4f99e9f5d126dd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdc57b6dc0ba7511c90476a7fde6ee1" name="acfdc57b6dc0ba7511c90476a7fde6ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdc57b6dc0ba7511c90476a7fde6ee1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88dc77fde3687932b5a229039ad43d45" name="a88dc77fde3687932b5a229039ad43d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88dc77fde3687932b5a229039ad43d45">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1e10c332c6ab9ec4f14de3682aa9fe4" name="af1e10c332c6ab9ec4f14de3682aa9fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e10c332c6ab9ec4f14de3682aa9fe4">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a824961230f637f6c4ad18ca000349961" name="a824961230f637f6c4ad18ca000349961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824961230f637f6c4ad18ca000349961">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b9c2a139dbfadfcef539530e3e5fa52" name="a5b9c2a139dbfadfcef539530e3e5fa52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9c2a139dbfadfcef539530e3e5fa52">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf1eb83a0c6ac13c486e41c03f8ce414" name="aaf1eb83a0c6ac13c486e41c03f8ce414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1eb83a0c6ac13c486e41c03f8ce414">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2bcff0a14709e167d4468ab6a537bed" name="ac2bcff0a14709e167d4468ab6a537bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bcff0a14709e167d4468ab6a537bed">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a25e066cbc41631b63a4cd1d97e2f0d" name="a3a25e066cbc41631b63a4cd1d97e2f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a25e066cbc41631b63a4cd1d97e2f0d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98c36a247fea8b90f65d740ad8c86bc6" name="a98c36a247fea8b90f65d740ad8c86bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c36a247fea8b90f65d740ad8c86bc6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7bfbac8cf24bbe8f0b2be4a0a0bfac9" name="ab7bfbac8cf24bbe8f0b2be4a0a0bfac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7bfbac8cf24bbe8f0b2be4a0a0bfac9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e3cb107b7bd8e09e437db08908e7ff" name="ac0e3cb107b7bd8e09e437db08908e7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e3cb107b7bd8e09e437db08908e7ff">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a467c7c14c69f4953c2d017103a3f83d9" name="a467c7c14c69f4953c2d017103a3f83d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467c7c14c69f4953c2d017103a3f83d9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9a92d8a8fb5880f806f5a18cf78c91" name="afd9a92d8a8fb5880f806f5a18cf78c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9a92d8a8fb5880f806f5a18cf78c91">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbe0664f6034d5972b2b9decefdaa48d" name="abbe0664f6034d5972b2b9decefdaa48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe0664f6034d5972b2b9decefdaa48d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79714425aafe572003c91350818fa0eb" name="a79714425aafe572003c91350818fa0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79714425aafe572003c91350818fa0eb">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8681fb6958e47b3daa6eed2330529565" name="a8681fb6958e47b3daa6eed2330529565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8681fb6958e47b3daa6eed2330529565">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a526e264041a61cfaa8ccaa8d36e1164a" name="a526e264041a61cfaa8ccaa8d36e1164a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526e264041a61cfaa8ccaa8d36e1164a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2011bddeefd44aa96572d0c6610223a7" name="a2011bddeefd44aa96572d0c6610223a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2011bddeefd44aa96572d0c6610223a7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac046117096c561771934eba2401f2d56" name="ac046117096c561771934eba2401f2d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac046117096c561771934eba2401f2d56">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17469582558bd51ca1506a76371d96f2" name="a17469582558bd51ca1506a76371d96f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17469582558bd51ca1506a76371d96f2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a421168fe567061e71008196f21049e29" name="a421168fe567061e71008196f21049e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421168fe567061e71008196f21049e29">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd8b47fc49da9cef2e9ecca09adbe822" name="acd8b47fc49da9cef2e9ecca09adbe822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8b47fc49da9cef2e9ecca09adbe822">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab53a404aa1636124495a7e884ecffe49" name="ab53a404aa1636124495a7e884ecffe49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53a404aa1636124495a7e884ecffe49">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d8611800c6134a11c79fc25e8c0a9e6" name="a1d8611800c6134a11c79fc25e8c0a9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8611800c6134a11c79fc25e8c0a9e6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf3643ab381aa6de12b45733669490e6" name="adf3643ab381aa6de12b45733669490e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3643ab381aa6de12b45733669490e6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae69ca8925e098a859096effd6c18181b" name="ae69ca8925e098a859096effd6c18181b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69ca8925e098a859096effd6c18181b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac22ca7c299ce887ab8bcc4934aa9f223" name="ac22ca7c299ce887ab8bcc4934aa9f223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac22ca7c299ce887ab8bcc4934aa9f223">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619c5b1707d50a9126af5f1ae0d3c6f1" name="a619c5b1707d50a9126af5f1ae0d3c6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619c5b1707d50a9126af5f1ae0d3c6f1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f9be7caf4e3691da67acfd86eddd0d0" name="a3f9be7caf4e3691da67acfd86eddd0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9be7caf4e3691da67acfd86eddd0d0">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f4fb9fd611b76541df0891d4d72c90" name="a81f4fb9fd611b76541df0891d4d72c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f4fb9fd611b76541df0891d4d72c90">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed04a37d80711964469d4a9a034531a9" name="aed04a37d80711964469d4a9a034531a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed04a37d80711964469d4a9a034531a9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbcee84e89024ac4a4a246347e661393" name="afbcee84e89024ac4a4a246347e661393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbcee84e89024ac4a4a246347e661393">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30087ba22ccacfd60dde74c581bd4d65" name="a30087ba22ccacfd60dde74c581bd4d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30087ba22ccacfd60dde74c581bd4d65">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af263ee23cb4bcbb3d90dae4d10020f60" name="af263ee23cb4bcbb3d90dae4d10020f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af263ee23cb4bcbb3d90dae4d10020f60">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52055db30eaca49ccb18c701c3b38a6d" name="a52055db30eaca49ccb18c701c3b38a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52055db30eaca49ccb18c701c3b38a6d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7444c763bd0b34f76733d839bf50965c" name="a7444c763bd0b34f76733d839bf50965c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7444c763bd0b34f76733d839bf50965c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a569f9018dbb9cf533f1049607293ffb2" name="a569f9018dbb9cf533f1049607293ffb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569f9018dbb9cf533f1049607293ffb2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63608ad7c8b6f19a09c01c38f6421f23" name="a63608ad7c8b6f19a09c01c38f6421f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63608ad7c8b6f19a09c01c38f6421f23">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac53084d6d39564fa10097262ee743467" name="ac53084d6d39564fa10097262ee743467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53084d6d39564fa10097262ee743467">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedb897bda48f0b3829ca5805003220aa" name="aedb897bda48f0b3829ca5805003220aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb897bda48f0b3829ca5805003220aa">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e694e39583e68f0e5ddfd7156e94e0" name="a39e694e39583e68f0e5ddfd7156e94e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e694e39583e68f0e5ddfd7156e94e0">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7f55996ce8342a87d9d389948238150" name="ac7f55996ce8342a87d9d389948238150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f55996ce8342a87d9d389948238150">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b8168a3a0445a836fa988dbfc5803d" name="a31b8168a3a0445a836fa988dbfc5803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b8168a3a0445a836fa988dbfc5803d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab2d7d5ed4ba54b4d544c79333d15bd9" name="aab2d7d5ed4ba54b4d544c79333d15bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2d7d5ed4ba54b4d544c79333d15bd9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e3ca69b57620e4d435740bb878ec4a4" name="a3e3ca69b57620e4d435740bb878ec4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3ca69b57620e4d435740bb878ec4a4">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac47430955bce3ce5a0eda6496fcfc337" name="ac47430955bce3ce5a0eda6496fcfc337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47430955bce3ce5a0eda6496fcfc337">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000156)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14e7a0cc02521852bce68e40c5b34c28" name="a14e7a0cc02521852bce68e40c5b34c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e7a0cc02521852bce68e40c5b34c28">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25c3cd383eb99f48b3806ac4ddf0a1ec" name="a25c3cd383eb99f48b3806ac4ddf0a1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c3cd383eb99f48b3806ac4ddf0a1ec">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a8229769a209b75a294661c4529bb6" name="a19a8229769a209b75a294661c4529bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a8229769a209b75a294661c4529bb6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3c9c8732c5b9e3140d875d8c1931c75" name="aa3c9c8732c5b9e3140d875d8c1931c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c9c8732c5b9e3140d875d8c1931c75">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5122263a3f388ea40ff7cefb3f7b80fe" name="a5122263a3f388ea40ff7cefb3f7b80fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5122263a3f388ea40ff7cefb3f7b80fe">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c91b544b5ed543c7683c1331f3adbf3" name="a1c91b544b5ed543c7683c1331f3adbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c91b544b5ed543c7683c1331f3adbf3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22ea837ee520449aa86c5b896215a065" name="a22ea837ee520449aa86c5b896215a065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ea837ee520449aa86c5b896215a065">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a578ac1130128bd46f6d03de6d1485ad1" name="a578ac1130128bd46f6d03de6d1485ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578ac1130128bd46f6d03de6d1485ad1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2986ebceef1e2af9e317b8bb2997758c" name="a2986ebceef1e2af9e317b8bb2997758c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2986ebceef1e2af9e317b8bb2997758c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56039531bbfd9d511b7600dc736205a2" name="a56039531bbfd9d511b7600dc736205a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56039531bbfd9d511b7600dc736205a2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab851a18997309738d80dbfc76e577a63" name="ab851a18997309738d80dbfc76e577a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab851a18997309738d80dbfc76e577a63">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af174538404ced8974c2a6a3a7cc6e27b" name="af174538404ced8974c2a6a3a7cc6e27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af174538404ced8974c2a6a3a7cc6e27b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f80a31650822c263fee37d356c0303c" name="a4f80a31650822c263fee37d356c0303c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f80a31650822c263fee37d356c0303c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b04d2a2712cf6545d8310ecc36ce77" name="a31b04d2a2712cf6545d8310ecc36ce77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b04d2a2712cf6545d8310ecc36ce77">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58cb752633bd4a1ef9407b310cfad81f" name="a58cb752633bd4a1ef9407b310cfad81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58cb752633bd4a1ef9407b310cfad81f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a529ae4b3acb993c44596372fbe2f875b" name="a529ae4b3acb993c44596372fbe2f875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529ae4b3acb993c44596372fbe2f875b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e469313b64df9599f8c84d5a8eecfcf" name="a0e469313b64df9599f8c84d5a8eecfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e469313b64df9599f8c84d5a8eecfcf">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a7d8c9deaec34721097bbd733d3f981" name="a7a7d8c9deaec34721097bbd733d3f981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7d8c9deaec34721097bbd733d3f981">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5f2f0a26e0afd485f4a4454bd64a2f" name="a8e5f2f0a26e0afd485f4a4454bd64a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5f2f0a26e0afd485f4a4454bd64a2f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c12826eba565561a742dfbb8dc6db4f" name="a2c12826eba565561a742dfbb8dc6db4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c12826eba565561a742dfbb8dc6db4f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09b4b81d289afa51f53e0cd33fb84383" name="a09b4b81d289afa51f53e0cd33fb84383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b4b81d289afa51f53e0cd33fb84383">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82ef8b3646dbbe250d735be6878ab414" name="a82ef8b3646dbbe250d735be6878ab414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ef8b3646dbbe250d735be6878ab414">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae12c29b5b8a7c74e011fcc61c74cadc8" name="ae12c29b5b8a7c74e011fcc61c74cadc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12c29b5b8a7c74e011fcc61c74cadc8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f03c55b6c33a3bb8093d6351e81e007" name="a9f03c55b6c33a3bb8093d6351e81e007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f03c55b6c33a3bb8093d6351e81e007">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a907739486a8e75b4a5b2ed00dfe4ab83" name="a907739486a8e75b4a5b2ed00dfe4ab83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907739486a8e75b4a5b2ed00dfe4ab83">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a600f51ce5bbea3692b9c1d7d2937c280" name="a600f51ce5bbea3692b9c1d7d2937c280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600f51ce5bbea3692b9c1d7d2937c280">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a955331262f105dcebcac5e8bc61acc97" name="a955331262f105dcebcac5e8bc61acc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955331262f105dcebcac5e8bc61acc97">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d618915f764502f4e969b6929b7aeb7" name="a5d618915f764502f4e969b6929b7aeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d618915f764502f4e969b6929b7aeb7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cbb63c51d6724f4f2776019827e588d" name="a2cbb63c51d6724f4f2776019827e588d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cbb63c51d6724f4f2776019827e588d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab11f91a133322311bdc4dc7a7ac43014" name="ab11f91a133322311bdc4dc7a7ac43014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11f91a133322311bdc4dc7a7ac43014">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a351814ae075ff7da517ce6fd0c0c406d" name="a351814ae075ff7da517ce6fd0c0c406d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351814ae075ff7da517ce6fd0c0c406d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af32666997dafd9a17d18e9040ab9f6bd" name="af32666997dafd9a17d18e9040ab9f6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32666997dafd9a17d18e9040ab9f6bd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b4873b7f87a62346e57c85b1cbc55e" name="a11b4873b7f87a62346e57c85b1cbc55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b4873b7f87a62346e57c85b1cbc55e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae61d5c95ad256350301f32a4f44c7e7e" name="ae61d5c95ad256350301f32a4f44c7e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61d5c95ad256350301f32a4f44c7e7e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30c63f1f8710ef9688f0348cee76103d" name="a30c63f1f8710ef9688f0348cee76103d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c63f1f8710ef9688f0348cee76103d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a6bdcb4dc8a48d62f253d20963528ca" name="a5a6bdcb4dc8a48d62f253d20963528ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6bdcb4dc8a48d62f253d20963528ca">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf95e5169daa223e11d56674bce4dee6" name="abf95e5169daa223e11d56674bce4dee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf95e5169daa223e11d56674bce4dee6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a22c3e34ed82cd1f64c1b5c76e5c916" name="a6a22c3e34ed82cd1f64c1b5c76e5c916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a22c3e34ed82cd1f64c1b5c76e5c916">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab08c448d97aeb9397295f8260730ba74" name="ab08c448d97aeb9397295f8260730ba74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08c448d97aeb9397295f8260730ba74">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74913595667f2ae8e421058f835b956f" name="a74913595667f2ae8e421058f835b956f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74913595667f2ae8e421058f835b956f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ba9e438481322c94d2ddd07a3f013fa" name="a6ba9e438481322c94d2ddd07a3f013fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba9e438481322c94d2ddd07a3f013fa">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44c13db390a41b45ae336a767559be0c" name="a44c13db390a41b45ae336a767559be0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c13db390a41b45ae336a767559be0c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a398ae57aea08bd575bd1b1b020b03d86" name="a398ae57aea08bd575bd1b1b020b03d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398ae57aea08bd575bd1b1b020b03d86">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ada06904345325e2f7f7f9c8c0f366e" name="a9ada06904345325e2f7f7f9c8c0f366e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ada06904345325e2f7f7f9c8c0f366e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf33eca8ebe65f731000efd4e2674ac3" name="aaf33eca8ebe65f731000efd4e2674ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf33eca8ebe65f731000efd4e2674ac3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeab4603fea1582ded9a8e9608ae1da0" name="abeab4603fea1582ded9a8e9608ae1da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeab4603fea1582ded9a8e9608ae1da0">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae711580edacdfcbbe9d56bddb36b70e1" name="ae711580edacdfcbbe9d56bddb36b70e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae711580edacdfcbbe9d56bddb36b70e1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000156)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79df3e69203548a9220426159fe37729" name="a79df3e69203548a9220426159fe37729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79df3e69203548a9220426159fe37729">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a103a6d54c6fcaca716d01ed69179abe8" name="a103a6d54c6fcaca716d01ed69179abe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103a6d54c6fcaca716d01ed69179abe8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3364e3791dc25041d509afa1ae3b9c" name="a2c3364e3791dc25041d509afa1ae3b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3364e3791dc25041d509afa1ae3b9c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1af423ab184811e41e3296b251925ee" name="aa1af423ab184811e41e3296b251925ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1af423ab184811e41e3296b251925ee">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f6f8c3366e81624ca030f21ec0875fc" name="a2f6f8c3366e81624ca030f21ec0875fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f6f8c3366e81624ca030f21ec0875fc">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64eb48f96eb5ceda39936f715d4005b6" name="a64eb48f96eb5ceda39936f715d4005b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64eb48f96eb5ceda39936f715d4005b6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0ec5a64bd194d09442f1788f91e80a9" name="ac0ec5a64bd194d09442f1788f91e80a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ec5a64bd194d09442f1788f91e80a9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7817b802a920998dac7ff00e42f2edf5" name="a7817b802a920998dac7ff00e42f2edf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7817b802a920998dac7ff00e42f2edf5">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aade829dfee211e19298d1b69c6387822" name="aade829dfee211e19298d1b69c6387822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade829dfee211e19298d1b69c6387822">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb0164165ce375ab8f9dedd8487d38ab" name="adb0164165ce375ab8f9dedd8487d38ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0164165ce375ab8f9dedd8487d38ab">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27ecfd1227cf1ecb9703d043fd26d03c" name="a27ecfd1227cf1ecb9703d043fd26d03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ecfd1227cf1ecb9703d043fd26d03c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1a894243d8cb693513cd8053fb68784" name="ad1a894243d8cb693513cd8053fb68784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a894243d8cb693513cd8053fb68784">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8972d002a458be6ace6657f0489540e5" name="a8972d002a458be6ace6657f0489540e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8972d002a458be6ace6657f0489540e5">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe5f2c78a1666f9e3521320a0648ecd" name="a1fe5f2c78a1666f9e3521320a0648ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe5f2c78a1666f9e3521320a0648ecd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fc967573036fe464ffd0d260b32c5db" name="a3fc967573036fe464ffd0d260b32c5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc967573036fe464ffd0d260b32c5db">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7994df36bded415c7c42d796d3dab527" name="a7994df36bded415c7c42d796d3dab527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7994df36bded415c7c42d796d3dab527">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae54dbfc19e6d23907f0ed85631fd7553" name="ae54dbfc19e6d23907f0ed85631fd7553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54dbfc19e6d23907f0ed85631fd7553">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afac51dfd6c2a0ccb3e7707b9996a35d3" name="afac51dfd6c2a0ccb3e7707b9996a35d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac51dfd6c2a0ccb3e7707b9996a35d3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab145f1170a6be84694a44b2838cafa80" name="ab145f1170a6be84694a44b2838cafa80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab145f1170a6be84694a44b2838cafa80">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a32ef53ebbd3d7adcd56f9d567ddfda" name="a4a32ef53ebbd3d7adcd56f9d567ddfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a32ef53ebbd3d7adcd56f9d567ddfda">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7b3db4bd7b5023da844e92012767688" name="ae7b3db4bd7b5023da844e92012767688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b3db4bd7b5023da844e92012767688">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c36d3e3728112e5fa662316d893055" name="ab3c36d3e3728112e5fa662316d893055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c36d3e3728112e5fa662316d893055">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbd0ba4dcf774ea28ffd0b880b6a9173" name="adbd0ba4dcf774ea28ffd0b880b6a9173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd0ba4dcf774ea28ffd0b880b6a9173">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4239959f655a630f539fd0664e93558" name="ac4239959f655a630f539fd0664e93558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4239959f655a630f539fd0664e93558">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4cdfa8391b379d400bfb3ebf3389b08" name="ab4cdfa8391b379d400bfb3ebf3389b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4cdfa8391b379d400bfb3ebf3389b08">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1ed787e40dadaf03c6b2ff623276e1c" name="ad1ed787e40dadaf03c6b2ff623276e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ed787e40dadaf03c6b2ff623276e1c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39a70ee01f9a7687f1a331f3862ecea8" name="a39a70ee01f9a7687f1a331f3862ecea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a70ee01f9a7687f1a331f3862ecea8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10cd53045980fa9d99c05da2c83599aa" name="a10cd53045980fa9d99c05da2c83599aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cd53045980fa9d99c05da2c83599aa">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add63eac23a208a937e47b7091ed9dbe7" name="add63eac23a208a937e47b7091ed9dbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add63eac23a208a937e47b7091ed9dbe7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac45c56a036a0a9f9c9f510678b8da14a" name="ac45c56a036a0a9f9c9f510678b8da14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45c56a036a0a9f9c9f510678b8da14a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fa09cf9b52642aa621d35e9d660b4f3" name="a9fa09cf9b52642aa621d35e9d660b4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa09cf9b52642aa621d35e9d660b4f3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfef92c43ae407fd531dd90b9184ebe7" name="adfef92c43ae407fd531dd90b9184ebe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfef92c43ae407fd531dd90b9184ebe7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b99ab4137f6901ef25b0769317fae3" name="a49b99ab4137f6901ef25b0769317fae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b99ab4137f6901ef25b0769317fae3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91f7020e636da1ca5d163a395341a4fd" name="a91f7020e636da1ca5d163a395341a4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f7020e636da1ca5d163a395341a4fd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cacf5237eb74fc9b0b546ca3e8bb4d2" name="a6cacf5237eb74fc9b0b546ca3e8bb4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cacf5237eb74fc9b0b546ca3e8bb4d2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af94de171d5dd5c569aa7258e07645106" name="af94de171d5dd5c569aa7258e07645106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94de171d5dd5c569aa7258e07645106">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7fec9fbd33089e544a78c17251f3341" name="ae7fec9fbd33089e544a78c17251f3341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7fec9fbd33089e544a78c17251f3341">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90b555de254823fe57d5e3e549c76e45" name="a90b555de254823fe57d5e3e549c76e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b555de254823fe57d5e3e549c76e45">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a365be0144e7b702fea068086dc0da6b4" name="a365be0144e7b702fea068086dc0da6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365be0144e7b702fea068086dc0da6b4">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa17b97a0e034197a22681ab300e7568e" name="aa17b97a0e034197a22681ab300e7568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17b97a0e034197a22681ab300e7568e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2e0bb74037ea769e64d108e97bc261e" name="ac2e0bb74037ea769e64d108e97bc261e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e0bb74037ea769e64d108e97bc261e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4739db108a5a378cc67b3c22e9bd7af" name="ae4739db108a5a378cc67b3c22e9bd7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4739db108a5a378cc67b3c22e9bd7af">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83ebc01a3fbeb9b70c3c8347e185cce2" name="a83ebc01a3fbeb9b70c3c8347e185cce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83ebc01a3fbeb9b70c3c8347e185cce2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af69abc47a70159d4b560a62dbc998e35" name="af69abc47a70159d4b560a62dbc998e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69abc47a70159d4b560a62dbc998e35">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29cdbe63e9a547493dcfd7e2ad002693" name="a29cdbe63e9a547493dcfd7e2ad002693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29cdbe63e9a547493dcfd7e2ad002693">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cb698294d782bc768efe1e127772255" name="a2cb698294d782bc768efe1e127772255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb698294d782bc768efe1e127772255">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1591d09927edad77b11f74cc4991f441" name="a1591d09927edad77b11f74cc4991f441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1591d09927edad77b11f74cc4991f441">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0476860a6f5fecde55019169c80e4da" name="aa0476860a6f5fecde55019169c80e4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0476860a6f5fecde55019169c80e4da">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0308962ed2fc76960651d32b80bf8d0b" name="a0308962ed2fc76960651d32b80bf8d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0308962ed2fc76960651d32b80bf8d0b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff625353be876ca0a790b11c8c2478b8" name="aff625353be876ca0a790b11c8c2478b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff625353be876ca0a790b11c8c2478b8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d52b7af444a0f882d87aba80dee34b" name="a26d52b7af444a0f882d87aba80dee34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d52b7af444a0f882d87aba80dee34b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b825f36cf0d56b0e98dc51f3f4f915b" name="a3b825f36cf0d56b0e98dc51f3f4f915b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b825f36cf0d56b0e98dc51f3f4f915b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abef2f600334e25711e903e1874eb0618" name="abef2f600334e25711e903e1874eb0618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef2f600334e25711e903e1874eb0618">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e9c27a01a26aab215f23fe652d9af0" name="ab4e9c27a01a26aab215f23fe652d9af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e9c27a01a26aab215f23fe652d9af0">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af261b6aa7054b8b58b1d1a86a078cedb" name="af261b6aa7054b8b58b1d1a86a078cedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af261b6aa7054b8b58b1d1a86a078cedb">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a63fa32727a82912b9880554447bc90" name="a3a63fa32727a82912b9880554447bc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a63fa32727a82912b9880554447bc90">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58756bf7afb2f8ec2f25e68e8ebeed58" name="a58756bf7afb2f8ec2f25e68e8ebeed58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58756bf7afb2f8ec2f25e68e8ebeed58">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ebd587ff4c4e8ba4ee4296d20ce9760" name="a7ebd587ff4c4e8ba4ee4296d20ce9760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebd587ff4c4e8ba4ee4296d20ce9760">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41eed39f5542ae85eb1069b81ec4c547" name="a41eed39f5542ae85eb1069b81ec4c547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41eed39f5542ae85eb1069b81ec4c547">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca9bc87db994758c05db1df7a96f4a97" name="aca9bc87db994758c05db1df7a96f4a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9bc87db994758c05db1df7a96f4a97">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef0a91762d835198b9e646809c7d6fcd" name="aef0a91762d835198b9e646809c7d6fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0a91762d835198b9e646809c7d6fcd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b7ca316e623c33c497ceff4adf3c84" name="a01b7ca316e623c33c497ceff4adf3c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b7ca316e623c33c497ceff4adf3c84">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c85f1cbb7294e2d51f4f5735a6855a7" name="a8c85f1cbb7294e2d51f4f5735a6855a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c85f1cbb7294e2d51f4f5735a6855a7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a181f760b0946078b8583bd0fbebcecac" name="a181f760b0946078b8583bd0fbebcecac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181f760b0946078b8583bd0fbebcecac">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38f41eec1d3452a70e71b53ad88d4797" name="a38f41eec1d3452a70e71b53ad88d4797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f41eec1d3452a70e71b53ad88d4797">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352e98e3bbf9ced87bb8225794662d9f" name="a352e98e3bbf9ced87bb8225794662d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352e98e3bbf9ced87bb8225794662d9f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7b11bbc9c4a950b263332f77f81353c" name="ae7b11bbc9c4a950b263332f77f81353c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b11bbc9c4a950b263332f77f81353c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93ea05ceec6a6075b88bfe09f878b0f9" name="a93ea05ceec6a6075b88bfe09f878b0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ea05ceec6a6075b88bfe09f878b0f9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedfc35c422d3fabb713b10993edaa8e3" name="aedfc35c422d3fabb713b10993edaa8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedfc35c422d3fabb713b10993edaa8e3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ec91940837a1b9080b04dda37c5b99a" name="a8ec91940837a1b9080b04dda37c5b99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec91940837a1b9080b04dda37c5b99a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6398fd7e2af99bec46b4eafea44fdf8d" name="a6398fd7e2af99bec46b4eafea44fdf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6398fd7e2af99bec46b4eafea44fdf8d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ed3e0dbf3b4d95ab6bc4bb592b7b296" name="a5ed3e0dbf3b4d95ab6bc4bb592b7b296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed3e0dbf3b4d95ab6bc4bb592b7b296">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a24d67be80cdf52eba6211cc1d35369" name="a4a24d67be80cdf52eba6211cc1d35369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a24d67be80cdf52eba6211cc1d35369">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af39602ecfcaaa81b98bf987d3eb5e589" name="af39602ecfcaaa81b98bf987d3eb5e589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39602ecfcaaa81b98bf987d3eb5e589">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6be2d5dc601f4afc36f8ba50c359ff" name="abb6be2d5dc601f4afc36f8ba50c359ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6be2d5dc601f4afc36f8ba50c359ff">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac22b29f480bc4f6989e9ce6f7037dc11" name="ac22b29f480bc4f6989e9ce6f7037dc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac22b29f480bc4f6989e9ce6f7037dc11">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed899d8825f340e17898076da34a9c7" name="a7ed899d8825f340e17898076da34a9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed899d8825f340e17898076da34a9c7">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa44f2ccb8dbf8944a448bff9dbddddd" name="aaa44f2ccb8dbf8944a448bff9dbddddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa44f2ccb8dbf8944a448bff9dbddddd">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bfefe6422ce6cab4c3d43afceef30d3" name="a2bfefe6422ce6cab4c3d43afceef30d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfefe6422ce6cab4c3d43afceef30d3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8daef3dca6cdc3cec69056e4538f484" name="ac8daef3dca6cdc3cec69056e4538f484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8daef3dca6cdc3cec69056e4538f484">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5aeccfdd0e67091c48451649d4420e21" name="a5aeccfdd0e67091c48451649d4420e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aeccfdd0e67091c48451649d4420e21">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0de1fbc92bba9cf45a710d46491a00f9" name="a0de1fbc92bba9cf45a710d46491a00f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de1fbc92bba9cf45a710d46491a00f9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d8b342e98874bb68bf29d8835b94461" name="a1d8b342e98874bb68bf29d8835b94461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8b342e98874bb68bf29d8835b94461">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b8f33bd94290e02ecb0d19145e4e63a" name="a1b8f33bd94290e02ecb0d19145e4e63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8f33bd94290e02ecb0d19145e4e63a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4314fa2d788e8d68c189f013cba85891" name="a4314fa2d788e8d68c189f013cba85891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4314fa2d788e8d68c189f013cba85891">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a104d58ecc45ab6e84ad238ab6497a433" name="a104d58ecc45ab6e84ad238ab6497a433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104d58ecc45ab6e84ad238ab6497a433">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79ee48b9f4149d83905cc7521bbae369" name="a79ee48b9f4149d83905cc7521bbae369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ee48b9f4149d83905cc7521bbae369">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabc5ea12fd5aae7a8fc094067f4e373a" name="aabc5ea12fd5aae7a8fc094067f4e373a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc5ea12fd5aae7a8fc094067f4e373a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358792cdb9e755d561930ece75ab6aed" name="a358792cdb9e755d561930ece75ab6aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358792cdb9e755d561930ece75ab6aed">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4886efea83c75ba59ba2bbfe9388a114" name="a4886efea83c75ba59ba2bbfe9388a114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4886efea83c75ba59ba2bbfe9388a114">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a159ba5fdec35eca903e239bbc0d562" name="a8a159ba5fdec35eca903e239bbc0d562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a159ba5fdec35eca903e239bbc0d562">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbbc86721db77335af1e1f6acc264379" name="afbbc86721db77335af1e1f6acc264379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbc86721db77335af1e1f6acc264379">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7de5de71199bfd1ef61d86bf047ed3c9" name="a7de5de71199bfd1ef61d86bf047ed3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de5de71199bfd1ef61d86bf047ed3c9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcfb03a70f8cf90e4e10d1fdece85ca9" name="afcfb03a70f8cf90e4e10d1fdece85ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcfb03a70f8cf90e4e10d1fdece85ca9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf8467c2d88fbb366670de093fa91a0" name="a8bf8467c2d88fbb366670de093fa91a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf8467c2d88fbb366670de093fa91a0">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae9e19d45056eeed08b2aa88c6537f7d" name="aae9e19d45056eeed08b2aa88c6537f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9e19d45056eeed08b2aa88c6537f7d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afabb6e1404487b288cde12bd7c65918e" name="afabb6e1404487b288cde12bd7c65918e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabb6e1404487b288cde12bd7c65918e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2edfe065997bcb69eeb54fd2a15b10f4" name="a2edfe065997bcb69eeb54fd2a15b10f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edfe065997bcb69eeb54fd2a15b10f4">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5e6165291a29bdfc495c3727ac530d" name="a5b5e6165291a29bdfc495c3727ac530d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5e6165291a29bdfc495c3727ac530d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae409e68aeca4f1b7f7b8832e9d07d0d8" name="ae409e68aeca4f1b7f7b8832e9d07d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae409e68aeca4f1b7f7b8832e9d07d0d8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67ae44ad5e312df97f216d90f0c3750d" name="a67ae44ad5e312df97f216d90f0c3750d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ae44ad5e312df97f216d90f0c3750d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c1d0797ae49a9a897108482ac1e9c9f" name="a5c1d0797ae49a9a897108482ac1e9c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1d0797ae49a9a897108482ac1e9c9f">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70f90a92bf874f5d72cab8c0341f8074" name="a70f90a92bf874f5d72cab8c0341f8074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f90a92bf874f5d72cab8c0341f8074">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca462e17040c345d252dbca3568c2178" name="aca462e17040c345d252dbca3568c2178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca462e17040c345d252dbca3568c2178">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c74acf4a5bd481834b553f85d1577ad" name="a3c74acf4a5bd481834b553f85d1577ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c74acf4a5bd481834b553f85d1577ad">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf4a26a6e13b66dd6ce944e5ba2b4f3d" name="aaf4a26a6e13b66dd6ce944e5ba2b4f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4a26a6e13b66dd6ce944e5ba2b4f3d">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2d1ce53b2d35099daf9ac1083444941" name="af2d1ce53b2d35099daf9ac1083444941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d1ce53b2d35099daf9ac1083444941">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07209750fe1d1d52440d889ef2e0d27e" name="a07209750fe1d1d52440d889ef2e0d27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07209750fe1d1d52440d889ef2e0d27e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b06b3d08c29c51273ad3b2bdcb0cceb" name="a5b06b3d08c29c51273ad3b2bdcb0cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b06b3d08c29c51273ad3b2bdcb0cceb">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab023eb9c625d9a40212b56851fa829a1" name="ab023eb9c625d9a40212b56851fa829a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab023eb9c625d9a40212b56851fa829a1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab820de705fd6e8c124e5913081b29c25" name="ab820de705fd6e8c124e5913081b29c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab820de705fd6e8c124e5913081b29c25">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_12MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_12MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca72ca58c9d6628804922724bb35976" name="a6ca72ca58c9d6628804922724bb35976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca72ca58c9d6628804922724bb35976">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_2MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_2MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61656b19a04fd51b9a95ff33382b6049" name="a61656b19a04fd51b9a95ff33382b6049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61656b19a04fd51b9a95ff33382b6049">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_4MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_4MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7515d1a3015aa09cf0a258ae3cde3544" name="a7515d1a3015aa09cf0a258ae3cde3544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7515d1a3015aa09cf0a258ae3cde3544">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_8MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_8MA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc62c4d1044f85e61a7543f635f7e570" name="acc62c4d1044f85e61a7543f635f7e570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc62c4d1044f85e61a7543f635f7e570">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_IE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_IE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969ad49c991b35cb2b27992cc1d2e19a" name="a969ad49c991b35cb2b27992cc1d2e19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969ad49c991b35cb2b27992cc1d2e19a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_IE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_IE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7675e6043791cbda9169b19d0ad793e2" name="a7675e6043791cbda9169b19d0ad793e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7675e6043791cbda9169b19d0ad793e2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_IE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_IE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b2ff93685d8acf4ff7cf7c8a4a2a86" name="aa4b2ff93685d8acf4ff7cf7c8a4a2a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2ff93685d8acf4ff7cf7c8a4a2a86">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_IE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_IE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01a73b6f8a0f301952d10666fec9f9b" name="ad01a73b6f8a0f301952d10666fec9f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01a73b6f8a0f301952d10666fec9f9b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_IE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_IE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfd1a30592ee146b0709d3ddefa55038" name="adfd1a30592ee146b0709d3ddefa55038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd1a30592ee146b0709d3ddefa55038">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_ISO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_ISO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb8fbd35923f28555d9c321ea82c7bd8" name="acb8fbd35923f28555d9c321ea82c7bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8fbd35923f28555d9c321ea82c7bd8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_ISO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_ISO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac08d9e4d5f9bf7381ed9703cee3f93eb" name="ac08d9e4d5f9bf7381ed9703cee3f93eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08d9e4d5f9bf7381ed9703cee3f93eb">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_ISO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_ISO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7288ca649053e96bdc4584933f425c73" name="a7288ca649053e96bdc4584933f425c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7288ca649053e96bdc4584933f425c73">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_ISO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_ISO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d24936b68397ac84fb991a83efca80" name="a42d24936b68397ac84fb991a83efca80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d24936b68397ac84fb991a83efca80">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_ISO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_ISO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c192b59add546c020ca2d2912f9eac2" name="a2c192b59add546c020ca2d2912f9eac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c192b59add546c020ca2d2912f9eac2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_OD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_OD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9fcc7d8d90ae33a259a46dc9e6039a2" name="ab9fcc7d8d90ae33a259a46dc9e6039a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fcc7d8d90ae33a259a46dc9e6039a2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_OD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_OD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dd02fc6ff319af52e6a185464c75b1e" name="a4dd02fc6ff319af52e6a185464c75b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd02fc6ff319af52e6a185464c75b1e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_OD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_OD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a117ef4bcb6f75083592fdf0f018f3034" name="a117ef4bcb6f75083592fdf0f018f3034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117ef4bcb6f75083592fdf0f018f3034">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_OD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_OD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7960d233b17e37e211d2ca2658d50cd2" name="a7960d233b17e37e211d2ca2658d50cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7960d233b17e37e211d2ca2658d50cd2">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_OD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_OD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a783ea4829e56db4a407585b6cddc06a1" name="a783ea4829e56db4a407585b6cddc06a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a783ea4829e56db4a407585b6cddc06a1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68126db660693133288584194972143b" name="a68126db660693133288584194972143b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68126db660693133288584194972143b">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a956a32fba6a3cecbfc7675b424ddd8" name="a7a956a32fba6a3cecbfc7675b424ddd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a956a32fba6a3cecbfc7675b424ddd8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b1ed2fdbb2fdaa2b46052f1ef137af8" name="a5b1ed2fdbb2fdaa2b46052f1ef137af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1ed2fdbb2fdaa2b46052f1ef137af8">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e9d4a1f854295b737c982533a457465" name="a9e9d4a1f854295b737c982533a457465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9d4a1f854295b737c982533a457465">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a125b1e7820442eafa80755f102734e19" name="a125b1e7820442eafa80755f102734e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125b1e7820442eafa80755f102734e19">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0684efcba0037821268d9bd842edc181" name="a0684efcba0037821268d9bd842edc181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0684efcba0037821268d9bd842edc181">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PUE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PUE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af11e2ed30a9d855bda444bc441eac1a6" name="af11e2ed30a9d855bda444bc441eac1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11e2ed30a9d855bda444bc441eac1a6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PUE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PUE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eea0e5c2a6f2405cb3e59af1b74baee" name="a5eea0e5c2a6f2405cb3e59af1b74baee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eea0e5c2a6f2405cb3e59af1b74baee">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PUE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PUE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8cef2147b2f1b784ccb3c5999dbbdb" name="a2d8cef2147b2f1b784ccb3c5999dbbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8cef2147b2f1b784ccb3c5999dbbdb">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PUE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PUE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9f6ba87d8bc64298110a26e9246308" name="afd9f6ba87d8bc64298110a26e9246308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9f6ba87d8bc64298110a26e9246308">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_PUE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_PUE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19840dadeabd5624772af400725e432c" name="a19840dadeabd5624772af400725e432c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19840dadeabd5624772af400725e432c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c140788801191fd9cd00eadd0572e6" name="a63c140788801191fd9cd00eadd0572e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c140788801191fd9cd00eadd0572e6">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SCHMITT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SCHMITT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84844348d9d27f0830a698b6f9129d9" name="ab84844348d9d27f0830a698b6f9129d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84844348d9d27f0830a698b6f9129d9">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SCHMITT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SCHMITT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49560063c59e74ad60c40d66c854970a" name="a49560063c59e74ad60c40d66c854970a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49560063c59e74ad60c40d66c854970a">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SCHMITT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SCHMITT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ae3ecd882081d9fa0b2eb8ae128f964" name="a6ae3ecd882081d9fa0b2eb8ae128f964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae3ecd882081d9fa0b2eb8ae128f964">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SCHMITT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SCHMITT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84d97689f63b531db13ef82950d9178e" name="a84d97689f63b531db13ef82950d9178e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d97689f63b531db13ef82950d9178e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SCHMITT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SCHMITT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64b3b964b5aadb4feafacfa864be328e" name="a64b3b964b5aadb4feafacfa864be328e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b3b964b5aadb4feafacfa864be328e">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f2790da8f07be0b8d7fe33e1788d9e1" name="a5f2790da8f07be0b8d7fe33e1788d9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2790da8f07be0b8d7fe33e1788d9e1">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e11a64a4197a28bbbf99a1dc86cc815" name="a8e11a64a4197a28bbbf99a1dc86cc815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e11a64a4197a28bbbf99a1dc86cc815">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebf7fb37bf5831c9640a21270a8e22d3" name="aebf7fb37bf5831c9640a21270a8e22d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf7fb37bf5831c9640a21270a8e22d3">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4365aeac23f87715703ede970770a15c" name="a4365aeac23f87715703ede970770a15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4365aeac23f87715703ede970770a15c">&#9670;&#160;</a></span>PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35c6c52caf0f877ae75720093ee125a5" name="a35c6c52caf0f877ae75720093ee125a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c6c52caf0f877ae75720093ee125a5">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af4a8c85562b6e41a5c0b94b4711046" name="a3af4a8c85562b6e41a5c0b94b4711046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af4a8c85562b6e41a5c0b94b4711046">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b0901cb4d5f1a4ee1ed8bb5cc55997" name="a83b0901cb4d5f1a4ee1ed8bb5cc55997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b0901cb4d5f1a4ee1ed8bb5cc55997">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe5c9efbb4d58db6c2b5f534e41e322" name="a1fe5c9efbb4d58db6c2b5f534e41e322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe5c9efbb4d58db6c2b5f534e41e322">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fb4dcd07fd10b36e818a65ff7ae2f18" name="a8fb4dcd07fd10b36e818a65ff7ae2f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb4dcd07fd10b36e818a65ff7ae2f18">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="adac271e8a15ec68d8c1467d06e81e2a5" name="adac271e8a15ec68d8c1467d06e81e2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac271e8a15ec68d8c1467d06e81e2a5">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5af2258291d51087f3dbb27cf2eaca2" name="ab5af2258291d51087f3dbb27cf2eaca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5af2258291d51087f3dbb27cf2eaca2">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_VALUE_1V8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_VALUE_1V8&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2235fd6ab44da46c68ac17d74a7dc3ca" name="a2235fd6ab44da46c68ac17d74a7dc3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2235fd6ab44da46c68ac17d74a7dc3ca">&#9670;&#160;</a></span>PADS_QSPI_VOLTAGE_SELECT_VALUE_3V3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PADS_QSPI_VOLTAGE_SELECT_VALUE_3V3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html">pads_qspi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
