{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440128500284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440128500286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 20:41:40 2015 " "Processing started: Thu Aug 20 20:41:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440128500286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440128500286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADCinterface -c top_ADCinterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADCinterface -c top_ADCinterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440128500286 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503089 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503089 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503090 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503091 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503092 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503093 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503093 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503093 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503093 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503265 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503267 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503435 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503435 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503435 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503436 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd " "Can't generate netlist output files because the file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503437 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503438 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1440128503439 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 126 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 126 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1336 " "Peak virtual memory: 1336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440128504031 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 20 20:41:44 2015 " "Processing ended: Thu Aug 20 20:41:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440128504031 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440128504031 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440128504031 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440128504031 ""}
