statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     732.4205
gpu_ipc_2 =     241.5023
gpu_ipc_3 =     241.4803
gpu_tot_sim_cycle_stream_1 = 31344
gpu_tot_sim_cycle_stream_2 = 31343
gpu_tot_sim_cycle_stream_3 = 31344
gpu_sim_insn_1 = 22956988
gpu_sim_insn_2 = 7569408
gpu_sim_insn_3 = 7568960
gpu_sim_cycle = 31345
gpu_sim_insn = 38095356
gpu_ipc =    1215.3567
gpu_tot_sim_cycle = 31345
gpu_tot_sim_insn = 38095356
gpu_tot_ipc =    1215.3567
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95030
gpu_stall_icnt2sh    = 42628
gpu_total_sim_rate=432901

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 638646
	L1I_total_cache_misses = 13816
	L1I_total_cache_miss_rate = 0.0216
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 31, Miss_rate = 0.969, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 17, Miss_rate = 0.531, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5044
	L1D_cache_core[21]: Access = 768, Miss = 592, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 4196
	L1D_cache_core[22]: Access = 928, Miss = 732, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 4942
	L1D_cache_core[23]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 3987
	L1D_cache_core[24]: Access = 832, Miss = 634, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 4671
	L1D_cache_core[25]: Access = 864, Miss = 679, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5725
	L1D_cache_core[26]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 3986
	L1D_cache_core[27]: Access = 896, Miss = 731, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 4321
	L1D_cache_core[28]: Access = 864, Miss = 694, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 5015
	L1D_cache_core[29]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4635
	L1D_cache_core[30]: Access = 768, Miss = 601, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 3906
	L1D_cache_core[31]: Access = 800, Miss = 646, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 4356
	L1D_cache_core[32]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4104
	L1D_cache_core[33]: Access = 896, Miss = 730, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 4628
	L1D_cache_core[34]: Access = 896, Miss = 732, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 5447
	L1D_cache_core[35]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4773
	L1D_cache_core[36]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4468
	L1D_cache_core[37]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4848
	L1D_cache_core[38]: Access = 768, Miss = 618, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 4981
	L1D_cache_core[39]: Access = 768, Miss = 612, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[40]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5789
	L1D_cache_core[41]: Access = 864, Miss = 692, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[42]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 5521
	L1D_cache_core[43]: Access = 832, Miss = 655, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[44]: Access = 768, Miss = 604, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5402
	L1D_cache_core[45]: Access = 832, Miss = 665, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 4031
	L1D_cache_core[46]: Access = 896, Miss = 741, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 3974
	L1D_cache_core[47]: Access = 800, Miss = 626, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 4660
	L1D_cache_core[48]: Access = 859, Miss = 686, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 5511
	L1D_cache_core[49]: Access = 832, Miss = 673, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 5111
	L1D_cache_core[50]: Access = 928, Miss = 744, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4582
	L1D_cache_core[51]: Access = 832, Miss = 662, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 4576
	L1D_cache_core[52]: Access = 768, Miss = 625, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 5255
	L1D_cache_core[53]: Access = 864, Miss = 702, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4081
	L1D_cache_core[54]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5133
	L1D_cache_core[55]: Access = 768, Miss = 610, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 4654
	L1D_cache_core[56]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5200
	L1D_cache_core[57]: Access = 832, Miss = 660, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5274
	L1D_cache_core[58]: Access = 800, Miss = 636, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 4203
	L1D_cache_core[59]: Access = 832, Miss = 671, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4612
	L1D_total_cache_accesses = 33403
	L1D_total_cache_misses = 26694
	L1D_total_cache_miss_rate = 0.7991
	L1D_total_cache_pending_hits = 103
	L1D_total_cache_reservation_fails = 188494
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 19232
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0994
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 260146
	L1T_total_cache_misses = 803
	L1T_total_cache_miss_rate = 0.0031
	L1T_total_cache_pending_hits = 259343
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17320
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 259343
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 624830
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13816
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2858, 2802, 2845, 2719, 2845, 2677, 2845, 2529, 2751, 2370, 2613, 2128, 2318, 1852, 1966, 1398, 
gpgpu_n_tot_thrd_icount = 39599456
gpgpu_n_tot_w_icount = 1237483
gpgpu_n_stall_shd_mem = 412425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16921
gpgpu_n_mem_write_global = 16379
gpgpu_n_mem_texture = 803
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 526848
gpgpu_n_store_insn = 524128
gpgpu_n_shmem_insn = 4072447
gpgpu_n_tex_insn = 1180297
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 153152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 188974
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:431765	W0_Idle:534506	W0_Scoreboard:1557326	W1:0	W2:736	W3:2178	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:125637	W29:228928	W30:0	W31:0	W32:871844
Warp Occupancy Distribution:
Stall:151690	W0_Idle:179598	W0_Scoreboard:157784	W1:0	W2:736	W3:2178	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:125637	W29:228928	W30:0	W31:0	W32:398769
Warp Occupancy Distribution:
Stall:140017	W0_Idle:192843	W0_Scoreboard:684396	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
warp_utilization0: 0.329080
warp_utilization1: 0.609928
warp_utilization2: 0.188662
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135368 {8:16921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2227544 {136:16379,}
traffic_breakdown_coretomem[INST_ACC_R] = 7712 {8:964,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6424 {8:803,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2301256 {136:16921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130736 {8:16342,}
traffic_breakdown_memtocore[INST_ACC_R] = 131104 {136:964,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109208 {136:803,}
maxmrqlatency = 1031 
maxdqlatency = 0 
maxmflatency = 1745 
averagemflatency = 459 
averagemflatency_1 = 400 
averagemflatency_2= 459 
averagemflatency_3 = 464 
averagemrqlatency_1 = 21 
averagemrqlatency_2 = 45 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1131 
max_icnt2sh_latency = 31344 
mrq_lat_table:9650 	578 	863 	1456 	3337 	4461 	4896 	2646 	415 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	32 	31 	62 	5578 	16559 	11319 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7834 	3374 	3150 	4590 	10664 	4864 	684 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6243 	10685 	884 	12 	0 	0 	0 	0 	0 	0 	5120 	11222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	0 	8 	25 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        18        16         9         6        10        10         8         7         7         8         6        32        32        16         8 
dram[1]:         8        11        16         8         8         8         9         8         5         6         7         6        32        32        18        10 
dram[2]:        12        12        16        12        10        10         7        12         5         5         6         7        32        32        11        10 
dram[3]:        11         7        16        11         8         8         6         7        17         8        10         6        32        32         8        20 
dram[4]:         7        18        12        12         6         8         6         8         6         4         6         5        32        32         9         8 
dram[5]:         8        12        12        12         8        15         8         6         5         6         6         8        32        32        14        14 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      4645      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      3819      8311      4273      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.058394  2.064286  2.102941  1.971631  2.011834  2.243421  2.068323  2.146497  1.900000  1.980520  1.970370  1.795918  2.600000  2.532110  2.149254  2.073529 
dram[1]:  1.992908  2.136364  1.944444  2.028777  2.079755  2.196079  2.177632  2.162338  1.893750  2.006667  1.718954  1.892857  2.384615  2.235772  2.403361  2.142857 
dram[2]:  1.958904  2.137405  1.985714  2.048951  2.060606  2.190789  2.255033  2.106250  1.825301  1.835366  1.962687  2.000000  2.644860  2.362069  1.986207  2.165414 
dram[3]:  2.007143  1.816993  2.044445  1.856209  2.005882  2.106250  2.171053  2.121795  2.067114  1.789157  2.079365  1.619632  2.316239  2.272727  2.007042  2.611111 
dram[4]:  2.072464  2.000000  1.978873  1.867550  1.942857  2.073620  2.030488  2.121019  1.770588  1.941558  1.984733  1.955882  2.407080  2.296610  2.042857  2.058394 
dram[5]:  1.965986  2.120301  1.986014  1.985816  2.230263  2.227273  2.088608  2.088050  1.836364  1.948052  1.716129  2.079365  2.156250  2.280992  2.195312  2.174242 
average row locality = 28364/13770 = 2.059840
average row locality_1 = 9941/5992 = 1.659045
average row locality_2 = 9335/3861 = 2.417768
average row locality_3 = 9088/3917 = 2.320143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       175       178       176       172       208       208       204       207       186       187       166       165       175       176       176       173 
dram[1]:       174       174       172       175       207       204       202       204       186       184       164       165       178       175       175       175 
dram[2]:       177       174       172       181       208       204       206       209       186       184       164       169       180       174       176       176 
dram[3]:       175       172       170       175       208       206       202       203       188       182       164       165       172       176       175       173 
dram[4]:       177       175       173       174       209       207       204       204       183       184       162       166       173       173       175       173 
dram[5]:       178       173       175       174       207       210       202       203       186       183       166       164       176       175       173       176 
total reads: 17525
bank skew: 210/162 = 1.30
chip skew: 2940/2906 = 1.01
number of total write accesses:
dram[0]:       107       111       110       106       132       133       129       130       118       118       100        99        98       100       112       109 
dram[1]:       107       108       108       107       132       132       129       129       117       117        99       100       101       100       111       110 
dram[2]:       109       106       106       112       132       129       130       128       117       117        99       101       103       100       112       112 
dram[3]:       106       106       106       109       133       131       128       128       120       115        98        99        99        99       110       109 
dram[4]:       109       109       108       108       131       131       129       129       118       115        98       100        99        98       111       109 
dram[5]:       111       109       109       106       132       133       128       129       117       117       100        98       100       101       108       111 
total reads: 10839
bank skew: 133/98 = 1.36
chip skew: 1813/1796 = 1.01
average mf latency per bank:
dram[0]:        585       538       539       566       618       591       534       645       516       545       536       572       513       522       545       566
dram[1]:        563       535       551       547       587       570       549       572       522       509       540       540       512       488       530       534
dram[2]:        551       596       587       571       601       656       584       581       534       535       575       575       514       536       543       563
dram[3]:        525       511       547       536       591       615       581       583       504       542       518       528       496       500       527       542
dram[4]:        514       530       531       545       576       608       587       551       518       526       547       547       480       505       543       557
dram[5]:        524       550       533       546       589       616       586       541       537       521       545       525       495       502       568       558
maximum mf latency per bank:
dram[0]:       1499      1311      1481      1365      1182      1038      1109      1119      1328      1661      1195      1136      1327      1311      1632      1616
dram[1]:       1261      1637      1415      1649      1391      1201      1130      1126      1426      1175      1276      1120      1173      1399      1400      1455
dram[2]:       1428      1413      1364      1490      1322      1301      1484      1227      1485      1370      1276      1411      1323      1178      1628      1488
dram[3]:       1229      1202      1111      1317      1284      1145      1086      1343      1581      1446      1157      1078      1156      1474      1328      1577
dram[4]:       1447      1439      1180      1261      1264      1255      1271      1330      1370      1745      1089      1002      1012      1300      1424      1363
dram[5]:       1177      1710      1374      1735      1332      1294      1429      1210      1348      1166      1218      1049      1243      1124      1641      1344
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27355 n_act=2274 n_pre=2258 n_req=3114 n_req_1=16 n_req_2=1590 n_req_3=1508 n_rd=5864 n_write=3624 bw_util=0.3011 bw_util_1=0.001547 bw_util_2=0.1537 bw_util_3=0.1458 blp=7.998343 blp_1= 1.253687 blp_2= 3.048830 blp_3= 2.905453
 n_activity=28952 dram_eff=0.4302 dram_eff_1=0.002211 dram_eff_2=0.2197 dram_eff_3=0.2083
bk0: 350a 28522i bk1: 356a 27276i bk2: 352a 28542i bk3: 344a 28174i bk4: 416a 25694i bk5: 416a 25083i bk6: 408a 25187i bk7: 414a 24968i bk8: 372a 28363i bk9: 374a 28609i bk10: 332a 29283i bk11: 330a 28512i bk12: 350a 30002i bk13: 352a 28642i bk14: 352a 26795i bk15: 346a 26386i 
bw_dist = 0.002	0.154	0.146	0.399	0.300
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.16324
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27403 n_act=2273 n_pre=2257 n_req=3077 n_req_1=16 n_req_2=1543 n_req_3=1518 n_rd=5828 n_write=3614 bw_util=0.2975 bw_util_1=0.001547 bw_util_2=0.1492 bw_util_3=0.1468 blp=8.172299 blp_1= 1.115385 blp_2= 2.960550 blp_3= 2.911231
 n_activity=28741 dram_eff=0.4282 dram_eff_1=0.002227 dram_eff_2=0.2147 dram_eff_3=0.2113
bk0: 348a 27839i bk1: 348a 28627i bk2: 344a 29227i bk3: 350a 28073i bk4: 414a 25876i bk5: 408a 24623i bk6: 404a 25563i bk7: 408a 24407i bk8: 372a 28581i bk9: 368a 28160i bk10: 328a 28317i bk11: 330a 27967i bk12: 356a 28080i bk13: 350a 28985i bk14: 350a 26506i bk15: 350a 26774i 
bw_dist = 0.002	0.149	0.147	0.397	0.305
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.33728
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27313 n_act=2286 n_pre=2270 n_req=3127 n_req_1=21 n_req_2=1570 n_req_3=1536 n_rd=5880 n_write=3626 bw_util=0.3023 bw_util_1=0.00203 bw_util_2=0.1518 bw_util_3=0.1485 blp=7.969520 blp_1= 1.038095 blp_2= 2.943130 blp_3= 2.969419
 n_activity=29066 dram_eff=0.4303 dram_eff_1=0.00289 dram_eff_2=0.2161 dram_eff_3=0.2114
bk0: 354a 28081i bk1: 348a 28277i bk2: 344a 28090i bk3: 362a 27412i bk4: 416a 25326i bk5: 408a 25650i bk6: 412a 25809i bk7: 418a 24920i bk8: 372a 28389i bk9: 368a 28105i bk10: 328a 28985i bk11: 338a 29201i bk12: 360a 29339i bk13: 348a 29269i bk14: 352a 26716i bk15: 352a 26185i 
bw_dist = 0.002	0.152	0.148	0.400	0.297
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.26644
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27365 n_act=2311 n_pre=2295 n_req=3060 n_req_1=20 n_req_2=1540 n_req_3=1500 n_rd=5812 n_write=3592 bw_util=0.2958 bw_util_1=0.001934 bw_util_2=0.1489 bw_util_3=0.145 blp=7.979121 blp_1= 1.056548 blp_2= 2.963534 blp_3= 2.851051
 n_activity=28807 dram_eff=0.4249 dram_eff_1=0.002777 dram_eff_2=0.2138 dram_eff_3=0.2083
bk0: 350a 29277i bk1: 344a 28001i bk2: 340a 28800i bk3: 350a 28040i bk4: 416a 26138i bk5: 412a 25512i bk6: 404a 25996i bk7: 406a 24421i bk8: 376a 27912i bk9: 364a 27838i bk10: 328a 29774i bk11: 330a 28094i bk12: 344a 29092i bk13: 352a 28899i bk14: 350a 27395i bk15: 346a 27066i 
bw_dist = 0.002	0.149	0.145	0.400	0.304
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.08331
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27301 n_act=2331 n_pre=2315 n_req=3070 n_req_1=21 n_req_2=1549 n_req_3=1500 n_rd=5824 n_write=3604 bw_util=0.2968 bw_util_1=0.00203 bw_util_2=0.1498 bw_util_3=0.145 blp=8.189878 blp_1= 1.041162 blp_2= 3.076586 blp_3= 2.956140
 n_activity=28825 dram_eff=0.426 dram_eff_1=0.002914 dram_eff_2=0.215 dram_eff_3=0.2082
bk0: 354a 29204i bk1: 350a 27205i bk2: 346a 28595i bk3: 348a 28148i bk4: 418a 25650i bk5: 414a 25231i bk6: 408a 24834i bk7: 408a 24784i bk8: 366a 28137i bk9: 368a 28310i bk10: 324a 29719i bk11: 332a 28358i bk12: 346a 29753i bk13: 346a 28360i bk14: 350a 25793i bk15: 346a 25459i 
bw_dist = 0.002	0.150	0.145	0.400	0.303
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27294
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27339 n_act=2296 n_pre=2280 n_req=3092 n_req_1=16 n_req_2=1562 n_req_3=1514 n_rd=5842 n_write=3618 bw_util=0.2989 bw_util_1=0.001547 bw_util_2=0.151 bw_util_3=0.1464 blp=8.271159 blp_1= 1.097458 blp_2= 2.992902 blp_3= 3.059956
 n_activity=28619 dram_eff=0.4322 dram_eff_1=0.002236 dram_eff_2=0.2183 dram_eff_3=0.2116
bk0: 356a 27404i bk1: 346a 27102i bk2: 350a 28018i bk3: 348a 28847i bk4: 414a 25963i bk5: 420a 24770i bk6: 404a 25821i bk7: 406a 24475i bk8: 372a 28509i bk9: 366a 27032i bk10: 332a 28686i bk11: 328a 29023i bk12: 352a 28690i bk13: 350a 28105i bk14: 346a 26775i bk15: 352a 25472i 
bw_dist = 0.002	0.151	0.146	0.393	0.308
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.47751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2883, Miss = 1466, Miss_rate = 0.508, Pending_hits = 19, Reservation_fails = 388
L2_cache_bank[1]: Access = 2958, Miss = 1466, Miss_rate = 0.496, Pending_hits = 25, Reservation_fails = 954
L2_cache_bank[2]: Access = 2867, Miss = 1458, Miss_rate = 0.509, Pending_hits = 17, Reservation_fails = 371
L2_cache_bank[3]: Access = 2964, Miss = 1456, Miss_rate = 0.491, Pending_hits = 25, Reservation_fails = 656
L2_cache_bank[4]: Access = 2888, Miss = 1469, Miss_rate = 0.509, Pending_hits = 27, Reservation_fails = 717
L2_cache_bank[5]: Access = 2978, Miss = 1471, Miss_rate = 0.494, Pending_hits = 29, Reservation_fails = 816
L2_cache_bank[6]: Access = 2900, Miss = 1454, Miss_rate = 0.501, Pending_hits = 24, Reservation_fails = 929
L2_cache_bank[7]: Access = 2960, Miss = 1452, Miss_rate = 0.491, Pending_hits = 31, Reservation_fails = 1124
L2_cache_bank[8]: Access = 2928, Miss = 1456, Miss_rate = 0.497, Pending_hits = 23, Reservation_fails = 1214
L2_cache_bank[9]: Access = 2939, Miss = 1456, Miss_rate = 0.495, Pending_hits = 24, Reservation_fails = 1218
L2_cache_bank[10]: Access = 2960, Miss = 1463, Miss_rate = 0.494, Pending_hits = 27, Reservation_fails = 1302
L2_cache_bank[11]: Access = 2907, Miss = 1458, Miss_rate = 0.502, Pending_hits = 19, Reservation_fails = 946
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2883, Miss = 1466 (0.508), PendingHit = 19 (0.00659)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2958, Miss = 1466 (0.496), PendingHit = 25 (0.00845)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2867, Miss = 1458 (0.509), PendingHit = 17 (0.00593)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2964, Miss = 1456 (0.491), PendingHit = 25 (0.00843)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2888, Miss = 1469 (0.509), PendingHit = 27 (0.00935)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2978, Miss = 1471 (0.494), PendingHit = 29 (0.00974)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2900, Miss = 1454 (0.501), PendingHit = 24 (0.00828)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2960, Miss = 1452 (0.491), PendingHit = 31 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2928, Miss = 1456 (0.497), PendingHit = 23 (0.00786)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2939, Miss = 1456 (0.495), PendingHit = 24 (0.00817)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2960, Miss = 1463 (0.494), PendingHit = 27 (0.00912)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2907, Miss = 1458 (0.502), PendingHit = 19 (0.00654)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.064
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.475
Stream 1: Accesses  = 1724
Stream 1: Misses  = 110
Stream 2: Accesses  = 16724
Stream 2: Misses  = 8781
Stream 3: Accesses  = 18408
Stream 3: Misses  = 8744
Stream 1+2: Accesses  = 18448
Stream 1+2: Misses  = 8891
Stream 1+2+3: Accesses  = 36856
Stream 1+2+3: Misses  = 17635
Total Accesses  = 35132
MPKI-CORES
CORE_L2MPKI_0	0.020
CORE_L2MPKI_1	0.017
CORE_L2MPKI_2	0.016
CORE_L2MPKI_3	0.004
CORE_L2MPKI_4	0.025
CORE_L2MPKI_5	0.003
CORE_L2MPKI_6	0.003
CORE_L2MPKI_7	0.000
CORE_L2MPKI_8	0.004
CORE_L2MPKI_9	0.000
CORE_L2MPKI_10	0.001
CORE_L2MPKI_11	0.001
CORE_L2MPKI_12	0.000
CORE_L2MPKI_13	0.002
CORE_L2MPKI_14	0.000
CORE_L2MPKI_15	0.000
CORE_L2MPKI_16	0.001
CORE_L2MPKI_17	0.000
CORE_L2MPKI_18	0.000
CORE_L2MPKI_19	0.000
CORE_L2MPKI_20	1.147
CORE_L2MPKI_21	1.150
CORE_L2MPKI_22	1.211
CORE_L2MPKI_23	1.161
CORE_L2MPKI_24	1.132
CORE_L2MPKI_25	1.200
CORE_L2MPKI_26	1.164
CORE_L2MPKI_27	1.167
CORE_L2MPKI_28	1.203
CORE_L2MPKI_29	1.141
CORE_L2MPKI_30	1.136
CORE_L2MPKI_31	1.126
CORE_L2MPKI_32	1.125
CORE_L2MPKI_33	1.174
CORE_L2MPKI_34	1.220
CORE_L2MPKI_35	1.133
CORE_L2MPKI_36	1.156
CORE_L2MPKI_37	1.147
CORE_L2MPKI_38	1.153
CORE_L2MPKI_39	1.127
CORE_L2MPKI_40	1.161
CORE_L2MPKI_41	1.150
CORE_L2MPKI_42	1.130
CORE_L2MPKI_43	1.124
CORE_L2MPKI_44	1.153
CORE_L2MPKI_45	1.137
CORE_L2MPKI_46	1.135
CORE_L2MPKI_47	1.155
CORE_L2MPKI_48	1.144
CORE_L2MPKI_49	1.147
CORE_L2MPKI_50	1.159
CORE_L2MPKI_51	1.142
CORE_L2MPKI_52	1.175
CORE_L2MPKI_53	1.135
CORE_L2MPKI_54	1.136
CORE_L2MPKI_55	1.125
CORE_L2MPKI_56	1.122
CORE_L2MPKI_57	1.124
CORE_L2MPKI_58	1.139
CORE_L2MPKI_59	1.121
Avg_MPKI_Stream1= 0.005
Avg_MPKI_Stream2= 1.159
Avg_MPKI_Stream3= 1.141
MISSES-CORES
CORE_MISSES_0	24
CORE_MISSES_1	20
CORE_MISSES_2	18
CORE_MISSES_3	5
CORE_MISSES_4	28
CORE_MISSES_5	3
CORE_MISSES_6	3
CORE_MISSES_7	0
CORE_MISSES_8	4
CORE_MISSES_9	0
CORE_MISSES_10	1
CORE_MISSES_11	1
CORE_MISSES_12	0
CORE_MISSES_13	2
CORE_MISSES_14	0
CORE_MISSES_15	0
CORE_MISSES_16	1
CORE_MISSES_17	0
CORE_MISSES_18	0
CORE_MISSES_19	0
CORE_MISSES_20	407
CORE_MISSES_21	408
CORE_MISSES_22	519
CORE_MISSES_23	412
CORE_MISSES_24	435
CORE_MISSES_25	479
CORE_MISSES_26	482
CORE_MISSES_27	483
CORE_MISSES_28	480
CORE_MISSES_29	405
CORE_MISSES_30	403
CORE_MISSES_31	416
CORE_MISSES_32	399
CORE_MISSES_33	486
CORE_MISSES_34	505
CORE_MISSES_35	402
CORE_MISSES_36	410
CORE_MISSES_37	441
CORE_MISSES_38	409
CORE_MISSES_39	400
CORE_MISSES_40	412
CORE_MISSES_41	459
CORE_MISSES_42	401
CORE_MISSES_43	432
CORE_MISSES_44	409
CORE_MISSES_45	437
CORE_MISSES_46	470
CORE_MISSES_47	427
CORE_MISSES_48	456
CORE_MISSES_49	441
CORE_MISSES_50	497
CORE_MISSES_51	439
CORE_MISSES_52	417
CORE_MISSES_53	453
CORE_MISSES_54	403
CORE_MISSES_55	399
CORE_MISSES_56	398
CORE_MISSES_57	432
CORE_MISSES_58	421
CORE_MISSES_59	431
L2_MISSES = 17525
L2_total_cache_accesses = 35132
L2_total_cache_misses = 17525
L2_total_cache_miss_rate = 0.4988
L2_total_cache_pending_hits = 290
L2_total_cache_reservation_fails = 10635
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5838
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 654
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 103
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2827
L2_cache_data_port_util = 0.283
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=110082
icnt_total_pkts_simt_to_mem=100683
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     732.4205
gpu_ipc_2 =     241.5023
gpu_ipc_3 =     241.4803
gpu_tot_sim_cycle_stream_1 = 31344
gpu_tot_sim_cycle_stream_2 = 31343
gpu_tot_sim_cycle_stream_3 = 31344
gpu_sim_insn_1 = 22956988
gpu_sim_insn_2 = 7569408
gpu_sim_insn_3 = 7568960
gpu_sim_cycle = 31345
gpu_sim_insn = 38095356
gpu_ipc =    1215.3567
gpu_tot_sim_cycle = 31345
gpu_tot_sim_insn = 38095356
gpu_tot_ipc =    1215.3567
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95030
gpu_stall_icnt2sh    = 42628
gpu_total_sim_rate=432901

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 638646
	L1I_total_cache_misses = 13816
	L1I_total_cache_miss_rate = 0.0216
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 31, Miss_rate = 0.969, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 17, Miss_rate = 0.531, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5044
	L1D_cache_core[21]: Access = 768, Miss = 592, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 4196
	L1D_cache_core[22]: Access = 928, Miss = 732, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 4942
	L1D_cache_core[23]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 3987
	L1D_cache_core[24]: Access = 832, Miss = 634, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 4671
	L1D_cache_core[25]: Access = 864, Miss = 679, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5725
	L1D_cache_core[26]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 3986
	L1D_cache_core[27]: Access = 896, Miss = 731, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 4321
	L1D_cache_core[28]: Access = 864, Miss = 694, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 5015
	L1D_cache_core[29]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4635
	L1D_cache_core[30]: Access = 768, Miss = 601, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 3906
	L1D_cache_core[31]: Access = 800, Miss = 646, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 4356
	L1D_cache_core[32]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4104
	L1D_cache_core[33]: Access = 896, Miss = 730, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 4628
	L1D_cache_core[34]: Access = 896, Miss = 732, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 5447
	L1D_cache_core[35]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4773
	L1D_cache_core[36]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4468
	L1D_cache_core[37]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4848
	L1D_cache_core[38]: Access = 768, Miss = 618, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 4981
	L1D_cache_core[39]: Access = 768, Miss = 612, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[40]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5789
	L1D_cache_core[41]: Access = 864, Miss = 692, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[42]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 5521
	L1D_cache_core[43]: Access = 832, Miss = 655, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[44]: Access = 768, Miss = 604, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5402
	L1D_cache_core[45]: Access = 832, Miss = 665, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 4031
	L1D_cache_core[46]: Access = 896, Miss = 741, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 3974
	L1D_cache_core[47]: Access = 800, Miss = 626, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 4660
	L1D_cache_core[48]: Access = 859, Miss = 686, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 5511
	L1D_cache_core[49]: Access = 832, Miss = 673, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 5111
	L1D_cache_core[50]: Access = 928, Miss = 744, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4582
	L1D_cache_core[51]: Access = 832, Miss = 662, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 4576
	L1D_cache_core[52]: Access = 768, Miss = 625, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 5255
	L1D_cache_core[53]: Access = 864, Miss = 702, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4081
	L1D_cache_core[54]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5133
	L1D_cache_core[55]: Access = 768, Miss = 610, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 4654
	L1D_cache_core[56]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5200
	L1D_cache_core[57]: Access = 832, Miss = 660, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5274
	L1D_cache_core[58]: Access = 800, Miss = 636, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 4203
	L1D_cache_core[59]: Access = 832, Miss = 671, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4612
	L1D_total_cache_accesses = 33403
	L1D_total_cache_misses = 26694
	L1D_total_cache_miss_rate = 0.7991
	L1D_total_cache_pending_hits = 103
	L1D_total_cache_reservation_fails = 188494
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 19232
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0994
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 260146
	L1T_total_cache_misses = 803
	L1T_total_cache_miss_rate = 0.0031
	L1T_total_cache_pending_hits = 259343
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17320
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 259343
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 624830
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13816
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2858, 2802, 2845, 2719, 2845, 2677, 2845, 2529, 2751, 2370, 2613, 2128, 2318, 1852, 1966, 1398, 
gpgpu_n_tot_thrd_icount = 39599456
gpgpu_n_tot_w_icount = 1237483
gpgpu_n_stall_shd_mem = 412425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16921
gpgpu_n_mem_write_global = 16379
gpgpu_n_mem_texture = 803
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 526848
gpgpu_n_store_insn = 524128
gpgpu_n_shmem_insn = 4072447
gpgpu_n_tex_insn = 1180297
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 153152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 188974
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:431765	W0_Idle:534506	W0_Scoreboard:1557326	W1:0	W2:736	W3:2178	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:125637	W29:228928	W30:0	W31:0	W32:871844
Warp Occupancy Distribution:
Stall:151690	W0_Idle:179598	W0_Scoreboard:157784	W1:0	W2:736	W3:2178	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:125637	W29:228928	W30:0	W31:0	W32:398769
Warp Occupancy Distribution:
Stall:140017	W0_Idle:192843	W0_Scoreboard:684396	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
warp_utilization0: 0.329080
warp_utilization1: 0.609928
warp_utilization2: 0.188662
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135368 {8:16921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2227544 {136:16379,}
traffic_breakdown_coretomem[INST_ACC_R] = 7712 {8:964,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6424 {8:803,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2301256 {136:16921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130736 {8:16342,}
traffic_breakdown_memtocore[INST_ACC_R] = 131104 {136:964,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109208 {136:803,}
maxmrqlatency = 1031 
maxdqlatency = 0 
maxmflatency = 1745 
averagemflatency = 459 
averagemflatency_1 = 400 
averagemflatency_2= 459 
averagemflatency_3 = 464 
averagemrqlatency_1 = 21 
averagemrqlatency_2 = 45 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1131 
max_icnt2sh_latency = 31344 
mrq_lat_table:9650 	578 	863 	1456 	3337 	4461 	4896 	2646 	415 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	32 	31 	62 	5578 	16559 	11319 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7834 	3374 	3150 	4590 	10664 	4864 	684 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6243 	10685 	884 	12 	0 	0 	0 	0 	0 	0 	5120 	11222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	0 	8 	25 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        18        16         9         6        10        10         8         7         7         8         6        32        32        16         8 
dram[1]:         8        11        16         8         8         8         9         8         5         6         7         6        32        32        18        10 
dram[2]:        12        12        16        12        10        10         7        12         5         5         6         7        32        32        11        10 
dram[3]:        11         7        16        11         8         8         6         7        17         8        10         6        32        32         8        20 
dram[4]:         7        18        12        12         6         8         6         8         6         4         6         5        32        32         9         8 
dram[5]:         8        12        12        12         8        15         8         6         5         6         6         8        32        32        14        14 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      4645      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      3819      8311      4273      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.058394  2.064286  2.102941  1.971631  2.011834  2.243421  2.068323  2.146497  1.900000  1.980520  1.970370  1.795918  2.600000  2.532110  2.149254  2.073529 
dram[1]:  1.992908  2.136364  1.944444  2.028777  2.079755  2.196079  2.177632  2.162338  1.893750  2.006667  1.718954  1.892857  2.384615  2.235772  2.403361  2.142857 
dram[2]:  1.958904  2.137405  1.985714  2.048951  2.060606  2.190789  2.255033  2.106250  1.825301  1.835366  1.962687  2.000000  2.644860  2.362069  1.986207  2.165414 
dram[3]:  2.007143  1.816993  2.044445  1.856209  2.005882  2.106250  2.171053  2.121795  2.067114  1.789157  2.079365  1.619632  2.316239  2.272727  2.007042  2.611111 
dram[4]:  2.072464  2.000000  1.978873  1.867550  1.942857  2.073620  2.030488  2.121019  1.770588  1.941558  1.984733  1.955882  2.407080  2.296610  2.042857  2.058394 
dram[5]:  1.965986  2.120301  1.986014  1.985816  2.230263  2.227273  2.088608  2.088050  1.836364  1.948052  1.716129  2.079365  2.156250  2.280992  2.195312  2.174242 
average row locality = 28364/13770 = 2.059840
average row locality_1 = 9941/5992 = 1.659045
average row locality_2 = 9335/3861 = 2.417768
average row locality_3 = 9088/3917 = 2.320143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       175       178       176       172       208       208       204       207       186       187       166       165       175       176       176       173 
dram[1]:       174       174       172       175       207       204       202       204       186       184       164       165       178       175       175       175 
dram[2]:       177       174       172       181       208       204       206       209       186       184       164       169       180       174       176       176 
dram[3]:       175       172       170       175       208       206       202       203       188       182       164       165       172       176       175       173 
dram[4]:       177       175       173       174       209       207       204       204       183       184       162       166       173       173       175       173 
dram[5]:       178       173       175       174       207       210       202       203       186       183       166       164       176       175       173       176 
total reads: 17525
bank skew: 210/162 = 1.30
chip skew: 2940/2906 = 1.01
number of total write accesses:
dram[0]:       107       111       110       106       132       133       129       130       118       118       100        99        98       100       112       109 
dram[1]:       107       108       108       107       132       132       129       129       117       117        99       100       101       100       111       110 
dram[2]:       109       106       106       112       132       129       130       128       117       117        99       101       103       100       112       112 
dram[3]:       106       106       106       109       133       131       128       128       120       115        98        99        99        99       110       109 
dram[4]:       109       109       108       108       131       131       129       129       118       115        98       100        99        98       111       109 
dram[5]:       111       109       109       106       132       133       128       129       117       117       100        98       100       101       108       111 
total reads: 10839
bank skew: 133/98 = 1.36
chip skew: 1813/1796 = 1.01
average mf latency per bank:
dram[0]:        585       538       539       566       618       591       534       645       516       545       536       572       513       522       545       566
dram[1]:        563       535       551       547       587       570       549       572       522       509       540       540       512       488       530       534
dram[2]:        551       596       587       571       601       656       584       581       534       535       575       575       514       536       543       563
dram[3]:        525       511       547       536       591       615       581       583       504       542       518       528       496       500       527       542
dram[4]:        514       530       531       545       576       608       587       551       518       526       547       547       480       505       543       557
dram[5]:        524       550       533       546       589       616       586       541       537       521       545       525       495       502       568       558
maximum mf latency per bank:
dram[0]:       1499      1311      1481      1365      1182      1038      1109      1119      1328      1661      1195      1136      1327      1311      1632      1616
dram[1]:       1261      1637      1415      1649      1391      1201      1130      1126      1426      1175      1276      1120      1173      1399      1400      1455
dram[2]:       1428      1413      1364      1490      1322      1301      1484      1227      1485      1370      1276      1411      1323      1178      1628      1488
dram[3]:       1229      1202      1111      1317      1284      1145      1086      1343      1581      1446      1157      1078      1156      1474      1328      1577
dram[4]:       1447      1439      1180      1261      1264      1255      1271      1330      1370      1745      1089      1002      1012      1300      1424      1363
dram[5]:       1177      1710      1374      1735      1332      1294      1429      1210      1348      1166      1218      1049      1243      1124      1641      1344
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27355 n_act=2274 n_pre=2258 n_req=3114 n_req_1=16 n_req_2=1590 n_req_3=1508 n_rd=5864 n_write=3624 bw_util=0.3011 bw_util_1=0.001547 bw_util_2=0.1537 bw_util_3=0.1458 blp=7.998343 blp_1= 1.253687 blp_2= 3.048830 blp_3= 2.905453
 n_activity=28952 dram_eff=0.4302 dram_eff_1=0.002211 dram_eff_2=0.2197 dram_eff_3=0.2083
bk0: 350a 28522i bk1: 356a 27276i bk2: 352a 28542i bk3: 344a 28174i bk4: 416a 25694i bk5: 416a 25083i bk6: 408a 25187i bk7: 414a 24968i bk8: 372a 28363i bk9: 374a 28609i bk10: 332a 29283i bk11: 330a 28512i bk12: 350a 30002i bk13: 352a 28642i bk14: 352a 26795i bk15: 346a 26386i 
bw_dist = 0.002	0.154	0.146	0.399	0.300
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.16324
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27403 n_act=2273 n_pre=2257 n_req=3077 n_req_1=16 n_req_2=1543 n_req_3=1518 n_rd=5828 n_write=3614 bw_util=0.2975 bw_util_1=0.001547 bw_util_2=0.1492 bw_util_3=0.1468 blp=8.172299 blp_1= 1.115385 blp_2= 2.960550 blp_3= 2.911231
 n_activity=28741 dram_eff=0.4282 dram_eff_1=0.002227 dram_eff_2=0.2147 dram_eff_3=0.2113
bk0: 348a 27839i bk1: 348a 28627i bk2: 344a 29227i bk3: 350a 28073i bk4: 414a 25876i bk5: 408a 24623i bk6: 404a 25563i bk7: 408a 24407i bk8: 372a 28581i bk9: 368a 28160i bk10: 328a 28317i bk11: 330a 27967i bk12: 356a 28080i bk13: 350a 28985i bk14: 350a 26506i bk15: 350a 26774i 
bw_dist = 0.002	0.149	0.147	0.397	0.305
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.33728
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27313 n_act=2286 n_pre=2270 n_req=3127 n_req_1=21 n_req_2=1570 n_req_3=1536 n_rd=5880 n_write=3626 bw_util=0.3023 bw_util_1=0.00203 bw_util_2=0.1518 bw_util_3=0.1485 blp=7.969520 blp_1= 1.038095 blp_2= 2.943130 blp_3= 2.969419
 n_activity=29066 dram_eff=0.4303 dram_eff_1=0.00289 dram_eff_2=0.2161 dram_eff_3=0.2114
bk0: 354a 28081i bk1: 348a 28277i bk2: 344a 28090i bk3: 362a 27412i bk4: 416a 25326i bk5: 408a 25650i bk6: 412a 25809i bk7: 418a 24920i bk8: 372a 28389i bk9: 368a 28105i bk10: 328a 28985i bk11: 338a 29201i bk12: 360a 29339i bk13: 348a 29269i bk14: 352a 26716i bk15: 352a 26185i 
bw_dist = 0.002	0.152	0.148	0.400	0.297
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.26644
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27365 n_act=2311 n_pre=2295 n_req=3060 n_req_1=20 n_req_2=1540 n_req_3=1500 n_rd=5812 n_write=3592 bw_util=0.2958 bw_util_1=0.001934 bw_util_2=0.1489 bw_util_3=0.145 blp=7.979121 blp_1= 1.056548 blp_2= 2.963534 blp_3= 2.851051
 n_activity=28807 dram_eff=0.4249 dram_eff_1=0.002777 dram_eff_2=0.2138 dram_eff_3=0.2083
bk0: 350a 29277i bk1: 344a 28001i bk2: 340a 28800i bk3: 350a 28040i bk4: 416a 26138i bk5: 412a 25512i bk6: 404a 25996i bk7: 406a 24421i bk8: 376a 27912i bk9: 364a 27838i bk10: 328a 29774i bk11: 330a 28094i bk12: 344a 29092i bk13: 352a 28899i bk14: 350a 27395i bk15: 346a 27066i 
bw_dist = 0.002	0.149	0.145	0.400	0.304
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.08331
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27301 n_act=2331 n_pre=2315 n_req=3070 n_req_1=21 n_req_2=1549 n_req_3=1500 n_rd=5824 n_write=3604 bw_util=0.2968 bw_util_1=0.00203 bw_util_2=0.1498 bw_util_3=0.145 blp=8.189878 blp_1= 1.041162 blp_2= 3.076586 blp_3= 2.956140
 n_activity=28825 dram_eff=0.426 dram_eff_1=0.002914 dram_eff_2=0.215 dram_eff_3=0.2082
bk0: 354a 29204i bk1: 350a 27205i bk2: 346a 28595i bk3: 348a 28148i bk4: 418a 25650i bk5: 414a 25231i bk6: 408a 24834i bk7: 408a 24784i bk8: 366a 28137i bk9: 368a 28310i bk10: 324a 29719i bk11: 332a 28358i bk12: 346a 29753i bk13: 346a 28360i bk14: 350a 25793i bk15: 346a 25459i 
bw_dist = 0.002	0.150	0.145	0.400	0.303
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27294
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41375 n_nop=27339 n_act=2296 n_pre=2280 n_req=3092 n_req_1=16 n_req_2=1562 n_req_3=1514 n_rd=5842 n_write=3618 bw_util=0.2989 bw_util_1=0.001547 bw_util_2=0.151 bw_util_3=0.1464 blp=8.271159 blp_1= 1.097458 blp_2= 2.992902 blp_3= 3.059956
 n_activity=28619 dram_eff=0.4322 dram_eff_1=0.002236 dram_eff_2=0.2183 dram_eff_3=0.2116
bk0: 356a 27404i bk1: 346a 27102i bk2: 350a 28018i bk3: 348a 28847i bk4: 414a 25963i bk5: 420a 24770i bk6: 404a 25821i bk7: 406a 24475i bk8: 372a 28509i bk9: 366a 27032i bk10: 332a 28686i bk11: 328a 29023i bk12: 352a 28690i bk13: 350a 28105i bk14: 346a 26775i bk15: 352a 25472i 
bw_dist = 0.002	0.151	0.146	0.393	0.308
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.47751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2883, Miss = 1466, Miss_rate = 0.508, Pending_hits = 19, Reservation_fails = 388
L2_cache_bank[1]: Access = 2958, Miss = 1466, Miss_rate = 0.496, Pending_hits = 25, Reservation_fails = 954
L2_cache_bank[2]: Access = 2867, Miss = 1458, Miss_rate = 0.509, Pending_hits = 17, Reservation_fails = 371
L2_cache_bank[3]: Access = 2964, Miss = 1456, Miss_rate = 0.491, Pending_hits = 25, Reservation_fails = 656
L2_cache_bank[4]: Access = 2888, Miss = 1469, Miss_rate = 0.509, Pending_hits = 27, Reservation_fails = 717
L2_cache_bank[5]: Access = 2978, Miss = 1471, Miss_rate = 0.494, Pending_hits = 29, Reservation_fails = 816
L2_cache_bank[6]: Access = 2900, Miss = 1454, Miss_rate = 0.501, Pending_hits = 24, Reservation_fails = 929
L2_cache_bank[7]: Access = 2960, Miss = 1452, Miss_rate = 0.491, Pending_hits = 31, Reservation_fails = 1124
L2_cache_bank[8]: Access = 2928, Miss = 1456, Miss_rate = 0.497, Pending_hits = 23, Reservation_fails = 1214
L2_cache_bank[9]: Access = 2939, Miss = 1456, Miss_rate = 0.495, Pending_hits = 24, Reservation_fails = 1218
L2_cache_bank[10]: Access = 2960, Miss = 1463, Miss_rate = 0.494, Pending_hits = 27, Reservation_fails = 1302
L2_cache_bank[11]: Access = 2907, Miss = 1458, Miss_rate = 0.502, Pending_hits = 19, Reservation_fails = 946
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2883, Miss = 1466 (0.508), PendingHit = 19 (0.00659)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2958, Miss = 1466 (0.496), PendingHit = 25 (0.00845)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2867, Miss = 1458 (0.509), PendingHit = 17 (0.00593)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2964, Miss = 1456 (0.491), PendingHit = 25 (0.00843)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2888, Miss = 1469 (0.509), PendingHit = 27 (0.00935)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2978, Miss = 1471 (0.494), PendingHit = 29 (0.00974)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2900, Miss = 1454 (0.501), PendingHit = 24 (0.00828)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2960, Miss = 1452 (0.491), PendingHit = 31 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2928, Miss = 1456 (0.497), PendingHit = 23 (0.00786)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2939, Miss = 1456 (0.495), PendingHit = 24 (0.00817)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2960, Miss = 1463 (0.494), PendingHit = 27 (0.00912)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2907, Miss = 1458 (0.502), PendingHit = 19 (0.00654)
L2 Cache Total Miss Rate = 0.499
Stream 1: L2 Cache Miss Rate = 0.064
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.475
Stream 1: Accesses  = 1724
Stream 1: Misses  = 110
Stream 2: Accesses  = 16724
Stream 2: Misses  = 8781
Stream 3: Accesses  = 18408
Stream 3: Misses  = 8744
Stream 1+2: Accesses  = 18448
Stream 1+2: Misses  = 8891
Stream 1+2+3: Accesses  = 36856
Stream 1+2+3: Misses  = 17635
Total Accesses  = 35132
MPKI-CORES
CORE_L2MPKI_0	0.020
CORE_L2MPKI_1	0.017
CORE_L2MPKI_2	0.016
CORE_L2MPKI_3	0.004
CORE_L2MPKI_4	0.025
CORE_L2MPKI_5	0.003
CORE_L2MPKI_6	0.003
CORE_L2MPKI_7	0.000
CORE_L2MPKI_8	0.004
CORE_L2MPKI_9	0.000
CORE_L2MPKI_10	0.001
CORE_L2MPKI_11	0.001
CORE_L2MPKI_12	0.000
CORE_L2MPKI_13	0.002
CORE_L2MPKI_14	0.000
CORE_L2MPKI_15	0.000
CORE_L2MPKI_16	0.001
CORE_L2MPKI_17	0.000
CORE_L2MPKI_18	0.000
CORE_L2MPKI_19	0.000
CORE_L2MPKI_20	1.147
CORE_L2MPKI_21	1.150
CORE_L2MPKI_22	1.211
CORE_L2MPKI_23	1.161
CORE_L2MPKI_24	1.132
CORE_L2MPKI_25	1.200
CORE_L2MPKI_26	1.164
CORE_L2MPKI_27	1.167
CORE_L2MPKI_28	1.203
CORE_L2MPKI_29	1.141
CORE_L2MPKI_30	1.136
CORE_L2MPKI_31	1.126
CORE_L2MPKI_32	1.125
CORE_L2MPKI_33	1.174
CORE_L2MPKI_34	1.220
CORE_L2MPKI_35	1.133
CORE_L2MPKI_36	1.156
CORE_L2MPKI_37	1.147
CORE_L2MPKI_38	1.153
CORE_L2MPKI_39	1.127
CORE_L2MPKI_40	1.161
CORE_L2MPKI_41	1.150
CORE_L2MPKI_42	1.130
CORE_L2MPKI_43	1.124
CORE_L2MPKI_44	1.153
CORE_L2MPKI_45	1.137
CORE_L2MPKI_46	1.135
CORE_L2MPKI_47	1.155
CORE_L2MPKI_48	1.144
CORE_L2MPKI_49	1.147
CORE_L2MPKI_50	1.159
CORE_L2MPKI_51	1.142
CORE_L2MPKI_52	1.175
CORE_L2MPKI_53	1.135
CORE_L2MPKI_54	1.136
CORE_L2MPKI_55	1.125
CORE_L2MPKI_56	1.122
CORE_L2MPKI_57	1.124
CORE_L2MPKI_58	1.139
CORE_L2MPKI_59	1.121
Avg_MPKI_Stream1= 0.005
Avg_MPKI_Stream2= 1.159
Avg_MPKI_Stream3= 1.141
MISSES-CORES
CORE_MISSES_0	24
CORE_MISSES_1	20
CORE_MISSES_2	18
CORE_MISSES_3	5
CORE_MISSES_4	28
CORE_MISSES_5	3
CORE_MISSES_6	3
CORE_MISSES_7	0
CORE_MISSES_8	4
CORE_MISSES_9	0
CORE_MISSES_10	1
CORE_MISSES_11	1
CORE_MISSES_12	0
CORE_MISSES_13	2
CORE_MISSES_14	0
CORE_MISSES_15	0
CORE_MISSES_16	1
CORE_MISSES_17	0
CORE_MISSES_18	0
CORE_MISSES_19	0
CORE_MISSES_20	407
CORE_MISSES_21	408
CORE_MISSES_22	519
CORE_MISSES_23	412
CORE_MISSES_24	435
CORE_MISSES_25	479
CORE_MISSES_26	482
CORE_MISSES_27	483
CORE_MISSES_28	480
CORE_MISSES_29	405
CORE_MISSES_30	403
CORE_MISSES_31	416
CORE_MISSES_32	399
CORE_MISSES_33	486
CORE_MISSES_34	505
CORE_MISSES_35	402
CORE_MISSES_36	410
CORE_MISSES_37	441
CORE_MISSES_38	409
CORE_MISSES_39	400
CORE_MISSES_40	412
CORE_MISSES_41	459
CORE_MISSES_42	401
CORE_MISSES_43	432
CORE_MISSES_44	409
CORE_MISSES_45	437
CORE_MISSES_46	470
CORE_MISSES_47	427
CORE_MISSES_48	456
CORE_MISSES_49	441
CORE_MISSES_50	497
CORE_MISSES_51	439
CORE_MISSES_52	417
CORE_MISSES_53	453
CORE_MISSES_54	403
CORE_MISSES_55	399
CORE_MISSES_56	398
CORE_MISSES_57	432
CORE_MISSES_58	421
CORE_MISSES_59	431
L2_MISSES = 17525
L2_total_cache_accesses = 35132
L2_total_cache_misses = 17525
L2_total_cache_miss_rate = 0.4988
L2_total_cache_pending_hits = 290
L2_total_cache_reservation_fails = 10635
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5838
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 654
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 103
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2827
L2_cache_data_port_util = 0.283
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=110082
icnt_total_pkts_simt_to_mem=100683
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     677.6964
gpu_ipc_2 =     220.9240
gpu_ipc_3 =     220.7802
gpu_tot_sim_cycle_stream_1 = 68528
gpu_tot_sim_cycle_stream_2 = 68525
gpu_tot_sim_cycle_stream_3 = 68526
gpu_sim_insn_1 = 46441174
gpu_sim_insn_2 = 15138816
gpu_sim_insn_3 = 15129184
gpu_sim_cycle = 68529
gpu_sim_insn = 76709174
gpu_ipc =    1119.3680
gpu_tot_sim_cycle = 68529
gpu_tot_sim_insn = 76709174
gpu_tot_ipc =    1119.3680
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 260897
gpu_stall_icnt2sh    = 55997
gpu_total_sim_rate=387420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1286680
	L1I_total_cache_misses = 25265
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17569
L1D_cache:
	L1D_cache_core[0]: Access = 264, Miss = 248, Miss_rate = 0.939, Pending_hits = 16, Reservation_fails = 1083
	L1D_cache_core[1]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 4027
	L1D_cache_core[2]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 4894
	L1D_cache_core[3]: Access = 272, Miss = 258, Miss_rate = 0.949, Pending_hits = 14, Reservation_fails = 4657
	L1D_cache_core[4]: Access = 256, Miss = 240, Miss_rate = 0.938, Pending_hits = 16, Reservation_fails = 4494
	L1D_cache_core[5]: Access = 272, Miss = 261, Miss_rate = 0.960, Pending_hits = 9, Reservation_fails = 5736
	L1D_cache_core[6]: Access = 264, Miss = 258, Miss_rate = 0.977, Pending_hits = 6, Reservation_fails = 6402
	L1D_cache_core[7]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 5, Reservation_fails = 6873
	L1D_cache_core[8]: Access = 256, Miss = 233, Miss_rate = 0.910, Pending_hits = 22, Reservation_fails = 4836
	L1D_cache_core[9]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 10, Reservation_fails = 5406
	L1D_cache_core[10]: Access = 264, Miss = 260, Miss_rate = 0.985, Pending_hits = 3, Reservation_fails = 5649
	L1D_cache_core[11]: Access = 264, Miss = 255, Miss_rate = 0.966, Pending_hits = 7, Reservation_fails = 5829
	L1D_cache_core[12]: Access = 272, Miss = 262, Miss_rate = 0.963, Pending_hits = 10, Reservation_fails = 5011
	L1D_cache_core[13]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 10, Reservation_fails = 4866
	L1D_cache_core[14]: Access = 256, Miss = 246, Miss_rate = 0.961, Pending_hits = 8, Reservation_fails = 4802
	L1D_cache_core[15]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 6042
	L1D_cache_core[16]: Access = 264, Miss = 239, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 5309
	L1D_cache_core[17]: Access = 264, Miss = 244, Miss_rate = 0.924, Pending_hits = 19, Reservation_fails = 5163
	L1D_cache_core[18]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 5532
	L1D_cache_core[19]: Access = 264, Miss = 252, Miss_rate = 0.955, Pending_hits = 8, Reservation_fails = 4262
	L1D_cache_core[20]: Access = 1728, Miss = 1380, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 9723
	L1D_cache_core[21]: Access = 1600, Miss = 1275, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 9364
	L1D_cache_core[22]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9376
	L1D_cache_core[23]: Access = 1536, Miss = 1184, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 8720
	L1D_cache_core[24]: Access = 1600, Miss = 1248, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 13916
	L1D_cache_core[25]: Access = 1696, Miss = 1348, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11379
	L1D_cache_core[26]: Access = 1728, Miss = 1355, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 8629
	L1D_cache_core[27]: Access = 1760, Miss = 1419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 10489
	L1D_cache_core[28]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9403
	L1D_cache_core[29]: Access = 1536, Miss = 1216, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9709
	L1D_cache_core[30]: Access = 1728, Miss = 1365, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 8449
	L1D_cache_core[31]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 12439
	L1D_cache_core[32]: Access = 1568, Miss = 1261, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 13418
	L1D_cache_core[33]: Access = 1664, Miss = 1345, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10951
	L1D_cache_core[34]: Access = 1696, Miss = 1361, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11026
	L1D_cache_core[35]: Access = 1536, Miss = 1226, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11287
	L1D_cache_core[36]: Access = 1568, Miss = 1224, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 9011
	L1D_cache_core[37]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 12072
	L1D_cache_core[38]: Access = 1568, Miss = 1250, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[39]: Access = 1632, Miss = 1306, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9715
	L1D_cache_core[40]: Access = 1760, Miss = 1413, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10473
	L1D_cache_core[41]: Access = 1780, Miss = 1435, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 9222
	L1D_cache_core[42]: Access = 1568, Miss = 1256, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[43]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 10572
	L1D_cache_core[44]: Access = 1560, Miss = 1242, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 11329
	L1D_cache_core[45]: Access = 1824, Miss = 1463, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8429
	L1D_cache_core[46]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8650
	L1D_cache_core[47]: Access = 1568, Miss = 1268, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 10869
	L1D_cache_core[48]: Access = 1648, Miss = 1312, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 10336
	L1D_cache_core[49]: Access = 1632, Miss = 1313, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10566
	L1D_cache_core[50]: Access = 1696, Miss = 1341, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 9863
	L1D_cache_core[51]: Access = 1632, Miss = 1294, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 9836
	L1D_cache_core[52]: Access = 1560, Miss = 1275, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 10593
	L1D_cache_core[53]: Access = 1632, Miss = 1318, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10391
	L1D_cache_core[54]: Access = 1536, Miss = 1242, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 11186
	L1D_cache_core[55]: Access = 1536, Miss = 1219, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 10961
	L1D_cache_core[56]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10681
	L1D_cache_core[57]: Access = 1622, Miss = 1273, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 10545
	L1D_cache_core[58]: Access = 1568, Miss = 1260, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 11154
	L1D_cache_core[59]: Access = 1688, Miss = 1359, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10138
	L1D_total_cache_accesses = 70770
	L1D_total_cache_misses = 57248
	L1D_total_cache_miss_rate = 0.8089
	L1D_total_cache_pending_hits = 233
	L1D_total_cache_reservation_fails = 516730
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 38624
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0495
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 614350
	L1T_total_cache_misses = 1226
	L1T_total_cache_miss_rate = 0.0020
	L1T_total_cache_pending_hits = 613124
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36712
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 613124
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 406861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1261415
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25265
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17569
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5592, 5280, 5592, 5230, 5523, 5225, 5507, 5125, 5418, 4974, 5100, 4644, 4504, 4079, 4102, 3618, 
gpgpu_n_tot_thrd_icount = 79928704
gpgpu_n_tot_w_icount = 2497772
gpgpu_n_stall_shd_mem = 1066873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33794
gpgpu_n_mem_write_global = 36722
gpgpu_n_mem_texture = 1226
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 1090464
gpgpu_n_shmem_insn = 8188358
gpgpu_n_tex_insn = 2350620
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 311424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1440
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 520266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1048922	W0_Idle:904819	W0_Scoreboard:3771588	W1:0	W2:1556	W3:4598	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:301737	W29:440364	W30:0	W31:0	W32:1731496
Warp Occupancy Distribution:
Stall:457817	W0_Idle:210064	W0_Scoreboard:521015	W1:0	W2:1556	W3:4598	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:301737	W29:440364	W30:0	W31:0	W32:785609
Warp Occupancy Distribution:
Stall:290197	W0_Idle:374597	W0_Scoreboard:1603278	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:473088
warp_utilization0: 0.303783
warp_utilization1: 0.566280
warp_utilization2: 0.172587
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270352 {8:33794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4878096 {40:684,72:788,136:35250,}
traffic_breakdown_coretomem[INST_ACC_R] = 21104 {8:2638,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9808 {8:1226,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4595984 {136:33794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 293368 {8:36671,}
traffic_breakdown_memtocore[INST_ACC_R] = 358768 {136:2638,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 166736 {136:1226,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 552 
averagemflatency_1 = 812 
averagemflatency_2= 523 
averagemflatency_3 = 531 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 54 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 68528 
mrq_lat_table:23102 	1354 	2079 	3519 	8282 	11338 	12754 	7232 	1637 	206 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	183 	142 	122 	11237 	28299 	24789 	6846 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13646 	6869 	6205 	9543 	20441 	12902 	4286 	582 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15949 	18074 	1084 	13 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	2736 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	19 	43 	52 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        19        24        18        13        12        10        14        14        14        14        13        32        32        16        14 
dram[1]:        24        14        24        10        13        15        19        10        16        11        21        20        32        32        18        15 
dram[2]:        13        24        19        12        17        14        17        12        15        18        22        18        32        32        11        10 
dram[3]:        18        12        16        14        18        12        19        14        17        19        17        23        32        32         8        21 
dram[4]:        14        18        17        12        16        15        14        10        12        21        13        15        32        32        10        15 
dram[5]:        24        20        16        18        17        16        10        10        10        14        16        14        32        32        14        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.044248  2.094675  2.038123  2.031519  1.948187  2.186246  2.096591  2.134831  1.944584  2.042667  2.042667  1.875000  2.306123  2.252149  2.115274  2.146269 
dram[1]:  2.128742  2.140673  1.957627  2.014205  2.107735  2.132768  2.032345  2.105850  1.934837  1.997409  1.820144  2.000000  2.317919  2.211699  2.242236  2.120944 
dram[2]:  2.026163  2.110778  1.954930  1.997175  2.123249  2.121813  2.189655  2.096685  2.031579  1.949109  2.034575  2.023873  2.311047  2.217877  2.082153  2.138643 
dram[3]:  1.997151  1.875000  2.026316  1.944598  2.150418  2.114846  2.170029  2.104972  2.148352  1.856796  2.018767  1.902743  2.233803  2.185596  2.086455  2.339806 
dram[4]:  1.985836  1.985714  1.943662  1.909836  2.024259  2.155807  2.080780  2.171429  1.883951  2.086957  1.940415  2.065395  2.237960  2.167123  2.123529  2.086957 
dram[5]:  2.055394  2.035294  1.966480  2.022989  2.174927  2.214900  2.069638  2.123944  1.893300  2.007854  1.882064  1.946292  2.156757  2.131721  2.243750  2.168168 
average row locality = 71505/34559 = 2.069070
average row locality_1 = 29868/16047 = 1.861282
average row locality_2 = 21209/9188 = 2.308337
average row locality_3 = 20428/9324 = 2.190905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       395       409       390       396       424       433       406       423       431       428       427       429       450       450       416       407 
dram[1]:       407       404       384       398       432       427       417       420       433       427       422       427       461       456       407       405 
dram[2]:       401       404       387       399       430       425       421       420       431       429       428       426       456       457       416       408 
dram[3]:       402       393       385       394       439       428       417       417       440       426       417       425       454       452       405       407 
dram[4]:       401       396       385       393       425       432       409       420       425       431       414       423       452       450       407       402 
dram[5]:       404       396       395       396       422       440       408       415       425       429       427       422       455       454       402       406 
total reads: 40241
bank skew: 461/384 = 1.20
chip skew: 6738/6665 = 1.01
number of total write accesses:
dram[0]:       298       299       305       313       328       330       332       337       341       338       339       336       341       336       318       312 
dram[1]:       304       296       309       311       331       328       337       336       339       344       337       341       341       338       315       314 
dram[2]:       296       301       307       308       328       324       341       339       341       337       337       337       339       337       319       317 
dram[3]:       299       297       308       308       333       327       336       345       342       339       336       338       339       337       319       316 
dram[4]:       300       299       305       306       326       329       338       340       338       337       335       335       338       341       315       318 
dram[5]:       301       296       309       308       324       333       335       339       338       338       339       339       343       339       316       316 
total reads: 31264
bank skew: 345/296 = 1.17
chip skew: 5221/5200 = 1.00
average mf latency per bank:
dram[0]:        586       538       522       527       599       610       566       590       538       552       548       533       536       527       560       585
dram[1]:        561       551       518       539       584       622       551       586       532       547       537       540       543       539       548       587
dram[2]:        584       574       541       549       616       628       588       575       564       548       578       557       547       530       579       579
dram[3]:        550       526       518       531       587       595       583       577       543       536       544       536       528       511       582       561
dram[4]:        534       518       494       513       586       602       567       546       545       523       537       529       490       503       572       558
dram[5]:        544       544       529       515       599       600       573       550       563       540       552       521       537       512       591       565
maximum mf latency per bank:
dram[0]:       2353      1844      2671      1811      1907      2052      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1788      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1863      2285      1983      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2134      2256      2333      1911      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      1783      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55358 n_act=5740 n_pre=5724 n_req=8060 n_req_1=1096 n_req_2=3578 n_req_3=3386 n_rd=13428 n_write=10207 bw_util=0.352 bw_util_1=0.04407 bw_util_2=0.1582 bw_util_3=0.1497 blp=8.333581 blp_1= 2.531290 blp_2= 2.907771 blp_3= 2.853879
 n_activity=72238 dram_eff=0.4408 dram_eff_1=0.05518 dram_eff_2=0.1981 dram_eff_3=0.1875
bk0: 790a 57426i bk1: 818a 56629i bk2: 780a 57374i bk3: 792a 55923i bk4: 848a 53662i bk5: 866a 52026i bk6: 812a 52939i bk7: 846a 51727i bk8: 862a 56472i bk9: 856a 55743i bk10: 854a 54687i bk11: 858a 52667i bk12: 900a 52757i bk13: 900a 50597i bk14: 832a 52356i bk15: 814a 50718i 
bw_dist = 0.044	0.158	0.150	0.447	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21748
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55242 n_act=5765 n_pre=5749 n_req=8074 n_req_1=1095 n_req_2=3535 n_req_3=3444 n_rd=13454 n_write=10247 bw_util=0.3527 bw_util_1=0.04411 bw_util_2=0.1563 bw_util_3=0.1523 blp=8.388130 blp_1= 2.542770 blp_2= 2.832174 blp_3= 2.858674
 n_activity=72359 dram_eff=0.4409 dram_eff_1=0.05514 dram_eff_2=0.1954 dram_eff_3=0.1904
bk0: 814a 55740i bk1: 808a 58120i bk2: 768a 58610i bk3: 796a 54764i bk4: 864a 54287i bk5: 854a 51470i bk6: 834a 51562i bk7: 840a 51695i bk8: 866a 55484i bk9: 854a 53464i bk10: 844a 52666i bk11: 854a 52551i bk12: 922a 50821i bk13: 912a 52914i bk14: 814a 52172i bk15: 810a 52615i 
bw_dist = 0.044	0.156	0.152	0.447	0.200
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.39766
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55313 n_act=5727 n_pre=5711 n_req=8080 n_req_1=1074 n_req_2=3568 n_req_3=3438 n_rd=13476 n_write=10230 bw_util=0.3532 bw_util_1=0.04338 bw_util_2=0.1578 bw_util_3=0.152 blp=8.244283 blp_1= 2.458523 blp_2= 2.871806 blp_3= 2.900532
 n_activity=72713 dram_eff=0.4394 dram_eff_1=0.05397 dram_eff_2=0.1963 dram_eff_3=0.1891
bk0: 802a 57406i bk1: 808a 56537i bk2: 774a 58365i bk3: 798a 56089i bk4: 860a 52713i bk5: 850a 54045i bk6: 842a 53488i bk7: 840a 51073i bk8: 862a 55211i bk9: 858a 54770i bk10: 856a 53323i bk11: 852a 53238i bk12: 912a 54276i bk13: 914a 52158i bk14: 832a 52153i bk15: 816a 51006i 
bw_dist = 0.043	0.158	0.152	0.451	0.196
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.37113
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55289 n_act=5769 n_pre=5753 n_req=8019 n_req_1=1079 n_req_2=3550 n_req_3=3390 n_rd=13402 n_write=10244 bw_util=0.3503 bw_util_1=0.04342 bw_util_2=0.157 bw_util_3=0.1499 blp=8.262279 blp_1= 2.525497 blp_2= 2.853333 blp_3= 2.823684
 n_activity=72621 dram_eff=0.4363 dram_eff_1=0.05409 dram_eff_2=0.1955 dram_eff_3=0.1867
bk0: 804a 58661i bk1: 786a 57304i bk2: 770a 57651i bk3: 788a 56466i bk4: 878a 54281i bk5: 856a 52228i bk6: 834a 53301i bk7: 834a 48727i bk8: 880a 55004i bk9: 852a 54844i bk10: 834a 54604i bk11: 850a 52349i bk12: 908a 52636i bk13: 904a 53160i bk14: 810a 52126i bk15: 814a 52413i 
bw_dist = 0.043	0.157	0.150	0.453	0.197
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.28417
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55372 n_act=5786 n_pre=5770 n_req=7964 n_req_1=1104 n_req_2=3480 n_req_3=3380 n_rd=13330 n_write=10199 bw_util=0.3477 bw_util_1=0.04437 bw_util_2=0.1539 bw_util_3=0.1495 blp=8.257753 blp_1= 2.472773 blp_2= 2.864962 blp_3= 2.858969
 n_activity=72554 dram_eff=0.4335 dram_eff_1=0.05532 dram_eff_2=0.1919 dram_eff_3=0.1863
bk0: 802a 57844i bk1: 792a 56312i bk2: 770a 59112i bk3: 786a 57202i bk4: 850a 54133i bk5: 864a 53345i bk6: 818a 51773i bk7: 840a 50932i bk8: 850a 55050i bk9: 862a 55956i bk10: 828a 55018i bk11: 846a 54764i bk12: 904a 54317i bk13: 900a 50909i bk14: 814a 51070i bk15: 804a 51012i 
bw_dist = 0.044	0.154	0.149	0.454	0.198
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21992
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55296 n_act=5773 n_pre=5757 n_req=8022 n_req_1=1080 n_req_2=3538 n_req_3=3404 n_rd=13392 n_write=10239 bw_util=0.3506 bw_util_1=0.04362 bw_util_2=0.1565 bw_util_3=0.1505 blp=8.314271 blp_1= 2.605595 blp_2= 2.861356 blp_3= 2.896427
 n_activity=72287 dram_eff=0.4387 dram_eff_1=0.05459 dram_eff_2=0.1958 dram_eff_3=0.1884
bk0: 808a 56594i bk1: 792a 55994i bk2: 790a 57621i bk3: 792a 57127i bk4: 844a 55216i bk5: 880a 50664i bk6: 816a 53787i bk7: 830a 50599i bk8: 850a 55865i bk9: 858a 53817i bk10: 854a 54089i bk11: 844a 53055i bk12: 910a 52366i bk13: 908a 51315i bk14: 804a 52221i bk15: 812a 52389i 
bw_dist = 0.044	0.156	0.151	0.449	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.35595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6097, Miss = 3339, Miss_rate = 0.548, Pending_hits = 96, Reservation_fails = 545
L2_cache_bank[1]: Access = 6210, Miss = 3375, Miss_rate = 0.543, Pending_hits = 96, Reservation_fails = 1216
L2_cache_bank[2]: Access = 6109, Miss = 3363, Miss_rate = 0.550, Pending_hits = 93, Reservation_fails = 602
L2_cache_bank[3]: Access = 6197, Miss = 3364, Miss_rate = 0.543, Pending_hits = 99, Reservation_fails = 1452
L2_cache_bank[4]: Access = 6184, Miss = 3370, Miss_rate = 0.545, Pending_hits = 88, Reservation_fails = 892
L2_cache_bank[5]: Access = 6231, Miss = 3368, Miss_rate = 0.541, Pending_hits = 96, Reservation_fails = 1114
L2_cache_bank[6]: Access = 6164, Miss = 3359, Miss_rate = 0.545, Pending_hits = 92, Reservation_fails = 1032
L2_cache_bank[7]: Access = 6223, Miss = 3342, Miss_rate = 0.537, Pending_hits = 109, Reservation_fails = 1441
L2_cache_bank[8]: Access = 6218, Miss = 3318, Miss_rate = 0.534, Pending_hits = 104, Reservation_fails = 1695
L2_cache_bank[9]: Access = 6272, Miss = 3347, Miss_rate = 0.534, Pending_hits = 112, Reservation_fails = 1786
L2_cache_bank[10]: Access = 6302, Miss = 3338, Miss_rate = 0.530, Pending_hits = 101, Reservation_fails = 1608
L2_cache_bank[11]: Access = 6224, Miss = 3358, Miss_rate = 0.540, Pending_hits = 105, Reservation_fails = 1211
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6097, Miss = 3339 (0.548), PendingHit = 96 (0.0157)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6210, Miss = 3375 (0.543), PendingHit = 96 (0.0155)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6109, Miss = 3363 (0.55), PendingHit = 93 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6197, Miss = 3364 (0.543), PendingHit = 99 (0.016)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6184, Miss = 3370 (0.545), PendingHit = 88 (0.0142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6231, Miss = 3368 (0.541), PendingHit = 96 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6164, Miss = 3359 (0.545), PendingHit = 92 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6223, Miss = 3342 (0.537), PendingHit = 109 (0.0175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6218, Miss = 3318 (0.534), PendingHit = 104 (0.0167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6272, Miss = 3347 (0.534), PendingHit = 112 (0.0179)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6302, Miss = 3338 (0.53), PendingHit = 101 (0.016)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6224, Miss = 3358 (0.54), PendingHit = 105 (0.0169)
L2 Cache Total Miss Rate = 0.541
Stream 1: L2 Cache Miss Rate = 0.388
Stream 2: L2 Cache Miss Rate = 0.564
Stream 3: L2 Cache Miss Rate = 0.522
Stream 1: Accesses  = 7726
Stream 1: Misses  = 2996
Stream 2: Accesses  = 33408
Stream 2: Misses  = 18832
Stream 3: Accesses  = 41023
Stream 3: Misses  = 21409
Stream 1+2: Accesses  = 41134
Stream 1+2: Misses  = 21828
Stream 1+2+3: Accesses  = 82157
Stream 1+2+3: Misses  = 43237
Total Accesses  = 74431
MPKI-CORES
CORE_L2MPKI_0	0.073
CORE_L2MPKI_1	0.066
CORE_L2MPKI_2	0.073
CORE_L2MPKI_3	0.069
CORE_L2MPKI_4	0.076
CORE_L2MPKI_5	0.064
CORE_L2MPKI_6	0.063
CORE_L2MPKI_7	0.064
CORE_L2MPKI_8	0.067
CORE_L2MPKI_9	0.062
CORE_L2MPKI_10	0.060
CORE_L2MPKI_11	0.060
CORE_L2MPKI_12	0.061
CORE_L2MPKI_13	0.061
CORE_L2MPKI_14	0.061
CORE_L2MPKI_15	0.058
CORE_L2MPKI_16	0.064
CORE_L2MPKI_17	0.064
CORE_L2MPKI_18	0.059
CORE_L2MPKI_19	0.062
CORE_L2MPKI_20	1.210
CORE_L2MPKI_21	1.269
CORE_L2MPKI_22	1.263
CORE_L2MPKI_23	1.270
CORE_L2MPKI_24	1.243
CORE_L2MPKI_25	1.275
CORE_L2MPKI_26	1.254
CORE_L2MPKI_27	1.275
CORE_L2MPKI_28	1.267
CORE_L2MPKI_29	1.246
CORE_L2MPKI_30	1.224
CORE_L2MPKI_31	1.203
CORE_L2MPKI_32	1.182
CORE_L2MPKI_33	1.242
CORE_L2MPKI_34	1.278
CORE_L2MPKI_35	1.239
CORE_L2MPKI_36	1.252
CORE_L2MPKI_37	1.218
CORE_L2MPKI_38	1.264
CORE_L2MPKI_39	1.203
CORE_L2MPKI_40	1.237
CORE_L2MPKI_41	1.212
CORE_L2MPKI_42	1.191
CORE_L2MPKI_43	1.235
CORE_L2MPKI_44	1.255
CORE_L2MPKI_45	1.193
CORE_L2MPKI_46	1.208
CORE_L2MPKI_47	1.238
CORE_L2MPKI_48	1.237
CORE_L2MPKI_49	1.208
CORE_L2MPKI_50	1.220
CORE_L2MPKI_51	1.215
CORE_L2MPKI_52	1.219
CORE_L2MPKI_53	1.219
CORE_L2MPKI_54	1.236
CORE_L2MPKI_55	1.212
CORE_L2MPKI_56	1.202
CORE_L2MPKI_57	1.208
CORE_L2MPKI_58	1.235
CORE_L2MPKI_59	1.166
Avg_MPKI_Stream1= 0.065
Avg_MPKI_Stream2= 1.244
Avg_MPKI_Stream3= 1.217
MISSES-CORES
CORE_MISSES_0	174
CORE_MISSES_1	159
CORE_MISSES_2	164
CORE_MISSES_3	162
CORE_MISSES_4	178
CORE_MISSES_5	148
CORE_MISSES_6	145
CORE_MISSES_7	143
CORE_MISSES_8	154
CORE_MISSES_9	143
CORE_MISSES_10	143
CORE_MISSES_11	141
CORE_MISSES_12	144
CORE_MISSES_13	144
CORE_MISSES_14	141
CORE_MISSES_15	136
CORE_MISSES_16	148
CORE_MISSES_17	144
CORE_MISSES_18	139
CORE_MISSES_19	146
CORE_MISSES_20	966
CORE_MISSES_21	938
CORE_MISSES_22	1027
CORE_MISSES_23	901
CORE_MISSES_24	919
CORE_MISSES_25	999
CORE_MISSES_26	1001
CORE_MISSES_27	1037
CORE_MISSES_28	955
CORE_MISSES_29	884
CORE_MISSES_30	977
CORE_MISSES_31	907
CORE_MISSES_32	856
CORE_MISSES_33	955
CORE_MISSES_34	1001
CORE_MISSES_35	879
CORE_MISSES_36	907
CORE_MISSES_37	900
CORE_MISSES_38	916
CORE_MISSES_39	907
CORE_MISSES_40	1006
CORE_MISSES_41	1002
CORE_MISSES_42	863
CORE_MISSES_43	913
CORE_MISSES_44	908
CORE_MISSES_45	1005
CORE_MISSES_46	982
CORE_MISSES_47	897
CORE_MISSES_48	948
CORE_MISSES_49	911
CORE_MISSES_50	956
CORE_MISSES_51	916
CORE_MISSES_52	882
CORE_MISSES_53	919
CORE_MISSES_54	877
CORE_MISSES_55	860
CORE_MISSES_56	853
CORE_MISSES_57	908
CORE_MISSES_58	895
CORE_MISSES_59	912
L2_MISSES = 40241
L2_total_cache_accesses = 74431
L2_total_cache_misses = 40241
L2_total_cache_miss_rate = 0.5406
L2_total_cache_pending_hits = 1191
L2_total_cache_reservation_fails = 14594
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7422
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1009
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2406
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 73
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4664
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=225261
icnt_total_pkts_simt_to_mem=217740
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     677.6964
gpu_ipc_2 =     220.9240
gpu_ipc_3 =     220.7802
gpu_tot_sim_cycle_stream_1 = 68528
gpu_tot_sim_cycle_stream_2 = 68525
gpu_tot_sim_cycle_stream_3 = 68526
gpu_sim_insn_1 = 46441174
gpu_sim_insn_2 = 15138816
gpu_sim_insn_3 = 15129184
gpu_sim_cycle = 68529
gpu_sim_insn = 76709174
gpu_ipc =    1119.3680
gpu_tot_sim_cycle = 68529
gpu_tot_sim_insn = 76709174
gpu_tot_ipc =    1119.3680
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 260897
gpu_stall_icnt2sh    = 55997
gpu_total_sim_rate=387420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1286680
	L1I_total_cache_misses = 25265
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17569
L1D_cache:
	L1D_cache_core[0]: Access = 264, Miss = 248, Miss_rate = 0.939, Pending_hits = 16, Reservation_fails = 1083
	L1D_cache_core[1]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 4027
	L1D_cache_core[2]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 4894
	L1D_cache_core[3]: Access = 272, Miss = 258, Miss_rate = 0.949, Pending_hits = 14, Reservation_fails = 4657
	L1D_cache_core[4]: Access = 256, Miss = 240, Miss_rate = 0.938, Pending_hits = 16, Reservation_fails = 4494
	L1D_cache_core[5]: Access = 272, Miss = 261, Miss_rate = 0.960, Pending_hits = 9, Reservation_fails = 5736
	L1D_cache_core[6]: Access = 264, Miss = 258, Miss_rate = 0.977, Pending_hits = 6, Reservation_fails = 6402
	L1D_cache_core[7]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 5, Reservation_fails = 6873
	L1D_cache_core[8]: Access = 256, Miss = 233, Miss_rate = 0.910, Pending_hits = 22, Reservation_fails = 4836
	L1D_cache_core[9]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 10, Reservation_fails = 5406
	L1D_cache_core[10]: Access = 264, Miss = 260, Miss_rate = 0.985, Pending_hits = 3, Reservation_fails = 5649
	L1D_cache_core[11]: Access = 264, Miss = 255, Miss_rate = 0.966, Pending_hits = 7, Reservation_fails = 5829
	L1D_cache_core[12]: Access = 272, Miss = 262, Miss_rate = 0.963, Pending_hits = 10, Reservation_fails = 5011
	L1D_cache_core[13]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 10, Reservation_fails = 4866
	L1D_cache_core[14]: Access = 256, Miss = 246, Miss_rate = 0.961, Pending_hits = 8, Reservation_fails = 4802
	L1D_cache_core[15]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 6042
	L1D_cache_core[16]: Access = 264, Miss = 239, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 5309
	L1D_cache_core[17]: Access = 264, Miss = 244, Miss_rate = 0.924, Pending_hits = 19, Reservation_fails = 5163
	L1D_cache_core[18]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 5532
	L1D_cache_core[19]: Access = 264, Miss = 252, Miss_rate = 0.955, Pending_hits = 8, Reservation_fails = 4262
	L1D_cache_core[20]: Access = 1728, Miss = 1380, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 9723
	L1D_cache_core[21]: Access = 1600, Miss = 1275, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 9364
	L1D_cache_core[22]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9376
	L1D_cache_core[23]: Access = 1536, Miss = 1184, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 8720
	L1D_cache_core[24]: Access = 1600, Miss = 1248, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 13916
	L1D_cache_core[25]: Access = 1696, Miss = 1348, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11379
	L1D_cache_core[26]: Access = 1728, Miss = 1355, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 8629
	L1D_cache_core[27]: Access = 1760, Miss = 1419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 10489
	L1D_cache_core[28]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9403
	L1D_cache_core[29]: Access = 1536, Miss = 1216, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9709
	L1D_cache_core[30]: Access = 1728, Miss = 1365, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 8449
	L1D_cache_core[31]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 12439
	L1D_cache_core[32]: Access = 1568, Miss = 1261, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 13418
	L1D_cache_core[33]: Access = 1664, Miss = 1345, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10951
	L1D_cache_core[34]: Access = 1696, Miss = 1361, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11026
	L1D_cache_core[35]: Access = 1536, Miss = 1226, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11287
	L1D_cache_core[36]: Access = 1568, Miss = 1224, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 9011
	L1D_cache_core[37]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 12072
	L1D_cache_core[38]: Access = 1568, Miss = 1250, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[39]: Access = 1632, Miss = 1306, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9715
	L1D_cache_core[40]: Access = 1760, Miss = 1413, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10473
	L1D_cache_core[41]: Access = 1780, Miss = 1435, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 9222
	L1D_cache_core[42]: Access = 1568, Miss = 1256, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[43]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 10572
	L1D_cache_core[44]: Access = 1560, Miss = 1242, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 11329
	L1D_cache_core[45]: Access = 1824, Miss = 1463, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8429
	L1D_cache_core[46]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8650
	L1D_cache_core[47]: Access = 1568, Miss = 1268, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 10869
	L1D_cache_core[48]: Access = 1648, Miss = 1312, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 10336
	L1D_cache_core[49]: Access = 1632, Miss = 1313, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10566
	L1D_cache_core[50]: Access = 1696, Miss = 1341, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 9863
	L1D_cache_core[51]: Access = 1632, Miss = 1294, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 9836
	L1D_cache_core[52]: Access = 1560, Miss = 1275, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 10593
	L1D_cache_core[53]: Access = 1632, Miss = 1318, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10391
	L1D_cache_core[54]: Access = 1536, Miss = 1242, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 11186
	L1D_cache_core[55]: Access = 1536, Miss = 1219, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 10961
	L1D_cache_core[56]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10681
	L1D_cache_core[57]: Access = 1622, Miss = 1273, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 10545
	L1D_cache_core[58]: Access = 1568, Miss = 1260, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 11154
	L1D_cache_core[59]: Access = 1688, Miss = 1359, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10138
	L1D_total_cache_accesses = 70770
	L1D_total_cache_misses = 57248
	L1D_total_cache_miss_rate = 0.8089
	L1D_total_cache_pending_hits = 233
	L1D_total_cache_reservation_fails = 516730
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 38624
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0495
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 614350
	L1T_total_cache_misses = 1226
	L1T_total_cache_miss_rate = 0.0020
	L1T_total_cache_pending_hits = 613124
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36712
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 613124
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 406861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1261415
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25265
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17569
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5592, 5280, 5592, 5230, 5523, 5225, 5507, 5125, 5418, 4974, 5100, 4644, 4504, 4079, 4102, 3618, 
gpgpu_n_tot_thrd_icount = 79928704
gpgpu_n_tot_w_icount = 2497772
gpgpu_n_stall_shd_mem = 1066873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33794
gpgpu_n_mem_write_global = 36722
gpgpu_n_mem_texture = 1226
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 1090464
gpgpu_n_shmem_insn = 8188358
gpgpu_n_tex_insn = 2350620
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 311424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1440
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 520266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1048922	W0_Idle:904819	W0_Scoreboard:3771588	W1:0	W2:1556	W3:4598	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:301737	W29:440364	W30:0	W31:0	W32:1731496
Warp Occupancy Distribution:
Stall:457817	W0_Idle:210064	W0_Scoreboard:521015	W1:0	W2:1556	W3:4598	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:301737	W29:440364	W30:0	W31:0	W32:785609
Warp Occupancy Distribution:
Stall:290197	W0_Idle:374597	W0_Scoreboard:1603278	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:473088
warp_utilization0: 0.303783
warp_utilization1: 0.566280
warp_utilization2: 0.172587
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270352 {8:33794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4878096 {40:684,72:788,136:35250,}
traffic_breakdown_coretomem[INST_ACC_R] = 21104 {8:2638,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9808 {8:1226,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4595984 {136:33794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 293368 {8:36671,}
traffic_breakdown_memtocore[INST_ACC_R] = 358768 {136:2638,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 166736 {136:1226,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 552 
averagemflatency_1 = 812 
averagemflatency_2= 523 
averagemflatency_3 = 531 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 54 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 68528 
mrq_lat_table:23102 	1354 	2079 	3519 	8282 	11338 	12754 	7232 	1637 	206 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	183 	142 	122 	11237 	28299 	24789 	6846 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13646 	6869 	6205 	9543 	20441 	12902 	4286 	582 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15949 	18074 	1084 	13 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	2736 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	19 	43 	52 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        19        24        18        13        12        10        14        14        14        14        13        32        32        16        14 
dram[1]:        24        14        24        10        13        15        19        10        16        11        21        20        32        32        18        15 
dram[2]:        13        24        19        12        17        14        17        12        15        18        22        18        32        32        11        10 
dram[3]:        18        12        16        14        18        12        19        14        17        19        17        23        32        32         8        21 
dram[4]:        14        18        17        12        16        15        14        10        12        21        13        15        32        32        10        15 
dram[5]:        24        20        16        18        17        16        10        10        10        14        16        14        32        32        14        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.044248  2.094675  2.038123  2.031519  1.948187  2.186246  2.096591  2.134831  1.944584  2.042667  2.042667  1.875000  2.306123  2.252149  2.115274  2.146269 
dram[1]:  2.128742  2.140673  1.957627  2.014205  2.107735  2.132768  2.032345  2.105850  1.934837  1.997409  1.820144  2.000000  2.317919  2.211699  2.242236  2.120944 
dram[2]:  2.026163  2.110778  1.954930  1.997175  2.123249  2.121813  2.189655  2.096685  2.031579  1.949109  2.034575  2.023873  2.311047  2.217877  2.082153  2.138643 
dram[3]:  1.997151  1.875000  2.026316  1.944598  2.150418  2.114846  2.170029  2.104972  2.148352  1.856796  2.018767  1.902743  2.233803  2.185596  2.086455  2.339806 
dram[4]:  1.985836  1.985714  1.943662  1.909836  2.024259  2.155807  2.080780  2.171429  1.883951  2.086957  1.940415  2.065395  2.237960  2.167123  2.123529  2.086957 
dram[5]:  2.055394  2.035294  1.966480  2.022989  2.174927  2.214900  2.069638  2.123944  1.893300  2.007854  1.882064  1.946292  2.156757  2.131721  2.243750  2.168168 
average row locality = 71505/34559 = 2.069070
average row locality_1 = 29868/16047 = 1.861282
average row locality_2 = 21209/9188 = 2.308337
average row locality_3 = 20428/9324 = 2.190905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       395       409       390       396       424       433       406       423       431       428       427       429       450       450       416       407 
dram[1]:       407       404       384       398       432       427       417       420       433       427       422       427       461       456       407       405 
dram[2]:       401       404       387       399       430       425       421       420       431       429       428       426       456       457       416       408 
dram[3]:       402       393       385       394       439       428       417       417       440       426       417       425       454       452       405       407 
dram[4]:       401       396       385       393       425       432       409       420       425       431       414       423       452       450       407       402 
dram[5]:       404       396       395       396       422       440       408       415       425       429       427       422       455       454       402       406 
total reads: 40241
bank skew: 461/384 = 1.20
chip skew: 6738/6665 = 1.01
number of total write accesses:
dram[0]:       298       299       305       313       328       330       332       337       341       338       339       336       341       336       318       312 
dram[1]:       304       296       309       311       331       328       337       336       339       344       337       341       341       338       315       314 
dram[2]:       296       301       307       308       328       324       341       339       341       337       337       337       339       337       319       317 
dram[3]:       299       297       308       308       333       327       336       345       342       339       336       338       339       337       319       316 
dram[4]:       300       299       305       306       326       329       338       340       338       337       335       335       338       341       315       318 
dram[5]:       301       296       309       308       324       333       335       339       338       338       339       339       343       339       316       316 
total reads: 31264
bank skew: 345/296 = 1.17
chip skew: 5221/5200 = 1.00
average mf latency per bank:
dram[0]:        586       538       522       527       599       610       566       590       538       552       548       533       536       527       560       585
dram[1]:        561       551       518       539       584       622       551       586       532       547       537       540       543       539       548       587
dram[2]:        584       574       541       549       616       628       588       575       564       548       578       557       547       530       579       579
dram[3]:        550       526       518       531       587       595       583       577       543       536       544       536       528       511       582       561
dram[4]:        534       518       494       513       586       602       567       546       545       523       537       529       490       503       572       558
dram[5]:        544       544       529       515       599       600       573       550       563       540       552       521       537       512       591       565
maximum mf latency per bank:
dram[0]:       2353      1844      2671      1811      1907      2052      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1788      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1863      2285      1983      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2134      2256      2333      1911      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      1783      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55358 n_act=5740 n_pre=5724 n_req=8060 n_req_1=1096 n_req_2=3578 n_req_3=3386 n_rd=13428 n_write=10207 bw_util=0.352 bw_util_1=0.04407 bw_util_2=0.1582 bw_util_3=0.1497 blp=8.333581 blp_1= 2.531290 blp_2= 2.907771 blp_3= 2.853879
 n_activity=72238 dram_eff=0.4408 dram_eff_1=0.05518 dram_eff_2=0.1981 dram_eff_3=0.1875
bk0: 790a 57426i bk1: 818a 56629i bk2: 780a 57374i bk3: 792a 55923i bk4: 848a 53662i bk5: 866a 52026i bk6: 812a 52939i bk7: 846a 51727i bk8: 862a 56472i bk9: 856a 55743i bk10: 854a 54687i bk11: 858a 52667i bk12: 900a 52757i bk13: 900a 50597i bk14: 832a 52356i bk15: 814a 50718i 
bw_dist = 0.044	0.158	0.150	0.447	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21748
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55242 n_act=5765 n_pre=5749 n_req=8074 n_req_1=1095 n_req_2=3535 n_req_3=3444 n_rd=13454 n_write=10247 bw_util=0.3527 bw_util_1=0.04411 bw_util_2=0.1563 bw_util_3=0.1523 blp=8.388130 blp_1= 2.542770 blp_2= 2.832174 blp_3= 2.858674
 n_activity=72359 dram_eff=0.4409 dram_eff_1=0.05514 dram_eff_2=0.1954 dram_eff_3=0.1904
bk0: 814a 55740i bk1: 808a 58120i bk2: 768a 58610i bk3: 796a 54764i bk4: 864a 54287i bk5: 854a 51470i bk6: 834a 51562i bk7: 840a 51695i bk8: 866a 55484i bk9: 854a 53464i bk10: 844a 52666i bk11: 854a 52551i bk12: 922a 50821i bk13: 912a 52914i bk14: 814a 52172i bk15: 810a 52615i 
bw_dist = 0.044	0.156	0.152	0.447	0.200
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.39766
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55313 n_act=5727 n_pre=5711 n_req=8080 n_req_1=1074 n_req_2=3568 n_req_3=3438 n_rd=13476 n_write=10230 bw_util=0.3532 bw_util_1=0.04338 bw_util_2=0.1578 bw_util_3=0.152 blp=8.244283 blp_1= 2.458523 blp_2= 2.871806 blp_3= 2.900532
 n_activity=72713 dram_eff=0.4394 dram_eff_1=0.05397 dram_eff_2=0.1963 dram_eff_3=0.1891
bk0: 802a 57406i bk1: 808a 56537i bk2: 774a 58365i bk3: 798a 56089i bk4: 860a 52713i bk5: 850a 54045i bk6: 842a 53488i bk7: 840a 51073i bk8: 862a 55211i bk9: 858a 54770i bk10: 856a 53323i bk11: 852a 53238i bk12: 912a 54276i bk13: 914a 52158i bk14: 832a 52153i bk15: 816a 51006i 
bw_dist = 0.043	0.158	0.152	0.451	0.196
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.37113
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55289 n_act=5769 n_pre=5753 n_req=8019 n_req_1=1079 n_req_2=3550 n_req_3=3390 n_rd=13402 n_write=10244 bw_util=0.3503 bw_util_1=0.04342 bw_util_2=0.157 bw_util_3=0.1499 blp=8.262279 blp_1= 2.525497 blp_2= 2.853333 blp_3= 2.823684
 n_activity=72621 dram_eff=0.4363 dram_eff_1=0.05409 dram_eff_2=0.1955 dram_eff_3=0.1867
bk0: 804a 58661i bk1: 786a 57304i bk2: 770a 57651i bk3: 788a 56466i bk4: 878a 54281i bk5: 856a 52228i bk6: 834a 53301i bk7: 834a 48727i bk8: 880a 55004i bk9: 852a 54844i bk10: 834a 54604i bk11: 850a 52349i bk12: 908a 52636i bk13: 904a 53160i bk14: 810a 52126i bk15: 814a 52413i 
bw_dist = 0.043	0.157	0.150	0.453	0.197
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.28417
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55372 n_act=5786 n_pre=5770 n_req=7964 n_req_1=1104 n_req_2=3480 n_req_3=3380 n_rd=13330 n_write=10199 bw_util=0.3477 bw_util_1=0.04437 bw_util_2=0.1539 bw_util_3=0.1495 blp=8.257753 blp_1= 2.472773 blp_2= 2.864962 blp_3= 2.858969
 n_activity=72554 dram_eff=0.4335 dram_eff_1=0.05532 dram_eff_2=0.1919 dram_eff_3=0.1863
bk0: 802a 57844i bk1: 792a 56312i bk2: 770a 59112i bk3: 786a 57202i bk4: 850a 54133i bk5: 864a 53345i bk6: 818a 51773i bk7: 840a 50932i bk8: 850a 55050i bk9: 862a 55956i bk10: 828a 55018i bk11: 846a 54764i bk12: 904a 54317i bk13: 900a 50909i bk14: 814a 51070i bk15: 804a 51012i 
bw_dist = 0.044	0.154	0.149	0.454	0.198
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21992
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90457 n_nop=55296 n_act=5773 n_pre=5757 n_req=8022 n_req_1=1080 n_req_2=3538 n_req_3=3404 n_rd=13392 n_write=10239 bw_util=0.3506 bw_util_1=0.04362 bw_util_2=0.1565 bw_util_3=0.1505 blp=8.314271 blp_1= 2.605595 blp_2= 2.861356 blp_3= 2.896427
 n_activity=72287 dram_eff=0.4387 dram_eff_1=0.05459 dram_eff_2=0.1958 dram_eff_3=0.1884
bk0: 808a 56594i bk1: 792a 55994i bk2: 790a 57621i bk3: 792a 57127i bk4: 844a 55216i bk5: 880a 50664i bk6: 816a 53787i bk7: 830a 50599i bk8: 850a 55865i bk9: 858a 53817i bk10: 854a 54089i bk11: 844a 53055i bk12: 910a 52366i bk13: 908a 51315i bk14: 804a 52221i bk15: 812a 52389i 
bw_dist = 0.044	0.156	0.151	0.449	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.35595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6097, Miss = 3339, Miss_rate = 0.548, Pending_hits = 96, Reservation_fails = 545
L2_cache_bank[1]: Access = 6210, Miss = 3375, Miss_rate = 0.543, Pending_hits = 96, Reservation_fails = 1216
L2_cache_bank[2]: Access = 6109, Miss = 3363, Miss_rate = 0.550, Pending_hits = 93, Reservation_fails = 602
L2_cache_bank[3]: Access = 6197, Miss = 3364, Miss_rate = 0.543, Pending_hits = 99, Reservation_fails = 1452
L2_cache_bank[4]: Access = 6184, Miss = 3370, Miss_rate = 0.545, Pending_hits = 88, Reservation_fails = 892
L2_cache_bank[5]: Access = 6231, Miss = 3368, Miss_rate = 0.541, Pending_hits = 96, Reservation_fails = 1114
L2_cache_bank[6]: Access = 6164, Miss = 3359, Miss_rate = 0.545, Pending_hits = 92, Reservation_fails = 1032
L2_cache_bank[7]: Access = 6223, Miss = 3342, Miss_rate = 0.537, Pending_hits = 109, Reservation_fails = 1441
L2_cache_bank[8]: Access = 6218, Miss = 3318, Miss_rate = 0.534, Pending_hits = 104, Reservation_fails = 1695
L2_cache_bank[9]: Access = 6272, Miss = 3347, Miss_rate = 0.534, Pending_hits = 112, Reservation_fails = 1786
L2_cache_bank[10]: Access = 6302, Miss = 3338, Miss_rate = 0.530, Pending_hits = 101, Reservation_fails = 1608
L2_cache_bank[11]: Access = 6224, Miss = 3358, Miss_rate = 0.540, Pending_hits = 105, Reservation_fails = 1211
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6097, Miss = 3339 (0.548), PendingHit = 96 (0.0157)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6210, Miss = 3375 (0.543), PendingHit = 96 (0.0155)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6109, Miss = 3363 (0.55), PendingHit = 93 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6197, Miss = 3364 (0.543), PendingHit = 99 (0.016)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6184, Miss = 3370 (0.545), PendingHit = 88 (0.0142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6231, Miss = 3368 (0.541), PendingHit = 96 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6164, Miss = 3359 (0.545), PendingHit = 92 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6223, Miss = 3342 (0.537), PendingHit = 109 (0.0175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6218, Miss = 3318 (0.534), PendingHit = 104 (0.0167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6272, Miss = 3347 (0.534), PendingHit = 112 (0.0179)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6302, Miss = 3338 (0.53), PendingHit = 101 (0.016)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6224, Miss = 3358 (0.54), PendingHit = 105 (0.0169)
L2 Cache Total Miss Rate = 0.541
Stream 1: L2 Cache Miss Rate = 0.388
Stream 2: L2 Cache Miss Rate = 0.564
Stream 3: L2 Cache Miss Rate = 0.522
Stream 1: Accesses  = 7726
Stream 1: Misses  = 2996
Stream 2: Accesses  = 33408
Stream 2: Misses  = 18832
Stream 3: Accesses  = 41023
Stream 3: Misses  = 21409
Stream 1+2: Accesses  = 41134
Stream 1+2: Misses  = 21828
Stream 1+2+3: Accesses  = 82157
Stream 1+2+3: Misses  = 43237
Total Accesses  = 74431
MPKI-CORES
CORE_L2MPKI_0	0.073
CORE_L2MPKI_1	0.066
CORE_L2MPKI_2	0.073
CORE_L2MPKI_3	0.069
CORE_L2MPKI_4	0.076
CORE_L2MPKI_5	0.064
CORE_L2MPKI_6	0.063
CORE_L2MPKI_7	0.064
CORE_L2MPKI_8	0.067
CORE_L2MPKI_9	0.062
CORE_L2MPKI_10	0.060
CORE_L2MPKI_11	0.060
CORE_L2MPKI_12	0.061
CORE_L2MPKI_13	0.061
CORE_L2MPKI_14	0.061
CORE_L2MPKI_15	0.058
CORE_L2MPKI_16	0.064
CORE_L2MPKI_17	0.064
CORE_L2MPKI_18	0.059
CORE_L2MPKI_19	0.062
CORE_L2MPKI_20	1.210
CORE_L2MPKI_21	1.269
CORE_L2MPKI_22	1.263
CORE_L2MPKI_23	1.270
CORE_L2MPKI_24	1.243
CORE_L2MPKI_25	1.275
CORE_L2MPKI_26	1.254
CORE_L2MPKI_27	1.275
CORE_L2MPKI_28	1.267
CORE_L2MPKI_29	1.246
CORE_L2MPKI_30	1.224
CORE_L2MPKI_31	1.203
CORE_L2MPKI_32	1.182
CORE_L2MPKI_33	1.242
CORE_L2MPKI_34	1.278
CORE_L2MPKI_35	1.239
CORE_L2MPKI_36	1.252
CORE_L2MPKI_37	1.218
CORE_L2MPKI_38	1.264
CORE_L2MPKI_39	1.203
CORE_L2MPKI_40	1.237
CORE_L2MPKI_41	1.212
CORE_L2MPKI_42	1.191
CORE_L2MPKI_43	1.235
CORE_L2MPKI_44	1.255
CORE_L2MPKI_45	1.193
CORE_L2MPKI_46	1.208
CORE_L2MPKI_47	1.238
CORE_L2MPKI_48	1.237
CORE_L2MPKI_49	1.208
CORE_L2MPKI_50	1.220
CORE_L2MPKI_51	1.215
CORE_L2MPKI_52	1.219
CORE_L2MPKI_53	1.219
CORE_L2MPKI_54	1.236
CORE_L2MPKI_55	1.212
CORE_L2MPKI_56	1.202
CORE_L2MPKI_57	1.208
CORE_L2MPKI_58	1.235
CORE_L2MPKI_59	1.166
Avg_MPKI_Stream1= 0.065
Avg_MPKI_Stream2= 1.244
Avg_MPKI_Stream3= 1.217
MISSES-CORES
CORE_MISSES_0	174
CORE_MISSES_1	159
CORE_MISSES_2	164
CORE_MISSES_3	162
CORE_MISSES_4	178
CORE_MISSES_5	148
CORE_MISSES_6	145
CORE_MISSES_7	143
CORE_MISSES_8	154
CORE_MISSES_9	143
CORE_MISSES_10	143
CORE_MISSES_11	141
CORE_MISSES_12	144
CORE_MISSES_13	144
CORE_MISSES_14	141
CORE_MISSES_15	136
CORE_MISSES_16	148
CORE_MISSES_17	144
CORE_MISSES_18	139
CORE_MISSES_19	146
CORE_MISSES_20	966
CORE_MISSES_21	938
CORE_MISSES_22	1027
CORE_MISSES_23	901
CORE_MISSES_24	919
CORE_MISSES_25	999
CORE_MISSES_26	1001
CORE_MISSES_27	1037
CORE_MISSES_28	955
CORE_MISSES_29	884
CORE_MISSES_30	977
CORE_MISSES_31	907
CORE_MISSES_32	856
CORE_MISSES_33	955
CORE_MISSES_34	1001
CORE_MISSES_35	879
CORE_MISSES_36	907
CORE_MISSES_37	900
CORE_MISSES_38	916
CORE_MISSES_39	907
CORE_MISSES_40	1006
CORE_MISSES_41	1002
CORE_MISSES_42	863
CORE_MISSES_43	913
CORE_MISSES_44	908
CORE_MISSES_45	1005
CORE_MISSES_46	982
CORE_MISSES_47	897
CORE_MISSES_48	948
CORE_MISSES_49	911
CORE_MISSES_50	956
CORE_MISSES_51	916
CORE_MISSES_52	882
CORE_MISSES_53	919
CORE_MISSES_54	877
CORE_MISSES_55	860
CORE_MISSES_56	853
CORE_MISSES_57	908
CORE_MISSES_58	895
CORE_MISSES_59	912
L2_MISSES = 40241
L2_total_cache_accesses = 74431
L2_total_cache_misses = 40241
L2_total_cache_miss_rate = 0.5406
L2_total_cache_pending_hits = 1191
L2_total_cache_reservation_fails = 14594
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7422
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1009
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2406
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 73
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4664
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=225261
icnt_total_pkts_simt_to_mem=217740
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     681.6010
gpu_ipc_2 =     216.9051
gpu_ipc_3 =     216.8733
gpu_tot_sim_cycle_stream_1 = 104697
gpu_tot_sim_cycle_stream_2 = 104692
gpu_tot_sim_cycle_stream_3 = 104693
gpu_sim_insn_1 = 71361584
gpu_sim_insn_2 = 22708224
gpu_sim_insn_3 = 22705120
gpu_sim_cycle = 104698
gpu_sim_insn = 116774928
gpu_ipc =    1115.3501
gpu_tot_sim_cycle = 104698
gpu_tot_sim_insn = 116774928
gpu_tot_ipc =    1115.3501
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 393487
gpu_stall_icnt2sh    = 72960
gpu_total_sim_rate=375482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1958631
	L1I_total_cache_misses = 36586
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21465
L1D_cache:
	L1D_cache_core[0]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 27, Reservation_fails = 3514
	L1D_cache_core[1]: Access = 504, Miss = 485, Miss_rate = 0.962, Pending_hits = 19, Reservation_fails = 7975
	L1D_cache_core[2]: Access = 496, Miss = 471, Miss_rate = 0.950, Pending_hits = 25, Reservation_fails = 6323
	L1D_cache_core[3]: Access = 488, Miss = 467, Miss_rate = 0.957, Pending_hits = 19, Reservation_fails = 8627
	L1D_cache_core[4]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 20, Reservation_fails = 8406
	L1D_cache_core[5]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 18, Reservation_fails = 8054
	L1D_cache_core[6]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 15, Reservation_fails = 8725
	L1D_cache_core[7]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 18, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 480, Miss = 451, Miss_rate = 0.940, Pending_hits = 28, Reservation_fails = 6110
	L1D_cache_core[9]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 19, Reservation_fails = 6401
	L1D_cache_core[10]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 6, Reservation_fails = 9319
	L1D_cache_core[11]: Access = 496, Miss = 487, Miss_rate = 0.982, Pending_hits = 7, Reservation_fails = 9758
	L1D_cache_core[12]: Access = 496, Miss = 475, Miss_rate = 0.958, Pending_hits = 19, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 16, Reservation_fails = 8057
	L1D_cache_core[14]: Access = 496, Miss = 478, Miss_rate = 0.964, Pending_hits = 16, Reservation_fails = 6434
	L1D_cache_core[15]: Access = 512, Miss = 489, Miss_rate = 0.955, Pending_hits = 21, Reservation_fails = 10297
	L1D_cache_core[16]: Access = 504, Miss = 469, Miss_rate = 0.931, Pending_hits = 34, Reservation_fails = 8237
	L1D_cache_core[17]: Access = 488, Miss = 461, Miss_rate = 0.945, Pending_hits = 26, Reservation_fails = 6387
	L1D_cache_core[18]: Access = 488, Miss = 466, Miss_rate = 0.955, Pending_hits = 19, Reservation_fails = 8979
	L1D_cache_core[19]: Access = 504, Miss = 483, Miss_rate = 0.958, Pending_hits = 16, Reservation_fails = 6940
	L1D_cache_core[20]: Access = 2528, Miss = 2014, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 16261
	L1D_cache_core[21]: Access = 2400, Miss = 1915, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 16682
	L1D_cache_core[22]: Access = 2528, Miss = 2019, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15892
	L1D_cache_core[23]: Access = 2464, Miss = 1944, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 16162
	L1D_cache_core[24]: Access = 2432, Miss = 1921, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21817
	L1D_cache_core[25]: Access = 2464, Miss = 1956, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18322
	L1D_cache_core[26]: Access = 2496, Miss = 1971, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 17035
	L1D_cache_core[27]: Access = 2624, Miss = 2080, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 15832
	L1D_cache_core[28]: Access = 2432, Miss = 1927, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 14454
	L1D_cache_core[29]: Access = 2336, Miss = 1856, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15613
	L1D_cache_core[30]: Access = 2496, Miss = 1973, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 14843
	L1D_cache_core[31]: Access = 2464, Miss = 1946, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18314
	L1D_cache_core[32]: Access = 2464, Miss = 1982, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 19751
	L1D_cache_core[33]: Access = 2528, Miss = 2027, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16933
	L1D_cache_core[34]: Access = 2464, Miss = 1953, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 16241
	L1D_cache_core[35]: Access = 2304, Miss = 1820, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18449
	L1D_cache_core[36]: Access = 2336, Miss = 1848, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 17523
	L1D_cache_core[37]: Access = 2528, Miss = 2016, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[38]: Access = 2368, Miss = 1897, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 16887
	L1D_cache_core[39]: Access = 2496, Miss = 1984, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15723
	L1D_cache_core[40]: Access = 2560, Miss = 2075, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16094
	L1D_cache_core[41]: Access = 2592, Miss = 2111, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 17206
	L1D_cache_core[42]: Access = 2461, Miss = 1980, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18089
	L1D_cache_core[43]: Access = 2432, Miss = 1932, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18077
	L1D_cache_core[44]: Access = 2464, Miss = 1957, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17442
	L1D_cache_core[45]: Access = 2592, Miss = 2074, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14614
	L1D_cache_core[46]: Access = 2528, Miss = 2011, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15413
	L1D_cache_core[47]: Access = 2400, Miss = 1930, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 17676
	L1D_cache_core[48]: Access = 2488, Miss = 1992, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17164
	L1D_cache_core[49]: Access = 2464, Miss = 1994, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16230
	L1D_cache_core[50]: Access = 2592, Miss = 2053, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 15160
	L1D_cache_core[51]: Access = 2464, Miss = 1973, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17071
	L1D_cache_core[52]: Access = 2400, Miss = 1935, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16003
	L1D_cache_core[53]: Access = 2400, Miss = 1919, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 18016
	L1D_cache_core[54]: Access = 2336, Miss = 1876, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 16560
	L1D_cache_core[55]: Access = 2304, Miss = 1829, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17955
	L1D_cache_core[56]: Access = 2368, Miss = 1871, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 16055
	L1D_cache_core[57]: Access = 2416, Miss = 1906, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 16562
	L1D_cache_core[58]: Access = 2336, Miss = 1870, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 18785
	L1D_cache_core[59]: Access = 2526, Miss = 2008, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15953
	L1D_total_cache_accesses = 108227
	L1D_total_cache_misses = 87863
	L1D_total_cache_miss_rate = 0.8118
	L1D_total_cache_pending_hits = 388
	L1D_total_cache_reservation_fails = 832002
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 58016
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0330
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1004384
	L1T_total_cache_misses = 1617
	L1T_total_cache_miss_rate = 0.0016
	L1T_total_cache_pending_hits = 1002767
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1002767
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 647950
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1922045
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36586
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21465
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8263, 7807, 8247, 7766, 8219, 7645, 8204, 7735, 8140, 7540, 7747, 7209, 7120, 6554, 6642, 6108, 
gpgpu_n_tot_thrd_icount = 121782848
gpgpu_n_tot_w_icount = 3805714
gpgpu_n_stall_shd_mem = 1747715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50638
gpgpu_n_mem_write_global = 57155
gpgpu_n_mem_texture = 1617
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1580544
gpgpu_n_store_insn = 1659616
gpgpu_n_shmem_insn = 12369277
gpgpu_n_tex_insn = 3599340
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 469696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2880
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 838594
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1663126	W0_Idle:1298316	W0_Scoreboard:5796218	W1:0	W2:2436	W3:7110	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:494212	W29:651429	W30:0	W31:0	W32:2622593
Warp Occupancy Distribution:
Stall:705658	W0_Idle:214832	W0_Scoreboard:880507	W1:0	W2:2436	W3:7110	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:494212	W29:651429	W30:0	W31:0	W32:1203416
Warp Occupancy Distribution:
Stall:476191	W0_Idle:589504	W0_Scoreboard:2412593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:709632
warp_utilization0: 0.302943
warp_utilization1: 0.569954
warp_utilization2: 0.169447
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405104 {8:50638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7540888 {40:1368,72:1576,136:54211,}
traffic_breakdown_coretomem[INST_ACC_R] = 34600 {8:4325,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12936 {8:1617,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6886768 {136:50638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456784 {8:57098,}
traffic_breakdown_memtocore[INST_ACC_R] = 588200 {136:4325,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 219912 {136:1617,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 557 
averagemflatency_1 = 740 
averagemflatency_2= 532 
averagemflatency_3 = 541 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 104697 
mrq_lat_table:36127 	2141 	3223 	5490 	13292 	18363 	21074 	11936 	2714 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	226 	214 	197 	16383 	41380 	41098 	9773 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20854 	9964 	9149 	14437 	30884 	21191 	6591 	754 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24406 	26582 	1350 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	23163 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	27 	61 	96 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        14        15        14        43        28        23        28        13        32        32        21        24 
dram[1]:        24        15        24        10        13        15        26        34        27        20        22        21        32        32        18        15 
dram[2]:        19        24        19        12        20        15        18        22        25        18        22        20        32        32        28        17 
dram[3]:        18        12        16        14        18        16        20        23        19        19        17        23        32        32        14        26 
dram[4]:        14        18        17        12        18        18        20        24        18        21        14        24        32        32        26        34 
dram[5]:        24        20        16        18        17        16        21        47        18        20        16        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.021960  2.048821  2.046713  2.081882  2.091549  2.224265  2.193246  2.170956  2.133568  2.097391  2.061434  1.923948  2.202578  2.205555  2.097173  2.199627 
dram[1]:  2.077720  2.082474  2.037866  2.023850  2.178832  2.155914  2.102150  2.199248  2.087931  2.045378  1.913043  2.023649  2.217069  2.191606  2.125912  2.036649 
dram[2]:  2.059727  2.046823  2.060976  2.000000  2.222222  2.214815  2.187037  2.210821  2.105354  2.060914  2.042882  2.065517  2.224907  2.183636  2.103873  2.071678 
dram[3]:  2.023294  1.913876  2.046875  1.996622  2.235185  2.202952  2.128391  2.187037  2.153439  1.972222  2.078947  1.934747  2.173913  2.161232  2.073944  2.253788 
dram[4]:  1.962480  2.021739  1.934426  1.985000  2.102293  2.264045  2.157798  2.205607  2.083045  2.114983  1.973378  2.037997  2.154122  2.114841  2.106952  2.129433 
dram[5]:  2.003333  1.981818  2.013491  2.000000  2.265152  2.267290  2.100901  2.211896  2.051370  2.122164  1.921095  1.994983  2.141343  2.094571  2.194392  2.138686 
average row locality = 114665/54717 = 2.095601
average row locality_1 = 49923/25946 = 1.924112
average row locality_2 = 33341/14297 = 2.332028
average row locality_3 = 31401/14474 = 2.169476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       661       682       642       652       662       675       630       643       664       656       654       645       653       651       656       649 
dram[1]:       668       674       640       655       667       673       636       634       664       662       642       646       662       662       638       640 
dram[2]:       674       676       645       660       673       667       642       644       663       667       647       651       659       660       663       653 
dram[3]:       674       660       639       650       681       665       639       636       672       655       640       642       661       655       639       657 
dram[4]:       669       671       638       655       664       678       632       642       656       663       638       639       659       655       649       659 
dram[5]:       666       663       653       654       665       680       627       643       649       666       647       644       664       661       638       645 
total reads: 62879
bank skew: 682/627 = 1.09
chip skew: 10544/10463 = 1.01
number of total write accesses:
dram[0]:       536       535       541       543       526       535       539       538       550       550       554       544       543       540       531       530 
dram[1]:       535       538       544       533       527       530       537       536       547       555       546       552       533       539       527       527 
dram[2]:       533       548       538       542       527       529       539       541       556       551       544       547       538       541       532       532 
dram[3]:       542       540       540       532       526       529       538       545       549       552       545       544       539       538       539       533 
dram[4]:       534       538       542       536       528       531       544       538       548       551       548       541       543       542       533       542 
dram[5]:       536       536       541       534       531       533       539       547       549       550       546       549       548       535       536       527 
total reads: 51786
bank skew: 556/526 = 1.06
chip skew: 8639/8606 = 1.00
average mf latency per bank:
dram[0]:        519       502       493       502       564       584       522       540       502       511       515       523       505       504       524       540
dram[1]:        511       514       493       519       558       588       522       548       511       518       513       528       532       523       526       561
dram[2]:        541       532       518       531       594       608       565       546       537       529       567       548       538       524       554       559
dram[3]:        516       488       506       508       585       566       561       541       522       526       543       526       522       509       557       534
dram[4]:        520       495       497       496       586       580       548       521       532       513       532       526       494       497       553       526
dram[5]:        516       504       506       501       589       582       541       514       534       517       542       520       519       502       557       540
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82281 n_act=9061 n_pre=9045 n_req=12971 n_req_1=2175 n_req_2=5606 n_req_3=5190 n_rd=20950 n_write=16864 bw_util=0.3695 bw_util_1=0.05708 bw_util_2=0.1623 bw_util_3=0.1502 blp=8.346066 blp_1= 2.479442 blp_2= 2.929770 blp_3= 2.825625
 n_activity=115298 dram_eff=0.443 dram_eff_1=0.06841 dram_eff_2=0.1945 dram_eff_3=0.1801
bk0: 1322a 82221i bk1: 1364a 81002i bk2: 1284a 82125i bk3: 1304a 80675i bk4: 1324a 80518i bk5: 1350a 77237i bk6: 1260a 78545i bk7: 1286a 77409i bk8: 1328a 84608i bk9: 1312a 82652i bk10: 1308a 79901i bk11: 1290a 78070i bk12: 1306a 79817i bk13: 1302a 77622i bk14: 1312a 76801i bk15: 1298a 74825i 
bw_dist = 0.057	0.162	0.150	0.465	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.8388
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82228 n_act=9121 n_pre=9105 n_req=12924 n_req_1=2163 n_req_2=5519 n_req_3=5242 n_rd=20926 n_write=16821 bw_util=0.3684 bw_util_1=0.05695 bw_util_2=0.1597 bw_util_3=0.1517 blp=8.364008 blp_1= 2.392138 blp_2= 2.888313 blp_3= 2.829137
 n_activity=115258 dram_eff=0.4417 dram_eff_1=0.06828 dram_eff_2=0.1915 dram_eff_3=0.1819
bk0: 1336a 82282i bk1: 1348a 82104i bk2: 1280a 83544i bk3: 1310a 78743i bk4: 1334a 81583i bk5: 1346a 75398i bk6: 1272a 78053i bk7: 1268a 77332i bk8: 1328a 83016i bk9: 1324a 79597i bk10: 1284a 79687i bk11: 1292a 78132i bk12: 1324a 79368i bk13: 1324a 81236i bk14: 1276a 76911i bk15: 1280a 76081i 
bw_dist = 0.057	0.160	0.152	0.466	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.94884
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82076 n_act=9076 n_pre=9060 n_req=13063 n_req_1=2137 n_req_2=5640 n_req_3=5286 n_rd=21088 n_write=16901 bw_util=0.3727 bw_util_1=0.05643 bw_util_2=0.1632 bw_util_3=0.153 blp=8.382508 blp_1= 2.414764 blp_2= 2.964147 blp_3= 2.871481
 n_activity=115713 dram_eff=0.4451 dram_eff_1=0.06739 dram_eff_2=0.195 dram_eff_3=0.1827
bk0: 1348a 82154i bk1: 1352a 79168i bk2: 1290a 82949i bk3: 1320a 78938i bk4: 1346a 78132i bk5: 1334a 78093i bk6: 1284a 78150i bk7: 1288a 77155i bk8: 1326a 82106i bk9: 1334a 80495i bk10: 1294a 79746i bk11: 1302a 77978i bk12: 1318a 82166i bk13: 1320a 78608i bk14: 1326a 76544i bk15: 1306a 74578i 
bw_dist = 0.056	0.163	0.153	0.465	0.163
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0745
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82134 n_act=9133 n_pre=9117 n_req=12913 n_req_1=2137 n_req_2=5566 n_req_3=5210 n_rd=20930 n_write=16887 bw_util=0.3683 bw_util_1=0.05643 bw_util_2=0.1611 bw_util_3=0.1508 blp=8.340601 blp_1= 2.413012 blp_2= 2.908020 blp_3= 2.825805
 n_activity=115528 dram_eff=0.4406 dram_eff_1=0.0675 dram_eff_2=0.1927 dram_eff_3=0.1804
bk0: 1348a 83186i bk1: 1320a 82146i bk2: 1278a 82841i bk3: 1300a 81684i bk4: 1362a 79165i bk5: 1330a 77390i bk6: 1278a 77747i bk7: 1272a 74828i bk8: 1344a 82206i bk9: 1310a 80816i bk10: 1280a 80226i bk11: 1284a 77883i bk12: 1322a 79742i bk13: 1310a 80644i bk14: 1278a 77280i bk15: 1314a 75473i 
bw_dist = 0.056	0.161	0.151	0.468	0.164
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.85044
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82035 n_act=9183 n_pre=9167 n_req=12929 n_req_1=2164 n_req_2=5533 n_req_3=5232 n_rd=20934 n_write=16882 bw_util=0.3685 bw_util_1=0.0569 bw_util_2=0.1601 bw_util_3=0.1514 blp=8.364242 blp_1= 2.399761 blp_2= 2.937917 blp_3= 2.833420
 n_activity=115845 dram_eff=0.4396 dram_eff_1=0.06788 dram_eff_2=0.191 dram_eff_3=0.1807
bk0: 1338a 82426i bk1: 1342a 79328i bk2: 1276a 81686i bk3: 1310a 81981i bk4: 1328a 79427i bk5: 1356a 77853i bk6: 1264a 77015i bk7: 1284a 75258i bk8: 1312a 82983i bk9: 1326a 81800i bk10: 1276a 80901i bk11: 1278a 80289i bk12: 1318a 81438i bk13: 1310a 77978i bk14: 1298a 74747i bk15: 1318a 74560i 
bw_dist = 0.057	0.160	0.151	0.470	0.162
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0273
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82111 n_act=9144 n_pre=9128 n_req=12939 n_req_1=2157 n_req_2=5524 n_req_3=5258 n_rd=20930 n_write=16888 bw_util=0.3689 bw_util_1=0.05684 bw_util_2=0.1599 bw_util_3=0.1522 blp=8.366702 blp_1= 2.533231 blp_2= 2.923340 blp_3= 2.870848
 n_activity=115316 dram_eff=0.4421 dram_eff_1=0.06813 dram_eff_2=0.1916 dram_eff_3=0.1824
bk0: 1332a 82125i bk1: 1326a 79991i bk2: 1306a 81955i bk3: 1308a 80657i bk4: 1330a 79635i bk5: 1360a 75146i bk6: 1254a 79262i bk7: 1286a 75245i bk8: 1298a 84439i bk9: 1332a 80412i bk10: 1294a 79742i bk11: 1288a 79131i bk12: 1328a 79068i bk13: 1322a 79446i bk14: 1276a 77285i bk15: 1290a 76264i 
bw_dist = 0.057	0.160	0.152	0.465	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9331, Miss = 5222, Miss_rate = 0.560, Pending_hits = 183, Reservation_fails = 610
L2_cache_bank[1]: Access = 9444, Miss = 5253, Miss_rate = 0.556, Pending_hits = 170, Reservation_fails = 1555
L2_cache_bank[2]: Access = 9334, Miss = 5217, Miss_rate = 0.559, Pending_hits = 172, Reservation_fails = 609
L2_cache_bank[3]: Access = 9415, Miss = 5246, Miss_rate = 0.557, Pending_hits = 163, Reservation_fails = 2216
L2_cache_bank[4]: Access = 9479, Miss = 5266, Miss_rate = 0.556, Pending_hits = 162, Reservation_fails = 1077
L2_cache_bank[5]: Access = 9439, Miss = 5278, Miss_rate = 0.559, Pending_hits = 161, Reservation_fails = 1723
L2_cache_bank[6]: Access = 9483, Miss = 5245, Miss_rate = 0.553, Pending_hits = 174, Reservation_fails = 1079
L2_cache_bank[7]: Access = 9440, Miss = 5220, Miss_rate = 0.553, Pending_hits = 173, Reservation_fails = 1890
L2_cache_bank[8]: Access = 9558, Miss = 5205, Miss_rate = 0.545, Pending_hits = 183, Reservation_fails = 2432
L2_cache_bank[9]: Access = 9587, Miss = 5262, Miss_rate = 0.549, Pending_hits = 181, Reservation_fails = 2148
L2_cache_bank[10]: Access = 9672, Miss = 5209, Miss_rate = 0.539, Pending_hits = 186, Reservation_fails = 2331
L2_cache_bank[11]: Access = 9596, Miss = 5256, Miss_rate = 0.548, Pending_hits = 200, Reservation_fails = 1812
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9331, Miss = 5222 (0.56), PendingHit = 183 (0.0196)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9444, Miss = 5253 (0.556), PendingHit = 170 (0.018)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9334, Miss = 5217 (0.559), PendingHit = 172 (0.0184)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9415, Miss = 5246 (0.557), PendingHit = 163 (0.0173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9479, Miss = 5266 (0.556), PendingHit = 162 (0.0171)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9439, Miss = 5278 (0.559), PendingHit = 161 (0.0171)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9483, Miss = 5245 (0.553), PendingHit = 174 (0.0183)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9440, Miss = 5220 (0.553), PendingHit = 173 (0.0183)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9558, Miss = 5205 (0.545), PendingHit = 183 (0.0191)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9587, Miss = 5262 (0.549), PendingHit = 181 (0.0189)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9672, Miss = 5209 (0.539), PendingHit = 186 (0.0192)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9596, Miss = 5256 (0.548), PendingHit = 200 (0.0208)
L2 Cache Total Miss Rate = 0.553
Stream 1: L2 Cache Miss Rate = 0.430
Stream 2: L2 Cache Miss Rate = 0.579
Stream 3: L2 Cache Miss Rate = 0.532
Stream 1: Accesses  = 13680
Stream 1: Misses  = 5877
Stream 2: Accesses  = 50092
Stream 2: Misses  = 29005
Stream 3: Accesses  = 63686
Stream 3: Misses  = 33874
Stream 1+2: Accesses  = 63772
Stream 1+2: Misses  = 34882
Stream 1+2+3: Accesses  = 127458
Stream 1+2+3: Misses  = 68756
Total Accesses  = 113778
MPKI-CORES
CORE_L2MPKI_0	0.092
CORE_L2MPKI_1	0.083
CORE_L2MPKI_2	0.086
CORE_L2MPKI_3	0.086
CORE_L2MPKI_4	0.091
CORE_L2MPKI_5	0.082
CORE_L2MPKI_6	0.082
CORE_L2MPKI_7	0.081
CORE_L2MPKI_8	0.083
CORE_L2MPKI_9	0.082
CORE_L2MPKI_10	0.080
CORE_L2MPKI_11	0.080
CORE_L2MPKI_12	0.079
CORE_L2MPKI_13	0.081
CORE_L2MPKI_14	0.078
CORE_L2MPKI_15	0.080
CORE_L2MPKI_16	0.082
CORE_L2MPKI_17	0.080
CORE_L2MPKI_18	0.079
CORE_L2MPKI_19	0.082
CORE_L2MPKI_20	1.238
CORE_L2MPKI_21	1.315
CORE_L2MPKI_22	1.305
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.287
CORE_L2MPKI_25	1.296
CORE_L2MPKI_26	1.315
CORE_L2MPKI_27	1.290
CORE_L2MPKI_28	1.293
CORE_L2MPKI_29	1.286
CORE_L2MPKI_30	1.283
CORE_L2MPKI_31	1.248
CORE_L2MPKI_32	1.232
CORE_L2MPKI_33	1.259
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.270
CORE_L2MPKI_36	1.284
CORE_L2MPKI_37	1.243
CORE_L2MPKI_38	1.280
CORE_L2MPKI_39	1.225
CORE_L2MPKI_40	1.241
CORE_L2MPKI_41	1.221
CORE_L2MPKI_42	1.203
CORE_L2MPKI_43	1.244
CORE_L2MPKI_44	1.251
CORE_L2MPKI_45	1.218
CORE_L2MPKI_46	1.247
CORE_L2MPKI_47	1.255
CORE_L2MPKI_48	1.250
CORE_L2MPKI_49	1.227
CORE_L2MPKI_50	1.229
CORE_L2MPKI_51	1.226
CORE_L2MPKI_52	1.218
CORE_L2MPKI_53	1.264
CORE_L2MPKI_54	1.249
CORE_L2MPKI_55	1.234
CORE_L2MPKI_56	1.217
CORE_L2MPKI_57	1.222
CORE_L2MPKI_58	1.253
CORE_L2MPKI_59	1.196
Avg_MPKI_Stream1= 0.082
Avg_MPKI_Stream2= 1.277
Avg_MPKI_Stream3= 1.233
MISSES-CORES
CORE_MISSES_0	332
CORE_MISSES_1	299
CORE_MISSES_2	305
CORE_MISSES_3	306
CORE_MISSES_4	319
CORE_MISSES_5	287
CORE_MISSES_6	290
CORE_MISSES_7	287
CORE_MISSES_8	300
CORE_MISSES_9	294
CORE_MISSES_10	285
CORE_MISSES_11	284
CORE_MISSES_12	286
CORE_MISSES_13	289
CORE_MISSES_14	279
CORE_MISSES_15	282
CORE_MISSES_16	292
CORE_MISSES_17	287
CORE_MISSES_18	281
CORE_MISSES_19	293
CORE_MISSES_20	1446
CORE_MISSES_21	1458
CORE_MISSES_22	1524
CORE_MISSES_23	1476
CORE_MISSES_24	1446
CORE_MISSES_25	1475
CORE_MISSES_26	1516
CORE_MISSES_27	1564
CORE_MISSES_28	1453
CORE_MISSES_29	1388
CORE_MISSES_30	1480
CORE_MISSES_31	1421
CORE_MISSES_32	1402
CORE_MISSES_33	1471
CORE_MISSES_34	1482
CORE_MISSES_35	1352
CORE_MISSES_36	1386
CORE_MISSES_37	1452
CORE_MISSES_38	1400
CORE_MISSES_39	1413
CORE_MISSES_40	1468
CORE_MISSES_41	1462
CORE_MISSES_42	1369
CORE_MISSES_43	1398
CORE_MISSES_44	1424
CORE_MISSES_45	1459
CORE_MISSES_46	1457
CORE_MISSES_47	1391
CORE_MISSES_48	1440
CORE_MISSES_49	1397
CORE_MISSES_50	1472
CORE_MISSES_51	1396
CORE_MISSES_52	1350
CORE_MISSES_53	1402
CORE_MISSES_54	1348
CORE_MISSES_55	1314
CORE_MISSES_56	1331
CORE_MISSES_57	1371
CORE_MISSES_58	1352
CORE_MISSES_59	1396
L2_MISSES = 62879
L2_total_cache_accesses = 113778
L2_total_cache_misses = 62879
L2_total_cache_miss_rate = 0.5526
L2_total_cache_pending_hits = 2108
L2_total_cache_reservation_fails = 19482
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8662
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1325
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 124
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 851
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3979
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 236
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 110
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7448
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=340298
icnt_total_pkts_simt_to_mem=335199
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     681.6010
gpu_ipc_2 =     216.9051
gpu_ipc_3 =     216.8733
gpu_tot_sim_cycle_stream_1 = 104697
gpu_tot_sim_cycle_stream_2 = 104692
gpu_tot_sim_cycle_stream_3 = 104693
gpu_sim_insn_1 = 71361584
gpu_sim_insn_2 = 22708224
gpu_sim_insn_3 = 22705120
gpu_sim_cycle = 104698
gpu_sim_insn = 116774928
gpu_ipc =    1115.3501
gpu_tot_sim_cycle = 104698
gpu_tot_sim_insn = 116774928
gpu_tot_ipc =    1115.3501
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 393487
gpu_stall_icnt2sh    = 72960
gpu_total_sim_rate=375482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1958631
	L1I_total_cache_misses = 36586
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21465
L1D_cache:
	L1D_cache_core[0]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 27, Reservation_fails = 3514
	L1D_cache_core[1]: Access = 504, Miss = 485, Miss_rate = 0.962, Pending_hits = 19, Reservation_fails = 7975
	L1D_cache_core[2]: Access = 496, Miss = 471, Miss_rate = 0.950, Pending_hits = 25, Reservation_fails = 6323
	L1D_cache_core[3]: Access = 488, Miss = 467, Miss_rate = 0.957, Pending_hits = 19, Reservation_fails = 8627
	L1D_cache_core[4]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 20, Reservation_fails = 8406
	L1D_cache_core[5]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 18, Reservation_fails = 8054
	L1D_cache_core[6]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 15, Reservation_fails = 8725
	L1D_cache_core[7]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 18, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 480, Miss = 451, Miss_rate = 0.940, Pending_hits = 28, Reservation_fails = 6110
	L1D_cache_core[9]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 19, Reservation_fails = 6401
	L1D_cache_core[10]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 6, Reservation_fails = 9319
	L1D_cache_core[11]: Access = 496, Miss = 487, Miss_rate = 0.982, Pending_hits = 7, Reservation_fails = 9758
	L1D_cache_core[12]: Access = 496, Miss = 475, Miss_rate = 0.958, Pending_hits = 19, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 16, Reservation_fails = 8057
	L1D_cache_core[14]: Access = 496, Miss = 478, Miss_rate = 0.964, Pending_hits = 16, Reservation_fails = 6434
	L1D_cache_core[15]: Access = 512, Miss = 489, Miss_rate = 0.955, Pending_hits = 21, Reservation_fails = 10297
	L1D_cache_core[16]: Access = 504, Miss = 469, Miss_rate = 0.931, Pending_hits = 34, Reservation_fails = 8237
	L1D_cache_core[17]: Access = 488, Miss = 461, Miss_rate = 0.945, Pending_hits = 26, Reservation_fails = 6387
	L1D_cache_core[18]: Access = 488, Miss = 466, Miss_rate = 0.955, Pending_hits = 19, Reservation_fails = 8979
	L1D_cache_core[19]: Access = 504, Miss = 483, Miss_rate = 0.958, Pending_hits = 16, Reservation_fails = 6940
	L1D_cache_core[20]: Access = 2528, Miss = 2014, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 16261
	L1D_cache_core[21]: Access = 2400, Miss = 1915, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 16682
	L1D_cache_core[22]: Access = 2528, Miss = 2019, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15892
	L1D_cache_core[23]: Access = 2464, Miss = 1944, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 16162
	L1D_cache_core[24]: Access = 2432, Miss = 1921, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21817
	L1D_cache_core[25]: Access = 2464, Miss = 1956, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18322
	L1D_cache_core[26]: Access = 2496, Miss = 1971, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 17035
	L1D_cache_core[27]: Access = 2624, Miss = 2080, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 15832
	L1D_cache_core[28]: Access = 2432, Miss = 1927, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 14454
	L1D_cache_core[29]: Access = 2336, Miss = 1856, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15613
	L1D_cache_core[30]: Access = 2496, Miss = 1973, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 14843
	L1D_cache_core[31]: Access = 2464, Miss = 1946, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18314
	L1D_cache_core[32]: Access = 2464, Miss = 1982, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 19751
	L1D_cache_core[33]: Access = 2528, Miss = 2027, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16933
	L1D_cache_core[34]: Access = 2464, Miss = 1953, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 16241
	L1D_cache_core[35]: Access = 2304, Miss = 1820, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18449
	L1D_cache_core[36]: Access = 2336, Miss = 1848, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 17523
	L1D_cache_core[37]: Access = 2528, Miss = 2016, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[38]: Access = 2368, Miss = 1897, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 16887
	L1D_cache_core[39]: Access = 2496, Miss = 1984, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15723
	L1D_cache_core[40]: Access = 2560, Miss = 2075, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16094
	L1D_cache_core[41]: Access = 2592, Miss = 2111, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 17206
	L1D_cache_core[42]: Access = 2461, Miss = 1980, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18089
	L1D_cache_core[43]: Access = 2432, Miss = 1932, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18077
	L1D_cache_core[44]: Access = 2464, Miss = 1957, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17442
	L1D_cache_core[45]: Access = 2592, Miss = 2074, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14614
	L1D_cache_core[46]: Access = 2528, Miss = 2011, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15413
	L1D_cache_core[47]: Access = 2400, Miss = 1930, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 17676
	L1D_cache_core[48]: Access = 2488, Miss = 1992, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17164
	L1D_cache_core[49]: Access = 2464, Miss = 1994, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16230
	L1D_cache_core[50]: Access = 2592, Miss = 2053, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 15160
	L1D_cache_core[51]: Access = 2464, Miss = 1973, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17071
	L1D_cache_core[52]: Access = 2400, Miss = 1935, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16003
	L1D_cache_core[53]: Access = 2400, Miss = 1919, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 18016
	L1D_cache_core[54]: Access = 2336, Miss = 1876, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 16560
	L1D_cache_core[55]: Access = 2304, Miss = 1829, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17955
	L1D_cache_core[56]: Access = 2368, Miss = 1871, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 16055
	L1D_cache_core[57]: Access = 2416, Miss = 1906, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 16562
	L1D_cache_core[58]: Access = 2336, Miss = 1870, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 18785
	L1D_cache_core[59]: Access = 2526, Miss = 2008, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15953
	L1D_total_cache_accesses = 108227
	L1D_total_cache_misses = 87863
	L1D_total_cache_miss_rate = 0.8118
	L1D_total_cache_pending_hits = 388
	L1D_total_cache_reservation_fails = 832002
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 58016
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0330
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1004384
	L1T_total_cache_misses = 1617
	L1T_total_cache_miss_rate = 0.0016
	L1T_total_cache_pending_hits = 1002767
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1002767
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 647950
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1922045
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36586
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21465
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8263, 7807, 8247, 7766, 8219, 7645, 8204, 7735, 8140, 7540, 7747, 7209, 7120, 6554, 6642, 6108, 
gpgpu_n_tot_thrd_icount = 121782848
gpgpu_n_tot_w_icount = 3805714
gpgpu_n_stall_shd_mem = 1747715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50638
gpgpu_n_mem_write_global = 57155
gpgpu_n_mem_texture = 1617
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1580544
gpgpu_n_store_insn = 1659616
gpgpu_n_shmem_insn = 12369277
gpgpu_n_tex_insn = 3599340
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 469696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2880
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 838594
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1663126	W0_Idle:1298316	W0_Scoreboard:5796218	W1:0	W2:2436	W3:7110	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:494212	W29:651429	W30:0	W31:0	W32:2622593
Warp Occupancy Distribution:
Stall:705658	W0_Idle:214832	W0_Scoreboard:880507	W1:0	W2:2436	W3:7110	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:494212	W29:651429	W30:0	W31:0	W32:1203416
Warp Occupancy Distribution:
Stall:476191	W0_Idle:589504	W0_Scoreboard:2412593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:709632
warp_utilization0: 0.302943
warp_utilization1: 0.569954
warp_utilization2: 0.169447
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405104 {8:50638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7540888 {40:1368,72:1576,136:54211,}
traffic_breakdown_coretomem[INST_ACC_R] = 34600 {8:4325,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12936 {8:1617,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6886768 {136:50638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456784 {8:57098,}
traffic_breakdown_memtocore[INST_ACC_R] = 588200 {136:4325,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 219912 {136:1617,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 557 
averagemflatency_1 = 740 
averagemflatency_2= 532 
averagemflatency_3 = 541 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 104697 
mrq_lat_table:36127 	2141 	3223 	5490 	13292 	18363 	21074 	11936 	2714 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	226 	214 	197 	16383 	41380 	41098 	9773 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20854 	9964 	9149 	14437 	30884 	21191 	6591 	754 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24406 	26582 	1350 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	23163 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	27 	61 	96 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        14        15        14        43        28        23        28        13        32        32        21        24 
dram[1]:        24        15        24        10        13        15        26        34        27        20        22        21        32        32        18        15 
dram[2]:        19        24        19        12        20        15        18        22        25        18        22        20        32        32        28        17 
dram[3]:        18        12        16        14        18        16        20        23        19        19        17        23        32        32        14        26 
dram[4]:        14        18        17        12        18        18        20        24        18        21        14        24        32        32        26        34 
dram[5]:        24        20        16        18        17        16        21        47        18        20        16        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.021960  2.048821  2.046713  2.081882  2.091549  2.224265  2.193246  2.170956  2.133568  2.097391  2.061434  1.923948  2.202578  2.205555  2.097173  2.199627 
dram[1]:  2.077720  2.082474  2.037866  2.023850  2.178832  2.155914  2.102150  2.199248  2.087931  2.045378  1.913043  2.023649  2.217069  2.191606  2.125912  2.036649 
dram[2]:  2.059727  2.046823  2.060976  2.000000  2.222222  2.214815  2.187037  2.210821  2.105354  2.060914  2.042882  2.065517  2.224907  2.183636  2.103873  2.071678 
dram[3]:  2.023294  1.913876  2.046875  1.996622  2.235185  2.202952  2.128391  2.187037  2.153439  1.972222  2.078947  1.934747  2.173913  2.161232  2.073944  2.253788 
dram[4]:  1.962480  2.021739  1.934426  1.985000  2.102293  2.264045  2.157798  2.205607  2.083045  2.114983  1.973378  2.037997  2.154122  2.114841  2.106952  2.129433 
dram[5]:  2.003333  1.981818  2.013491  2.000000  2.265152  2.267290  2.100901  2.211896  2.051370  2.122164  1.921095  1.994983  2.141343  2.094571  2.194392  2.138686 
average row locality = 114665/54717 = 2.095601
average row locality_1 = 49923/25946 = 1.924112
average row locality_2 = 33341/14297 = 2.332028
average row locality_3 = 31401/14474 = 2.169476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       661       682       642       652       662       675       630       643       664       656       654       645       653       651       656       649 
dram[1]:       668       674       640       655       667       673       636       634       664       662       642       646       662       662       638       640 
dram[2]:       674       676       645       660       673       667       642       644       663       667       647       651       659       660       663       653 
dram[3]:       674       660       639       650       681       665       639       636       672       655       640       642       661       655       639       657 
dram[4]:       669       671       638       655       664       678       632       642       656       663       638       639       659       655       649       659 
dram[5]:       666       663       653       654       665       680       627       643       649       666       647       644       664       661       638       645 
total reads: 62879
bank skew: 682/627 = 1.09
chip skew: 10544/10463 = 1.01
number of total write accesses:
dram[0]:       536       535       541       543       526       535       539       538       550       550       554       544       543       540       531       530 
dram[1]:       535       538       544       533       527       530       537       536       547       555       546       552       533       539       527       527 
dram[2]:       533       548       538       542       527       529       539       541       556       551       544       547       538       541       532       532 
dram[3]:       542       540       540       532       526       529       538       545       549       552       545       544       539       538       539       533 
dram[4]:       534       538       542       536       528       531       544       538       548       551       548       541       543       542       533       542 
dram[5]:       536       536       541       534       531       533       539       547       549       550       546       549       548       535       536       527 
total reads: 51786
bank skew: 556/526 = 1.06
chip skew: 8639/8606 = 1.00
average mf latency per bank:
dram[0]:        519       502       493       502       564       584       522       540       502       511       515       523       505       504       524       540
dram[1]:        511       514       493       519       558       588       522       548       511       518       513       528       532       523       526       561
dram[2]:        541       532       518       531       594       608       565       546       537       529       567       548       538       524       554       559
dram[3]:        516       488       506       508       585       566       561       541       522       526       543       526       522       509       557       534
dram[4]:        520       495       497       496       586       580       548       521       532       513       532       526       494       497       553       526
dram[5]:        516       504       506       501       589       582       541       514       534       517       542       520       519       502       557       540
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82281 n_act=9061 n_pre=9045 n_req=12971 n_req_1=2175 n_req_2=5606 n_req_3=5190 n_rd=20950 n_write=16864 bw_util=0.3695 bw_util_1=0.05708 bw_util_2=0.1623 bw_util_3=0.1502 blp=8.346066 blp_1= 2.479442 blp_2= 2.929770 blp_3= 2.825625
 n_activity=115298 dram_eff=0.443 dram_eff_1=0.06841 dram_eff_2=0.1945 dram_eff_3=0.1801
bk0: 1322a 82221i bk1: 1364a 81002i bk2: 1284a 82125i bk3: 1304a 80675i bk4: 1324a 80518i bk5: 1350a 77237i bk6: 1260a 78545i bk7: 1286a 77409i bk8: 1328a 84608i bk9: 1312a 82652i bk10: 1308a 79901i bk11: 1290a 78070i bk12: 1306a 79817i bk13: 1302a 77622i bk14: 1312a 76801i bk15: 1298a 74825i 
bw_dist = 0.057	0.162	0.150	0.465	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.8388
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82228 n_act=9121 n_pre=9105 n_req=12924 n_req_1=2163 n_req_2=5519 n_req_3=5242 n_rd=20926 n_write=16821 bw_util=0.3684 bw_util_1=0.05695 bw_util_2=0.1597 bw_util_3=0.1517 blp=8.364008 blp_1= 2.392138 blp_2= 2.888313 blp_3= 2.829137
 n_activity=115258 dram_eff=0.4417 dram_eff_1=0.06828 dram_eff_2=0.1915 dram_eff_3=0.1819
bk0: 1336a 82282i bk1: 1348a 82104i bk2: 1280a 83544i bk3: 1310a 78743i bk4: 1334a 81583i bk5: 1346a 75398i bk6: 1272a 78053i bk7: 1268a 77332i bk8: 1328a 83016i bk9: 1324a 79597i bk10: 1284a 79687i bk11: 1292a 78132i bk12: 1324a 79368i bk13: 1324a 81236i bk14: 1276a 76911i bk15: 1280a 76081i 
bw_dist = 0.057	0.160	0.152	0.466	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.94884
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82076 n_act=9076 n_pre=9060 n_req=13063 n_req_1=2137 n_req_2=5640 n_req_3=5286 n_rd=21088 n_write=16901 bw_util=0.3727 bw_util_1=0.05643 bw_util_2=0.1632 bw_util_3=0.153 blp=8.382508 blp_1= 2.414764 blp_2= 2.964147 blp_3= 2.871481
 n_activity=115713 dram_eff=0.4451 dram_eff_1=0.06739 dram_eff_2=0.195 dram_eff_3=0.1827
bk0: 1348a 82154i bk1: 1352a 79168i bk2: 1290a 82949i bk3: 1320a 78938i bk4: 1346a 78132i bk5: 1334a 78093i bk6: 1284a 78150i bk7: 1288a 77155i bk8: 1326a 82106i bk9: 1334a 80495i bk10: 1294a 79746i bk11: 1302a 77978i bk12: 1318a 82166i bk13: 1320a 78608i bk14: 1326a 76544i bk15: 1306a 74578i 
bw_dist = 0.056	0.163	0.153	0.465	0.163
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0745
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82134 n_act=9133 n_pre=9117 n_req=12913 n_req_1=2137 n_req_2=5566 n_req_3=5210 n_rd=20930 n_write=16887 bw_util=0.3683 bw_util_1=0.05643 bw_util_2=0.1611 bw_util_3=0.1508 blp=8.340601 blp_1= 2.413012 blp_2= 2.908020 blp_3= 2.825805
 n_activity=115528 dram_eff=0.4406 dram_eff_1=0.0675 dram_eff_2=0.1927 dram_eff_3=0.1804
bk0: 1348a 83186i bk1: 1320a 82146i bk2: 1278a 82841i bk3: 1300a 81684i bk4: 1362a 79165i bk5: 1330a 77390i bk6: 1278a 77747i bk7: 1272a 74828i bk8: 1344a 82206i bk9: 1310a 80816i bk10: 1280a 80226i bk11: 1284a 77883i bk12: 1322a 79742i bk13: 1310a 80644i bk14: 1278a 77280i bk15: 1314a 75473i 
bw_dist = 0.056	0.161	0.151	0.468	0.164
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.85044
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82035 n_act=9183 n_pre=9167 n_req=12929 n_req_1=2164 n_req_2=5533 n_req_3=5232 n_rd=20934 n_write=16882 bw_util=0.3685 bw_util_1=0.0569 bw_util_2=0.1601 bw_util_3=0.1514 blp=8.364242 blp_1= 2.399761 blp_2= 2.937917 blp_3= 2.833420
 n_activity=115845 dram_eff=0.4396 dram_eff_1=0.06788 dram_eff_2=0.191 dram_eff_3=0.1807
bk0: 1338a 82426i bk1: 1342a 79328i bk2: 1276a 81686i bk3: 1310a 81981i bk4: 1328a 79427i bk5: 1356a 77853i bk6: 1264a 77015i bk7: 1284a 75258i bk8: 1312a 82983i bk9: 1326a 81800i bk10: 1276a 80901i bk11: 1278a 80289i bk12: 1318a 81438i bk13: 1310a 77978i bk14: 1298a 74747i bk15: 1318a 74560i 
bw_dist = 0.057	0.160	0.151	0.470	0.162
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0273
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138201 n_nop=82111 n_act=9144 n_pre=9128 n_req=12939 n_req_1=2157 n_req_2=5524 n_req_3=5258 n_rd=20930 n_write=16888 bw_util=0.3689 bw_util_1=0.05684 bw_util_2=0.1599 bw_util_3=0.1522 blp=8.366702 blp_1= 2.533231 blp_2= 2.923340 blp_3= 2.870848
 n_activity=115316 dram_eff=0.4421 dram_eff_1=0.06813 dram_eff_2=0.1916 dram_eff_3=0.1824
bk0: 1332a 82125i bk1: 1326a 79991i bk2: 1306a 81955i bk3: 1308a 80657i bk4: 1330a 79635i bk5: 1360a 75146i bk6: 1254a 79262i bk7: 1286a 75245i bk8: 1298a 84439i bk9: 1332a 80412i bk10: 1294a 79742i bk11: 1288a 79131i bk12: 1328a 79068i bk13: 1322a 79446i bk14: 1276a 77285i bk15: 1290a 76264i 
bw_dist = 0.057	0.160	0.152	0.465	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9331, Miss = 5222, Miss_rate = 0.560, Pending_hits = 183, Reservation_fails = 610
L2_cache_bank[1]: Access = 9444, Miss = 5253, Miss_rate = 0.556, Pending_hits = 170, Reservation_fails = 1555
L2_cache_bank[2]: Access = 9334, Miss = 5217, Miss_rate = 0.559, Pending_hits = 172, Reservation_fails = 609
L2_cache_bank[3]: Access = 9415, Miss = 5246, Miss_rate = 0.557, Pending_hits = 163, Reservation_fails = 2216
L2_cache_bank[4]: Access = 9479, Miss = 5266, Miss_rate = 0.556, Pending_hits = 162, Reservation_fails = 1077
L2_cache_bank[5]: Access = 9439, Miss = 5278, Miss_rate = 0.559, Pending_hits = 161, Reservation_fails = 1723
L2_cache_bank[6]: Access = 9483, Miss = 5245, Miss_rate = 0.553, Pending_hits = 174, Reservation_fails = 1079
L2_cache_bank[7]: Access = 9440, Miss = 5220, Miss_rate = 0.553, Pending_hits = 173, Reservation_fails = 1890
L2_cache_bank[8]: Access = 9558, Miss = 5205, Miss_rate = 0.545, Pending_hits = 183, Reservation_fails = 2432
L2_cache_bank[9]: Access = 9587, Miss = 5262, Miss_rate = 0.549, Pending_hits = 181, Reservation_fails = 2148
L2_cache_bank[10]: Access = 9672, Miss = 5209, Miss_rate = 0.539, Pending_hits = 186, Reservation_fails = 2331
L2_cache_bank[11]: Access = 9596, Miss = 5256, Miss_rate = 0.548, Pending_hits = 200, Reservation_fails = 1812
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9331, Miss = 5222 (0.56), PendingHit = 183 (0.0196)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9444, Miss = 5253 (0.556), PendingHit = 170 (0.018)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9334, Miss = 5217 (0.559), PendingHit = 172 (0.0184)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9415, Miss = 5246 (0.557), PendingHit = 163 (0.0173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9479, Miss = 5266 (0.556), PendingHit = 162 (0.0171)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9439, Miss = 5278 (0.559), PendingHit = 161 (0.0171)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9483, Miss = 5245 (0.553), PendingHit = 174 (0.0183)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9440, Miss = 5220 (0.553), PendingHit = 173 (0.0183)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9558, Miss = 5205 (0.545), PendingHit = 183 (0.0191)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9587, Miss = 5262 (0.549), PendingHit = 181 (0.0189)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9672, Miss = 5209 (0.539), PendingHit = 186 (0.0192)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9596, Miss = 5256 (0.548), PendingHit = 200 (0.0208)
L2 Cache Total Miss Rate = 0.553
Stream 1: L2 Cache Miss Rate = 0.430
Stream 2: L2 Cache Miss Rate = 0.579
Stream 3: L2 Cache Miss Rate = 0.532
Stream 1: Accesses  = 13680
Stream 1: Misses  = 5877
Stream 2: Accesses  = 50092
Stream 2: Misses  = 29005
Stream 3: Accesses  = 63686
Stream 3: Misses  = 33874
Stream 1+2: Accesses  = 63772
Stream 1+2: Misses  = 34882
Stream 1+2+3: Accesses  = 127458
Stream 1+2+3: Misses  = 68756
Total Accesses  = 113778
MPKI-CORES
CORE_L2MPKI_0	0.092
CORE_L2MPKI_1	0.083
CORE_L2MPKI_2	0.086
CORE_L2MPKI_3	0.086
CORE_L2MPKI_4	0.091
CORE_L2MPKI_5	0.082
CORE_L2MPKI_6	0.082
CORE_L2MPKI_7	0.081
CORE_L2MPKI_8	0.083
CORE_L2MPKI_9	0.082
CORE_L2MPKI_10	0.080
CORE_L2MPKI_11	0.080
CORE_L2MPKI_12	0.079
CORE_L2MPKI_13	0.081
CORE_L2MPKI_14	0.078
CORE_L2MPKI_15	0.080
CORE_L2MPKI_16	0.082
CORE_L2MPKI_17	0.080
CORE_L2MPKI_18	0.079
CORE_L2MPKI_19	0.082
CORE_L2MPKI_20	1.238
CORE_L2MPKI_21	1.315
CORE_L2MPKI_22	1.305
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.287
CORE_L2MPKI_25	1.296
CORE_L2MPKI_26	1.315
CORE_L2MPKI_27	1.290
CORE_L2MPKI_28	1.293
CORE_L2MPKI_29	1.286
CORE_L2MPKI_30	1.283
CORE_L2MPKI_31	1.248
CORE_L2MPKI_32	1.232
CORE_L2MPKI_33	1.259
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.270
CORE_L2MPKI_36	1.284
CORE_L2MPKI_37	1.243
CORE_L2MPKI_38	1.280
CORE_L2MPKI_39	1.225
CORE_L2MPKI_40	1.241
CORE_L2MPKI_41	1.221
CORE_L2MPKI_42	1.203
CORE_L2MPKI_43	1.244
CORE_L2MPKI_44	1.251
CORE_L2MPKI_45	1.218
CORE_L2MPKI_46	1.247
CORE_L2MPKI_47	1.255
CORE_L2MPKI_48	1.250
CORE_L2MPKI_49	1.227
CORE_L2MPKI_50	1.229
CORE_L2MPKI_51	1.226
CORE_L2MPKI_52	1.218
CORE_L2MPKI_53	1.264
CORE_L2MPKI_54	1.249
CORE_L2MPKI_55	1.234
CORE_L2MPKI_56	1.217
CORE_L2MPKI_57	1.222
CORE_L2MPKI_58	1.253
CORE_L2MPKI_59	1.196
Avg_MPKI_Stream1= 0.082
Avg_MPKI_Stream2= 1.277
Avg_MPKI_Stream3= 1.233
MISSES-CORES
CORE_MISSES_0	332
CORE_MISSES_1	299
CORE_MISSES_2	305
CORE_MISSES_3	306
CORE_MISSES_4	319
CORE_MISSES_5	287
CORE_MISSES_6	290
CORE_MISSES_7	287
CORE_MISSES_8	300
CORE_MISSES_9	294
CORE_MISSES_10	285
CORE_MISSES_11	284
CORE_MISSES_12	286
CORE_MISSES_13	289
CORE_MISSES_14	279
CORE_MISSES_15	282
CORE_MISSES_16	292
CORE_MISSES_17	287
CORE_MISSES_18	281
CORE_MISSES_19	293
CORE_MISSES_20	1446
CORE_MISSES_21	1458
CORE_MISSES_22	1524
CORE_MISSES_23	1476
CORE_MISSES_24	1446
CORE_MISSES_25	1475
CORE_MISSES_26	1516
CORE_MISSES_27	1564
CORE_MISSES_28	1453
CORE_MISSES_29	1388
CORE_MISSES_30	1480
CORE_MISSES_31	1421
CORE_MISSES_32	1402
CORE_MISSES_33	1471
CORE_MISSES_34	1482
CORE_MISSES_35	1352
CORE_MISSES_36	1386
CORE_MISSES_37	1452
CORE_MISSES_38	1400
CORE_MISSES_39	1413
CORE_MISSES_40	1468
CORE_MISSES_41	1462
CORE_MISSES_42	1369
CORE_MISSES_43	1398
CORE_MISSES_44	1424
CORE_MISSES_45	1459
CORE_MISSES_46	1457
CORE_MISSES_47	1391
CORE_MISSES_48	1440
CORE_MISSES_49	1397
CORE_MISSES_50	1472
CORE_MISSES_51	1396
CORE_MISSES_52	1350
CORE_MISSES_53	1402
CORE_MISSES_54	1348
CORE_MISSES_55	1314
CORE_MISSES_56	1331
CORE_MISSES_57	1371
CORE_MISSES_58	1352
CORE_MISSES_59	1396
L2_MISSES = 62879
L2_total_cache_accesses = 113778
L2_total_cache_misses = 62879
L2_total_cache_miss_rate = 0.5526
L2_total_cache_pending_hits = 2108
L2_total_cache_reservation_fails = 19482
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8662
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1325
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 124
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 851
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3979
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 236
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 110
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7448
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=340298
icnt_total_pkts_simt_to_mem=335199
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     697.4467
gpu_ipc_2 =     215.6895
gpu_ipc_3 =     215.6848
gpu_tot_sim_cycle_stream_1 = 140383
gpu_tot_sim_cycle_stream_2 = 140376
gpu_tot_sim_cycle_stream_3 = 140377
gpu_sim_insn_1 = 97909662
gpu_sim_insn_2 = 30277632
gpu_sim_insn_3 = 30277184
gpu_sim_cycle = 140384
gpu_sim_insn = 158464478
gpu_ipc =    1128.7930
gpu_tot_sim_cycle = 140384
gpu_tot_sim_insn = 158464478
gpu_tot_ipc =    1128.7930
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 513329
gpu_stall_icnt2sh    = 92691
gpu_total_sim_rate=375508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2658582
	L1I_total_cache_misses = 48474
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29051
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 711, Miss_rate = 0.956, Pending_hits = 30, Reservation_fails = 3969
	L1D_cache_core[1]: Access = 744, Miss = 721, Miss_rate = 0.969, Pending_hits = 23, Reservation_fails = 8437
	L1D_cache_core[2]: Access = 728, Miss = 694, Miss_rate = 0.953, Pending_hits = 29, Reservation_fails = 7078
	L1D_cache_core[3]: Access = 720, Miss = 690, Miss_rate = 0.958, Pending_hits = 25, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 728, Miss = 695, Miss_rate = 0.955, Pending_hits = 28, Reservation_fails = 8583
	L1D_cache_core[5]: Access = 744, Miss = 717, Miss_rate = 0.964, Pending_hits = 20, Reservation_fails = 8149
	L1D_cache_core[6]: Access = 736, Miss = 711, Miss_rate = 0.966, Pending_hits = 25, Reservation_fails = 10116
	L1D_cache_core[7]: Access = 728, Miss = 691, Miss_rate = 0.949, Pending_hits = 24, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 712, Miss = 674, Miss_rate = 0.947, Pending_hits = 32, Reservation_fails = 6211
	L1D_cache_core[9]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 24, Reservation_fails = 7196
	L1D_cache_core[10]: Access = 728, Miss = 710, Miss_rate = 0.975, Pending_hits = 8, Reservation_fails = 10282
	L1D_cache_core[11]: Access = 720, Miss = 702, Miss_rate = 0.975, Pending_hits = 13, Reservation_fails = 11095
	L1D_cache_core[12]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 744, Miss = 720, Miss_rate = 0.968, Pending_hits = 20, Reservation_fails = 9024
	L1D_cache_core[14]: Access = 728, Miss = 701, Miss_rate = 0.963, Pending_hits = 23, Reservation_fails = 6878
	L1D_cache_core[15]: Access = 744, Miss = 715, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 744, Miss = 705, Miss_rate = 0.948, Pending_hits = 37, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 728, Miss = 690, Miss_rate = 0.948, Pending_hits = 27, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 21, Reservation_fails = 10027
	L1D_cache_core[19]: Access = 728, Miss = 700, Miss_rate = 0.962, Pending_hits = 23, Reservation_fails = 7644
	L1D_cache_core[20]: Access = 3328, Miss = 2630, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21924
	L1D_cache_core[21]: Access = 3200, Miss = 2547, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 22562
	L1D_cache_core[22]: Access = 3296, Miss = 2628, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22120
	L1D_cache_core[23]: Access = 3264, Miss = 2600, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 23323
	L1D_cache_core[24]: Access = 3232, Miss = 2564, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28511
	L1D_cache_core[25]: Access = 3232, Miss = 2571, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26103
	L1D_cache_core[26]: Access = 3264, Miss = 2555, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 23325
	L1D_cache_core[27]: Access = 3488, Miss = 2750, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 22297
	L1D_cache_core[28]: Access = 3200, Miss = 2551, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 20518
	L1D_cache_core[29]: Access = 3104, Miss = 2453, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21069
	L1D_cache_core[30]: Access = 3264, Miss = 2598, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21953
	L1D_cache_core[31]: Access = 3328, Miss = 2657, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 23965
	L1D_cache_core[32]: Access = 3392, Miss = 2741, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 26752
	L1D_cache_core[33]: Access = 3456, Miss = 2758, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22794
	L1D_cache_core[34]: Access = 3264, Miss = 2590, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 21177
	L1D_cache_core[35]: Access = 3104, Miss = 2445, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 23652
	L1D_cache_core[36]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24036
	L1D_cache_core[37]: Access = 3328, Miss = 2661, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24585
	L1D_cache_core[38]: Access = 3296, Miss = 2643, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 22967
	L1D_cache_core[39]: Access = 3328, Miss = 2633, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 21556
	L1D_cache_core[40]: Access = 3328, Miss = 2687, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21904
	L1D_cache_core[41]: Access = 3488, Miss = 2857, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 24087
	L1D_cache_core[42]: Access = 3328, Miss = 2682, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 24226
	L1D_cache_core[43]: Access = 3200, Miss = 2573, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 25477
	L1D_cache_core[44]: Access = 3232, Miss = 2570, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 22508
	L1D_cache_core[45]: Access = 3424, Miss = 2727, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20558
	L1D_cache_core[46]: Access = 3424, Miss = 2731, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 21131
	L1D_cache_core[47]: Access = 3200, Miss = 2569, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23440
	L1D_cache_core[48]: Access = 3456, Miss = 2762, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 23596
	L1D_cache_core[49]: Access = 3296, Miss = 2672, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21819
	L1D_cache_core[50]: Access = 3360, Miss = 2653, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21142
	L1D_cache_core[51]: Access = 3232, Miss = 2557, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 23832
	L1D_cache_core[52]: Access = 3232, Miss = 2599, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 22018
	L1D_cache_core[53]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 23591
	L1D_cache_core[54]: Access = 3136, Miss = 2500, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22457
	L1D_cache_core[55]: Access = 3104, Miss = 2462, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 24141
	L1D_cache_core[56]: Access = 3168, Miss = 2511, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 22883
	L1D_cache_core[57]: Access = 3232, Miss = 2554, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[58]: Access = 3227, Miss = 2573, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 24379
	L1D_cache_core[59]: Access = 3296, Miss = 2602, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 21848
	L1D_total_cache_accesses = 145667
	L1D_total_cache_misses = 118469
	L1D_total_cache_miss_rate = 0.8133
	L1D_total_cache_pending_hits = 484
	L1D_total_cache_reservation_fails = 1089357
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 77408
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1421504
	L1T_total_cache_misses = 1992
	L1T_total_cache_miss_rate = 0.0014
	L1T_total_cache_pending_hits = 1419512
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244731
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1419512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 844626
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2610108
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29051
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
11427, 10738, 11508, 10809, 11364, 10551, 11404, 10590, 11178, 10300, 10322, 9559, 9619, 8943, 9359, 8714, 
gpgpu_n_tot_thrd_icount = 165369984
gpgpu_n_tot_w_icount = 5167812
gpgpu_n_stall_shd_mem = 2391505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67511
gpgpu_n_mem_write_global = 77571
gpgpu_n_mem_texture = 1992
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 2228512
gpgpu_n_shmem_insn = 16620567
gpgpu_n_tex_insn = 4933302
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 627968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1098997
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2220169	W0_Idle:1714016	W0_Scoreboard:7743715	W1:0	W2:3356	W3:9919	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:707310	W29:866258	W30:0	W31:0	W32:3543097
Warp Occupancy Distribution:
Stall:892292	W0_Idle:223479	W0_Scoreboard:1223748	W1:0	W2:3356	W3:9919	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:707310	W29:866258	W30:0	W31:0	W32:1650758
Warp Occupancy Distribution:
Stall:659698	W0_Idle:799376	W0_Scoreboard:3210110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:946176
warp_utilization0: 0.306788
warp_utilization1: 0.583372
warp_utilization2: 0.168498
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540088 {8:67511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10201816 {40:2070,72:2330,136:73171,}
traffic_breakdown_coretomem[INST_ACC_R] = 49280 {8:6160,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15936 {8:1992,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9181496 {136:67511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 620264 {8:77533,}
traffic_breakdown_memtocore[INST_ACC_R] = 837760 {136:6160,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 270776 {136:1991,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 553 
averagemflatency_1 = 671 
averagemflatency_2= 534 
averagemflatency_3 = 543 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 140383 
mrq_lat_table:48908 	2912 	4434 	7537 	18422 	25686 	29778 	16730 	3690 	417 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	297 	264 	246 	20665 	55266 	59206 	11007 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28621 	13827 	12622 	19457 	42036 	28001 	7982 	783 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32325 	35621 	1639 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	6852 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	1 	34 	83 	137 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        22        16        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        13        16        16        26        34        27        20        23        32        32        32        18        20 
dram[2]:        19        24        19        12        20        15        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        12        16        18        18        16        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        17        15        18        18        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        16        18        20        18        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.061869  2.071429  2.067862  2.101804  2.135959  2.230065  2.262517  2.261745  2.205570  2.110682  2.168421  2.064313  2.267133  2.208564  2.218792  2.306610 
dram[1]:  2.078086  2.072773  2.075064  2.064394  2.162404  2.143401  2.196079  2.248656  2.143590  2.080000  2.080706  2.145078  2.248611  2.198370  2.241713  2.126302 
dram[2]:  2.134367  2.046135  2.086452  2.003641  2.237154  2.210317  2.220608  2.285135  2.156454  2.154546  2.189333  2.209960  2.237898  2.232267  2.204819  2.180132 
dram[3]:  2.061576  1.941805  2.075835  2.073325  2.228571  2.206851  2.239362  2.239362  2.092616  2.027981  2.149471  2.058897  2.294781  2.232267  2.172000  2.400868 
dram[4]:  2.063990  2.049628  1.997522  2.033624  2.134860  2.226737  2.232713  2.249666  2.140464  2.104592  2.098064  2.166667  2.206284  2.160161  2.192513  2.272851 
dram[5]:  1.998783  2.008516  2.032338  2.003668  2.205997  2.264201  2.196053  2.274064  2.091255  2.119898  2.068922  2.109677  2.171123  2.140212  2.301121  2.232653 
average row locality = 158516/73665 = 2.151850
average row locality_1 = 70147/35165 = 1.994796
average row locality_2 = 45376/19183 = 2.365428
average row locality_3 = 42993/19317 = 2.225656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       880       900       869       884       921       931       903       916       900       882       892       883       871       863       898       886 
dram[1]:       888       892       875       887       927       925       911       906       905       896       891       889       879       876       872       877 
dram[2]:       895       886       874       893       933       915       909       920       888       897       884       890       875       868       896       892 
dram[3]:       901       878       865       891       949       919       915       907       909       892       872       887       883       869       872       900 
dram[4]:       890       893       867       889       919       938       902       914       895       890       874       873       876       868       887       900 
dram[5]:       886       889       887       890       926       944       901       924       888       899       891       883       877       881       877       884 
total reads: 85801
bank skew: 949/863 = 1.10
chip skew: 14327/14275 = 1.00
number of total write accesses:
dram[0]:       753       753       746       747       760       775       769       769       763       758       756       754       750       736       755       754 
dram[1]:       762       760       756       748       764       764       769       767       767       768       759       767       740       742       751       756 
dram[2]:       757       755       743       758       765       756       772       771       766       762       758       752       743       737       751       754 
dram[3]:       773       757       750       749       767       756       769       777       763       775       753       756       744       736       757       759 
dram[4]:       755       759       745       744       759       761       777       771       766       760       752       752       739       737       753       766 
dram[5]:       757       762       747       749       766       770       768       777       762       763       760       752       747       737       766       757 
total reads: 72715
bank skew: 777/736 = 1.06
chip skew: 12141/12096 = 1.00
average mf latency per bank:
dram[0]:        511       497       478       494       532       553       511       522       485       507       502       511       490       495       504       526
dram[1]:        493       501       474       506       526       558       504       535       486       508       488       509       502       510       499       542
dram[2]:        514       520       493       507       548       575       536       536       512       513       529       522       511       504       523       538
dram[3]:        497       479       491       486       541       541       531       522       499       504       515       501       503       489       533       519
dram[4]:        502       482       476       479       544       544       524       506       503       497       505       501       473       478       523       504
dram[5]:        518       497       504       492       567       555       532       510       525       508       525       508       518       493       542       530
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108862 n_act=12163 n_pre=12147 n_req=17994 n_req_1=3276 n_req_2=7618 n_req_3=7100 n_rd=28558 n_write=23576 bw_util=0.3817 bw_util_1=0.06402 bw_util_2=0.1644 bw_util_3=0.1533 blp=8.371531 blp_1= 2.388051 blp_2= 2.934005 blp_3= 2.865911
 n_activity=157838 dram_eff=0.4482 dram_eff_1=0.07517 dram_eff_2=0.1931 dram_eff_3=0.1799
bk0: 1760a 108662i bk1: 1800a 106749i bk2: 1738a 109427i bk3: 1768a 107305i bk4: 1842a 102611i bk5: 1862a 99715i bk6: 1806a 101131i bk7: 1832a 99435i bk8: 1800a 112581i bk9: 1764a 108630i bk10: 1784a 106142i bk11: 1766a 103791i bk12: 1742a 106000i bk13: 1726a 105072i bk14: 1796a 99882i bk15: 1772a 98723i 
bw_dist = 0.064	0.164	0.153	0.470	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2883
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108379 n_act=12341 n_pre=12325 n_req=18008 n_req_1=3277 n_req_2=7537 n_req_3=7194 n_rd=28592 n_write=23669 bw_util=0.3821 bw_util_1=0.06414 bw_util_2=0.1627 bw_util_3=0.1553 blp=8.416558 blp_1= 2.343603 blp_2= 2.911345 blp_3= 2.862259
 n_activity=158179 dram_eff=0.4477 dram_eff_1=0.07514 dram_eff_2=0.1906 dram_eff_3=0.1819
bk0: 1776a 108015i bk1: 1784a 108106i bk2: 1750a 110400i bk3: 1774a 105031i bk4: 1854a 103952i bk5: 1850a 97122i bk6: 1822a 100734i bk7: 1812a 98151i bk8: 1810a 108714i bk9: 1792a 105109i bk10: 1782a 105805i bk11: 1778a 103571i bk12: 1758a 105174i bk13: 1752a 106403i bk14: 1744a 100803i bk15: 1754a 99333i 
bw_dist = 0.064	0.163	0.155	0.471	0.146
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3366
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108763 n_act=12161 n_pre=12145 n_req=18015 n_req_1=3247 n_req_2=7606 n_req_3=7162 n_rd=28630 n_write=23607 bw_util=0.3825 bw_util_1=0.06369 bw_util_2=0.1642 bw_util_3=0.1546 blp=8.402431 blp_1= 2.341781 blp_2= 2.956498 blp_3= 2.886202
 n_activity=157769 dram_eff=0.4492 dram_eff_1=0.07481 dram_eff_2=0.1928 dram_eff_3=0.1816
bk0: 1790a 107656i bk1: 1772a 105994i bk2: 1748a 110740i bk3: 1786a 105238i bk4: 1866a 100308i bk5: 1830a 101599i bk6: 1818a 100025i bk7: 1840a 99062i bk8: 1776a 109347i bk9: 1794a 107430i bk10: 1768a 105628i bk11: 1780a 104577i bk12: 1750a 107332i bk13: 1736a 106398i bk14: 1792a 101465i bk15: 1784a 97610i 
bw_dist = 0.064	0.164	0.155	0.469	0.149
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3806
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108422 n_act=12300 n_pre=12284 n_req=18023 n_req_1=3257 n_req_2=7588 n_req_3=7178 n_rd=28618 n_write=23682 bw_util=0.3826 bw_util_1=0.06383 bw_util_2=0.1638 bw_util_3=0.1549 blp=8.396300 blp_1= 2.380144 blp_2= 2.932443 blp_3= 2.864848
 n_activity=158207 dram_eff=0.4481 dram_eff_1=0.07476 dram_eff_2=0.1918 dram_eff_3=0.1815
bk0: 1802a 108876i bk1: 1756a 107928i bk2: 1730a 110229i bk3: 1782a 107395i bk4: 1898a 101552i bk5: 1838a 99814i bk6: 1830a 99644i bk7: 1814a 97189i bk8: 1818a 108081i bk9: 1784a 107030i bk10: 1744a 107590i bk11: 1774a 102558i bk12: 1766a 105479i bk13: 1738a 106716i bk14: 1744a 99850i bk15: 1800a 97745i 
bw_dist = 0.064	0.164	0.155	0.471	0.146
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3769
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108583 n_act=12304 n_pre=12288 n_req=17953 n_req_1=3275 n_req_2=7526 n_req_3=7152 n_rd=28550 n_write=23581 bw_util=0.3809 bw_util_1=0.0641 bw_util_2=0.1625 bw_util_3=0.1544 blp=8.410833 blp_1= 2.374982 blp_2= 2.945645 blp_3= 2.896609
 n_activity=157938 dram_eff=0.4469 dram_eff_1=0.07521 dram_eff_2=0.1906 dram_eff_3=0.1811
bk0: 1780a 109139i bk1: 1786a 104596i bk2: 1734a 109633i bk3: 1778a 108383i bk4: 1838a 102029i bk5: 1876a 100807i bk6: 1804a 98662i bk7: 1828a 96803i bk8: 1790a 109313i bk9: 1780a 108083i bk10: 1748a 107252i bk11: 1746a 106643i bk12: 1752a 108323i bk13: 1736a 105321i bk14: 1774a 98418i bk15: 1800a 98073i 
bw_dist = 0.064	0.162	0.154	0.471	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.351
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108197 n_act=12397 n_pre=12381 n_req=18073 n_req_1=3265 n_req_2=7570 n_req_3=7238 n_rd=28654 n_write=23677 bw_util=0.3836 bw_util_1=0.06397 bw_util_2=0.1634 bw_util_3=0.1562 blp=8.460033 blp_1= 2.459758 blp_2= 2.949167 blp_3= 2.899209
 n_activity=158122 dram_eff=0.4496 dram_eff_1=0.07497 dram_eff_2=0.1915 dram_eff_3=0.1831
bk0: 1772a 106379i bk1: 1778a 104819i bk2: 1774a 107648i bk3: 1780a 105861i bk4: 1852a 101539i bk5: 1888a 96107i bk6: 1802a 102204i bk7: 1848a 95163i bk8: 1776a 110515i bk9: 1798a 106091i bk10: 1782a 105493i bk11: 1766a 105681i bk12: 1754a 104492i bk13: 1762a 104664i bk14: 1754a 100758i bk15: 1768a 98664i 
bw_dist = 0.064	0.163	0.156	0.470	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12582, Miss = 7134, Miss_rate = 0.567, Pending_hits = 277, Reservation_fails = 1130
L2_cache_bank[1]: Access = 12651, Miss = 7145, Miss_rate = 0.565, Pending_hits = 261, Reservation_fails = 2561
L2_cache_bank[2]: Access = 12592, Miss = 7148, Miss_rate = 0.568, Pending_hits = 267, Reservation_fails = 885
L2_cache_bank[3]: Access = 12646, Miss = 7148, Miss_rate = 0.565, Pending_hits = 255, Reservation_fails = 2924
L2_cache_bank[4]: Access = 12820, Miss = 7154, Miss_rate = 0.558, Pending_hits = 255, Reservation_fails = 2715
L2_cache_bank[5]: Access = 12678, Miss = 7161, Miss_rate = 0.565, Pending_hits = 260, Reservation_fails = 4057
L2_cache_bank[6]: Access = 12806, Miss = 7166, Miss_rate = 0.560, Pending_hits = 271, Reservation_fails = 1652
L2_cache_bank[7]: Access = 12692, Miss = 7143, Miss_rate = 0.563, Pending_hits = 269, Reservation_fails = 3006
L2_cache_bank[8]: Access = 12878, Miss = 7110, Miss_rate = 0.552, Pending_hits = 282, Reservation_fails = 3333
L2_cache_bank[9]: Access = 12953, Miss = 7165, Miss_rate = 0.553, Pending_hits = 278, Reservation_fails = 3043
L2_cache_bank[10]: Access = 13017, Miss = 7133, Miss_rate = 0.548, Pending_hits = 283, Reservation_fails = 3030
L2_cache_bank[11]: Access = 12987, Miss = 7195, Miss_rate = 0.554, Pending_hits = 304, Reservation_fails = 2735
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12582, Miss = 7134 (0.567), PendingHit = 277 (0.022)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12651, Miss = 7145 (0.565), PendingHit = 261 (0.0206)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12592, Miss = 7148 (0.568), PendingHit = 267 (0.0212)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12646, Miss = 7148 (0.565), PendingHit = 255 (0.0202)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12820, Miss = 7154 (0.558), PendingHit = 255 (0.0199)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12678, Miss = 7161 (0.565), PendingHit = 260 (0.0205)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12806, Miss = 7166 (0.56), PendingHit = 271 (0.0212)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12692, Miss = 7143 (0.563), PendingHit = 269 (0.0212)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12878, Miss = 7110 (0.552), PendingHit = 282 (0.0219)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12953, Miss = 7165 (0.553), PendingHit = 278 (0.0215)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 13017, Miss = 7133 (0.548), PendingHit = 283 (0.0217)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12987, Miss = 7195 (0.554), PendingHit = 304 (0.0234)
L2 Cache Total Miss Rate = 0.560
Stream 1: L2 Cache Miss Rate = 0.443
Stream 2: L2 Cache Miss Rate = 0.586
Stream 3: L2 Cache Miss Rate = 0.539
Stream 1: Accesses  = 19787
Stream 1: Misses  = 8769
Stream 2: Accesses  = 66776
Stream 2: Misses  = 39137
Stream 3: Accesses  = 86526
Stream 3: Misses  = 46665
Stream 1+2: Accesses  = 86563
Stream 1+2: Misses  = 47906
Stream 1+2+3: Accesses  = 173089
Stream 1+2+3: Misses  = 94571
Total Accesses  = 153302
MPKI-CORES
CORE_L2MPKI_0	0.096
CORE_L2MPKI_1	0.090
CORE_L2MPKI_2	0.093
CORE_L2MPKI_3	0.094
CORE_L2MPKI_4	0.096
CORE_L2MPKI_5	0.087
CORE_L2MPKI_6	0.090
CORE_L2MPKI_7	0.088
CORE_L2MPKI_8	0.089
CORE_L2MPKI_9	0.090
CORE_L2MPKI_10	0.088
CORE_L2MPKI_11	0.087
CORE_L2MPKI_12	0.089
CORE_L2MPKI_13	0.088
CORE_L2MPKI_14	0.085
CORE_L2MPKI_15	0.088
CORE_L2MPKI_16	0.090
CORE_L2MPKI_17	0.089
CORE_L2MPKI_18	0.086
CORE_L2MPKI_19	0.088
CORE_L2MPKI_20	1.260
CORE_L2MPKI_21	1.335
CORE_L2MPKI_22	1.315
CORE_L2MPKI_23	1.308
CORE_L2MPKI_24	1.297
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.340
CORE_L2MPKI_27	1.306
CORE_L2MPKI_28	1.318
CORE_L2MPKI_29	1.310
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.264
CORE_L2MPKI_32	1.251
CORE_L2MPKI_33	1.263
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.295
CORE_L2MPKI_37	1.263
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.242
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.218
CORE_L2MPKI_42	1.225
CORE_L2MPKI_43	1.281
CORE_L2MPKI_44	1.274
CORE_L2MPKI_45	1.243
CORE_L2MPKI_46	1.250
CORE_L2MPKI_47	1.271
CORE_L2MPKI_48	1.251
CORE_L2MPKI_49	1.239
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.282
CORE_L2MPKI_52	1.236
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.266
CORE_L2MPKI_55	1.247
CORE_L2MPKI_56	1.248
CORE_L2MPKI_57	1.240
CORE_L2MPKI_58	1.245
CORE_L2MPKI_59	1.221
Avg_MPKI_Stream1= 0.090
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.252
MISSES-CORES
CORE_MISSES_0	478
CORE_MISSES_1	443
CORE_MISSES_2	451
CORE_MISSES_3	458
CORE_MISSES_4	464
CORE_MISSES_5	424
CORE_MISSES_6	435
CORE_MISSES_7	435
CORE_MISSES_8	444
CORE_MISSES_9	436
CORE_MISSES_10	431
CORE_MISSES_11	424
CORE_MISSES_12	438
CORE_MISSES_13	430
CORE_MISSES_14	418
CORE_MISSES_15	426
CORE_MISSES_16	441
CORE_MISSES_17	439
CORE_MISSES_18	422
CORE_MISSES_19	432
CORE_MISSES_20	1938
CORE_MISSES_21	1974
CORE_MISSES_22	2003
CORE_MISSES_23	1973
CORE_MISSES_24	1937
CORE_MISSES_25	1968
CORE_MISSES_26	2021
CORE_MISSES_27	2104
CORE_MISSES_28	1948
CORE_MISSES_29	1879
CORE_MISSES_30	1969
CORE_MISSES_31	1943
CORE_MISSES_32	1961
CORE_MISSES_33	2017
CORE_MISSES_34	1964
CORE_MISSES_35	1837
CORE_MISSES_36	1895
CORE_MISSES_37	1942
CORE_MISSES_38	1955
CORE_MISSES_39	1909
CORE_MISSES_40	1935
CORE_MISSES_41	1962
CORE_MISSES_42	1883
CORE_MISSES_43	1894
CORE_MISSES_44	1902
CORE_MISSES_45	1966
CORE_MISSES_46	1977
CORE_MISSES_47	1879
CORE_MISSES_48	1998
CORE_MISSES_49	1886
CORE_MISSES_50	1946
CORE_MISSES_51	1914
CORE_MISSES_52	1846
CORE_MISSES_53	1889
CORE_MISSES_54	1834
CORE_MISSES_55	1788
CORE_MISSES_56	1827
CORE_MISSES_57	1852
CORE_MISSES_58	1859
CORE_MISSES_59	1859
L2_MISSES = 85802
L2_total_cache_accesses = 153302
L2_total_cache_misses = 85802
L2_total_cache_miss_rate = 0.5597
L2_total_cache_pending_hits = 3262
L2_total_cache_reservation_fails = 31071
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1626
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5699
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 151
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10562
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=456143
icnt_total_pkts_simt_to_mem=452748
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     697.4467
gpu_ipc_2 =     215.6895
gpu_ipc_3 =     215.6848
gpu_tot_sim_cycle_stream_1 = 140383
gpu_tot_sim_cycle_stream_2 = 140376
gpu_tot_sim_cycle_stream_3 = 140377
gpu_sim_insn_1 = 97909662
gpu_sim_insn_2 = 30277632
gpu_sim_insn_3 = 30277184
gpu_sim_cycle = 140384
gpu_sim_insn = 158464478
gpu_ipc =    1128.7930
gpu_tot_sim_cycle = 140384
gpu_tot_sim_insn = 158464478
gpu_tot_ipc =    1128.7930
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 513329
gpu_stall_icnt2sh    = 92691
gpu_total_sim_rate=375508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2658582
	L1I_total_cache_misses = 48474
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29051
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 711, Miss_rate = 0.956, Pending_hits = 30, Reservation_fails = 3969
	L1D_cache_core[1]: Access = 744, Miss = 721, Miss_rate = 0.969, Pending_hits = 23, Reservation_fails = 8437
	L1D_cache_core[2]: Access = 728, Miss = 694, Miss_rate = 0.953, Pending_hits = 29, Reservation_fails = 7078
	L1D_cache_core[3]: Access = 720, Miss = 690, Miss_rate = 0.958, Pending_hits = 25, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 728, Miss = 695, Miss_rate = 0.955, Pending_hits = 28, Reservation_fails = 8583
	L1D_cache_core[5]: Access = 744, Miss = 717, Miss_rate = 0.964, Pending_hits = 20, Reservation_fails = 8149
	L1D_cache_core[6]: Access = 736, Miss = 711, Miss_rate = 0.966, Pending_hits = 25, Reservation_fails = 10116
	L1D_cache_core[7]: Access = 728, Miss = 691, Miss_rate = 0.949, Pending_hits = 24, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 712, Miss = 674, Miss_rate = 0.947, Pending_hits = 32, Reservation_fails = 6211
	L1D_cache_core[9]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 24, Reservation_fails = 7196
	L1D_cache_core[10]: Access = 728, Miss = 710, Miss_rate = 0.975, Pending_hits = 8, Reservation_fails = 10282
	L1D_cache_core[11]: Access = 720, Miss = 702, Miss_rate = 0.975, Pending_hits = 13, Reservation_fails = 11095
	L1D_cache_core[12]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 744, Miss = 720, Miss_rate = 0.968, Pending_hits = 20, Reservation_fails = 9024
	L1D_cache_core[14]: Access = 728, Miss = 701, Miss_rate = 0.963, Pending_hits = 23, Reservation_fails = 6878
	L1D_cache_core[15]: Access = 744, Miss = 715, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 744, Miss = 705, Miss_rate = 0.948, Pending_hits = 37, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 728, Miss = 690, Miss_rate = 0.948, Pending_hits = 27, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 21, Reservation_fails = 10027
	L1D_cache_core[19]: Access = 728, Miss = 700, Miss_rate = 0.962, Pending_hits = 23, Reservation_fails = 7644
	L1D_cache_core[20]: Access = 3328, Miss = 2630, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21924
	L1D_cache_core[21]: Access = 3200, Miss = 2547, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 22562
	L1D_cache_core[22]: Access = 3296, Miss = 2628, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22120
	L1D_cache_core[23]: Access = 3264, Miss = 2600, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 23323
	L1D_cache_core[24]: Access = 3232, Miss = 2564, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28511
	L1D_cache_core[25]: Access = 3232, Miss = 2571, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26103
	L1D_cache_core[26]: Access = 3264, Miss = 2555, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 23325
	L1D_cache_core[27]: Access = 3488, Miss = 2750, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 22297
	L1D_cache_core[28]: Access = 3200, Miss = 2551, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 20518
	L1D_cache_core[29]: Access = 3104, Miss = 2453, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21069
	L1D_cache_core[30]: Access = 3264, Miss = 2598, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21953
	L1D_cache_core[31]: Access = 3328, Miss = 2657, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 23965
	L1D_cache_core[32]: Access = 3392, Miss = 2741, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 26752
	L1D_cache_core[33]: Access = 3456, Miss = 2758, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22794
	L1D_cache_core[34]: Access = 3264, Miss = 2590, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 21177
	L1D_cache_core[35]: Access = 3104, Miss = 2445, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 23652
	L1D_cache_core[36]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24036
	L1D_cache_core[37]: Access = 3328, Miss = 2661, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24585
	L1D_cache_core[38]: Access = 3296, Miss = 2643, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 22967
	L1D_cache_core[39]: Access = 3328, Miss = 2633, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 21556
	L1D_cache_core[40]: Access = 3328, Miss = 2687, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21904
	L1D_cache_core[41]: Access = 3488, Miss = 2857, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 24087
	L1D_cache_core[42]: Access = 3328, Miss = 2682, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 24226
	L1D_cache_core[43]: Access = 3200, Miss = 2573, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 25477
	L1D_cache_core[44]: Access = 3232, Miss = 2570, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 22508
	L1D_cache_core[45]: Access = 3424, Miss = 2727, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20558
	L1D_cache_core[46]: Access = 3424, Miss = 2731, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 21131
	L1D_cache_core[47]: Access = 3200, Miss = 2569, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23440
	L1D_cache_core[48]: Access = 3456, Miss = 2762, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 23596
	L1D_cache_core[49]: Access = 3296, Miss = 2672, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21819
	L1D_cache_core[50]: Access = 3360, Miss = 2653, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21142
	L1D_cache_core[51]: Access = 3232, Miss = 2557, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 23832
	L1D_cache_core[52]: Access = 3232, Miss = 2599, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 22018
	L1D_cache_core[53]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 23591
	L1D_cache_core[54]: Access = 3136, Miss = 2500, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22457
	L1D_cache_core[55]: Access = 3104, Miss = 2462, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 24141
	L1D_cache_core[56]: Access = 3168, Miss = 2511, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 22883
	L1D_cache_core[57]: Access = 3232, Miss = 2554, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[58]: Access = 3227, Miss = 2573, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 24379
	L1D_cache_core[59]: Access = 3296, Miss = 2602, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 21848
	L1D_total_cache_accesses = 145667
	L1D_total_cache_misses = 118469
	L1D_total_cache_miss_rate = 0.8133
	L1D_total_cache_pending_hits = 484
	L1D_total_cache_reservation_fails = 1089357
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 77408
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1421504
	L1T_total_cache_misses = 1992
	L1T_total_cache_miss_rate = 0.0014
	L1T_total_cache_pending_hits = 1419512
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244731
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1419512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 844626
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2610108
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29051
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
11427, 10738, 11508, 10809, 11364, 10551, 11404, 10590, 11178, 10300, 10322, 9559, 9619, 8943, 9359, 8714, 
gpgpu_n_tot_thrd_icount = 165369984
gpgpu_n_tot_w_icount = 5167812
gpgpu_n_stall_shd_mem = 2391505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67511
gpgpu_n_mem_write_global = 77571
gpgpu_n_mem_texture = 1992
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 2228512
gpgpu_n_shmem_insn = 16620567
gpgpu_n_tex_insn = 4933302
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 627968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1098997
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2220169	W0_Idle:1714016	W0_Scoreboard:7743715	W1:0	W2:3356	W3:9919	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:707310	W29:866258	W30:0	W31:0	W32:3543097
Warp Occupancy Distribution:
Stall:892292	W0_Idle:223479	W0_Scoreboard:1223748	W1:0	W2:3356	W3:9919	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:707310	W29:866258	W30:0	W31:0	W32:1650758
Warp Occupancy Distribution:
Stall:659698	W0_Idle:799376	W0_Scoreboard:3210110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:946176
warp_utilization0: 0.306788
warp_utilization1: 0.583372
warp_utilization2: 0.168498
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540088 {8:67511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10201816 {40:2070,72:2330,136:73171,}
traffic_breakdown_coretomem[INST_ACC_R] = 49280 {8:6160,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15936 {8:1992,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9181496 {136:67511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 620264 {8:77533,}
traffic_breakdown_memtocore[INST_ACC_R] = 837760 {136:6160,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 270776 {136:1991,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 553 
averagemflatency_1 = 671 
averagemflatency_2= 534 
averagemflatency_3 = 543 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 140383 
mrq_lat_table:48908 	2912 	4434 	7537 	18422 	25686 	29778 	16730 	3690 	417 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	297 	264 	246 	20665 	55266 	59206 	11007 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28621 	13827 	12622 	19457 	42036 	28001 	7982 	783 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32325 	35621 	1639 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	6852 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	1 	34 	83 	137 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        22        16        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        13        16        16        26        34        27        20        23        32        32        32        18        20 
dram[2]:        19        24        19        12        20        15        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        12        16        18        18        16        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        17        15        18        18        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        16        18        20        18        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.061869  2.071429  2.067862  2.101804  2.135959  2.230065  2.262517  2.261745  2.205570  2.110682  2.168421  2.064313  2.267133  2.208564  2.218792  2.306610 
dram[1]:  2.078086  2.072773  2.075064  2.064394  2.162404  2.143401  2.196079  2.248656  2.143590  2.080000  2.080706  2.145078  2.248611  2.198370  2.241713  2.126302 
dram[2]:  2.134367  2.046135  2.086452  2.003641  2.237154  2.210317  2.220608  2.285135  2.156454  2.154546  2.189333  2.209960  2.237898  2.232267  2.204819  2.180132 
dram[3]:  2.061576  1.941805  2.075835  2.073325  2.228571  2.206851  2.239362  2.239362  2.092616  2.027981  2.149471  2.058897  2.294781  2.232267  2.172000  2.400868 
dram[4]:  2.063990  2.049628  1.997522  2.033624  2.134860  2.226737  2.232713  2.249666  2.140464  2.104592  2.098064  2.166667  2.206284  2.160161  2.192513  2.272851 
dram[5]:  1.998783  2.008516  2.032338  2.003668  2.205997  2.264201  2.196053  2.274064  2.091255  2.119898  2.068922  2.109677  2.171123  2.140212  2.301121  2.232653 
average row locality = 158516/73665 = 2.151850
average row locality_1 = 70147/35165 = 1.994796
average row locality_2 = 45376/19183 = 2.365428
average row locality_3 = 42993/19317 = 2.225656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       880       900       869       884       921       931       903       916       900       882       892       883       871       863       898       886 
dram[1]:       888       892       875       887       927       925       911       906       905       896       891       889       879       876       872       877 
dram[2]:       895       886       874       893       933       915       909       920       888       897       884       890       875       868       896       892 
dram[3]:       901       878       865       891       949       919       915       907       909       892       872       887       883       869       872       900 
dram[4]:       890       893       867       889       919       938       902       914       895       890       874       873       876       868       887       900 
dram[5]:       886       889       887       890       926       944       901       924       888       899       891       883       877       881       877       884 
total reads: 85801
bank skew: 949/863 = 1.10
chip skew: 14327/14275 = 1.00
number of total write accesses:
dram[0]:       753       753       746       747       760       775       769       769       763       758       756       754       750       736       755       754 
dram[1]:       762       760       756       748       764       764       769       767       767       768       759       767       740       742       751       756 
dram[2]:       757       755       743       758       765       756       772       771       766       762       758       752       743       737       751       754 
dram[3]:       773       757       750       749       767       756       769       777       763       775       753       756       744       736       757       759 
dram[4]:       755       759       745       744       759       761       777       771       766       760       752       752       739       737       753       766 
dram[5]:       757       762       747       749       766       770       768       777       762       763       760       752       747       737       766       757 
total reads: 72715
bank skew: 777/736 = 1.06
chip skew: 12141/12096 = 1.00
average mf latency per bank:
dram[0]:        511       497       478       494       532       553       511       522       485       507       502       511       490       495       504       526
dram[1]:        493       501       474       506       526       558       504       535       486       508       488       509       502       510       499       542
dram[2]:        514       520       493       507       548       575       536       536       512       513       529       522       511       504       523       538
dram[3]:        497       479       491       486       541       541       531       522       499       504       515       501       503       489       533       519
dram[4]:        502       482       476       479       544       544       524       506       503       497       505       501       473       478       523       504
dram[5]:        518       497       504       492       567       555       532       510       525       508       525       508       518       493       542       530
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108862 n_act=12163 n_pre=12147 n_req=17994 n_req_1=3276 n_req_2=7618 n_req_3=7100 n_rd=28558 n_write=23576 bw_util=0.3817 bw_util_1=0.06402 bw_util_2=0.1644 bw_util_3=0.1533 blp=8.371531 blp_1= 2.388051 blp_2= 2.934005 blp_3= 2.865911
 n_activity=157838 dram_eff=0.4482 dram_eff_1=0.07517 dram_eff_2=0.1931 dram_eff_3=0.1799
bk0: 1760a 108662i bk1: 1800a 106749i bk2: 1738a 109427i bk3: 1768a 107305i bk4: 1842a 102611i bk5: 1862a 99715i bk6: 1806a 101131i bk7: 1832a 99435i bk8: 1800a 112581i bk9: 1764a 108630i bk10: 1784a 106142i bk11: 1766a 103791i bk12: 1742a 106000i bk13: 1726a 105072i bk14: 1796a 99882i bk15: 1772a 98723i 
bw_dist = 0.064	0.164	0.153	0.470	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2883
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108379 n_act=12341 n_pre=12325 n_req=18008 n_req_1=3277 n_req_2=7537 n_req_3=7194 n_rd=28592 n_write=23669 bw_util=0.3821 bw_util_1=0.06414 bw_util_2=0.1627 bw_util_3=0.1553 blp=8.416558 blp_1= 2.343603 blp_2= 2.911345 blp_3= 2.862259
 n_activity=158179 dram_eff=0.4477 dram_eff_1=0.07514 dram_eff_2=0.1906 dram_eff_3=0.1819
bk0: 1776a 108015i bk1: 1784a 108106i bk2: 1750a 110400i bk3: 1774a 105031i bk4: 1854a 103952i bk5: 1850a 97122i bk6: 1822a 100734i bk7: 1812a 98151i bk8: 1810a 108714i bk9: 1792a 105109i bk10: 1782a 105805i bk11: 1778a 103571i bk12: 1758a 105174i bk13: 1752a 106403i bk14: 1744a 100803i bk15: 1754a 99333i 
bw_dist = 0.064	0.163	0.155	0.471	0.146
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3366
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108763 n_act=12161 n_pre=12145 n_req=18015 n_req_1=3247 n_req_2=7606 n_req_3=7162 n_rd=28630 n_write=23607 bw_util=0.3825 bw_util_1=0.06369 bw_util_2=0.1642 bw_util_3=0.1546 blp=8.402431 blp_1= 2.341781 blp_2= 2.956498 blp_3= 2.886202
 n_activity=157769 dram_eff=0.4492 dram_eff_1=0.07481 dram_eff_2=0.1928 dram_eff_3=0.1816
bk0: 1790a 107656i bk1: 1772a 105994i bk2: 1748a 110740i bk3: 1786a 105238i bk4: 1866a 100308i bk5: 1830a 101599i bk6: 1818a 100025i bk7: 1840a 99062i bk8: 1776a 109347i bk9: 1794a 107430i bk10: 1768a 105628i bk11: 1780a 104577i bk12: 1750a 107332i bk13: 1736a 106398i bk14: 1792a 101465i bk15: 1784a 97610i 
bw_dist = 0.064	0.164	0.155	0.469	0.149
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3806
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108422 n_act=12300 n_pre=12284 n_req=18023 n_req_1=3257 n_req_2=7588 n_req_3=7178 n_rd=28618 n_write=23682 bw_util=0.3826 bw_util_1=0.06383 bw_util_2=0.1638 bw_util_3=0.1549 blp=8.396300 blp_1= 2.380144 blp_2= 2.932443 blp_3= 2.864848
 n_activity=158207 dram_eff=0.4481 dram_eff_1=0.07476 dram_eff_2=0.1918 dram_eff_3=0.1815
bk0: 1802a 108876i bk1: 1756a 107928i bk2: 1730a 110229i bk3: 1782a 107395i bk4: 1898a 101552i bk5: 1838a 99814i bk6: 1830a 99644i bk7: 1814a 97189i bk8: 1818a 108081i bk9: 1784a 107030i bk10: 1744a 107590i bk11: 1774a 102558i bk12: 1766a 105479i bk13: 1738a 106716i bk14: 1744a 99850i bk15: 1800a 97745i 
bw_dist = 0.064	0.164	0.155	0.471	0.146
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3769
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108583 n_act=12304 n_pre=12288 n_req=17953 n_req_1=3275 n_req_2=7526 n_req_3=7152 n_rd=28550 n_write=23581 bw_util=0.3809 bw_util_1=0.0641 bw_util_2=0.1625 bw_util_3=0.1544 blp=8.410833 blp_1= 2.374982 blp_2= 2.945645 blp_3= 2.896609
 n_activity=157938 dram_eff=0.4469 dram_eff_1=0.07521 dram_eff_2=0.1906 dram_eff_3=0.1811
bk0: 1780a 109139i bk1: 1786a 104596i bk2: 1734a 109633i bk3: 1778a 108383i bk4: 1838a 102029i bk5: 1876a 100807i bk6: 1804a 98662i bk7: 1828a 96803i bk8: 1790a 109313i bk9: 1780a 108083i bk10: 1748a 107252i bk11: 1746a 106643i bk12: 1752a 108323i bk13: 1736a 105321i bk14: 1774a 98418i bk15: 1800a 98073i 
bw_dist = 0.064	0.162	0.154	0.471	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.351
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185306 n_nop=108197 n_act=12397 n_pre=12381 n_req=18073 n_req_1=3265 n_req_2=7570 n_req_3=7238 n_rd=28654 n_write=23677 bw_util=0.3836 bw_util_1=0.06397 bw_util_2=0.1634 bw_util_3=0.1562 blp=8.460033 blp_1= 2.459758 blp_2= 2.949167 blp_3= 2.899209
 n_activity=158122 dram_eff=0.4496 dram_eff_1=0.07497 dram_eff_2=0.1915 dram_eff_3=0.1831
bk0: 1772a 106379i bk1: 1778a 104819i bk2: 1774a 107648i bk3: 1780a 105861i bk4: 1852a 101539i bk5: 1888a 96107i bk6: 1802a 102204i bk7: 1848a 95163i bk8: 1776a 110515i bk9: 1798a 106091i bk10: 1782a 105493i bk11: 1766a 105681i bk12: 1754a 104492i bk13: 1762a 104664i bk14: 1754a 100758i bk15: 1768a 98664i 
bw_dist = 0.064	0.163	0.156	0.470	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12582, Miss = 7134, Miss_rate = 0.567, Pending_hits = 277, Reservation_fails = 1130
L2_cache_bank[1]: Access = 12651, Miss = 7145, Miss_rate = 0.565, Pending_hits = 261, Reservation_fails = 2561
L2_cache_bank[2]: Access = 12592, Miss = 7148, Miss_rate = 0.568, Pending_hits = 267, Reservation_fails = 885
L2_cache_bank[3]: Access = 12646, Miss = 7148, Miss_rate = 0.565, Pending_hits = 255, Reservation_fails = 2924
L2_cache_bank[4]: Access = 12820, Miss = 7154, Miss_rate = 0.558, Pending_hits = 255, Reservation_fails = 2715
L2_cache_bank[5]: Access = 12678, Miss = 7161, Miss_rate = 0.565, Pending_hits = 260, Reservation_fails = 4057
L2_cache_bank[6]: Access = 12806, Miss = 7166, Miss_rate = 0.560, Pending_hits = 271, Reservation_fails = 1652
L2_cache_bank[7]: Access = 12692, Miss = 7143, Miss_rate = 0.563, Pending_hits = 269, Reservation_fails = 3006
L2_cache_bank[8]: Access = 12878, Miss = 7110, Miss_rate = 0.552, Pending_hits = 282, Reservation_fails = 3333
L2_cache_bank[9]: Access = 12953, Miss = 7165, Miss_rate = 0.553, Pending_hits = 278, Reservation_fails = 3043
L2_cache_bank[10]: Access = 13017, Miss = 7133, Miss_rate = 0.548, Pending_hits = 283, Reservation_fails = 3030
L2_cache_bank[11]: Access = 12987, Miss = 7195, Miss_rate = 0.554, Pending_hits = 304, Reservation_fails = 2735
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12582, Miss = 7134 (0.567), PendingHit = 277 (0.022)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12651, Miss = 7145 (0.565), PendingHit = 261 (0.0206)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12592, Miss = 7148 (0.568), PendingHit = 267 (0.0212)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12646, Miss = 7148 (0.565), PendingHit = 255 (0.0202)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12820, Miss = 7154 (0.558), PendingHit = 255 (0.0199)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12678, Miss = 7161 (0.565), PendingHit = 260 (0.0205)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12806, Miss = 7166 (0.56), PendingHit = 271 (0.0212)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12692, Miss = 7143 (0.563), PendingHit = 269 (0.0212)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12878, Miss = 7110 (0.552), PendingHit = 282 (0.0219)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12953, Miss = 7165 (0.553), PendingHit = 278 (0.0215)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 13017, Miss = 7133 (0.548), PendingHit = 283 (0.0217)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12987, Miss = 7195 (0.554), PendingHit = 304 (0.0234)
L2 Cache Total Miss Rate = 0.560
Stream 1: L2 Cache Miss Rate = 0.443
Stream 2: L2 Cache Miss Rate = 0.586
Stream 3: L2 Cache Miss Rate = 0.539
Stream 1: Accesses  = 19787
Stream 1: Misses  = 8769
Stream 2: Accesses  = 66776
Stream 2: Misses  = 39137
Stream 3: Accesses  = 86526
Stream 3: Misses  = 46665
Stream 1+2: Accesses  = 86563
Stream 1+2: Misses  = 47906
Stream 1+2+3: Accesses  = 173089
Stream 1+2+3: Misses  = 94571
Total Accesses  = 153302
MPKI-CORES
CORE_L2MPKI_0	0.096
CORE_L2MPKI_1	0.090
CORE_L2MPKI_2	0.093
CORE_L2MPKI_3	0.094
CORE_L2MPKI_4	0.096
CORE_L2MPKI_5	0.087
CORE_L2MPKI_6	0.090
CORE_L2MPKI_7	0.088
CORE_L2MPKI_8	0.089
CORE_L2MPKI_9	0.090
CORE_L2MPKI_10	0.088
CORE_L2MPKI_11	0.087
CORE_L2MPKI_12	0.089
CORE_L2MPKI_13	0.088
CORE_L2MPKI_14	0.085
CORE_L2MPKI_15	0.088
CORE_L2MPKI_16	0.090
CORE_L2MPKI_17	0.089
CORE_L2MPKI_18	0.086
CORE_L2MPKI_19	0.088
CORE_L2MPKI_20	1.260
CORE_L2MPKI_21	1.335
CORE_L2MPKI_22	1.315
CORE_L2MPKI_23	1.308
CORE_L2MPKI_24	1.297
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.340
CORE_L2MPKI_27	1.306
CORE_L2MPKI_28	1.318
CORE_L2MPKI_29	1.310
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.264
CORE_L2MPKI_32	1.251
CORE_L2MPKI_33	1.263
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.295
CORE_L2MPKI_37	1.263
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.242
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.218
CORE_L2MPKI_42	1.225
CORE_L2MPKI_43	1.281
CORE_L2MPKI_44	1.274
CORE_L2MPKI_45	1.243
CORE_L2MPKI_46	1.250
CORE_L2MPKI_47	1.271
CORE_L2MPKI_48	1.251
CORE_L2MPKI_49	1.239
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.282
CORE_L2MPKI_52	1.236
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.266
CORE_L2MPKI_55	1.247
CORE_L2MPKI_56	1.248
CORE_L2MPKI_57	1.240
CORE_L2MPKI_58	1.245
CORE_L2MPKI_59	1.221
Avg_MPKI_Stream1= 0.090
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.252
MISSES-CORES
CORE_MISSES_0	478
CORE_MISSES_1	443
CORE_MISSES_2	451
CORE_MISSES_3	458
CORE_MISSES_4	464
CORE_MISSES_5	424
CORE_MISSES_6	435
CORE_MISSES_7	435
CORE_MISSES_8	444
CORE_MISSES_9	436
CORE_MISSES_10	431
CORE_MISSES_11	424
CORE_MISSES_12	438
CORE_MISSES_13	430
CORE_MISSES_14	418
CORE_MISSES_15	426
CORE_MISSES_16	441
CORE_MISSES_17	439
CORE_MISSES_18	422
CORE_MISSES_19	432
CORE_MISSES_20	1938
CORE_MISSES_21	1974
CORE_MISSES_22	2003
CORE_MISSES_23	1973
CORE_MISSES_24	1937
CORE_MISSES_25	1968
CORE_MISSES_26	2021
CORE_MISSES_27	2104
CORE_MISSES_28	1948
CORE_MISSES_29	1879
CORE_MISSES_30	1969
CORE_MISSES_31	1943
CORE_MISSES_32	1961
CORE_MISSES_33	2017
CORE_MISSES_34	1964
CORE_MISSES_35	1837
CORE_MISSES_36	1895
CORE_MISSES_37	1942
CORE_MISSES_38	1955
CORE_MISSES_39	1909
CORE_MISSES_40	1935
CORE_MISSES_41	1962
CORE_MISSES_42	1883
CORE_MISSES_43	1894
CORE_MISSES_44	1902
CORE_MISSES_45	1966
CORE_MISSES_46	1977
CORE_MISSES_47	1879
CORE_MISSES_48	1998
CORE_MISSES_49	1886
CORE_MISSES_50	1946
CORE_MISSES_51	1914
CORE_MISSES_52	1846
CORE_MISSES_53	1889
CORE_MISSES_54	1834
CORE_MISSES_55	1788
CORE_MISSES_56	1827
CORE_MISSES_57	1852
CORE_MISSES_58	1859
CORE_MISSES_59	1859
L2_MISSES = 85802
L2_total_cache_accesses = 153302
L2_total_cache_misses = 85802
L2_total_cache_miss_rate = 0.5597
L2_total_cache_pending_hits = 3262
L2_total_cache_reservation_fails = 31071
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1626
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5699
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 151
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10562
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=456143
icnt_total_pkts_simt_to_mem=452748
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     708.4489
gpu_ipc_2 =     215.4329
gpu_ipc_3 =     215.3106
gpu_tot_sim_cycle_stream_1 = 175688
gpu_tot_sim_cycle_stream_2 = 175679
gpu_tot_sim_cycle_stream_3 = 175680
gpu_sim_insn_1 = 124465977
gpu_sim_insn_2 = 37847040
gpu_sim_insn_3 = 37825760
gpu_sim_cycle = 175689
gpu_sim_insn = 200138777
gpu_ipc =    1139.1652
gpu_tot_sim_cycle = 175689
gpu_tot_sim_insn = 200138777
gpu_tot_ipc =    1139.1652
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 633484
gpu_stall_icnt2sh    = 110121
gpu_total_sim_rate=372697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3357989
	L1I_total_cache_misses = 60100
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33660
L1D_cache:
	L1D_cache_core[0]: Access = 984, Miss = 938, Miss_rate = 0.953, Pending_hits = 40, Reservation_fails = 4834
	L1D_cache_core[1]: Access = 968, Miss = 937, Miss_rate = 0.968, Pending_hits = 30, Reservation_fails = 8759
	L1D_cache_core[2]: Access = 956, Miss = 915, Miss_rate = 0.957, Pending_hits = 35, Reservation_fails = 7768
	L1D_cache_core[3]: Access = 936, Miss = 896, Miss_rate = 0.957, Pending_hits = 28, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 968, Miss = 923, Miss_rate = 0.954, Pending_hits = 35, Reservation_fails = 8920
	L1D_cache_core[5]: Access = 984, Miss = 951, Miss_rate = 0.966, Pending_hits = 26, Reservation_fails = 8865
	L1D_cache_core[6]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 33, Reservation_fails = 10251
	L1D_cache_core[7]: Access = 960, Miss = 915, Miss_rate = 0.953, Pending_hits = 30, Reservation_fails = 10073
	L1D_cache_core[8]: Access = 936, Miss = 889, Miss_rate = 0.950, Pending_hits = 38, Reservation_fails = 6808
	L1D_cache_core[9]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 8535
	L1D_cache_core[10]: Access = 944, Miss = 915, Miss_rate = 0.969, Pending_hits = 18, Reservation_fails = 11012
	L1D_cache_core[11]: Access = 944, Miss = 923, Miss_rate = 0.978, Pending_hits = 14, Reservation_fails = 11540
	L1D_cache_core[12]: Access = 944, Miss = 913, Miss_rate = 0.967, Pending_hits = 29, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 968, Miss = 936, Miss_rate = 0.967, Pending_hits = 26, Reservation_fails = 9390
	L1D_cache_core[14]: Access = 968, Miss = 931, Miss_rate = 0.962, Pending_hits = 30, Reservation_fails = 8095
	L1D_cache_core[15]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 28, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 984, Miss = 939, Miss_rate = 0.954, Pending_hits = 40, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 968, Miss = 920, Miss_rate = 0.950, Pending_hits = 34, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 952, Miss = 916, Miss_rate = 0.962, Pending_hits = 27, Reservation_fails = 10897
	L1D_cache_core[19]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 7941
	L1D_cache_core[20]: Access = 4128, Miss = 3254, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[21]: Access = 4000, Miss = 3187, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28533
	L1D_cache_core[22]: Access = 4096, Miss = 3266, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28483
	L1D_cache_core[23]: Access = 4128, Miss = 3288, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29386
	L1D_cache_core[24]: Access = 4128, Miss = 3276, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34790
	L1D_cache_core[25]: Access = 4096, Miss = 3258, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 32251
	L1D_cache_core[26]: Access = 4096, Miss = 3219, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 28592
	L1D_cache_core[27]: Access = 4384, Miss = 3461, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 27167
	L1D_cache_core[28]: Access = 4032, Miss = 3207, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26395
	L1D_cache_core[29]: Access = 4032, Miss = 3163, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 26003
	L1D_cache_core[30]: Access = 4064, Miss = 3238, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 27690
	L1D_cache_core[31]: Access = 4096, Miss = 3257, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 29772
	L1D_cache_core[32]: Access = 4192, Miss = 3364, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 32292
	L1D_cache_core[33]: Access = 4224, Miss = 3366, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28273
	L1D_cache_core[34]: Access = 4032, Miss = 3190, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 26512
	L1D_cache_core[35]: Access = 3936, Miss = 3094, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 29479
	L1D_cache_core[36]: Access = 3936, Miss = 3124, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29120
	L1D_cache_core[37]: Access = 4096, Miss = 3261, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31244
	L1D_cache_core[38]: Access = 4064, Miss = 3243, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[39]: Access = 4160, Miss = 3286, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 27037
	L1D_cache_core[40]: Access = 4128, Miss = 3330, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 27401
	L1D_cache_core[41]: Access = 4416, Miss = 3612, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 30706
	L1D_cache_core[42]: Access = 4184, Miss = 3373, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 30983
	L1D_cache_core[43]: Access = 4064, Miss = 3258, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 30966
	L1D_cache_core[44]: Access = 4088, Miss = 3264, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28364
	L1D_cache_core[45]: Access = 4288, Miss = 3434, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 25788
	L1D_cache_core[46]: Access = 4269, Miss = 3413, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 26903
	L1D_cache_core[47]: Access = 3968, Miss = 3209, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 29884
	L1D_cache_core[48]: Access = 4288, Miss = 3441, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 29623
	L1D_cache_core[49]: Access = 4080, Miss = 3304, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 27880
	L1D_cache_core[50]: Access = 4128, Miss = 3269, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27483
	L1D_cache_core[51]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 29226
	L1D_cache_core[52]: Access = 4000, Miss = 3215, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 28142
	L1D_cache_core[53]: Access = 3936, Miss = 3105, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 28358
	L1D_cache_core[54]: Access = 3936, Miss = 3140, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 27928
	L1D_cache_core[55]: Access = 3872, Miss = 3081, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31123
	L1D_cache_core[56]: Access = 3936, Miss = 3103, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28773
	L1D_cache_core[57]: Access = 4091, Miss = 3265, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28235
	L1D_cache_core[58]: Access = 4000, Miss = 3183, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30045
	L1D_cache_core[59]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27703
	L1D_total_cache_accesses = 182940
	L1D_total_cache_misses = 148918
	L1D_total_cache_miss_rate = 0.8140
	L1D_total_cache_pending_hits = 595
	L1D_total_cache_reservation_fails = 1332253
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 96800
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0198
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1838981
	L1T_total_cache_misses = 2362
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1836619
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 94888
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1836619
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1030189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3297889
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60100
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33660
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14281, 13435, 14250, 13205, 13999, 13179, 14282, 13419, 13984, 12971, 13077, 12236, 12400, 11561, 12352, 11514, 
gpgpu_n_tot_thrd_icount = 208937120
gpgpu_n_tot_w_icount = 6529285
gpgpu_n_stall_shd_mem = 3019199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84369
gpgpu_n_mem_write_global = 97823
gpgpu_n_mem_texture = 2362
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2634224
gpgpu_n_store_insn = 2792960
gpgpu_n_shmem_insn = 20864684
gpgpu_n_tex_insn = 6270264
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 786240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5760
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2748611	W0_Idle:2100591	W0_Scoreboard:9703813	W1:0	W2:4282	W3:12673	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42381	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:916462	W29:1086139	W30:0	W31:0	W32:4461968
Warp Occupancy Distribution:
Stall:1075297	W0_Idle:226618	W0_Scoreboard:1560775	W1:0	W2:4282	W3:12673	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42381	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:916462	W29:1086139	W30:0	W31:0	W32:2097173
Warp Occupancy Distribution:
Stall:828262	W0_Idle:997175	W0_Scoreboard:4019403	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1182720
warp_utilization0: 0.309717
warp_utilization1: 0.592648
warp_utilization2: 0.168297
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674952 {8:84369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12841784 {40:2826,72:2982,136:92015,}
traffic_breakdown_coretomem[INST_ACC_R] = 64256 {8:8032,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18896 {8:2362,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11474184 {136:84369,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 782184 {8:97773,}
traffic_breakdown_memtocore[INST_ACC_R] = 1091944 {136:8029,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 320960 {136:2360,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 548 
averagemflatency_1 = 624 
averagemflatency_2= 534 
averagemflatency_3 = 544 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 175688 
mrq_lat_table:61552 	3755 	5649 	9591 	23318 	32858 	37912 	21405 	4810 	484 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	361 	331 	325 	25111 	70118 	75592 	12580 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36187 	17826 	16007 	24347 	52896 	35451 	9145 	820 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40659 	44289 	1864 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	27092 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	40 	107 	176 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        24        27        44        38        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        15        44        37        26        34        27        20        23        32        32        32        18        20 
dram[2]:        30        24        19        15        45        36        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        14        28        18        41        44        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        19        21        39        41        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        17        19        37        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.100414  2.127216  2.096608  2.078708  2.179567  2.337734  2.218816  2.260638  2.202282  2.129424  2.140562  2.061047  2.294691  2.246269  2.250000  2.321429 
dram[1]:  2.097007  2.096608  2.108136  2.095432  2.215177  2.228089  2.181070  2.247863  2.170931  2.084646  2.084878  2.173428  2.263948  2.254237  2.319553  2.161123 
dram[2]:  2.163482  2.081883  2.115822  2.018358  2.361019  2.280130  2.228751  2.235979  2.170931  2.148785  2.154930  2.213471  2.267666  2.217989  2.241416  2.210245 
dram[3]:  2.106339  1.992110  2.140314  2.128074  2.288154  2.295011  2.218848  2.248941  2.103550  2.053089  2.141117  2.088063  2.357143  2.257235  2.164755  2.415225 
dram[4]:  2.094359  2.094069  2.026706  2.055666  2.234292  2.319520  2.175493  2.268944  2.120879  2.111888  2.107570  2.152594  2.244421  2.200418  2.204449  2.320796 
dram[5]:  2.027889  2.048096  2.073367  2.053625  2.291892  2.304957  2.205479  2.236097  2.119478  2.117064  2.050961  2.123876  2.239661  2.161389  2.359818  2.209850 
average row locality = 201336/92486 = 2.176935
average row locality_1 = 90190/44422 = 2.030300
average row locality_2 = 57059/23944 = 2.383019
average row locality_3 = 54087/24120 = 2.242413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1097      1113      1089      1102      1142      1147      1119      1138      1144      1125      1143      1144      1135      1135      1129      1116 
dram[1]:      1101      1110      1092      1109      1152      1145      1135      1123      1147      1133      1152      1148      1138      1145      1111      1112 
dram[2]:      1111      1101      1096      1118      1157      1133      1135      1134      1131      1144      1146      1150      1141      1126      1127      1113 
dram[3]:      1121      1093      1086      1119      1172      1147      1137      1132      1149      1134      1127      1144      1143      1135      1108      1128 
dram[4]:      1112      1111      1092      1107      1133      1160      1111      1137      1136      1134      1134      1131      1141      1136      1117      1122 
dram[5]:      1103      1110      1112      1115      1149      1169      1117      1139      1131      1150      1148      1139      1135      1143      1104      1104 
total reads: 108291
bank skew: 1172/1086 = 1.08
chip skew: 18075/18014 = 1.00
number of total write accesses:
dram[0]:       932       927       951       958       970       978       980       987       979       981       989       983       983       972       968       964 
dram[1]:       931       930       955       955       979       965       985       981       974       985       985       995       972       983       965       967 
dram[2]:       927       933       950       971       975       967       989       979       990       979       996       986       977       970       962       958 
dram[3]:       939       927       958       958       972       969       982       991       984       993       982       990       969       971       968       966 
dram[4]:       930       937       957       961       965       967       984       989       987       980       982       985       971       972       964       976 
dram[5]:       933       934       951       953       971       970       976       992       980       984       985       987       977       973       975       960 
total reads: 93045
bank skew: 996/927 = 1.07
chip skew: 15519/15501 = 1.00
average mf latency per bank:
dram[0]:        508       493       471       476       522       539       518       520       491       495       496       495       481       480       497       514
dram[1]:        493       493       471       490       520       540       509       528       484       498       486       493       490       490       498       521
dram[2]:        511       501       485       486       542       549       532       528       502       504       510       501       499       486       519       523
dram[3]:        497       468       484       471       530       524       528       512       492       489       502       485       495       473       521       506
dram[4]:        494       479       462       469       532       531       520       505       491       492       490       490       466       473       511       500
dram[5]:        510       491       491       484       553       544       529       506       513       498       512       493       502       480       531       526
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=135061 n_act=15324 n_pre=15308 n_req=22879 n_req_1=4379 n_req_2=9574 n_req_3=8926 n_rd=36036 n_write=30180 bw_util=0.3875 bw_util_1=0.06842 bw_util_2=0.1651 bw_util_3=0.154 blp=8.393890 blp_1= 2.357797 blp_2= 2.937743 blp_3= 2.873771
 n_activity=200345 dram_eff=0.4486 dram_eff_1=0.0792 dram_eff_2=0.1912 dram_eff_3=0.1782
bk0: 2194a 136895i bk1: 2226a 135208i bk2: 2178a 135928i bk3: 2204a 133279i bk4: 2284a 126893i bk5: 2294a 124790i bk6: 2238a 123489i bk7: 2276a 123171i bk8: 2288a 138699i bk9: 2250a 132196i bk10: 2286a 129112i bk11: 2288a 126051i bk12: 2270a 129992i bk13: 2270a 126728i bk14: 2258a 123678i bk15: 2232a 121927i 
bw_dist = 0.068	0.165	0.154	0.476	0.136
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5499
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134715 n_act=15452 n_pre=15436 n_req=22919 n_req_1=4368 n_req_2=9503 n_req_3=9048 n_rd=36106 n_write=30200 bw_util=0.3883 bw_util_1=0.06832 bw_util_2=0.1639 bw_util_3=0.1561 blp=8.429498 blp_1= 2.329178 blp_2= 2.938828 blp_3= 2.867898
 n_activity=200055 dram_eff=0.4501 dram_eff_1=0.0792 dram_eff_2=0.19 dram_eff_3=0.1809
bk0: 2202a 137041i bk1: 2220a 135476i bk2: 2184a 136505i bk3: 2218a 130876i bk4: 2304a 128641i bk5: 2290a 122289i bk6: 2270a 123844i bk7: 2246a 123323i bk8: 2294a 135739i bk9: 2266a 130678i bk10: 2304a 128786i bk11: 2296a 127108i bk12: 2276a 128766i bk13: 2290a 127067i bk14: 2222a 124535i bk15: 2224a 122350i 
bw_dist = 0.068	0.164	0.156	0.474	0.137
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5858
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134944 n_act=15315 n_pre=15299 n_req=22910 n_req_1=4340 n_req_2=9552 n_req_3=9018 n_rd=36126 n_write=30225 bw_util=0.3883 bw_util_1=0.06802 bw_util_2=0.1648 bw_util_3=0.1555 blp=8.418884 blp_1= 2.303128 blp_2= 2.956182 blp_3= 2.886638
 n_activity=200111 dram_eff=0.45 dram_eff_1=0.07883 dram_eff_2=0.1909 dram_eff_3=0.1803
bk0: 2222a 135784i bk1: 2202a 133562i bk2: 2192a 136837i bk3: 2236a 130031i bk4: 2314a 125840i bk5: 2266a 126320i bk6: 2270a 123580i bk7: 2268a 123411i bk8: 2262a 135047i bk9: 2288a 132054i bk10: 2292a 128378i bk11: 2300a 127484i bk12: 2282a 130377i bk13: 2252a 128284i bk14: 2254a 124858i bk15: 2226a 121315i 
bw_dist = 0.068	0.165	0.156	0.475	0.137
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5714
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134765 n_act=15393 n_pre=15377 n_req=22962 n_req_1=4372 n_req_2=9566 n_req_3=9024 n_rd=36150 n_write=30224 bw_util=0.389 bw_util_1=0.06839 bw_util_2=0.165 bw_util_3=0.1556 blp=8.396005 blp_1= 2.340011 blp_2= 2.933712 blp_3= 2.872028
 n_activity=200390 dram_eff=0.4502 dram_eff_1=0.07915 dram_eff_2=0.1909 dram_eff_3=0.1801
bk0: 2242a 137621i bk1: 2186a 136455i bk2: 2172a 137047i bk3: 2238a 131944i bk4: 2344a 127679i bk5: 2294a 123559i bk6: 2274a 124220i bk7: 2264a 120958i bk8: 2298a 133702i bk9: 2268a 133340i bk10: 2254a 132248i bk11: 2288a 125151i bk12: 2286a 128764i bk13: 2270a 128749i bk14: 2216a 122412i bk15: 2256a 120885i 
bw_dist = 0.068	0.165	0.156	0.475	0.136
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5604
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134786 n_act=15462 n_pre=15446 n_req=22848 n_req_1=4387 n_req_2=9463 n_req_3=8998 n_rd=36028 n_write=30187 bw_util=0.387 bw_util_1=0.06854 bw_util_2=0.1632 bw_util_3=0.1552 blp=8.415433 blp_1= 2.337109 blp_2= 2.936260 blp_3= 2.902072
 n_activity=200211 dram_eff=0.4482 dram_eff_1=0.07939 dram_eff_2=0.1891 dram_eff_3=0.1798
bk0: 2224a 136936i bk1: 2222a 132376i bk2: 2184a 134891i bk3: 2214a 133217i bk4: 2266a 127470i bk5: 2320a 125630i bk6: 2222a 122775i bk7: 2274a 120721i bk8: 2272a 134330i bk9: 2268a 133236i bk10: 2268a 132724i bk11: 2262a 129038i bk12: 2282a 131886i bk13: 2272a 127261i bk14: 2234a 122609i bk15: 2244a 122499i 
bw_dist = 0.069	0.163	0.155	0.476	0.137
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5598
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134527 n_act=15541 n_pre=15525 n_req=22971 n_req_1=4381 n_req_2=9512 n_req_3=9078 n_rd=36136 n_write=30180 bw_util=0.3891 bw_util_1=0.06848 bw_util_2=0.1641 bw_util_3=0.1566 blp=8.414275 blp_1= 2.383996 blp_2= 2.930242 blp_3= 2.898281
 n_activity=200274 dram_eff=0.4506 dram_eff_1=0.07929 dram_eff_2=0.19 dram_eff_3=0.1813
bk0: 2206a 134467i bk1: 2220a 133236i bk2: 2224a 134189i bk3: 2230a 131800i bk4: 2298a 127637i bk5: 2338a 122632i bk6: 2234a 127551i bk7: 2278a 118983i bk8: 2262a 136397i bk9: 2300a 131606i bk10: 2296a 128908i bk11: 2278a 129062i bk12: 2270a 128082i bk13: 2286a 127235i bk14: 2208a 126558i bk15: 2208a 121236i 
bw_dist = 0.068	0.164	0.157	0.474	0.136
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15805, Miss = 8998, Miss_rate = 0.569, Pending_hits = 365, Reservation_fails = 1399
L2_cache_bank[1]: Access = 15879, Miss = 9020, Miss_rate = 0.568, Pending_hits = 357, Reservation_fails = 3486
L2_cache_bank[2]: Access = 15826, Miss = 9028, Miss_rate = 0.570, Pending_hits = 352, Reservation_fails = 988
L2_cache_bank[3]: Access = 15872, Miss = 9025, Miss_rate = 0.569, Pending_hits = 343, Reservation_fails = 3717
L2_cache_bank[4]: Access = 16107, Miss = 9044, Miss_rate = 0.561, Pending_hits = 346, Reservation_fails = 3201
L2_cache_bank[5]: Access = 15903, Miss = 9020, Miss_rate = 0.567, Pending_hits = 343, Reservation_fails = 4956
L2_cache_bank[6]: Access = 16100, Miss = 9043, Miss_rate = 0.562, Pending_hits = 366, Reservation_fails = 1990
L2_cache_bank[7]: Access = 15940, Miss = 9032, Miss_rate = 0.567, Pending_hits = 366, Reservation_fails = 3595
L2_cache_bank[8]: Access = 16190, Miss = 8976, Miss_rate = 0.554, Pending_hits = 376, Reservation_fails = 5099
L2_cache_bank[9]: Access = 16301, Miss = 9038, Miss_rate = 0.554, Pending_hits = 372, Reservation_fails = 4605
L2_cache_bank[10]: Access = 16367, Miss = 8999, Miss_rate = 0.550, Pending_hits = 386, Reservation_fails = 3391
L2_cache_bank[11]: Access = 16349, Miss = 9069, Miss_rate = 0.555, Pending_hits = 398, Reservation_fails = 3050
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15805, Miss = 8998 (0.569), PendingHit = 365 (0.0231)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15879, Miss = 9020 (0.568), PendingHit = 357 (0.0225)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15826, Miss = 9028 (0.57), PendingHit = 352 (0.0222)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15872, Miss = 9025 (0.569), PendingHit = 343 (0.0216)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16107, Miss = 9044 (0.561), PendingHit = 346 (0.0215)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15903, Miss = 9020 (0.567), PendingHit = 343 (0.0216)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16100, Miss = 9043 (0.562), PendingHit = 366 (0.0227)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15940, Miss = 9032 (0.567), PendingHit = 366 (0.023)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16190, Miss = 8976 (0.554), PendingHit = 376 (0.0232)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16301, Miss = 9038 (0.554), PendingHit = 372 (0.0228)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16367, Miss = 8999 (0.55), PendingHit = 386 (0.0236)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16349, Miss = 9069 (0.555), PendingHit = 398 (0.0243)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.451
Stream 2: L2 Cache Miss Rate = 0.588
Stream 3: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 25885
Stream 1: Misses  = 11663
Stream 2: Accesses  = 83460
Stream 2: Misses  = 49103
Stream 3: Accesses  = 109179
Stream 3: Misses  = 59189
Stream 1+2: Accesses  = 109345
Stream 1+2: Misses  = 60766
Stream 1+2+3: Accesses  = 218524
Stream 1+2+3: Misses  = 119955
Total Accesses  = 192639
MPKI-CORES
CORE_L2MPKI_0	0.100
CORE_L2MPKI_1	0.095
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.097
CORE_L2MPKI_4	0.098
CORE_L2MPKI_5	0.092
CORE_L2MPKI_6	0.094
CORE_L2MPKI_7	0.093
CORE_L2MPKI_8	0.093
CORE_L2MPKI_9	0.093
CORE_L2MPKI_10	0.092
CORE_L2MPKI_11	0.093
CORE_L2MPKI_12	0.092
CORE_L2MPKI_13	0.092
CORE_L2MPKI_14	0.089
CORE_L2MPKI_15	0.091
CORE_L2MPKI_16	0.095
CORE_L2MPKI_17	0.094
CORE_L2MPKI_18	0.091
CORE_L2MPKI_19	0.092
CORE_L2MPKI_20	1.276
CORE_L2MPKI_21	1.341
CORE_L2MPKI_22	1.324
CORE_L2MPKI_23	1.304
CORE_L2MPKI_24	1.305
CORE_L2MPKI_25	1.322
CORE_L2MPKI_26	1.332
CORE_L2MPKI_27	1.304
CORE_L2MPKI_28	1.322
CORE_L2MPKI_29	1.306
CORE_L2MPKI_30	1.301
CORE_L2MPKI_31	1.276
CORE_L2MPKI_32	1.256
CORE_L2MPKI_33	1.283
CORE_L2MPKI_34	1.306
CORE_L2MPKI_35	1.279
CORE_L2MPKI_36	1.288
CORE_L2MPKI_37	1.285
CORE_L2MPKI_38	1.287
CORE_L2MPKI_39	1.255
CORE_L2MPKI_40	1.256
CORE_L2MPKI_41	1.211
CORE_L2MPKI_42	1.238
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.266
CORE_L2MPKI_45	1.247
CORE_L2MPKI_46	1.254
CORE_L2MPKI_47	1.286
CORE_L2MPKI_48	1.261
CORE_L2MPKI_49	1.246
CORE_L2MPKI_50	1.252
CORE_L2MPKI_51	1.278
CORE_L2MPKI_52	1.245
CORE_L2MPKI_53	1.285
CORE_L2MPKI_54	1.279
CORE_L2MPKI_55	1.265
CORE_L2MPKI_56	1.262
CORE_L2MPKI_57	1.235
CORE_L2MPKI_58	1.266
CORE_L2MPKI_59	1.238
Avg_MPKI_Stream1= 0.094
Avg_MPKI_Stream2= 1.298
Avg_MPKI_Stream3= 1.257
MISSES-CORES
CORE_MISSES_0	631
CORE_MISSES_1	594
CORE_MISSES_2	597
CORE_MISSES_3	603
CORE_MISSES_4	603
CORE_MISSES_5	570
CORE_MISSES_6	579
CORE_MISSES_7	579
CORE_MISSES_8	587
CORE_MISSES_9	574
CORE_MISSES_10	576
CORE_MISSES_11	578
CORE_MISSES_12	577
CORE_MISSES_13	571
CORE_MISSES_14	556
CORE_MISSES_15	564
CORE_MISSES_16	590
CORE_MISSES_17	586
CORE_MISSES_18	571
CORE_MISSES_19	577
CORE_MISSES_20	2433
CORE_MISSES_21	2478
CORE_MISSES_22	2506
CORE_MISSES_23	2487
CORE_MISSES_24	2488
CORE_MISSES_25	2501
CORE_MISSES_26	2521
CORE_MISSES_27	2641
CORE_MISSES_28	2462
CORE_MISSES_29	2433
CORE_MISSES_30	2442
CORE_MISSES_31	2414
CORE_MISSES_32	2433
CORE_MISSES_33	2503
CORE_MISSES_34	2433
CORE_MISSES_35	2325
CORE_MISSES_36	2343
CORE_MISSES_37	2431
CORE_MISSES_38	2417
CORE_MISSES_39	2412
CORE_MISSES_40	2395
CORE_MISSES_41	2471
CORE_MISSES_42	2407
CORE_MISSES_43	2377
CORE_MISSES_44	2395
CORE_MISSES_45	2470
CORE_MISSES_46	2481
CORE_MISSES_47	2358
CORE_MISSES_48	2499
CORE_MISSES_49	2355
CORE_MISSES_50	2387
CORE_MISSES_51	2400
CORE_MISSES_52	2301
CORE_MISSES_53	2336
CORE_MISSES_54	2335
CORE_MISSES_55	2263
CORE_MISSES_56	2295
CORE_MISSES_57	2337
CORE_MISSES_58	2340
CORE_MISSES_59	2324
L2_MISSES = 108292
L2_total_cache_accesses = 192639
L2_total_cache_misses = 108292
L2_total_cache_miss_rate = 0.5621
L2_total_cache_pending_hits = 4370
L2_total_cache_reservation_fails = 39477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1940
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 216
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7455
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 385
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 190
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13589
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=571863
icnt_total_pkts_simt_to_mem=569536
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     708.4489
gpu_ipc_2 =     215.4329
gpu_ipc_3 =     215.3106
gpu_tot_sim_cycle_stream_1 = 175688
gpu_tot_sim_cycle_stream_2 = 175679
gpu_tot_sim_cycle_stream_3 = 175680
gpu_sim_insn_1 = 124465977
gpu_sim_insn_2 = 37847040
gpu_sim_insn_3 = 37825760
gpu_sim_cycle = 175689
gpu_sim_insn = 200138777
gpu_ipc =    1139.1652
gpu_tot_sim_cycle = 175689
gpu_tot_sim_insn = 200138777
gpu_tot_ipc =    1139.1652
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 633484
gpu_stall_icnt2sh    = 110121
gpu_total_sim_rate=372697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3357989
	L1I_total_cache_misses = 60100
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33660
L1D_cache:
	L1D_cache_core[0]: Access = 984, Miss = 938, Miss_rate = 0.953, Pending_hits = 40, Reservation_fails = 4834
	L1D_cache_core[1]: Access = 968, Miss = 937, Miss_rate = 0.968, Pending_hits = 30, Reservation_fails = 8759
	L1D_cache_core[2]: Access = 956, Miss = 915, Miss_rate = 0.957, Pending_hits = 35, Reservation_fails = 7768
	L1D_cache_core[3]: Access = 936, Miss = 896, Miss_rate = 0.957, Pending_hits = 28, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 968, Miss = 923, Miss_rate = 0.954, Pending_hits = 35, Reservation_fails = 8920
	L1D_cache_core[5]: Access = 984, Miss = 951, Miss_rate = 0.966, Pending_hits = 26, Reservation_fails = 8865
	L1D_cache_core[6]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 33, Reservation_fails = 10251
	L1D_cache_core[7]: Access = 960, Miss = 915, Miss_rate = 0.953, Pending_hits = 30, Reservation_fails = 10073
	L1D_cache_core[8]: Access = 936, Miss = 889, Miss_rate = 0.950, Pending_hits = 38, Reservation_fails = 6808
	L1D_cache_core[9]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 8535
	L1D_cache_core[10]: Access = 944, Miss = 915, Miss_rate = 0.969, Pending_hits = 18, Reservation_fails = 11012
	L1D_cache_core[11]: Access = 944, Miss = 923, Miss_rate = 0.978, Pending_hits = 14, Reservation_fails = 11540
	L1D_cache_core[12]: Access = 944, Miss = 913, Miss_rate = 0.967, Pending_hits = 29, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 968, Miss = 936, Miss_rate = 0.967, Pending_hits = 26, Reservation_fails = 9390
	L1D_cache_core[14]: Access = 968, Miss = 931, Miss_rate = 0.962, Pending_hits = 30, Reservation_fails = 8095
	L1D_cache_core[15]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 28, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 984, Miss = 939, Miss_rate = 0.954, Pending_hits = 40, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 968, Miss = 920, Miss_rate = 0.950, Pending_hits = 34, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 952, Miss = 916, Miss_rate = 0.962, Pending_hits = 27, Reservation_fails = 10897
	L1D_cache_core[19]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 7941
	L1D_cache_core[20]: Access = 4128, Miss = 3254, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[21]: Access = 4000, Miss = 3187, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28533
	L1D_cache_core[22]: Access = 4096, Miss = 3266, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28483
	L1D_cache_core[23]: Access = 4128, Miss = 3288, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29386
	L1D_cache_core[24]: Access = 4128, Miss = 3276, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34790
	L1D_cache_core[25]: Access = 4096, Miss = 3258, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 32251
	L1D_cache_core[26]: Access = 4096, Miss = 3219, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 28592
	L1D_cache_core[27]: Access = 4384, Miss = 3461, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 27167
	L1D_cache_core[28]: Access = 4032, Miss = 3207, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26395
	L1D_cache_core[29]: Access = 4032, Miss = 3163, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 26003
	L1D_cache_core[30]: Access = 4064, Miss = 3238, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 27690
	L1D_cache_core[31]: Access = 4096, Miss = 3257, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 29772
	L1D_cache_core[32]: Access = 4192, Miss = 3364, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 32292
	L1D_cache_core[33]: Access = 4224, Miss = 3366, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28273
	L1D_cache_core[34]: Access = 4032, Miss = 3190, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 26512
	L1D_cache_core[35]: Access = 3936, Miss = 3094, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 29479
	L1D_cache_core[36]: Access = 3936, Miss = 3124, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29120
	L1D_cache_core[37]: Access = 4096, Miss = 3261, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31244
	L1D_cache_core[38]: Access = 4064, Miss = 3243, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[39]: Access = 4160, Miss = 3286, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 27037
	L1D_cache_core[40]: Access = 4128, Miss = 3330, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 27401
	L1D_cache_core[41]: Access = 4416, Miss = 3612, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 30706
	L1D_cache_core[42]: Access = 4184, Miss = 3373, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 30983
	L1D_cache_core[43]: Access = 4064, Miss = 3258, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 30966
	L1D_cache_core[44]: Access = 4088, Miss = 3264, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28364
	L1D_cache_core[45]: Access = 4288, Miss = 3434, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 25788
	L1D_cache_core[46]: Access = 4269, Miss = 3413, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 26903
	L1D_cache_core[47]: Access = 3968, Miss = 3209, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 29884
	L1D_cache_core[48]: Access = 4288, Miss = 3441, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 29623
	L1D_cache_core[49]: Access = 4080, Miss = 3304, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 27880
	L1D_cache_core[50]: Access = 4128, Miss = 3269, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27483
	L1D_cache_core[51]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 29226
	L1D_cache_core[52]: Access = 4000, Miss = 3215, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 28142
	L1D_cache_core[53]: Access = 3936, Miss = 3105, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 28358
	L1D_cache_core[54]: Access = 3936, Miss = 3140, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 27928
	L1D_cache_core[55]: Access = 3872, Miss = 3081, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31123
	L1D_cache_core[56]: Access = 3936, Miss = 3103, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28773
	L1D_cache_core[57]: Access = 4091, Miss = 3265, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28235
	L1D_cache_core[58]: Access = 4000, Miss = 3183, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30045
	L1D_cache_core[59]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27703
	L1D_total_cache_accesses = 182940
	L1D_total_cache_misses = 148918
	L1D_total_cache_miss_rate = 0.8140
	L1D_total_cache_pending_hits = 595
	L1D_total_cache_reservation_fails = 1332253
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 96800
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0198
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1838981
	L1T_total_cache_misses = 2362
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1836619
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 94888
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1836619
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1030189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3297889
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60100
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33660
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14281, 13435, 14250, 13205, 13999, 13179, 14282, 13419, 13984, 12971, 13077, 12236, 12400, 11561, 12352, 11514, 
gpgpu_n_tot_thrd_icount = 208937120
gpgpu_n_tot_w_icount = 6529285
gpgpu_n_stall_shd_mem = 3019199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84369
gpgpu_n_mem_write_global = 97823
gpgpu_n_mem_texture = 2362
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2634224
gpgpu_n_store_insn = 2792960
gpgpu_n_shmem_insn = 20864684
gpgpu_n_tex_insn = 6270264
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 786240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5760
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2748611	W0_Idle:2100591	W0_Scoreboard:9703813	W1:0	W2:4282	W3:12673	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42381	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:916462	W29:1086139	W30:0	W31:0	W32:4461968
Warp Occupancy Distribution:
Stall:1075297	W0_Idle:226618	W0_Scoreboard:1560775	W1:0	W2:4282	W3:12673	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42381	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:916462	W29:1086139	W30:0	W31:0	W32:2097173
Warp Occupancy Distribution:
Stall:828262	W0_Idle:997175	W0_Scoreboard:4019403	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1182720
warp_utilization0: 0.309717
warp_utilization1: 0.592648
warp_utilization2: 0.168297
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674952 {8:84369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12841784 {40:2826,72:2982,136:92015,}
traffic_breakdown_coretomem[INST_ACC_R] = 64256 {8:8032,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18896 {8:2362,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11474184 {136:84369,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 782184 {8:97773,}
traffic_breakdown_memtocore[INST_ACC_R] = 1091944 {136:8029,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 320960 {136:2360,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 548 
averagemflatency_1 = 624 
averagemflatency_2= 534 
averagemflatency_3 = 544 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 175688 
mrq_lat_table:61552 	3755 	5649 	9591 	23318 	32858 	37912 	21405 	4810 	484 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	361 	331 	325 	25111 	70118 	75592 	12580 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36187 	17826 	16007 	24347 	52896 	35451 	9145 	820 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40659 	44289 	1864 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	27092 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	40 	107 	176 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        24        27        44        38        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        15        44        37        26        34        27        20        23        32        32        32        18        20 
dram[2]:        30        24        19        15        45        36        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        14        28        18        41        44        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        19        21        39        41        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        17        19        37        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.100414  2.127216  2.096608  2.078708  2.179567  2.337734  2.218816  2.260638  2.202282  2.129424  2.140562  2.061047  2.294691  2.246269  2.250000  2.321429 
dram[1]:  2.097007  2.096608  2.108136  2.095432  2.215177  2.228089  2.181070  2.247863  2.170931  2.084646  2.084878  2.173428  2.263948  2.254237  2.319553  2.161123 
dram[2]:  2.163482  2.081883  2.115822  2.018358  2.361019  2.280130  2.228751  2.235979  2.170931  2.148785  2.154930  2.213471  2.267666  2.217989  2.241416  2.210245 
dram[3]:  2.106339  1.992110  2.140314  2.128074  2.288154  2.295011  2.218848  2.248941  2.103550  2.053089  2.141117  2.088063  2.357143  2.257235  2.164755  2.415225 
dram[4]:  2.094359  2.094069  2.026706  2.055666  2.234292  2.319520  2.175493  2.268944  2.120879  2.111888  2.107570  2.152594  2.244421  2.200418  2.204449  2.320796 
dram[5]:  2.027889  2.048096  2.073367  2.053625  2.291892  2.304957  2.205479  2.236097  2.119478  2.117064  2.050961  2.123876  2.239661  2.161389  2.359818  2.209850 
average row locality = 201336/92486 = 2.176935
average row locality_1 = 90190/44422 = 2.030300
average row locality_2 = 57059/23944 = 2.383019
average row locality_3 = 54087/24120 = 2.242413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1097      1113      1089      1102      1142      1147      1119      1138      1144      1125      1143      1144      1135      1135      1129      1116 
dram[1]:      1101      1110      1092      1109      1152      1145      1135      1123      1147      1133      1152      1148      1138      1145      1111      1112 
dram[2]:      1111      1101      1096      1118      1157      1133      1135      1134      1131      1144      1146      1150      1141      1126      1127      1113 
dram[3]:      1121      1093      1086      1119      1172      1147      1137      1132      1149      1134      1127      1144      1143      1135      1108      1128 
dram[4]:      1112      1111      1092      1107      1133      1160      1111      1137      1136      1134      1134      1131      1141      1136      1117      1122 
dram[5]:      1103      1110      1112      1115      1149      1169      1117      1139      1131      1150      1148      1139      1135      1143      1104      1104 
total reads: 108291
bank skew: 1172/1086 = 1.08
chip skew: 18075/18014 = 1.00
number of total write accesses:
dram[0]:       932       927       951       958       970       978       980       987       979       981       989       983       983       972       968       964 
dram[1]:       931       930       955       955       979       965       985       981       974       985       985       995       972       983       965       967 
dram[2]:       927       933       950       971       975       967       989       979       990       979       996       986       977       970       962       958 
dram[3]:       939       927       958       958       972       969       982       991       984       993       982       990       969       971       968       966 
dram[4]:       930       937       957       961       965       967       984       989       987       980       982       985       971       972       964       976 
dram[5]:       933       934       951       953       971       970       976       992       980       984       985       987       977       973       975       960 
total reads: 93045
bank skew: 996/927 = 1.07
chip skew: 15519/15501 = 1.00
average mf latency per bank:
dram[0]:        508       493       471       476       522       539       518       520       491       495       496       495       481       480       497       514
dram[1]:        493       493       471       490       520       540       509       528       484       498       486       493       490       490       498       521
dram[2]:        511       501       485       486       542       549       532       528       502       504       510       501       499       486       519       523
dram[3]:        497       468       484       471       530       524       528       512       492       489       502       485       495       473       521       506
dram[4]:        494       479       462       469       532       531       520       505       491       492       490       490       466       473       511       500
dram[5]:        510       491       491       484       553       544       529       506       513       498       512       493       502       480       531       526
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=135061 n_act=15324 n_pre=15308 n_req=22879 n_req_1=4379 n_req_2=9574 n_req_3=8926 n_rd=36036 n_write=30180 bw_util=0.3875 bw_util_1=0.06842 bw_util_2=0.1651 bw_util_3=0.154 blp=8.393890 blp_1= 2.357797 blp_2= 2.937743 blp_3= 2.873771
 n_activity=200345 dram_eff=0.4486 dram_eff_1=0.0792 dram_eff_2=0.1912 dram_eff_3=0.1782
bk0: 2194a 136895i bk1: 2226a 135208i bk2: 2178a 135928i bk3: 2204a 133279i bk4: 2284a 126893i bk5: 2294a 124790i bk6: 2238a 123489i bk7: 2276a 123171i bk8: 2288a 138699i bk9: 2250a 132196i bk10: 2286a 129112i bk11: 2288a 126051i bk12: 2270a 129992i bk13: 2270a 126728i bk14: 2258a 123678i bk15: 2232a 121927i 
bw_dist = 0.068	0.165	0.154	0.476	0.136
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5499
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134715 n_act=15452 n_pre=15436 n_req=22919 n_req_1=4368 n_req_2=9503 n_req_3=9048 n_rd=36106 n_write=30200 bw_util=0.3883 bw_util_1=0.06832 bw_util_2=0.1639 bw_util_3=0.1561 blp=8.429498 blp_1= 2.329178 blp_2= 2.938828 blp_3= 2.867898
 n_activity=200055 dram_eff=0.4501 dram_eff_1=0.0792 dram_eff_2=0.19 dram_eff_3=0.1809
bk0: 2202a 137041i bk1: 2220a 135476i bk2: 2184a 136505i bk3: 2218a 130876i bk4: 2304a 128641i bk5: 2290a 122289i bk6: 2270a 123844i bk7: 2246a 123323i bk8: 2294a 135739i bk9: 2266a 130678i bk10: 2304a 128786i bk11: 2296a 127108i bk12: 2276a 128766i bk13: 2290a 127067i bk14: 2222a 124535i bk15: 2224a 122350i 
bw_dist = 0.068	0.164	0.156	0.474	0.137
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5858
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134944 n_act=15315 n_pre=15299 n_req=22910 n_req_1=4340 n_req_2=9552 n_req_3=9018 n_rd=36126 n_write=30225 bw_util=0.3883 bw_util_1=0.06802 bw_util_2=0.1648 bw_util_3=0.1555 blp=8.418884 blp_1= 2.303128 blp_2= 2.956182 blp_3= 2.886638
 n_activity=200111 dram_eff=0.45 dram_eff_1=0.07883 dram_eff_2=0.1909 dram_eff_3=0.1803
bk0: 2222a 135784i bk1: 2202a 133562i bk2: 2192a 136837i bk3: 2236a 130031i bk4: 2314a 125840i bk5: 2266a 126320i bk6: 2270a 123580i bk7: 2268a 123411i bk8: 2262a 135047i bk9: 2288a 132054i bk10: 2292a 128378i bk11: 2300a 127484i bk12: 2282a 130377i bk13: 2252a 128284i bk14: 2254a 124858i bk15: 2226a 121315i 
bw_dist = 0.068	0.165	0.156	0.475	0.137
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5714
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134765 n_act=15393 n_pre=15377 n_req=22962 n_req_1=4372 n_req_2=9566 n_req_3=9024 n_rd=36150 n_write=30224 bw_util=0.389 bw_util_1=0.06839 bw_util_2=0.165 bw_util_3=0.1556 blp=8.396005 blp_1= 2.340011 blp_2= 2.933712 blp_3= 2.872028
 n_activity=200390 dram_eff=0.4502 dram_eff_1=0.07915 dram_eff_2=0.1909 dram_eff_3=0.1801
bk0: 2242a 137621i bk1: 2186a 136455i bk2: 2172a 137047i bk3: 2238a 131944i bk4: 2344a 127679i bk5: 2294a 123559i bk6: 2274a 124220i bk7: 2264a 120958i bk8: 2298a 133702i bk9: 2268a 133340i bk10: 2254a 132248i bk11: 2288a 125151i bk12: 2286a 128764i bk13: 2270a 128749i bk14: 2216a 122412i bk15: 2256a 120885i 
bw_dist = 0.068	0.165	0.156	0.475	0.136
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5604
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134786 n_act=15462 n_pre=15446 n_req=22848 n_req_1=4387 n_req_2=9463 n_req_3=8998 n_rd=36028 n_write=30187 bw_util=0.387 bw_util_1=0.06854 bw_util_2=0.1632 bw_util_3=0.1552 blp=8.415433 blp_1= 2.337109 blp_2= 2.936260 blp_3= 2.902072
 n_activity=200211 dram_eff=0.4482 dram_eff_1=0.07939 dram_eff_2=0.1891 dram_eff_3=0.1798
bk0: 2224a 136936i bk1: 2222a 132376i bk2: 2184a 134891i bk3: 2214a 133217i bk4: 2266a 127470i bk5: 2320a 125630i bk6: 2222a 122775i bk7: 2274a 120721i bk8: 2272a 134330i bk9: 2268a 133236i bk10: 2268a 132724i bk11: 2262a 129038i bk12: 2282a 131886i bk13: 2272a 127261i bk14: 2234a 122609i bk15: 2244a 122499i 
bw_dist = 0.069	0.163	0.155	0.476	0.137
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5598
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231909 n_nop=134527 n_act=15541 n_pre=15525 n_req=22971 n_req_1=4381 n_req_2=9512 n_req_3=9078 n_rd=36136 n_write=30180 bw_util=0.3891 bw_util_1=0.06848 bw_util_2=0.1641 bw_util_3=0.1566 blp=8.414275 blp_1= 2.383996 blp_2= 2.930242 blp_3= 2.898281
 n_activity=200274 dram_eff=0.4506 dram_eff_1=0.07929 dram_eff_2=0.19 dram_eff_3=0.1813
bk0: 2206a 134467i bk1: 2220a 133236i bk2: 2224a 134189i bk3: 2230a 131800i bk4: 2298a 127637i bk5: 2338a 122632i bk6: 2234a 127551i bk7: 2278a 118983i bk8: 2262a 136397i bk9: 2300a 131606i bk10: 2296a 128908i bk11: 2278a 129062i bk12: 2270a 128082i bk13: 2286a 127235i bk14: 2208a 126558i bk15: 2208a 121236i 
bw_dist = 0.068	0.164	0.157	0.474	0.136
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15805, Miss = 8998, Miss_rate = 0.569, Pending_hits = 365, Reservation_fails = 1399
L2_cache_bank[1]: Access = 15879, Miss = 9020, Miss_rate = 0.568, Pending_hits = 357, Reservation_fails = 3486
L2_cache_bank[2]: Access = 15826, Miss = 9028, Miss_rate = 0.570, Pending_hits = 352, Reservation_fails = 988
L2_cache_bank[3]: Access = 15872, Miss = 9025, Miss_rate = 0.569, Pending_hits = 343, Reservation_fails = 3717
L2_cache_bank[4]: Access = 16107, Miss = 9044, Miss_rate = 0.561, Pending_hits = 346, Reservation_fails = 3201
L2_cache_bank[5]: Access = 15903, Miss = 9020, Miss_rate = 0.567, Pending_hits = 343, Reservation_fails = 4956
L2_cache_bank[6]: Access = 16100, Miss = 9043, Miss_rate = 0.562, Pending_hits = 366, Reservation_fails = 1990
L2_cache_bank[7]: Access = 15940, Miss = 9032, Miss_rate = 0.567, Pending_hits = 366, Reservation_fails = 3595
L2_cache_bank[8]: Access = 16190, Miss = 8976, Miss_rate = 0.554, Pending_hits = 376, Reservation_fails = 5099
L2_cache_bank[9]: Access = 16301, Miss = 9038, Miss_rate = 0.554, Pending_hits = 372, Reservation_fails = 4605
L2_cache_bank[10]: Access = 16367, Miss = 8999, Miss_rate = 0.550, Pending_hits = 386, Reservation_fails = 3391
L2_cache_bank[11]: Access = 16349, Miss = 9069, Miss_rate = 0.555, Pending_hits = 398, Reservation_fails = 3050
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15805, Miss = 8998 (0.569), PendingHit = 365 (0.0231)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15879, Miss = 9020 (0.568), PendingHit = 357 (0.0225)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15826, Miss = 9028 (0.57), PendingHit = 352 (0.0222)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15872, Miss = 9025 (0.569), PendingHit = 343 (0.0216)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16107, Miss = 9044 (0.561), PendingHit = 346 (0.0215)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15903, Miss = 9020 (0.567), PendingHit = 343 (0.0216)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16100, Miss = 9043 (0.562), PendingHit = 366 (0.0227)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15940, Miss = 9032 (0.567), PendingHit = 366 (0.023)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16190, Miss = 8976 (0.554), PendingHit = 376 (0.0232)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16301, Miss = 9038 (0.554), PendingHit = 372 (0.0228)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16367, Miss = 8999 (0.55), PendingHit = 386 (0.0236)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16349, Miss = 9069 (0.555), PendingHit = 398 (0.0243)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.451
Stream 2: L2 Cache Miss Rate = 0.588
Stream 3: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 25885
Stream 1: Misses  = 11663
Stream 2: Accesses  = 83460
Stream 2: Misses  = 49103
Stream 3: Accesses  = 109179
Stream 3: Misses  = 59189
Stream 1+2: Accesses  = 109345
Stream 1+2: Misses  = 60766
Stream 1+2+3: Accesses  = 218524
Stream 1+2+3: Misses  = 119955
Total Accesses  = 192639
MPKI-CORES
CORE_L2MPKI_0	0.100
CORE_L2MPKI_1	0.095
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.097
CORE_L2MPKI_4	0.098
CORE_L2MPKI_5	0.092
CORE_L2MPKI_6	0.094
CORE_L2MPKI_7	0.093
CORE_L2MPKI_8	0.093
CORE_L2MPKI_9	0.093
CORE_L2MPKI_10	0.092
CORE_L2MPKI_11	0.093
CORE_L2MPKI_12	0.092
CORE_L2MPKI_13	0.092
CORE_L2MPKI_14	0.089
CORE_L2MPKI_15	0.091
CORE_L2MPKI_16	0.095
CORE_L2MPKI_17	0.094
CORE_L2MPKI_18	0.091
CORE_L2MPKI_19	0.092
CORE_L2MPKI_20	1.276
CORE_L2MPKI_21	1.341
CORE_L2MPKI_22	1.324
CORE_L2MPKI_23	1.304
CORE_L2MPKI_24	1.305
CORE_L2MPKI_25	1.322
CORE_L2MPKI_26	1.332
CORE_L2MPKI_27	1.304
CORE_L2MPKI_28	1.322
CORE_L2MPKI_29	1.306
CORE_L2MPKI_30	1.301
CORE_L2MPKI_31	1.276
CORE_L2MPKI_32	1.256
CORE_L2MPKI_33	1.283
CORE_L2MPKI_34	1.306
CORE_L2MPKI_35	1.279
CORE_L2MPKI_36	1.288
CORE_L2MPKI_37	1.285
CORE_L2MPKI_38	1.287
CORE_L2MPKI_39	1.255
CORE_L2MPKI_40	1.256
CORE_L2MPKI_41	1.211
CORE_L2MPKI_42	1.238
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.266
CORE_L2MPKI_45	1.247
CORE_L2MPKI_46	1.254
CORE_L2MPKI_47	1.286
CORE_L2MPKI_48	1.261
CORE_L2MPKI_49	1.246
CORE_L2MPKI_50	1.252
CORE_L2MPKI_51	1.278
CORE_L2MPKI_52	1.245
CORE_L2MPKI_53	1.285
CORE_L2MPKI_54	1.279
CORE_L2MPKI_55	1.265
CORE_L2MPKI_56	1.262
CORE_L2MPKI_57	1.235
CORE_L2MPKI_58	1.266
CORE_L2MPKI_59	1.238
Avg_MPKI_Stream1= 0.094
Avg_MPKI_Stream2= 1.298
Avg_MPKI_Stream3= 1.257
MISSES-CORES
CORE_MISSES_0	631
CORE_MISSES_1	594
CORE_MISSES_2	597
CORE_MISSES_3	603
CORE_MISSES_4	603
CORE_MISSES_5	570
CORE_MISSES_6	579
CORE_MISSES_7	579
CORE_MISSES_8	587
CORE_MISSES_9	574
CORE_MISSES_10	576
CORE_MISSES_11	578
CORE_MISSES_12	577
CORE_MISSES_13	571
CORE_MISSES_14	556
CORE_MISSES_15	564
CORE_MISSES_16	590
CORE_MISSES_17	586
CORE_MISSES_18	571
CORE_MISSES_19	577
CORE_MISSES_20	2433
CORE_MISSES_21	2478
CORE_MISSES_22	2506
CORE_MISSES_23	2487
CORE_MISSES_24	2488
CORE_MISSES_25	2501
CORE_MISSES_26	2521
CORE_MISSES_27	2641
CORE_MISSES_28	2462
CORE_MISSES_29	2433
CORE_MISSES_30	2442
CORE_MISSES_31	2414
CORE_MISSES_32	2433
CORE_MISSES_33	2503
CORE_MISSES_34	2433
CORE_MISSES_35	2325
CORE_MISSES_36	2343
CORE_MISSES_37	2431
CORE_MISSES_38	2417
CORE_MISSES_39	2412
CORE_MISSES_40	2395
CORE_MISSES_41	2471
CORE_MISSES_42	2407
CORE_MISSES_43	2377
CORE_MISSES_44	2395
CORE_MISSES_45	2470
CORE_MISSES_46	2481
CORE_MISSES_47	2358
CORE_MISSES_48	2499
CORE_MISSES_49	2355
CORE_MISSES_50	2387
CORE_MISSES_51	2400
CORE_MISSES_52	2301
CORE_MISSES_53	2336
CORE_MISSES_54	2335
CORE_MISSES_55	2263
CORE_MISSES_56	2295
CORE_MISSES_57	2337
CORE_MISSES_58	2340
CORE_MISSES_59	2324
L2_MISSES = 108292
L2_total_cache_accesses = 192639
L2_total_cache_misses = 108292
L2_total_cache_miss_rate = 0.5621
L2_total_cache_pending_hits = 4370
L2_total_cache_reservation_fails = 39477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1940
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 216
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7455
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 385
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 190
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13589
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=571863
icnt_total_pkts_simt_to_mem=569536
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     717.3651
gpu_ipc_2 =     214.7858
gpu_ipc_3 =     214.7868
gpu_tot_sim_cycle_stream_1 = 211461
gpu_tot_sim_cycle_stream_2 = 211450
gpu_tot_sim_cycle_stream_3 = 211449
gpu_sim_insn_1 = 151694733
gpu_sim_insn_2 = 45416448
gpu_sim_insn_3 = 45416448
gpu_sim_cycle = 211462
gpu_sim_insn = 242527629
gpu_ipc =    1146.9088
gpu_tot_sim_cycle = 211462
gpu_tot_sim_insn = 242527629
gpu_tot_ipc =    1146.9088
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 750706
gpu_stall_icnt2sh    = 128209
gpu_total_sim_rate=366910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4069508
	L1I_total_cache_misses = 71852
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36355
L1D_cache:
	L1D_cache_core[0]: Access = 1224, Miss = 1170, Miss_rate = 0.956, Pending_hits = 45, Reservation_fails = 5565
	L1D_cache_core[1]: Access = 1208, Miss = 1173, Miss_rate = 0.971, Pending_hits = 34, Reservation_fails = 8887
	L1D_cache_core[2]: Access = 1170, Miss = 1126, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 8707
	L1D_cache_core[3]: Access = 1168, Miss = 1119, Miss_rate = 0.958, Pending_hits = 37, Reservation_fails = 9318
	L1D_cache_core[4]: Access = 1208, Miss = 1157, Miss_rate = 0.958, Pending_hits = 40, Reservation_fails = 9532
	L1D_cache_core[5]: Access = 1208, Miss = 1166, Miss_rate = 0.965, Pending_hits = 30, Reservation_fails = 9716
	L1D_cache_core[6]: Access = 1216, Miss = 1168, Miss_rate = 0.961, Pending_hits = 36, Reservation_fails = 10820
	L1D_cache_core[7]: Access = 1184, Miss = 1137, Miss_rate = 0.960, Pending_hits = 30, Reservation_fails = 10396
	L1D_cache_core[8]: Access = 1168, Miss = 1114, Miss_rate = 0.954, Pending_hits = 44, Reservation_fails = 7416
	L1D_cache_core[9]: Access = 1192, Miss = 1146, Miss_rate = 0.961, Pending_hits = 32, Reservation_fails = 9330
	L1D_cache_core[10]: Access = 1168, Miss = 1127, Miss_rate = 0.965, Pending_hits = 29, Reservation_fails = 11031
	L1D_cache_core[11]: Access = 1160, Miss = 1134, Miss_rate = 0.978, Pending_hits = 17, Reservation_fails = 12305
	L1D_cache_core[12]: Access = 1176, Miss = 1139, Miss_rate = 0.969, Pending_hits = 30, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 1208, Miss = 1168, Miss_rate = 0.967, Pending_hits = 32, Reservation_fails = 10218
	L1D_cache_core[14]: Access = 1184, Miss = 1139, Miss_rate = 0.962, Pending_hits = 35, Reservation_fails = 8616
	L1D_cache_core[15]: Access = 1216, Miss = 1171, Miss_rate = 0.963, Pending_hits = 34, Reservation_fails = 11775
	L1D_cache_core[16]: Access = 1216, Miss = 1163, Miss_rate = 0.956, Pending_hits = 46, Reservation_fails = 9234
	L1D_cache_core[17]: Access = 1200, Miss = 1140, Miss_rate = 0.950, Pending_hits = 41, Reservation_fails = 6866
	L1D_cache_core[18]: Access = 1176, Miss = 1132, Miss_rate = 0.963, Pending_hits = 33, Reservation_fails = 11326
	L1D_cache_core[19]: Access = 1168, Miss = 1128, Miss_rate = 0.966, Pending_hits = 32, Reservation_fails = 8499
	L1D_cache_core[20]: Access = 4992, Miss = 3921, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 33759
	L1D_cache_core[21]: Access = 4832, Miss = 3840, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33888
	L1D_cache_core[22]: Access = 4928, Miss = 3951, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 36241
	L1D_cache_core[23]: Access = 4960, Miss = 3944, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 36154
	L1D_cache_core[24]: Access = 4928, Miss = 3923, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 41495
	L1D_cache_core[25]: Access = 4992, Miss = 3964, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 38033
	L1D_cache_core[26]: Access = 4928, Miss = 3882, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 35476
	L1D_cache_core[27]: Access = 5248, Miss = 4158, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33170
	L1D_cache_core[28]: Access = 4800, Miss = 3807, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 30720
	L1D_cache_core[29]: Access = 4800, Miss = 3779, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[30]: Access = 4864, Miss = 3863, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 33359
	L1D_cache_core[31]: Access = 4896, Miss = 3881, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35068
	L1D_cache_core[32]: Access = 4960, Miss = 3989, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 39548
	L1D_cache_core[33]: Access = 5024, Miss = 3985, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 33795
	L1D_cache_core[34]: Access = 4864, Miss = 3860, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32618
	L1D_cache_core[35]: Access = 4704, Miss = 3702, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 35896
	L1D_cache_core[36]: Access = 4704, Miss = 3734, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 35864
	L1D_cache_core[37]: Access = 4864, Miss = 3870, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 37626
	L1D_cache_core[38]: Access = 4896, Miss = 3891, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33533
	L1D_cache_core[39]: Access = 5120, Miss = 4031, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32470
	L1D_cache_core[40]: Access = 4960, Miss = 3992, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 32568
	L1D_cache_core[41]: Access = 5184, Miss = 4228, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 36684
	L1D_cache_core[42]: Access = 5120, Miss = 4099, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 36293
	L1D_cache_core[43]: Access = 4928, Miss = 3946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 37453
	L1D_cache_core[44]: Access = 4928, Miss = 3932, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 33853
	L1D_cache_core[45]: Access = 5056, Miss = 4051, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 32278
	L1D_cache_core[46]: Access = 5056, Miss = 4047, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33467
	L1D_cache_core[47]: Access = 4736, Miss = 3817, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 35795
	L1D_cache_core[48]: Access = 5120, Miss = 4102, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35585
	L1D_cache_core[49]: Access = 4896, Miss = 3936, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 33526
	L1D_cache_core[50]: Access = 4992, Miss = 3952, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33153
	L1D_cache_core[51]: Access = 4928, Miss = 3909, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35020
	L1D_cache_core[52]: Access = 4864, Miss = 3926, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 34243
	L1D_cache_core[53]: Access = 4704, Miss = 3713, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 34146
	L1D_cache_core[54]: Access = 4800, Miss = 3821, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 33313
	L1D_cache_core[55]: Access = 4672, Miss = 3729, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 37605
	L1D_cache_core[56]: Access = 4736, Miss = 3747, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 34394
	L1D_cache_core[57]: Access = 4960, Miss = 3954, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34128
	L1D_cache_core[58]: Access = 4832, Miss = 3871, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35090
	L1D_cache_core[59]: Access = 4832, Miss = 3830, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 34543
	L1D_total_cache_accesses = 220426
	L1D_total_cache_misses = 179494
	L1D_total_cache_miss_rate = 0.8143
	L1D_total_cache_pending_hits = 695
	L1D_total_cache_reservation_fails = 1582365
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 116187
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0165
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2267038
	L1T_total_cache_misses = 2765
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2264273
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 357034
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114275
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2264273
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1225331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3997656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71852
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17424, 16380, 17295, 16141, 17177, 15972, 17361, 16277, 16710, 15494, 15821, 14765, 15217, 14234, 15207, 14215, 
gpgpu_n_tot_thrd_icount = 253263712
gpgpu_n_tot_w_icount = 7914491
gpgpu_n_stall_shd_mem = 3663962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 101239
gpgpu_n_mem_write_global = 118286
gpgpu_n_mem_texture = 2765
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3161072
gpgpu_n_store_insn = 3364654
gpgpu_n_shmem_insn = 25149406
gpgpu_n_tex_insn = 7640040
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 944374
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7191
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1598033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3284301	W0_Idle:2535548	W0_Scoreboard:11640734	W1:0	W2:5230	W3:15550	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132329	W29:1309219	W30:0	W31:0	W32:5394511
Warp Occupancy Distribution:
Stall:1265750	W0_Idle:228127	W0_Scoreboard:1888274	W1:0	W2:5230	W3:15550	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132329	W29:1309219	W30:0	W31:0	W32:2555983
Warp Occupancy Distribution:
Stall:1002529	W0_Idle:1215308	W0_Scoreboard:4821379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1419264
warp_utilization0: 0.311910
warp_utilization1: 0.600147
warp_utilization2: 0.167792
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 809912 {8:101239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15511312 {40:3573,72:3634,136:111079,}
traffic_breakdown_coretomem[INST_ACC_R] = 79656 {8:9957,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22120 {8:2765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13768504 {136:101239,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946288 {8:118286,}
traffic_breakdown_memtocore[INST_ACC_R] = 1351160 {136:9935,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 376040 {136:2765,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 544 
averagemflatency_1 = 595 
averagemflatency_2= 533 
averagemflatency_3 = 542 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 211461 
mrq_lat_table:74267 	4551 	6966 	11667 	28267 	39859 	46117 	26125 	5966 	596 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	460 	412 	402 	29160 	85047 	93271 	13454 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44272 	21525 	19130 	29129 	64391 	43189 	9865 	823 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48857 	53153 	2077 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	47605 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	49 	130 	215 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        18        44        42        26        34        27        20        23        32        32        32        23        20 
dram[2]:        30        24        19        18        45        37        18        22        25        18        24        27        32        32        28        22 
dram[3]:        22        17        28        18        41        44        24        23        19        19        29        25        32        32        25        26 
dram[4]:        22        26        19        21        39        41        26        24        18        21        30        31        32        32        26        34 
dram[5]:        24        24        17        19        42        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087315  2.140336  2.127946  2.102564  2.239648  2.425874  2.229407  2.218118  2.179422  2.155216  2.140691  2.081616  2.287263  2.316985  2.247378  2.292419 
dram[1]:  2.115288  2.091954  2.160441  2.128952  2.258348  2.288014  2.189446  2.231111  2.163713  2.107527  2.068938  2.173504  2.244464  2.287500  2.288669  2.184233 
dram[2]:  2.155216  2.077299  2.158206  2.026877  2.418627  2.336397  2.212971  2.192541  2.187285  2.169062  2.149493  2.218723  2.295229  2.260908  2.220870  2.207826 
dram[3]:  2.139399  2.051780  2.162415  2.161889  2.309205  2.350685  2.229075  2.251117  2.122618  2.098119  2.146883  2.095199  2.365672  2.261333  2.215840  2.352941 
dram[4]:  2.069162  2.103533  2.036978  2.078240  2.288043  2.400930  2.173310  2.240000  2.154362  2.132500  2.098170  2.158798  2.280072  2.205882  2.209201  2.340951 
dram[5]:  2.072712  2.097302  2.112490  2.092623  2.319457  2.360909  2.208443  2.261989  2.123128  2.099755  2.069558  2.148557  2.273703  2.180723  2.328755  2.233069 
average row locality = 244383/111476 = 2.192248
average row locality_1 = 110579/53781 = 2.056098
average row locality_2 = 68784/28816 = 2.387007
average row locality_3 = 65020/28879 = 2.251463
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1359      1378      1343      1353      1373      1386      1337      1345      1371      1349      1350      1341      1342      1358      1379      1363 
dram[1]:      1359      1377      1352      1372      1388      1383      1352      1335      1373      1355      1362      1353      1350      1365      1363      1364 
dram[2]:      1369      1372      1359      1368      1395      1367      1347      1352      1351      1372      1350      1355      1354      1347      1377      1363 
dram[3]:      1383      1360      1345      1377      1406      1397      1353      1342      1373      1362      1331      1343      1353      1351      1362      1381 
dram[4]:      1374      1376      1345      1359      1358      1402      1324      1345      1363      1365      1334      1332      1355      1357      1363      1371 
dram[5]:      1360      1384      1368      1376      1388      1411      1339      1357      1361      1373      1346      1348      1347      1354      1351      1356 
total reads: 130689
bank skew: 1411/1324 = 1.07
chip skew: 21819/21723 = 1.00
number of total write accesses:
dram[0]:      1175      1169      1185      1189      1169      1183      1180      1177      1192      1192      1191      1184      1190      1193      1192      1177 
dram[1]:      1173      1171      1193      1187      1182      1175      1179      1175      1191      1193      1189      1190      1184      1197      1182      1185 
dram[2]:      1172      1181      1192      1196      1176      1175      1178      1176      1195      1194      1195      1181      1196      1192      1177      1176 
dram[3]:      1180      1176      1198      1187      1178      1177      1177      1177      1189      1204      1183      1188      1183      1193      1184      1179 
dram[4]:      1169      1184      1189      1191      1168      1179      1184      1175      1205      1194      1188      1183      1185      1193      1182      1190 
dram[5]:      1177      1181      1186      1177      1175      1186      1172      1190      1191      1195      1183      1183      1195      1180      1192      1183 
total reads: 113694
bank skew: 1205/1168 = 1.03
chip skew: 18959/18938 = 1.00
average mf latency per bank:
dram[0]:        490       486       463       472       507       529       503       511       478       490       488       494       478       482       490       513
dram[1]:        485       489       468       483       513       529       506       519       480       495       485       493       491       495       501       519
dram[2]:        488       488       470       479       520       533       516       514       488       493       497       497       488       486       504       514
dram[3]:        481       465       470       469       511       517       511       508       482       488       492       486       490       478       509       505
dram[4]:        483       474       457       472       519       519       506       505       482       487       484       491       468       479       504       503
dram[5]:        499       476       480       476       538       527       516       495       502       489       503       491       495       480       521       517
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161898 n_act=18477 n_pre=18461 n_req=27703 n_req_1=5479 n_req_2=11514 n_req_3=10710 n_rd=43454 n_write=36839 bw_util=0.3896 bw_util_1=0.07109 bw_util_2=0.165 bw_util_3=0.1535 blp=8.404691 blp_1= 2.304740 blp_2= 2.932496 blp_3= 2.885439
 n_activity=242574 dram_eff=0.4483 dram_eff_1=0.0818 dram_eff_2=0.1899 dram_eff_3=0.1766
bk0: 2718a 160980i bk1: 2756a 159381i bk2: 2686a 160017i bk3: 2706a 158263i bk4: 2746a 153645i bk5: 2772a 150862i bk6: 2674a 148889i bk7: 2690a 149522i bk8: 2742a 164812i bk9: 2698a 158282i bk10: 2700a 155841i bk11: 2682a 152651i bk12: 2684a 157569i bk13: 2716a 151927i bk14: 2758a 146327i bk15: 2726a 143806i 
bw_dist = 0.071	0.165	0.153	0.479	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7269
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161355 n_act=18657 n_pre=18641 n_req=27826 n_req_1=5457 n_req_2=11483 n_req_3=10886 n_rd=43606 n_write=36870 bw_util=0.3914 bw_util_1=0.07088 bw_util_2=0.1646 bw_util_3=0.156 blp=8.451622 blp_1= 2.274110 blp_2= 2.936825 blp_3= 2.879436
 n_activity=242566 dram_eff=0.4504 dram_eff_1=0.08156 dram_eff_2=0.1894 dram_eff_3=0.1795
bk0: 2718a 162395i bk1: 2754a 158559i bk2: 2704a 162177i bk3: 2744a 154689i bk4: 2776a 153411i bk5: 2766a 146418i bk6: 2704a 150801i bk7: 2670a 149619i bk8: 2746a 161420i bk9: 2710a 156563i bk10: 2724a 154972i bk11: 2706a 153756i bk12: 2700a 153588i bk13: 2730a 152428i bk14: 2726a 146794i bk15: 2728a 144138i 
bw_dist = 0.071	0.165	0.156	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7325
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161629 n_act=18508 n_pre=18492 n_req=27783 n_req_1=5435 n_req_2=11518 n_req_3=10830 n_rd=43596 n_write=36904 bw_util=0.391 bw_util_1=0.07072 bw_util_2=0.1651 bw_util_3=0.1552 blp=8.436800 blp_1= 2.252532 blp_2= 2.954268 blp_3= 2.896241
 n_activity=242600 dram_eff=0.4498 dram_eff_1=0.08137 dram_eff_2=0.1899 dram_eff_3=0.1786
bk0: 2738a 160012i bk1: 2744a 155922i bk2: 2718a 160138i bk3: 2736a 153397i bk4: 2790a 152174i bk5: 2734a 151014i bk6: 2694a 151164i bk7: 2704a 148443i bk8: 2702a 162542i bk9: 2744a 157855i bk10: 2700a 155465i bk11: 2710a 154769i bk12: 2708a 156171i bk13: 2694a 152357i bk14: 2754a 148561i bk15: 2726a 145082i 
bw_dist = 0.071	0.165	0.155	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7221
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161609 n_act=18507 n_pre=18491 n_req=27863 n_req_1=5471 n_req_2=11542 n_req_3=10850 n_rd=43638 n_write=36884 bw_util=0.392 bw_util_1=0.07108 bw_util_2=0.1654 bw_util_3=0.1555 blp=8.431187 blp_1= 2.274815 blp_2= 2.945652 blp_3= 2.875329
 n_activity=242496 dram_eff=0.4512 dram_eff_1=0.08182 dram_eff_2=0.1904 dram_eff_3=0.179
bk0: 2766a 161560i bk1: 2720a 160882i bk2: 2690a 160936i bk3: 2754a 155691i bk4: 2812a 152531i bk5: 2794a 147271i bk6: 2706a 151058i bk7: 2684a 146909i bk8: 2746a 160117i bk9: 2724a 159021i bk10: 2662a 158707i bk11: 2686a 151540i bk12: 2706a 154744i bk13: 2702a 154777i bk14: 2724a 145471i bk15: 2762a 143614i 
bw_dist = 0.071	0.165	0.155	0.477	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.709
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161519 n_act=18650 n_pre=18634 n_req=27676 n_req_1=5480 n_req_2=11416 n_req_3=10780 n_rd=43446 n_write=36880 bw_util=0.3892 bw_util_1=0.07109 bw_util_2=0.1636 bw_util_3=0.1545 blp=8.428142 blp_1= 2.274184 blp_2= 2.927893 blp_3= 2.905784
 n_activity=242245 dram_eff=0.4484 dram_eff_1=0.08192 dram_eff_2=0.1885 dram_eff_3=0.178
bk0: 2748a 160581i bk1: 2752a 157339i bk2: 2690a 160071i bk3: 2718a 158022i bk4: 2716a 154512i bk5: 2804a 150734i bk6: 2648a 148298i bk7: 2690a 147130i bk8: 2726a 161219i bk9: 2730a 158731i bk10: 2668a 159332i bk11: 2664a 155655i bk12: 2710a 158095i bk13: 2714a 152211i bk14: 2726a 145784i bk15: 2742a 145263i 
bw_dist = 0.071	0.164	0.154	0.479	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7379
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161292 n_act=18678 n_pre=18662 n_req=27881 n_req_1=5485 n_req_2=11468 n_req_3=10928 n_rd=43638 n_write=36859 bw_util=0.3921 bw_util_1=0.0712 bw_util_2=0.1643 bw_util_3=0.1566 blp=8.439672 blp_1= 2.318105 blp_2= 2.933987 blp_3= 2.913117
 n_activity=242755 dram_eff=0.4509 dram_eff_1=0.08187 dram_eff_2=0.189 dram_eff_3=0.1801
bk0: 2720a 159224i bk1: 2768a 156939i bk2: 2736a 157917i bk3: 2752a 154907i bk4: 2776a 152693i bk5: 2822a 147194i bk6: 2678a 153464i bk7: 2714a 144853i bk8: 2722a 162250i bk9: 2746a 156968i bk10: 2692a 156376i bk11: 2696a 154825i bk12: 2694a 154155i bk13: 2708a 153742i bk14: 2702a 149643i bk15: 2712a 143496i 
bw_dist = 0.071	0.164	0.157	0.478	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19032, Miss = 10854, Miss_rate = 0.570, Pending_hits = 442, Reservation_fails = 1655
L2_cache_bank[1]: Access = 19141, Miss = 10873, Miss_rate = 0.568, Pending_hits = 454, Reservation_fails = 3902
L2_cache_bank[2]: Access = 19071, Miss = 10899, Miss_rate = 0.571, Pending_hits = 434, Reservation_fails = 1175
L2_cache_bank[3]: Access = 19117, Miss = 10904, Miss_rate = 0.570, Pending_hits = 432, Reservation_fails = 4102
L2_cache_bank[4]: Access = 19445, Miss = 10902, Miss_rate = 0.561, Pending_hits = 431, Reservation_fails = 3528
L2_cache_bank[5]: Access = 19153, Miss = 10896, Miss_rate = 0.569, Pending_hits = 434, Reservation_fails = 6059
L2_cache_bank[6]: Access = 19460, Miss = 10906, Miss_rate = 0.560, Pending_hits = 454, Reservation_fails = 2162
L2_cache_bank[7]: Access = 19167, Miss = 10913, Miss_rate = 0.569, Pending_hits = 455, Reservation_fails = 3970
L2_cache_bank[8]: Access = 19558, Miss = 10816, Miss_rate = 0.553, Pending_hits = 469, Reservation_fails = 5401
L2_cache_bank[9]: Access = 19637, Miss = 10907, Miss_rate = 0.555, Pending_hits = 457, Reservation_fails = 5484
L2_cache_bank[10]: Access = 19791, Miss = 10860, Miss_rate = 0.549, Pending_hits = 473, Reservation_fails = 4100
L2_cache_bank[11]: Access = 19753, Miss = 10959, Miss_rate = 0.555, Pending_hits = 495, Reservation_fails = 4005
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19032, Miss = 10854 (0.57), PendingHit = 442 (0.0232)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19141, Miss = 10873 (0.568), PendingHit = 454 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19071, Miss = 10899 (0.571), PendingHit = 434 (0.0228)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19117, Miss = 10904 (0.57), PendingHit = 432 (0.0226)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19445, Miss = 10902 (0.561), PendingHit = 431 (0.0222)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19153, Miss = 10896 (0.569), PendingHit = 434 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19460, Miss = 10906 (0.56), PendingHit = 454 (0.0233)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19167, Miss = 10913 (0.569), PendingHit = 455 (0.0237)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19558, Miss = 10816 (0.553), PendingHit = 469 (0.024)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19637, Miss = 10907 (0.555), PendingHit = 457 (0.0233)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19791, Miss = 10860 (0.549), PendingHit = 473 (0.0239)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19753, Miss = 10959 (0.555), PendingHit = 495 (0.0251)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.454
Stream 2: L2 Cache Miss Rate = 0.590
Stream 3: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 32037
Stream 1: Misses  = 14529
Stream 2: Accesses  = 100144
Stream 2: Misses  = 59092
Stream 3: Accesses  = 132181
Stream 3: Misses  = 71597
Stream 1+2: Accesses  = 132181
Stream 1+2: Misses  = 73621
Stream 1+2+3: Accesses  = 264362
Stream 1+2+3: Misses  = 145218
Total Accesses  = 232325
MPKI-CORES
CORE_L2MPKI_0	0.101
CORE_L2MPKI_1	0.098
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.099
CORE_L2MPKI_4	0.100
CORE_L2MPKI_5	0.094
CORE_L2MPKI_6	0.096
CORE_L2MPKI_7	0.094
CORE_L2MPKI_8	0.096
CORE_L2MPKI_9	0.094
CORE_L2MPKI_10	0.096
CORE_L2MPKI_11	0.095
CORE_L2MPKI_12	0.096
CORE_L2MPKI_13	0.094
CORE_L2MPKI_14	0.092
CORE_L2MPKI_15	0.094
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.096
CORE_L2MPKI_18	0.095
CORE_L2MPKI_19	0.095
CORE_L2MPKI_20	1.287
CORE_L2MPKI_21	1.340
CORE_L2MPKI_22	1.322
CORE_L2MPKI_23	1.303
CORE_L2MPKI_24	1.312
CORE_L2MPKI_25	1.325
CORE_L2MPKI_26	1.335
CORE_L2MPKI_27	1.307
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.322
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.280
CORE_L2MPKI_32	1.264
CORE_L2MPKI_33	1.287
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.291
CORE_L2MPKI_36	1.303
CORE_L2MPKI_37	1.284
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.255
CORE_L2MPKI_40	1.263
CORE_L2MPKI_41	1.222
CORE_L2MPKI_42	1.229
CORE_L2MPKI_43	1.260
CORE_L2MPKI_44	1.268
CORE_L2MPKI_45	1.256
CORE_L2MPKI_46	1.260
CORE_L2MPKI_47	1.285
CORE_L2MPKI_48	1.263
CORE_L2MPKI_49	1.245
CORE_L2MPKI_50	1.243
CORE_L2MPKI_51	1.270
CORE_L2MPKI_52	1.246
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.272
CORE_L2MPKI_55	1.273
CORE_L2MPKI_56	1.258
CORE_L2MPKI_57	1.233
CORE_L2MPKI_58	1.257
CORE_L2MPKI_59	1.247
Avg_MPKI_Stream1= 0.096
Avg_MPKI_Stream2= 1.301
Avg_MPKI_Stream3= 1.257
MISSES-CORES
CORE_MISSES_0	772
CORE_MISSES_1	746
CORE_MISSES_2	721
CORE_MISSES_3	754
CORE_MISSES_4	751
CORE_MISSES_5	715
CORE_MISSES_6	721
CORE_MISSES_7	714
CORE_MISSES_8	735
CORE_MISSES_9	713
CORE_MISSES_10	731
CORE_MISSES_11	719
CORE_MISSES_12	728
CORE_MISSES_13	713
CORE_MISSES_14	696
CORE_MISSES_15	709
CORE_MISSES_16	727
CORE_MISSES_17	726
CORE_MISSES_18	718
CORE_MISSES_19	720
CORE_MISSES_20	2969
CORE_MISSES_21	2991
CORE_MISSES_22	3009
CORE_MISSES_23	2985
CORE_MISSES_24	2987
CORE_MISSES_25	3057
CORE_MISSES_26	3040
CORE_MISSES_27	3170
CORE_MISSES_28	2921
CORE_MISSES_29	2931
CORE_MISSES_30	2934
CORE_MISSES_31	2896
CORE_MISSES_32	2896
CORE_MISSES_33	2987
CORE_MISSES_34	2926
CORE_MISSES_35	2805
CORE_MISSES_36	2831
CORE_MISSES_37	2885
CORE_MISSES_38	2904
CORE_MISSES_39	2968
CORE_MISSES_40	2895
CORE_MISSES_41	2926
CORE_MISSES_42	2907
CORE_MISSES_43	2869
CORE_MISSES_44	2886
CORE_MISSES_45	2935
CORE_MISSES_46	2943
CORE_MISSES_47	2811
CORE_MISSES_48	2988
CORE_MISSES_49	2817
CORE_MISSES_50	2866
CORE_MISSES_51	2892
CORE_MISSES_52	2801
CORE_MISSES_53	2799
CORE_MISSES_54	2820
CORE_MISSES_55	2747
CORE_MISSES_56	2753
CORE_MISSES_57	2825
CORE_MISSES_58	2805
CORE_MISSES_59	2783
L2_MISSES = 130689
L2_total_cache_accesses = 232325
L2_total_cache_misses = 130689
L2_total_cache_miss_rate = 0.5625
L2_total_cache_pending_hits = 5430
L2_total_cache_reservation_fails = 45543
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 231
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1811
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9275
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 437
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16015
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=688281
icnt_total_pkts_simt_to_mem=687504
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     717.3651
gpu_ipc_2 =     214.7858
gpu_ipc_3 =     214.7868
gpu_tot_sim_cycle_stream_1 = 211461
gpu_tot_sim_cycle_stream_2 = 211450
gpu_tot_sim_cycle_stream_3 = 211449
gpu_sim_insn_1 = 151694733
gpu_sim_insn_2 = 45416448
gpu_sim_insn_3 = 45416448
gpu_sim_cycle = 211462
gpu_sim_insn = 242527629
gpu_ipc =    1146.9088
gpu_tot_sim_cycle = 211462
gpu_tot_sim_insn = 242527629
gpu_tot_ipc =    1146.9088
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 750706
gpu_stall_icnt2sh    = 128209
gpu_total_sim_rate=366910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4069508
	L1I_total_cache_misses = 71852
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36355
L1D_cache:
	L1D_cache_core[0]: Access = 1224, Miss = 1170, Miss_rate = 0.956, Pending_hits = 45, Reservation_fails = 5565
	L1D_cache_core[1]: Access = 1208, Miss = 1173, Miss_rate = 0.971, Pending_hits = 34, Reservation_fails = 8887
	L1D_cache_core[2]: Access = 1170, Miss = 1126, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 8707
	L1D_cache_core[3]: Access = 1168, Miss = 1119, Miss_rate = 0.958, Pending_hits = 37, Reservation_fails = 9318
	L1D_cache_core[4]: Access = 1208, Miss = 1157, Miss_rate = 0.958, Pending_hits = 40, Reservation_fails = 9532
	L1D_cache_core[5]: Access = 1208, Miss = 1166, Miss_rate = 0.965, Pending_hits = 30, Reservation_fails = 9716
	L1D_cache_core[6]: Access = 1216, Miss = 1168, Miss_rate = 0.961, Pending_hits = 36, Reservation_fails = 10820
	L1D_cache_core[7]: Access = 1184, Miss = 1137, Miss_rate = 0.960, Pending_hits = 30, Reservation_fails = 10396
	L1D_cache_core[8]: Access = 1168, Miss = 1114, Miss_rate = 0.954, Pending_hits = 44, Reservation_fails = 7416
	L1D_cache_core[9]: Access = 1192, Miss = 1146, Miss_rate = 0.961, Pending_hits = 32, Reservation_fails = 9330
	L1D_cache_core[10]: Access = 1168, Miss = 1127, Miss_rate = 0.965, Pending_hits = 29, Reservation_fails = 11031
	L1D_cache_core[11]: Access = 1160, Miss = 1134, Miss_rate = 0.978, Pending_hits = 17, Reservation_fails = 12305
	L1D_cache_core[12]: Access = 1176, Miss = 1139, Miss_rate = 0.969, Pending_hits = 30, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 1208, Miss = 1168, Miss_rate = 0.967, Pending_hits = 32, Reservation_fails = 10218
	L1D_cache_core[14]: Access = 1184, Miss = 1139, Miss_rate = 0.962, Pending_hits = 35, Reservation_fails = 8616
	L1D_cache_core[15]: Access = 1216, Miss = 1171, Miss_rate = 0.963, Pending_hits = 34, Reservation_fails = 11775
	L1D_cache_core[16]: Access = 1216, Miss = 1163, Miss_rate = 0.956, Pending_hits = 46, Reservation_fails = 9234
	L1D_cache_core[17]: Access = 1200, Miss = 1140, Miss_rate = 0.950, Pending_hits = 41, Reservation_fails = 6866
	L1D_cache_core[18]: Access = 1176, Miss = 1132, Miss_rate = 0.963, Pending_hits = 33, Reservation_fails = 11326
	L1D_cache_core[19]: Access = 1168, Miss = 1128, Miss_rate = 0.966, Pending_hits = 32, Reservation_fails = 8499
	L1D_cache_core[20]: Access = 4992, Miss = 3921, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 33759
	L1D_cache_core[21]: Access = 4832, Miss = 3840, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33888
	L1D_cache_core[22]: Access = 4928, Miss = 3951, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 36241
	L1D_cache_core[23]: Access = 4960, Miss = 3944, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 36154
	L1D_cache_core[24]: Access = 4928, Miss = 3923, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 41495
	L1D_cache_core[25]: Access = 4992, Miss = 3964, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 38033
	L1D_cache_core[26]: Access = 4928, Miss = 3882, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 35476
	L1D_cache_core[27]: Access = 5248, Miss = 4158, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33170
	L1D_cache_core[28]: Access = 4800, Miss = 3807, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 30720
	L1D_cache_core[29]: Access = 4800, Miss = 3779, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[30]: Access = 4864, Miss = 3863, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 33359
	L1D_cache_core[31]: Access = 4896, Miss = 3881, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35068
	L1D_cache_core[32]: Access = 4960, Miss = 3989, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 39548
	L1D_cache_core[33]: Access = 5024, Miss = 3985, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 33795
	L1D_cache_core[34]: Access = 4864, Miss = 3860, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32618
	L1D_cache_core[35]: Access = 4704, Miss = 3702, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 35896
	L1D_cache_core[36]: Access = 4704, Miss = 3734, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 35864
	L1D_cache_core[37]: Access = 4864, Miss = 3870, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 37626
	L1D_cache_core[38]: Access = 4896, Miss = 3891, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33533
	L1D_cache_core[39]: Access = 5120, Miss = 4031, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32470
	L1D_cache_core[40]: Access = 4960, Miss = 3992, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 32568
	L1D_cache_core[41]: Access = 5184, Miss = 4228, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 36684
	L1D_cache_core[42]: Access = 5120, Miss = 4099, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 36293
	L1D_cache_core[43]: Access = 4928, Miss = 3946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 37453
	L1D_cache_core[44]: Access = 4928, Miss = 3932, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 33853
	L1D_cache_core[45]: Access = 5056, Miss = 4051, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 32278
	L1D_cache_core[46]: Access = 5056, Miss = 4047, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33467
	L1D_cache_core[47]: Access = 4736, Miss = 3817, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 35795
	L1D_cache_core[48]: Access = 5120, Miss = 4102, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35585
	L1D_cache_core[49]: Access = 4896, Miss = 3936, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 33526
	L1D_cache_core[50]: Access = 4992, Miss = 3952, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33153
	L1D_cache_core[51]: Access = 4928, Miss = 3909, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35020
	L1D_cache_core[52]: Access = 4864, Miss = 3926, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 34243
	L1D_cache_core[53]: Access = 4704, Miss = 3713, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 34146
	L1D_cache_core[54]: Access = 4800, Miss = 3821, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 33313
	L1D_cache_core[55]: Access = 4672, Miss = 3729, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 37605
	L1D_cache_core[56]: Access = 4736, Miss = 3747, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 34394
	L1D_cache_core[57]: Access = 4960, Miss = 3954, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34128
	L1D_cache_core[58]: Access = 4832, Miss = 3871, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35090
	L1D_cache_core[59]: Access = 4832, Miss = 3830, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 34543
	L1D_total_cache_accesses = 220426
	L1D_total_cache_misses = 179494
	L1D_total_cache_miss_rate = 0.8143
	L1D_total_cache_pending_hits = 695
	L1D_total_cache_reservation_fails = 1582365
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 116187
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0165
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2267038
	L1T_total_cache_misses = 2765
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2264273
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 357034
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114275
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2264273
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1225331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3997656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71852
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17424, 16380, 17295, 16141, 17177, 15972, 17361, 16277, 16710, 15494, 15821, 14765, 15217, 14234, 15207, 14215, 
gpgpu_n_tot_thrd_icount = 253263712
gpgpu_n_tot_w_icount = 7914491
gpgpu_n_stall_shd_mem = 3663962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 101239
gpgpu_n_mem_write_global = 118286
gpgpu_n_mem_texture = 2765
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3161072
gpgpu_n_store_insn = 3364654
gpgpu_n_shmem_insn = 25149406
gpgpu_n_tex_insn = 7640040
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 944374
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7191
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1598033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3284301	W0_Idle:2535548	W0_Scoreboard:11640734	W1:0	W2:5230	W3:15550	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132329	W29:1309219	W30:0	W31:0	W32:5394511
Warp Occupancy Distribution:
Stall:1265750	W0_Idle:228127	W0_Scoreboard:1888274	W1:0	W2:5230	W3:15550	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132329	W29:1309219	W30:0	W31:0	W32:2555983
Warp Occupancy Distribution:
Stall:1002529	W0_Idle:1215308	W0_Scoreboard:4821379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1419264
warp_utilization0: 0.311910
warp_utilization1: 0.600147
warp_utilization2: 0.167792
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 809912 {8:101239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15511312 {40:3573,72:3634,136:111079,}
traffic_breakdown_coretomem[INST_ACC_R] = 79656 {8:9957,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22120 {8:2765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13768504 {136:101239,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946288 {8:118286,}
traffic_breakdown_memtocore[INST_ACC_R] = 1351160 {136:9935,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 376040 {136:2765,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 544 
averagemflatency_1 = 595 
averagemflatency_2= 533 
averagemflatency_3 = 542 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 211461 
mrq_lat_table:74267 	4551 	6966 	11667 	28267 	39859 	46117 	26125 	5966 	596 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	460 	412 	402 	29160 	85047 	93271 	13454 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44272 	21525 	19130 	29129 	64391 	43189 	9865 	823 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48857 	53153 	2077 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	47605 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	49 	130 	215 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        18        44        42        26        34        27        20        23        32        32        32        23        20 
dram[2]:        30        24        19        18        45        37        18        22        25        18        24        27        32        32        28        22 
dram[3]:        22        17        28        18        41        44        24        23        19        19        29        25        32        32        25        26 
dram[4]:        22        26        19        21        39        41        26        24        18        21        30        31        32        32        26        34 
dram[5]:        24        24        17        19        42        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087315  2.140336  2.127946  2.102564  2.239648  2.425874  2.229407  2.218118  2.179422  2.155216  2.140691  2.081616  2.287263  2.316985  2.247378  2.292419 
dram[1]:  2.115288  2.091954  2.160441  2.128952  2.258348  2.288014  2.189446  2.231111  2.163713  2.107527  2.068938  2.173504  2.244464  2.287500  2.288669  2.184233 
dram[2]:  2.155216  2.077299  2.158206  2.026877  2.418627  2.336397  2.212971  2.192541  2.187285  2.169062  2.149493  2.218723  2.295229  2.260908  2.220870  2.207826 
dram[3]:  2.139399  2.051780  2.162415  2.161889  2.309205  2.350685  2.229075  2.251117  2.122618  2.098119  2.146883  2.095199  2.365672  2.261333  2.215840  2.352941 
dram[4]:  2.069162  2.103533  2.036978  2.078240  2.288043  2.400930  2.173310  2.240000  2.154362  2.132500  2.098170  2.158798  2.280072  2.205882  2.209201  2.340951 
dram[5]:  2.072712  2.097302  2.112490  2.092623  2.319457  2.360909  2.208443  2.261989  2.123128  2.099755  2.069558  2.148557  2.273703  2.180723  2.328755  2.233069 
average row locality = 244383/111476 = 2.192248
average row locality_1 = 110579/53781 = 2.056098
average row locality_2 = 68784/28816 = 2.387007
average row locality_3 = 65020/28879 = 2.251463
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1359      1378      1343      1353      1373      1386      1337      1345      1371      1349      1350      1341      1342      1358      1379      1363 
dram[1]:      1359      1377      1352      1372      1388      1383      1352      1335      1373      1355      1362      1353      1350      1365      1363      1364 
dram[2]:      1369      1372      1359      1368      1395      1367      1347      1352      1351      1372      1350      1355      1354      1347      1377      1363 
dram[3]:      1383      1360      1345      1377      1406      1397      1353      1342      1373      1362      1331      1343      1353      1351      1362      1381 
dram[4]:      1374      1376      1345      1359      1358      1402      1324      1345      1363      1365      1334      1332      1355      1357      1363      1371 
dram[5]:      1360      1384      1368      1376      1388      1411      1339      1357      1361      1373      1346      1348      1347      1354      1351      1356 
total reads: 130689
bank skew: 1411/1324 = 1.07
chip skew: 21819/21723 = 1.00
number of total write accesses:
dram[0]:      1175      1169      1185      1189      1169      1183      1180      1177      1192      1192      1191      1184      1190      1193      1192      1177 
dram[1]:      1173      1171      1193      1187      1182      1175      1179      1175      1191      1193      1189      1190      1184      1197      1182      1185 
dram[2]:      1172      1181      1192      1196      1176      1175      1178      1176      1195      1194      1195      1181      1196      1192      1177      1176 
dram[3]:      1180      1176      1198      1187      1178      1177      1177      1177      1189      1204      1183      1188      1183      1193      1184      1179 
dram[4]:      1169      1184      1189      1191      1168      1179      1184      1175      1205      1194      1188      1183      1185      1193      1182      1190 
dram[5]:      1177      1181      1186      1177      1175      1186      1172      1190      1191      1195      1183      1183      1195      1180      1192      1183 
total reads: 113694
bank skew: 1205/1168 = 1.03
chip skew: 18959/18938 = 1.00
average mf latency per bank:
dram[0]:        490       486       463       472       507       529       503       511       478       490       488       494       478       482       490       513
dram[1]:        485       489       468       483       513       529       506       519       480       495       485       493       491       495       501       519
dram[2]:        488       488       470       479       520       533       516       514       488       493       497       497       488       486       504       514
dram[3]:        481       465       470       469       511       517       511       508       482       488       492       486       490       478       509       505
dram[4]:        483       474       457       472       519       519       506       505       482       487       484       491       468       479       504       503
dram[5]:        499       476       480       476       538       527       516       495       502       489       503       491       495       480       521       517
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161898 n_act=18477 n_pre=18461 n_req=27703 n_req_1=5479 n_req_2=11514 n_req_3=10710 n_rd=43454 n_write=36839 bw_util=0.3896 bw_util_1=0.07109 bw_util_2=0.165 bw_util_3=0.1535 blp=8.404691 blp_1= 2.304740 blp_2= 2.932496 blp_3= 2.885439
 n_activity=242574 dram_eff=0.4483 dram_eff_1=0.0818 dram_eff_2=0.1899 dram_eff_3=0.1766
bk0: 2718a 160980i bk1: 2756a 159381i bk2: 2686a 160017i bk3: 2706a 158263i bk4: 2746a 153645i bk5: 2772a 150862i bk6: 2674a 148889i bk7: 2690a 149522i bk8: 2742a 164812i bk9: 2698a 158282i bk10: 2700a 155841i bk11: 2682a 152651i bk12: 2684a 157569i bk13: 2716a 151927i bk14: 2758a 146327i bk15: 2726a 143806i 
bw_dist = 0.071	0.165	0.153	0.479	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7269
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161355 n_act=18657 n_pre=18641 n_req=27826 n_req_1=5457 n_req_2=11483 n_req_3=10886 n_rd=43606 n_write=36870 bw_util=0.3914 bw_util_1=0.07088 bw_util_2=0.1646 bw_util_3=0.156 blp=8.451622 blp_1= 2.274110 blp_2= 2.936825 blp_3= 2.879436
 n_activity=242566 dram_eff=0.4504 dram_eff_1=0.08156 dram_eff_2=0.1894 dram_eff_3=0.1795
bk0: 2718a 162395i bk1: 2754a 158559i bk2: 2704a 162177i bk3: 2744a 154689i bk4: 2776a 153411i bk5: 2766a 146418i bk6: 2704a 150801i bk7: 2670a 149619i bk8: 2746a 161420i bk9: 2710a 156563i bk10: 2724a 154972i bk11: 2706a 153756i bk12: 2700a 153588i bk13: 2730a 152428i bk14: 2726a 146794i bk15: 2728a 144138i 
bw_dist = 0.071	0.165	0.156	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7325
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161629 n_act=18508 n_pre=18492 n_req=27783 n_req_1=5435 n_req_2=11518 n_req_3=10830 n_rd=43596 n_write=36904 bw_util=0.391 bw_util_1=0.07072 bw_util_2=0.1651 bw_util_3=0.1552 blp=8.436800 blp_1= 2.252532 blp_2= 2.954268 blp_3= 2.896241
 n_activity=242600 dram_eff=0.4498 dram_eff_1=0.08137 dram_eff_2=0.1899 dram_eff_3=0.1786
bk0: 2738a 160012i bk1: 2744a 155922i bk2: 2718a 160138i bk3: 2736a 153397i bk4: 2790a 152174i bk5: 2734a 151014i bk6: 2694a 151164i bk7: 2704a 148443i bk8: 2702a 162542i bk9: 2744a 157855i bk10: 2700a 155465i bk11: 2710a 154769i bk12: 2708a 156171i bk13: 2694a 152357i bk14: 2754a 148561i bk15: 2726a 145082i 
bw_dist = 0.071	0.165	0.155	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7221
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161609 n_act=18507 n_pre=18491 n_req=27863 n_req_1=5471 n_req_2=11542 n_req_3=10850 n_rd=43638 n_write=36884 bw_util=0.392 bw_util_1=0.07108 bw_util_2=0.1654 bw_util_3=0.1555 blp=8.431187 blp_1= 2.274815 blp_2= 2.945652 blp_3= 2.875329
 n_activity=242496 dram_eff=0.4512 dram_eff_1=0.08182 dram_eff_2=0.1904 dram_eff_3=0.179
bk0: 2766a 161560i bk1: 2720a 160882i bk2: 2690a 160936i bk3: 2754a 155691i bk4: 2812a 152531i bk5: 2794a 147271i bk6: 2706a 151058i bk7: 2684a 146909i bk8: 2746a 160117i bk9: 2724a 159021i bk10: 2662a 158707i bk11: 2686a 151540i bk12: 2706a 154744i bk13: 2702a 154777i bk14: 2724a 145471i bk15: 2762a 143614i 
bw_dist = 0.071	0.165	0.155	0.477	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.709
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161519 n_act=18650 n_pre=18634 n_req=27676 n_req_1=5480 n_req_2=11416 n_req_3=10780 n_rd=43446 n_write=36880 bw_util=0.3892 bw_util_1=0.07109 bw_util_2=0.1636 bw_util_3=0.1545 blp=8.428142 blp_1= 2.274184 blp_2= 2.927893 blp_3= 2.905784
 n_activity=242245 dram_eff=0.4484 dram_eff_1=0.08192 dram_eff_2=0.1885 dram_eff_3=0.178
bk0: 2748a 160581i bk1: 2752a 157339i bk2: 2690a 160071i bk3: 2718a 158022i bk4: 2716a 154512i bk5: 2804a 150734i bk6: 2648a 148298i bk7: 2690a 147130i bk8: 2726a 161219i bk9: 2730a 158731i bk10: 2668a 159332i bk11: 2664a 155655i bk12: 2710a 158095i bk13: 2714a 152211i bk14: 2726a 145784i bk15: 2742a 145263i 
bw_dist = 0.071	0.164	0.154	0.479	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7379
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279129 n_nop=161292 n_act=18678 n_pre=18662 n_req=27881 n_req_1=5485 n_req_2=11468 n_req_3=10928 n_rd=43638 n_write=36859 bw_util=0.3921 bw_util_1=0.0712 bw_util_2=0.1643 bw_util_3=0.1566 blp=8.439672 blp_1= 2.318105 blp_2= 2.933987 blp_3= 2.913117
 n_activity=242755 dram_eff=0.4509 dram_eff_1=0.08187 dram_eff_2=0.189 dram_eff_3=0.1801
bk0: 2720a 159224i bk1: 2768a 156939i bk2: 2736a 157917i bk3: 2752a 154907i bk4: 2776a 152693i bk5: 2822a 147194i bk6: 2678a 153464i bk7: 2714a 144853i bk8: 2722a 162250i bk9: 2746a 156968i bk10: 2692a 156376i bk11: 2696a 154825i bk12: 2694a 154155i bk13: 2708a 153742i bk14: 2702a 149643i bk15: 2712a 143496i 
bw_dist = 0.071	0.164	0.157	0.478	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19032, Miss = 10854, Miss_rate = 0.570, Pending_hits = 442, Reservation_fails = 1655
L2_cache_bank[1]: Access = 19141, Miss = 10873, Miss_rate = 0.568, Pending_hits = 454, Reservation_fails = 3902
L2_cache_bank[2]: Access = 19071, Miss = 10899, Miss_rate = 0.571, Pending_hits = 434, Reservation_fails = 1175
L2_cache_bank[3]: Access = 19117, Miss = 10904, Miss_rate = 0.570, Pending_hits = 432, Reservation_fails = 4102
L2_cache_bank[4]: Access = 19445, Miss = 10902, Miss_rate = 0.561, Pending_hits = 431, Reservation_fails = 3528
L2_cache_bank[5]: Access = 19153, Miss = 10896, Miss_rate = 0.569, Pending_hits = 434, Reservation_fails = 6059
L2_cache_bank[6]: Access = 19460, Miss = 10906, Miss_rate = 0.560, Pending_hits = 454, Reservation_fails = 2162
L2_cache_bank[7]: Access = 19167, Miss = 10913, Miss_rate = 0.569, Pending_hits = 455, Reservation_fails = 3970
L2_cache_bank[8]: Access = 19558, Miss = 10816, Miss_rate = 0.553, Pending_hits = 469, Reservation_fails = 5401
L2_cache_bank[9]: Access = 19637, Miss = 10907, Miss_rate = 0.555, Pending_hits = 457, Reservation_fails = 5484
L2_cache_bank[10]: Access = 19791, Miss = 10860, Miss_rate = 0.549, Pending_hits = 473, Reservation_fails = 4100
L2_cache_bank[11]: Access = 19753, Miss = 10959, Miss_rate = 0.555, Pending_hits = 495, Reservation_fails = 4005
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19032, Miss = 10854 (0.57), PendingHit = 442 (0.0232)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19141, Miss = 10873 (0.568), PendingHit = 454 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19071, Miss = 10899 (0.571), PendingHit = 434 (0.0228)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19117, Miss = 10904 (0.57), PendingHit = 432 (0.0226)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19445, Miss = 10902 (0.561), PendingHit = 431 (0.0222)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19153, Miss = 10896 (0.569), PendingHit = 434 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19460, Miss = 10906 (0.56), PendingHit = 454 (0.0233)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19167, Miss = 10913 (0.569), PendingHit = 455 (0.0237)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19558, Miss = 10816 (0.553), PendingHit = 469 (0.024)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19637, Miss = 10907 (0.555), PendingHit = 457 (0.0233)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19791, Miss = 10860 (0.549), PendingHit = 473 (0.0239)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19753, Miss = 10959 (0.555), PendingHit = 495 (0.0251)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.454
Stream 2: L2 Cache Miss Rate = 0.590
Stream 3: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 32037
Stream 1: Misses  = 14529
Stream 2: Accesses  = 100144
Stream 2: Misses  = 59092
Stream 3: Accesses  = 132181
Stream 3: Misses  = 71597
Stream 1+2: Accesses  = 132181
Stream 1+2: Misses  = 73621
Stream 1+2+3: Accesses  = 264362
Stream 1+2+3: Misses  = 145218
Total Accesses  = 232325
MPKI-CORES
CORE_L2MPKI_0	0.101
CORE_L2MPKI_1	0.098
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.099
CORE_L2MPKI_4	0.100
CORE_L2MPKI_5	0.094
CORE_L2MPKI_6	0.096
CORE_L2MPKI_7	0.094
CORE_L2MPKI_8	0.096
CORE_L2MPKI_9	0.094
CORE_L2MPKI_10	0.096
CORE_L2MPKI_11	0.095
CORE_L2MPKI_12	0.096
CORE_L2MPKI_13	0.094
CORE_L2MPKI_14	0.092
CORE_L2MPKI_15	0.094
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.096
CORE_L2MPKI_18	0.095
CORE_L2MPKI_19	0.095
CORE_L2MPKI_20	1.287
CORE_L2MPKI_21	1.340
CORE_L2MPKI_22	1.322
CORE_L2MPKI_23	1.303
CORE_L2MPKI_24	1.312
CORE_L2MPKI_25	1.325
CORE_L2MPKI_26	1.335
CORE_L2MPKI_27	1.307
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.322
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.280
CORE_L2MPKI_32	1.264
CORE_L2MPKI_33	1.287
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.291
CORE_L2MPKI_36	1.303
CORE_L2MPKI_37	1.284
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.255
CORE_L2MPKI_40	1.263
CORE_L2MPKI_41	1.222
CORE_L2MPKI_42	1.229
CORE_L2MPKI_43	1.260
CORE_L2MPKI_44	1.268
CORE_L2MPKI_45	1.256
CORE_L2MPKI_46	1.260
CORE_L2MPKI_47	1.285
CORE_L2MPKI_48	1.263
CORE_L2MPKI_49	1.245
CORE_L2MPKI_50	1.243
CORE_L2MPKI_51	1.270
CORE_L2MPKI_52	1.246
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.272
CORE_L2MPKI_55	1.273
CORE_L2MPKI_56	1.258
CORE_L2MPKI_57	1.233
CORE_L2MPKI_58	1.257
CORE_L2MPKI_59	1.247
Avg_MPKI_Stream1= 0.096
Avg_MPKI_Stream2= 1.301
Avg_MPKI_Stream3= 1.257
MISSES-CORES
CORE_MISSES_0	772
CORE_MISSES_1	746
CORE_MISSES_2	721
CORE_MISSES_3	754
CORE_MISSES_4	751
CORE_MISSES_5	715
CORE_MISSES_6	721
CORE_MISSES_7	714
CORE_MISSES_8	735
CORE_MISSES_9	713
CORE_MISSES_10	731
CORE_MISSES_11	719
CORE_MISSES_12	728
CORE_MISSES_13	713
CORE_MISSES_14	696
CORE_MISSES_15	709
CORE_MISSES_16	727
CORE_MISSES_17	726
CORE_MISSES_18	718
CORE_MISSES_19	720
CORE_MISSES_20	2969
CORE_MISSES_21	2991
CORE_MISSES_22	3009
CORE_MISSES_23	2985
CORE_MISSES_24	2987
CORE_MISSES_25	3057
CORE_MISSES_26	3040
CORE_MISSES_27	3170
CORE_MISSES_28	2921
CORE_MISSES_29	2931
CORE_MISSES_30	2934
CORE_MISSES_31	2896
CORE_MISSES_32	2896
CORE_MISSES_33	2987
CORE_MISSES_34	2926
CORE_MISSES_35	2805
CORE_MISSES_36	2831
CORE_MISSES_37	2885
CORE_MISSES_38	2904
CORE_MISSES_39	2968
CORE_MISSES_40	2895
CORE_MISSES_41	2926
CORE_MISSES_42	2907
CORE_MISSES_43	2869
CORE_MISSES_44	2886
CORE_MISSES_45	2935
CORE_MISSES_46	2943
CORE_MISSES_47	2811
CORE_MISSES_48	2988
CORE_MISSES_49	2817
CORE_MISSES_50	2866
CORE_MISSES_51	2892
CORE_MISSES_52	2801
CORE_MISSES_53	2799
CORE_MISSES_54	2820
CORE_MISSES_55	2747
CORE_MISSES_56	2753
CORE_MISSES_57	2825
CORE_MISSES_58	2805
CORE_MISSES_59	2783
L2_MISSES = 130689
L2_total_cache_accesses = 232325
L2_total_cache_misses = 130689
L2_total_cache_miss_rate = 0.5625
L2_total_cache_pending_hits = 5430
L2_total_cache_reservation_fails = 45543
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 231
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1811
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9275
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 437
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16015
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=688281
icnt_total_pkts_simt_to_mem=687504
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     722.3846
gpu_ipc_2 =     214.1024
gpu_ipc_3 =     214.0946
gpu_tot_sim_cycle_stream_1 = 247492
gpu_tot_sim_cycle_stream_2 = 247479
gpu_tot_sim_cycle_stream_3 = 247480
gpu_sim_insn_1 = 178784397
gpu_sim_insn_2 = 52985856
gpu_sim_insn_3 = 52984128
gpu_sim_cycle = 247493
gpu_sim_insn = 284754381
gpu_ipc =    1150.5553
gpu_tot_sim_cycle = 247493
gpu_tot_sim_insn = 284754381
gpu_tot_ipc =    1150.5553
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 867663
gpu_stall_icnt2sh    = 146151
gpu_total_sim_rate=361363

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4778242
	L1I_total_cache_misses = 83559
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40448
L1D_cache:
	L1D_cache_core[0]: Access = 1440, Miss = 1378, Miss_rate = 0.957, Pending_hits = 50, Reservation_fails = 6067
	L1D_cache_core[1]: Access = 1448, Miss = 1404, Miss_rate = 0.970, Pending_hits = 36, Reservation_fails = 9937
	L1D_cache_core[2]: Access = 1434, Miss = 1383, Miss_rate = 0.964, Pending_hits = 44, Reservation_fails = 9291
	L1D_cache_core[3]: Access = 1408, Miss = 1352, Miss_rate = 0.960, Pending_hits = 39, Reservation_fails = 9898
	L1D_cache_core[4]: Access = 1440, Miss = 1377, Miss_rate = 0.956, Pending_hits = 49, Reservation_fails = 10770
	L1D_cache_core[5]: Access = 1448, Miss = 1396, Miss_rate = 0.964, Pending_hits = 32, Reservation_fails = 9832
	L1D_cache_core[6]: Access = 1448, Miss = 1391, Miss_rate = 0.961, Pending_hits = 43, Reservation_fails = 12380
	L1D_cache_core[7]: Access = 1416, Miss = 1360, Miss_rate = 0.960, Pending_hits = 36, Reservation_fails = 10732
	L1D_cache_core[8]: Access = 1392, Miss = 1331, Miss_rate = 0.956, Pending_hits = 48, Reservation_fails = 8440
	L1D_cache_core[9]: Access = 1408, Miss = 1353, Miss_rate = 0.961, Pending_hits = 35, Reservation_fails = 9788
	L1D_cache_core[10]: Access = 1392, Miss = 1343, Miss_rate = 0.965, Pending_hits = 32, Reservation_fails = 12232
	L1D_cache_core[11]: Access = 1400, Miss = 1366, Miss_rate = 0.976, Pending_hits = 21, Reservation_fails = 13002
	L1D_cache_core[12]: Access = 1408, Miss = 1368, Miss_rate = 0.972, Pending_hits = 30, Reservation_fails = 9111
	L1D_cache_core[13]: Access = 1440, Miss = 1389, Miss_rate = 0.965, Pending_hits = 40, Reservation_fails = 11365
	L1D_cache_core[14]: Access = 1416, Miss = 1361, Miss_rate = 0.961, Pending_hits = 38, Reservation_fails = 9060
	L1D_cache_core[15]: Access = 1440, Miss = 1390, Miss_rate = 0.965, Pending_hits = 36, Reservation_fails = 12645
	L1D_cache_core[16]: Access = 1456, Miss = 1397, Miss_rate = 0.959, Pending_hits = 49, Reservation_fails = 9564
	L1D_cache_core[17]: Access = 1436, Miss = 1371, Miss_rate = 0.955, Pending_hits = 43, Reservation_fails = 7591
	L1D_cache_core[18]: Access = 1400, Miss = 1347, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 11515
	L1D_cache_core[19]: Access = 1400, Miss = 1354, Miss_rate = 0.967, Pending_hits = 38, Reservation_fails = 9490
	L1D_cache_core[20]: Access = 5824, Miss = 4617, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41219
	L1D_cache_core[21]: Access = 5696, Miss = 4539, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 39960
	L1D_cache_core[22]: Access = 5728, Miss = 4597, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 42821
	L1D_cache_core[23]: Access = 5760, Miss = 4574, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40800
	L1D_cache_core[24]: Access = 5856, Miss = 4687, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47091
	L1D_cache_core[25]: Access = 5824, Miss = 4628, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43620
	L1D_cache_core[26]: Access = 5792, Miss = 4569, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 41630
	L1D_cache_core[27]: Access = 6016, Miss = 4790, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39646
	L1D_cache_core[28]: Access = 5632, Miss = 4472, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36723
	L1D_cache_core[29]: Access = 5632, Miss = 4459, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39229
	L1D_cache_core[30]: Access = 5728, Miss = 4561, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39517
	L1D_cache_core[31]: Access = 5760, Miss = 4575, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40832
	L1D_cache_core[32]: Access = 5792, Miss = 4666, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 45693
	L1D_cache_core[33]: Access = 5824, Miss = 4622, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40035
	L1D_cache_core[34]: Access = 5632, Miss = 4476, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 39074
	L1D_cache_core[35]: Access = 5504, Miss = 4364, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 42084
	L1D_cache_core[36]: Access = 5472, Miss = 4350, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 41373
	L1D_cache_core[37]: Access = 5664, Miss = 4515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 43881
	L1D_cache_core[38]: Access = 5664, Miss = 4499, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 39950
	L1D_cache_core[39]: Access = 5888, Miss = 4631, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 38291
	L1D_cache_core[40]: Access = 5856, Miss = 4726, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 39592
	L1D_cache_core[41]: Access = 6048, Miss = 4928, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 43064
	L1D_cache_core[42]: Access = 5888, Miss = 4706, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 42556
	L1D_cache_core[43]: Access = 5728, Miss = 4569, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 42541
	L1D_cache_core[44]: Access = 5723, Miss = 4570, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 40780
	L1D_cache_core[45]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 38531
	L1D_cache_core[46]: Access = 5848, Miss = 4690, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 39732
	L1D_cache_core[47]: Access = 5664, Miss = 4540, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41199
	L1D_cache_core[48]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 40985
	L1D_cache_core[49]: Access = 5696, Miss = 4575, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 39591
	L1D_cache_core[50]: Access = 5856, Miss = 4639, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39544
	L1D_cache_core[51]: Access = 5728, Miss = 4536, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 41473
	L1D_cache_core[52]: Access = 5696, Miss = 4595, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 41113
	L1D_cache_core[53]: Access = 5472, Miss = 4337, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41074
	L1D_cache_core[54]: Access = 5600, Miss = 4469, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39128
	L1D_cache_core[55]: Access = 5440, Miss = 4329, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 42643
	L1D_cache_core[56]: Access = 5504, Miss = 4355, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 40734
	L1D_cache_core[57]: Access = 5760, Miss = 4585, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39883
	L1D_cache_core[58]: Access = 5632, Miss = 4503, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 40657
	L1D_cache_core[59]: Access = 5632, Miss = 4470, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 41001
	L1D_total_cache_accesses = 257833
	L1D_total_cache_misses = 210254
	L1D_total_cache_miss_rate = 0.8155
	L1D_total_cache_pending_hits = 777
	L1D_total_cache_reservation_fails = 1842000
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 135573
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2693346
	L1T_total_cache_misses = 3162
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2690184
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 425244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 133661
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2690184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1416756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4694683
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83559
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
20537, 19240, 20423, 19059, 20103, 18764, 20475, 19103, 19416, 18097, 18606, 17448, 18259, 17096, 18238, 17057, 
gpgpu_n_tot_thrd_icount = 297416928
gpgpu_n_tot_w_icount = 9294279
gpgpu_n_stall_shd_mem = 4318638
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118093
gpgpu_n_mem_write_global = 138681
gpgpu_n_mem_texture = 3162
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3687872
gpgpu_n_store_insn = 3932622
gpgpu_n_shmem_insn = 29420911
gpgpu_n_tex_insn = 9004397
gpgpu_n_const_mem_insn = 3211264
gpgpu_n_param_mem_insn = 1102492
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8639
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1860715
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3832363	W0_Idle:2933095	W0_Scoreboard:13639075	W1:0	W2:6160	W3:18367	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59193	W17:0	W18:8634	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1346176	W29:1533007	W30:0	W31:0	W32:6323090
Warp Occupancy Distribution:
Stall:1460463	W0_Idle:230473	W0_Scoreboard:2225722	W1:0	W2:6160	W3:18367	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59193	W17:0	W18:8634	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1346176	W29:1533007	W30:0	W31:0	W32:3011525
Warp Occupancy Distribution:
Stall:1179744	W0_Idle:1413326	W0_Scoreboard:5650842	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1655808
warp_utilization0: 0.312959
warp_utilization1: 0.604367
warp_utilization2: 0.167258
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 944744 {8:118093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18169032 {40:4302,72:4353,136:130026,}
traffic_breakdown_coretomem[INST_ACC_R] = 95272 {8:11909,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25296 {8:3162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16060648 {136:118093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1109352 {8:138669,}
traffic_breakdown_memtocore[INST_ACC_R] = 1619080 {136:11905,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 430032 {136:3162,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 543 
averagemflatency_1 = 583 
averagemflatency_2= 535 
averagemflatency_3 = 542 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 247492 
mrq_lat_table:87072 	5356 	8228 	13723 	33194 	46779 	54088 	30849 	7262 	670 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	586 	497 	451 	33205 	99639 	110374 	15088 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52435 	25317 	22020 	33862 	75520 	50779 	11137 	869 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57126 	61890 	2322 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	67988 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	4 	58 	153 	254 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        24        18        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        28        18        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        21        39        41        26        24        18        21        46        34        32        32        36        42 
dram[5]:        24        24        17        19        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.092567  2.110797  2.125544  2.087757  2.222714  2.377255  2.228889  2.247591  2.156250  2.136655  2.179280  2.114836  2.313526  2.321345  2.267574  2.319315 
dram[1]:  2.102185  2.077724  2.150585  2.135740  2.251297  2.280423  2.179008  2.249256  2.152422  2.106592  2.095272  2.196468  2.277266  2.334116  2.313665  2.237809 
dram[2]:  2.162436  2.091865  2.133430  2.029351  2.412510  2.322506  2.262172  2.229532  2.166065  2.158083  2.160494  2.267830  2.318288  2.278549  2.258503  2.283856 
dram[3]:  2.126062  2.028649  2.126996  2.145231  2.331293  2.329738  2.265123  2.282919  2.111189  2.072364  2.164343  2.129009  2.398387  2.278461  2.277820  2.388535 
dram[4]:  2.074948  2.089770  1.997273  2.091614  2.283866  2.357420  2.207478  2.252976  2.138732  2.128895  2.130122  2.196600  2.310800  2.223388  2.271135  2.383638 
dram[5]:  2.053682  2.079917  2.083157  2.094566  2.300380  2.356978  2.205128  2.296241  2.088194  2.106694  2.102691  2.187821  2.281538  2.223388  2.355556  2.272936 
average row locality = 287223/130516 = 2.200673
average row locality_1 = 130840/63361 = 2.064993
average row locality_2 = 79598/33441 = 2.380252
average row locality_3 = 76785/33714 = 2.277540
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1579      1596      1553      1568      1624      1639      1601      1613      1620      1585      1582      1577      1564      1578      1597      1586 
dram[1]:      1582      1596      1561      1583      1641      1633      1613      1612      1611      1592      1590      1588      1572      1583      1586      1586 
dram[2]:      1588      1586      1568      1584      1658      1611      1611      1630      1586      1606      1580      1598      1576      1565      1594      1592 
dram[3]:      1598      1579      1547      1592      1658      1646      1625      1617      1608      1587      1565      1581      1580      1567      1577      1611 
dram[4]:      1594      1595      1556      1581      1612      1650      1592      1618      1610      1600      1571      1576      1583      1579      1590      1595 
dram[5]:      1580      1597      1579      1591      1641      1662      1603      1633      1597      1606      1583      1588      1567      1578      1571      1579 
total reads: 153119
bank skew: 1662/1547 = 1.07
chip skew: 25555/25462 = 1.00
number of total write accesses:
dram[0]:      1405      1395      1376      1382      1390      1392      1408      1419      1416      1417      1384      1388      1395      1391      1403      1392 
dram[1]:      1401      1398      1381      1375      1396      1384      1418      1411      1411      1412      1379      1397      1393      1400      1394      1397 
dram[2]:      1394      1397      1374      1389      1389      1392      1409      1420      1414      1411      1395      1391      1403      1388      1394      1393 
dram[3]:      1404      1395      1384      1377      1389      1378      1408      1417      1411      1420      1385      1406      1394      1395      1391      1389 
dram[4]:      1396      1408      1374      1387      1389      1384      1419      1410      1427      1406      1392      1396      1391      1387      1392      1406 
dram[5]:      1404      1396      1377      1377      1384      1395      1407      1421      1410      1415      1386      1394      1399      1388      1397      1394 
total reads: 134104
bank skew: 1427/1374 = 1.04
chip skew: 22364/22343 = 1.00
average mf latency per bank:
dram[0]:        479       486       461       476       498       529       496       514       467       490       480       495       468       482       482       512
dram[1]:        483       483       470       481       513       524       502       511       477       491       485       490       482       489       494       516
dram[2]:        482       490       469       481       514       533       510       511       480       492       490       498       482       483       495       514
dram[3]:        479       461       474       466       511       516       508       500       479       481       488       480       485       470       503       497
dram[4]:        481       472       464       473       517       522       505       506       482       483       483       490       470       479       502       498
dram[5]:        496       470       483       472       536       523       513       493       498       480       499       485       490       470       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188914 n_act=21706 n_pre=21690 n_req=32585 n_req_1=6593 n_req_2=13312 n_req_3=12680 n_rd=50924 n_write=43456 bw_util=0.3913 bw_util_1=0.07307 bw_util_2=0.163 bw_util_3=0.1553 blp=8.353840 blp_1= 2.244731 blp_2= 2.884897 blp_3= 2.868507
 n_activity=285629 dram_eff=0.4476 dram_eff_1=0.08358 dram_eff_2=0.1864 dram_eff_3=0.1776
bk0: 3158a 188565i bk1: 3192a 185367i bk2: 3106a 188952i bk3: 3136a 186691i bk4: 3248a 178711i bk5: 3278a 176007i bk6: 3202a 172318i bk7: 3226a 171974i bk8: 3240a 191511i bk9: 3170a 184780i bk10: 3164a 184121i bk11: 3154a 178925i bk12: 3128a 185078i bk13: 3156a 178827i bk14: 3194a 172670i bk15: 3172a 168714i 
bw_dist = 0.073	0.163	0.155	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8525
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188532 n_act=21827 n_pre=21811 n_req=32681 n_req_1=6568 n_req_2=13273 n_req_3=12840 n_rd=51058 n_write=43462 bw_util=0.3926 bw_util_1=0.07288 bw_util_2=0.1625 bw_util_3=0.1572 blp=8.414102 blp_1= 2.226537 blp_2= 2.913706 blp_3= 2.877081
 n_activity=285335 dram_eff=0.4495 dram_eff_1=0.08344 dram_eff_2=0.1861 dram_eff_3=0.18
bk0: 3164a 189380i bk1: 3192a 185116i bk2: 3122a 191173i bk3: 3166a 183303i bk4: 3282a 178804i bk5: 3266a 170684i bk6: 3226a 172714i bk7: 3224a 172546i bk8: 3222a 187485i bk9: 3184a 182235i bk10: 3180a 183024i bk11: 3176a 179639i bk12: 3144a 181367i bk13: 3166a 179356i bk14: 3172a 172376i bk15: 3172a 169883i 
bw_dist = 0.073	0.163	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.838
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188948 n_act=21597 n_pre=21581 n_req=32657 n_req_1=6531 n_req_2=13342 n_req_3=12784 n_rd=51066 n_write=43498 bw_util=0.3925 bw_util_1=0.07257 bw_util_2=0.1634 bw_util_3=0.1565 blp=8.387887 blp_1= 2.219917 blp_2= 2.920863 blp_3= 2.870259
 n_activity=285362 dram_eff=0.4493 dram_eff_1=0.08308 dram_eff_2=0.187 dram_eff_3=0.1792
bk0: 3176a 189166i bk1: 3172a 183658i bk2: 3136a 188982i bk3: 3168a 180750i bk4: 3316a 176857i bk5: 3222a 176021i bk6: 3222a 174967i bk7: 3260a 170024i bk8: 3172a 189219i bk9: 3212a 184937i bk10: 3160a 183174i bk11: 3196a 180166i bk12: 3152a 184612i bk13: 3130a 179449i bk14: 3188a 174852i bk15: 3184a 169801i 
bw_dist = 0.073	0.163	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7782
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188871 n_act=21659 n_pre=21643 n_req=32709 n_req_1=6571 n_req_2=13328 n_req_3=12810 n_rd=51076 n_write=43441 bw_util=0.3929 bw_util_1=0.07285 bw_util_2=0.1632 bw_util_3=0.1568 blp=8.375852 blp_1= 2.228905 blp_2= 2.898859 blp_3= 2.864684
 n_activity=285452 dram_eff=0.4496 dram_eff_1=0.08337 dram_eff_2=0.1868 dram_eff_3=0.1795
bk0: 3196a 190259i bk1: 3158a 187306i bk2: 3094a 189359i bk3: 3184a 184248i bk4: 3316a 179589i bk5: 3292a 172555i bk6: 3250a 173635i bk7: 3234a 169388i bk8: 3216a 186497i bk9: 3174a 186603i bk10: 3130a 185920i bk11: 3162a 178473i bk12: 3160a 181507i bk13: 3134a 181466i bk14: 3154a 172528i bk15: 3222a 168248i 
bw_dist = 0.073	0.163	0.157	0.481	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7704
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188547 n_act=21842 n_pre=21826 n_req=32642 n_req_1=6587 n_req_2=13246 n_req_3=12809 n_rd=51004 n_write=43471 bw_util=0.392 bw_util_1=0.07296 bw_util_2=0.1622 bw_util_3=0.1568 blp=8.398911 blp_1= 2.223651 blp_2= 2.892406 blp_3= 2.905440
 n_activity=285328 dram_eff=0.4488 dram_eff_1=0.08353 dram_eff_2=0.1857 dram_eff_3=0.1796
bk0: 3188a 188890i bk1: 3190a 183676i bk2: 3112a 188017i bk3: 3162a 184880i bk4: 3224a 178917i bk5: 3300a 175017i bk6: 3184a 171264i bk7: 3236a 169169i bk8: 3220a 186561i bk9: 3200a 185748i bk10: 3142a 186328i bk11: 3152a 181533i bk12: 3166a 185654i bk13: 3158a 180048i bk14: 3180a 170761i bk15: 3190a 170548i 
bw_dist = 0.073	0.162	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8923
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188380 n_act=21886 n_pre=21870 n_req=32762 n_req_1=6588 n_req_2=13274 n_req_3=12900 n_rd=51110 n_write=43444 bw_util=0.3935 bw_util_1=0.07305 bw_util_2=0.1625 bw_util_3=0.1579 blp=8.370175 blp_1= 2.241177 blp_2= 2.901409 blp_3= 2.894640
 n_activity=286074 dram_eff=0.4494 dram_eff_1=0.08342 dram_eff_2=0.1856 dram_eff_3=0.1804
bk0: 3160a 187189i bk1: 3194a 184677i bk2: 3158a 186720i bk3: 3182a 181876i bk4: 3282a 177442i bk5: 3324a 171288i bk6: 3206a 176645i bk7: 3266a 166950i bk8: 3194a 189323i bk9: 3212a 183934i bk10: 3166a 183705i bk11: 3176a 180719i bk12: 3134a 182254i bk13: 3156a 181501i bk14: 3142a 176075i bk15: 3158a 170540i 
bw_dist = 0.073	0.163	0.158	0.482	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22289, Miss = 12720, Miss_rate = 0.571, Pending_hits = 536, Reservation_fails = 2195
L2_cache_bank[1]: Access = 22369, Miss = 12742, Miss_rate = 0.570, Pending_hits = 537, Reservation_fails = 5344
L2_cache_bank[2]: Access = 22352, Miss = 12756, Miss_rate = 0.571, Pending_hits = 527, Reservation_fails = 1674
L2_cache_bank[3]: Access = 22346, Miss = 12773, Miss_rate = 0.572, Pending_hits = 513, Reservation_fails = 5510
L2_cache_bank[4]: Access = 22777, Miss = 12761, Miss_rate = 0.560, Pending_hits = 518, Reservation_fails = 3879
L2_cache_bank[5]: Access = 22364, Miss = 12772, Miss_rate = 0.571, Pending_hits = 513, Reservation_fails = 6734
L2_cache_bank[6]: Access = 22806, Miss = 12758, Miss_rate = 0.559, Pending_hits = 539, Reservation_fails = 2548
L2_cache_bank[7]: Access = 22411, Miss = 12780, Miss_rate = 0.570, Pending_hits = 545, Reservation_fails = 4697
L2_cache_bank[8]: Access = 22926, Miss = 12709, Miss_rate = 0.554, Pending_hits = 562, Reservation_fails = 5685
L2_cache_bank[9]: Access = 22970, Miss = 12794, Miss_rate = 0.557, Pending_hits = 550, Reservation_fails = 6055
L2_cache_bank[10]: Access = 23182, Miss = 12722, Miss_rate = 0.549, Pending_hits = 561, Reservation_fails = 4854
L2_cache_bank[11]: Access = 23140, Miss = 12834, Miss_rate = 0.555, Pending_hits = 588, Reservation_fails = 5110
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22289, Miss = 12720 (0.571), PendingHit = 536 (0.024)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22369, Miss = 12742 (0.57), PendingHit = 537 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22352, Miss = 12756 (0.571), PendingHit = 527 (0.0236)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22346, Miss = 12773 (0.572), PendingHit = 513 (0.023)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22777, Miss = 12761 (0.56), PendingHit = 518 (0.0227)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22364, Miss = 12772 (0.571), PendingHit = 513 (0.0229)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22806, Miss = 12758 (0.559), PendingHit = 539 (0.0236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22411, Miss = 12780 (0.57), PendingHit = 545 (0.0243)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22926, Miss = 12709 (0.554), PendingHit = 562 (0.0245)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22970, Miss = 12794 (0.557), PendingHit = 550 (0.0239)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23182, Miss = 12722 (0.549), PendingHit = 561 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23140, Miss = 12834 (0.555), PendingHit = 588 (0.0254)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.545
Stream 1: Accesses  = 38292
Stream 1: Misses  = 17425
Stream 2: Accesses  = 116828
Stream 2: Misses  = 68605
Stream 3: Accesses  = 155104
Stream 3: Misses  = 84516
Stream 1+2: Accesses  = 155120
Stream 1+2: Misses  = 86030
Stream 1+2+3: Accesses  = 310224
Stream 1+2+3: Misses  = 170546
Total Accesses  = 271932
MPKI-CORES
CORE_L2MPKI_0	0.102
CORE_L2MPKI_1	0.100
CORE_L2MPKI_2	0.099
CORE_L2MPKI_3	0.100
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.098
CORE_L2MPKI_6	0.097
CORE_L2MPKI_7	0.096
CORE_L2MPKI_8	0.097
CORE_L2MPKI_9	0.097
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.096
CORE_L2MPKI_12	0.097
CORE_L2MPKI_13	0.095
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.096
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.097
CORE_L2MPKI_18	0.096
CORE_L2MPKI_19	0.096
CORE_L2MPKI_20	1.276
CORE_L2MPKI_21	1.334
CORE_L2MPKI_22	1.314
CORE_L2MPKI_23	1.290
CORE_L2MPKI_24	1.293
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.319
CORE_L2MPKI_27	1.309
CORE_L2MPKI_28	1.309
CORE_L2MPKI_29	1.303
CORE_L2MPKI_30	1.292
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.267
CORE_L2MPKI_33	1.279
CORE_L2MPKI_34	1.306
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.301
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.289
CORE_L2MPKI_39	1.264
CORE_L2MPKI_40	1.260
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.243
CORE_L2MPKI_43	1.268
CORE_L2MPKI_44	1.282
CORE_L2MPKI_45	1.264
CORE_L2MPKI_46	1.275
CORE_L2MPKI_47	1.291
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.259
CORE_L2MPKI_50	1.255
CORE_L2MPKI_51	1.283
CORE_L2MPKI_52	1.256
CORE_L2MPKI_53	1.294
CORE_L2MPKI_54	1.275
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.277
CORE_L2MPKI_57	1.237
CORE_L2MPKI_58	1.269
CORE_L2MPKI_59	1.253
Avg_MPKI_Stream1= 0.097
Avg_MPKI_Stream2= 1.295
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	921
CORE_MISSES_1	895
CORE_MISSES_2	876
CORE_MISSES_3	896
CORE_MISSES_4	894
CORE_MISSES_5	873
CORE_MISSES_6	862
CORE_MISSES_7	856
CORE_MISSES_8	877
CORE_MISSES_9	861
CORE_MISSES_10	872
CORE_MISSES_11	856
CORE_MISSES_12	869
CORE_MISSES_13	851
CORE_MISSES_14	842
CORE_MISSES_15	855
CORE_MISSES_16	876
CORE_MISSES_17	866
CORE_MISSES_18	863
CORE_MISSES_19	864
CORE_MISSES_20	3432
CORE_MISSES_21	3510
CORE_MISSES_22	3478
CORE_MISSES_23	3433
CORE_MISSES_24	3499
CORE_MISSES_25	3545
CORE_MISSES_26	3529
CORE_MISSES_27	3639
CORE_MISSES_28	3405
CORE_MISSES_29	3390
CORE_MISSES_30	3419
CORE_MISSES_31	3384
CORE_MISSES_32	3391
CORE_MISSES_33	3442
CORE_MISSES_34	3398
CORE_MISSES_35	3258
CORE_MISSES_36	3289
CORE_MISSES_37	3352
CORE_MISSES_38	3374
CORE_MISSES_39	3438
CORE_MISSES_40	3409
CORE_MISSES_41	3470
CORE_MISSES_42	3382
CORE_MISSES_43	3355
CORE_MISSES_44	3391
CORE_MISSES_45	3476
CORE_MISSES_46	3449
CORE_MISSES_47	3377
CORE_MISSES_48	3486
CORE_MISSES_49	3313
CORE_MISSES_50	3396
CORE_MISSES_51	3396
CORE_MISSES_52	3304
CORE_MISSES_53	3271
CORE_MISSES_54	3298
CORE_MISSES_55	3216
CORE_MISSES_56	3247
CORE_MISSES_57	3291
CORE_MISSES_58	3303
CORE_MISSES_59	3261
L2_MISSES = 153121
L2_total_cache_accesses = 271932
L2_total_cache_misses = 153121
L2_total_cache_miss_rate = 0.5631
L2_total_cache_pending_hits = 6489
L2_total_cache_reservation_fails = 54285
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30038
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2618
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 248
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 296
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2124
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11164
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 488
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 253
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18462
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=804769
icnt_total_pkts_simt_to_mem=805057
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     722.3846
gpu_ipc_2 =     214.1024
gpu_ipc_3 =     214.0946
gpu_tot_sim_cycle_stream_1 = 247492
gpu_tot_sim_cycle_stream_2 = 247479
gpu_tot_sim_cycle_stream_3 = 247480
gpu_sim_insn_1 = 178784397
gpu_sim_insn_2 = 52985856
gpu_sim_insn_3 = 52984128
gpu_sim_cycle = 247493
gpu_sim_insn = 284754381
gpu_ipc =    1150.5553
gpu_tot_sim_cycle = 247493
gpu_tot_sim_insn = 284754381
gpu_tot_ipc =    1150.5553
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 867663
gpu_stall_icnt2sh    = 146151
gpu_total_sim_rate=361363

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4778242
	L1I_total_cache_misses = 83559
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40448
L1D_cache:
	L1D_cache_core[0]: Access = 1440, Miss = 1378, Miss_rate = 0.957, Pending_hits = 50, Reservation_fails = 6067
	L1D_cache_core[1]: Access = 1448, Miss = 1404, Miss_rate = 0.970, Pending_hits = 36, Reservation_fails = 9937
	L1D_cache_core[2]: Access = 1434, Miss = 1383, Miss_rate = 0.964, Pending_hits = 44, Reservation_fails = 9291
	L1D_cache_core[3]: Access = 1408, Miss = 1352, Miss_rate = 0.960, Pending_hits = 39, Reservation_fails = 9898
	L1D_cache_core[4]: Access = 1440, Miss = 1377, Miss_rate = 0.956, Pending_hits = 49, Reservation_fails = 10770
	L1D_cache_core[5]: Access = 1448, Miss = 1396, Miss_rate = 0.964, Pending_hits = 32, Reservation_fails = 9832
	L1D_cache_core[6]: Access = 1448, Miss = 1391, Miss_rate = 0.961, Pending_hits = 43, Reservation_fails = 12380
	L1D_cache_core[7]: Access = 1416, Miss = 1360, Miss_rate = 0.960, Pending_hits = 36, Reservation_fails = 10732
	L1D_cache_core[8]: Access = 1392, Miss = 1331, Miss_rate = 0.956, Pending_hits = 48, Reservation_fails = 8440
	L1D_cache_core[9]: Access = 1408, Miss = 1353, Miss_rate = 0.961, Pending_hits = 35, Reservation_fails = 9788
	L1D_cache_core[10]: Access = 1392, Miss = 1343, Miss_rate = 0.965, Pending_hits = 32, Reservation_fails = 12232
	L1D_cache_core[11]: Access = 1400, Miss = 1366, Miss_rate = 0.976, Pending_hits = 21, Reservation_fails = 13002
	L1D_cache_core[12]: Access = 1408, Miss = 1368, Miss_rate = 0.972, Pending_hits = 30, Reservation_fails = 9111
	L1D_cache_core[13]: Access = 1440, Miss = 1389, Miss_rate = 0.965, Pending_hits = 40, Reservation_fails = 11365
	L1D_cache_core[14]: Access = 1416, Miss = 1361, Miss_rate = 0.961, Pending_hits = 38, Reservation_fails = 9060
	L1D_cache_core[15]: Access = 1440, Miss = 1390, Miss_rate = 0.965, Pending_hits = 36, Reservation_fails = 12645
	L1D_cache_core[16]: Access = 1456, Miss = 1397, Miss_rate = 0.959, Pending_hits = 49, Reservation_fails = 9564
	L1D_cache_core[17]: Access = 1436, Miss = 1371, Miss_rate = 0.955, Pending_hits = 43, Reservation_fails = 7591
	L1D_cache_core[18]: Access = 1400, Miss = 1347, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 11515
	L1D_cache_core[19]: Access = 1400, Miss = 1354, Miss_rate = 0.967, Pending_hits = 38, Reservation_fails = 9490
	L1D_cache_core[20]: Access = 5824, Miss = 4617, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41219
	L1D_cache_core[21]: Access = 5696, Miss = 4539, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 39960
	L1D_cache_core[22]: Access = 5728, Miss = 4597, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 42821
	L1D_cache_core[23]: Access = 5760, Miss = 4574, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40800
	L1D_cache_core[24]: Access = 5856, Miss = 4687, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47091
	L1D_cache_core[25]: Access = 5824, Miss = 4628, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43620
	L1D_cache_core[26]: Access = 5792, Miss = 4569, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 41630
	L1D_cache_core[27]: Access = 6016, Miss = 4790, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39646
	L1D_cache_core[28]: Access = 5632, Miss = 4472, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36723
	L1D_cache_core[29]: Access = 5632, Miss = 4459, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39229
	L1D_cache_core[30]: Access = 5728, Miss = 4561, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39517
	L1D_cache_core[31]: Access = 5760, Miss = 4575, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40832
	L1D_cache_core[32]: Access = 5792, Miss = 4666, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 45693
	L1D_cache_core[33]: Access = 5824, Miss = 4622, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40035
	L1D_cache_core[34]: Access = 5632, Miss = 4476, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 39074
	L1D_cache_core[35]: Access = 5504, Miss = 4364, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 42084
	L1D_cache_core[36]: Access = 5472, Miss = 4350, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 41373
	L1D_cache_core[37]: Access = 5664, Miss = 4515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 43881
	L1D_cache_core[38]: Access = 5664, Miss = 4499, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 39950
	L1D_cache_core[39]: Access = 5888, Miss = 4631, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 38291
	L1D_cache_core[40]: Access = 5856, Miss = 4726, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 39592
	L1D_cache_core[41]: Access = 6048, Miss = 4928, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 43064
	L1D_cache_core[42]: Access = 5888, Miss = 4706, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 42556
	L1D_cache_core[43]: Access = 5728, Miss = 4569, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 42541
	L1D_cache_core[44]: Access = 5723, Miss = 4570, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 40780
	L1D_cache_core[45]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 38531
	L1D_cache_core[46]: Access = 5848, Miss = 4690, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 39732
	L1D_cache_core[47]: Access = 5664, Miss = 4540, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41199
	L1D_cache_core[48]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 40985
	L1D_cache_core[49]: Access = 5696, Miss = 4575, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 39591
	L1D_cache_core[50]: Access = 5856, Miss = 4639, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39544
	L1D_cache_core[51]: Access = 5728, Miss = 4536, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 41473
	L1D_cache_core[52]: Access = 5696, Miss = 4595, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 41113
	L1D_cache_core[53]: Access = 5472, Miss = 4337, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41074
	L1D_cache_core[54]: Access = 5600, Miss = 4469, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39128
	L1D_cache_core[55]: Access = 5440, Miss = 4329, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 42643
	L1D_cache_core[56]: Access = 5504, Miss = 4355, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 40734
	L1D_cache_core[57]: Access = 5760, Miss = 4585, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39883
	L1D_cache_core[58]: Access = 5632, Miss = 4503, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 40657
	L1D_cache_core[59]: Access = 5632, Miss = 4470, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 41001
	L1D_total_cache_accesses = 257833
	L1D_total_cache_misses = 210254
	L1D_total_cache_miss_rate = 0.8155
	L1D_total_cache_pending_hits = 777
	L1D_total_cache_reservation_fails = 1842000
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 135573
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2693346
	L1T_total_cache_misses = 3162
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2690184
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 425244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 133661
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2690184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1416756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4694683
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83559
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
20537, 19240, 20423, 19059, 20103, 18764, 20475, 19103, 19416, 18097, 18606, 17448, 18259, 17096, 18238, 17057, 
gpgpu_n_tot_thrd_icount = 297416928
gpgpu_n_tot_w_icount = 9294279
gpgpu_n_stall_shd_mem = 4318638
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118093
gpgpu_n_mem_write_global = 138681
gpgpu_n_mem_texture = 3162
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3687872
gpgpu_n_store_insn = 3932622
gpgpu_n_shmem_insn = 29420911
gpgpu_n_tex_insn = 9004397
gpgpu_n_const_mem_insn = 3211264
gpgpu_n_param_mem_insn = 1102492
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8639
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1860715
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3832363	W0_Idle:2933095	W0_Scoreboard:13639075	W1:0	W2:6160	W3:18367	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59193	W17:0	W18:8634	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1346176	W29:1533007	W30:0	W31:0	W32:6323090
Warp Occupancy Distribution:
Stall:1460463	W0_Idle:230473	W0_Scoreboard:2225722	W1:0	W2:6160	W3:18367	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59193	W17:0	W18:8634	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1346176	W29:1533007	W30:0	W31:0	W32:3011525
Warp Occupancy Distribution:
Stall:1179744	W0_Idle:1413326	W0_Scoreboard:5650842	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1655808
warp_utilization0: 0.312959
warp_utilization1: 0.604367
warp_utilization2: 0.167258
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 944744 {8:118093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18169032 {40:4302,72:4353,136:130026,}
traffic_breakdown_coretomem[INST_ACC_R] = 95272 {8:11909,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25296 {8:3162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16060648 {136:118093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1109352 {8:138669,}
traffic_breakdown_memtocore[INST_ACC_R] = 1619080 {136:11905,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 430032 {136:3162,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 543 
averagemflatency_1 = 583 
averagemflatency_2= 535 
averagemflatency_3 = 542 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 247492 
mrq_lat_table:87072 	5356 	8228 	13723 	33194 	46779 	54088 	30849 	7262 	670 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	586 	497 	451 	33205 	99639 	110374 	15088 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52435 	25317 	22020 	33862 	75520 	50779 	11137 	869 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57126 	61890 	2322 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	67988 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	4 	58 	153 	254 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        24        18        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        28        18        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        21        39        41        26        24        18        21        46        34        32        32        36        42 
dram[5]:        24        24        17        19        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.092567  2.110797  2.125544  2.087757  2.222714  2.377255  2.228889  2.247591  2.156250  2.136655  2.179280  2.114836  2.313526  2.321345  2.267574  2.319315 
dram[1]:  2.102185  2.077724  2.150585  2.135740  2.251297  2.280423  2.179008  2.249256  2.152422  2.106592  2.095272  2.196468  2.277266  2.334116  2.313665  2.237809 
dram[2]:  2.162436  2.091865  2.133430  2.029351  2.412510  2.322506  2.262172  2.229532  2.166065  2.158083  2.160494  2.267830  2.318288  2.278549  2.258503  2.283856 
dram[3]:  2.126062  2.028649  2.126996  2.145231  2.331293  2.329738  2.265123  2.282919  2.111189  2.072364  2.164343  2.129009  2.398387  2.278461  2.277820  2.388535 
dram[4]:  2.074948  2.089770  1.997273  2.091614  2.283866  2.357420  2.207478  2.252976  2.138732  2.128895  2.130122  2.196600  2.310800  2.223388  2.271135  2.383638 
dram[5]:  2.053682  2.079917  2.083157  2.094566  2.300380  2.356978  2.205128  2.296241  2.088194  2.106694  2.102691  2.187821  2.281538  2.223388  2.355556  2.272936 
average row locality = 287223/130516 = 2.200673
average row locality_1 = 130840/63361 = 2.064993
average row locality_2 = 79598/33441 = 2.380252
average row locality_3 = 76785/33714 = 2.277540
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1579      1596      1553      1568      1624      1639      1601      1613      1620      1585      1582      1577      1564      1578      1597      1586 
dram[1]:      1582      1596      1561      1583      1641      1633      1613      1612      1611      1592      1590      1588      1572      1583      1586      1586 
dram[2]:      1588      1586      1568      1584      1658      1611      1611      1630      1586      1606      1580      1598      1576      1565      1594      1592 
dram[3]:      1598      1579      1547      1592      1658      1646      1625      1617      1608      1587      1565      1581      1580      1567      1577      1611 
dram[4]:      1594      1595      1556      1581      1612      1650      1592      1618      1610      1600      1571      1576      1583      1579      1590      1595 
dram[5]:      1580      1597      1579      1591      1641      1662      1603      1633      1597      1606      1583      1588      1567      1578      1571      1579 
total reads: 153119
bank skew: 1662/1547 = 1.07
chip skew: 25555/25462 = 1.00
number of total write accesses:
dram[0]:      1405      1395      1376      1382      1390      1392      1408      1419      1416      1417      1384      1388      1395      1391      1403      1392 
dram[1]:      1401      1398      1381      1375      1396      1384      1418      1411      1411      1412      1379      1397      1393      1400      1394      1397 
dram[2]:      1394      1397      1374      1389      1389      1392      1409      1420      1414      1411      1395      1391      1403      1388      1394      1393 
dram[3]:      1404      1395      1384      1377      1389      1378      1408      1417      1411      1420      1385      1406      1394      1395      1391      1389 
dram[4]:      1396      1408      1374      1387      1389      1384      1419      1410      1427      1406      1392      1396      1391      1387      1392      1406 
dram[5]:      1404      1396      1377      1377      1384      1395      1407      1421      1410      1415      1386      1394      1399      1388      1397      1394 
total reads: 134104
bank skew: 1427/1374 = 1.04
chip skew: 22364/22343 = 1.00
average mf latency per bank:
dram[0]:        479       486       461       476       498       529       496       514       467       490       480       495       468       482       482       512
dram[1]:        483       483       470       481       513       524       502       511       477       491       485       490       482       489       494       516
dram[2]:        482       490       469       481       514       533       510       511       480       492       490       498       482       483       495       514
dram[3]:        479       461       474       466       511       516       508       500       479       481       488       480       485       470       503       497
dram[4]:        481       472       464       473       517       522       505       506       482       483       483       490       470       479       502       498
dram[5]:        496       470       483       472       536       523       513       493       498       480       499       485       490       470       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188914 n_act=21706 n_pre=21690 n_req=32585 n_req_1=6593 n_req_2=13312 n_req_3=12680 n_rd=50924 n_write=43456 bw_util=0.3913 bw_util_1=0.07307 bw_util_2=0.163 bw_util_3=0.1553 blp=8.353840 blp_1= 2.244731 blp_2= 2.884897 blp_3= 2.868507
 n_activity=285629 dram_eff=0.4476 dram_eff_1=0.08358 dram_eff_2=0.1864 dram_eff_3=0.1776
bk0: 3158a 188565i bk1: 3192a 185367i bk2: 3106a 188952i bk3: 3136a 186691i bk4: 3248a 178711i bk5: 3278a 176007i bk6: 3202a 172318i bk7: 3226a 171974i bk8: 3240a 191511i bk9: 3170a 184780i bk10: 3164a 184121i bk11: 3154a 178925i bk12: 3128a 185078i bk13: 3156a 178827i bk14: 3194a 172670i bk15: 3172a 168714i 
bw_dist = 0.073	0.163	0.155	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8525
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188532 n_act=21827 n_pre=21811 n_req=32681 n_req_1=6568 n_req_2=13273 n_req_3=12840 n_rd=51058 n_write=43462 bw_util=0.3926 bw_util_1=0.07288 bw_util_2=0.1625 bw_util_3=0.1572 blp=8.414102 blp_1= 2.226537 blp_2= 2.913706 blp_3= 2.877081
 n_activity=285335 dram_eff=0.4495 dram_eff_1=0.08344 dram_eff_2=0.1861 dram_eff_3=0.18
bk0: 3164a 189380i bk1: 3192a 185116i bk2: 3122a 191173i bk3: 3166a 183303i bk4: 3282a 178804i bk5: 3266a 170684i bk6: 3226a 172714i bk7: 3224a 172546i bk8: 3222a 187485i bk9: 3184a 182235i bk10: 3180a 183024i bk11: 3176a 179639i bk12: 3144a 181367i bk13: 3166a 179356i bk14: 3172a 172376i bk15: 3172a 169883i 
bw_dist = 0.073	0.163	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.838
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188948 n_act=21597 n_pre=21581 n_req=32657 n_req_1=6531 n_req_2=13342 n_req_3=12784 n_rd=51066 n_write=43498 bw_util=0.3925 bw_util_1=0.07257 bw_util_2=0.1634 bw_util_3=0.1565 blp=8.387887 blp_1= 2.219917 blp_2= 2.920863 blp_3= 2.870259
 n_activity=285362 dram_eff=0.4493 dram_eff_1=0.08308 dram_eff_2=0.187 dram_eff_3=0.1792
bk0: 3176a 189166i bk1: 3172a 183658i bk2: 3136a 188982i bk3: 3168a 180750i bk4: 3316a 176857i bk5: 3222a 176021i bk6: 3222a 174967i bk7: 3260a 170024i bk8: 3172a 189219i bk9: 3212a 184937i bk10: 3160a 183174i bk11: 3196a 180166i bk12: 3152a 184612i bk13: 3130a 179449i bk14: 3188a 174852i bk15: 3184a 169801i 
bw_dist = 0.073	0.163	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7782
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188871 n_act=21659 n_pre=21643 n_req=32709 n_req_1=6571 n_req_2=13328 n_req_3=12810 n_rd=51076 n_write=43441 bw_util=0.3929 bw_util_1=0.07285 bw_util_2=0.1632 bw_util_3=0.1568 blp=8.375852 blp_1= 2.228905 blp_2= 2.898859 blp_3= 2.864684
 n_activity=285452 dram_eff=0.4496 dram_eff_1=0.08337 dram_eff_2=0.1868 dram_eff_3=0.1795
bk0: 3196a 190259i bk1: 3158a 187306i bk2: 3094a 189359i bk3: 3184a 184248i bk4: 3316a 179589i bk5: 3292a 172555i bk6: 3250a 173635i bk7: 3234a 169388i bk8: 3216a 186497i bk9: 3174a 186603i bk10: 3130a 185920i bk11: 3162a 178473i bk12: 3160a 181507i bk13: 3134a 181466i bk14: 3154a 172528i bk15: 3222a 168248i 
bw_dist = 0.073	0.163	0.157	0.481	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7704
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188547 n_act=21842 n_pre=21826 n_req=32642 n_req_1=6587 n_req_2=13246 n_req_3=12809 n_rd=51004 n_write=43471 bw_util=0.392 bw_util_1=0.07296 bw_util_2=0.1622 bw_util_3=0.1568 blp=8.398911 blp_1= 2.223651 blp_2= 2.892406 blp_3= 2.905440
 n_activity=285328 dram_eff=0.4488 dram_eff_1=0.08353 dram_eff_2=0.1857 dram_eff_3=0.1796
bk0: 3188a 188890i bk1: 3190a 183676i bk2: 3112a 188017i bk3: 3162a 184880i bk4: 3224a 178917i bk5: 3300a 175017i bk6: 3184a 171264i bk7: 3236a 169169i bk8: 3220a 186561i bk9: 3200a 185748i bk10: 3142a 186328i bk11: 3152a 181533i bk12: 3166a 185654i bk13: 3158a 180048i bk14: 3180a 170761i bk15: 3190a 170548i 
bw_dist = 0.073	0.162	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8923
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326690 n_nop=188380 n_act=21886 n_pre=21870 n_req=32762 n_req_1=6588 n_req_2=13274 n_req_3=12900 n_rd=51110 n_write=43444 bw_util=0.3935 bw_util_1=0.07305 bw_util_2=0.1625 bw_util_3=0.1579 blp=8.370175 blp_1= 2.241177 blp_2= 2.901409 blp_3= 2.894640
 n_activity=286074 dram_eff=0.4494 dram_eff_1=0.08342 dram_eff_2=0.1856 dram_eff_3=0.1804
bk0: 3160a 187189i bk1: 3194a 184677i bk2: 3158a 186720i bk3: 3182a 181876i bk4: 3282a 177442i bk5: 3324a 171288i bk6: 3206a 176645i bk7: 3266a 166950i bk8: 3194a 189323i bk9: 3212a 183934i bk10: 3166a 183705i bk11: 3176a 180719i bk12: 3134a 182254i bk13: 3156a 181501i bk14: 3142a 176075i bk15: 3158a 170540i 
bw_dist = 0.073	0.163	0.158	0.482	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22289, Miss = 12720, Miss_rate = 0.571, Pending_hits = 536, Reservation_fails = 2195
L2_cache_bank[1]: Access = 22369, Miss = 12742, Miss_rate = 0.570, Pending_hits = 537, Reservation_fails = 5344
L2_cache_bank[2]: Access = 22352, Miss = 12756, Miss_rate = 0.571, Pending_hits = 527, Reservation_fails = 1674
L2_cache_bank[3]: Access = 22346, Miss = 12773, Miss_rate = 0.572, Pending_hits = 513, Reservation_fails = 5510
L2_cache_bank[4]: Access = 22777, Miss = 12761, Miss_rate = 0.560, Pending_hits = 518, Reservation_fails = 3879
L2_cache_bank[5]: Access = 22364, Miss = 12772, Miss_rate = 0.571, Pending_hits = 513, Reservation_fails = 6734
L2_cache_bank[6]: Access = 22806, Miss = 12758, Miss_rate = 0.559, Pending_hits = 539, Reservation_fails = 2548
L2_cache_bank[7]: Access = 22411, Miss = 12780, Miss_rate = 0.570, Pending_hits = 545, Reservation_fails = 4697
L2_cache_bank[8]: Access = 22926, Miss = 12709, Miss_rate = 0.554, Pending_hits = 562, Reservation_fails = 5685
L2_cache_bank[9]: Access = 22970, Miss = 12794, Miss_rate = 0.557, Pending_hits = 550, Reservation_fails = 6055
L2_cache_bank[10]: Access = 23182, Miss = 12722, Miss_rate = 0.549, Pending_hits = 561, Reservation_fails = 4854
L2_cache_bank[11]: Access = 23140, Miss = 12834, Miss_rate = 0.555, Pending_hits = 588, Reservation_fails = 5110
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22289, Miss = 12720 (0.571), PendingHit = 536 (0.024)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22369, Miss = 12742 (0.57), PendingHit = 537 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22352, Miss = 12756 (0.571), PendingHit = 527 (0.0236)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22346, Miss = 12773 (0.572), PendingHit = 513 (0.023)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22777, Miss = 12761 (0.56), PendingHit = 518 (0.0227)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22364, Miss = 12772 (0.571), PendingHit = 513 (0.0229)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22806, Miss = 12758 (0.559), PendingHit = 539 (0.0236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22411, Miss = 12780 (0.57), PendingHit = 545 (0.0243)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22926, Miss = 12709 (0.554), PendingHit = 562 (0.0245)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22970, Miss = 12794 (0.557), PendingHit = 550 (0.0239)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23182, Miss = 12722 (0.549), PendingHit = 561 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23140, Miss = 12834 (0.555), PendingHit = 588 (0.0254)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.545
Stream 1: Accesses  = 38292
Stream 1: Misses  = 17425
Stream 2: Accesses  = 116828
Stream 2: Misses  = 68605
Stream 3: Accesses  = 155104
Stream 3: Misses  = 84516
Stream 1+2: Accesses  = 155120
Stream 1+2: Misses  = 86030
Stream 1+2+3: Accesses  = 310224
Stream 1+2+3: Misses  = 170546
Total Accesses  = 271932
MPKI-CORES
CORE_L2MPKI_0	0.102
CORE_L2MPKI_1	0.100
CORE_L2MPKI_2	0.099
CORE_L2MPKI_3	0.100
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.098
CORE_L2MPKI_6	0.097
CORE_L2MPKI_7	0.096
CORE_L2MPKI_8	0.097
CORE_L2MPKI_9	0.097
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.096
CORE_L2MPKI_12	0.097
CORE_L2MPKI_13	0.095
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.096
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.097
CORE_L2MPKI_18	0.096
CORE_L2MPKI_19	0.096
CORE_L2MPKI_20	1.276
CORE_L2MPKI_21	1.334
CORE_L2MPKI_22	1.314
CORE_L2MPKI_23	1.290
CORE_L2MPKI_24	1.293
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.319
CORE_L2MPKI_27	1.309
CORE_L2MPKI_28	1.309
CORE_L2MPKI_29	1.303
CORE_L2MPKI_30	1.292
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.267
CORE_L2MPKI_33	1.279
CORE_L2MPKI_34	1.306
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.301
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.289
CORE_L2MPKI_39	1.264
CORE_L2MPKI_40	1.260
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.243
CORE_L2MPKI_43	1.268
CORE_L2MPKI_44	1.282
CORE_L2MPKI_45	1.264
CORE_L2MPKI_46	1.275
CORE_L2MPKI_47	1.291
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.259
CORE_L2MPKI_50	1.255
CORE_L2MPKI_51	1.283
CORE_L2MPKI_52	1.256
CORE_L2MPKI_53	1.294
CORE_L2MPKI_54	1.275
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.277
CORE_L2MPKI_57	1.237
CORE_L2MPKI_58	1.269
CORE_L2MPKI_59	1.253
Avg_MPKI_Stream1= 0.097
Avg_MPKI_Stream2= 1.295
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	921
CORE_MISSES_1	895
CORE_MISSES_2	876
CORE_MISSES_3	896
CORE_MISSES_4	894
CORE_MISSES_5	873
CORE_MISSES_6	862
CORE_MISSES_7	856
CORE_MISSES_8	877
CORE_MISSES_9	861
CORE_MISSES_10	872
CORE_MISSES_11	856
CORE_MISSES_12	869
CORE_MISSES_13	851
CORE_MISSES_14	842
CORE_MISSES_15	855
CORE_MISSES_16	876
CORE_MISSES_17	866
CORE_MISSES_18	863
CORE_MISSES_19	864
CORE_MISSES_20	3432
CORE_MISSES_21	3510
CORE_MISSES_22	3478
CORE_MISSES_23	3433
CORE_MISSES_24	3499
CORE_MISSES_25	3545
CORE_MISSES_26	3529
CORE_MISSES_27	3639
CORE_MISSES_28	3405
CORE_MISSES_29	3390
CORE_MISSES_30	3419
CORE_MISSES_31	3384
CORE_MISSES_32	3391
CORE_MISSES_33	3442
CORE_MISSES_34	3398
CORE_MISSES_35	3258
CORE_MISSES_36	3289
CORE_MISSES_37	3352
CORE_MISSES_38	3374
CORE_MISSES_39	3438
CORE_MISSES_40	3409
CORE_MISSES_41	3470
CORE_MISSES_42	3382
CORE_MISSES_43	3355
CORE_MISSES_44	3391
CORE_MISSES_45	3476
CORE_MISSES_46	3449
CORE_MISSES_47	3377
CORE_MISSES_48	3486
CORE_MISSES_49	3313
CORE_MISSES_50	3396
CORE_MISSES_51	3396
CORE_MISSES_52	3304
CORE_MISSES_53	3271
CORE_MISSES_54	3298
CORE_MISSES_55	3216
CORE_MISSES_56	3247
CORE_MISSES_57	3291
CORE_MISSES_58	3303
CORE_MISSES_59	3261
L2_MISSES = 153121
L2_total_cache_accesses = 271932
L2_total_cache_misses = 153121
L2_total_cache_miss_rate = 0.5631
L2_total_cache_pending_hits = 6489
L2_total_cache_reservation_fails = 54285
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30038
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2618
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 248
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 296
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2124
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11164
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 488
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 253
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18462
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=804769
icnt_total_pkts_simt_to_mem=805057
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     725.0195
gpu_ipc_2 =     212.9094
gpu_ipc_3 =     212.9086
gpu_tot_sim_cycle_stream_1 = 284433
gpu_tot_sim_cycle_stream_2 = 284418
gpu_tot_sim_cycle_stream_3 = 284419
gpu_sim_insn_1 = 206219493
gpu_sim_insn_2 = 60555264
gpu_sim_insn_3 = 60555264
gpu_sim_cycle = 284434
gpu_sim_insn = 327330021
gpu_ipc =    1150.8119
gpu_tot_sim_cycle = 284434
gpu_tot_sim_insn = 327330021
gpu_tot_ipc =    1150.8119
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 991711
gpu_stall_icnt2sh    = 163446
gpu_total_sim_rate=353870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5492598
	L1I_total_cache_misses = 94993
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44342
L1D_cache:
	L1D_cache_core[0]: Access = 1680, Miss = 1613, Miss_rate = 0.960, Pending_hits = 53, Reservation_fails = 6996
	L1D_cache_core[1]: Access = 1664, Miss = 1613, Miss_rate = 0.969, Pending_hits = 40, Reservation_fails = 10627
	L1D_cache_core[2]: Access = 1668, Miss = 1609, Miss_rate = 0.965, Pending_hits = 51, Reservation_fails = 11295
	L1D_cache_core[3]: Access = 1648, Miss = 1582, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 11758
	L1D_cache_core[4]: Access = 1680, Miss = 1611, Miss_rate = 0.959, Pending_hits = 53, Reservation_fails = 11460
	L1D_cache_core[5]: Access = 1680, Miss = 1615, Miss_rate = 0.961, Pending_hits = 44, Reservation_fails = 11132
	L1D_cache_core[6]: Access = 1680, Miss = 1617, Miss_rate = 0.963, Pending_hits = 45, Reservation_fails = 12795
	L1D_cache_core[7]: Access = 1648, Miss = 1579, Miss_rate = 0.958, Pending_hits = 46, Reservation_fails = 12516
	L1D_cache_core[8]: Access = 1632, Miss = 1557, Miss_rate = 0.954, Pending_hits = 57, Reservation_fails = 10284
	L1D_cache_core[9]: Access = 1640, Miss = 1581, Miss_rate = 0.964, Pending_hits = 36, Reservation_fails = 10543
	L1D_cache_core[10]: Access = 1632, Miss = 1576, Miss_rate = 0.966, Pending_hits = 34, Reservation_fails = 12495
	L1D_cache_core[11]: Access = 1616, Miss = 1574, Miss_rate = 0.974, Pending_hits = 26, Reservation_fails = 13076
	L1D_cache_core[12]: Access = 1648, Miss = 1603, Miss_rate = 0.973, Pending_hits = 33, Reservation_fails = 10089
	L1D_cache_core[13]: Access = 1672, Miss = 1611, Miss_rate = 0.964, Pending_hits = 45, Reservation_fails = 12132
	L1D_cache_core[14]: Access = 1656, Miss = 1593, Miss_rate = 0.962, Pending_hits = 44, Reservation_fails = 11085
	L1D_cache_core[15]: Access = 1664, Miss = 1605, Miss_rate = 0.965, Pending_hits = 42, Reservation_fails = 14549
	L1D_cache_core[16]: Access = 1688, Miss = 1617, Miss_rate = 0.958, Pending_hits = 58, Reservation_fails = 11356
	L1D_cache_core[17]: Access = 1676, Miss = 1607, Miss_rate = 0.959, Pending_hits = 45, Reservation_fails = 8304
	L1D_cache_core[18]: Access = 1632, Miss = 1569, Miss_rate = 0.961, Pending_hits = 47, Reservation_fails = 13249
	L1D_cache_core[19]: Access = 1632, Miss = 1581, Miss_rate = 0.969, Pending_hits = 43, Reservation_fails = 10945
	L1D_cache_core[20]: Access = 6720, Miss = 5344, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 47653
	L1D_cache_core[21]: Access = 6560, Miss = 5220, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45420
	L1D_cache_core[22]: Access = 6560, Miss = 5272, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 49346
	L1D_cache_core[23]: Access = 6624, Miss = 5276, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 47383
	L1D_cache_core[24]: Access = 6656, Miss = 5340, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 54607
	L1D_cache_core[25]: Access = 6592, Miss = 5228, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 49911
	L1D_cache_core[26]: Access = 6592, Miss = 5180, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 47436
	L1D_cache_core[27]: Access = 6848, Miss = 5446, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 45768
	L1D_cache_core[28]: Access = 6464, Miss = 5139, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[29]: Access = 6400, Miss = 5074, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 45956
	L1D_cache_core[30]: Access = 6624, Miss = 5274, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 46990
	L1D_cache_core[31]: Access = 6592, Miss = 5222, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 47130
	L1D_cache_core[32]: Access = 6560, Miss = 5281, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 50946
	L1D_cache_core[33]: Access = 6624, Miss = 5258, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46306
	L1D_cache_core[34]: Access = 6464, Miss = 5134, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46229
	L1D_cache_core[35]: Access = 6336, Miss = 5026, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47960
	L1D_cache_core[36]: Access = 6240, Miss = 4950, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47578
	L1D_cache_core[37]: Access = 6432, Miss = 5106, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50170
	L1D_cache_core[38]: Access = 6496, Miss = 5158, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45150
	L1D_cache_core[39]: Access = 6688, Miss = 5247, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[40]: Access = 6720, Miss = 5431, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 46132
	L1D_cache_core[41]: Access = 6848, Miss = 5591, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 51864
	L1D_cache_core[42]: Access = 6720, Miss = 5363, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 48312
	L1D_cache_core[43]: Access = 6592, Miss = 5264, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 49809
	L1D_cache_core[44]: Access = 6592, Miss = 5256, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 46831
	L1D_cache_core[45]: Access = 6752, Miss = 5402, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 44834
	L1D_cache_core[46]: Access = 6656, Miss = 5321, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 46641
	L1D_cache_core[47]: Access = 6496, Miss = 5201, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 48272
	L1D_cache_core[48]: Access = 6720, Miss = 5419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[49]: Access = 6464, Miss = 5205, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 46170
	L1D_cache_core[50]: Access = 6688, Miss = 5312, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45429
	L1D_cache_core[51]: Access = 6592, Miss = 5208, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 46495
	L1D_cache_core[52]: Access = 6528, Miss = 5267, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 48264
	L1D_cache_core[53]: Access = 6336, Miss = 5008, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 47208
	L1D_cache_core[54]: Access = 6368, Miss = 5069, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45199
	L1D_cache_core[55]: Access = 6240, Miss = 4961, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 49166
	L1D_cache_core[56]: Access = 6368, Miss = 5046, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 45996
	L1D_cache_core[57]: Access = 6528, Miss = 5194, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45741
	L1D_cache_core[58]: Access = 6400, Miss = 5123, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47357
	L1D_cache_core[59]: Access = 6464, Miss = 5126, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47167
	L1D_total_cache_accesses = 295280
	L1D_total_cache_misses = 240855
	L1D_total_cache_miss_rate = 0.8157
	L1D_total_cache_pending_hits = 887
	L1D_total_cache_reservation_fails = 2120495
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 154970
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3125316
	L1T_total_cache_misses = 3550
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3121766
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3121766
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1623494
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5397605
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 94993
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44342
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23349, 22023, 23364, 21765, 23089, 21550, 23551, 22040, 22337, 20821, 21502, 20092, 21250, 19886, 21202, 19863, 
gpgpu_n_tot_thrd_icount = 341942144
gpgpu_n_tot_w_icount = 10685692
gpgpu_n_stall_shd_mem = 4999457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134961
gpgpu_n_mem_write_global = 159096
gpgpu_n_mem_texture = 3550
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4214752
gpgpu_n_store_insn = 4501184
gpgpu_n_shmem_insn = 33708133
gpgpu_n_tex_insn = 10386553
gpgpu_n_const_mem_insn = 3670016
gpgpu_n_param_mem_insn = 1260902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10080
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2142273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4416300	W0_Idle:3354934	W0_Scoreboard:15674802	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67730	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561564	W29:1760476	W30:0	W31:0	W32:7257856
Warp Occupancy Distribution:
Stall:1668367	W0_Idle:230826	W0_Scoreboard:2576827	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67730	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561564	W29:1760476	W30:0	W31:0	W32:3473152
Warp Occupancy Distribution:
Stall:1360905	W0_Idle:1631739	W0_Scoreboard:6492364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1892352
warp_utilization0: 0.313079
warp_utilization1: 0.606585
warp_utilization2: 0.166326
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1079688 {8:134961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20829312 {40:4986,72:5142,136:148968,}
traffic_breakdown_coretomem[INST_ACC_R] = 110672 {8:13834,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 28400 {8:3550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18353608 {136:134953,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1272744 {8:159093,}
traffic_breakdown_memtocore[INST_ACC_R] = 1880608 {136:13828,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 482664 {136:3549,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 545 
averagemflatency_1 = 577 
averagemflatency_2= 537 
averagemflatency_3 = 544 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 284433 
mrq_lat_table:99939 	6186 	9437 	15745 	38046 	53665 	62210 	35562 	8346 	737 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	695 	583 	499 	36898 	113990 	127783 	17063 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59971 	28804 	24569 	38376 	86597 	59521 	12770 	926 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65636 	70354 	2595 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	13703 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	4 	66 	175 	297 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        28        39        41        26        24        22        21        46        34        32        32        36        42 
dram[5]:        24        24        38        33        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.096955  2.100684  2.144494  2.097334  2.217982  2.366507  2.248062  2.229686  2.136084  2.111862  2.198483  2.135833  2.319077  2.324269  2.288372  2.363762 
dram[1]:  2.095831  2.080516  2.149682  2.137996  2.278473  2.273026  2.172886  2.244674  2.132389  2.083586  2.110909  2.211125  2.240315  2.336277  2.333561  2.268293 
dram[2]:  2.156888  2.082921  2.126342  2.043191  2.392265  2.324983  2.235370  2.222857  2.129790  2.140470  2.183302  2.292267  2.289526  2.273579  2.281812  2.317600 
dram[3]:  2.112353  2.009558  2.132698  2.143577  2.303772  2.340771  2.273794  2.282908  2.083183  2.083384  2.184975  2.153799  2.379694  2.251647  2.325866  2.385783 
dram[4]:  2.069853  2.082462  2.031363  2.091805  2.289438  2.377656  2.189514  2.257458  2.107795  2.109146  2.153560  2.226778  2.282667  2.237753  2.303560  2.426056 
dram[5]:  2.046061  2.081746  2.095738  2.112422  2.305741  2.357674  2.189873  2.281617  2.059880  2.087087  2.145062  2.195229  2.254630  2.227627  2.368056  2.308525 
average row locality = 329875/149790 = 2.202250
average row locality_1 = 151520/73054 = 2.074082
average row locality_2 = 90735/38225 = 2.373708
average row locality_3 = 87620/38511 = 2.275194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1785      1804      1779      1791      1835      1849      1834      1833      1850      1815      1846      1842      1802      1817      1833      1817 
dram[1]:      1787      1805      1779      1806      1854      1855      1840      1838      1840      1821      1855      1860      1808      1829      1821      1826 
dram[2]:      1798      1788      1781      1807      1869      1828      1834      1854      1820      1839      1842      1869      1816      1799      1823      1830 
dram[3]:      1806      1789      1763      1816      1873      1863      1851      1843      1839      1819      1831      1847      1820      1808      1817      1851 
dram[4]:      1800      1800      1781      1797      1826      1867      1816      1842      1834      1839      1838      1845      1818      1822      1825      1831 
dram[5]:      1786      1807      1797      1814      1855      1882      1825      1853      1822      1848      1846      1856      1800      1833      1803      1812 
total reads: 175209
bank skew: 1882/1763 = 1.07
chip skew: 29239/29132 = 1.00
number of total write accesses:
dram[0]:      1589      1576      1590      1592      1594      1599      1646      1652      1619      1621      1632      1633      1614      1602      1611      1601 
dram[1]:      1581      1580      1596      1587      1607      1600      1654      1639      1623      1619      1628      1638      1604      1610      1600      1615 
dram[2]:      1584      1578      1585      1599      1595      1606      1642      1647      1626      1620      1636      1629      1616      1600      1602      1607 
dram[3]:      1597      1575      1596      1588      1608      1599      1637      1643      1617      1629      1630      1640      1602      1610      1609      1606 
dram[4]:      1578      1584      1587      1598      1599      1602      1650      1639      1627      1620      1640      1631      1606      1604      1605      1614 
dram[5]:      1590      1580      1596      1587      1599      1605      1635      1647      1618      1627      1629      1641      1609      1602      1607      1600 
total reads: 154666
bank skew: 1654/1575 = 1.05
chip skew: 25786/25771 = 1.00
average mf latency per bank:
dram[0]:        481       490       455       477       498       526       495       516       469       498       477       497       468       487       482       513
dram[1]:        486       489       465       485       510       525       501       516       480       500       483       494       482       496       497       517
dram[2]:        481       490       467       476       508       528       509       507       482       493       485       492       483       481       496       512
dram[3]:        480       463       471       463       506       512       508       500       483       482       485       477       489       472       501       500
dram[4]:        485       471       460       470       517       516       508       502       490       482       484       482       475       478       504       497
dram[5]:        498       470       479       470       530       519       511       494       501       484       498       482       492       472       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=217369 n_act=24872 n_pre=24856 n_req=37307 n_req_1=7665 n_req_2=15182 n_req_3=14460 n_rd=58264 n_write=50091 bw_util=0.3897 bw_util_1=0.07393 bw_util_2=0.1617 bw_util_3=0.1541 blp=8.324505 blp_1= 2.205931 blp_2= 2.862672 blp_3= 2.866240
 n_activity=328591 dram_eff=0.4453 dram_eff_1=0.08448 dram_eff_2=0.1848 dram_eff_3=0.176
bk0: 3570a 219875i bk1: 3608a 216260i bk2: 3558a 217809i bk3: 3582a 214653i bk4: 3670a 206547i bk5: 3698a 204293i bk6: 3668a 197564i bk7: 3666a 196759i bk8: 3700a 220462i bk9: 3630a 212658i bk10: 3692a 209768i bk11: 3684a 204344i bk12: 3604a 211733i bk13: 3634a 205485i bk14: 3666a 199211i bk15: 3634a 195156i 
bw_dist = 0.074	0.162	0.154	0.485	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8399
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=216751 n_act=25072 n_pre=25056 n_req=37456 n_req_1=7641 n_req_2=15147 n_req_3=14668 n_rd=58448 n_write=50125 bw_util=0.3914 bw_util_1=0.07375 bw_util_2=0.1614 bw_util_3=0.1563 blp=8.401124 blp_1= 2.181548 blp_2= 2.898294 blp_3= 2.884508
 n_activity=328794 dram_eff=0.4469 dram_eff_1=0.08422 dram_eff_2=0.1843 dram_eff_3=0.1784
bk0: 3574a 220155i bk1: 3610a 215538i bk2: 3558a 219710i bk3: 3612a 210691i bk4: 3708a 207623i bk5: 3710a 196743i bk6: 3680a 198919i bk7: 3676a 197599i bk8: 3680a 215784i bk9: 3642a 209743i bk10: 3710a 207332i bk11: 3720a 203640i bk12: 3616a 207808i bk13: 3658a 204978i bk14: 3642a 197912i bk15: 3652a 194826i 
bw_dist = 0.074	0.161	0.156	0.484	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8647
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=217297 n_act=24820 n_pre=24804 n_req=37374 n_req_1=7610 n_req_2=15204 n_req_3=14560 n_rd=58394 n_write=50137 bw_util=0.3907 bw_util_1=0.07358 bw_util_2=0.162 bw_util_3=0.1551 blp=8.388257 blp_1= 2.185656 blp_2= 2.902897 blp_3= 2.882568
 n_activity=328266 dram_eff=0.4468 dram_eff_1=0.08416 dram_eff_2=0.1853 dram_eff_3=0.1774
bk0: 3596a 219635i bk1: 3576a 213695i bk2: 3562a 216398i bk3: 3614a 208777i bk4: 3738a 203931i bk5: 3656a 202121i bk6: 3668a 199861i bk7: 3708a 195726i bk8: 3640a 216884i bk9: 3678a 212277i bk10: 3684a 210264i bk11: 3738a 205214i bk12: 3632a 211030i bk13: 3598a 205831i bk14: 3646a 200296i bk15: 3660a 193945i 
bw_dist = 0.074	0.162	0.155	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7649
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=217091 n_act=24894 n_pre=24878 n_req=37507 n_req_1=7665 n_req_2=15192 n_req_3=14650 n_rd=58472 n_write=50117 bw_util=0.3918 bw_util_1=0.07391 bw_util_2=0.1619 bw_util_3=0.1561 blp=8.382672 blp_1= 2.198694 blp_2= 2.891969 blp_3= 2.872761
 n_activity=328463 dram_eff=0.4479 dram_eff_1=0.08448 dram_eff_2=0.185 dram_eff_3=0.1784
bk0: 3612a 219908i bk1: 3578a 216933i bk2: 3526a 216955i bk3: 3632a 211729i bk4: 3746a 205629i bk5: 3726a 199689i bk6: 3702a 199721i bk7: 3686a 194805i bk8: 3678a 214581i bk9: 3638a 215062i bk10: 3662a 212022i bk11: 3694a 204577i bk12: 3640a 207801i bk13: 3616a 206858i bk14: 3634a 197572i bk15: 3702a 190465i 
bw_dist = 0.074	0.162	0.156	0.483	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7839
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=216985 n_act=25016 n_pre=25000 n_req=37421 n_req_1=7701 n_req_2=15109 n_req_3=14611 n_rd=58362 n_write=50089 bw_util=0.3908 bw_util_1=0.07417 bw_util_2=0.161 bw_util_3=0.1557 blp=8.396256 blp_1= 2.197844 blp_2= 2.883260 blp_3= 2.905862
 n_activity=328010 dram_eff=0.4473 dram_eff_1=0.08489 dram_eff_2=0.1843 dram_eff_3=0.1782
bk0: 3600a 220586i bk1: 3600a 214016i bk2: 3562a 216679i bk3: 3594a 211999i bk4: 3652a 206556i bk5: 3734a 201821i bk6: 3632a 197022i bk7: 3684a 193650i bk8: 3668a 215668i bk9: 3678a 212680i bk10: 3676a 210522i bk11: 3690a 207154i bk12: 3636a 211653i bk13: 3644a 205669i bk14: 3650a 196075i bk15: 3662a 196245i 
bw_dist = 0.074	0.161	0.156	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9069
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=216677 n_act=25117 n_pre=25101 n_req=37542 n_req_1=7694 n_req_2=15134 n_req_3=14714 n_rd=58478 n_write=50079 bw_util=0.3922 bw_util_1=0.07417 bw_util_2=0.1612 bw_util_3=0.1568 blp=8.360192 blp_1= 2.225515 blp_2= 2.880318 blp_3= 2.886120
 n_activity=329151 dram_eff=0.4473 dram_eff_1=0.0846 dram_eff_2=0.1839 dram_eff_3=0.1788
bk0: 3572a 217443i bk1: 3614a 214431i bk2: 3594a 215625i bk3: 3628a 209668i bk4: 3710a 205449i bk5: 3764a 198250i bk6: 3650a 202805i bk7: 3706a 193354i bk8: 3644a 217000i bk9: 3696a 211329i bk10: 3692a 209634i bk11: 3712a 205428i bk12: 3600a 207830i bk13: 3666a 206511i bk14: 3606a 201833i bk15: 3624a 196244i 
bw_dist = 0.074	0.161	0.157	0.485	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25525, Miss = 14565, Miss_rate = 0.571, Pending_hits = 616, Reservation_fails = 2864
L2_cache_bank[1]: Access = 25593, Miss = 14568, Miss_rate = 0.569, Pending_hits = 606, Reservation_fails = 6771
L2_cache_bank[2]: Access = 25608, Miss = 14584, Miss_rate = 0.570, Pending_hits = 608, Reservation_fails = 2422
L2_cache_bank[3]: Access = 25571, Miss = 14640, Miss_rate = 0.573, Pending_hits = 583, Reservation_fails = 6947
L2_cache_bank[4]: Access = 26123, Miss = 14584, Miss_rate = 0.558, Pending_hits = 602, Reservation_fails = 4615
L2_cache_bank[5]: Access = 25590, Miss = 14614, Miss_rate = 0.571, Pending_hits = 581, Reservation_fails = 8403
L2_cache_bank[6]: Access = 26153, Miss = 14601, Miss_rate = 0.558, Pending_hits = 627, Reservation_fails = 3321
L2_cache_bank[7]: Access = 25637, Miss = 14636, Miss_rate = 0.571, Pending_hits = 621, Reservation_fails = 6032
L2_cache_bank[8]: Access = 26284, Miss = 14538, Miss_rate = 0.553, Pending_hits = 659, Reservation_fails = 6707
L2_cache_bank[9]: Access = 26332, Miss = 14643, Miss_rate = 0.556, Pending_hits = 651, Reservation_fails = 7303
L2_cache_bank[10]: Access = 26581, Miss = 14534, Miss_rate = 0.547, Pending_hits = 658, Reservation_fails = 5391
L2_cache_bank[11]: Access = 26534, Miss = 14706, Miss_rate = 0.554, Pending_hits = 688, Reservation_fails = 6347
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25525, Miss = 14565 (0.571), PendingHit = 616 (0.0241)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25593, Miss = 14568 (0.569), PendingHit = 606 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25608, Miss = 14584 (0.57), PendingHit = 608 (0.0237)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25571, Miss = 14640 (0.573), PendingHit = 583 (0.0228)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26123, Miss = 14584 (0.558), PendingHit = 602 (0.023)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25590, Miss = 14614 (0.571), PendingHit = 581 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26153, Miss = 14601 (0.558), PendingHit = 627 (0.024)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25637, Miss = 14636 (0.571), PendingHit = 621 (0.0242)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26284, Miss = 14538 (0.553), PendingHit = 659 (0.0251)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26332, Miss = 14643 (0.556), PendingHit = 651 (0.0247)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26581, Miss = 14534 (0.547), PendingHit = 658 (0.0248)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26534, Miss = 14706 (0.554), PendingHit = 688 (0.0259)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.456
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.544
Stream 1: Accesses  = 44508
Stream 1: Misses  = 20301
Stream 2: Accesses  = 133512
Stream 2: Misses  = 78305
Stream 3: Accesses  = 178019
Stream 3: Misses  = 96908
Stream 1+2: Accesses  = 178020
Stream 1+2: Misses  = 98606
Stream 1+2+3: Accesses  = 356039
Stream 1+2+3: Misses  = 195514
Total Accesses  = 311531
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.100
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.098
CORE_L2MPKI_7	0.097
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.098
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.098
CORE_L2MPKI_18	0.097
CORE_L2MPKI_19	0.097
CORE_L2MPKI_20	1.280
CORE_L2MPKI_21	1.323
CORE_L2MPKI_22	1.308
CORE_L2MPKI_23	1.286
CORE_L2MPKI_24	1.296
CORE_L2MPKI_25	1.314
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.308
CORE_L2MPKI_28	1.306
CORE_L2MPKI_29	1.305
CORE_L2MPKI_30	1.289
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.273
CORE_L2MPKI_33	1.282
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.277
CORE_L2MPKI_36	1.300
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.283
CORE_L2MPKI_39	1.265
CORE_L2MPKI_40	1.257
CORE_L2MPKI_41	1.243
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.262
CORE_L2MPKI_44	1.271
CORE_L2MPKI_45	1.267
CORE_L2MPKI_46	1.272
CORE_L2MPKI_47	1.281
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.276
CORE_L2MPKI_52	1.252
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.278
CORE_L2MPKI_55	1.284
CORE_L2MPKI_56	1.268
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.279
CORE_L2MPKI_59	1.256
Avg_MPKI_Stream1= 0.098
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.265
MISSES-CORES
CORE_MISSES_0	1070
CORE_MISSES_1	1039
CORE_MISSES_2	1024
CORE_MISSES_3	1036
CORE_MISSES_4	1038
CORE_MISSES_5	1022
CORE_MISSES_6	1006
CORE_MISSES_7	998
CORE_MISSES_8	1021
CORE_MISSES_9	1000
CORE_MISSES_10	1014
CORE_MISSES_11	1003
CORE_MISSES_12	1013
CORE_MISSES_13	997
CORE_MISSES_14	986
CORE_MISSES_15	1000
CORE_MISSES_16	1013
CORE_MISSES_17	1004
CORE_MISSES_18	1009
CORE_MISSES_19	1008
CORE_MISSES_20	3973
CORE_MISSES_21	4010
CORE_MISSES_22	3964
CORE_MISSES_23	3935
CORE_MISSES_24	3986
CORE_MISSES_25	4003
CORE_MISSES_26	3996
CORE_MISSES_27	4137
CORE_MISSES_28	3899
CORE_MISSES_29	3858
CORE_MISSES_30	3945
CORE_MISSES_31	3874
CORE_MISSES_32	3859
CORE_MISSES_33	3922
CORE_MISSES_34	3891
CORE_MISSES_35	3738
CORE_MISSES_36	3749
CORE_MISSES_37	3807
CORE_MISSES_38	3851
CORE_MISSES_39	3908
CORE_MISSES_40	3903
CORE_MISSES_41	3931
CORE_MISSES_42	3848
CORE_MISSES_43	3843
CORE_MISSES_44	3870
CORE_MISSES_45	3952
CORE_MISSES_46	3910
CORE_MISSES_47	3843
CORE_MISSES_48	3938
CORE_MISSES_49	3784
CORE_MISSES_50	3876
CORE_MISSES_51	3885
CORE_MISSES_52	3776
CORE_MISSES_53	3769
CORE_MISSES_54	3761
CORE_MISSES_55	3702
CORE_MISSES_56	3730
CORE_MISSES_57	3753
CORE_MISSES_58	3782
CORE_MISSES_59	3751
L2_MISSES = 175213
L2_total_cache_accesses = 311531
L2_total_cache_misses = 175213
L2_total_cache_miss_rate = 0.5624
L2_total_cache_pending_hits = 7500
L2_total_cache_reservation_fails = 67123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38868
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2942
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 337
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2412
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12990
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 553
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 286
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21979
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=921043
icnt_total_pkts_simt_to_mem=922683
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     725.0195
gpu_ipc_2 =     212.9094
gpu_ipc_3 =     212.9086
gpu_tot_sim_cycle_stream_1 = 284433
gpu_tot_sim_cycle_stream_2 = 284418
gpu_tot_sim_cycle_stream_3 = 284419
gpu_sim_insn_1 = 206219493
gpu_sim_insn_2 = 60555264
gpu_sim_insn_3 = 60555264
gpu_sim_cycle = 284434
gpu_sim_insn = 327330021
gpu_ipc =    1150.8119
gpu_tot_sim_cycle = 284434
gpu_tot_sim_insn = 327330021
gpu_tot_ipc =    1150.8119
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 991711
gpu_stall_icnt2sh    = 163446
gpu_total_sim_rate=353870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5492598
	L1I_total_cache_misses = 94993
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44342
L1D_cache:
	L1D_cache_core[0]: Access = 1680, Miss = 1613, Miss_rate = 0.960, Pending_hits = 53, Reservation_fails = 6996
	L1D_cache_core[1]: Access = 1664, Miss = 1613, Miss_rate = 0.969, Pending_hits = 40, Reservation_fails = 10627
	L1D_cache_core[2]: Access = 1668, Miss = 1609, Miss_rate = 0.965, Pending_hits = 51, Reservation_fails = 11295
	L1D_cache_core[3]: Access = 1648, Miss = 1582, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 11758
	L1D_cache_core[4]: Access = 1680, Miss = 1611, Miss_rate = 0.959, Pending_hits = 53, Reservation_fails = 11460
	L1D_cache_core[5]: Access = 1680, Miss = 1615, Miss_rate = 0.961, Pending_hits = 44, Reservation_fails = 11132
	L1D_cache_core[6]: Access = 1680, Miss = 1617, Miss_rate = 0.963, Pending_hits = 45, Reservation_fails = 12795
	L1D_cache_core[7]: Access = 1648, Miss = 1579, Miss_rate = 0.958, Pending_hits = 46, Reservation_fails = 12516
	L1D_cache_core[8]: Access = 1632, Miss = 1557, Miss_rate = 0.954, Pending_hits = 57, Reservation_fails = 10284
	L1D_cache_core[9]: Access = 1640, Miss = 1581, Miss_rate = 0.964, Pending_hits = 36, Reservation_fails = 10543
	L1D_cache_core[10]: Access = 1632, Miss = 1576, Miss_rate = 0.966, Pending_hits = 34, Reservation_fails = 12495
	L1D_cache_core[11]: Access = 1616, Miss = 1574, Miss_rate = 0.974, Pending_hits = 26, Reservation_fails = 13076
	L1D_cache_core[12]: Access = 1648, Miss = 1603, Miss_rate = 0.973, Pending_hits = 33, Reservation_fails = 10089
	L1D_cache_core[13]: Access = 1672, Miss = 1611, Miss_rate = 0.964, Pending_hits = 45, Reservation_fails = 12132
	L1D_cache_core[14]: Access = 1656, Miss = 1593, Miss_rate = 0.962, Pending_hits = 44, Reservation_fails = 11085
	L1D_cache_core[15]: Access = 1664, Miss = 1605, Miss_rate = 0.965, Pending_hits = 42, Reservation_fails = 14549
	L1D_cache_core[16]: Access = 1688, Miss = 1617, Miss_rate = 0.958, Pending_hits = 58, Reservation_fails = 11356
	L1D_cache_core[17]: Access = 1676, Miss = 1607, Miss_rate = 0.959, Pending_hits = 45, Reservation_fails = 8304
	L1D_cache_core[18]: Access = 1632, Miss = 1569, Miss_rate = 0.961, Pending_hits = 47, Reservation_fails = 13249
	L1D_cache_core[19]: Access = 1632, Miss = 1581, Miss_rate = 0.969, Pending_hits = 43, Reservation_fails = 10945
	L1D_cache_core[20]: Access = 6720, Miss = 5344, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 47653
	L1D_cache_core[21]: Access = 6560, Miss = 5220, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45420
	L1D_cache_core[22]: Access = 6560, Miss = 5272, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 49346
	L1D_cache_core[23]: Access = 6624, Miss = 5276, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 47383
	L1D_cache_core[24]: Access = 6656, Miss = 5340, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 54607
	L1D_cache_core[25]: Access = 6592, Miss = 5228, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 49911
	L1D_cache_core[26]: Access = 6592, Miss = 5180, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 47436
	L1D_cache_core[27]: Access = 6848, Miss = 5446, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 45768
	L1D_cache_core[28]: Access = 6464, Miss = 5139, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[29]: Access = 6400, Miss = 5074, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 45956
	L1D_cache_core[30]: Access = 6624, Miss = 5274, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 46990
	L1D_cache_core[31]: Access = 6592, Miss = 5222, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 47130
	L1D_cache_core[32]: Access = 6560, Miss = 5281, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 50946
	L1D_cache_core[33]: Access = 6624, Miss = 5258, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46306
	L1D_cache_core[34]: Access = 6464, Miss = 5134, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46229
	L1D_cache_core[35]: Access = 6336, Miss = 5026, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47960
	L1D_cache_core[36]: Access = 6240, Miss = 4950, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47578
	L1D_cache_core[37]: Access = 6432, Miss = 5106, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50170
	L1D_cache_core[38]: Access = 6496, Miss = 5158, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45150
	L1D_cache_core[39]: Access = 6688, Miss = 5247, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[40]: Access = 6720, Miss = 5431, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 46132
	L1D_cache_core[41]: Access = 6848, Miss = 5591, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 51864
	L1D_cache_core[42]: Access = 6720, Miss = 5363, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 48312
	L1D_cache_core[43]: Access = 6592, Miss = 5264, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 49809
	L1D_cache_core[44]: Access = 6592, Miss = 5256, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 46831
	L1D_cache_core[45]: Access = 6752, Miss = 5402, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 44834
	L1D_cache_core[46]: Access = 6656, Miss = 5321, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 46641
	L1D_cache_core[47]: Access = 6496, Miss = 5201, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 48272
	L1D_cache_core[48]: Access = 6720, Miss = 5419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[49]: Access = 6464, Miss = 5205, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 46170
	L1D_cache_core[50]: Access = 6688, Miss = 5312, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45429
	L1D_cache_core[51]: Access = 6592, Miss = 5208, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 46495
	L1D_cache_core[52]: Access = 6528, Miss = 5267, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 48264
	L1D_cache_core[53]: Access = 6336, Miss = 5008, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 47208
	L1D_cache_core[54]: Access = 6368, Miss = 5069, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45199
	L1D_cache_core[55]: Access = 6240, Miss = 4961, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 49166
	L1D_cache_core[56]: Access = 6368, Miss = 5046, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 45996
	L1D_cache_core[57]: Access = 6528, Miss = 5194, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45741
	L1D_cache_core[58]: Access = 6400, Miss = 5123, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47357
	L1D_cache_core[59]: Access = 6464, Miss = 5126, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47167
	L1D_total_cache_accesses = 295280
	L1D_total_cache_misses = 240855
	L1D_total_cache_miss_rate = 0.8157
	L1D_total_cache_pending_hits = 887
	L1D_total_cache_reservation_fails = 2120495
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 154970
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3125316
	L1T_total_cache_misses = 3550
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3121766
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3121766
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1623494
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5397605
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 94993
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44342
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23349, 22023, 23364, 21765, 23089, 21550, 23551, 22040, 22337, 20821, 21502, 20092, 21250, 19886, 21202, 19863, 
gpgpu_n_tot_thrd_icount = 341942144
gpgpu_n_tot_w_icount = 10685692
gpgpu_n_stall_shd_mem = 4999457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134961
gpgpu_n_mem_write_global = 159096
gpgpu_n_mem_texture = 3550
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4214752
gpgpu_n_store_insn = 4501184
gpgpu_n_shmem_insn = 33708133
gpgpu_n_tex_insn = 10386553
gpgpu_n_const_mem_insn = 3670016
gpgpu_n_param_mem_insn = 1260902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10080
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2142273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4416300	W0_Idle:3354934	W0_Scoreboard:15674802	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67730	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561564	W29:1760476	W30:0	W31:0	W32:7257856
Warp Occupancy Distribution:
Stall:1668367	W0_Idle:230826	W0_Scoreboard:2576827	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67730	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561564	W29:1760476	W30:0	W31:0	W32:3473152
Warp Occupancy Distribution:
Stall:1360905	W0_Idle:1631739	W0_Scoreboard:6492364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1892352
warp_utilization0: 0.313079
warp_utilization1: 0.606585
warp_utilization2: 0.166326
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1079688 {8:134961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20829312 {40:4986,72:5142,136:148968,}
traffic_breakdown_coretomem[INST_ACC_R] = 110672 {8:13834,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 28400 {8:3550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18353608 {136:134953,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1272744 {8:159093,}
traffic_breakdown_memtocore[INST_ACC_R] = 1880608 {136:13828,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 482664 {136:3549,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 545 
averagemflatency_1 = 577 
averagemflatency_2= 537 
averagemflatency_3 = 544 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 284433 
mrq_lat_table:99939 	6186 	9437 	15745 	38046 	53665 	62210 	35562 	8346 	737 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	695 	583 	499 	36898 	113990 	127783 	17063 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59971 	28804 	24569 	38376 	86597 	59521 	12770 	926 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65636 	70354 	2595 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	13703 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	4 	66 	175 	297 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        28        39        41        26        24        22        21        46        34        32        32        36        42 
dram[5]:        24        24        38        33        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.096955  2.100684  2.144494  2.097334  2.217982  2.366507  2.248062  2.229686  2.136084  2.111862  2.198483  2.135833  2.319077  2.324269  2.288372  2.363762 
dram[1]:  2.095831  2.080516  2.149682  2.137996  2.278473  2.273026  2.172886  2.244674  2.132389  2.083586  2.110909  2.211125  2.240315  2.336277  2.333561  2.268293 
dram[2]:  2.156888  2.082921  2.126342  2.043191  2.392265  2.324983  2.235370  2.222857  2.129790  2.140470  2.183302  2.292267  2.289526  2.273579  2.281812  2.317600 
dram[3]:  2.112353  2.009558  2.132698  2.143577  2.303772  2.340771  2.273794  2.282908  2.083183  2.083384  2.184975  2.153799  2.379694  2.251647  2.325866  2.385783 
dram[4]:  2.069853  2.082462  2.031363  2.091805  2.289438  2.377656  2.189514  2.257458  2.107795  2.109146  2.153560  2.226778  2.282667  2.237753  2.303560  2.426056 
dram[5]:  2.046061  2.081746  2.095738  2.112422  2.305741  2.357674  2.189873  2.281617  2.059880  2.087087  2.145062  2.195229  2.254630  2.227627  2.368056  2.308525 
average row locality = 329875/149790 = 2.202250
average row locality_1 = 151520/73054 = 2.074082
average row locality_2 = 90735/38225 = 2.373708
average row locality_3 = 87620/38511 = 2.275194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1785      1804      1779      1791      1835      1849      1834      1833      1850      1815      1846      1842      1802      1817      1833      1817 
dram[1]:      1787      1805      1779      1806      1854      1855      1840      1838      1840      1821      1855      1860      1808      1829      1821      1826 
dram[2]:      1798      1788      1781      1807      1869      1828      1834      1854      1820      1839      1842      1869      1816      1799      1823      1830 
dram[3]:      1806      1789      1763      1816      1873      1863      1851      1843      1839      1819      1831      1847      1820      1808      1817      1851 
dram[4]:      1800      1800      1781      1797      1826      1867      1816      1842      1834      1839      1838      1845      1818      1822      1825      1831 
dram[5]:      1786      1807      1797      1814      1855      1882      1825      1853      1822      1848      1846      1856      1800      1833      1803      1812 
total reads: 175209
bank skew: 1882/1763 = 1.07
chip skew: 29239/29132 = 1.00
number of total write accesses:
dram[0]:      1589      1576      1590      1592      1594      1599      1646      1652      1619      1621      1632      1633      1614      1602      1611      1601 
dram[1]:      1581      1580      1596      1587      1607      1600      1654      1639      1623      1619      1628      1638      1604      1610      1600      1615 
dram[2]:      1584      1578      1585      1599      1595      1606      1642      1647      1626      1620      1636      1629      1616      1600      1602      1607 
dram[3]:      1597      1575      1596      1588      1608      1599      1637      1643      1617      1629      1630      1640      1602      1610      1609      1606 
dram[4]:      1578      1584      1587      1598      1599      1602      1650      1639      1627      1620      1640      1631      1606      1604      1605      1614 
dram[5]:      1590      1580      1596      1587      1599      1605      1635      1647      1618      1627      1629      1641      1609      1602      1607      1600 
total reads: 154666
bank skew: 1654/1575 = 1.05
chip skew: 25786/25771 = 1.00
average mf latency per bank:
dram[0]:        481       490       455       477       498       526       495       516       469       498       477       497       468       487       482       513
dram[1]:        486       489       465       485       510       525       501       516       480       500       483       494       482       496       497       517
dram[2]:        481       490       467       476       508       528       509       507       482       493       485       492       483       481       496       512
dram[3]:        480       463       471       463       506       512       508       500       483       482       485       477       489       472       501       500
dram[4]:        485       471       460       470       517       516       508       502       490       482       484       482       475       478       504       497
dram[5]:        498       470       479       470       530       519       511       494       501       484       498       482       492       472       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=217369 n_act=24872 n_pre=24856 n_req=37307 n_req_1=7665 n_req_2=15182 n_req_3=14460 n_rd=58264 n_write=50091 bw_util=0.3897 bw_util_1=0.07393 bw_util_2=0.1617 bw_util_3=0.1541 blp=8.324505 blp_1= 2.205931 blp_2= 2.862672 blp_3= 2.866240
 n_activity=328591 dram_eff=0.4453 dram_eff_1=0.08448 dram_eff_2=0.1848 dram_eff_3=0.176
bk0: 3570a 219875i bk1: 3608a 216260i bk2: 3558a 217809i bk3: 3582a 214653i bk4: 3670a 206547i bk5: 3698a 204293i bk6: 3668a 197564i bk7: 3666a 196759i bk8: 3700a 220462i bk9: 3630a 212658i bk10: 3692a 209768i bk11: 3684a 204344i bk12: 3604a 211733i bk13: 3634a 205485i bk14: 3666a 199211i bk15: 3634a 195156i 
bw_dist = 0.074	0.162	0.154	0.485	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8399
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=216751 n_act=25072 n_pre=25056 n_req=37456 n_req_1=7641 n_req_2=15147 n_req_3=14668 n_rd=58448 n_write=50125 bw_util=0.3914 bw_util_1=0.07375 bw_util_2=0.1614 bw_util_3=0.1563 blp=8.401124 blp_1= 2.181548 blp_2= 2.898294 blp_3= 2.884508
 n_activity=328794 dram_eff=0.4469 dram_eff_1=0.08422 dram_eff_2=0.1843 dram_eff_3=0.1784
bk0: 3574a 220155i bk1: 3610a 215538i bk2: 3558a 219710i bk3: 3612a 210691i bk4: 3708a 207623i bk5: 3710a 196743i bk6: 3680a 198919i bk7: 3676a 197599i bk8: 3680a 215784i bk9: 3642a 209743i bk10: 3710a 207332i bk11: 3720a 203640i bk12: 3616a 207808i bk13: 3658a 204978i bk14: 3642a 197912i bk15: 3652a 194826i 
bw_dist = 0.074	0.161	0.156	0.484	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8647
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=217297 n_act=24820 n_pre=24804 n_req=37374 n_req_1=7610 n_req_2=15204 n_req_3=14560 n_rd=58394 n_write=50137 bw_util=0.3907 bw_util_1=0.07358 bw_util_2=0.162 bw_util_3=0.1551 blp=8.388257 blp_1= 2.185656 blp_2= 2.902897 blp_3= 2.882568
 n_activity=328266 dram_eff=0.4468 dram_eff_1=0.08416 dram_eff_2=0.1853 dram_eff_3=0.1774
bk0: 3596a 219635i bk1: 3576a 213695i bk2: 3562a 216398i bk3: 3614a 208777i bk4: 3738a 203931i bk5: 3656a 202121i bk6: 3668a 199861i bk7: 3708a 195726i bk8: 3640a 216884i bk9: 3678a 212277i bk10: 3684a 210264i bk11: 3738a 205214i bk12: 3632a 211030i bk13: 3598a 205831i bk14: 3646a 200296i bk15: 3660a 193945i 
bw_dist = 0.074	0.162	0.155	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7649
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=217091 n_act=24894 n_pre=24878 n_req=37507 n_req_1=7665 n_req_2=15192 n_req_3=14650 n_rd=58472 n_write=50117 bw_util=0.3918 bw_util_1=0.07391 bw_util_2=0.1619 bw_util_3=0.1561 blp=8.382672 blp_1= 2.198694 blp_2= 2.891969 blp_3= 2.872761
 n_activity=328463 dram_eff=0.4479 dram_eff_1=0.08448 dram_eff_2=0.185 dram_eff_3=0.1784
bk0: 3612a 219908i bk1: 3578a 216933i bk2: 3526a 216955i bk3: 3632a 211729i bk4: 3746a 205629i bk5: 3726a 199689i bk6: 3702a 199721i bk7: 3686a 194805i bk8: 3678a 214581i bk9: 3638a 215062i bk10: 3662a 212022i bk11: 3694a 204577i bk12: 3640a 207801i bk13: 3616a 206858i bk14: 3634a 197572i bk15: 3702a 190465i 
bw_dist = 0.074	0.162	0.156	0.483	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7839
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=216985 n_act=25016 n_pre=25000 n_req=37421 n_req_1=7701 n_req_2=15109 n_req_3=14611 n_rd=58362 n_write=50089 bw_util=0.3908 bw_util_1=0.07417 bw_util_2=0.161 bw_util_3=0.1557 blp=8.396256 blp_1= 2.197844 blp_2= 2.883260 blp_3= 2.905862
 n_activity=328010 dram_eff=0.4473 dram_eff_1=0.08489 dram_eff_2=0.1843 dram_eff_3=0.1782
bk0: 3600a 220586i bk1: 3600a 214016i bk2: 3562a 216679i bk3: 3594a 211999i bk4: 3652a 206556i bk5: 3734a 201821i bk6: 3632a 197022i bk7: 3684a 193650i bk8: 3668a 215668i bk9: 3678a 212680i bk10: 3676a 210522i bk11: 3690a 207154i bk12: 3636a 211653i bk13: 3644a 205669i bk14: 3650a 196075i bk15: 3662a 196245i 
bw_dist = 0.074	0.161	0.156	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9069
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375452 n_nop=216677 n_act=25117 n_pre=25101 n_req=37542 n_req_1=7694 n_req_2=15134 n_req_3=14714 n_rd=58478 n_write=50079 bw_util=0.3922 bw_util_1=0.07417 bw_util_2=0.1612 bw_util_3=0.1568 blp=8.360192 blp_1= 2.225515 blp_2= 2.880318 blp_3= 2.886120
 n_activity=329151 dram_eff=0.4473 dram_eff_1=0.0846 dram_eff_2=0.1839 dram_eff_3=0.1788
bk0: 3572a 217443i bk1: 3614a 214431i bk2: 3594a 215625i bk3: 3628a 209668i bk4: 3710a 205449i bk5: 3764a 198250i bk6: 3650a 202805i bk7: 3706a 193354i bk8: 3644a 217000i bk9: 3696a 211329i bk10: 3692a 209634i bk11: 3712a 205428i bk12: 3600a 207830i bk13: 3666a 206511i bk14: 3606a 201833i bk15: 3624a 196244i 
bw_dist = 0.074	0.161	0.157	0.485	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25525, Miss = 14565, Miss_rate = 0.571, Pending_hits = 616, Reservation_fails = 2864
L2_cache_bank[1]: Access = 25593, Miss = 14568, Miss_rate = 0.569, Pending_hits = 606, Reservation_fails = 6771
L2_cache_bank[2]: Access = 25608, Miss = 14584, Miss_rate = 0.570, Pending_hits = 608, Reservation_fails = 2422
L2_cache_bank[3]: Access = 25571, Miss = 14640, Miss_rate = 0.573, Pending_hits = 583, Reservation_fails = 6947
L2_cache_bank[4]: Access = 26123, Miss = 14584, Miss_rate = 0.558, Pending_hits = 602, Reservation_fails = 4615
L2_cache_bank[5]: Access = 25590, Miss = 14614, Miss_rate = 0.571, Pending_hits = 581, Reservation_fails = 8403
L2_cache_bank[6]: Access = 26153, Miss = 14601, Miss_rate = 0.558, Pending_hits = 627, Reservation_fails = 3321
L2_cache_bank[7]: Access = 25637, Miss = 14636, Miss_rate = 0.571, Pending_hits = 621, Reservation_fails = 6032
L2_cache_bank[8]: Access = 26284, Miss = 14538, Miss_rate = 0.553, Pending_hits = 659, Reservation_fails = 6707
L2_cache_bank[9]: Access = 26332, Miss = 14643, Miss_rate = 0.556, Pending_hits = 651, Reservation_fails = 7303
L2_cache_bank[10]: Access = 26581, Miss = 14534, Miss_rate = 0.547, Pending_hits = 658, Reservation_fails = 5391
L2_cache_bank[11]: Access = 26534, Miss = 14706, Miss_rate = 0.554, Pending_hits = 688, Reservation_fails = 6347
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25525, Miss = 14565 (0.571), PendingHit = 616 (0.0241)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25593, Miss = 14568 (0.569), PendingHit = 606 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25608, Miss = 14584 (0.57), PendingHit = 608 (0.0237)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25571, Miss = 14640 (0.573), PendingHit = 583 (0.0228)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26123, Miss = 14584 (0.558), PendingHit = 602 (0.023)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25590, Miss = 14614 (0.571), PendingHit = 581 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26153, Miss = 14601 (0.558), PendingHit = 627 (0.024)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25637, Miss = 14636 (0.571), PendingHit = 621 (0.0242)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26284, Miss = 14538 (0.553), PendingHit = 659 (0.0251)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26332, Miss = 14643 (0.556), PendingHit = 651 (0.0247)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26581, Miss = 14534 (0.547), PendingHit = 658 (0.0248)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26534, Miss = 14706 (0.554), PendingHit = 688 (0.0259)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.456
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.544
Stream 1: Accesses  = 44508
Stream 1: Misses  = 20301
Stream 2: Accesses  = 133512
Stream 2: Misses  = 78305
Stream 3: Accesses  = 178019
Stream 3: Misses  = 96908
Stream 1+2: Accesses  = 178020
Stream 1+2: Misses  = 98606
Stream 1+2+3: Accesses  = 356039
Stream 1+2+3: Misses  = 195514
Total Accesses  = 311531
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.100
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.098
CORE_L2MPKI_7	0.097
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.098
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.098
CORE_L2MPKI_18	0.097
CORE_L2MPKI_19	0.097
CORE_L2MPKI_20	1.280
CORE_L2MPKI_21	1.323
CORE_L2MPKI_22	1.308
CORE_L2MPKI_23	1.286
CORE_L2MPKI_24	1.296
CORE_L2MPKI_25	1.314
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.308
CORE_L2MPKI_28	1.306
CORE_L2MPKI_29	1.305
CORE_L2MPKI_30	1.289
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.273
CORE_L2MPKI_33	1.282
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.277
CORE_L2MPKI_36	1.300
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.283
CORE_L2MPKI_39	1.265
CORE_L2MPKI_40	1.257
CORE_L2MPKI_41	1.243
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.262
CORE_L2MPKI_44	1.271
CORE_L2MPKI_45	1.267
CORE_L2MPKI_46	1.272
CORE_L2MPKI_47	1.281
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.276
CORE_L2MPKI_52	1.252
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.278
CORE_L2MPKI_55	1.284
CORE_L2MPKI_56	1.268
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.279
CORE_L2MPKI_59	1.256
Avg_MPKI_Stream1= 0.098
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.265
MISSES-CORES
CORE_MISSES_0	1070
CORE_MISSES_1	1039
CORE_MISSES_2	1024
CORE_MISSES_3	1036
CORE_MISSES_4	1038
CORE_MISSES_5	1022
CORE_MISSES_6	1006
CORE_MISSES_7	998
CORE_MISSES_8	1021
CORE_MISSES_9	1000
CORE_MISSES_10	1014
CORE_MISSES_11	1003
CORE_MISSES_12	1013
CORE_MISSES_13	997
CORE_MISSES_14	986
CORE_MISSES_15	1000
CORE_MISSES_16	1013
CORE_MISSES_17	1004
CORE_MISSES_18	1009
CORE_MISSES_19	1008
CORE_MISSES_20	3973
CORE_MISSES_21	4010
CORE_MISSES_22	3964
CORE_MISSES_23	3935
CORE_MISSES_24	3986
CORE_MISSES_25	4003
CORE_MISSES_26	3996
CORE_MISSES_27	4137
CORE_MISSES_28	3899
CORE_MISSES_29	3858
CORE_MISSES_30	3945
CORE_MISSES_31	3874
CORE_MISSES_32	3859
CORE_MISSES_33	3922
CORE_MISSES_34	3891
CORE_MISSES_35	3738
CORE_MISSES_36	3749
CORE_MISSES_37	3807
CORE_MISSES_38	3851
CORE_MISSES_39	3908
CORE_MISSES_40	3903
CORE_MISSES_41	3931
CORE_MISSES_42	3848
CORE_MISSES_43	3843
CORE_MISSES_44	3870
CORE_MISSES_45	3952
CORE_MISSES_46	3910
CORE_MISSES_47	3843
CORE_MISSES_48	3938
CORE_MISSES_49	3784
CORE_MISSES_50	3876
CORE_MISSES_51	3885
CORE_MISSES_52	3776
CORE_MISSES_53	3769
CORE_MISSES_54	3761
CORE_MISSES_55	3702
CORE_MISSES_56	3730
CORE_MISSES_57	3753
CORE_MISSES_58	3782
CORE_MISSES_59	3751
L2_MISSES = 175213
L2_total_cache_accesses = 311531
L2_total_cache_misses = 175213
L2_total_cache_miss_rate = 0.5624
L2_total_cache_pending_hits = 7500
L2_total_cache_reservation_fails = 67123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38868
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2942
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 337
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2412
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12990
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 553
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 286
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21979
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=921043
icnt_total_pkts_simt_to_mem=922683
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     726.3638
gpu_ipc_2 =     211.4937
gpu_ipc_3 =     211.4882
gpu_tot_sim_cycle_stream_1 = 322129
gpu_tot_sim_cycle_stream_2 = 322112
gpu_tot_sim_cycle_stream_3 = 322113
gpu_sim_insn_1 = 233982843
gpu_sim_insn_2 = 68124672
gpu_sim_insn_3 = 68123104
gpu_sim_cycle = 322130
gpu_sim_insn = 370230619
gpu_ipc =    1149.3206
gpu_tot_sim_cycle = 322130
gpu_tot_sim_insn = 370230619
gpu_tot_ipc =    1149.3206
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1128824
gpu_stall_icnt2sh    = 181583
gpu_total_sim_rate=350265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6212729
	L1I_total_cache_misses = 106763
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49345
L1D_cache:
	L1D_cache_core[0]: Access = 1920, Miss = 1846, Miss_rate = 0.961, Pending_hits = 57, Reservation_fails = 8432
	L1D_cache_core[1]: Access = 1896, Miss = 1837, Miss_rate = 0.969, Pending_hits = 47, Reservation_fails = 12311
	L1D_cache_core[2]: Access = 1912, Miss = 1846, Miss_rate = 0.965, Pending_hits = 55, Reservation_fails = 12830
	L1D_cache_core[3]: Access = 1888, Miss = 1817, Miss_rate = 0.962, Pending_hits = 50, Reservation_fails = 13266
	L1D_cache_core[4]: Access = 1912, Miss = 1836, Miss_rate = 0.960, Pending_hits = 60, Reservation_fails = 13205
	L1D_cache_core[5]: Access = 1880, Miss = 1810, Miss_rate = 0.963, Pending_hits = 49, Reservation_fails = 12161
	L1D_cache_core[6]: Access = 1904, Miss = 1828, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 13621
	L1D_cache_core[7]: Access = 1888, Miss = 1816, Miss_rate = 0.962, Pending_hits = 48, Reservation_fails = 12782
	L1D_cache_core[8]: Access = 1872, Miss = 1789, Miss_rate = 0.956, Pending_hits = 61, Reservation_fails = 10876
	L1D_cache_core[9]: Access = 1880, Miss = 1817, Miss_rate = 0.966, Pending_hits = 39, Reservation_fails = 12271
	L1D_cache_core[10]: Access = 1864, Miss = 1800, Miss_rate = 0.966, Pending_hits = 41, Reservation_fails = 15197
	L1D_cache_core[11]: Access = 1848, Miss = 1799, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 14391
	L1D_cache_core[12]: Access = 1872, Miss = 1821, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 10516
	L1D_cache_core[13]: Access = 1912, Miss = 1844, Miss_rate = 0.964, Pending_hits = 52, Reservation_fails = 13516
	L1D_cache_core[14]: Access = 1896, Miss = 1824, Miss_rate = 0.962, Pending_hits = 47, Reservation_fails = 12921
	L1D_cache_core[15]: Access = 1896, Miss = 1831, Miss_rate = 0.966, Pending_hits = 48, Reservation_fails = 17099
	L1D_cache_core[16]: Access = 1920, Miss = 1843, Miss_rate = 0.960, Pending_hits = 61, Reservation_fails = 12896
	L1D_cache_core[17]: Access = 1916, Miss = 1843, Miss_rate = 0.962, Pending_hits = 46, Reservation_fails = 10241
	L1D_cache_core[18]: Access = 1856, Miss = 1783, Miss_rate = 0.961, Pending_hits = 51, Reservation_fails = 15049
	L1D_cache_core[19]: Access = 1864, Miss = 1810, Miss_rate = 0.971, Pending_hits = 44, Reservation_fails = 11995
	L1D_cache_core[20]: Access = 7584, Miss = 6034, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53468
	L1D_cache_core[21]: Access = 7360, Miss = 5864, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 53550
	L1D_cache_core[22]: Access = 7360, Miss = 5922, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 58390
	L1D_cache_core[23]: Access = 7424, Miss = 5925, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 56124
	L1D_cache_core[24]: Access = 7456, Miss = 5979, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 62334
	L1D_cache_core[25]: Access = 7424, Miss = 5895, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56115
	L1D_cache_core[26]: Access = 7456, Miss = 5870, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 53295
	L1D_cache_core[27]: Access = 7712, Miss = 6139, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 52408
	L1D_cache_core[28]: Access = 7296, Miss = 5795, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50206
	L1D_cache_core[29]: Access = 7168, Miss = 5681, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53497
	L1D_cache_core[30]: Access = 7392, Miss = 5882, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 54487
	L1D_cache_core[31]: Access = 7360, Miss = 5821, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54838
	L1D_cache_core[32]: Access = 7328, Miss = 5893, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 57926
	L1D_cache_core[33]: Access = 7456, Miss = 5898, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54616
	L1D_cache_core[34]: Access = 7360, Miss = 5830, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 53594
	L1D_cache_core[35]: Access = 7168, Miss = 5682, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 54188
	L1D_cache_core[36]: Access = 7040, Miss = 5584, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 55544
	L1D_cache_core[37]: Access = 7232, Miss = 5740, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56859
	L1D_cache_core[38]: Access = 7392, Miss = 5894, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 52479
	L1D_cache_core[39]: Access = 7488, Miss = 5887, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 49621
	L1D_cache_core[40]: Access = 7616, Miss = 6148, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 53843
	L1D_cache_core[41]: Access = 7776, Miss = 6327, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 58093
	L1D_cache_core[42]: Access = 7584, Miss = 6033, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54217
	L1D_cache_core[43]: Access = 7488, Miss = 5992, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 55997
	L1D_cache_core[44]: Access = 7424, Miss = 5929, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 55025
	L1D_cache_core[45]: Access = 7520, Miss = 6009, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 51574
	L1D_cache_core[46]: Access = 7424, Miss = 5945, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 54966
	L1D_cache_core[47]: Access = 7264, Miss = 5808, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 54708
	L1D_cache_core[48]: Access = 7520, Miss = 6059, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 54935
	L1D_cache_core[49]: Access = 7360, Miss = 5905, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 52331
	L1D_cache_core[50]: Access = 7520, Miss = 5968, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 52763
	L1D_cache_core[51]: Access = 7424, Miss = 5851, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 52422
	L1D_cache_core[52]: Access = 7296, Miss = 5883, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 55488
	L1D_cache_core[53]: Access = 7104, Miss = 5631, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53837
	L1D_cache_core[54]: Access = 7136, Miss = 5661, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 52337
	L1D_cache_core[55]: Access = 7040, Miss = 5577, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 54120
	L1D_cache_core[56]: Access = 7136, Miss = 5639, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 53647
	L1D_cache_core[57]: Access = 7380, Miss = 5877, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53215
	L1D_cache_core[58]: Access = 7200, Miss = 5776, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 53921
	L1D_cache_core[59]: Access = 7232, Miss = 5750, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54071
	L1D_total_cache_accesses = 332696
	L1D_total_cache_misses = 271423
	L1D_total_cache_miss_rate = 0.8158
	L1D_total_cache_pending_hits = 968
	L1D_total_cache_reservation_fails = 2430625
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 174367
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0110
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3561969
	L1T_total_cache_misses = 3932
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3558037
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 576397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172455
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3558037
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1854228
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6105966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 106763
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 49345
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26208, 24702, 26190, 24457, 25960, 24106, 26195, 24579, 25041, 23303, 24280, 22759, 24254, 22736, 24200, 22665, 
gpgpu_n_tot_thrd_icount = 386810848
gpgpu_n_tot_w_icount = 12087839
gpgpu_n_stall_shd_mem = 5712620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151856
gpgpu_n_mem_write_global = 179484
gpgpu_n_mem_texture = 3932
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4741616
gpgpu_n_store_insn = 5068928
gpgpu_n_shmem_insn = 38005787
gpgpu_n_tex_insn = 11786316
gpgpu_n_const_mem_insn = 4128768
gpgpu_n_param_mem_insn = 1419312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11520
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5054197	W0_Idle:3768009	W0_Scoreboard:17745190	W1:0	W2:8070	W3:24080	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76280	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1778956	W29:1991092	W30:0	W31:0	W32:8198206
Warp Occupancy Distribution:
Stall:1886416	W0_Idle:235428	W0_Scoreboard:2932899	W1:0	W2:8070	W3:24080	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76280	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1778956	W29:1991092	W30:0	W31:0	W32:3940459
Warp Occupancy Distribution:
Stall:1572816	W0_Idle:1832895	W0_Scoreboard:7350593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2128896
warp_utilization0: 0.312715
warp_utilization1: 0.607709
warp_utilization2: 0.165220
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1214848 {8:151856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23485984 {40:5670,72:5930,136:167884,}
traffic_breakdown_coretomem[INST_ACC_R] = 126136 {8:15767,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31456 {8:3932,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20652416 {136:151856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435776 {8:179472,}
traffic_breakdown_memtocore[INST_ACC_R] = 2144176 {136:15766,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 534616 {136:3931,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 550 
averagemflatency_1 = 584 
averagemflatency_2= 542 
averagemflatency_3 = 548 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 322129 
mrq_lat_table:112654 	6958 	10643 	17698 	42916 	60716 	70646 	40596 	9531 	888 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	822 	643 	540 	40382 	126706 	146158 	19924 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67095 	31838 	27158 	42854 	97249 	68480 	15453 	1007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74354 	78652 	2860 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	34082 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	6 	76 	191 	344 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        19        28        39        41        26        24        25        21        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        20        25        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.095727  2.090958  2.172007  2.106696  2.245075  2.376600  2.248538  2.213916  2.125748  2.103132  2.184564  2.133443  2.333333  2.308701  2.270882  2.353438 
dram[1]:  2.105895  2.077087  2.175843  2.148537  2.290568  2.301362  2.162570  2.223631  2.117552  2.080792  2.097430  2.207770  2.234511  2.322235  2.309468  2.244559 
dram[2]:  2.125206  2.079613  2.121897  2.065045  2.432030  2.349879  2.206422  2.215675  2.118607  2.150496  2.169445  2.252018  2.274706  2.265920  2.277939  2.294118 
dram[3]:  2.095469  2.015081  2.165447  2.139637  2.339094  2.348767  2.256560  2.307921  2.079679  2.082711  2.175252  2.135816  2.352155  2.248116  2.305375  2.354030 
dram[4]:  2.081852  2.074627  2.048301  2.092183  2.297923  2.385976  2.179852  2.255841  2.127996  2.102523  2.139164  2.218857  2.280236  2.208785  2.266279  2.400488 
dram[5]:  2.048626  2.077701  2.108401  2.142779  2.323425  2.384615  2.176971  2.252028  2.056554  2.087327  2.140814  2.189838  2.256843  2.218430  2.346803  2.295401 
average row locality = 373248/169734 = 2.199017
average row locality_1 = 171656/82827 = 2.072464
average row locality_2 = 102891/43402 = 2.370651
average row locality_3 = 98701/43505 = 2.268728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2066      2034      2048      2069      2087      2044      2038      2076      2048      2060      2050      2017      2042      2085      2075 
dram[1]:      2039      2077      2041      2071      2090      2086      2050      2052      2074      2051      2077      2079      2029      2063      2076      2085 
dram[2]:      2051      2049      2033      2066      2110      2065      2038      2060      2054      2065      2061      2073      2035      2017      2090      2078 
dram[3]:      2062      2055      2021      2074      2109      2098      2061      2059      2061      2058      2052      2058      2047      2037      2071      2110 
dram[4]:      2052      2064      2035      2053      2065      2102      2019      2053      2066      2083      2046      2053      2034      2044      2076      2091 
dram[5]:      2047      2084      2059      2080      2093      2125      2033      2066      2056      2080      2056      2077      2032      2068      2056      2066 
total reads: 197919
bank skew: 2125/2017 = 1.05
chip skew: 33078/32887 = 1.01
number of total write accesses:
dram[0]:      1827      1819      1830      1822      1806      1813      1801      1812      1829      1847      1846      1835      1833      1832      1830      1827 
dram[1]:      1819      1830      1832      1820      1820      1801      1821      1806      1835      1838      1841      1842      1830      1843      1827      1834 
dram[2]:      1819      1817      1814      1839      1808      1817      1810      1813      1840      1836      1844      1832      1832      1826      1844      1822 
dram[3]:      1823      1820      1827      1818      1816      1808      1809      1816      1828      1845      1833      1842      1827      1841      1832      1833 
dram[4]:      1814      1828      1824      1828      1807      1811      1811      1809      1841      1834      1843      1830      1831      1828      1822      1841 
dram[5]:      1829      1820      1831      1822      1815      1812      1805      1821      1835      1840      1836      1845      1843      1832      1835      1827 
total reads: 175329
bank skew: 1847/1801 = 1.03
chip skew: 29248/29202 = 1.00
average mf latency per bank:
dram[0]:        475       492       454       481       495       525       500       521       469       498       475       501       468       489       483       516
dram[1]:        490       495       471       494       513       530       511       528       484       503       492       502       489       503       504       524
dram[2]:        482       487       471       478       511       528       516       515       483       495       489       492       488       484       499       515
dram[3]:        482       464       474       462       510       510       517       505       483       482       490       482       494       474       506       499
dram[4]:        482       469       462       470       517       513       512       507       488       482       486       484       476       480       505       496
dram[5]:        498       470       480       474       529       520       515       500       499       484       502       485       491       477       517       510
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=246400 n_act=28148 n_pre=28132 n_req=42216 n_req_1=8752 n_req_2=17194 n_req_3=16270 n_rd=65774 n_write=56757 bw_util=0.3893 bw_util_1=0.07452 bw_util_2=0.1617 bw_util_3=0.1531 blp=8.344698 blp_1= 2.175476 blp_2= 2.857156 blp_3= 2.857911
 n_activity=371458 dram_eff=0.4457 dram_eff_1=0.0853 dram_eff_2=0.1852 dram_eff_3=0.1752
bk0: 4096a 247257i bk1: 4132a 241338i bk2: 4068a 245199i bk3: 4096a 240979i bk4: 4138a 234513i bk5: 4174a 231215i bk6: 4088a 228309i bk7: 4076a 225931i bk8: 4152a 250366i bk9: 4096a 238758i bk10: 4120a 238499i bk11: 4100a 232488i bk12: 4034a 241493i bk13: 4084a 232368i bk14: 4170a 224904i bk15: 4150a 219165i 
bw_dist = 0.075	0.162	0.153	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8894
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245468 n_act=28429 n_pre=28413 n_req=42500 n_req_1=8741 n_req_2=17207 n_req_3=16552 n_rd=66080 n_write=56821 bw_util=0.392 bw_util_1=0.07443 bw_util_2=0.1619 bw_util_3=0.1557 blp=8.416931 blp_1= 2.178012 blp_2= 2.894428 blp_3= 2.875609
 n_activity=371781 dram_eff=0.4483 dram_eff_1=0.08513 dram_eff_2=0.1851 dram_eff_3=0.1781
bk0: 4078a 248897i bk1: 4154a 240781i bk2: 4082a 245971i bk3: 4142a 235437i bk4: 4180a 235308i bk5: 4172a 224014i bk6: 4100a 229465i bk7: 4104a 226158i bk8: 4148a 243709i bk9: 4102a 237992i bk10: 4154a 236385i bk11: 4158a 231289i bk12: 4058a 235259i bk13: 4126a 231821i bk14: 4152a 224683i bk15: 4170a 218378i 
bw_dist = 0.074	0.162	0.156	0.482	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9368
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=246239 n_act=28148 n_pre=28132 n_req=42277 n_req_1=8711 n_req_2=17216 n_req_3=16350 n_rd=65890 n_write=56802 bw_util=0.3901 bw_util_1=0.07431 bw_util_2=0.162 bw_util_3=0.1538 blp=8.402758 blp_1= 2.170730 blp_2= 2.898428 blp_3= 2.870332
 n_activity=370980 dram_eff=0.4471 dram_eff_1=0.08517 dram_eff_2=0.1856 dram_eff_3=0.1763
bk0: 4102a 248018i bk1: 4098a 241433i bk2: 4066a 241898i bk3: 4132a 233405i bk4: 4220a 231661i bk5: 4130a 228043i bk6: 4076a 229987i bk7: 4120a 224303i bk8: 4108a 245248i bk9: 4130a 241213i bk10: 4122a 238690i bk11: 4146a 234543i bk12: 4070a 239148i bk13: 4034a 234004i bk14: 4180a 224272i bk15: 4156a 219687i 
bw_dist = 0.074	0.162	0.154	0.482	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8211
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245984 n_act=28204 n_pre=28188 n_req=42509 n_req_1=8773 n_req_2=17210 n_req_3=16526 n_rd=66066 n_write=56769 bw_util=0.392 bw_util_1=0.07469 bw_util_2=0.1619 bw_util_3=0.1555 blp=8.404345 blp_1= 2.187407 blp_2= 2.881670 blp_3= 2.874418
 n_activity=371637 dram_eff=0.4486 dram_eff_1=0.08545 dram_eff_2=0.1852 dram_eff_3=0.1779
bk0: 4124a 247529i bk1: 4110a 242508i bk2: 4042a 244839i bk3: 4148a 237062i bk4: 4218a 234491i bk5: 4196a 226164i bk6: 4122a 228070i bk7: 4118a 223375i bk8: 4122a 244196i bk9: 4116a 242290i bk10: 4104a 240249i bk11: 4116a 233425i bk12: 4094a 234969i bk13: 4074a 233224i bk14: 4142a 221958i bk15: 4220a 215258i 
bw_dist = 0.075	0.162	0.155	0.482	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8648
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245970 n_act=28339 n_pre=28323 n_req=42343 n_req_1=8810 n_req_2=17120 n_req_3=16413 n_rd=65872 n_write=56707 bw_util=0.3903 bw_util_1=0.07489 bw_util_2=0.161 bw_util_3=0.1544 blp=8.428926 blp_1= 2.190045 blp_2= 2.887379 blp_3= 2.895194
 n_activity=370282 dram_eff=0.4482 dram_eff_1=0.086 dram_eff_2=0.1849 dram_eff_3=0.1773
bk0: 4104a 248632i bk1: 4128a 240902i bk2: 4070a 242248i bk3: 4106a 237997i bk4: 4130a 232729i bk5: 4204a 228161i bk6: 4038a 227111i bk7: 4106a 221519i bk8: 4132a 245079i bk9: 4166a 240354i bk10: 4092a 239178i bk11: 4106a 237092i bk12: 4068a 240323i bk13: 4088a 232051i bk14: 4152a 221205i bk15: 4182a 220145i 
bw_dist = 0.075	0.161	0.154	0.480	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9394
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245324 n_act=28467 n_pre=28451 n_req=42624 n_req_1=8800 n_req_2=17204 n_req_3=16620 n_rd=66156 n_write=56813 bw_util=0.3931 bw_util_1=0.07487 bw_util_2=0.1618 bw_util_3=0.1563 blp=8.395175 blp_1= 2.195077 blp_2= 2.878219 blp_3= 2.888578
 n_activity=372683 dram_eff=0.4485 dram_eff_1=0.08542 dram_eff_2=0.1847 dram_eff_3=0.1784
bk0: 4094a 244662i bk1: 4168a 240401i bk2: 4118a 241240i bk3: 4160a 234705i bk4: 4186a 232574i bk5: 4250a 224667i bk6: 4066a 231403i bk7: 4132a 221372i bk8: 4112a 245130i bk9: 4160a 240125i bk10: 4112a 238241i bk11: 4154a 232666i bk12: 4064a 234502i bk13: 4136a 231773i bk14: 4112a 226891i bk15: 4132a 220464i 
bw_dist = 0.075	0.162	0.156	0.483	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28771, Miss = 16433, Miss_rate = 0.571, Pending_hits = 702, Reservation_fails = 3152
L2_cache_bank[1]: Access = 28809, Miss = 16454, Miss_rate = 0.571, Pending_hits = 681, Reservation_fails = 7329
L2_cache_bank[2]: Access = 28872, Miss = 16476, Miss_rate = 0.571, Pending_hits = 695, Reservation_fails = 2834
L2_cache_bank[3]: Access = 28787, Miss = 16564, Miss_rate = 0.575, Pending_hits = 674, Reservation_fails = 7933
L2_cache_bank[4]: Access = 29468, Miss = 16472, Miss_rate = 0.559, Pending_hits = 681, Reservation_fails = 4847
L2_cache_bank[5]: Access = 28826, Miss = 16473, Miss_rate = 0.571, Pending_hits = 673, Reservation_fails = 9360
L2_cache_bank[6]: Access = 29504, Miss = 16484, Miss_rate = 0.559, Pending_hits = 706, Reservation_fails = 3687
L2_cache_bank[7]: Access = 28876, Miss = 16549, Miss_rate = 0.573, Pending_hits = 721, Reservation_fails = 6892
L2_cache_bank[8]: Access = 29643, Miss = 16393, Miss_rate = 0.553, Pending_hits = 746, Reservation_fails = 7481
L2_cache_bank[9]: Access = 29685, Miss = 16543, Miss_rate = 0.557, Pending_hits = 746, Reservation_fails = 8227
L2_cache_bank[10]: Access = 29959, Miss = 16433, Miss_rate = 0.549, Pending_hits = 746, Reservation_fails = 6280
L2_cache_bank[11]: Access = 29926, Miss = 16646, Miss_rate = 0.556, Pending_hits = 785, Reservation_fails = 6983
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28771, Miss = 16433 (0.571), PendingHit = 702 (0.0244)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28809, Miss = 16454 (0.571), PendingHit = 681 (0.0236)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28872, Miss = 16476 (0.571), PendingHit = 695 (0.0241)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28787, Miss = 16564 (0.575), PendingHit = 674 (0.0234)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29468, Miss = 16472 (0.559), PendingHit = 681 (0.0231)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28826, Miss = 16473 (0.571), PendingHit = 673 (0.0233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29504, Miss = 16484 (0.559), PendingHit = 706 (0.0239)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28876, Miss = 16549 (0.573), PendingHit = 721 (0.025)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29643, Miss = 16393 (0.553), PendingHit = 746 (0.0252)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29685, Miss = 16543 (0.557), PendingHit = 746 (0.0251)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29959, Miss = 16433 (0.549), PendingHit = 746 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29926, Miss = 16646 (0.556), PendingHit = 785 (0.0262)
L2 Cache Total Miss Rate = 0.564
Stream 1: L2 Cache Miss Rate = 0.457
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.545
Stream 1: Accesses  = 50758
Stream 1: Misses  = 23183
Stream 2: Accesses  = 150196
Stream 2: Misses  = 88500
Stream 3: Accesses  = 200930
Stream 3: Misses  = 109420
Stream 1+2: Accesses  = 200954
Stream 1+2: Misses  = 111683
Stream 1+2+3: Accesses  = 401884
Stream 1+2+3: Misses  = 221103
Total Accesses  = 351126
MPKI-CORES
CORE_L2MPKI_0	0.104
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.101
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.102
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.099
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.280
CORE_L2MPKI_21	1.329
CORE_L2MPKI_22	1.309
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.308
CORE_L2MPKI_25	1.320
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.305
CORE_L2MPKI_28	1.308
CORE_L2MPKI_29	1.319
CORE_L2MPKI_30	1.302
CORE_L2MPKI_31	1.290
CORE_L2MPKI_32	1.284
CORE_L2MPKI_33	1.290
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.285
CORE_L2MPKI_36	1.306
CORE_L2MPKI_37	1.287
CORE_L2MPKI_38	1.278
CORE_L2MPKI_39	1.272
CORE_L2MPKI_40	1.258
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.256
CORE_L2MPKI_44	1.269
CORE_L2MPKI_45	1.270
CORE_L2MPKI_46	1.282
CORE_L2MPKI_47	1.287
CORE_L2MPKI_48	1.265
CORE_L2MPKI_49	1.266
CORE_L2MPKI_50	1.251
CORE_L2MPKI_51	1.272
CORE_L2MPKI_52	1.264
CORE_L2MPKI_53	1.282
CORE_L2MPKI_54	1.283
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.279
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.275
CORE_L2MPKI_59	1.259
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.299
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1213
CORE_MISSES_1	1191
CORE_MISSES_2	1174
CORE_MISSES_3	1179
CORE_MISSES_4	1184
CORE_MISSES_5	1163
CORE_MISSES_6	1151
CORE_MISSES_7	1148
CORE_MISSES_8	1167
CORE_MISSES_9	1141
CORE_MISSES_10	1159
CORE_MISSES_11	1143
CORE_MISSES_12	1160
CORE_MISSES_13	1138
CORE_MISSES_14	1129
CORE_MISSES_15	1139
CORE_MISSES_16	1156
CORE_MISSES_17	1150
CORE_MISSES_18	1149
CORE_MISSES_19	1149
CORE_MISSES_20	4485
CORE_MISSES_21	4520
CORE_MISSES_22	4451
CORE_MISSES_23	4448
CORE_MISSES_24	4504
CORE_MISSES_25	4528
CORE_MISSES_26	4520
CORE_MISSES_27	4649
CORE_MISSES_28	4409
CORE_MISSES_29	4369
CORE_MISSES_30	4447
CORE_MISSES_31	4386
CORE_MISSES_32	4346
CORE_MISSES_33	4443
CORE_MISSES_34	4429
CORE_MISSES_35	4254
CORE_MISSES_36	4248
CORE_MISSES_37	4300
CORE_MISSES_38	4363
CORE_MISSES_39	4401
CORE_MISSES_40	4426
CORE_MISSES_41	4463
CORE_MISSES_42	4341
CORE_MISSES_43	4345
CORE_MISSES_44	4354
CORE_MISSES_45	4413
CORE_MISSES_46	4396
CORE_MISSES_47	4318
CORE_MISSES_48	4395
CORE_MISSES_49	4306
CORE_MISSES_50	4347
CORE_MISSES_51	4362
CORE_MISSES_52	4261
CORE_MISSES_53	4209
CORE_MISSES_54	4231
CORE_MISSES_55	4162
CORE_MISSES_56	4217
CORE_MISSES_57	4245
CORE_MISSES_58	4241
CORE_MISSES_59	4205
L2_MISSES = 197920
L2_total_cache_accesses = 351126
L2_total_cache_misses = 197920
L2_total_cache_miss_rate = 0.5637
L2_total_cache_pending_hits = 8556
L2_total_cache_reservation_fails = 75005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44341
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3265
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2699
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14841
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 317
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24076
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1037537
icnt_total_pkts_simt_to_mem=1040205
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     726.3638
gpu_ipc_2 =     211.4937
gpu_ipc_3 =     211.4882
gpu_tot_sim_cycle_stream_1 = 322129
gpu_tot_sim_cycle_stream_2 = 322112
gpu_tot_sim_cycle_stream_3 = 322113
gpu_sim_insn_1 = 233982843
gpu_sim_insn_2 = 68124672
gpu_sim_insn_3 = 68123104
gpu_sim_cycle = 322130
gpu_sim_insn = 370230619
gpu_ipc =    1149.3206
gpu_tot_sim_cycle = 322130
gpu_tot_sim_insn = 370230619
gpu_tot_ipc =    1149.3206
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1128824
gpu_stall_icnt2sh    = 181583
gpu_total_sim_rate=350265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6212729
	L1I_total_cache_misses = 106763
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49345
L1D_cache:
	L1D_cache_core[0]: Access = 1920, Miss = 1846, Miss_rate = 0.961, Pending_hits = 57, Reservation_fails = 8432
	L1D_cache_core[1]: Access = 1896, Miss = 1837, Miss_rate = 0.969, Pending_hits = 47, Reservation_fails = 12311
	L1D_cache_core[2]: Access = 1912, Miss = 1846, Miss_rate = 0.965, Pending_hits = 55, Reservation_fails = 12830
	L1D_cache_core[3]: Access = 1888, Miss = 1817, Miss_rate = 0.962, Pending_hits = 50, Reservation_fails = 13266
	L1D_cache_core[4]: Access = 1912, Miss = 1836, Miss_rate = 0.960, Pending_hits = 60, Reservation_fails = 13205
	L1D_cache_core[5]: Access = 1880, Miss = 1810, Miss_rate = 0.963, Pending_hits = 49, Reservation_fails = 12161
	L1D_cache_core[6]: Access = 1904, Miss = 1828, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 13621
	L1D_cache_core[7]: Access = 1888, Miss = 1816, Miss_rate = 0.962, Pending_hits = 48, Reservation_fails = 12782
	L1D_cache_core[8]: Access = 1872, Miss = 1789, Miss_rate = 0.956, Pending_hits = 61, Reservation_fails = 10876
	L1D_cache_core[9]: Access = 1880, Miss = 1817, Miss_rate = 0.966, Pending_hits = 39, Reservation_fails = 12271
	L1D_cache_core[10]: Access = 1864, Miss = 1800, Miss_rate = 0.966, Pending_hits = 41, Reservation_fails = 15197
	L1D_cache_core[11]: Access = 1848, Miss = 1799, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 14391
	L1D_cache_core[12]: Access = 1872, Miss = 1821, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 10516
	L1D_cache_core[13]: Access = 1912, Miss = 1844, Miss_rate = 0.964, Pending_hits = 52, Reservation_fails = 13516
	L1D_cache_core[14]: Access = 1896, Miss = 1824, Miss_rate = 0.962, Pending_hits = 47, Reservation_fails = 12921
	L1D_cache_core[15]: Access = 1896, Miss = 1831, Miss_rate = 0.966, Pending_hits = 48, Reservation_fails = 17099
	L1D_cache_core[16]: Access = 1920, Miss = 1843, Miss_rate = 0.960, Pending_hits = 61, Reservation_fails = 12896
	L1D_cache_core[17]: Access = 1916, Miss = 1843, Miss_rate = 0.962, Pending_hits = 46, Reservation_fails = 10241
	L1D_cache_core[18]: Access = 1856, Miss = 1783, Miss_rate = 0.961, Pending_hits = 51, Reservation_fails = 15049
	L1D_cache_core[19]: Access = 1864, Miss = 1810, Miss_rate = 0.971, Pending_hits = 44, Reservation_fails = 11995
	L1D_cache_core[20]: Access = 7584, Miss = 6034, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53468
	L1D_cache_core[21]: Access = 7360, Miss = 5864, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 53550
	L1D_cache_core[22]: Access = 7360, Miss = 5922, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 58390
	L1D_cache_core[23]: Access = 7424, Miss = 5925, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 56124
	L1D_cache_core[24]: Access = 7456, Miss = 5979, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 62334
	L1D_cache_core[25]: Access = 7424, Miss = 5895, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56115
	L1D_cache_core[26]: Access = 7456, Miss = 5870, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 53295
	L1D_cache_core[27]: Access = 7712, Miss = 6139, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 52408
	L1D_cache_core[28]: Access = 7296, Miss = 5795, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50206
	L1D_cache_core[29]: Access = 7168, Miss = 5681, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53497
	L1D_cache_core[30]: Access = 7392, Miss = 5882, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 54487
	L1D_cache_core[31]: Access = 7360, Miss = 5821, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54838
	L1D_cache_core[32]: Access = 7328, Miss = 5893, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 57926
	L1D_cache_core[33]: Access = 7456, Miss = 5898, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54616
	L1D_cache_core[34]: Access = 7360, Miss = 5830, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 53594
	L1D_cache_core[35]: Access = 7168, Miss = 5682, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 54188
	L1D_cache_core[36]: Access = 7040, Miss = 5584, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 55544
	L1D_cache_core[37]: Access = 7232, Miss = 5740, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56859
	L1D_cache_core[38]: Access = 7392, Miss = 5894, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 52479
	L1D_cache_core[39]: Access = 7488, Miss = 5887, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 49621
	L1D_cache_core[40]: Access = 7616, Miss = 6148, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 53843
	L1D_cache_core[41]: Access = 7776, Miss = 6327, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 58093
	L1D_cache_core[42]: Access = 7584, Miss = 6033, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54217
	L1D_cache_core[43]: Access = 7488, Miss = 5992, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 55997
	L1D_cache_core[44]: Access = 7424, Miss = 5929, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 55025
	L1D_cache_core[45]: Access = 7520, Miss = 6009, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 51574
	L1D_cache_core[46]: Access = 7424, Miss = 5945, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 54966
	L1D_cache_core[47]: Access = 7264, Miss = 5808, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 54708
	L1D_cache_core[48]: Access = 7520, Miss = 6059, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 54935
	L1D_cache_core[49]: Access = 7360, Miss = 5905, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 52331
	L1D_cache_core[50]: Access = 7520, Miss = 5968, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 52763
	L1D_cache_core[51]: Access = 7424, Miss = 5851, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 52422
	L1D_cache_core[52]: Access = 7296, Miss = 5883, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 55488
	L1D_cache_core[53]: Access = 7104, Miss = 5631, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53837
	L1D_cache_core[54]: Access = 7136, Miss = 5661, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 52337
	L1D_cache_core[55]: Access = 7040, Miss = 5577, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 54120
	L1D_cache_core[56]: Access = 7136, Miss = 5639, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 53647
	L1D_cache_core[57]: Access = 7380, Miss = 5877, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53215
	L1D_cache_core[58]: Access = 7200, Miss = 5776, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 53921
	L1D_cache_core[59]: Access = 7232, Miss = 5750, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54071
	L1D_total_cache_accesses = 332696
	L1D_total_cache_misses = 271423
	L1D_total_cache_miss_rate = 0.8158
	L1D_total_cache_pending_hits = 968
	L1D_total_cache_reservation_fails = 2430625
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 174367
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0110
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3561969
	L1T_total_cache_misses = 3932
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3558037
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 576397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172455
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3558037
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1854228
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6105966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 106763
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 49345
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26208, 24702, 26190, 24457, 25960, 24106, 26195, 24579, 25041, 23303, 24280, 22759, 24254, 22736, 24200, 22665, 
gpgpu_n_tot_thrd_icount = 386810848
gpgpu_n_tot_w_icount = 12087839
gpgpu_n_stall_shd_mem = 5712620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151856
gpgpu_n_mem_write_global = 179484
gpgpu_n_mem_texture = 3932
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4741616
gpgpu_n_store_insn = 5068928
gpgpu_n_shmem_insn = 38005787
gpgpu_n_tex_insn = 11786316
gpgpu_n_const_mem_insn = 4128768
gpgpu_n_param_mem_insn = 1419312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11520
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5054197	W0_Idle:3768009	W0_Scoreboard:17745190	W1:0	W2:8070	W3:24080	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76280	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1778956	W29:1991092	W30:0	W31:0	W32:8198206
Warp Occupancy Distribution:
Stall:1886416	W0_Idle:235428	W0_Scoreboard:2932899	W1:0	W2:8070	W3:24080	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76280	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1778956	W29:1991092	W30:0	W31:0	W32:3940459
Warp Occupancy Distribution:
Stall:1572816	W0_Idle:1832895	W0_Scoreboard:7350593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2128896
warp_utilization0: 0.312715
warp_utilization1: 0.607709
warp_utilization2: 0.165220
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1214848 {8:151856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23485984 {40:5670,72:5930,136:167884,}
traffic_breakdown_coretomem[INST_ACC_R] = 126136 {8:15767,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31456 {8:3932,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20652416 {136:151856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435776 {8:179472,}
traffic_breakdown_memtocore[INST_ACC_R] = 2144176 {136:15766,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 534616 {136:3931,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 550 
averagemflatency_1 = 584 
averagemflatency_2= 542 
averagemflatency_3 = 548 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 322129 
mrq_lat_table:112654 	6958 	10643 	17698 	42916 	60716 	70646 	40596 	9531 	888 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	822 	643 	540 	40382 	126706 	146158 	19924 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67095 	31838 	27158 	42854 	97249 	68480 	15453 	1007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74354 	78652 	2860 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	34082 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	6 	76 	191 	344 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        19        28        39        41        26        24        25        21        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        20        25        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.095727  2.090958  2.172007  2.106696  2.245075  2.376600  2.248538  2.213916  2.125748  2.103132  2.184564  2.133443  2.333333  2.308701  2.270882  2.353438 
dram[1]:  2.105895  2.077087  2.175843  2.148537  2.290568  2.301362  2.162570  2.223631  2.117552  2.080792  2.097430  2.207770  2.234511  2.322235  2.309468  2.244559 
dram[2]:  2.125206  2.079613  2.121897  2.065045  2.432030  2.349879  2.206422  2.215675  2.118607  2.150496  2.169445  2.252018  2.274706  2.265920  2.277939  2.294118 
dram[3]:  2.095469  2.015081  2.165447  2.139637  2.339094  2.348767  2.256560  2.307921  2.079679  2.082711  2.175252  2.135816  2.352155  2.248116  2.305375  2.354030 
dram[4]:  2.081852  2.074627  2.048301  2.092183  2.297923  2.385976  2.179852  2.255841  2.127996  2.102523  2.139164  2.218857  2.280236  2.208785  2.266279  2.400488 
dram[5]:  2.048626  2.077701  2.108401  2.142779  2.323425  2.384615  2.176971  2.252028  2.056554  2.087327  2.140814  2.189838  2.256843  2.218430  2.346803  2.295401 
average row locality = 373248/169734 = 2.199017
average row locality_1 = 171656/82827 = 2.072464
average row locality_2 = 102891/43402 = 2.370651
average row locality_3 = 98701/43505 = 2.268728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2066      2034      2048      2069      2087      2044      2038      2076      2048      2060      2050      2017      2042      2085      2075 
dram[1]:      2039      2077      2041      2071      2090      2086      2050      2052      2074      2051      2077      2079      2029      2063      2076      2085 
dram[2]:      2051      2049      2033      2066      2110      2065      2038      2060      2054      2065      2061      2073      2035      2017      2090      2078 
dram[3]:      2062      2055      2021      2074      2109      2098      2061      2059      2061      2058      2052      2058      2047      2037      2071      2110 
dram[4]:      2052      2064      2035      2053      2065      2102      2019      2053      2066      2083      2046      2053      2034      2044      2076      2091 
dram[5]:      2047      2084      2059      2080      2093      2125      2033      2066      2056      2080      2056      2077      2032      2068      2056      2066 
total reads: 197919
bank skew: 2125/2017 = 1.05
chip skew: 33078/32887 = 1.01
number of total write accesses:
dram[0]:      1827      1819      1830      1822      1806      1813      1801      1812      1829      1847      1846      1835      1833      1832      1830      1827 
dram[1]:      1819      1830      1832      1820      1820      1801      1821      1806      1835      1838      1841      1842      1830      1843      1827      1834 
dram[2]:      1819      1817      1814      1839      1808      1817      1810      1813      1840      1836      1844      1832      1832      1826      1844      1822 
dram[3]:      1823      1820      1827      1818      1816      1808      1809      1816      1828      1845      1833      1842      1827      1841      1832      1833 
dram[4]:      1814      1828      1824      1828      1807      1811      1811      1809      1841      1834      1843      1830      1831      1828      1822      1841 
dram[5]:      1829      1820      1831      1822      1815      1812      1805      1821      1835      1840      1836      1845      1843      1832      1835      1827 
total reads: 175329
bank skew: 1847/1801 = 1.03
chip skew: 29248/29202 = 1.00
average mf latency per bank:
dram[0]:        475       492       454       481       495       525       500       521       469       498       475       501       468       489       483       516
dram[1]:        490       495       471       494       513       530       511       528       484       503       492       502       489       503       504       524
dram[2]:        482       487       471       478       511       528       516       515       483       495       489       492       488       484       499       515
dram[3]:        482       464       474       462       510       510       517       505       483       482       490       482       494       474       506       499
dram[4]:        482       469       462       470       517       513       512       507       488       482       486       484       476       480       505       496
dram[5]:        498       470       480       474       529       520       515       500       499       484       502       485       491       477       517       510
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=246400 n_act=28148 n_pre=28132 n_req=42216 n_req_1=8752 n_req_2=17194 n_req_3=16270 n_rd=65774 n_write=56757 bw_util=0.3893 bw_util_1=0.07452 bw_util_2=0.1617 bw_util_3=0.1531 blp=8.344698 blp_1= 2.175476 blp_2= 2.857156 blp_3= 2.857911
 n_activity=371458 dram_eff=0.4457 dram_eff_1=0.0853 dram_eff_2=0.1852 dram_eff_3=0.1752
bk0: 4096a 247257i bk1: 4132a 241338i bk2: 4068a 245199i bk3: 4096a 240979i bk4: 4138a 234513i bk5: 4174a 231215i bk6: 4088a 228309i bk7: 4076a 225931i bk8: 4152a 250366i bk9: 4096a 238758i bk10: 4120a 238499i bk11: 4100a 232488i bk12: 4034a 241493i bk13: 4084a 232368i bk14: 4170a 224904i bk15: 4150a 219165i 
bw_dist = 0.075	0.162	0.153	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8894
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245468 n_act=28429 n_pre=28413 n_req=42500 n_req_1=8741 n_req_2=17207 n_req_3=16552 n_rd=66080 n_write=56821 bw_util=0.392 bw_util_1=0.07443 bw_util_2=0.1619 bw_util_3=0.1557 blp=8.416931 blp_1= 2.178012 blp_2= 2.894428 blp_3= 2.875609
 n_activity=371781 dram_eff=0.4483 dram_eff_1=0.08513 dram_eff_2=0.1851 dram_eff_3=0.1781
bk0: 4078a 248897i bk1: 4154a 240781i bk2: 4082a 245971i bk3: 4142a 235437i bk4: 4180a 235308i bk5: 4172a 224014i bk6: 4100a 229465i bk7: 4104a 226158i bk8: 4148a 243709i bk9: 4102a 237992i bk10: 4154a 236385i bk11: 4158a 231289i bk12: 4058a 235259i bk13: 4126a 231821i bk14: 4152a 224683i bk15: 4170a 218378i 
bw_dist = 0.074	0.162	0.156	0.482	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9368
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=246239 n_act=28148 n_pre=28132 n_req=42277 n_req_1=8711 n_req_2=17216 n_req_3=16350 n_rd=65890 n_write=56802 bw_util=0.3901 bw_util_1=0.07431 bw_util_2=0.162 bw_util_3=0.1538 blp=8.402758 blp_1= 2.170730 blp_2= 2.898428 blp_3= 2.870332
 n_activity=370980 dram_eff=0.4471 dram_eff_1=0.08517 dram_eff_2=0.1856 dram_eff_3=0.1763
bk0: 4102a 248018i bk1: 4098a 241433i bk2: 4066a 241898i bk3: 4132a 233405i bk4: 4220a 231661i bk5: 4130a 228043i bk6: 4076a 229987i bk7: 4120a 224303i bk8: 4108a 245248i bk9: 4130a 241213i bk10: 4122a 238690i bk11: 4146a 234543i bk12: 4070a 239148i bk13: 4034a 234004i bk14: 4180a 224272i bk15: 4156a 219687i 
bw_dist = 0.074	0.162	0.154	0.482	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8211
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245984 n_act=28204 n_pre=28188 n_req=42509 n_req_1=8773 n_req_2=17210 n_req_3=16526 n_rd=66066 n_write=56769 bw_util=0.392 bw_util_1=0.07469 bw_util_2=0.1619 bw_util_3=0.1555 blp=8.404345 blp_1= 2.187407 blp_2= 2.881670 blp_3= 2.874418
 n_activity=371637 dram_eff=0.4486 dram_eff_1=0.08545 dram_eff_2=0.1852 dram_eff_3=0.1779
bk0: 4124a 247529i bk1: 4110a 242508i bk2: 4042a 244839i bk3: 4148a 237062i bk4: 4218a 234491i bk5: 4196a 226164i bk6: 4122a 228070i bk7: 4118a 223375i bk8: 4122a 244196i bk9: 4116a 242290i bk10: 4104a 240249i bk11: 4116a 233425i bk12: 4094a 234969i bk13: 4074a 233224i bk14: 4142a 221958i bk15: 4220a 215258i 
bw_dist = 0.075	0.162	0.155	0.482	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8648
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245970 n_act=28339 n_pre=28323 n_req=42343 n_req_1=8810 n_req_2=17120 n_req_3=16413 n_rd=65872 n_write=56707 bw_util=0.3903 bw_util_1=0.07489 bw_util_2=0.161 bw_util_3=0.1544 blp=8.428926 blp_1= 2.190045 blp_2= 2.887379 blp_3= 2.895194
 n_activity=370282 dram_eff=0.4482 dram_eff_1=0.086 dram_eff_2=0.1849 dram_eff_3=0.1773
bk0: 4104a 248632i bk1: 4128a 240902i bk2: 4070a 242248i bk3: 4106a 237997i bk4: 4130a 232729i bk5: 4204a 228161i bk6: 4038a 227111i bk7: 4106a 221519i bk8: 4132a 245079i bk9: 4166a 240354i bk10: 4092a 239178i bk11: 4106a 237092i bk12: 4068a 240323i bk13: 4088a 232051i bk14: 4152a 221205i bk15: 4182a 220145i 
bw_dist = 0.075	0.161	0.154	0.480	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9394
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425211 n_nop=245324 n_act=28467 n_pre=28451 n_req=42624 n_req_1=8800 n_req_2=17204 n_req_3=16620 n_rd=66156 n_write=56813 bw_util=0.3931 bw_util_1=0.07487 bw_util_2=0.1618 bw_util_3=0.1563 blp=8.395175 blp_1= 2.195077 blp_2= 2.878219 blp_3= 2.888578
 n_activity=372683 dram_eff=0.4485 dram_eff_1=0.08542 dram_eff_2=0.1847 dram_eff_3=0.1784
bk0: 4094a 244662i bk1: 4168a 240401i bk2: 4118a 241240i bk3: 4160a 234705i bk4: 4186a 232574i bk5: 4250a 224667i bk6: 4066a 231403i bk7: 4132a 221372i bk8: 4112a 245130i bk9: 4160a 240125i bk10: 4112a 238241i bk11: 4154a 232666i bk12: 4064a 234502i bk13: 4136a 231773i bk14: 4112a 226891i bk15: 4132a 220464i 
bw_dist = 0.075	0.162	0.156	0.483	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28771, Miss = 16433, Miss_rate = 0.571, Pending_hits = 702, Reservation_fails = 3152
L2_cache_bank[1]: Access = 28809, Miss = 16454, Miss_rate = 0.571, Pending_hits = 681, Reservation_fails = 7329
L2_cache_bank[2]: Access = 28872, Miss = 16476, Miss_rate = 0.571, Pending_hits = 695, Reservation_fails = 2834
L2_cache_bank[3]: Access = 28787, Miss = 16564, Miss_rate = 0.575, Pending_hits = 674, Reservation_fails = 7933
L2_cache_bank[4]: Access = 29468, Miss = 16472, Miss_rate = 0.559, Pending_hits = 681, Reservation_fails = 4847
L2_cache_bank[5]: Access = 28826, Miss = 16473, Miss_rate = 0.571, Pending_hits = 673, Reservation_fails = 9360
L2_cache_bank[6]: Access = 29504, Miss = 16484, Miss_rate = 0.559, Pending_hits = 706, Reservation_fails = 3687
L2_cache_bank[7]: Access = 28876, Miss = 16549, Miss_rate = 0.573, Pending_hits = 721, Reservation_fails = 6892
L2_cache_bank[8]: Access = 29643, Miss = 16393, Miss_rate = 0.553, Pending_hits = 746, Reservation_fails = 7481
L2_cache_bank[9]: Access = 29685, Miss = 16543, Miss_rate = 0.557, Pending_hits = 746, Reservation_fails = 8227
L2_cache_bank[10]: Access = 29959, Miss = 16433, Miss_rate = 0.549, Pending_hits = 746, Reservation_fails = 6280
L2_cache_bank[11]: Access = 29926, Miss = 16646, Miss_rate = 0.556, Pending_hits = 785, Reservation_fails = 6983
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28771, Miss = 16433 (0.571), PendingHit = 702 (0.0244)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28809, Miss = 16454 (0.571), PendingHit = 681 (0.0236)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28872, Miss = 16476 (0.571), PendingHit = 695 (0.0241)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28787, Miss = 16564 (0.575), PendingHit = 674 (0.0234)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29468, Miss = 16472 (0.559), PendingHit = 681 (0.0231)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28826, Miss = 16473 (0.571), PendingHit = 673 (0.0233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29504, Miss = 16484 (0.559), PendingHit = 706 (0.0239)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28876, Miss = 16549 (0.573), PendingHit = 721 (0.025)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29643, Miss = 16393 (0.553), PendingHit = 746 (0.0252)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29685, Miss = 16543 (0.557), PendingHit = 746 (0.0251)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29959, Miss = 16433 (0.549), PendingHit = 746 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29926, Miss = 16646 (0.556), PendingHit = 785 (0.0262)
L2 Cache Total Miss Rate = 0.564
Stream 1: L2 Cache Miss Rate = 0.457
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.545
Stream 1: Accesses  = 50758
Stream 1: Misses  = 23183
Stream 2: Accesses  = 150196
Stream 2: Misses  = 88500
Stream 3: Accesses  = 200930
Stream 3: Misses  = 109420
Stream 1+2: Accesses  = 200954
Stream 1+2: Misses  = 111683
Stream 1+2+3: Accesses  = 401884
Stream 1+2+3: Misses  = 221103
Total Accesses  = 351126
MPKI-CORES
CORE_L2MPKI_0	0.104
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.101
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.102
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.099
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.280
CORE_L2MPKI_21	1.329
CORE_L2MPKI_22	1.309
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.308
CORE_L2MPKI_25	1.320
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.305
CORE_L2MPKI_28	1.308
CORE_L2MPKI_29	1.319
CORE_L2MPKI_30	1.302
CORE_L2MPKI_31	1.290
CORE_L2MPKI_32	1.284
CORE_L2MPKI_33	1.290
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.285
CORE_L2MPKI_36	1.306
CORE_L2MPKI_37	1.287
CORE_L2MPKI_38	1.278
CORE_L2MPKI_39	1.272
CORE_L2MPKI_40	1.258
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.256
CORE_L2MPKI_44	1.269
CORE_L2MPKI_45	1.270
CORE_L2MPKI_46	1.282
CORE_L2MPKI_47	1.287
CORE_L2MPKI_48	1.265
CORE_L2MPKI_49	1.266
CORE_L2MPKI_50	1.251
CORE_L2MPKI_51	1.272
CORE_L2MPKI_52	1.264
CORE_L2MPKI_53	1.282
CORE_L2MPKI_54	1.283
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.279
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.275
CORE_L2MPKI_59	1.259
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.299
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1213
CORE_MISSES_1	1191
CORE_MISSES_2	1174
CORE_MISSES_3	1179
CORE_MISSES_4	1184
CORE_MISSES_5	1163
CORE_MISSES_6	1151
CORE_MISSES_7	1148
CORE_MISSES_8	1167
CORE_MISSES_9	1141
CORE_MISSES_10	1159
CORE_MISSES_11	1143
CORE_MISSES_12	1160
CORE_MISSES_13	1138
CORE_MISSES_14	1129
CORE_MISSES_15	1139
CORE_MISSES_16	1156
CORE_MISSES_17	1150
CORE_MISSES_18	1149
CORE_MISSES_19	1149
CORE_MISSES_20	4485
CORE_MISSES_21	4520
CORE_MISSES_22	4451
CORE_MISSES_23	4448
CORE_MISSES_24	4504
CORE_MISSES_25	4528
CORE_MISSES_26	4520
CORE_MISSES_27	4649
CORE_MISSES_28	4409
CORE_MISSES_29	4369
CORE_MISSES_30	4447
CORE_MISSES_31	4386
CORE_MISSES_32	4346
CORE_MISSES_33	4443
CORE_MISSES_34	4429
CORE_MISSES_35	4254
CORE_MISSES_36	4248
CORE_MISSES_37	4300
CORE_MISSES_38	4363
CORE_MISSES_39	4401
CORE_MISSES_40	4426
CORE_MISSES_41	4463
CORE_MISSES_42	4341
CORE_MISSES_43	4345
CORE_MISSES_44	4354
CORE_MISSES_45	4413
CORE_MISSES_46	4396
CORE_MISSES_47	4318
CORE_MISSES_48	4395
CORE_MISSES_49	4306
CORE_MISSES_50	4347
CORE_MISSES_51	4362
CORE_MISSES_52	4261
CORE_MISSES_53	4209
CORE_MISSES_54	4231
CORE_MISSES_55	4162
CORE_MISSES_56	4217
CORE_MISSES_57	4245
CORE_MISSES_58	4241
CORE_MISSES_59	4205
L2_MISSES = 197920
L2_total_cache_accesses = 351126
L2_total_cache_misses = 197920
L2_total_cache_miss_rate = 0.5637
L2_total_cache_pending_hits = 8556
L2_total_cache_reservation_fails = 75005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44341
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3265
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2699
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14841
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 317
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24076
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1037537
icnt_total_pkts_simt_to_mem=1040205
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     730.4586
gpu_ipc_2 =     210.9340
gpu_ipc_3 =     210.9243
gpu_tot_sim_cycle_stream_1 = 358871
gpu_tot_sim_cycle_stream_2 = 358852
gpu_tot_sim_cycle_stream_3 = 358853
gpu_sim_insn_1 = 262140421
gpu_sim_insn_2 = 75694080
gpu_sim_insn_3 = 75690816
gpu_sim_cycle = 358872
gpu_sim_insn = 413525317
gpu_ipc =    1152.2920
gpu_tot_sim_cycle = 358872
gpu_tot_sim_insn = 413525317
gpu_tot_ipc =    1152.2920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1264528
gpu_stall_icnt2sh    = 198635
gpu_total_sim_rate=346336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6938730
	L1I_total_cache_misses = 117899
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2152, Miss = 2068, Miss_rate = 0.961, Pending_hits = 63, Reservation_fails = 10618
	L1D_cache_core[1]: Access = 2136, Miss = 2067, Miss_rate = 0.968, Pending_hits = 57, Reservation_fails = 15484
	L1D_cache_core[2]: Access = 2148, Miss = 2072, Miss_rate = 0.965, Pending_hits = 62, Reservation_fails = 16638
	L1D_cache_core[3]: Access = 2116, Miss = 2044, Miss_rate = 0.966, Pending_hits = 50, Reservation_fails = 15419
	L1D_cache_core[4]: Access = 2132, Miss = 2049, Miss_rate = 0.961, Pending_hits = 66, Reservation_fails = 15951
	L1D_cache_core[5]: Access = 2100, Miss = 2021, Miss_rate = 0.962, Pending_hits = 57, Reservation_fails = 15002
	L1D_cache_core[6]: Access = 2132, Miss = 2048, Miss_rate = 0.961, Pending_hits = 52, Reservation_fails = 16352
	L1D_cache_core[7]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 55, Reservation_fails = 15353
	L1D_cache_core[8]: Access = 2096, Miss = 2003, Miss_rate = 0.956, Pending_hits = 70, Reservation_fails = 12305
	L1D_cache_core[9]: Access = 2100, Miss = 2028, Miss_rate = 0.966, Pending_hits = 45, Reservation_fails = 12607
	L1D_cache_core[10]: Access = 2100, Miss = 2028, Miss_rate = 0.966, Pending_hits = 44, Reservation_fails = 17432
	L1D_cache_core[11]: Access = 2072, Miss = 2016, Miss_rate = 0.973, Pending_hits = 37, Reservation_fails = 15571
	L1D_cache_core[12]: Access = 2088, Miss = 2029, Miss_rate = 0.972, Pending_hits = 44, Reservation_fails = 13028
	L1D_cache_core[13]: Access = 2144, Miss = 2065, Miss_rate = 0.963, Pending_hits = 58, Reservation_fails = 15181
	L1D_cache_core[14]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 54, Reservation_fails = 16425
	L1D_cache_core[15]: Access = 2124, Miss = 2050, Miss_rate = 0.965, Pending_hits = 57, Reservation_fails = 19217
	L1D_cache_core[16]: Access = 2148, Miss = 2063, Miss_rate = 0.960, Pending_hits = 69, Reservation_fails = 17128
	L1D_cache_core[17]: Access = 2148, Miss = 2064, Miss_rate = 0.961, Pending_hits = 53, Reservation_fails = 13103
	L1D_cache_core[18]: Access = 2080, Miss = 2003, Miss_rate = 0.963, Pending_hits = 51, Reservation_fails = 17824
	L1D_cache_core[19]: Access = 2104, Miss = 2044, Miss_rate = 0.971, Pending_hits = 45, Reservation_fails = 15336
	L1D_cache_core[20]: Access = 8416, Miss = 6679, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60721
	L1D_cache_core[21]: Access = 8160, Miss = 6505, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60119
	L1D_cache_core[22]: Access = 8128, Miss = 6522, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 66479
	L1D_cache_core[23]: Access = 8224, Miss = 6577, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 64146
	L1D_cache_core[24]: Access = 8256, Miss = 6616, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 69717
	L1D_cache_core[25]: Access = 8256, Miss = 6570, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 63588
	L1D_cache_core[26]: Access = 8320, Miss = 6565, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61326
	L1D_cache_core[27]: Access = 8544, Miss = 6819, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 59830
	L1D_cache_core[28]: Access = 8128, Miss = 6429, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 57220
	L1D_cache_core[29]: Access = 8000, Miss = 6350, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60111
	L1D_cache_core[30]: Access = 8256, Miss = 6566, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62007
	L1D_cache_core[31]: Access = 8192, Miss = 6474, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 61283
	L1D_cache_core[32]: Access = 8096, Miss = 6487, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64093
	L1D_cache_core[33]: Access = 8256, Miss = 6518, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61888
	L1D_cache_core[34]: Access = 8160, Miss = 6461, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60071
	L1D_cache_core[35]: Access = 7936, Miss = 6288, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60658
	L1D_cache_core[36]: Access = 7872, Miss = 6234, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 61899
	L1D_cache_core[37]: Access = 8064, Miss = 6412, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62783
	L1D_cache_core[38]: Access = 8224, Miss = 6569, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 58165
	L1D_cache_core[39]: Access = 8352, Miss = 6549, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 56339
	L1D_cache_core[40]: Access = 8416, Miss = 6780, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 59410
	L1D_cache_core[41]: Access = 8576, Miss = 6972, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 66209
	L1D_cache_core[42]: Access = 8480, Miss = 6753, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 62024
	L1D_cache_core[43]: Access = 8382, Miss = 6715, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64251
	L1D_cache_core[44]: Access = 8224, Miss = 6574, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 62321
	L1D_cache_core[45]: Access = 8384, Miss = 6698, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59436
	L1D_cache_core[46]: Access = 8222, Miss = 6561, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 62206
	L1D_cache_core[47]: Access = 8064, Miss = 6446, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59851
	L1D_cache_core[48]: Access = 8352, Miss = 6722, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 60995
	L1D_cache_core[49]: Access = 8191, Miss = 6598, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 59240
	L1D_cache_core[50]: Access = 8384, Miss = 6625, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 59725
	L1D_cache_core[51]: Access = 8224, Miss = 6478, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 58209
	L1D_cache_core[52]: Access = 8096, Miss = 6531, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 62215
	L1D_cache_core[53]: Access = 7921, Miss = 6301, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 60374
	L1D_cache_core[54]: Access = 7959, Miss = 6321, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 58107
	L1D_cache_core[55]: Access = 7808, Miss = 6195, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 60109
	L1D_cache_core[56]: Access = 7936, Miss = 6284, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 58790
	L1D_cache_core[57]: Access = 8192, Miss = 6529, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 58888
	L1D_cache_core[58]: Access = 8000, Miss = 6415, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 60652
	L1D_cache_core[59]: Access = 8000, Miss = 6376, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60086
	L1D_total_cache_accesses = 370019
	L1D_total_cache_misses = 301912
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 2751515
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 193681
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3956868
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 3952890
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653593
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191769
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3952890
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2097922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6820831
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 117899
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
29551, 27661, 29328, 27399, 28725, 26826, 29339, 27501, 28058, 26238, 27285, 25534, 27313, 25610, 27191, 25448, 
gpgpu_n_tot_thrd_icount = 432091264
gpgpu_n_tot_w_icount = 13502852
gpgpu_n_stall_shd_mem = 6385738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168656
gpgpu_n_mem_write_global = 199841
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5268224
gpgpu_n_store_insn = 5636544
gpgpu_n_shmem_insn = 42325832
gpgpu_n_tex_insn = 13211507
gpgpu_n_const_mem_insn = 4587520
gpgpu_n_param_mem_insn = 1575424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2779339
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5706759	W0_Idle:4029244	W0_Scoreboard:19781696	W1:0	W2:9058	W3:27032	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2002687	W29:2223325	W30:0	W31:0	W32:9144191
Warp Occupancy Distribution:
Stall:2131035	W0_Idle:238586	W0_Scoreboard:3212846	W1:0	W2:9058	W3:27032	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2002687	W29:2223325	W30:0	W31:0	W32:4413399
Warp Occupancy Distribution:
Stall:1784847	W0_Idle:1968370	W0_Scoreboard:8209345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2365440
warp_utilization0: 0.313875
warp_utilization1: 0.611110
warp_utilization2: 0.165092
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1349248 {8:168656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26139784 {40:6408,72:6616,136:186817,}
traffic_breakdown_coretomem[INST_ACC_R] = 139752 {8:17469,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22937216 {136:168656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1598056 {8:199757,}
traffic_breakdown_memtocore[INST_ACC_R] = 2375648 {136:17468,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 555 
averagemflatency_1 = 606 
averagemflatency_2= 545 
averagemflatency_3 = 552 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 358871 
mrq_lat_table:125498 	7703 	11913 	19669 	47613 	67593 	78545 	45469 	10719 	982 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	43899 	140347 	162304 	23702 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74298 	34737 	29661 	47179 	108107 	76644 	18151 	1256 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	83017 	86641 	3055 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	54367 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	82 	213 	381 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087864  2.063758  2.144140  2.114496  2.219662  2.335657  2.261546  2.236531  2.138672  2.114993  2.168929  2.157579  2.348953  2.314825  2.276963  2.341806 
dram[1]:  2.103143  2.062947  2.166583  2.153655  2.266217  2.288046  2.160954  2.238829  2.133625  2.088857  2.107265  2.213374  2.266702  2.326498  2.307898  2.247673 
dram[2]:  2.107949  2.051221  2.115518  2.062262  2.383106  2.324759  2.218766  2.221042  2.137408  2.149606  2.172292  2.274253  2.292045  2.275991  2.265381  2.294709 
dram[3]:  2.102101  2.013596  2.166414  2.134483  2.302204  2.327457  2.257231  2.297056  2.096681  2.081146  2.174619  2.173521  2.347017  2.270657  2.306503  2.353763 
dram[4]:  2.066538  2.054814  2.048757  2.098832  2.270779  2.355795  2.187689  2.260217  2.121373  2.093780  2.150624  2.225607  2.297268  2.211856  2.270341  2.376637 
dram[5]:  2.036897  2.073664  2.117848  2.149010  2.296101  2.354200  2.162338  2.268912  2.063567  2.076010  2.147705  2.196049  2.268925  2.219825  2.339848  2.288288 
average row locality = 415706/189170 = 2.197526
average row locality_1 = 191765/92790 = 2.066656
average row locality_2 = 114324/48178 = 2.372950
average row locality_3 = 109617/48202 = 2.274117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2259      2279      2263      2275      2316      2334      2311      2303      2325      2294      2279      2277      2234      2266      2300      2294 
dram[1]:      2249      2289      2269      2299      2337      2335      2299      2314      2324      2293      2295      2306      2252      2277      2293      2300 
dram[2]:      2262      2257      2249      2298      2359      2315      2300      2331      2305      2307      2277      2306      2258      2231      2299      2300 
dram[3]:      2267      2266      2244      2305      2359      2343      2317      2319      2304      2294      2270      2295      2266      2255      2286      2334 
dram[4]:      2262      2275      2260      2281      2322      2347      2281      2320      2319      2323      2275      2283      2257      2264      2291      2309 
dram[5]:      2265      2283      2292      2312      2340      2375      2288      2327      2298      2314      2280      2305      2254      2290      2267      2283 
total reads: 220160
bank skew: 2375/2231 = 1.06
chip skew: 36773/36609 = 1.00
number of total write accesses:
dram[0]:      2042      2026      2036      2028      2019      2022      2047      2056      2055      2065      2035      2036      2027      2028      2049      2036 
dram[1]:      2033      2037      2036      2032      2030      2010      2051      2045      2067      2056      2027      2030      2023      2034      2032      2047 
dram[2]:      2034      2028      2018      2041      2014      2023      2051      2060      2066      2061      2035      2031      2035      2016      2046      2037 
dram[3]:      2036      2029      2039      2028      2029      2014      2053      2050      2055      2066      2014      2039      2022      2032      2041      2044 
dram[4]:      2024      2036      2026      2030      2022      2023      2055      2049      2068      2053      2037      2028      2032      2027      2034      2045 
dram[5]:      2041      2024      2039      2029      2018      2025      2041      2052      2052      2056      2024      2030      2032      2032      2043      2035 
total reads: 195546
bank skew: 2068/2010 = 1.03
chip skew: 32607/32573 = 1.00
average mf latency per bank:
dram[0]:        482       500       463       490       500       532       502       528       469       497       481       505       476       494       486       519
dram[1]:        492       500       477       498       515       532       512       528       480       501       495       504       491       506       504       523
dram[2]:        488       494       480       485       516       531       516       517       482       494       493       498       492       490       501       517
dram[3]:        485       472       478       470       512       516       516       509       482       481       493       488       493       478       506       502
dram[4]:        488       477       470       479       519       518       514       513       488       482       492       489       480       484       506       502
dram[5]:        501       476       486       479       533       520       516       502       497       484       506       490       493       479       516       512
maximum mf latency per bank:
dram[0]:       2353      2148      2671      1815      1907      2422      1870      2146      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1935      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=274365 n_act=31406 n_pre=31390 n_req=47078 n_req_1=9854 n_req_2=19134 n_req_3=18090 n_rd=73218 n_write=63331 bw_util=0.3896 bw_util_1=0.07526 bw_util_2=0.1616 bw_util_3=0.1528 blp=8.344520 blp_1= 2.183142 blp_2= 2.834558 blp_3= 2.821799
 n_activity=413841 dram_eff=0.4459 dram_eff_1=0.08614 dram_eff_2=0.1849 dram_eff_3=0.1748
bk0: 4518a 275928i bk1: 4558a 269898i bk2: 4526a 272699i bk3: 4550a 267876i bk4: 4632a 260067i bk5: 4668a 255979i bk6: 4622a 251156i bk7: 4606a 249508i bk8: 4650a 278063i bk9: 4588a 266829i bk10: 4558a 267184i bk11: 4554a 261120i bk12: 4468a 269483i bk13: 4532a 260843i bk14: 4600a 251088i bk15: 4588a 245121i 
bw_dist = 0.075	0.162	0.153	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9462
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=273728 n_act=31614 n_pre=31598 n_req=47299 n_req_1=9838 n_req_2=19073 n_req_3=18388 n_rd=73462 n_write=63308 bw_util=0.3915 bw_util_1=0.07517 bw_util_2=0.1611 bw_util_3=0.1553 blp=8.416349 blp_1= 2.184800 blp_2= 2.878537 blp_3= 2.851552
 n_activity=413509 dram_eff=0.4485 dram_eff_1=0.08611 dram_eff_2=0.1845 dram_eff_3=0.1779
bk0: 4498a 277403i bk1: 4578a 268690i bk2: 4538a 273173i bk3: 4598a 262045i bk4: 4674a 261254i bk5: 4670a 249352i bk6: 4598a 253866i bk7: 4628a 249605i bk8: 4648a 271673i bk9: 4586a 265513i bk10: 4590a 266184i bk11: 4612a 260743i bk12: 4504a 263894i bk13: 4554a 259651i bk14: 4586a 250871i bk15: 4600a 243378i 
bw_dist = 0.075	0.161	0.155	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9325
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=274259 n_act=31403 n_pre=31387 n_req=47119 n_req_1=9803 n_req_2=19168 n_req_3=18148 n_rd=73308 n_write=63353 bw_util=0.3901 bw_util_1=0.07501 bw_util_2=0.1619 bw_util_3=0.1532 blp=8.395605 blp_1= 2.183453 blp_2= 2.870541 blp_3= 2.838495
 n_activity=413430 dram_eff=0.447 dram_eff_1=0.08595 dram_eff_2=0.1855 dram_eff_3=0.1756
bk0: 4524a 276213i bk1: 4514a 269452i bk2: 4498a 270603i bk3: 4596a 261135i bk4: 4718a 257188i bk5: 4630a 253509i bk6: 4600a 253890i bk7: 4662a 246912i bk8: 4610a 273167i bk9: 4614a 267494i bk10: 4554a 268396i bk11: 4612a 262600i bk12: 4516a 266271i bk13: 4462a 261040i bk14: 4598a 252715i bk15: 4600a 245221i 
bw_dist = 0.075	0.162	0.153	0.483	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8707
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=274184 n_act=31392 n_pre=31376 n_req=47303 n_req_1=9849 n_req_2=19108 n_req_3=18346 n_rd=73448 n_write=63310 bw_util=0.3915 bw_util_1=0.07526 bw_util_2=0.1613 bw_util_3=0.1549 blp=8.402756 blp_1= 2.198807 blp_2= 2.861398 blp_3= 2.847062
 n_activity=413584 dram_eff=0.4484 dram_eff_1=0.0862 dram_eff_2=0.1848 dram_eff_3=0.1774
bk0: 4534a 277743i bk1: 4532a 270705i bk2: 4488a 272586i bk3: 4610a 263686i bk4: 4718a 259536i bk5: 4686a 252212i bk6: 4634a 250948i bk7: 4638a 247492i bk8: 4608a 271208i bk9: 4588a 270606i bk10: 4540a 270363i bk11: 4590a 261406i bk12: 4532a 262388i bk13: 4510a 261138i bk14: 4572a 247918i bk15: 4668a 241258i 
bw_dist = 0.075	0.161	0.155	0.482	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8849
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=273816 n_act=31645 n_pre=31629 n_req=47208 n_req_1=9888 n_req_2=19089 n_req_3=18231 n_rd=73338 n_write=63282 bw_util=0.3906 bw_util_1=0.07549 bw_util_2=0.1612 bw_util_3=0.1539 blp=8.422555 blp_1= 2.202992 blp_2= 2.865420 blp_3= 2.857596
 n_activity=412613 dram_eff=0.4485 dram_eff_1=0.08667 dram_eff_2=0.1851 dram_eff_3=0.1767
bk0: 4524a 277814i bk1: 4550a 269525i bk2: 4520a 270506i bk3: 4562a 266179i bk4: 4644a 258532i bk5: 4694a 253303i bk6: 4562a 251231i bk7: 4640a 245022i bk8: 4638a 271344i bk9: 4646a 267116i bk10: 4550a 267966i bk11: 4566a 264974i bk12: 4514a 267910i bk13: 4528a 258159i bk14: 4582a 247404i bk15: 4618a 246047i 
bw_dist = 0.075	0.161	0.154	0.480	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9778
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=273506 n_act=31711 n_pre=31695 n_req=47419 n_req_1=9897 n_req_2=19076 n_req_3=18446 n_rd=73546 n_write=63252 bw_util=0.3924 bw_util_1=0.07557 bw_util_2=0.1611 bw_util_3=0.1558 blp=8.390644 blp_1= 2.201674 blp_2= 2.849012 blp_3= 2.856332
 n_activity=414828 dram_eff=0.4481 dram_eff_1=0.0863 dram_eff_2=0.1839 dram_eff_3=0.1779
bk0: 4530a 272609i bk1: 4566a 268674i bk2: 4584a 268140i bk3: 4624a 262959i bk4: 4680a 258699i bk5: 4750a 249770i bk6: 4576a 254093i bk7: 4654a 246602i bk8: 4596a 272809i bk9: 4628a 266909i bk10: 4560a 266967i bk11: 4610a 261616i bk12: 4508a 263750i bk13: 4580a 258517i bk14: 4534a 253505i bk15: 4566a 245822i 
bw_dist = 0.076	0.161	0.156	0.483	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31971, Miss = 18287, Miss_rate = 0.572, Pending_hits = 794, Reservation_fails = 3581
L2_cache_bank[1]: Access = 31978, Miss = 18322, Miss_rate = 0.573, Pending_hits = 766, Reservation_fails = 8329
L2_cache_bank[2]: Access = 32081, Miss = 18318, Miss_rate = 0.571, Pending_hits = 781, Reservation_fails = 3415
L2_cache_bank[3]: Access = 31965, Miss = 18413, Miss_rate = 0.576, Pending_hits = 761, Reservation_fails = 9248
L2_cache_bank[4]: Access = 32690, Miss = 18309, Miss_rate = 0.560, Pending_hits = 765, Reservation_fails = 5442
L2_cache_bank[5]: Access = 32000, Miss = 18345, Miss_rate = 0.573, Pending_hits = 764, Reservation_fails = 10654
L2_cache_bank[6]: Access = 32759, Miss = 18313, Miss_rate = 0.559, Pending_hits = 776, Reservation_fails = 4559
L2_cache_bank[7]: Access = 32074, Miss = 18411, Miss_rate = 0.574, Pending_hits = 811, Reservation_fails = 8103
L2_cache_bank[8]: Access = 32926, Miss = 18267, Miss_rate = 0.555, Pending_hits = 822, Reservation_fails = 8197
L2_cache_bank[9]: Access = 32957, Miss = 18402, Miss_rate = 0.558, Pending_hits = 832, Reservation_fails = 9480
L2_cache_bank[10]: Access = 33295, Miss = 18284, Miss_rate = 0.549, Pending_hits = 828, Reservation_fails = 7733
L2_cache_bank[11]: Access = 33269, Miss = 18489, Miss_rate = 0.556, Pending_hits = 878, Reservation_fails = 8736
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31971, Miss = 18287 (0.572), PendingHit = 794 (0.0248)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31978, Miss = 18322 (0.573), PendingHit = 766 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32081, Miss = 18318 (0.571), PendingHit = 781 (0.0243)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31965, Miss = 18413 (0.576), PendingHit = 761 (0.0238)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32690, Miss = 18309 (0.56), PendingHit = 765 (0.0234)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32000, Miss = 18345 (0.573), PendingHit = 764 (0.0239)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32759, Miss = 18313 (0.559), PendingHit = 776 (0.0237)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32074, Miss = 18411 (0.574), PendingHit = 811 (0.0253)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32926, Miss = 18267 (0.555), PendingHit = 822 (0.025)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32957, Miss = 18402 (0.558), PendingHit = 832 (0.0252)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33295, Miss = 18284 (0.549), PendingHit = 828 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33269, Miss = 18489 (0.556), PendingHit = 878 (0.0264)
L2 Cache Total Miss Rate = 0.565
Stream 1: L2 Cache Miss Rate = 0.462
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.546
Stream 1: Accesses  = 56314
Stream 1: Misses  = 26016
Stream 2: Accesses  = 166880
Stream 2: Misses  = 98352
Stream 3: Accesses  = 223085
Stream 3: Misses  = 121808
Stream 1+2: Accesses  = 223194
Stream 1+2: Misses  = 124368
Stream 1+2+3: Accesses  = 446279
Stream 1+2+3: Misses  = 246176
Total Accesses  = 389965
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.100
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.100
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.098
CORE_L2MPKI_14	0.097
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.099
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.282
CORE_L2MPKI_21	1.327
CORE_L2MPKI_22	1.313
CORE_L2MPKI_23	1.292
CORE_L2MPKI_24	1.310
CORE_L2MPKI_25	1.320
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.308
CORE_L2MPKI_28	1.309
CORE_L2MPKI_29	1.319
CORE_L2MPKI_30	1.301
CORE_L2MPKI_31	1.287
CORE_L2MPKI_32	1.283
CORE_L2MPKI_33	1.294
CORE_L2MPKI_34	1.301
CORE_L2MPKI_35	1.286
CORE_L2MPKI_36	1.304
CORE_L2MPKI_37	1.287
CORE_L2MPKI_38	1.281
CORE_L2MPKI_39	1.270
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.241
CORE_L2MPKI_43	1.251
CORE_L2MPKI_44	1.261
CORE_L2MPKI_45	1.268
CORE_L2MPKI_46	1.289
CORE_L2MPKI_47	1.283
CORE_L2MPKI_48	1.267
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.249
CORE_L2MPKI_51	1.271
CORE_L2MPKI_52	1.263
CORE_L2MPKI_53	1.283
CORE_L2MPKI_54	1.279
CORE_L2MPKI_55	1.285
CORE_L2MPKI_56	1.276
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.277
CORE_L2MPKI_59	1.261
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.299
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1351
CORE_MISSES_1	1332
CORE_MISSES_2	1308
CORE_MISSES_3	1325
CORE_MISSES_4	1325
CORE_MISSES_5	1303
CORE_MISSES_6	1294
CORE_MISSES_7	1287
CORE_MISSES_8	1312
CORE_MISSES_9	1283
CORE_MISSES_10	1302
CORE_MISSES_11	1287
CORE_MISSES_12	1301
CORE_MISSES_13	1286
CORE_MISSES_14	1270
CORE_MISSES_15	1281
CORE_MISSES_16	1299
CORE_MISSES_17	1287
CORE_MISSES_18	1291
CORE_MISSES_19	1292
CORE_MISSES_20	4986
CORE_MISSES_21	5004
CORE_MISSES_22	4932
CORE_MISSES_23	4909
CORE_MISSES_24	4998
CORE_MISSES_25	5036
CORE_MISSES_26	5044
CORE_MISSES_27	5162
CORE_MISSES_28	4916
CORE_MISSES_29	4876
CORE_MISSES_30	4961
CORE_MISSES_31	4871
CORE_MISSES_32	4800
CORE_MISSES_33	4936
CORE_MISSES_34	4903
CORE_MISSES_35	4714
CORE_MISSES_36	4741
CORE_MISSES_37	4794
CORE_MISSES_38	4867
CORE_MISSES_39	4902
CORE_MISSES_40	4895
CORE_MISSES_41	4921
CORE_MISSES_42	4862
CORE_MISSES_43	4846
CORE_MISSES_44	4792
CORE_MISSES_45	4913
CORE_MISSES_46	4896
CORE_MISSES_47	4780
CORE_MISSES_48	4888
CORE_MISSES_49	4796
CORE_MISSES_50	4838
CORE_MISSES_51	4828
CORE_MISSES_52	4725
CORE_MISSES_53	4701
CORE_MISSES_54	4708
CORE_MISSES_55	4636
CORE_MISSES_56	4678
CORE_MISSES_57	4707
CORE_MISSES_58	4720
CORE_MISSES_59	4662
L2_MISSES = 220160
L2_total_cache_accesses = 389965
L2_total_cache_misses = 220160
L2_total_cache_miss_rate = 0.5646
L2_total_cache_pending_hits = 9578
L2_total_cache_reservation_fails = 87477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53334
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3744
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16466
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 657
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 345
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26510
L2_cache_data_port_util = 0.253
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1150567
icnt_total_pkts_simt_to_mem=1156952
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     730.4586
gpu_ipc_2 =     210.9340
gpu_ipc_3 =     210.9243
gpu_tot_sim_cycle_stream_1 = 358871
gpu_tot_sim_cycle_stream_2 = 358852
gpu_tot_sim_cycle_stream_3 = 358853
gpu_sim_insn_1 = 262140421
gpu_sim_insn_2 = 75694080
gpu_sim_insn_3 = 75690816
gpu_sim_cycle = 358872
gpu_sim_insn = 413525317
gpu_ipc =    1152.2920
gpu_tot_sim_cycle = 358872
gpu_tot_sim_insn = 413525317
gpu_tot_ipc =    1152.2920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1264528
gpu_stall_icnt2sh    = 198635
gpu_total_sim_rate=346336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6938730
	L1I_total_cache_misses = 117899
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2152, Miss = 2068, Miss_rate = 0.961, Pending_hits = 63, Reservation_fails = 10618
	L1D_cache_core[1]: Access = 2136, Miss = 2067, Miss_rate = 0.968, Pending_hits = 57, Reservation_fails = 15484
	L1D_cache_core[2]: Access = 2148, Miss = 2072, Miss_rate = 0.965, Pending_hits = 62, Reservation_fails = 16638
	L1D_cache_core[3]: Access = 2116, Miss = 2044, Miss_rate = 0.966, Pending_hits = 50, Reservation_fails = 15419
	L1D_cache_core[4]: Access = 2132, Miss = 2049, Miss_rate = 0.961, Pending_hits = 66, Reservation_fails = 15951
	L1D_cache_core[5]: Access = 2100, Miss = 2021, Miss_rate = 0.962, Pending_hits = 57, Reservation_fails = 15002
	L1D_cache_core[6]: Access = 2132, Miss = 2048, Miss_rate = 0.961, Pending_hits = 52, Reservation_fails = 16352
	L1D_cache_core[7]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 55, Reservation_fails = 15353
	L1D_cache_core[8]: Access = 2096, Miss = 2003, Miss_rate = 0.956, Pending_hits = 70, Reservation_fails = 12305
	L1D_cache_core[9]: Access = 2100, Miss = 2028, Miss_rate = 0.966, Pending_hits = 45, Reservation_fails = 12607
	L1D_cache_core[10]: Access = 2100, Miss = 2028, Miss_rate = 0.966, Pending_hits = 44, Reservation_fails = 17432
	L1D_cache_core[11]: Access = 2072, Miss = 2016, Miss_rate = 0.973, Pending_hits = 37, Reservation_fails = 15571
	L1D_cache_core[12]: Access = 2088, Miss = 2029, Miss_rate = 0.972, Pending_hits = 44, Reservation_fails = 13028
	L1D_cache_core[13]: Access = 2144, Miss = 2065, Miss_rate = 0.963, Pending_hits = 58, Reservation_fails = 15181
	L1D_cache_core[14]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 54, Reservation_fails = 16425
	L1D_cache_core[15]: Access = 2124, Miss = 2050, Miss_rate = 0.965, Pending_hits = 57, Reservation_fails = 19217
	L1D_cache_core[16]: Access = 2148, Miss = 2063, Miss_rate = 0.960, Pending_hits = 69, Reservation_fails = 17128
	L1D_cache_core[17]: Access = 2148, Miss = 2064, Miss_rate = 0.961, Pending_hits = 53, Reservation_fails = 13103
	L1D_cache_core[18]: Access = 2080, Miss = 2003, Miss_rate = 0.963, Pending_hits = 51, Reservation_fails = 17824
	L1D_cache_core[19]: Access = 2104, Miss = 2044, Miss_rate = 0.971, Pending_hits = 45, Reservation_fails = 15336
	L1D_cache_core[20]: Access = 8416, Miss = 6679, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60721
	L1D_cache_core[21]: Access = 8160, Miss = 6505, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60119
	L1D_cache_core[22]: Access = 8128, Miss = 6522, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 66479
	L1D_cache_core[23]: Access = 8224, Miss = 6577, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 64146
	L1D_cache_core[24]: Access = 8256, Miss = 6616, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 69717
	L1D_cache_core[25]: Access = 8256, Miss = 6570, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 63588
	L1D_cache_core[26]: Access = 8320, Miss = 6565, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61326
	L1D_cache_core[27]: Access = 8544, Miss = 6819, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 59830
	L1D_cache_core[28]: Access = 8128, Miss = 6429, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 57220
	L1D_cache_core[29]: Access = 8000, Miss = 6350, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60111
	L1D_cache_core[30]: Access = 8256, Miss = 6566, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62007
	L1D_cache_core[31]: Access = 8192, Miss = 6474, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 61283
	L1D_cache_core[32]: Access = 8096, Miss = 6487, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64093
	L1D_cache_core[33]: Access = 8256, Miss = 6518, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61888
	L1D_cache_core[34]: Access = 8160, Miss = 6461, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60071
	L1D_cache_core[35]: Access = 7936, Miss = 6288, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60658
	L1D_cache_core[36]: Access = 7872, Miss = 6234, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 61899
	L1D_cache_core[37]: Access = 8064, Miss = 6412, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62783
	L1D_cache_core[38]: Access = 8224, Miss = 6569, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 58165
	L1D_cache_core[39]: Access = 8352, Miss = 6549, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 56339
	L1D_cache_core[40]: Access = 8416, Miss = 6780, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 59410
	L1D_cache_core[41]: Access = 8576, Miss = 6972, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 66209
	L1D_cache_core[42]: Access = 8480, Miss = 6753, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 62024
	L1D_cache_core[43]: Access = 8382, Miss = 6715, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64251
	L1D_cache_core[44]: Access = 8224, Miss = 6574, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 62321
	L1D_cache_core[45]: Access = 8384, Miss = 6698, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59436
	L1D_cache_core[46]: Access = 8222, Miss = 6561, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 62206
	L1D_cache_core[47]: Access = 8064, Miss = 6446, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59851
	L1D_cache_core[48]: Access = 8352, Miss = 6722, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 60995
	L1D_cache_core[49]: Access = 8191, Miss = 6598, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 59240
	L1D_cache_core[50]: Access = 8384, Miss = 6625, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 59725
	L1D_cache_core[51]: Access = 8224, Miss = 6478, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 58209
	L1D_cache_core[52]: Access = 8096, Miss = 6531, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 62215
	L1D_cache_core[53]: Access = 7921, Miss = 6301, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 60374
	L1D_cache_core[54]: Access = 7959, Miss = 6321, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 58107
	L1D_cache_core[55]: Access = 7808, Miss = 6195, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 60109
	L1D_cache_core[56]: Access = 7936, Miss = 6284, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 58790
	L1D_cache_core[57]: Access = 8192, Miss = 6529, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 58888
	L1D_cache_core[58]: Access = 8000, Miss = 6415, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 60652
	L1D_cache_core[59]: Access = 8000, Miss = 6376, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60086
	L1D_total_cache_accesses = 370019
	L1D_total_cache_misses = 301912
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 2751515
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 193681
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3956868
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 3952890
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653593
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191769
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3952890
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2097922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6820831
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 117899
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
29551, 27661, 29328, 27399, 28725, 26826, 29339, 27501, 28058, 26238, 27285, 25534, 27313, 25610, 27191, 25448, 
gpgpu_n_tot_thrd_icount = 432091264
gpgpu_n_tot_w_icount = 13502852
gpgpu_n_stall_shd_mem = 6385738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168656
gpgpu_n_mem_write_global = 199841
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5268224
gpgpu_n_store_insn = 5636544
gpgpu_n_shmem_insn = 42325832
gpgpu_n_tex_insn = 13211507
gpgpu_n_const_mem_insn = 4587520
gpgpu_n_param_mem_insn = 1575424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2779339
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5706759	W0_Idle:4029244	W0_Scoreboard:19781696	W1:0	W2:9058	W3:27032	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2002687	W29:2223325	W30:0	W31:0	W32:9144191
Warp Occupancy Distribution:
Stall:2131035	W0_Idle:238586	W0_Scoreboard:3212846	W1:0	W2:9058	W3:27032	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2002687	W29:2223325	W30:0	W31:0	W32:4413399
Warp Occupancy Distribution:
Stall:1784847	W0_Idle:1968370	W0_Scoreboard:8209345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2365440
warp_utilization0: 0.313875
warp_utilization1: 0.611110
warp_utilization2: 0.165092
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1349248 {8:168656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26139784 {40:6408,72:6616,136:186817,}
traffic_breakdown_coretomem[INST_ACC_R] = 139752 {8:17469,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22937216 {136:168656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1598056 {8:199757,}
traffic_breakdown_memtocore[INST_ACC_R] = 2375648 {136:17468,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 555 
averagemflatency_1 = 606 
averagemflatency_2= 545 
averagemflatency_3 = 552 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 358871 
mrq_lat_table:125498 	7703 	11913 	19669 	47613 	67593 	78545 	45469 	10719 	982 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	43899 	140347 	162304 	23702 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74298 	34737 	29661 	47179 	108107 	76644 	18151 	1256 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	83017 	86641 	3055 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	54367 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	82 	213 	381 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087864  2.063758  2.144140  2.114496  2.219662  2.335657  2.261546  2.236531  2.138672  2.114993  2.168929  2.157579  2.348953  2.314825  2.276963  2.341806 
dram[1]:  2.103143  2.062947  2.166583  2.153655  2.266217  2.288046  2.160954  2.238829  2.133625  2.088857  2.107265  2.213374  2.266702  2.326498  2.307898  2.247673 
dram[2]:  2.107949  2.051221  2.115518  2.062262  2.383106  2.324759  2.218766  2.221042  2.137408  2.149606  2.172292  2.274253  2.292045  2.275991  2.265381  2.294709 
dram[3]:  2.102101  2.013596  2.166414  2.134483  2.302204  2.327457  2.257231  2.297056  2.096681  2.081146  2.174619  2.173521  2.347017  2.270657  2.306503  2.353763 
dram[4]:  2.066538  2.054814  2.048757  2.098832  2.270779  2.355795  2.187689  2.260217  2.121373  2.093780  2.150624  2.225607  2.297268  2.211856  2.270341  2.376637 
dram[5]:  2.036897  2.073664  2.117848  2.149010  2.296101  2.354200  2.162338  2.268912  2.063567  2.076010  2.147705  2.196049  2.268925  2.219825  2.339848  2.288288 
average row locality = 415706/189170 = 2.197526
average row locality_1 = 191765/92790 = 2.066656
average row locality_2 = 114324/48178 = 2.372950
average row locality_3 = 109617/48202 = 2.274117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2259      2279      2263      2275      2316      2334      2311      2303      2325      2294      2279      2277      2234      2266      2300      2294 
dram[1]:      2249      2289      2269      2299      2337      2335      2299      2314      2324      2293      2295      2306      2252      2277      2293      2300 
dram[2]:      2262      2257      2249      2298      2359      2315      2300      2331      2305      2307      2277      2306      2258      2231      2299      2300 
dram[3]:      2267      2266      2244      2305      2359      2343      2317      2319      2304      2294      2270      2295      2266      2255      2286      2334 
dram[4]:      2262      2275      2260      2281      2322      2347      2281      2320      2319      2323      2275      2283      2257      2264      2291      2309 
dram[5]:      2265      2283      2292      2312      2340      2375      2288      2327      2298      2314      2280      2305      2254      2290      2267      2283 
total reads: 220160
bank skew: 2375/2231 = 1.06
chip skew: 36773/36609 = 1.00
number of total write accesses:
dram[0]:      2042      2026      2036      2028      2019      2022      2047      2056      2055      2065      2035      2036      2027      2028      2049      2036 
dram[1]:      2033      2037      2036      2032      2030      2010      2051      2045      2067      2056      2027      2030      2023      2034      2032      2047 
dram[2]:      2034      2028      2018      2041      2014      2023      2051      2060      2066      2061      2035      2031      2035      2016      2046      2037 
dram[3]:      2036      2029      2039      2028      2029      2014      2053      2050      2055      2066      2014      2039      2022      2032      2041      2044 
dram[4]:      2024      2036      2026      2030      2022      2023      2055      2049      2068      2053      2037      2028      2032      2027      2034      2045 
dram[5]:      2041      2024      2039      2029      2018      2025      2041      2052      2052      2056      2024      2030      2032      2032      2043      2035 
total reads: 195546
bank skew: 2068/2010 = 1.03
chip skew: 32607/32573 = 1.00
average mf latency per bank:
dram[0]:        482       500       463       490       500       532       502       528       469       497       481       505       476       494       486       519
dram[1]:        492       500       477       498       515       532       512       528       480       501       495       504       491       506       504       523
dram[2]:        488       494       480       485       516       531       516       517       482       494       493       498       492       490       501       517
dram[3]:        485       472       478       470       512       516       516       509       482       481       493       488       493       478       506       502
dram[4]:        488       477       470       479       519       518       514       513       488       482       492       489       480       484       506       502
dram[5]:        501       476       486       479       533       520       516       502       497       484       506       490       493       479       516       512
maximum mf latency per bank:
dram[0]:       2353      2148      2671      1815      1907      2422      1870      2146      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1935      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=274365 n_act=31406 n_pre=31390 n_req=47078 n_req_1=9854 n_req_2=19134 n_req_3=18090 n_rd=73218 n_write=63331 bw_util=0.3896 bw_util_1=0.07526 bw_util_2=0.1616 bw_util_3=0.1528 blp=8.344520 blp_1= 2.183142 blp_2= 2.834558 blp_3= 2.821799
 n_activity=413841 dram_eff=0.4459 dram_eff_1=0.08614 dram_eff_2=0.1849 dram_eff_3=0.1748
bk0: 4518a 275928i bk1: 4558a 269898i bk2: 4526a 272699i bk3: 4550a 267876i bk4: 4632a 260067i bk5: 4668a 255979i bk6: 4622a 251156i bk7: 4606a 249508i bk8: 4650a 278063i bk9: 4588a 266829i bk10: 4558a 267184i bk11: 4554a 261120i bk12: 4468a 269483i bk13: 4532a 260843i bk14: 4600a 251088i bk15: 4588a 245121i 
bw_dist = 0.075	0.162	0.153	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9462
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=273728 n_act=31614 n_pre=31598 n_req=47299 n_req_1=9838 n_req_2=19073 n_req_3=18388 n_rd=73462 n_write=63308 bw_util=0.3915 bw_util_1=0.07517 bw_util_2=0.1611 bw_util_3=0.1553 blp=8.416349 blp_1= 2.184800 blp_2= 2.878537 blp_3= 2.851552
 n_activity=413509 dram_eff=0.4485 dram_eff_1=0.08611 dram_eff_2=0.1845 dram_eff_3=0.1779
bk0: 4498a 277403i bk1: 4578a 268690i bk2: 4538a 273173i bk3: 4598a 262045i bk4: 4674a 261254i bk5: 4670a 249352i bk6: 4598a 253866i bk7: 4628a 249605i bk8: 4648a 271673i bk9: 4586a 265513i bk10: 4590a 266184i bk11: 4612a 260743i bk12: 4504a 263894i bk13: 4554a 259651i bk14: 4586a 250871i bk15: 4600a 243378i 
bw_dist = 0.075	0.161	0.155	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9325
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=274259 n_act=31403 n_pre=31387 n_req=47119 n_req_1=9803 n_req_2=19168 n_req_3=18148 n_rd=73308 n_write=63353 bw_util=0.3901 bw_util_1=0.07501 bw_util_2=0.1619 bw_util_3=0.1532 blp=8.395605 blp_1= 2.183453 blp_2= 2.870541 blp_3= 2.838495
 n_activity=413430 dram_eff=0.447 dram_eff_1=0.08595 dram_eff_2=0.1855 dram_eff_3=0.1756
bk0: 4524a 276213i bk1: 4514a 269452i bk2: 4498a 270603i bk3: 4596a 261135i bk4: 4718a 257188i bk5: 4630a 253509i bk6: 4600a 253890i bk7: 4662a 246912i bk8: 4610a 273167i bk9: 4614a 267494i bk10: 4554a 268396i bk11: 4612a 262600i bk12: 4516a 266271i bk13: 4462a 261040i bk14: 4598a 252715i bk15: 4600a 245221i 
bw_dist = 0.075	0.162	0.153	0.483	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8707
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=274184 n_act=31392 n_pre=31376 n_req=47303 n_req_1=9849 n_req_2=19108 n_req_3=18346 n_rd=73448 n_write=63310 bw_util=0.3915 bw_util_1=0.07526 bw_util_2=0.1613 bw_util_3=0.1549 blp=8.402756 blp_1= 2.198807 blp_2= 2.861398 blp_3= 2.847062
 n_activity=413584 dram_eff=0.4484 dram_eff_1=0.0862 dram_eff_2=0.1848 dram_eff_3=0.1774
bk0: 4534a 277743i bk1: 4532a 270705i bk2: 4488a 272586i bk3: 4610a 263686i bk4: 4718a 259536i bk5: 4686a 252212i bk6: 4634a 250948i bk7: 4638a 247492i bk8: 4608a 271208i bk9: 4588a 270606i bk10: 4540a 270363i bk11: 4590a 261406i bk12: 4532a 262388i bk13: 4510a 261138i bk14: 4572a 247918i bk15: 4668a 241258i 
bw_dist = 0.075	0.161	0.155	0.482	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8849
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=273816 n_act=31645 n_pre=31629 n_req=47208 n_req_1=9888 n_req_2=19089 n_req_3=18231 n_rd=73338 n_write=63282 bw_util=0.3906 bw_util_1=0.07549 bw_util_2=0.1612 bw_util_3=0.1539 blp=8.422555 blp_1= 2.202992 blp_2= 2.865420 blp_3= 2.857596
 n_activity=412613 dram_eff=0.4485 dram_eff_1=0.08667 dram_eff_2=0.1851 dram_eff_3=0.1767
bk0: 4524a 277814i bk1: 4550a 269525i bk2: 4520a 270506i bk3: 4562a 266179i bk4: 4644a 258532i bk5: 4694a 253303i bk6: 4562a 251231i bk7: 4640a 245022i bk8: 4638a 271344i bk9: 4646a 267116i bk10: 4550a 267966i bk11: 4566a 264974i bk12: 4514a 267910i bk13: 4528a 258159i bk14: 4582a 247404i bk15: 4618a 246047i 
bw_dist = 0.075	0.161	0.154	0.480	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9778
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473710 n_nop=273506 n_act=31711 n_pre=31695 n_req=47419 n_req_1=9897 n_req_2=19076 n_req_3=18446 n_rd=73546 n_write=63252 bw_util=0.3924 bw_util_1=0.07557 bw_util_2=0.1611 bw_util_3=0.1558 blp=8.390644 blp_1= 2.201674 blp_2= 2.849012 blp_3= 2.856332
 n_activity=414828 dram_eff=0.4481 dram_eff_1=0.0863 dram_eff_2=0.1839 dram_eff_3=0.1779
bk0: 4530a 272609i bk1: 4566a 268674i bk2: 4584a 268140i bk3: 4624a 262959i bk4: 4680a 258699i bk5: 4750a 249770i bk6: 4576a 254093i bk7: 4654a 246602i bk8: 4596a 272809i bk9: 4628a 266909i bk10: 4560a 266967i bk11: 4610a 261616i bk12: 4508a 263750i bk13: 4580a 258517i bk14: 4534a 253505i bk15: 4566a 245822i 
bw_dist = 0.076	0.161	0.156	0.483	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31971, Miss = 18287, Miss_rate = 0.572, Pending_hits = 794, Reservation_fails = 3581
L2_cache_bank[1]: Access = 31978, Miss = 18322, Miss_rate = 0.573, Pending_hits = 766, Reservation_fails = 8329
L2_cache_bank[2]: Access = 32081, Miss = 18318, Miss_rate = 0.571, Pending_hits = 781, Reservation_fails = 3415
L2_cache_bank[3]: Access = 31965, Miss = 18413, Miss_rate = 0.576, Pending_hits = 761, Reservation_fails = 9248
L2_cache_bank[4]: Access = 32690, Miss = 18309, Miss_rate = 0.560, Pending_hits = 765, Reservation_fails = 5442
L2_cache_bank[5]: Access = 32000, Miss = 18345, Miss_rate = 0.573, Pending_hits = 764, Reservation_fails = 10654
L2_cache_bank[6]: Access = 32759, Miss = 18313, Miss_rate = 0.559, Pending_hits = 776, Reservation_fails = 4559
L2_cache_bank[7]: Access = 32074, Miss = 18411, Miss_rate = 0.574, Pending_hits = 811, Reservation_fails = 8103
L2_cache_bank[8]: Access = 32926, Miss = 18267, Miss_rate = 0.555, Pending_hits = 822, Reservation_fails = 8197
L2_cache_bank[9]: Access = 32957, Miss = 18402, Miss_rate = 0.558, Pending_hits = 832, Reservation_fails = 9480
L2_cache_bank[10]: Access = 33295, Miss = 18284, Miss_rate = 0.549, Pending_hits = 828, Reservation_fails = 7733
L2_cache_bank[11]: Access = 33269, Miss = 18489, Miss_rate = 0.556, Pending_hits = 878, Reservation_fails = 8736
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31971, Miss = 18287 (0.572), PendingHit = 794 (0.0248)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31978, Miss = 18322 (0.573), PendingHit = 766 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32081, Miss = 18318 (0.571), PendingHit = 781 (0.0243)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31965, Miss = 18413 (0.576), PendingHit = 761 (0.0238)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32690, Miss = 18309 (0.56), PendingHit = 765 (0.0234)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32000, Miss = 18345 (0.573), PendingHit = 764 (0.0239)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32759, Miss = 18313 (0.559), PendingHit = 776 (0.0237)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32074, Miss = 18411 (0.574), PendingHit = 811 (0.0253)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32926, Miss = 18267 (0.555), PendingHit = 822 (0.025)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32957, Miss = 18402 (0.558), PendingHit = 832 (0.0252)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33295, Miss = 18284 (0.549), PendingHit = 828 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33269, Miss = 18489 (0.556), PendingHit = 878 (0.0264)
L2 Cache Total Miss Rate = 0.565
Stream 1: L2 Cache Miss Rate = 0.462
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.546
Stream 1: Accesses  = 56314
Stream 1: Misses  = 26016
Stream 2: Accesses  = 166880
Stream 2: Misses  = 98352
Stream 3: Accesses  = 223085
Stream 3: Misses  = 121808
Stream 1+2: Accesses  = 223194
Stream 1+2: Misses  = 124368
Stream 1+2+3: Accesses  = 446279
Stream 1+2+3: Misses  = 246176
Total Accesses  = 389965
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.100
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.100
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.098
CORE_L2MPKI_14	0.097
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.099
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.282
CORE_L2MPKI_21	1.327
CORE_L2MPKI_22	1.313
CORE_L2MPKI_23	1.292
CORE_L2MPKI_24	1.310
CORE_L2MPKI_25	1.320
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.308
CORE_L2MPKI_28	1.309
CORE_L2MPKI_29	1.319
CORE_L2MPKI_30	1.301
CORE_L2MPKI_31	1.287
CORE_L2MPKI_32	1.283
CORE_L2MPKI_33	1.294
CORE_L2MPKI_34	1.301
CORE_L2MPKI_35	1.286
CORE_L2MPKI_36	1.304
CORE_L2MPKI_37	1.287
CORE_L2MPKI_38	1.281
CORE_L2MPKI_39	1.270
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.241
CORE_L2MPKI_43	1.251
CORE_L2MPKI_44	1.261
CORE_L2MPKI_45	1.268
CORE_L2MPKI_46	1.289
CORE_L2MPKI_47	1.283
CORE_L2MPKI_48	1.267
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.249
CORE_L2MPKI_51	1.271
CORE_L2MPKI_52	1.263
CORE_L2MPKI_53	1.283
CORE_L2MPKI_54	1.279
CORE_L2MPKI_55	1.285
CORE_L2MPKI_56	1.276
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.277
CORE_L2MPKI_59	1.261
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.299
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1351
CORE_MISSES_1	1332
CORE_MISSES_2	1308
CORE_MISSES_3	1325
CORE_MISSES_4	1325
CORE_MISSES_5	1303
CORE_MISSES_6	1294
CORE_MISSES_7	1287
CORE_MISSES_8	1312
CORE_MISSES_9	1283
CORE_MISSES_10	1302
CORE_MISSES_11	1287
CORE_MISSES_12	1301
CORE_MISSES_13	1286
CORE_MISSES_14	1270
CORE_MISSES_15	1281
CORE_MISSES_16	1299
CORE_MISSES_17	1287
CORE_MISSES_18	1291
CORE_MISSES_19	1292
CORE_MISSES_20	4986
CORE_MISSES_21	5004
CORE_MISSES_22	4932
CORE_MISSES_23	4909
CORE_MISSES_24	4998
CORE_MISSES_25	5036
CORE_MISSES_26	5044
CORE_MISSES_27	5162
CORE_MISSES_28	4916
CORE_MISSES_29	4876
CORE_MISSES_30	4961
CORE_MISSES_31	4871
CORE_MISSES_32	4800
CORE_MISSES_33	4936
CORE_MISSES_34	4903
CORE_MISSES_35	4714
CORE_MISSES_36	4741
CORE_MISSES_37	4794
CORE_MISSES_38	4867
CORE_MISSES_39	4902
CORE_MISSES_40	4895
CORE_MISSES_41	4921
CORE_MISSES_42	4862
CORE_MISSES_43	4846
CORE_MISSES_44	4792
CORE_MISSES_45	4913
CORE_MISSES_46	4896
CORE_MISSES_47	4780
CORE_MISSES_48	4888
CORE_MISSES_49	4796
CORE_MISSES_50	4838
CORE_MISSES_51	4828
CORE_MISSES_52	4725
CORE_MISSES_53	4701
CORE_MISSES_54	4708
CORE_MISSES_55	4636
CORE_MISSES_56	4678
CORE_MISSES_57	4707
CORE_MISSES_58	4720
CORE_MISSES_59	4662
L2_MISSES = 220160
L2_total_cache_accesses = 389965
L2_total_cache_misses = 220160
L2_total_cache_miss_rate = 0.5646
L2_total_cache_pending_hits = 9578
L2_total_cache_reservation_fails = 87477
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53334
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3744
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16466
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 657
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 345
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26510
L2_cache_data_port_util = 0.253
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1150567
icnt_total_pkts_simt_to_mem=1156952
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     682.4313
gpu_ipc_2 =     206.4115
gpu_ipc_3 =     206.3940
gpu_tot_sim_cycle_stream_1 = 403405
gpu_tot_sim_cycle_stream_2 = 403386
gpu_tot_sim_cycle_stream_3 = 403387
gpu_sim_insn_1 = 275296176
gpu_sim_insn_2 = 83263488
gpu_sim_insn_3 = 83256640
gpu_sim_cycle = 403408
gpu_sim_insn = 441816304
gpu_ipc =    1095.2096
gpu_tot_sim_cycle = 403408
gpu_tot_sim_insn = 441816304
gpu_tot_ipc =    1095.2096
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1449789
gpu_stall_icnt2sh    = 211548
gpu_total_sim_rate=340120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7410173
	L1I_total_cache_misses = 129030
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2775, Miss = 2623, Miss_rate = 0.945, Pending_hits = 63, Reservation_fails = 27707
	L1D_cache_core[1]: Access = 2753, Miss = 2628, Miss_rate = 0.955, Pending_hits = 57, Reservation_fails = 33149
	L1D_cache_core[2]: Access = 2785, Miss = 2647, Miss_rate = 0.950, Pending_hits = 62, Reservation_fails = 33230
	L1D_cache_core[3]: Access = 2870, Miss = 2726, Miss_rate = 0.950, Pending_hits = 50, Reservation_fails = 33323
	L1D_cache_core[4]: Access = 2850, Miss = 2695, Miss_rate = 0.946, Pending_hits = 66, Reservation_fails = 33440
	L1D_cache_core[5]: Access = 2769, Miss = 2619, Miss_rate = 0.946, Pending_hits = 57, Reservation_fails = 33005
	L1D_cache_core[6]: Access = 2727, Miss = 2585, Miss_rate = 0.948, Pending_hits = 52, Reservation_fails = 32842
	L1D_cache_core[7]: Access = 2808, Miss = 2670, Miss_rate = 0.951, Pending_hits = 55, Reservation_fails = 31908
	L1D_cache_core[8]: Access = 2706, Miss = 2561, Miss_rate = 0.946, Pending_hits = 70, Reservation_fails = 27912
	L1D_cache_core[9]: Access = 2717, Miss = 2587, Miss_rate = 0.952, Pending_hits = 45, Reservation_fails = 26944
	L1D_cache_core[10]: Access = 2722, Miss = 2600, Miss_rate = 0.955, Pending_hits = 44, Reservation_fails = 33902
	L1D_cache_core[11]: Access = 2736, Miss = 2579, Miss_rate = 0.943, Pending_hits = 37, Reservation_fails = 27190
	L1D_cache_core[12]: Access = 2694, Miss = 2587, Miss_rate = 0.960, Pending_hits = 44, Reservation_fails = 29166
	L1D_cache_core[13]: Access = 2814, Miss = 2674, Miss_rate = 0.950, Pending_hits = 58, Reservation_fails = 31867
	L1D_cache_core[14]: Access = 2873, Miss = 2716, Miss_rate = 0.945, Pending_hits = 54, Reservation_fails = 33783
	L1D_cache_core[15]: Access = 2727, Miss = 2600, Miss_rate = 0.953, Pending_hits = 57, Reservation_fails = 36733
	L1D_cache_core[16]: Access = 2826, Miss = 2675, Miss_rate = 0.947, Pending_hits = 69, Reservation_fails = 35368
	L1D_cache_core[17]: Access = 2768, Miss = 2624, Miss_rate = 0.948, Pending_hits = 53, Reservation_fails = 28731
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 2764, Miss = 2656, Miss_rate = 0.961, Pending_hits = 45, Reservation_fails = 32242
	L1D_cache_core[20]: Access = 9248, Miss = 7359, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70567
	L1D_cache_core[21]: Access = 8928, Miss = 7128, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 70392
	L1D_cache_core[22]: Access = 8896, Miss = 7146, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 77615
	L1D_cache_core[23]: Access = 9024, Miss = 7226, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 77530
	L1D_cache_core[24]: Access = 9056, Miss = 7266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 78190
	L1D_cache_core[25]: Access = 9152, Miss = 7284, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72858
	L1D_cache_core[26]: Access = 9152, Miss = 7255, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 73321
	L1D_cache_core[27]: Access = 9376, Miss = 7501, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70200
	L1D_cache_core[28]: Access = 9024, Miss = 7172, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 66542
	L1D_cache_core[29]: Access = 8896, Miss = 7082, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 68813
	L1D_cache_core[30]: Access = 9088, Miss = 7247, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74249
	L1D_cache_core[31]: Access = 8992, Miss = 7119, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 71259
	L1D_cache_core[32]: Access = 8928, Miss = 7167, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 74784
	L1D_cache_core[33]: Access = 9120, Miss = 7240, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 73468
	L1D_cache_core[34]: Access = 8960, Miss = 7127, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 69964
	L1D_cache_core[35]: Access = 8736, Miss = 6966, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 73043
	L1D_cache_core[36]: Access = 8640, Miss = 6873, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 74078
	L1D_cache_core[37]: Access = 8864, Miss = 7059, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72364
	L1D_cache_core[38]: Access = 9024, Miss = 7215, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 68083
	L1D_cache_core[39]: Access = 9120, Miss = 7189, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 66358
	L1D_cache_core[40]: Access = 9248, Miss = 7441, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 70377
	L1D_cache_core[41]: Access = 9408, Miss = 7635, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 76839
	L1D_cache_core[42]: Access = 9312, Miss = 7424, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74489
	L1D_cache_core[43]: Access = 9184, Miss = 7378, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 79943
	L1D_cache_core[44]: Access = 9056, Miss = 7236, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 76135
	L1D_cache_core[45]: Access = 9184, Miss = 7327, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69301
	L1D_cache_core[46]: Access = 9044, Miss = 7220, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 75852
	L1D_cache_core[47]: Access = 8864, Miss = 7090, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 71547
	L1D_cache_core[48]: Access = 9184, Miss = 7380, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 68761
	L1D_cache_core[49]: Access = 9024, Miss = 7261, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 69519
	L1D_cache_core[50]: Access = 9216, Miss = 7289, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 73078
	L1D_cache_core[51]: Access = 9024, Miss = 7111, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 68030
	L1D_cache_core[52]: Access = 8896, Miss = 7155, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 73351
	L1D_cache_core[53]: Access = 8768, Miss = 6958, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 70028
	L1D_cache_core[54]: Access = 8832, Miss = 7012, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 68601
	L1D_cache_core[55]: Access = 8608, Miss = 6828, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 70501
	L1D_cache_core[56]: Access = 8736, Miss = 6924, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 71780
	L1D_cache_core[57]: Access = 9024, Miss = 7185, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70802
	L1D_cache_core[58]: Access = 8824, Miss = 7064, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 70992
	L1D_cache_core[59]: Access = 8768, Miss = 6984, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 70534
	L1D_total_cache_accesses = 415348
	L1D_total_cache_misses = 339734
	L1D_total_cache_miss_rate = 0.8180
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 3504939
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 214627
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 907735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212715
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2597204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7281143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 129030
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30025, 28164, 30017, 28164, 29986, 28164, 29986, 28142, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 461256736
gpgpu_n_tot_w_icount = 14414273
gpgpu_n_stall_shd_mem = 7245758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188302
gpgpu_n_mem_write_global = 224204
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5872768
gpgpu_n_store_insn = 6276320
gpgpu_n_shmem_insn = 45985648
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5046112
gpgpu_n_param_mem_insn = 1787104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3539160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6950403	W0_Idle:4656952	W0_Scoreboard:22181641	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:9859062
Warp Occupancy Distribution:
Stall:2724877	W0_Idle:559772	W0_Scoreboard:3617961	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4655302
Warp Occupancy Distribution:
Stall:2099998	W0_Idle:2136243	W0_Scoreboard:9180877	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2601984
warp_utilization0: 0.299036
warp_utilization1: 0.571626
warp_utilization2: 0.162430
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506416 {8:188302,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29170464 {40:8040,72:8585,136:207579,}
traffic_breakdown_coretomem[INST_ACC_R] = 146056 {8:18257,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25571808 {136:188028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1790040 {8:223755,}
traffic_breakdown_memtocore[INST_ACC_R] = 2482952 {136:18257,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 577 
averagemflatency_1 = 677 
averagemflatency_2= 558 
averagemflatency_3 = 565 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 403407 
mrq_lat_table:141761 	8590 	13259 	22139 	53772 	76739 	89246 	52172 	12337 	1086 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	45781 	153063 	181169 	33207 	598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78975 	36670 	31620 	51539 	118905 	87957 	25509 	3466 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	94391 	94538 	3156 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	78364 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	422 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.084410  2.056075  2.132541  2.097276  2.203897  2.306968  2.247957  2.226985  2.119211  2.082209  2.145329  2.141865  2.296244  2.251719  2.264055  2.320647 
dram[1]:  2.091382  2.063983  2.158858  2.131763  2.233182  2.270659  2.159210  2.212270  2.113280  2.067704  2.098395  2.192936  2.226389  2.272937  2.280391  2.246344 
dram[2]:  2.089810  2.038461  2.091620  2.045511  2.355641  2.298304  2.206835  2.195758  2.108557  2.126284  2.156195  2.243231  2.251604  2.241284  2.255290  2.294364 
dram[3]:  2.091540  2.014981  2.146483  2.122121  2.273733  2.301639  2.229656  2.269390  2.086883  2.064220  2.158333  2.166594  2.292466  2.216644  2.295966  2.330180 
dram[4]:  2.041438  2.040791  2.022974  2.074423  2.234218  2.317475  2.154689  2.235081  2.096024  2.076859  2.152946  2.180018  2.260129  2.178873  2.253903  2.353026 
dram[5]:  2.028535  2.082977  2.096941  2.126908  2.262818  2.316947  2.142421  2.229279  2.043892  2.066667  2.135147  2.181340  2.219259  2.178004  2.315615  2.273066 
average row locality = 471105/216507 = 2.175934
average row locality_1 = 221695/108916 = 2.035468
average row locality_2 = 127374/53655 = 2.373945
average row locality_3 = 122036/53936 = 2.262608
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2547      2560      2557      2563      2588      2609      2618      2594      2624      2606      2622      2610      2580      2609      2605      2585 
dram[1]:      2544      2582      2556      2604      2618      2611      2592      2609      2643      2592      2643      2641      2618      2617      2595      2605 
dram[2]:      2554      2539      2535      2600      2641      2586      2587      2632      2617      2633      2610      2648      2602      2585      2598      2615 
dram[3]:      2546      2557      2534      2606      2637      2629      2604      2610      2615      2610      2602      2632      2603      2599      2592      2627 
dram[4]:      2548      2559      2562      2561      2595      2628      2578      2614      2622      2642      2629      2625      2600      2607      2603      2596 
dram[5]:      2548      2587      2585      2599      2616      2653      2588      2610      2614      2627      2618      2644      2597      2631      2569      2583 
total reads: 249570
bank skew: 2653/2534 = 1.05
chip skew: 41670/41477 = 1.00
number of total write accesses:
dram[0]:      2293      2280      2288      2288      2279      2291      2335      2346      2318      2335      2338      2327      2311      2302      2309      2293 
dram[1]:      2285      2290      2282      2282      2295      2280      2333      2331      2338      2326      2329      2327      2314      2313      2304      2310 
dram[2]:      2287      2288      2282      2299      2288      2291      2326      2340      2337      2334      2332      2323      2311      2302      2305      2311 
dram[3]:      2283      2285      2289      2277      2298      2285      2328      2336      2333      2340      2319      2336      2298      2302      2303      2301 
dram[4]:      2283      2294      2283      2289      2289      2292      2340      2333      2335      2331      2340      2328      2310      2304      2307      2303 
dram[5]:      2286      2287      2282      2278      2283      2297      2331      2339      2322      2333      2327      2336      2312      2300      2315      2301 
total reads: 221631
bank skew: 2346/2277 = 1.03
chip skew: 36961/36913 = 1.00
average mf latency per bank:
dram[0]:        492       508       472       495       504       533       509       533       482       507       490       511       488       507       497       527
dram[1]:        511       515       494       513       529       541       527       541       504       519       513       522       515       523       524       536
dram[2]:        493       501       484       491       516       531       518       525       490       503       495       506       498       500       508       525
dram[3]:        492       482       485       479       514       517       518       515       491       490       500       496       500       488       512       508
dram[4]:        511       492       491       491       530       525       535       524       508       499       515       504       502       500       528       514
dram[5]:        515       495       500       497       539       532       529       513       513       501       519       509       512       501       529       530
maximum mf latency per bank:
dram[0]:       2353      2148      2671      2078      2498      2630      2595      2613      2880      2414      2389      2285      2404      3029      2338      2167
dram[1]:       2408      2509      2473      2338      2855      2564      3860      3055      2456      2552      2517      2257      2576      3035      2958      2258
dram[2]:       2946      2929      2122      2673      3394      2096      2429      2289      2232      2067      2395      2324      2855      2293      3232      2368
dram[3]:       2991      2534      2001      2432      3597      2109      2095      2145      2361      2350      2331      1993      2445      2229      2455      2895
dram[4]:       2760      2625      2807      2256      2700      2240      3293      2573      3034      2615      3075      2184      2928      2286      2883      2686
dram[5]:       2255      2471      2184      2365      2359      2027      3066      2382      2431      2621      3313      3105      2357      2808      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=306216 n_act=35913 n_pre=35898 n_req=53699 n_req_1=12297 n_req_2=21256 n_req_3=20146 n_rd=82924 n_write=71547 bw_util=0.3946 bw_util_1=0.08356 bw_util_2=0.1597 bw_util_3=0.1513 blp=8.384037 blp_1= 2.325088 blp_2= 2.801995 blp_3= 2.794993
 n_activity=467688 dram_eff=0.4492 dram_eff_1=0.09514 dram_eff_2=0.1818 dram_eff_3=0.1723
bk0: 5092a 309556i bk1: 5120a 303190i bk2: 5110a 303763i bk3: 5126a 299194i bk4: 5170a 291544i bk5: 5218a 285656i bk6: 5232a 280287i bk7: 5182a 279359i bk8: 5248a 310302i bk9: 5208a 297396i bk10: 5244a 294669i bk11: 5220a 289739i bk12: 5160a 295639i bk13: 5218a 287486i bk14: 5206a 279577i bk15: 5170a 274139i 
bw_dist = 0.084	0.160	0.151	0.484	0.122
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.088
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305344 n_act=36152 n_pre=36138 n_req=54073 n_req_1=12272 n_req_2=21299 n_req_3=20502 n_rd=83300 n_write=71564 bw_util=0.3974 bw_util_1=0.08337 bw_util_2=0.16 bw_util_3=0.154 blp=8.460454 blp_1= 2.344478 blp_2= 2.846180 blp_3= 2.820992
 n_activity=467746 dram_eff=0.4524 dram_eff_1=0.09491 dram_eff_2=0.1821 dram_eff_3=0.1753
bk0: 5086a 311049i bk1: 5162a 301058i bk2: 5112a 304945i bk3: 5206a 291824i bk4: 5236a 291585i bk5: 5222a 278793i bk6: 5180a 282414i bk7: 5218a 277862i bk8: 5286a 302897i bk9: 5182a 295302i bk10: 5280a 295601i bk11: 5280a 288392i bk12: 5224a 289212i bk13: 5232a 286163i bk14: 5184a 278626i bk15: 5210a 271286i 
bw_dist = 0.083	0.160	0.154	0.481	0.122
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1297
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305850 n_act=35957 n_pre=35941 n_req=53875 n_req_1=12279 n_req_2=21384 n_req_3=20212 n_rd=83132 n_write=71618 bw_util=0.396 bw_util_1=0.08353 bw_util_2=0.1606 bw_util_3=0.1518 blp=8.444098 blp_1= 2.337780 blp_2= 2.846218 blp_3= 2.806297
 n_activity=467605 dram_eff=0.4509 dram_eff_1=0.09512 dram_eff_2=0.1829 dram_eff_3=0.1729
bk0: 5104a 309068i bk1: 5070a 301063i bk2: 5070a 302943i bk3: 5200a 290476i bk4: 5280a 287771i bk5: 5172a 284236i bk6: 5168a 284535i bk7: 5258a 274061i bk8: 5232a 302609i bk9: 5266a 297326i bk10: 5220a 297071i bk11: 5296a 289888i bk12: 5204a 292588i bk13: 5166a 288294i bk14: 5196a 281874i bk15: 5230a 270761i 
bw_dist = 0.084	0.161	0.152	0.482	0.122
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.047
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=306059 n_act=35887 n_pre=35871 n_req=53963 n_req_1=12255 n_req_2=21292 n_req_3=20416 n_rd=83174 n_write=71507 bw_util=0.3966 bw_util_1=0.08326 bw_util_2=0.1599 bw_util_3=0.1534 blp=8.425841 blp_1= 2.346942 blp_2= 2.825763 blp_3= 2.803734
 n_activity=467835 dram_eff=0.4514 dram_eff_1=0.09477 dram_eff_2=0.182 dram_eff_3=0.1745
bk0: 5082a 311758i bk1: 5112a 303902i bk2: 5064a 304417i bk3: 5210a 295073i bk4: 5272a 289709i bk5: 5258a 282842i bk6: 5208a 280720i bk7: 5218a 275133i bk8: 5230a 301969i bk9: 5220a 301175i bk10: 5204a 298344i bk11: 5264a 289809i bk12: 5200a 291106i bk13: 5198a 288600i bk14: 5184a 276844i bk15: 5250a 270880i 
bw_dist = 0.083	0.160	0.153	0.482	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0146
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305242 n_act=36300 n_pre=36285 n_req=53881 n_req_1=12342 n_req_2=21248 n_req_3=20291 n_rd=83108 n_write=71563 bw_util=0.3958 bw_util_1=0.08376 bw_util_2=0.1596 bw_util_3=0.1524 blp=8.503781 blp_1= 2.396306 blp_2= 2.840012 blp_3= 2.830877
 n_activity=466486 dram_eff=0.4518 dram_eff_1=0.09561 dram_eff_2=0.1822 dram_eff_3=0.174
bk0: 5090a 309804i bk1: 5118a 301619i bk2: 5120a 300619i bk3: 5122a 296514i bk4: 5190a 289866i bk5: 5256a 283143i bk6: 5154a 278525i bk7: 5222a 272333i bk8: 5242a 301277i bk9: 5282a 295582i bk10: 5258a 294025i bk11: 5248a 289870i bk12: 5198a 294421i bk13: 5212a 284529i bk14: 5204a 273401i bk15: 5192a 273680i 
bw_dist = 0.084	0.160	0.152	0.480	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.155
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305097 n_act=36293 n_pre=36279 n_req=54102 n_req_1=12292 n_req_2=21290 n_req_3=20520 n_rd=83312 n_write=71517 bw_util=0.3975 bw_util_1=0.08347 bw_util_2=0.1599 bw_util_3=0.1541 blp=8.455053 blp_1= 2.366994 blp_2= 2.817760 blp_3= 2.816001
 n_activity=468728 dram_eff=0.4516 dram_eff_1=0.09483 dram_eff_2=0.1817 dram_eff_3=0.1751
bk0: 5096a 304824i bk1: 5168a 300649i bk2: 5170a 299700i bk3: 5198a 292899i bk4: 5232a 290584i bk5: 5304a 279413i bk6: 5176a 281977i bk7: 5218a 274085i bk8: 5228a 303202i bk9: 5254a 296238i bk10: 5236a 293762i bk11: 5288a 289610i bk12: 5194a 289630i bk13: 5260a 284764i bk14: 5130a 281327i bk15: 5160a 273805i 
bw_dist = 0.083	0.160	0.154	0.483	0.120
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35639, Miss = 20754, Miss_rate = 0.582, Pending_hits = 859, Reservation_fails = 4796
L2_cache_bank[1]: Access = 35717, Miss = 20746, Miss_rate = 0.581, Pending_hits = 830, Reservation_fails = 9402
L2_cache_bank[2]: Access = 35760, Miss = 20820, Miss_rate = 0.582, Pending_hits = 850, Reservation_fails = 5047
L2_cache_bank[3]: Access = 35646, Miss = 20874, Miss_rate = 0.586, Pending_hits = 833, Reservation_fails = 10633
L2_cache_bank[4]: Access = 36396, Miss = 20766, Miss_rate = 0.571, Pending_hits = 848, Reservation_fails = 6129
L2_cache_bank[5]: Access = 35729, Miss = 20855, Miss_rate = 0.584, Pending_hits = 836, Reservation_fails = 11519
L2_cache_bank[6]: Access = 36413, Miss = 20752, Miss_rate = 0.570, Pending_hits = 848, Reservation_fails = 4962
L2_cache_bank[7]: Access = 35783, Miss = 20891, Miss_rate = 0.584, Pending_hits = 880, Reservation_fails = 8994
L2_cache_bank[8]: Access = 36617, Miss = 20749, Miss_rate = 0.567, Pending_hits = 886, Reservation_fails = 8393
L2_cache_bank[9]: Access = 36716, Miss = 20845, Miss_rate = 0.568, Pending_hits = 897, Reservation_fails = 9720
L2_cache_bank[10]: Access = 36987, Miss = 20753, Miss_rate = 0.561, Pending_hits = 894, Reservation_fails = 8127
L2_cache_bank[11]: Access = 37001, Miss = 20957, Miss_rate = 0.566, Pending_hits = 941, Reservation_fails = 9091
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35639, Miss = 20754 (0.582), PendingHit = 859 (0.0241)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35717, Miss = 20746 (0.581), PendingHit = 830 (0.0232)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35760, Miss = 20820 (0.582), PendingHit = 850 (0.0238)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35646, Miss = 20874 (0.586), PendingHit = 833 (0.0234)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36396, Miss = 20766 (0.571), PendingHit = 848 (0.0233)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35729, Miss = 20855 (0.584), PendingHit = 836 (0.0234)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36413, Miss = 20752 (0.57), PendingHit = 848 (0.0233)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35783, Miss = 20891 (0.584), PendingHit = 880 (0.0246)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36617, Miss = 20749 (0.567), PendingHit = 886 (0.0242)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36716, Miss = 20845 (0.568), PendingHit = 897 (0.0244)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36987, Miss = 20753 (0.561), PendingHit = 894 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37001, Miss = 20957 (0.566), PendingHit = 941 (0.0254)
L2 Cache Total Miss Rate = 0.575
Stream 1: L2 Cache Miss Rate = 0.515
Stream 2: L2 Cache Miss Rate = 0.594
Stream 3: L2 Cache Miss Rate = 0.561
Stream 1: Accesses  = 67308
Stream 1: Misses  = 34639
Stream 2: Accesses  = 183564
Stream 2: Misses  = 109016
Stream 3: Accesses  = 250840
Stream 3: Misses  = 140746
Stream 1+2: Accesses  = 250872
Stream 1+2: Misses  = 143655
Stream 1+2+3: Accesses  = 501712
Stream 1+2+3: Misses  = 284401
Total Accesses  = 434404
MPKI-CORES
CORE_L2MPKI_0	0.128
CORE_L2MPKI_1	0.126
CORE_L2MPKI_2	0.128
CORE_L2MPKI_3	0.134
CORE_L2MPKI_4	0.132
CORE_L2MPKI_5	0.127
CORE_L2MPKI_6	0.124
CORE_L2MPKI_7	0.129
CORE_L2MPKI_8	0.124
CORE_L2MPKI_9	0.125
CORE_L2MPKI_10	0.126
CORE_L2MPKI_11	0.125
CORE_L2MPKI_12	0.124
CORE_L2MPKI_13	0.125
CORE_L2MPKI_14	0.130
CORE_L2MPKI_15	0.125
CORE_L2MPKI_16	0.128
CORE_L2MPKI_17	0.125
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.127
CORE_L2MPKI_20	1.294
CORE_L2MPKI_21	1.336
CORE_L2MPKI_22	1.330
CORE_L2MPKI_23	1.310
CORE_L2MPKI_24	1.312
CORE_L2MPKI_25	1.321
CORE_L2MPKI_26	1.324
CORE_L2MPKI_27	1.317
CORE_L2MPKI_28	1.315
CORE_L2MPKI_29	1.323
CORE_L2MPKI_30	1.318
CORE_L2MPKI_31	1.301
CORE_L2MPKI_32	1.294
CORE_L2MPKI_33	1.301
CORE_L2MPKI_34	1.312
CORE_L2MPKI_35	1.300
CORE_L2MPKI_36	1.315
CORE_L2MPKI_37	1.296
CORE_L2MPKI_38	1.288
CORE_L2MPKI_39	1.281
CORE_L2MPKI_40	1.266
CORE_L2MPKI_41	1.247
CORE_L2MPKI_42	1.250
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.276
CORE_L2MPKI_45	1.277
CORE_L2MPKI_46	1.295
CORE_L2MPKI_47	1.292
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.270
CORE_L2MPKI_50	1.259
CORE_L2MPKI_51	1.284
CORE_L2MPKI_52	1.273
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.286
CORE_L2MPKI_55	1.292
CORE_L2MPKI_56	1.289
CORE_L2MPKI_57	1.257
CORE_L2MPKI_58	1.285
CORE_L2MPKI_59	1.273
Avg_MPKI_Stream1= 0.126
Avg_MPKI_Stream2= 1.309
Avg_MPKI_Stream3= 1.275
MISSES-CORES
CORE_MISSES_0	1774
CORE_MISSES_1	1755
CORE_MISSES_2	1753
CORE_MISSES_3	1840
CORE_MISSES_4	1822
CORE_MISSES_5	1745
CORE_MISSES_6	1694
CORE_MISSES_7	1773
CORE_MISSES_8	1729
CORE_MISSES_9	1722
CORE_MISSES_10	1739
CORE_MISSES_11	1689
CORE_MISSES_12	1730
CORE_MISSES_13	1743
CORE_MISSES_14	1779
CORE_MISSES_15	1713
CORE_MISSES_16	1756
CORE_MISSES_17	1718
CORE_MISSES_18	1398
CORE_MISSES_19	1767
CORE_MISSES_20	5528
CORE_MISSES_21	5512
CORE_MISSES_22	5465
CORE_MISSES_23	5462
CORE_MISSES_24	5488
CORE_MISSES_25	5587
CORE_MISSES_26	5598
CORE_MISSES_27	5704
CORE_MISSES_28	5483
CORE_MISSES_29	5438
CORE_MISSES_30	5532
CORE_MISSES_31	5403
CORE_MISSES_32	5337
CORE_MISSES_33	5481
CORE_MISSES_34	5429
CORE_MISSES_35	5245
CORE_MISSES_36	5249
CORE_MISSES_37	5307
CORE_MISSES_38	5371
CORE_MISSES_39	5397
CORE_MISSES_40	5407
CORE_MISSES_41	5419
CORE_MISSES_42	5376
CORE_MISSES_43	5371
CORE_MISSES_44	5338
CORE_MISSES_45	5418
CORE_MISSES_46	5410
CORE_MISSES_47	5292
CORE_MISSES_48	5379
CORE_MISSES_49	5296
CORE_MISSES_50	5361
CORE_MISSES_51	5354
CORE_MISSES_52	5234
CORE_MISSES_53	5229
CORE_MISSES_54	5247
CORE_MISSES_55	5139
CORE_MISSES_56	5202
CORE_MISSES_57	5240
CORE_MISSES_58	5240
CORE_MISSES_59	5155
L2_MISSES = 249762
L2_total_cache_accesses = 434404
L2_total_cache_misses = 249762
L2_total_cache_miss_rate = 0.5750
L2_total_cache_pending_hits = 10402
L2_total_cache_reservation_fails = 96813
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58830
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4399
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17170
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 720
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 367
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29695
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1275370
icnt_total_pkts_simt_to_mem=1290367
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     682.4313
gpu_ipc_2 =     206.4115
gpu_ipc_3 =     206.3940
gpu_tot_sim_cycle_stream_1 = 403405
gpu_tot_sim_cycle_stream_2 = 403386
gpu_tot_sim_cycle_stream_3 = 403387
gpu_sim_insn_1 = 275296176
gpu_sim_insn_2 = 83263488
gpu_sim_insn_3 = 83256640
gpu_sim_cycle = 403408
gpu_sim_insn = 441816304
gpu_ipc =    1095.2096
gpu_tot_sim_cycle = 403408
gpu_tot_sim_insn = 441816304
gpu_tot_ipc =    1095.2096
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1449789
gpu_stall_icnt2sh    = 211548
gpu_total_sim_rate=340120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7410173
	L1I_total_cache_misses = 129030
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2775, Miss = 2623, Miss_rate = 0.945, Pending_hits = 63, Reservation_fails = 27707
	L1D_cache_core[1]: Access = 2753, Miss = 2628, Miss_rate = 0.955, Pending_hits = 57, Reservation_fails = 33149
	L1D_cache_core[2]: Access = 2785, Miss = 2647, Miss_rate = 0.950, Pending_hits = 62, Reservation_fails = 33230
	L1D_cache_core[3]: Access = 2870, Miss = 2726, Miss_rate = 0.950, Pending_hits = 50, Reservation_fails = 33323
	L1D_cache_core[4]: Access = 2850, Miss = 2695, Miss_rate = 0.946, Pending_hits = 66, Reservation_fails = 33440
	L1D_cache_core[5]: Access = 2769, Miss = 2619, Miss_rate = 0.946, Pending_hits = 57, Reservation_fails = 33005
	L1D_cache_core[6]: Access = 2727, Miss = 2585, Miss_rate = 0.948, Pending_hits = 52, Reservation_fails = 32842
	L1D_cache_core[7]: Access = 2808, Miss = 2670, Miss_rate = 0.951, Pending_hits = 55, Reservation_fails = 31908
	L1D_cache_core[8]: Access = 2706, Miss = 2561, Miss_rate = 0.946, Pending_hits = 70, Reservation_fails = 27912
	L1D_cache_core[9]: Access = 2717, Miss = 2587, Miss_rate = 0.952, Pending_hits = 45, Reservation_fails = 26944
	L1D_cache_core[10]: Access = 2722, Miss = 2600, Miss_rate = 0.955, Pending_hits = 44, Reservation_fails = 33902
	L1D_cache_core[11]: Access = 2736, Miss = 2579, Miss_rate = 0.943, Pending_hits = 37, Reservation_fails = 27190
	L1D_cache_core[12]: Access = 2694, Miss = 2587, Miss_rate = 0.960, Pending_hits = 44, Reservation_fails = 29166
	L1D_cache_core[13]: Access = 2814, Miss = 2674, Miss_rate = 0.950, Pending_hits = 58, Reservation_fails = 31867
	L1D_cache_core[14]: Access = 2873, Miss = 2716, Miss_rate = 0.945, Pending_hits = 54, Reservation_fails = 33783
	L1D_cache_core[15]: Access = 2727, Miss = 2600, Miss_rate = 0.953, Pending_hits = 57, Reservation_fails = 36733
	L1D_cache_core[16]: Access = 2826, Miss = 2675, Miss_rate = 0.947, Pending_hits = 69, Reservation_fails = 35368
	L1D_cache_core[17]: Access = 2768, Miss = 2624, Miss_rate = 0.948, Pending_hits = 53, Reservation_fails = 28731
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 2764, Miss = 2656, Miss_rate = 0.961, Pending_hits = 45, Reservation_fails = 32242
	L1D_cache_core[20]: Access = 9248, Miss = 7359, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70567
	L1D_cache_core[21]: Access = 8928, Miss = 7128, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 70392
	L1D_cache_core[22]: Access = 8896, Miss = 7146, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 77615
	L1D_cache_core[23]: Access = 9024, Miss = 7226, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 77530
	L1D_cache_core[24]: Access = 9056, Miss = 7266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 78190
	L1D_cache_core[25]: Access = 9152, Miss = 7284, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72858
	L1D_cache_core[26]: Access = 9152, Miss = 7255, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 73321
	L1D_cache_core[27]: Access = 9376, Miss = 7501, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70200
	L1D_cache_core[28]: Access = 9024, Miss = 7172, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 66542
	L1D_cache_core[29]: Access = 8896, Miss = 7082, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 68813
	L1D_cache_core[30]: Access = 9088, Miss = 7247, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74249
	L1D_cache_core[31]: Access = 8992, Miss = 7119, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 71259
	L1D_cache_core[32]: Access = 8928, Miss = 7167, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 74784
	L1D_cache_core[33]: Access = 9120, Miss = 7240, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 73468
	L1D_cache_core[34]: Access = 8960, Miss = 7127, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 69964
	L1D_cache_core[35]: Access = 8736, Miss = 6966, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 73043
	L1D_cache_core[36]: Access = 8640, Miss = 6873, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 74078
	L1D_cache_core[37]: Access = 8864, Miss = 7059, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72364
	L1D_cache_core[38]: Access = 9024, Miss = 7215, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 68083
	L1D_cache_core[39]: Access = 9120, Miss = 7189, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 66358
	L1D_cache_core[40]: Access = 9248, Miss = 7441, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 70377
	L1D_cache_core[41]: Access = 9408, Miss = 7635, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 76839
	L1D_cache_core[42]: Access = 9312, Miss = 7424, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74489
	L1D_cache_core[43]: Access = 9184, Miss = 7378, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 79943
	L1D_cache_core[44]: Access = 9056, Miss = 7236, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 76135
	L1D_cache_core[45]: Access = 9184, Miss = 7327, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69301
	L1D_cache_core[46]: Access = 9044, Miss = 7220, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 75852
	L1D_cache_core[47]: Access = 8864, Miss = 7090, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 71547
	L1D_cache_core[48]: Access = 9184, Miss = 7380, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 68761
	L1D_cache_core[49]: Access = 9024, Miss = 7261, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 69519
	L1D_cache_core[50]: Access = 9216, Miss = 7289, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 73078
	L1D_cache_core[51]: Access = 9024, Miss = 7111, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 68030
	L1D_cache_core[52]: Access = 8896, Miss = 7155, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 73351
	L1D_cache_core[53]: Access = 8768, Miss = 6958, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 70028
	L1D_cache_core[54]: Access = 8832, Miss = 7012, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 68601
	L1D_cache_core[55]: Access = 8608, Miss = 6828, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 70501
	L1D_cache_core[56]: Access = 8736, Miss = 6924, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 71780
	L1D_cache_core[57]: Access = 9024, Miss = 7185, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70802
	L1D_cache_core[58]: Access = 8824, Miss = 7064, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 70992
	L1D_cache_core[59]: Access = 8768, Miss = 6984, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 70534
	L1D_total_cache_accesses = 415348
	L1D_total_cache_misses = 339734
	L1D_total_cache_miss_rate = 0.8180
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 3504939
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 214627
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 907735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212715
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2597204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7281143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 129030
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30025, 28164, 30017, 28164, 29986, 28164, 29986, 28142, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 461256736
gpgpu_n_tot_w_icount = 14414273
gpgpu_n_stall_shd_mem = 7245758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188302
gpgpu_n_mem_write_global = 224204
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5872768
gpgpu_n_store_insn = 6276320
gpgpu_n_shmem_insn = 45985648
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5046112
gpgpu_n_param_mem_insn = 1787104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3539160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6950403	W0_Idle:4656952	W0_Scoreboard:22181641	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:9859062
Warp Occupancy Distribution:
Stall:2724877	W0_Idle:559772	W0_Scoreboard:3617961	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4655302
Warp Occupancy Distribution:
Stall:2099998	W0_Idle:2136243	W0_Scoreboard:9180877	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2601984
warp_utilization0: 0.299036
warp_utilization1: 0.571626
warp_utilization2: 0.162430
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506416 {8:188302,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29170464 {40:8040,72:8585,136:207579,}
traffic_breakdown_coretomem[INST_ACC_R] = 146056 {8:18257,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25571808 {136:188028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1790040 {8:223755,}
traffic_breakdown_memtocore[INST_ACC_R] = 2482952 {136:18257,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 577 
averagemflatency_1 = 677 
averagemflatency_2= 558 
averagemflatency_3 = 565 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 403407 
mrq_lat_table:141761 	8590 	13259 	22139 	53772 	76739 	89246 	52172 	12337 	1086 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	45781 	153063 	181169 	33207 	598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78975 	36670 	31620 	51539 	118905 	87957 	25509 	3466 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	94391 	94538 	3156 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	78364 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	422 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.084410  2.056075  2.132541  2.097276  2.203897  2.306968  2.247957  2.226985  2.119211  2.082209  2.145329  2.141865  2.296244  2.251719  2.264055  2.320647 
dram[1]:  2.091382  2.063983  2.158858  2.131763  2.233182  2.270659  2.159210  2.212270  2.113280  2.067704  2.098395  2.192936  2.226389  2.272937  2.280391  2.246344 
dram[2]:  2.089810  2.038461  2.091620  2.045511  2.355641  2.298304  2.206835  2.195758  2.108557  2.126284  2.156195  2.243231  2.251604  2.241284  2.255290  2.294364 
dram[3]:  2.091540  2.014981  2.146483  2.122121  2.273733  2.301639  2.229656  2.269390  2.086883  2.064220  2.158333  2.166594  2.292466  2.216644  2.295966  2.330180 
dram[4]:  2.041438  2.040791  2.022974  2.074423  2.234218  2.317475  2.154689  2.235081  2.096024  2.076859  2.152946  2.180018  2.260129  2.178873  2.253903  2.353026 
dram[5]:  2.028535  2.082977  2.096941  2.126908  2.262818  2.316947  2.142421  2.229279  2.043892  2.066667  2.135147  2.181340  2.219259  2.178004  2.315615  2.273066 
average row locality = 471105/216507 = 2.175934
average row locality_1 = 221695/108916 = 2.035468
average row locality_2 = 127374/53655 = 2.373945
average row locality_3 = 122036/53936 = 2.262608
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2547      2560      2557      2563      2588      2609      2618      2594      2624      2606      2622      2610      2580      2609      2605      2585 
dram[1]:      2544      2582      2556      2604      2618      2611      2592      2609      2643      2592      2643      2641      2618      2617      2595      2605 
dram[2]:      2554      2539      2535      2600      2641      2586      2587      2632      2617      2633      2610      2648      2602      2585      2598      2615 
dram[3]:      2546      2557      2534      2606      2637      2629      2604      2610      2615      2610      2602      2632      2603      2599      2592      2627 
dram[4]:      2548      2559      2562      2561      2595      2628      2578      2614      2622      2642      2629      2625      2600      2607      2603      2596 
dram[5]:      2548      2587      2585      2599      2616      2653      2588      2610      2614      2627      2618      2644      2597      2631      2569      2583 
total reads: 249570
bank skew: 2653/2534 = 1.05
chip skew: 41670/41477 = 1.00
number of total write accesses:
dram[0]:      2293      2280      2288      2288      2279      2291      2335      2346      2318      2335      2338      2327      2311      2302      2309      2293 
dram[1]:      2285      2290      2282      2282      2295      2280      2333      2331      2338      2326      2329      2327      2314      2313      2304      2310 
dram[2]:      2287      2288      2282      2299      2288      2291      2326      2340      2337      2334      2332      2323      2311      2302      2305      2311 
dram[3]:      2283      2285      2289      2277      2298      2285      2328      2336      2333      2340      2319      2336      2298      2302      2303      2301 
dram[4]:      2283      2294      2283      2289      2289      2292      2340      2333      2335      2331      2340      2328      2310      2304      2307      2303 
dram[5]:      2286      2287      2282      2278      2283      2297      2331      2339      2322      2333      2327      2336      2312      2300      2315      2301 
total reads: 221631
bank skew: 2346/2277 = 1.03
chip skew: 36961/36913 = 1.00
average mf latency per bank:
dram[0]:        492       508       472       495       504       533       509       533       482       507       490       511       488       507       497       527
dram[1]:        511       515       494       513       529       541       527       541       504       519       513       522       515       523       524       536
dram[2]:        493       501       484       491       516       531       518       525       490       503       495       506       498       500       508       525
dram[3]:        492       482       485       479       514       517       518       515       491       490       500       496       500       488       512       508
dram[4]:        511       492       491       491       530       525       535       524       508       499       515       504       502       500       528       514
dram[5]:        515       495       500       497       539       532       529       513       513       501       519       509       512       501       529       530
maximum mf latency per bank:
dram[0]:       2353      2148      2671      2078      2498      2630      2595      2613      2880      2414      2389      2285      2404      3029      2338      2167
dram[1]:       2408      2509      2473      2338      2855      2564      3860      3055      2456      2552      2517      2257      2576      3035      2958      2258
dram[2]:       2946      2929      2122      2673      3394      2096      2429      2289      2232      2067      2395      2324      2855      2293      3232      2368
dram[3]:       2991      2534      2001      2432      3597      2109      2095      2145      2361      2350      2331      1993      2445      2229      2455      2895
dram[4]:       2760      2625      2807      2256      2700      2240      3293      2573      3034      2615      3075      2184      2928      2286      2883      2686
dram[5]:       2255      2471      2184      2365      2359      2027      3066      2382      2431      2621      3313      3105      2357      2808      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=306216 n_act=35913 n_pre=35898 n_req=53699 n_req_1=12297 n_req_2=21256 n_req_3=20146 n_rd=82924 n_write=71547 bw_util=0.3946 bw_util_1=0.08356 bw_util_2=0.1597 bw_util_3=0.1513 blp=8.384037 blp_1= 2.325088 blp_2= 2.801995 blp_3= 2.794993
 n_activity=467688 dram_eff=0.4492 dram_eff_1=0.09514 dram_eff_2=0.1818 dram_eff_3=0.1723
bk0: 5092a 309556i bk1: 5120a 303190i bk2: 5110a 303763i bk3: 5126a 299194i bk4: 5170a 291544i bk5: 5218a 285656i bk6: 5232a 280287i bk7: 5182a 279359i bk8: 5248a 310302i bk9: 5208a 297396i bk10: 5244a 294669i bk11: 5220a 289739i bk12: 5160a 295639i bk13: 5218a 287486i bk14: 5206a 279577i bk15: 5170a 274139i 
bw_dist = 0.084	0.160	0.151	0.484	0.122
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.088
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305344 n_act=36152 n_pre=36138 n_req=54073 n_req_1=12272 n_req_2=21299 n_req_3=20502 n_rd=83300 n_write=71564 bw_util=0.3974 bw_util_1=0.08337 bw_util_2=0.16 bw_util_3=0.154 blp=8.460454 blp_1= 2.344478 blp_2= 2.846180 blp_3= 2.820992
 n_activity=467746 dram_eff=0.4524 dram_eff_1=0.09491 dram_eff_2=0.1821 dram_eff_3=0.1753
bk0: 5086a 311049i bk1: 5162a 301058i bk2: 5112a 304945i bk3: 5206a 291824i bk4: 5236a 291585i bk5: 5222a 278793i bk6: 5180a 282414i bk7: 5218a 277862i bk8: 5286a 302897i bk9: 5182a 295302i bk10: 5280a 295601i bk11: 5280a 288392i bk12: 5224a 289212i bk13: 5232a 286163i bk14: 5184a 278626i bk15: 5210a 271286i 
bw_dist = 0.083	0.160	0.154	0.481	0.122
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1297
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305850 n_act=35957 n_pre=35941 n_req=53875 n_req_1=12279 n_req_2=21384 n_req_3=20212 n_rd=83132 n_write=71618 bw_util=0.396 bw_util_1=0.08353 bw_util_2=0.1606 bw_util_3=0.1518 blp=8.444098 blp_1= 2.337780 blp_2= 2.846218 blp_3= 2.806297
 n_activity=467605 dram_eff=0.4509 dram_eff_1=0.09512 dram_eff_2=0.1829 dram_eff_3=0.1729
bk0: 5104a 309068i bk1: 5070a 301063i bk2: 5070a 302943i bk3: 5200a 290476i bk4: 5280a 287771i bk5: 5172a 284236i bk6: 5168a 284535i bk7: 5258a 274061i bk8: 5232a 302609i bk9: 5266a 297326i bk10: 5220a 297071i bk11: 5296a 289888i bk12: 5204a 292588i bk13: 5166a 288294i bk14: 5196a 281874i bk15: 5230a 270761i 
bw_dist = 0.084	0.161	0.152	0.482	0.122
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.047
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=306059 n_act=35887 n_pre=35871 n_req=53963 n_req_1=12255 n_req_2=21292 n_req_3=20416 n_rd=83174 n_write=71507 bw_util=0.3966 bw_util_1=0.08326 bw_util_2=0.1599 bw_util_3=0.1534 blp=8.425841 blp_1= 2.346942 blp_2= 2.825763 blp_3= 2.803734
 n_activity=467835 dram_eff=0.4514 dram_eff_1=0.09477 dram_eff_2=0.182 dram_eff_3=0.1745
bk0: 5082a 311758i bk1: 5112a 303902i bk2: 5064a 304417i bk3: 5210a 295073i bk4: 5272a 289709i bk5: 5258a 282842i bk6: 5208a 280720i bk7: 5218a 275133i bk8: 5230a 301969i bk9: 5220a 301175i bk10: 5204a 298344i bk11: 5264a 289809i bk12: 5200a 291106i bk13: 5198a 288600i bk14: 5184a 276844i bk15: 5250a 270880i 
bw_dist = 0.083	0.160	0.153	0.482	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0146
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305242 n_act=36300 n_pre=36285 n_req=53881 n_req_1=12342 n_req_2=21248 n_req_3=20291 n_rd=83108 n_write=71563 bw_util=0.3958 bw_util_1=0.08376 bw_util_2=0.1596 bw_util_3=0.1524 blp=8.503781 blp_1= 2.396306 blp_2= 2.840012 blp_3= 2.830877
 n_activity=466486 dram_eff=0.4518 dram_eff_1=0.09561 dram_eff_2=0.1822 dram_eff_3=0.174
bk0: 5090a 309804i bk1: 5118a 301619i bk2: 5120a 300619i bk3: 5122a 296514i bk4: 5190a 289866i bk5: 5256a 283143i bk6: 5154a 278525i bk7: 5222a 272333i bk8: 5242a 301277i bk9: 5282a 295582i bk10: 5258a 294025i bk11: 5248a 289870i bk12: 5198a 294421i bk13: 5212a 284529i bk14: 5204a 273401i bk15: 5192a 273680i 
bw_dist = 0.084	0.160	0.152	0.480	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.155
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=532498 n_nop=305097 n_act=36293 n_pre=36279 n_req=54102 n_req_1=12292 n_req_2=21290 n_req_3=20520 n_rd=83312 n_write=71517 bw_util=0.3975 bw_util_1=0.08347 bw_util_2=0.1599 bw_util_3=0.1541 blp=8.455053 blp_1= 2.366994 blp_2= 2.817760 blp_3= 2.816001
 n_activity=468728 dram_eff=0.4516 dram_eff_1=0.09483 dram_eff_2=0.1817 dram_eff_3=0.1751
bk0: 5096a 304824i bk1: 5168a 300649i bk2: 5170a 299700i bk3: 5198a 292899i bk4: 5232a 290584i bk5: 5304a 279413i bk6: 5176a 281977i bk7: 5218a 274085i bk8: 5228a 303202i bk9: 5254a 296238i bk10: 5236a 293762i bk11: 5288a 289610i bk12: 5194a 289630i bk13: 5260a 284764i bk14: 5130a 281327i bk15: 5160a 273805i 
bw_dist = 0.083	0.160	0.154	0.483	0.120
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35639, Miss = 20754, Miss_rate = 0.582, Pending_hits = 859, Reservation_fails = 4796
L2_cache_bank[1]: Access = 35717, Miss = 20746, Miss_rate = 0.581, Pending_hits = 830, Reservation_fails = 9402
L2_cache_bank[2]: Access = 35760, Miss = 20820, Miss_rate = 0.582, Pending_hits = 850, Reservation_fails = 5047
L2_cache_bank[3]: Access = 35646, Miss = 20874, Miss_rate = 0.586, Pending_hits = 833, Reservation_fails = 10633
L2_cache_bank[4]: Access = 36396, Miss = 20766, Miss_rate = 0.571, Pending_hits = 848, Reservation_fails = 6129
L2_cache_bank[5]: Access = 35729, Miss = 20855, Miss_rate = 0.584, Pending_hits = 836, Reservation_fails = 11519
L2_cache_bank[6]: Access = 36413, Miss = 20752, Miss_rate = 0.570, Pending_hits = 848, Reservation_fails = 4962
L2_cache_bank[7]: Access = 35783, Miss = 20891, Miss_rate = 0.584, Pending_hits = 880, Reservation_fails = 8994
L2_cache_bank[8]: Access = 36617, Miss = 20749, Miss_rate = 0.567, Pending_hits = 886, Reservation_fails = 8393
L2_cache_bank[9]: Access = 36716, Miss = 20845, Miss_rate = 0.568, Pending_hits = 897, Reservation_fails = 9720
L2_cache_bank[10]: Access = 36987, Miss = 20753, Miss_rate = 0.561, Pending_hits = 894, Reservation_fails = 8127
L2_cache_bank[11]: Access = 37001, Miss = 20957, Miss_rate = 0.566, Pending_hits = 941, Reservation_fails = 9091
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35639, Miss = 20754 (0.582), PendingHit = 859 (0.0241)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35717, Miss = 20746 (0.581), PendingHit = 830 (0.0232)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35760, Miss = 20820 (0.582), PendingHit = 850 (0.0238)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35646, Miss = 20874 (0.586), PendingHit = 833 (0.0234)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36396, Miss = 20766 (0.571), PendingHit = 848 (0.0233)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35729, Miss = 20855 (0.584), PendingHit = 836 (0.0234)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36413, Miss = 20752 (0.57), PendingHit = 848 (0.0233)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35783, Miss = 20891 (0.584), PendingHit = 880 (0.0246)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36617, Miss = 20749 (0.567), PendingHit = 886 (0.0242)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36716, Miss = 20845 (0.568), PendingHit = 897 (0.0244)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36987, Miss = 20753 (0.561), PendingHit = 894 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37001, Miss = 20957 (0.566), PendingHit = 941 (0.0254)
L2 Cache Total Miss Rate = 0.575
Stream 1: L2 Cache Miss Rate = 0.515
Stream 2: L2 Cache Miss Rate = 0.594
Stream 3: L2 Cache Miss Rate = 0.561
Stream 1: Accesses  = 67308
Stream 1: Misses  = 34639
Stream 2: Accesses  = 183564
Stream 2: Misses  = 109016
Stream 3: Accesses  = 250840
Stream 3: Misses  = 140746
Stream 1+2: Accesses  = 250872
Stream 1+2: Misses  = 143655
Stream 1+2+3: Accesses  = 501712
Stream 1+2+3: Misses  = 284401
Total Accesses  = 434404
MPKI-CORES
CORE_L2MPKI_0	0.128
CORE_L2MPKI_1	0.126
CORE_L2MPKI_2	0.128
CORE_L2MPKI_3	0.134
CORE_L2MPKI_4	0.132
CORE_L2MPKI_5	0.127
CORE_L2MPKI_6	0.124
CORE_L2MPKI_7	0.129
CORE_L2MPKI_8	0.124
CORE_L2MPKI_9	0.125
CORE_L2MPKI_10	0.126
CORE_L2MPKI_11	0.125
CORE_L2MPKI_12	0.124
CORE_L2MPKI_13	0.125
CORE_L2MPKI_14	0.130
CORE_L2MPKI_15	0.125
CORE_L2MPKI_16	0.128
CORE_L2MPKI_17	0.125
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.127
CORE_L2MPKI_20	1.294
CORE_L2MPKI_21	1.336
CORE_L2MPKI_22	1.330
CORE_L2MPKI_23	1.310
CORE_L2MPKI_24	1.312
CORE_L2MPKI_25	1.321
CORE_L2MPKI_26	1.324
CORE_L2MPKI_27	1.317
CORE_L2MPKI_28	1.315
CORE_L2MPKI_29	1.323
CORE_L2MPKI_30	1.318
CORE_L2MPKI_31	1.301
CORE_L2MPKI_32	1.294
CORE_L2MPKI_33	1.301
CORE_L2MPKI_34	1.312
CORE_L2MPKI_35	1.300
CORE_L2MPKI_36	1.315
CORE_L2MPKI_37	1.296
CORE_L2MPKI_38	1.288
CORE_L2MPKI_39	1.281
CORE_L2MPKI_40	1.266
CORE_L2MPKI_41	1.247
CORE_L2MPKI_42	1.250
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.276
CORE_L2MPKI_45	1.277
CORE_L2MPKI_46	1.295
CORE_L2MPKI_47	1.292
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.270
CORE_L2MPKI_50	1.259
CORE_L2MPKI_51	1.284
CORE_L2MPKI_52	1.273
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.286
CORE_L2MPKI_55	1.292
CORE_L2MPKI_56	1.289
CORE_L2MPKI_57	1.257
CORE_L2MPKI_58	1.285
CORE_L2MPKI_59	1.273
Avg_MPKI_Stream1= 0.126
Avg_MPKI_Stream2= 1.309
Avg_MPKI_Stream3= 1.275
MISSES-CORES
CORE_MISSES_0	1774
CORE_MISSES_1	1755
CORE_MISSES_2	1753
CORE_MISSES_3	1840
CORE_MISSES_4	1822
CORE_MISSES_5	1745
CORE_MISSES_6	1694
CORE_MISSES_7	1773
CORE_MISSES_8	1729
CORE_MISSES_9	1722
CORE_MISSES_10	1739
CORE_MISSES_11	1689
CORE_MISSES_12	1730
CORE_MISSES_13	1743
CORE_MISSES_14	1779
CORE_MISSES_15	1713
CORE_MISSES_16	1756
CORE_MISSES_17	1718
CORE_MISSES_18	1398
CORE_MISSES_19	1767
CORE_MISSES_20	5528
CORE_MISSES_21	5512
CORE_MISSES_22	5465
CORE_MISSES_23	5462
CORE_MISSES_24	5488
CORE_MISSES_25	5587
CORE_MISSES_26	5598
CORE_MISSES_27	5704
CORE_MISSES_28	5483
CORE_MISSES_29	5438
CORE_MISSES_30	5532
CORE_MISSES_31	5403
CORE_MISSES_32	5337
CORE_MISSES_33	5481
CORE_MISSES_34	5429
CORE_MISSES_35	5245
CORE_MISSES_36	5249
CORE_MISSES_37	5307
CORE_MISSES_38	5371
CORE_MISSES_39	5397
CORE_MISSES_40	5407
CORE_MISSES_41	5419
CORE_MISSES_42	5376
CORE_MISSES_43	5371
CORE_MISSES_44	5338
CORE_MISSES_45	5418
CORE_MISSES_46	5410
CORE_MISSES_47	5292
CORE_MISSES_48	5379
CORE_MISSES_49	5296
CORE_MISSES_50	5361
CORE_MISSES_51	5354
CORE_MISSES_52	5234
CORE_MISSES_53	5229
CORE_MISSES_54	5247
CORE_MISSES_55	5139
CORE_MISSES_56	5202
CORE_MISSES_57	5240
CORE_MISSES_58	5240
CORE_MISSES_59	5155
L2_MISSES = 249762
L2_total_cache_accesses = 434404
L2_total_cache_misses = 249762
L2_total_cache_miss_rate = 0.5750
L2_total_cache_pending_hits = 10402
L2_total_cache_reservation_fails = 96813
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58830
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4399
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17170
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 720
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 367
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29695
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1275370
icnt_total_pkts_simt_to_mem=1290367
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     598.0686
gpu_ipc_2 =     196.4056
gpu_ipc_3 =     196.4061
gpu_tot_sim_cycle_stream_1 = 462497
gpu_tot_sim_cycle_stream_2 = 462476
gpu_tot_sim_cycle_stream_3 = 462475
gpu_sim_insn_1 = 276604932
gpu_sim_insn_2 = 90832896
gpu_sim_insn_3 = 90832896
gpu_sim_cycle = 462500
gpu_sim_insn = 458270724
gpu_ipc =     990.8556
gpu_tot_sim_cycle = 462500
gpu_tot_sim_insn = 458270724
gpu_tot_ipc =     990.8556
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1712090
gpu_stall_icnt2sh    = 220620
gpu_total_sim_rate=324784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7678903
	L1I_total_cache_misses = 136974
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4656, Miss = 4122, Miss_rate = 0.885, Pending_hits = 63, Reservation_fails = 81351
	L1D_cache_core[1]: Access = 4301, Miss = 3923, Miss_rate = 0.912, Pending_hits = 57, Reservation_fails = 90693
	L1D_cache_core[2]: Access = 4532, Miss = 4118, Miss_rate = 0.909, Pending_hits = 62, Reservation_fails = 90573
	L1D_cache_core[3]: Access = 4626, Miss = 4194, Miss_rate = 0.907, Pending_hits = 50, Reservation_fails = 90657
	L1D_cache_core[4]: Access = 4617, Miss = 4179, Miss_rate = 0.905, Pending_hits = 67, Reservation_fails = 90764
	L1D_cache_core[5]: Access = 4497, Miss = 4049, Miss_rate = 0.900, Pending_hits = 57, Reservation_fails = 90368
	L1D_cache_core[6]: Access = 4398, Miss = 3968, Miss_rate = 0.902, Pending_hits = 52, Reservation_fails = 90150
	L1D_cache_core[7]: Access = 4527, Miss = 4111, Miss_rate = 0.908, Pending_hits = 55, Reservation_fails = 89281
	L1D_cache_core[8]: Access = 4477, Miss = 4040, Miss_rate = 0.902, Pending_hits = 70, Reservation_fails = 85233
	L1D_cache_core[9]: Access = 4315, Miss = 3908, Miss_rate = 0.906, Pending_hits = 46, Reservation_fails = 84436
	L1D_cache_core[10]: Access = 4489, Miss = 4085, Miss_rate = 0.910, Pending_hits = 44, Reservation_fails = 91227
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 4294, Miss = 3926, Miss_rate = 0.914, Pending_hits = 44, Reservation_fails = 86658
	L1D_cache_core[13]: Access = 4561, Miss = 4141, Miss_rate = 0.908, Pending_hits = 58, Reservation_fails = 89209
	L1D_cache_core[14]: Access = 4616, Miss = 4176, Miss_rate = 0.905, Pending_hits = 54, Reservation_fails = 91132
	L1D_cache_core[15]: Access = 4395, Miss = 3985, Miss_rate = 0.907, Pending_hits = 57, Reservation_fails = 94157
	L1D_cache_core[16]: Access = 4579, Miss = 4147, Miss_rate = 0.906, Pending_hits = 69, Reservation_fails = 92705
	L1D_cache_core[17]: Access = 4426, Miss = 4004, Miss_rate = 0.905, Pending_hits = 53, Reservation_fails = 86163
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 4492, Miss = 4104, Miss_rate = 0.914, Pending_hits = 45, Reservation_fails = 89606
	L1D_cache_core[20]: Access = 10080, Miss = 8039, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 90947
	L1D_cache_core[21]: Access = 9888, Miss = 7916, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 92705
	L1D_cache_core[22]: Access = 9696, Miss = 7793, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 98781
	L1D_cache_core[23]: Access = 9856, Miss = 7907, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 98474
	L1D_cache_core[24]: Access = 9920, Miss = 7946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 99032
	L1D_cache_core[25]: Access = 9952, Miss = 7954, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94525
	L1D_cache_core[26]: Access = 9920, Miss = 7880, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 96353
	L1D_cache_core[27]: Access = 10176, Miss = 8164, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 94322
	L1D_cache_core[28]: Access = 9824, Miss = 7820, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 90510
	L1D_cache_core[29]: Access = 9792, Miss = 7832, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 92733
	L1D_cache_core[30]: Access = 9856, Miss = 7879, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 96233
	L1D_cache_core[31]: Access = 9760, Miss = 7755, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 91828
	L1D_cache_core[32]: Access = 9760, Miss = 7842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 95491
	L1D_cache_core[33]: Access = 9888, Miss = 7861, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 97601
	L1D_cache_core[34]: Access = 9760, Miss = 7791, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94559
	L1D_cache_core[35]: Access = 9632, Miss = 7696, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94324
	L1D_cache_core[36]: Access = 9472, Miss = 7531, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 96314
	L1D_cache_core[37]: Access = 9632, Miss = 7683, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94306
	L1D_cache_core[38]: Access = 9792, Miss = 7837, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 87677
	L1D_cache_core[39]: Access = 9952, Miss = 7853, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 86260
	L1D_cache_core[40]: Access = 10048, Miss = 8063, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93667
	L1D_cache_core[41]: Access = 10176, Miss = 8267, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 103642
	L1D_cache_core[42]: Access = 10080, Miss = 8031, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 99742
	L1D_cache_core[43]: Access = 9984, Miss = 8019, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 98476
	L1D_cache_core[44]: Access = 9952, Miss = 7950, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94416
	L1D_cache_core[45]: Access = 9952, Miss = 7952, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 98569
	L1D_cache_core[46]: Access = 9984, Miss = 7953, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93723
	L1D_cache_core[47]: Access = 9760, Miss = 7792, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 89584
	L1D_cache_core[48]: Access = 9984, Miss = 8010, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 90420
	L1D_cache_core[49]: Access = 9888, Miss = 7947, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 88752
	L1D_cache_core[50]: Access = 10016, Miss = 7919, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 93004
	L1D_cache_core[51]: Access = 9792, Miss = 7734, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 89730
	L1D_cache_core[52]: Access = 9760, Miss = 7828, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93964
	L1D_cache_core[53]: Access = 9600, Miss = 7596, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 92794
	L1D_cache_core[54]: Access = 9664, Miss = 7666, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 91606
	L1D_cache_core[55]: Access = 9408, Miss = 7471, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 90638
	L1D_cache_core[56]: Access = 9568, Miss = 7594, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 91492
	L1D_cache_core[57]: Access = 9792, Miss = 7785, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 92097
	L1D_cache_core[58]: Access = 9664, Miss = 7711, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 93321
	L1D_cache_core[59]: Access = 9536, Miss = 7598, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93876
	L1D_total_cache_accesses = 479645
	L1D_total_cache_misses = 392305
	L1D_total_cache_miss_rate = 0.8179
	L1D_total_cache_pending_hits = 1091
	L1D_total_cache_reservation_fails = 5418795
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 233064
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0082
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1582852
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 231152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3835943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7541929
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 136974
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28453, 30313, 28450, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 477765792
gpgpu_n_tot_w_icount = 14930181
gpgpu_n_stall_shd_mem = 9173788
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 212921
gpgpu_n_mem_write_global = 258604
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 6632920
gpgpu_n_store_insn = 7098653
gpgpu_n_shmem_insn = 49132944
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5505024
gpgpu_n_param_mem_insn = 1918176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5467190
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10338354	W0_Idle:5310626	W0_Scoreboard:24473151	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10373235
Warp Occupancy Distribution:
Stall:4782409	W0_Idle:729174	W0_Scoreboard:3666492	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4696179
Warp Occupancy Distribution:
Stall:2755896	W0_Idle:2380265	W0_Scoreboard:10301667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2838528
warp_utilization0: 0.271204
warp_utilization1: 0.502045
warp_utilization2: 0.155311
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1703368 {8:212921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 33086816 {40:12260,72:14162,136:232182,}
traffic_breakdown_coretomem[INST_ACC_R] = 151016 {8:18877,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28924888 {136:212683,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2066000 {8:258250,}
traffic_breakdown_memtocore[INST_ACC_R] = 2564552 {136:18857,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 631 
averagemflatency_1 = 790 
averagemflatency_2= 594 
averagemflatency_3 = 601 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 462499 
mrq_lat_table:164009 	9440 	14769 	25309 	62626 	90859 	105967 	63584 	15216 	1264 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	47008 	159396 	207196 	57112 	2257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81709 	37673 	33141 	56612 	125983 	103069 	45114 	10716 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	111311 	102208 	3221 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	112860 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	477 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.068256  2.040142  2.086465  2.068978  2.191776  2.267689  2.186402  2.156309  2.078995  2.059777  2.098913  2.090582  2.206618  2.159091  2.217292  2.267528 
dram[1]:  2.063960  2.024037  2.111357  2.109118  2.197092  2.229457  2.120491  2.175758  2.076153  2.033892  2.048108  2.140505  2.141849  2.191481  2.204847  2.202120 
dram[2]:  2.046478  2.019580  2.069480  2.027749  2.317172  2.246943  2.148952  2.157068  2.073941  2.084034  2.096064  2.174302  2.156262  2.151390  2.211044  2.236015 
dram[3]:  2.062321  2.006681  2.114169  2.088809  2.221879  2.241002  2.192058  2.215497  2.058740  2.036338  2.110222  2.118589  2.201217  2.119601  2.246433  2.267905 
dram[4]:  2.012730  2.025213  2.009936  2.039887  2.199692  2.249608  2.118606  2.175312  2.072786  2.038818  2.101554  2.125869  2.170531  2.103638  2.206385  2.295276 
dram[5]:  2.017958  2.078119  2.062410  2.075107  2.229907  2.246591  2.099926  2.198853  2.038325  2.024527  2.083303  2.120175  2.123343  2.103085  2.259086  2.217723 
average row locality = 553051/259615 = 2.130274
average row locality_1 = 265042/136497 = 1.941742
average row locality_2 = 146939/61277 = 2.397947
average row locality_3 = 141070/61841 = 2.281173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3059      3097      3077      3076      3080      3110      3074      3066      3118      3057      3100      3097      3067      3119      3142      3116 
dram[1]:      3076      3084      3085      3114      3100      3120      3054      3085      3120      3048      3106      3134      3104      3136      3124      3135 
dram[2]:      3064      3043      3055      3108      3107      3067      3084      3102      3088      3064      3090      3141      3097      3071      3144      3148 
dram[3]:      3092      3075      3045      3131      3110      3112      3089      3083      3099      3060      3093      3121      3122      3084      3135      3175 
dram[4]:      3058      3061      3044      3110      3077      3111      3062      3080      3102      3080      3099      3113      3125      3080      3125      3137 
dram[5]:      3080      3103      3083      3146      3123      3133      3059      3084      3081      3105      3097      3121      3086      3126      3096      3117 
total reads: 297283
bank skew: 3175/3043 = 1.04
chip skew: 49640/49455 = 1.00
number of total write accesses:
dram[0]:      2668      2648      2643      2655      2623      2660      2652      2661      2675      2663      2693      2720      2668      2676      2705      2675 
dram[1]:      2668      2643      2645      2646      2641      2633      2648      2659      2687      2654      2687      2716      2665      2678      2704      2683 
dram[2]:      2660      2630      2635      2665      2628      2630      2659      2666      2690      2640      2714      2697      2673      2658      2710      2689 
dram[3]:      2666      2635      2640      2656      2638      2616      2652      2664      2684      2656      2708      2705      2666      2658      2690      2692 
dram[4]:      2639      2642      2620      2669      2640      2630      2654      2667      2681      2646      2716      2698      2680      2645      2680      2696 
dram[5]:      2651      2643      2634      2656      2648      2634      2638      2669      2663      2674      2711      2701      2682      2668      2688      2689 
total reads: 255864
bank skew: 2720/2616 = 1.04
chip skew: 42685/42603 = 1.00
average mf latency per bank:
dram[0]:        522       539       502       526       531       561       537       563       512       534       517       537       520       538       530       559
dram[1]:        542       546       528       540       559       571       560       566       536       545       545       551       544       551       557       562
dram[2]:        526       526       515       515       544       557       546       549       517       529       519       533       525       528       541       552
dram[3]:        544       520       530       520       558       556       559       548       535       523       543       534       547       523       561       545
dram[4]:        550       534       528       539       560       565       573       560       545       536       550       543       545       537       569       558
dram[5]:        545       525       526       527       567       560       554       542       541       530       546       539       539       530       557       559
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      2787      3250      2834      3860      3055      3033      2761      2911      2715      2576      3035      2979      2618
dram[2]:       2946      2929      2769      2673      3394      3099      2963      2967      2815      2974      2681      2768      2855      2449      3232      2786
dram[3]:       3267      3080      3757      3060      3597      2946      3283      3337      3233      2657      2575      3083      2732      2888      3275      3053
dram[4]:       2995      2868      2996      3591      2978      3043      3293      2695      3034      3008      3212      3181      2928      2993      3382      3746
dram[5]:       3020      3227      2410      2376      2984      3045      3066      2989      2749      2810      3313      3105      2469      2952      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=343473 n_act=43090 n_pre=43074 n_req=65582 n_req_1=17678 n_req_2=24522 n_req_3=23382 n_rd=98872 n_write=81990 bw_util=0.4185 bw_util_1=0.1047 bw_util_2=0.1607 bw_util_3=0.1532 blp=8.526856 blp_1= 2.729050 blp_2= 2.791101 blp_3= 2.772344
 n_activity=545588 dram_eff=0.4683 dram_eff_1=0.1171 dram_eff_2=0.1798 dram_eff_3=0.1714
bk0: 6116a 345033i bk1: 6190a 336557i bk2: 6153a 336499i bk3: 6146a 330223i bk4: 6158a 324660i bk5: 6218a 317130i bk6: 6144a 314586i bk7: 6128a 312209i bk8: 6231a 346475i bk9: 6112a 335003i bk10: 6200a 327356i bk11: 6192a 320950i bk12: 6134a 328454i bk13: 6236a 316259i bk14: 6284a 306458i bk15: 6230a 302389i 
bw_dist = 0.105	0.161	0.153	0.475	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6283
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=342629 n_act=43363 n_pre=43349 n_req=65874 n_req_1=17649 n_req_2=24565 n_req_3=23660 n_rd=99224 n_write=81934 bw_util=0.4205 bw_util_1=0.1045 bw_util_2=0.161 bw_util_3=0.155 blp=8.587382 blp_1= 2.750181 blp_2= 2.831926 blp_3= 2.785160
 n_activity=545672 dram_eff=0.4704 dram_eff_1=0.1169 dram_eff_2=0.1801 dram_eff_3=0.1734
bk0: 6152a 343930i bk1: 6166a 335873i bk2: 6166a 337176i bk3: 6228a 323515i bk4: 6200a 324448i bk5: 6236a 308908i bk6: 6108a 317922i bk7: 6168a 310799i bk8: 6240a 340769i bk9: 6094a 333948i bk10: 6208a 331533i bk11: 6268a 319241i bk12: 6206a 320494i bk13: 6272a 315415i bk14: 6242a 304859i bk15: 6270a 299383i 
bw_dist = 0.105	0.161	0.155	0.473	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6801
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=343428 n_act=43123 n_pre=43109 n_req=65578 n_req_1=17576 n_req_2=24630 n_req_3=23372 n_rd=98918 n_write=81921 bw_util=0.4186 bw_util_1=0.1041 bw_util_2=0.1614 bw_util_3=0.1531 blp=8.550137 blp_1= 2.721473 blp_2= 2.823716 blp_3= 2.769712
 n_activity=545472 dram_eff=0.4685 dram_eff_1=0.1165 dram_eff_2=0.1806 dram_eff_3=0.1714
bk0: 6128a 343696i bk1: 6086a 337942i bk2: 6106a 336938i bk3: 6216a 323162i bk4: 6214a 322854i bk5: 6134a 318423i bk6: 6164a 316921i bk7: 6204a 306936i bk8: 6174a 340418i bk9: 6126a 337959i bk10: 6180a 331223i bk11: 6282a 321391i bk12: 6190a 325207i bk13: 6138a 320698i bk14: 6282a 307342i bk15: 6294a 298293i 
bw_dist = 0.104	0.161	0.153	0.475	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5646
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=343269 n_act=43078 n_pre=43063 n_req=65885 n_req_1=17671 n_req_2=24598 n_req_3=23616 n_rd=99229 n_write=81860 bw_util=0.4205 bw_util_1=0.1046 bw_util_2=0.1612 bw_util_3=0.1547 blp=8.558610 blp_1= 2.765198 blp_2= 2.806186 blp_3= 2.781281
 n_activity=545836 dram_eff=0.4703 dram_eff_1=0.117 dram_eff_2=0.1803 dram_eff_3=0.1731
bk0: 6184a 345215i bk1: 6146a 339802i bk2: 6090a 338355i bk3: 6262a 324126i bk4: 6218a 323811i bk5: 6224a 316107i bk6: 6178a 314095i bk7: 6166a 307481i bk8: 6198a 339024i bk9: 6120a 340514i bk10: 6185a 329607i bk11: 6240a 322536i bk12: 6242a 320173i bk13: 6168a 319556i bk14: 6270a 304583i bk15: 6338a 296945i 
bw_dist = 0.105	0.161	0.155	0.474	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.599
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=342872 n_act=43446 n_pre=43431 n_req=65587 n_req_1=17579 n_req_2=24543 n_req_3=23465 n_rd=98904 n_write=81846 bw_util=0.4187 bw_util_1=0.1041 bw_util_2=0.1608 bw_util_3=0.1537 blp=8.601001 blp_1= 2.766013 blp_2= 2.824683 blp_3= 2.803146
 n_activity=544348 dram_eff=0.4696 dram_eff_1=0.1168 dram_eff_2=0.1803 dram_eff_3=0.1724
bk0: 6110a 345592i bk1: 6122a 336195i bk2: 6088a 336723i bk3: 6220a 325527i bk4: 6154a 323331i bk5: 6222a 316237i bk6: 6124a 311716i bk7: 6156a 305949i bk8: 6202a 338363i bk9: 6158a 335774i bk10: 6198a 327468i bk11: 6224a 323046i bk12: 6248a 325101i bk13: 6158a 317031i bk14: 6250a 304281i bk15: 6270a 301262i 
bw_dist = 0.104	0.161	0.154	0.473	0.108
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6872
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=342347 n_act=43501 n_pre=43488 n_req=65922 n_req_1=17680 n_req_2=24566 n_req_3=23676 n_rd=99250 n_write=81913 bw_util=0.4208 bw_util_1=0.1047 bw_util_2=0.161 bw_util_3=0.1551 blp=8.579782 blp_1= 2.767107 blp_2= 2.797728 blp_3= 2.781171
 n_activity=546729 dram_eff=0.4699 dram_eff_1=0.1169 dram_eff_2=0.1797 dram_eff_3=0.1732
bk0: 6158a 339171i bk1: 6206a 334670i bk2: 6166a 334368i bk3: 6290a 322116i bk4: 6246a 321130i bk5: 6264a 313324i bk6: 6114a 316094i bk7: 6162a 306311i bk8: 6162a 341013i bk9: 6208a 334873i bk10: 6190a 326239i bk11: 6242a 323124i bk12: 6170a 320633i bk13: 6252a 316006i bk14: 6188a 309597i bk15: 6232a 299355i 
bw_dist = 0.105	0.161	0.155	0.475	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.69

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40561, Miss = 24734, Miss_rate = 0.610, Pending_hits = 859, Reservation_fails = 6329
L2_cache_bank[1]: Access = 40723, Miss = 24752, Miss_rate = 0.608, Pending_hits = 831, Reservation_fails = 11427
L2_cache_bank[2]: Access = 40701, Miss = 24783, Miss_rate = 0.609, Pending_hits = 850, Reservation_fails = 7152
L2_cache_bank[3]: Access = 40693, Miss = 24871, Miss_rate = 0.611, Pending_hits = 839, Reservation_fails = 12311
L2_cache_bank[4]: Access = 41316, Miss = 24744, Miss_rate = 0.599, Pending_hits = 851, Reservation_fails = 7092
L2_cache_bank[5]: Access = 40701, Miss = 24759, Miss_rate = 0.608, Pending_hits = 842, Reservation_fails = 13076
L2_cache_bank[6]: Access = 41388, Miss = 24796, Miss_rate = 0.599, Pending_hits = 848, Reservation_fails = 7088
L2_cache_bank[7]: Access = 40784, Miss = 24856, Miss_rate = 0.609, Pending_hits = 887, Reservation_fails = 12587
L2_cache_bank[8]: Access = 41577, Miss = 24711, Miss_rate = 0.594, Pending_hits = 889, Reservation_fails = 12989
L2_cache_bank[9]: Access = 41677, Miss = 24790, Miss_rate = 0.595, Pending_hits = 904, Reservation_fails = 13556
L2_cache_bank[10]: Access = 42000, Miss = 24720, Miss_rate = 0.589, Pending_hits = 900, Reservation_fails = 11180
L2_cache_bank[11]: Access = 42019, Miss = 24947, Miss_rate = 0.594, Pending_hits = 947, Reservation_fails = 12077
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40561, Miss = 24734 (0.61), PendingHit = 859 (0.0212)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40723, Miss = 24752 (0.608), PendingHit = 831 (0.0204)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40701, Miss = 24783 (0.609), PendingHit = 850 (0.0209)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40693, Miss = 24871 (0.611), PendingHit = 839 (0.0206)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41316, Miss = 24744 (0.599), PendingHit = 851 (0.0206)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40701, Miss = 24759 (0.608), PendingHit = 842 (0.0207)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41388, Miss = 24796 (0.599), PendingHit = 848 (0.0205)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40784, Miss = 24856 (0.609), PendingHit = 887 (0.0217)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41577, Miss = 24711 (0.594), PendingHit = 889 (0.0214)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41677, Miss = 24790 (0.595), PendingHit = 904 (0.0217)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42000, Miss = 24720 (0.589), PendingHit = 900 (0.0214)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42019, Miss = 24947 (0.594), PendingHit = 947 (0.0225)
L2 Cache Total Miss Rate = 0.602
Stream 1: L2 Cache Miss Rate = 0.585
Stream 2: L2 Cache Miss Rate = 0.614
Stream 3: L2 Cache Miss Rate = 0.594
Stream 1: Accesses  = 93644
Stream 1: Misses  = 54771
Stream 2: Accesses  = 200248
Stream 2: Misses  = 122947
Stream 3: Accesses  = 293892
Stream 3: Misses  = 174516
Stream 1+2: Accesses  = 293892
Stream 1+2: Misses  = 177718
Stream 1+2+3: Accesses  = 587784
Stream 1+2+3: Misses  = 352234
Total Accesses  = 494140
MPKI-CORES
CORE_L2MPKI_0	0.204
CORE_L2MPKI_1	0.199
CORE_L2MPKI_2	0.211
CORE_L2MPKI_3	0.213
CORE_L2MPKI_4	0.214
CORE_L2MPKI_5	0.206
CORE_L2MPKI_6	0.199
CORE_L2MPKI_7	0.209
CORE_L2MPKI_8	0.206
CORE_L2MPKI_9	0.199
CORE_L2MPKI_10	0.209
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.198
CORE_L2MPKI_13	0.205
CORE_L2MPKI_14	0.210
CORE_L2MPKI_15	0.201
CORE_L2MPKI_16	0.209
CORE_L2MPKI_17	0.202
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.208
CORE_L2MPKI_20	1.340
CORE_L2MPKI_21	1.373
CORE_L2MPKI_22	1.381
CORE_L2MPKI_23	1.356
CORE_L2MPKI_24	1.354
CORE_L2MPKI_25	1.365
CORE_L2MPKI_26	1.372
CORE_L2MPKI_27	1.358
CORE_L2MPKI_28	1.357
CORE_L2MPKI_29	1.367
CORE_L2MPKI_30	1.361
CORE_L2MPKI_31	1.350
CORE_L2MPKI_32	1.341
CORE_L2MPKI_33	1.341
CORE_L2MPKI_34	1.358
CORE_L2MPKI_35	1.340
CORE_L2MPKI_36	1.357
CORE_L2MPKI_37	1.345
CORE_L2MPKI_38	1.329
CORE_L2MPKI_39	1.326
CORE_L2MPKI_40	1.313
CORE_L2MPKI_41	1.297
CORE_L2MPKI_42	1.297
CORE_L2MPKI_43	1.302
CORE_L2MPKI_44	1.317
CORE_L2MPKI_45	1.325
CORE_L2MPKI_46	1.336
CORE_L2MPKI_47	1.336
CORE_L2MPKI_48	1.311
CORE_L2MPKI_49	1.315
CORE_L2MPKI_50	1.303
CORE_L2MPKI_51	1.323
CORE_L2MPKI_52	1.312
CORE_L2MPKI_53	1.332
CORE_L2MPKI_54	1.334
CORE_L2MPKI_55	1.335
CORE_L2MPKI_56	1.330
CORE_L2MPKI_57	1.306
CORE_L2MPKI_58	1.325
CORE_L2MPKI_59	1.322
Avg_MPKI_Stream1= 0.198
Avg_MPKI_Stream2= 1.354
Avg_MPKI_Stream3= 1.318
MISSES-CORES
CORE_MISSES_0	2849
CORE_MISSES_1	2780
CORE_MISSES_2	2906
CORE_MISSES_3	2945
CORE_MISSES_4	2955
CORE_MISSES_5	2839
CORE_MISSES_6	2744
CORE_MISSES_7	2892
CORE_MISSES_8	2888
CORE_MISSES_9	2742
CORE_MISSES_10	2886
CORE_MISSES_11	2046
CORE_MISSES_12	2772
CORE_MISSES_13	2866
CORE_MISSES_14	2900
CORE_MISSES_15	2776
CORE_MISSES_16	2893
CORE_MISSES_17	2788
CORE_MISSES_18	1398
CORE_MISSES_19	2906
CORE_MISSES_20	6238
CORE_MISSES_21	6270
CORE_MISSES_22	6185
CORE_MISSES_23	6175
CORE_MISSES_24	6205
CORE_MISSES_25	6278
CORE_MISSES_26	6288
CORE_MISSES_27	6384
CORE_MISSES_28	6161
CORE_MISSES_29	6186
CORE_MISSES_30	6196
CORE_MISSES_31	6088
CORE_MISSES_32	6046
CORE_MISSES_33	6127
CORE_MISSES_34	6123
CORE_MISSES_35	5963
CORE_MISSES_36	5940
CORE_MISSES_37	5984
CORE_MISSES_38	6013
CORE_MISSES_39	6097
CORE_MISSES_40	6093
CORE_MISSES_41	6096
CORE_MISSES_42	6040
CORE_MISSES_43	6007
CORE_MISSES_44	6056
CORE_MISSES_45	6090
CORE_MISSES_46	6164
CORE_MISSES_47	6025
CORE_MISSES_48	6046
CORE_MISSES_49	6008
CORE_MISSES_50	6028
CORE_MISSES_51	5984
CORE_MISSES_52	5915
CORE_MISSES_53	5906
CORE_MISSES_54	5955
CORE_MISSES_55	5803
CORE_MISSES_56	5878
CORE_MISSES_57	5909
CORE_MISSES_58	5918
CORE_MISSES_59	5824
L2_MISSES = 297463
L2_total_cache_accesses = 494140
L2_total_cache_misses = 297463
L2_total_cache_miss_rate = 0.6020
L2_total_cache_pending_hits = 10447
L2_total_cache_reservation_fails = 126864
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78669
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12348
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17715
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 760
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31958
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1436140
icnt_total_pkts_simt_to_mem=1463792
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     598.0686
gpu_ipc_2 =     196.4056
gpu_ipc_3 =     196.4061
gpu_tot_sim_cycle_stream_1 = 462497
gpu_tot_sim_cycle_stream_2 = 462476
gpu_tot_sim_cycle_stream_3 = 462475
gpu_sim_insn_1 = 276604932
gpu_sim_insn_2 = 90832896
gpu_sim_insn_3 = 90832896
gpu_sim_cycle = 462500
gpu_sim_insn = 458270724
gpu_ipc =     990.8556
gpu_tot_sim_cycle = 462500
gpu_tot_sim_insn = 458270724
gpu_tot_ipc =     990.8556
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1712090
gpu_stall_icnt2sh    = 220620
gpu_total_sim_rate=324784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7678903
	L1I_total_cache_misses = 136974
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4656, Miss = 4122, Miss_rate = 0.885, Pending_hits = 63, Reservation_fails = 81351
	L1D_cache_core[1]: Access = 4301, Miss = 3923, Miss_rate = 0.912, Pending_hits = 57, Reservation_fails = 90693
	L1D_cache_core[2]: Access = 4532, Miss = 4118, Miss_rate = 0.909, Pending_hits = 62, Reservation_fails = 90573
	L1D_cache_core[3]: Access = 4626, Miss = 4194, Miss_rate = 0.907, Pending_hits = 50, Reservation_fails = 90657
	L1D_cache_core[4]: Access = 4617, Miss = 4179, Miss_rate = 0.905, Pending_hits = 67, Reservation_fails = 90764
	L1D_cache_core[5]: Access = 4497, Miss = 4049, Miss_rate = 0.900, Pending_hits = 57, Reservation_fails = 90368
	L1D_cache_core[6]: Access = 4398, Miss = 3968, Miss_rate = 0.902, Pending_hits = 52, Reservation_fails = 90150
	L1D_cache_core[7]: Access = 4527, Miss = 4111, Miss_rate = 0.908, Pending_hits = 55, Reservation_fails = 89281
	L1D_cache_core[8]: Access = 4477, Miss = 4040, Miss_rate = 0.902, Pending_hits = 70, Reservation_fails = 85233
	L1D_cache_core[9]: Access = 4315, Miss = 3908, Miss_rate = 0.906, Pending_hits = 46, Reservation_fails = 84436
	L1D_cache_core[10]: Access = 4489, Miss = 4085, Miss_rate = 0.910, Pending_hits = 44, Reservation_fails = 91227
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 4294, Miss = 3926, Miss_rate = 0.914, Pending_hits = 44, Reservation_fails = 86658
	L1D_cache_core[13]: Access = 4561, Miss = 4141, Miss_rate = 0.908, Pending_hits = 58, Reservation_fails = 89209
	L1D_cache_core[14]: Access = 4616, Miss = 4176, Miss_rate = 0.905, Pending_hits = 54, Reservation_fails = 91132
	L1D_cache_core[15]: Access = 4395, Miss = 3985, Miss_rate = 0.907, Pending_hits = 57, Reservation_fails = 94157
	L1D_cache_core[16]: Access = 4579, Miss = 4147, Miss_rate = 0.906, Pending_hits = 69, Reservation_fails = 92705
	L1D_cache_core[17]: Access = 4426, Miss = 4004, Miss_rate = 0.905, Pending_hits = 53, Reservation_fails = 86163
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 4492, Miss = 4104, Miss_rate = 0.914, Pending_hits = 45, Reservation_fails = 89606
	L1D_cache_core[20]: Access = 10080, Miss = 8039, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 90947
	L1D_cache_core[21]: Access = 9888, Miss = 7916, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 92705
	L1D_cache_core[22]: Access = 9696, Miss = 7793, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 98781
	L1D_cache_core[23]: Access = 9856, Miss = 7907, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 98474
	L1D_cache_core[24]: Access = 9920, Miss = 7946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 99032
	L1D_cache_core[25]: Access = 9952, Miss = 7954, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94525
	L1D_cache_core[26]: Access = 9920, Miss = 7880, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 96353
	L1D_cache_core[27]: Access = 10176, Miss = 8164, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 94322
	L1D_cache_core[28]: Access = 9824, Miss = 7820, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 90510
	L1D_cache_core[29]: Access = 9792, Miss = 7832, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 92733
	L1D_cache_core[30]: Access = 9856, Miss = 7879, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 96233
	L1D_cache_core[31]: Access = 9760, Miss = 7755, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 91828
	L1D_cache_core[32]: Access = 9760, Miss = 7842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 95491
	L1D_cache_core[33]: Access = 9888, Miss = 7861, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 97601
	L1D_cache_core[34]: Access = 9760, Miss = 7791, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94559
	L1D_cache_core[35]: Access = 9632, Miss = 7696, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94324
	L1D_cache_core[36]: Access = 9472, Miss = 7531, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 96314
	L1D_cache_core[37]: Access = 9632, Miss = 7683, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94306
	L1D_cache_core[38]: Access = 9792, Miss = 7837, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 87677
	L1D_cache_core[39]: Access = 9952, Miss = 7853, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 86260
	L1D_cache_core[40]: Access = 10048, Miss = 8063, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93667
	L1D_cache_core[41]: Access = 10176, Miss = 8267, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 103642
	L1D_cache_core[42]: Access = 10080, Miss = 8031, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 99742
	L1D_cache_core[43]: Access = 9984, Miss = 8019, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 98476
	L1D_cache_core[44]: Access = 9952, Miss = 7950, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94416
	L1D_cache_core[45]: Access = 9952, Miss = 7952, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 98569
	L1D_cache_core[46]: Access = 9984, Miss = 7953, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93723
	L1D_cache_core[47]: Access = 9760, Miss = 7792, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 89584
	L1D_cache_core[48]: Access = 9984, Miss = 8010, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 90420
	L1D_cache_core[49]: Access = 9888, Miss = 7947, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 88752
	L1D_cache_core[50]: Access = 10016, Miss = 7919, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 93004
	L1D_cache_core[51]: Access = 9792, Miss = 7734, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 89730
	L1D_cache_core[52]: Access = 9760, Miss = 7828, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93964
	L1D_cache_core[53]: Access = 9600, Miss = 7596, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 92794
	L1D_cache_core[54]: Access = 9664, Miss = 7666, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 91606
	L1D_cache_core[55]: Access = 9408, Miss = 7471, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 90638
	L1D_cache_core[56]: Access = 9568, Miss = 7594, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 91492
	L1D_cache_core[57]: Access = 9792, Miss = 7785, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 92097
	L1D_cache_core[58]: Access = 9664, Miss = 7711, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 93321
	L1D_cache_core[59]: Access = 9536, Miss = 7598, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93876
	L1D_total_cache_accesses = 479645
	L1D_total_cache_misses = 392305
	L1D_total_cache_miss_rate = 0.8179
	L1D_total_cache_pending_hits = 1091
	L1D_total_cache_reservation_fails = 5418795
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 233064
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0082
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1582852
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 231152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3835943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7541929
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 136974
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28453, 30313, 28450, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 477765792
gpgpu_n_tot_w_icount = 14930181
gpgpu_n_stall_shd_mem = 9173788
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 212921
gpgpu_n_mem_write_global = 258604
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 6632920
gpgpu_n_store_insn = 7098653
gpgpu_n_shmem_insn = 49132944
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5505024
gpgpu_n_param_mem_insn = 1918176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5467190
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10338354	W0_Idle:5310626	W0_Scoreboard:24473151	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10373235
Warp Occupancy Distribution:
Stall:4782409	W0_Idle:729174	W0_Scoreboard:3666492	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4696179
Warp Occupancy Distribution:
Stall:2755896	W0_Idle:2380265	W0_Scoreboard:10301667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2838528
warp_utilization0: 0.271204
warp_utilization1: 0.502045
warp_utilization2: 0.155311
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1703368 {8:212921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 33086816 {40:12260,72:14162,136:232182,}
traffic_breakdown_coretomem[INST_ACC_R] = 151016 {8:18877,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28924888 {136:212683,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2066000 {8:258250,}
traffic_breakdown_memtocore[INST_ACC_R] = 2564552 {136:18857,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 631 
averagemflatency_1 = 790 
averagemflatency_2= 594 
averagemflatency_3 = 601 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 462499 
mrq_lat_table:164009 	9440 	14769 	25309 	62626 	90859 	105967 	63584 	15216 	1264 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	47008 	159396 	207196 	57112 	2257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81709 	37673 	33141 	56612 	125983 	103069 	45114 	10716 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	111311 	102208 	3221 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	112860 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	477 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.068256  2.040142  2.086465  2.068978  2.191776  2.267689  2.186402  2.156309  2.078995  2.059777  2.098913  2.090582  2.206618  2.159091  2.217292  2.267528 
dram[1]:  2.063960  2.024037  2.111357  2.109118  2.197092  2.229457  2.120491  2.175758  2.076153  2.033892  2.048108  2.140505  2.141849  2.191481  2.204847  2.202120 
dram[2]:  2.046478  2.019580  2.069480  2.027749  2.317172  2.246943  2.148952  2.157068  2.073941  2.084034  2.096064  2.174302  2.156262  2.151390  2.211044  2.236015 
dram[3]:  2.062321  2.006681  2.114169  2.088809  2.221879  2.241002  2.192058  2.215497  2.058740  2.036338  2.110222  2.118589  2.201217  2.119601  2.246433  2.267905 
dram[4]:  2.012730  2.025213  2.009936  2.039887  2.199692  2.249608  2.118606  2.175312  2.072786  2.038818  2.101554  2.125869  2.170531  2.103638  2.206385  2.295276 
dram[5]:  2.017958  2.078119  2.062410  2.075107  2.229907  2.246591  2.099926  2.198853  2.038325  2.024527  2.083303  2.120175  2.123343  2.103085  2.259086  2.217723 
average row locality = 553051/259615 = 2.130274
average row locality_1 = 265042/136497 = 1.941742
average row locality_2 = 146939/61277 = 2.397947
average row locality_3 = 141070/61841 = 2.281173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3059      3097      3077      3076      3080      3110      3074      3066      3118      3057      3100      3097      3067      3119      3142      3116 
dram[1]:      3076      3084      3085      3114      3100      3120      3054      3085      3120      3048      3106      3134      3104      3136      3124      3135 
dram[2]:      3064      3043      3055      3108      3107      3067      3084      3102      3088      3064      3090      3141      3097      3071      3144      3148 
dram[3]:      3092      3075      3045      3131      3110      3112      3089      3083      3099      3060      3093      3121      3122      3084      3135      3175 
dram[4]:      3058      3061      3044      3110      3077      3111      3062      3080      3102      3080      3099      3113      3125      3080      3125      3137 
dram[5]:      3080      3103      3083      3146      3123      3133      3059      3084      3081      3105      3097      3121      3086      3126      3096      3117 
total reads: 297283
bank skew: 3175/3043 = 1.04
chip skew: 49640/49455 = 1.00
number of total write accesses:
dram[0]:      2668      2648      2643      2655      2623      2660      2652      2661      2675      2663      2693      2720      2668      2676      2705      2675 
dram[1]:      2668      2643      2645      2646      2641      2633      2648      2659      2687      2654      2687      2716      2665      2678      2704      2683 
dram[2]:      2660      2630      2635      2665      2628      2630      2659      2666      2690      2640      2714      2697      2673      2658      2710      2689 
dram[3]:      2666      2635      2640      2656      2638      2616      2652      2664      2684      2656      2708      2705      2666      2658      2690      2692 
dram[4]:      2639      2642      2620      2669      2640      2630      2654      2667      2681      2646      2716      2698      2680      2645      2680      2696 
dram[5]:      2651      2643      2634      2656      2648      2634      2638      2669      2663      2674      2711      2701      2682      2668      2688      2689 
total reads: 255864
bank skew: 2720/2616 = 1.04
chip skew: 42685/42603 = 1.00
average mf latency per bank:
dram[0]:        522       539       502       526       531       561       537       563       512       534       517       537       520       538       530       559
dram[1]:        542       546       528       540       559       571       560       566       536       545       545       551       544       551       557       562
dram[2]:        526       526       515       515       544       557       546       549       517       529       519       533       525       528       541       552
dram[3]:        544       520       530       520       558       556       559       548       535       523       543       534       547       523       561       545
dram[4]:        550       534       528       539       560       565       573       560       545       536       550       543       545       537       569       558
dram[5]:        545       525       526       527       567       560       554       542       541       530       546       539       539       530       557       559
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      2787      3250      2834      3860      3055      3033      2761      2911      2715      2576      3035      2979      2618
dram[2]:       2946      2929      2769      2673      3394      3099      2963      2967      2815      2974      2681      2768      2855      2449      3232      2786
dram[3]:       3267      3080      3757      3060      3597      2946      3283      3337      3233      2657      2575      3083      2732      2888      3275      3053
dram[4]:       2995      2868      2996      3591      2978      3043      3293      2695      3034      3008      3212      3181      2928      2993      3382      3746
dram[5]:       3020      3227      2410      2376      2984      3045      3066      2989      2749      2810      3313      3105      2469      2952      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=343473 n_act=43090 n_pre=43074 n_req=65582 n_req_1=17678 n_req_2=24522 n_req_3=23382 n_rd=98872 n_write=81990 bw_util=0.4185 bw_util_1=0.1047 bw_util_2=0.1607 bw_util_3=0.1532 blp=8.526856 blp_1= 2.729050 blp_2= 2.791101 blp_3= 2.772344
 n_activity=545588 dram_eff=0.4683 dram_eff_1=0.1171 dram_eff_2=0.1798 dram_eff_3=0.1714
bk0: 6116a 345033i bk1: 6190a 336557i bk2: 6153a 336499i bk3: 6146a 330223i bk4: 6158a 324660i bk5: 6218a 317130i bk6: 6144a 314586i bk7: 6128a 312209i bk8: 6231a 346475i bk9: 6112a 335003i bk10: 6200a 327356i bk11: 6192a 320950i bk12: 6134a 328454i bk13: 6236a 316259i bk14: 6284a 306458i bk15: 6230a 302389i 
bw_dist = 0.105	0.161	0.153	0.475	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6283
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=342629 n_act=43363 n_pre=43349 n_req=65874 n_req_1=17649 n_req_2=24565 n_req_3=23660 n_rd=99224 n_write=81934 bw_util=0.4205 bw_util_1=0.1045 bw_util_2=0.161 bw_util_3=0.155 blp=8.587382 blp_1= 2.750181 blp_2= 2.831926 blp_3= 2.785160
 n_activity=545672 dram_eff=0.4704 dram_eff_1=0.1169 dram_eff_2=0.1801 dram_eff_3=0.1734
bk0: 6152a 343930i bk1: 6166a 335873i bk2: 6166a 337176i bk3: 6228a 323515i bk4: 6200a 324448i bk5: 6236a 308908i bk6: 6108a 317922i bk7: 6168a 310799i bk8: 6240a 340769i bk9: 6094a 333948i bk10: 6208a 331533i bk11: 6268a 319241i bk12: 6206a 320494i bk13: 6272a 315415i bk14: 6242a 304859i bk15: 6270a 299383i 
bw_dist = 0.105	0.161	0.155	0.473	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6801
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=343428 n_act=43123 n_pre=43109 n_req=65578 n_req_1=17576 n_req_2=24630 n_req_3=23372 n_rd=98918 n_write=81921 bw_util=0.4186 bw_util_1=0.1041 bw_util_2=0.1614 bw_util_3=0.1531 blp=8.550137 blp_1= 2.721473 blp_2= 2.823716 blp_3= 2.769712
 n_activity=545472 dram_eff=0.4685 dram_eff_1=0.1165 dram_eff_2=0.1806 dram_eff_3=0.1714
bk0: 6128a 343696i bk1: 6086a 337942i bk2: 6106a 336938i bk3: 6216a 323162i bk4: 6214a 322854i bk5: 6134a 318423i bk6: 6164a 316921i bk7: 6204a 306936i bk8: 6174a 340418i bk9: 6126a 337959i bk10: 6180a 331223i bk11: 6282a 321391i bk12: 6190a 325207i bk13: 6138a 320698i bk14: 6282a 307342i bk15: 6294a 298293i 
bw_dist = 0.104	0.161	0.153	0.475	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5646
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=343269 n_act=43078 n_pre=43063 n_req=65885 n_req_1=17671 n_req_2=24598 n_req_3=23616 n_rd=99229 n_write=81860 bw_util=0.4205 bw_util_1=0.1046 bw_util_2=0.1612 bw_util_3=0.1547 blp=8.558610 blp_1= 2.765198 blp_2= 2.806186 blp_3= 2.781281
 n_activity=545836 dram_eff=0.4703 dram_eff_1=0.117 dram_eff_2=0.1803 dram_eff_3=0.1731
bk0: 6184a 345215i bk1: 6146a 339802i bk2: 6090a 338355i bk3: 6262a 324126i bk4: 6218a 323811i bk5: 6224a 316107i bk6: 6178a 314095i bk7: 6166a 307481i bk8: 6198a 339024i bk9: 6120a 340514i bk10: 6185a 329607i bk11: 6240a 322536i bk12: 6242a 320173i bk13: 6168a 319556i bk14: 6270a 304583i bk15: 6338a 296945i 
bw_dist = 0.105	0.161	0.155	0.474	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.599
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=342872 n_act=43446 n_pre=43431 n_req=65587 n_req_1=17579 n_req_2=24543 n_req_3=23465 n_rd=98904 n_write=81846 bw_util=0.4187 bw_util_1=0.1041 bw_util_2=0.1608 bw_util_3=0.1537 blp=8.601001 blp_1= 2.766013 blp_2= 2.824683 blp_3= 2.803146
 n_activity=544348 dram_eff=0.4696 dram_eff_1=0.1168 dram_eff_2=0.1803 dram_eff_3=0.1724
bk0: 6110a 345592i bk1: 6122a 336195i bk2: 6088a 336723i bk3: 6220a 325527i bk4: 6154a 323331i bk5: 6222a 316237i bk6: 6124a 311716i bk7: 6156a 305949i bk8: 6202a 338363i bk9: 6158a 335774i bk10: 6198a 327468i bk11: 6224a 323046i bk12: 6248a 325101i bk13: 6158a 317031i bk14: 6250a 304281i bk15: 6270a 301262i 
bw_dist = 0.104	0.161	0.154	0.473	0.108
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6872
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610499 n_nop=342347 n_act=43501 n_pre=43488 n_req=65922 n_req_1=17680 n_req_2=24566 n_req_3=23676 n_rd=99250 n_write=81913 bw_util=0.4208 bw_util_1=0.1047 bw_util_2=0.161 bw_util_3=0.1551 blp=8.579782 blp_1= 2.767107 blp_2= 2.797728 blp_3= 2.781171
 n_activity=546729 dram_eff=0.4699 dram_eff_1=0.1169 dram_eff_2=0.1797 dram_eff_3=0.1732
bk0: 6158a 339171i bk1: 6206a 334670i bk2: 6166a 334368i bk3: 6290a 322116i bk4: 6246a 321130i bk5: 6264a 313324i bk6: 6114a 316094i bk7: 6162a 306311i bk8: 6162a 341013i bk9: 6208a 334873i bk10: 6190a 326239i bk11: 6242a 323124i bk12: 6170a 320633i bk13: 6252a 316006i bk14: 6188a 309597i bk15: 6232a 299355i 
bw_dist = 0.105	0.161	0.155	0.475	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.69

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40561, Miss = 24734, Miss_rate = 0.610, Pending_hits = 859, Reservation_fails = 6329
L2_cache_bank[1]: Access = 40723, Miss = 24752, Miss_rate = 0.608, Pending_hits = 831, Reservation_fails = 11427
L2_cache_bank[2]: Access = 40701, Miss = 24783, Miss_rate = 0.609, Pending_hits = 850, Reservation_fails = 7152
L2_cache_bank[3]: Access = 40693, Miss = 24871, Miss_rate = 0.611, Pending_hits = 839, Reservation_fails = 12311
L2_cache_bank[4]: Access = 41316, Miss = 24744, Miss_rate = 0.599, Pending_hits = 851, Reservation_fails = 7092
L2_cache_bank[5]: Access = 40701, Miss = 24759, Miss_rate = 0.608, Pending_hits = 842, Reservation_fails = 13076
L2_cache_bank[6]: Access = 41388, Miss = 24796, Miss_rate = 0.599, Pending_hits = 848, Reservation_fails = 7088
L2_cache_bank[7]: Access = 40784, Miss = 24856, Miss_rate = 0.609, Pending_hits = 887, Reservation_fails = 12587
L2_cache_bank[8]: Access = 41577, Miss = 24711, Miss_rate = 0.594, Pending_hits = 889, Reservation_fails = 12989
L2_cache_bank[9]: Access = 41677, Miss = 24790, Miss_rate = 0.595, Pending_hits = 904, Reservation_fails = 13556
L2_cache_bank[10]: Access = 42000, Miss = 24720, Miss_rate = 0.589, Pending_hits = 900, Reservation_fails = 11180
L2_cache_bank[11]: Access = 42019, Miss = 24947, Miss_rate = 0.594, Pending_hits = 947, Reservation_fails = 12077
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40561, Miss = 24734 (0.61), PendingHit = 859 (0.0212)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40723, Miss = 24752 (0.608), PendingHit = 831 (0.0204)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40701, Miss = 24783 (0.609), PendingHit = 850 (0.0209)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40693, Miss = 24871 (0.611), PendingHit = 839 (0.0206)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41316, Miss = 24744 (0.599), PendingHit = 851 (0.0206)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40701, Miss = 24759 (0.608), PendingHit = 842 (0.0207)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41388, Miss = 24796 (0.599), PendingHit = 848 (0.0205)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40784, Miss = 24856 (0.609), PendingHit = 887 (0.0217)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41577, Miss = 24711 (0.594), PendingHit = 889 (0.0214)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41677, Miss = 24790 (0.595), PendingHit = 904 (0.0217)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42000, Miss = 24720 (0.589), PendingHit = 900 (0.0214)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42019, Miss = 24947 (0.594), PendingHit = 947 (0.0225)
L2 Cache Total Miss Rate = 0.602
Stream 1: L2 Cache Miss Rate = 0.585
Stream 2: L2 Cache Miss Rate = 0.614
Stream 3: L2 Cache Miss Rate = 0.594
Stream 1: Accesses  = 93644
Stream 1: Misses  = 54771
Stream 2: Accesses  = 200248
Stream 2: Misses  = 122947
Stream 3: Accesses  = 293892
Stream 3: Misses  = 174516
Stream 1+2: Accesses  = 293892
Stream 1+2: Misses  = 177718
Stream 1+2+3: Accesses  = 587784
Stream 1+2+3: Misses  = 352234
Total Accesses  = 494140
MPKI-CORES
CORE_L2MPKI_0	0.204
CORE_L2MPKI_1	0.199
CORE_L2MPKI_2	0.211
CORE_L2MPKI_3	0.213
CORE_L2MPKI_4	0.214
CORE_L2MPKI_5	0.206
CORE_L2MPKI_6	0.199
CORE_L2MPKI_7	0.209
CORE_L2MPKI_8	0.206
CORE_L2MPKI_9	0.199
CORE_L2MPKI_10	0.209
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.198
CORE_L2MPKI_13	0.205
CORE_L2MPKI_14	0.210
CORE_L2MPKI_15	0.201
CORE_L2MPKI_16	0.209
CORE_L2MPKI_17	0.202
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.208
CORE_L2MPKI_20	1.340
CORE_L2MPKI_21	1.373
CORE_L2MPKI_22	1.381
CORE_L2MPKI_23	1.356
CORE_L2MPKI_24	1.354
CORE_L2MPKI_25	1.365
CORE_L2MPKI_26	1.372
CORE_L2MPKI_27	1.358
CORE_L2MPKI_28	1.357
CORE_L2MPKI_29	1.367
CORE_L2MPKI_30	1.361
CORE_L2MPKI_31	1.350
CORE_L2MPKI_32	1.341
CORE_L2MPKI_33	1.341
CORE_L2MPKI_34	1.358
CORE_L2MPKI_35	1.340
CORE_L2MPKI_36	1.357
CORE_L2MPKI_37	1.345
CORE_L2MPKI_38	1.329
CORE_L2MPKI_39	1.326
CORE_L2MPKI_40	1.313
CORE_L2MPKI_41	1.297
CORE_L2MPKI_42	1.297
CORE_L2MPKI_43	1.302
CORE_L2MPKI_44	1.317
CORE_L2MPKI_45	1.325
CORE_L2MPKI_46	1.336
CORE_L2MPKI_47	1.336
CORE_L2MPKI_48	1.311
CORE_L2MPKI_49	1.315
CORE_L2MPKI_50	1.303
CORE_L2MPKI_51	1.323
CORE_L2MPKI_52	1.312
CORE_L2MPKI_53	1.332
CORE_L2MPKI_54	1.334
CORE_L2MPKI_55	1.335
CORE_L2MPKI_56	1.330
CORE_L2MPKI_57	1.306
CORE_L2MPKI_58	1.325
CORE_L2MPKI_59	1.322
Avg_MPKI_Stream1= 0.198
Avg_MPKI_Stream2= 1.354
Avg_MPKI_Stream3= 1.318
MISSES-CORES
CORE_MISSES_0	2849
CORE_MISSES_1	2780
CORE_MISSES_2	2906
CORE_MISSES_3	2945
CORE_MISSES_4	2955
CORE_MISSES_5	2839
CORE_MISSES_6	2744
CORE_MISSES_7	2892
CORE_MISSES_8	2888
CORE_MISSES_9	2742
CORE_MISSES_10	2886
CORE_MISSES_11	2046
CORE_MISSES_12	2772
CORE_MISSES_13	2866
CORE_MISSES_14	2900
CORE_MISSES_15	2776
CORE_MISSES_16	2893
CORE_MISSES_17	2788
CORE_MISSES_18	1398
CORE_MISSES_19	2906
CORE_MISSES_20	6238
CORE_MISSES_21	6270
CORE_MISSES_22	6185
CORE_MISSES_23	6175
CORE_MISSES_24	6205
CORE_MISSES_25	6278
CORE_MISSES_26	6288
CORE_MISSES_27	6384
CORE_MISSES_28	6161
CORE_MISSES_29	6186
CORE_MISSES_30	6196
CORE_MISSES_31	6088
CORE_MISSES_32	6046
CORE_MISSES_33	6127
CORE_MISSES_34	6123
CORE_MISSES_35	5963
CORE_MISSES_36	5940
CORE_MISSES_37	5984
CORE_MISSES_38	6013
CORE_MISSES_39	6097
CORE_MISSES_40	6093
CORE_MISSES_41	6096
CORE_MISSES_42	6040
CORE_MISSES_43	6007
CORE_MISSES_44	6056
CORE_MISSES_45	6090
CORE_MISSES_46	6164
CORE_MISSES_47	6025
CORE_MISSES_48	6046
CORE_MISSES_49	6008
CORE_MISSES_50	6028
CORE_MISSES_51	5984
CORE_MISSES_52	5915
CORE_MISSES_53	5906
CORE_MISSES_54	5955
CORE_MISSES_55	5803
CORE_MISSES_56	5878
CORE_MISSES_57	5909
CORE_MISSES_58	5918
CORE_MISSES_59	5824
L2_MISSES = 297463
L2_total_cache_accesses = 494140
L2_total_cache_misses = 297463
L2_total_cache_miss_rate = 0.6020
L2_total_cache_pending_hits = 10447
L2_total_cache_reservation_fails = 126864
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78669
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12348
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17715
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 760
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31958
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1436140
icnt_total_pkts_simt_to_mem=1463792
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     534.5588
gpu_ipc_2 =     189.3430
gpu_ipc_3 =     189.3345
gpu_tot_sim_cycle_stream_1 = 519727
gpu_tot_sim_cycle_stream_2 = 519704
gpu_tot_sim_cycle_stream_3 = 519705
gpu_sim_insn_1 = 277824631
gpu_sim_insn_2 = 98402304
gpu_sim_insn_3 = 98398080
gpu_sim_cycle = 519730
gpu_sim_insn = 474625015
gpu_ipc =     913.2146
gpu_tot_sim_cycle = 519730
gpu_tot_sim_insn = 474625015
gpu_tot_ipc =     913.2146
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1949797
gpu_stall_icnt2sh    = 229419
gpu_total_sim_rate=310009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7946200
	L1I_total_cache_misses = 144891
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 6049, Miss = 5381, Miss_rate = 0.890, Pending_hits = 57, Reservation_fails = 146174
	L1D_cache_core[2]: Access = 6408, Miss = 5638, Miss_rate = 0.880, Pending_hits = 63, Reservation_fails = 145893
	L1D_cache_core[3]: Access = 6475, Miss = 5727, Miss_rate = 0.884, Pending_hits = 50, Reservation_fails = 146037
	L1D_cache_core[4]: Access = 6306, Miss = 5582, Miss_rate = 0.885, Pending_hits = 67, Reservation_fails = 146304
	L1D_cache_core[5]: Access = 6323, Miss = 5494, Miss_rate = 0.869, Pending_hits = 57, Reservation_fails = 145208
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 6451, Miss = 5724, Miss_rate = 0.887, Pending_hits = 55, Reservation_fails = 144587
	L1D_cache_core[8]: Access = 6169, Miss = 5453, Miss_rate = 0.884, Pending_hits = 70, Reservation_fails = 140769
	L1D_cache_core[9]: Access = 6070, Miss = 5355, Miss_rate = 0.882, Pending_hits = 48, Reservation_fails = 139911
	L1D_cache_core[10]: Access = 6437, Miss = 5713, Miss_rate = 0.888, Pending_hits = 44, Reservation_fails = 146506
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 5911, Miss = 5265, Miss_rate = 0.891, Pending_hits = 44, Reservation_fails = 142270
	L1D_cache_core[13]: Access = 6329, Miss = 5624, Miss_rate = 0.889, Pending_hits = 58, Reservation_fails = 144669
	L1D_cache_core[14]: Access = 6455, Miss = 5623, Miss_rate = 0.871, Pending_hits = 54, Reservation_fails = 145941
	L1D_cache_core[15]: Access = 5982, Miss = 5293, Miss_rate = 0.885, Pending_hits = 57, Reservation_fails = 149796
	L1D_cache_core[16]: Access = 6225, Miss = 5519, Miss_rate = 0.887, Pending_hits = 69, Reservation_fails = 148287
	L1D_cache_core[17]: Access = 6156, Miss = 5425, Miss_rate = 0.881, Pending_hits = 53, Reservation_fails = 141660
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 6228, Miss = 5553, Miss_rate = 0.892, Pending_hits = 45, Reservation_fails = 145096
	L1D_cache_core[20]: Access = 10976, Miss = 8774, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 110304
	L1D_cache_core[21]: Access = 10656, Miss = 8525, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 113811
	L1D_cache_core[22]: Access = 10464, Miss = 8422, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[23]: Access = 10624, Miss = 8523, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 120985
	L1D_cache_core[24]: Access = 10720, Miss = 8578, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119358
	L1D_cache_core[25]: Access = 10816, Miss = 8650, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 114071
	L1D_cache_core[26]: Access = 10752, Miss = 8544, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 118306
	L1D_cache_core[27]: Access = 11040, Miss = 8878, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114863
	L1D_cache_core[28]: Access = 10688, Miss = 8494, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 110648
	L1D_cache_core[29]: Access = 10624, Miss = 8480, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114878
	L1D_cache_core[30]: Access = 10624, Miss = 8499, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 120913
	L1D_cache_core[31]: Access = 10560, Miss = 8385, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 109713
	L1D_cache_core[32]: Access = 10528, Miss = 8457, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 117497
	L1D_cache_core[33]: Access = 10720, Miss = 8520, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 117222
	L1D_cache_core[34]: Access = 10528, Miss = 8390, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 116108
	L1D_cache_core[35]: Access = 10400, Miss = 8310, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 119170
	L1D_cache_core[36]: Access = 10272, Miss = 8194, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 118438
	L1D_cache_core[37]: Access = 10528, Miss = 8397, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114696
	L1D_cache_core[38]: Access = 10688, Miss = 8540, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 106950
	L1D_cache_core[39]: Access = 10784, Miss = 8511, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 105760
	L1D_cache_core[40]: Access = 10816, Miss = 8693, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114021
	L1D_cache_core[41]: Access = 11136, Miss = 9038, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 122598
	L1D_cache_core[42]: Access = 10912, Miss = 8705, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 119362
	L1D_cache_core[43]: Access = 10784, Miss = 8670, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 121465
	L1D_cache_core[44]: Access = 10816, Miss = 8669, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 116538
	L1D_cache_core[45]: Access = 10720, Miss = 8608, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 124866
	L1D_cache_core[46]: Access = 10768, Miss = 8592, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 117499
	L1D_cache_core[47]: Access = 10560, Miss = 8461, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[48]: Access = 10752, Miss = 8626, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 109766
	L1D_cache_core[49]: Access = 10688, Miss = 8600, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 110987
	L1D_cache_core[50]: Access = 10816, Miss = 8567, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 113340
	L1D_cache_core[51]: Access = 10624, Miss = 8414, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[52]: Access = 10528, Miss = 8465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 118634
	L1D_cache_core[53]: Access = 10368, Miss = 8235, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 114713
	L1D_cache_core[54]: Access = 10432, Miss = 8298, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[55]: Access = 10272, Miss = 8181, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108916
	L1D_cache_core[56]: Access = 10464, Miss = 8327, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108846
	L1D_cache_core[57]: Access = 10656, Miss = 8489, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 113043
	L1D_cache_core[58]: Access = 10496, Miss = 8425, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 115638
	L1D_cache_core[59]: Access = 10368, Miss = 8270, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 113782
	L1D_total_cache_accesses = 542191
	L1D_total_cache_misses = 443332
	L1D_total_cache_miss_rate = 0.8177
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 7199533
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 251496
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2211538
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249584
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4987995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7801309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 144891
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 494191264
gpgpu_n_tot_w_icount = 15443477
gpgpu_n_stall_shd_mem = 10967894
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237020
gpgpu_n_mem_write_global = 291767
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 7376812
gpgpu_n_store_insn = 7900398
gpgpu_n_shmem_insn = 52277616
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5963776
gpgpu_n_param_mem_insn = 2049248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7261296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13356945	W0_Idle:6135678	W0_Scoreboard:26721830	W1:3879	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10884354
Warp Occupancy Distribution:
Stall:6497116	W0_Idle:1102923	W0_Scoreboard:3754366	W1:3879	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4734340
Warp Occupancy Distribution:
Stall:3407322	W0_Idle:2595312	W0_Scoreboard:11399468	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3075072
warp_utilization0: 0.250474
warp_utilization1: 0.450102
warp_utilization2: 0.150171
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1896160 {8:237020,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36866392 {40:16901,72:18616,136:256250,}
traffic_breakdown_coretomem[INST_ACC_R] = 155656 {8:19457,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32199904 {136:236764,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2331432 {8:291429,}
traffic_breakdown_memtocore[INST_ACC_R] = 2646152 {136:19457,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 667 
averagemflatency_1 = 838 
averagemflatency_2= 622 
averagemflatency_3 = 627 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 519729 
mrq_lat_table:185736 	10279 	16310 	28387 	71199 	104286 	121874 	74293 	17833 	1426 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	48436 	166251 	233166 	78922 	3454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84223 	38656 	34803 	61850 	133490 	117872 	63885 	16997 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	127940 	109576 	3305 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	146039 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	234 	543 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.027916  2.009138  2.058507  2.034461  2.144394  2.205274  2.147642  2.119278  2.047001  2.033684  2.056946  2.068331  2.160684  2.149111  2.164714  2.207465 
dram[1]:  2.013239  1.983374  2.074461  2.070688  2.173241  2.189529  2.069322  2.134178  2.034461  2.005809  2.025406  2.106369  2.117108  2.160396  2.164111  2.136511 
dram[2]:  2.015110  1.992348  2.046606  1.996351  2.269874  2.208501  2.118590  2.109904  2.044554  2.054029  2.063756  2.123831  2.145586  2.113362  2.166830  2.169074 
dram[3]:  2.035947  1.979406  2.068017  2.066940  2.175742  2.191244  2.144249  2.167548  2.029600  2.006414  2.081192  2.097452  2.162760  2.094102  2.192510  2.213027 
dram[4]:  1.989349  2.003646  1.973947  2.013915  2.147126  2.189127  2.082645  2.133419  2.037435  2.027152  2.060407  2.095891  2.146943  2.094193  2.155476  2.242301 
dram[5]:  1.989410  2.034801  2.005803  2.035692  2.196157  2.199538  2.066561  2.147610  2.001823  1.999697  2.057543  2.082227  2.101327  2.092042  2.190955  2.168801 
average row locality = 631631/301694 = 2.093615
average row locality_1 = 306189/163112 = 1.877170
average row locality_2 = 165506/69106 = 2.394958
average row locality_3 = 159936/69476 = 2.302032
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3518      3588      3521      3539      3585      3610      3596      3565      3605      3561      3557      3587      3474      3549      3606      3563 
dram[1]:      3536      3554      3534      3574      3616      3611      3575      3565      3597      3546      3604      3592      3514      3561      3591      3570 
dram[2]:      3536      3512      3534      3553      3649      3585      3594      3602      3585      3564      3561      3581      3531      3498      3607      3577 
dram[3]:      3562      3541      3517      3561      3651      3643      3587      3565      3615      3552      3555      3579      3572      3524      3622      3629 
dram[4]:      3532      3569      3518      3526      3596      3632      3550      3603      3614      3570      3562      3569      3549      3527      3586      3602 
dram[5]:      3552      3592      3560      3575      3625      3646      3554      3608      3581      3591      3584      3578      3511      3578      3526      3580 
total reads: 342854
bank skew: 3651/3474 = 1.05
chip skew: 57275/57024 = 1.00
number of total write accesses:
dram[0]:      3020      3009      2988      3015      2994      2998      3013      3016      3015      3021      3017      3042      2967      2980      3044      3002 
dram[1]:      3005      3009      3013      3017      2996      2998      3022      3009      3015      3016      3014      3022      2958      2985      3045      3019 
dram[2]:      2999      2997      3009      3013      3007      3014      3016      3003      3023      3014      3011      3011      2983      2971      3045      3032 
dram[3]:      3008      2995      3020      2990      3024      3017      3013      2996      3036      3017      3007      3010      2980      2974      3052      3030 
dram[4]:      3005      3025      2998      2988      3015      3012      3002      3017      3027      3000      3021      3010      2982      2965      3039      3026 
dram[5]:      3023      3015      3009      2984      3003      3014      3003      3041      3009      3013      3031      3008      2980      2969      3014      3024 
total reads: 288873
bank skew: 3052/2958 = 1.03
chip skew: 48169/48132 = 1.00
average mf latency per bank:
dram[0]:        535       555       516       541       548       579       555       582       530       554       534       558       532       554       546       576
dram[1]:        554       563       538       554       571       584       571       579       551       562       561       569       556       566       572       574
dram[2]:        538       541       531       532       561       577       563       567       536       548       536       551       539       545       558       567
dram[3]:        569       544       559       543       582       576       589       570       567       553       569       558       575       548       588       570
dram[4]:        572       567       556       563       585       594       593       591       566       566       571       572       570       566       591       587
dram[5]:        564       552       551       550       588       587       578       570       567       557       572       564       561       557       574       586
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2602      3071      3215      2762
dram[2]:       2946      2929      2769      2673      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      2868      2996      3591      3016      3043      3293      3306      3034      3119      3212      3181      2928      3353      3382      3746
dram[5]:       3020      3227      2929      2547      2984      3045      3066      2989      2749      2810      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379933 n_act=50068 n_pre=50052 n_req=76718 n_req_1=22526 n_req_2=27622 n_req_3=26570 n_rd=114020 n_write=91970 bw_util=0.4347 bw_util_1=0.1187 bw_util_2=0.1611 bw_util_3=0.1549 blp=8.602530 blp_1= 2.932129 blp_2= 2.776133 blp_3= 2.767568
 n_activity=620626 dram_eff=0.4805 dram_eff_1=0.1312 dram_eff_2=0.178 dram_eff_3=0.1712
bk0: 7036a 381377i bk1: 7174a 369532i bk2: 7042a 371872i bk3: 7076a 362549i bk4: 7170a 353177i bk5: 7218a 347134i bk6: 7186a 343367i bk7: 7124a 340559i bk8: 7208a 381392i bk9: 7120a 366666i bk10: 7114a 361389i bk11: 7172a 354669i bk12: 6946a 367339i bk13: 7098a 352083i bk14: 7212a 336215i bk15: 7124a 334199i 
bw_dist = 0.119	0.161	0.155	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9525
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379032 n_act=50384 n_pre=50368 n_req=76914 n_req_1=22497 n_req_2=27641 n_req_3=26776 n_rd=114246 n_write=92013 bw_util=0.4359 bw_util_1=0.1186 bw_util_2=0.1612 bw_util_3=0.1561 blp=8.642202 blp_1= 2.945859 blp_2= 2.805829 blp_3= 2.770862
 n_activity=621008 dram_eff=0.4816 dram_eff_1=0.1311 dram_eff_2=0.178 dram_eff_3=0.1725
bk0: 7068a 380908i bk1: 7104a 368096i bk2: 7068a 371653i bk3: 7148a 355214i bk4: 7228a 354576i bk5: 7220a 339268i bk6: 7148a 345363i bk7: 7122a 339712i bk8: 7194a 377123i bk9: 7090a 366465i bk10: 7208a 366004i bk11: 7182a 356100i bk12: 7028a 359744i bk13: 7122a 351900i bk14: 7178a 334341i bk15: 7138a 330544i 
bw_dist = 0.119	0.161	0.156	0.469	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9763
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379733 n_act=50092 n_pre=50080 n_req=76768 n_req_1=22510 n_req_2=27752 n_req_3=26506 n_rd=114115 n_write=92023 bw_util=0.4351 bw_util_1=0.1188 bw_util_2=0.1618 bw_util_3=0.1545 blp=8.633086 blp_1= 2.941515 blp_2= 2.803456 blp_3= 2.765379
 n_activity=620835 dram_eff=0.4808 dram_eff_1=0.1312 dram_eff_2=0.1788 dram_eff_3=0.1708
bk0: 7072a 380140i bk1: 7024a 371536i bk2: 7068a 368132i bk3: 7106a 358123i bk4: 7295a 350142i bk5: 7170a 345167i bk6: 7188a 345117i bk7: 7202a 333654i bk8: 7168a 373958i bk9: 7126a 368101i bk10: 7120a 367902i bk11: 7158a 358097i bk12: 7062a 361173i bk13: 6994a 356069i bk14: 7212a 336769i bk15: 7150a 329441i 
bw_dist = 0.119	0.162	0.155	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9241
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379348 n_act=50091 n_pre=50079 n_req=77180 n_req_1=22664 n_req_2=27751 n_req_3=26765 n_rd=114532 n_write=91993 bw_util=0.4373 bw_util_1=0.1195 bw_util_2=0.1618 bw_util_3=0.1561 blp=8.648524 blp_1= 2.978253 blp_2= 2.789229 blp_3= 2.769072
 n_activity=621287 dram_eff=0.4829 dram_eff_1=0.1319 dram_eff_2=0.1787 dram_eff_3=0.1723
bk0: 7122a 380639i bk1: 7082a 372160i bk2: 7034a 369226i bk3: 7118a 360084i bk4: 7300a 350771i bk5: 7282a 341792i bk6: 7174a 340367i bk7: 7126a 336363i bk8: 7230a 372130i bk9: 7104a 370907i bk10: 7110a 366573i bk11: 7156a 359249i bk12: 7144a 354552i bk13: 7048a 355103i bk14: 7244a 333749i bk15: 7258a 327097i 
bw_dist = 0.119	0.162	0.156	0.468	0.094
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0071
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=378970 n_act=50472 n_pre=50458 n_req=76878 n_req_1=22547 n_req_2=27682 n_req_3=26649 n_rd=114181 n_write=91962 bw_util=0.4356 bw_util_1=0.1188 bw_util_2=0.1614 bw_util_3=0.1554 blp=8.690170 blp_1= 2.979143 blp_2= 2.811568 blp_3= 2.791638
 n_activity=619571 dram_eff=0.4824 dram_eff_1=0.1316 dram_eff_2=0.1787 dram_eff_3=0.172
bk0: 7064a 378047i bk1: 7136a 367159i bk2: 7036a 367152i bk3: 7050a 361981i bk4: 7192a 350988i bk5: 7264a 341505i bk6: 7100a 340909i bk7: 7204a 332189i bk8: 7225a 373007i bk9: 7140a 367784i bk10: 7124a 363806i bk11: 7138a 357888i bk12: 7096a 361737i bk13: 7054a 351079i bk14: 7156a 334681i bk15: 7202a 331464i 
bw_dist = 0.119	0.161	0.155	0.467	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0872
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=378495 n_act=50576 n_pre=50560 n_req=77124 n_req_1=22628 n_req_2=27670 n_req_3=26826 n_rd=114454 n_write=91958 bw_util=0.437 bw_util_1=0.1193 bw_util_2=0.1613 bw_util_3=0.1564 blp=8.667178 blp_1= 2.986846 blp_2= 2.782466 blp_3= 2.765164
 n_activity=621903 dram_eff=0.4821 dram_eff_1=0.1316 dram_eff_2=0.178 dram_eff_3=0.1725
bk0: 7104a 372232i bk1: 7182a 365857i bk2: 7116a 365512i bk3: 7150a 357200i bk4: 7248a 351404i bk5: 7288a 339695i bk6: 7102a 344088i bk7: 7216a 330864i bk8: 7162a 375019i bk9: 7178a 368612i bk10: 7168a 359606i bk11: 7152a 358963i bk12: 7022a 357359i bk13: 7154a 350345i bk14: 7052a 342749i bk15: 7160a 328909i 
bw_dist = 0.119	0.161	0.156	0.469	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45323, Miss = 28482, Miss_rate = 0.628, Pending_hits = 863, Reservation_fails = 8003
L2_cache_bank[1]: Access = 45566, Miss = 28580, Miss_rate = 0.627, Pending_hits = 837, Reservation_fails = 13776
L2_cache_bank[2]: Access = 45489, Miss = 28580, Miss_rate = 0.628, Pending_hits = 852, Reservation_fails = 9291
L2_cache_bank[3]: Access = 45511, Miss = 28591, Miss_rate = 0.628, Pending_hits = 848, Reservation_fails = 15079
L2_cache_bank[4]: Access = 46113, Miss = 28615, Miss_rate = 0.621, Pending_hits = 854, Reservation_fails = 7863
L2_cache_bank[5]: Access = 45560, Miss = 28486, Miss_rate = 0.625, Pending_hits = 851, Reservation_fails = 14821
L2_cache_bank[6]: Access = 46187, Miss = 28695, Miss_rate = 0.621, Pending_hits = 851, Reservation_fails = 10130
L2_cache_bank[7]: Access = 45610, Miss = 28612, Miss_rate = 0.627, Pending_hits = 895, Reservation_fails = 15685
L2_cache_bank[8]: Access = 46396, Miss = 28519, Miss_rate = 0.615, Pending_hits = 892, Reservation_fails = 14187
L2_cache_bank[9]: Access = 46516, Miss = 28613, Miss_rate = 0.615, Pending_hits = 912, Reservation_fails = 15448
L2_cache_bank[10]: Access = 46869, Miss = 28506, Miss_rate = 0.608, Pending_hits = 909, Reservation_fails = 14477
L2_cache_bank[11]: Access = 46858, Miss = 28759, Miss_rate = 0.614, Pending_hits = 954, Reservation_fails = 16514
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45323, Miss = 28482 (0.628), PendingHit = 863 (0.019)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45566, Miss = 28580 (0.627), PendingHit = 837 (0.0184)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45489, Miss = 28580 (0.628), PendingHit = 852 (0.0187)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45511, Miss = 28591 (0.628), PendingHit = 848 (0.0186)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46113, Miss = 28615 (0.621), PendingHit = 854 (0.0185)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45560, Miss = 28486 (0.625), PendingHit = 851 (0.0187)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46187, Miss = 28695 (0.621), PendingHit = 851 (0.0184)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45610, Miss = 28612 (0.627), PendingHit = 895 (0.0196)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46396, Miss = 28519 (0.615), PendingHit = 892 (0.0192)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46516, Miss = 28613 (0.615), PendingHit = 912 (0.0196)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46869, Miss = 28506 (0.608), PendingHit = 909 (0.0194)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46858, Miss = 28759 (0.614), PendingHit = 954 (0.0204)
L2 Cache Total Miss Rate = 0.621
Stream 1: L2 Cache Miss Rate = 0.621
Stream 2: L2 Cache Miss Rate = 0.629
Stream 3: L2 Cache Miss Rate = 0.617
Stream 1: Accesses  = 118150
Stream 1: Misses  = 73339
Stream 2: Accesses  = 216932
Stream 2: Misses  = 136392
Stream 3: Accesses  = 335066
Stream 3: Misses  = 206646
Stream 1+2: Accesses  = 335082
Stream 1+2: Misses  = 209731
Stream 1+2+3: Accesses  = 670148
Stream 1+2+3: Misses  = 416377
Total Accesses  = 551998
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.277
CORE_L2MPKI_2	0.291
CORE_L2MPKI_3	0.295
CORE_L2MPKI_4	0.291
CORE_L2MPKI_5	0.283
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.295
CORE_L2MPKI_8	0.284
CORE_L2MPKI_9	0.277
CORE_L2MPKI_10	0.295
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.271
CORE_L2MPKI_13	0.284
CORE_L2MPKI_14	0.286
CORE_L2MPKI_15	0.272
CORE_L2MPKI_16	0.286
CORE_L2MPKI_17	0.281
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.285
CORE_L2MPKI_20	1.369
CORE_L2MPKI_21	1.407
CORE_L2MPKI_22	1.414
CORE_L2MPKI_23	1.384
CORE_L2MPKI_24	1.382
CORE_L2MPKI_25	1.393
CORE_L2MPKI_26	1.406
CORE_L2MPKI_27	1.387
CORE_L2MPKI_28	1.388
CORE_L2MPKI_29	1.402
CORE_L2MPKI_30	1.398
CORE_L2MPKI_31	1.385
CORE_L2MPKI_32	1.372
CORE_L2MPKI_33	1.367
CORE_L2MPKI_34	1.391
CORE_L2MPKI_35	1.378
CORE_L2MPKI_36	1.397
CORE_L2MPKI_37	1.383
CORE_L2MPKI_38	1.359
CORE_L2MPKI_39	1.362
CORE_L2MPKI_40	1.346
CORE_L2MPKI_41	1.332
CORE_L2MPKI_42	1.334
CORE_L2MPKI_43	1.341
CORE_L2MPKI_44	1.351
CORE_L2MPKI_45	1.368
CORE_L2MPKI_46	1.377
CORE_L2MPKI_47	1.378
CORE_L2MPKI_48	1.344
CORE_L2MPKI_49	1.354
CORE_L2MPKI_50	1.339
CORE_L2MPKI_51	1.356
CORE_L2MPKI_52	1.349
CORE_L2MPKI_53	1.368
CORE_L2MPKI_54	1.369
CORE_L2MPKI_55	1.377
CORE_L2MPKI_56	1.358
CORE_L2MPKI_57	1.342
CORE_L2MPKI_58	1.359
CORE_L2MPKI_59	1.356
Avg_MPKI_Stream1= 0.264
Avg_MPKI_Stream2= 1.386
Avg_MPKI_Stream3= 1.355
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	3897
CORE_MISSES_2	4045
CORE_MISSES_3	4095
CORE_MISSES_4	4050
CORE_MISSES_5	3930
CORE_MISSES_6	3542
CORE_MISSES_7	4104
CORE_MISSES_8	3990
CORE_MISSES_9	3836
CORE_MISSES_10	4103
CORE_MISSES_11	2046
CORE_MISSES_12	3809
CORE_MISSES_13	3997
CORE_MISSES_14	3962
CORE_MISSES_15	3772
CORE_MISSES_16	3967
CORE_MISSES_17	3896
CORE_MISSES_18	1398
CORE_MISSES_19	4013
CORE_MISSES_20	6940
CORE_MISSES_21	6929
CORE_MISSES_22	6835
CORE_MISSES_23	6792
CORE_MISSES_24	6845
CORE_MISSES_25	6959
CORE_MISSES_26	6984
CORE_MISSES_27	7074
CORE_MISSES_28	6856
CORE_MISSES_29	6880
CORE_MISSES_30	6862
CORE_MISSES_31	6758
CORE_MISSES_32	6671
CORE_MISSES_33	6768
CORE_MISSES_34	6768
CORE_MISSES_35	6619
CORE_MISSES_36	6628
CORE_MISSES_37	6727
CORE_MISSES_38	6709
CORE_MISSES_39	6788
CORE_MISSES_40	6727
CORE_MISSES_41	6855
CORE_MISSES_42	6727
CORE_MISSES_43	6682
CORE_MISSES_44	6751
CORE_MISSES_45	6774
CORE_MISSES_46	6853
CORE_MISSES_47	6722
CORE_MISSES_48	6678
CORE_MISSES_49	6686
CORE_MISSES_50	6693
CORE_MISSES_51	6658
CORE_MISSES_52	6563
CORE_MISSES_53	6551
CORE_MISSES_54	6598
CORE_MISSES_55	6533
CORE_MISSES_56	6565
CORE_MISSES_57	6608
CORE_MISSES_58	6589
CORE_MISSES_59	6494
L2_MISSES = 343038
L2_total_cache_accesses = 551998
L2_total_cache_misses = 343038
L2_total_cache_miss_rate = 0.6214
L2_total_cache_pending_hits = 10518
L2_total_cache_reservation_fails = 155274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97139
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19307
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18255
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 805
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 397
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34939
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1592724
icnt_total_pkts_simt_to_mem=1631455
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     534.5588
gpu_ipc_2 =     189.3430
gpu_ipc_3 =     189.3345
gpu_tot_sim_cycle_stream_1 = 519727
gpu_tot_sim_cycle_stream_2 = 519704
gpu_tot_sim_cycle_stream_3 = 519705
gpu_sim_insn_1 = 277824631
gpu_sim_insn_2 = 98402304
gpu_sim_insn_3 = 98398080
gpu_sim_cycle = 519730
gpu_sim_insn = 474625015
gpu_ipc =     913.2146
gpu_tot_sim_cycle = 519730
gpu_tot_sim_insn = 474625015
gpu_tot_ipc =     913.2146
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1949797
gpu_stall_icnt2sh    = 229419
gpu_total_sim_rate=310009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7946200
	L1I_total_cache_misses = 144891
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 6049, Miss = 5381, Miss_rate = 0.890, Pending_hits = 57, Reservation_fails = 146174
	L1D_cache_core[2]: Access = 6408, Miss = 5638, Miss_rate = 0.880, Pending_hits = 63, Reservation_fails = 145893
	L1D_cache_core[3]: Access = 6475, Miss = 5727, Miss_rate = 0.884, Pending_hits = 50, Reservation_fails = 146037
	L1D_cache_core[4]: Access = 6306, Miss = 5582, Miss_rate = 0.885, Pending_hits = 67, Reservation_fails = 146304
	L1D_cache_core[5]: Access = 6323, Miss = 5494, Miss_rate = 0.869, Pending_hits = 57, Reservation_fails = 145208
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 6451, Miss = 5724, Miss_rate = 0.887, Pending_hits = 55, Reservation_fails = 144587
	L1D_cache_core[8]: Access = 6169, Miss = 5453, Miss_rate = 0.884, Pending_hits = 70, Reservation_fails = 140769
	L1D_cache_core[9]: Access = 6070, Miss = 5355, Miss_rate = 0.882, Pending_hits = 48, Reservation_fails = 139911
	L1D_cache_core[10]: Access = 6437, Miss = 5713, Miss_rate = 0.888, Pending_hits = 44, Reservation_fails = 146506
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 5911, Miss = 5265, Miss_rate = 0.891, Pending_hits = 44, Reservation_fails = 142270
	L1D_cache_core[13]: Access = 6329, Miss = 5624, Miss_rate = 0.889, Pending_hits = 58, Reservation_fails = 144669
	L1D_cache_core[14]: Access = 6455, Miss = 5623, Miss_rate = 0.871, Pending_hits = 54, Reservation_fails = 145941
	L1D_cache_core[15]: Access = 5982, Miss = 5293, Miss_rate = 0.885, Pending_hits = 57, Reservation_fails = 149796
	L1D_cache_core[16]: Access = 6225, Miss = 5519, Miss_rate = 0.887, Pending_hits = 69, Reservation_fails = 148287
	L1D_cache_core[17]: Access = 6156, Miss = 5425, Miss_rate = 0.881, Pending_hits = 53, Reservation_fails = 141660
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 6228, Miss = 5553, Miss_rate = 0.892, Pending_hits = 45, Reservation_fails = 145096
	L1D_cache_core[20]: Access = 10976, Miss = 8774, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 110304
	L1D_cache_core[21]: Access = 10656, Miss = 8525, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 113811
	L1D_cache_core[22]: Access = 10464, Miss = 8422, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[23]: Access = 10624, Miss = 8523, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 120985
	L1D_cache_core[24]: Access = 10720, Miss = 8578, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119358
	L1D_cache_core[25]: Access = 10816, Miss = 8650, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 114071
	L1D_cache_core[26]: Access = 10752, Miss = 8544, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 118306
	L1D_cache_core[27]: Access = 11040, Miss = 8878, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114863
	L1D_cache_core[28]: Access = 10688, Miss = 8494, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 110648
	L1D_cache_core[29]: Access = 10624, Miss = 8480, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114878
	L1D_cache_core[30]: Access = 10624, Miss = 8499, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 120913
	L1D_cache_core[31]: Access = 10560, Miss = 8385, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 109713
	L1D_cache_core[32]: Access = 10528, Miss = 8457, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 117497
	L1D_cache_core[33]: Access = 10720, Miss = 8520, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 117222
	L1D_cache_core[34]: Access = 10528, Miss = 8390, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 116108
	L1D_cache_core[35]: Access = 10400, Miss = 8310, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 119170
	L1D_cache_core[36]: Access = 10272, Miss = 8194, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 118438
	L1D_cache_core[37]: Access = 10528, Miss = 8397, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114696
	L1D_cache_core[38]: Access = 10688, Miss = 8540, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 106950
	L1D_cache_core[39]: Access = 10784, Miss = 8511, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 105760
	L1D_cache_core[40]: Access = 10816, Miss = 8693, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114021
	L1D_cache_core[41]: Access = 11136, Miss = 9038, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 122598
	L1D_cache_core[42]: Access = 10912, Miss = 8705, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 119362
	L1D_cache_core[43]: Access = 10784, Miss = 8670, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 121465
	L1D_cache_core[44]: Access = 10816, Miss = 8669, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 116538
	L1D_cache_core[45]: Access = 10720, Miss = 8608, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 124866
	L1D_cache_core[46]: Access = 10768, Miss = 8592, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 117499
	L1D_cache_core[47]: Access = 10560, Miss = 8461, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[48]: Access = 10752, Miss = 8626, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 109766
	L1D_cache_core[49]: Access = 10688, Miss = 8600, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 110987
	L1D_cache_core[50]: Access = 10816, Miss = 8567, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 113340
	L1D_cache_core[51]: Access = 10624, Miss = 8414, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[52]: Access = 10528, Miss = 8465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 118634
	L1D_cache_core[53]: Access = 10368, Miss = 8235, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 114713
	L1D_cache_core[54]: Access = 10432, Miss = 8298, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[55]: Access = 10272, Miss = 8181, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108916
	L1D_cache_core[56]: Access = 10464, Miss = 8327, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108846
	L1D_cache_core[57]: Access = 10656, Miss = 8489, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 113043
	L1D_cache_core[58]: Access = 10496, Miss = 8425, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 115638
	L1D_cache_core[59]: Access = 10368, Miss = 8270, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 113782
	L1D_total_cache_accesses = 542191
	L1D_total_cache_misses = 443332
	L1D_total_cache_miss_rate = 0.8177
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 7199533
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 251496
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2211538
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249584
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4987995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7801309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 144891
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 494191264
gpgpu_n_tot_w_icount = 15443477
gpgpu_n_stall_shd_mem = 10967894
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237020
gpgpu_n_mem_write_global = 291767
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 7376812
gpgpu_n_store_insn = 7900398
gpgpu_n_shmem_insn = 52277616
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5963776
gpgpu_n_param_mem_insn = 2049248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7261296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13356945	W0_Idle:6135678	W0_Scoreboard:26721830	W1:3879	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10884354
Warp Occupancy Distribution:
Stall:6497116	W0_Idle:1102923	W0_Scoreboard:3754366	W1:3879	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4734340
Warp Occupancy Distribution:
Stall:3407322	W0_Idle:2595312	W0_Scoreboard:11399468	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3075072
warp_utilization0: 0.250474
warp_utilization1: 0.450102
warp_utilization2: 0.150171
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1896160 {8:237020,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36866392 {40:16901,72:18616,136:256250,}
traffic_breakdown_coretomem[INST_ACC_R] = 155656 {8:19457,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32199904 {136:236764,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2331432 {8:291429,}
traffic_breakdown_memtocore[INST_ACC_R] = 2646152 {136:19457,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 667 
averagemflatency_1 = 838 
averagemflatency_2= 622 
averagemflatency_3 = 627 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 519729 
mrq_lat_table:185736 	10279 	16310 	28387 	71199 	104286 	121874 	74293 	17833 	1426 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	48436 	166251 	233166 	78922 	3454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84223 	38656 	34803 	61850 	133490 	117872 	63885 	16997 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	127940 	109576 	3305 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	146039 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	234 	543 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.027916  2.009138  2.058507  2.034461  2.144394  2.205274  2.147642  2.119278  2.047001  2.033684  2.056946  2.068331  2.160684  2.149111  2.164714  2.207465 
dram[1]:  2.013239  1.983374  2.074461  2.070688  2.173241  2.189529  2.069322  2.134178  2.034461  2.005809  2.025406  2.106369  2.117108  2.160396  2.164111  2.136511 
dram[2]:  2.015110  1.992348  2.046606  1.996351  2.269874  2.208501  2.118590  2.109904  2.044554  2.054029  2.063756  2.123831  2.145586  2.113362  2.166830  2.169074 
dram[3]:  2.035947  1.979406  2.068017  2.066940  2.175742  2.191244  2.144249  2.167548  2.029600  2.006414  2.081192  2.097452  2.162760  2.094102  2.192510  2.213027 
dram[4]:  1.989349  2.003646  1.973947  2.013915  2.147126  2.189127  2.082645  2.133419  2.037435  2.027152  2.060407  2.095891  2.146943  2.094193  2.155476  2.242301 
dram[5]:  1.989410  2.034801  2.005803  2.035692  2.196157  2.199538  2.066561  2.147610  2.001823  1.999697  2.057543  2.082227  2.101327  2.092042  2.190955  2.168801 
average row locality = 631631/301694 = 2.093615
average row locality_1 = 306189/163112 = 1.877170
average row locality_2 = 165506/69106 = 2.394958
average row locality_3 = 159936/69476 = 2.302032
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3518      3588      3521      3539      3585      3610      3596      3565      3605      3561      3557      3587      3474      3549      3606      3563 
dram[1]:      3536      3554      3534      3574      3616      3611      3575      3565      3597      3546      3604      3592      3514      3561      3591      3570 
dram[2]:      3536      3512      3534      3553      3649      3585      3594      3602      3585      3564      3561      3581      3531      3498      3607      3577 
dram[3]:      3562      3541      3517      3561      3651      3643      3587      3565      3615      3552      3555      3579      3572      3524      3622      3629 
dram[4]:      3532      3569      3518      3526      3596      3632      3550      3603      3614      3570      3562      3569      3549      3527      3586      3602 
dram[5]:      3552      3592      3560      3575      3625      3646      3554      3608      3581      3591      3584      3578      3511      3578      3526      3580 
total reads: 342854
bank skew: 3651/3474 = 1.05
chip skew: 57275/57024 = 1.00
number of total write accesses:
dram[0]:      3020      3009      2988      3015      2994      2998      3013      3016      3015      3021      3017      3042      2967      2980      3044      3002 
dram[1]:      3005      3009      3013      3017      2996      2998      3022      3009      3015      3016      3014      3022      2958      2985      3045      3019 
dram[2]:      2999      2997      3009      3013      3007      3014      3016      3003      3023      3014      3011      3011      2983      2971      3045      3032 
dram[3]:      3008      2995      3020      2990      3024      3017      3013      2996      3036      3017      3007      3010      2980      2974      3052      3030 
dram[4]:      3005      3025      2998      2988      3015      3012      3002      3017      3027      3000      3021      3010      2982      2965      3039      3026 
dram[5]:      3023      3015      3009      2984      3003      3014      3003      3041      3009      3013      3031      3008      2980      2969      3014      3024 
total reads: 288873
bank skew: 3052/2958 = 1.03
chip skew: 48169/48132 = 1.00
average mf latency per bank:
dram[0]:        535       555       516       541       548       579       555       582       530       554       534       558       532       554       546       576
dram[1]:        554       563       538       554       571       584       571       579       551       562       561       569       556       566       572       574
dram[2]:        538       541       531       532       561       577       563       567       536       548       536       551       539       545       558       567
dram[3]:        569       544       559       543       582       576       589       570       567       553       569       558       575       548       588       570
dram[4]:        572       567       556       563       585       594       593       591       566       566       571       572       570       566       591       587
dram[5]:        564       552       551       550       588       587       578       570       567       557       572       564       561       557       574       586
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2602      3071      3215      2762
dram[2]:       2946      2929      2769      2673      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      2868      2996      3591      3016      3043      3293      3306      3034      3119      3212      3181      2928      3353      3382      3746
dram[5]:       3020      3227      2929      2547      2984      3045      3066      2989      2749      2810      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379933 n_act=50068 n_pre=50052 n_req=76718 n_req_1=22526 n_req_2=27622 n_req_3=26570 n_rd=114020 n_write=91970 bw_util=0.4347 bw_util_1=0.1187 bw_util_2=0.1611 bw_util_3=0.1549 blp=8.602530 blp_1= 2.932129 blp_2= 2.776133 blp_3= 2.767568
 n_activity=620626 dram_eff=0.4805 dram_eff_1=0.1312 dram_eff_2=0.178 dram_eff_3=0.1712
bk0: 7036a 381377i bk1: 7174a 369532i bk2: 7042a 371872i bk3: 7076a 362549i bk4: 7170a 353177i bk5: 7218a 347134i bk6: 7186a 343367i bk7: 7124a 340559i bk8: 7208a 381392i bk9: 7120a 366666i bk10: 7114a 361389i bk11: 7172a 354669i bk12: 6946a 367339i bk13: 7098a 352083i bk14: 7212a 336215i bk15: 7124a 334199i 
bw_dist = 0.119	0.161	0.155	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9525
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379032 n_act=50384 n_pre=50368 n_req=76914 n_req_1=22497 n_req_2=27641 n_req_3=26776 n_rd=114246 n_write=92013 bw_util=0.4359 bw_util_1=0.1186 bw_util_2=0.1612 bw_util_3=0.1561 blp=8.642202 blp_1= 2.945859 blp_2= 2.805829 blp_3= 2.770862
 n_activity=621008 dram_eff=0.4816 dram_eff_1=0.1311 dram_eff_2=0.178 dram_eff_3=0.1725
bk0: 7068a 380908i bk1: 7104a 368096i bk2: 7068a 371653i bk3: 7148a 355214i bk4: 7228a 354576i bk5: 7220a 339268i bk6: 7148a 345363i bk7: 7122a 339712i bk8: 7194a 377123i bk9: 7090a 366465i bk10: 7208a 366004i bk11: 7182a 356100i bk12: 7028a 359744i bk13: 7122a 351900i bk14: 7178a 334341i bk15: 7138a 330544i 
bw_dist = 0.119	0.161	0.156	0.469	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9763
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379733 n_act=50092 n_pre=50080 n_req=76768 n_req_1=22510 n_req_2=27752 n_req_3=26506 n_rd=114115 n_write=92023 bw_util=0.4351 bw_util_1=0.1188 bw_util_2=0.1618 bw_util_3=0.1545 blp=8.633086 blp_1= 2.941515 blp_2= 2.803456 blp_3= 2.765379
 n_activity=620835 dram_eff=0.4808 dram_eff_1=0.1312 dram_eff_2=0.1788 dram_eff_3=0.1708
bk0: 7072a 380140i bk1: 7024a 371536i bk2: 7068a 368132i bk3: 7106a 358123i bk4: 7295a 350142i bk5: 7170a 345167i bk6: 7188a 345117i bk7: 7202a 333654i bk8: 7168a 373958i bk9: 7126a 368101i bk10: 7120a 367902i bk11: 7158a 358097i bk12: 7062a 361173i bk13: 6994a 356069i bk14: 7212a 336769i bk15: 7150a 329441i 
bw_dist = 0.119	0.162	0.155	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9241
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=379348 n_act=50091 n_pre=50079 n_req=77180 n_req_1=22664 n_req_2=27751 n_req_3=26765 n_rd=114532 n_write=91993 bw_util=0.4373 bw_util_1=0.1195 bw_util_2=0.1618 bw_util_3=0.1561 blp=8.648524 blp_1= 2.978253 blp_2= 2.789229 blp_3= 2.769072
 n_activity=621287 dram_eff=0.4829 dram_eff_1=0.1319 dram_eff_2=0.1787 dram_eff_3=0.1723
bk0: 7122a 380639i bk1: 7082a 372160i bk2: 7034a 369226i bk3: 7118a 360084i bk4: 7300a 350771i bk5: 7282a 341792i bk6: 7174a 340367i bk7: 7126a 336363i bk8: 7230a 372130i bk9: 7104a 370907i bk10: 7110a 366573i bk11: 7156a 359249i bk12: 7144a 354552i bk13: 7048a 355103i bk14: 7244a 333749i bk15: 7258a 327097i 
bw_dist = 0.119	0.162	0.156	0.468	0.094
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0071
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=378970 n_act=50472 n_pre=50458 n_req=76878 n_req_1=22547 n_req_2=27682 n_req_3=26649 n_rd=114181 n_write=91962 bw_util=0.4356 bw_util_1=0.1188 bw_util_2=0.1614 bw_util_3=0.1554 blp=8.690170 blp_1= 2.979143 blp_2= 2.811568 blp_3= 2.791638
 n_activity=619571 dram_eff=0.4824 dram_eff_1=0.1316 dram_eff_2=0.1787 dram_eff_3=0.172
bk0: 7064a 378047i bk1: 7136a 367159i bk2: 7036a 367152i bk3: 7050a 361981i bk4: 7192a 350988i bk5: 7264a 341505i bk6: 7100a 340909i bk7: 7204a 332189i bk8: 7225a 373007i bk9: 7140a 367784i bk10: 7124a 363806i bk11: 7138a 357888i bk12: 7096a 361737i bk13: 7054a 351079i bk14: 7156a 334681i bk15: 7202a 331464i 
bw_dist = 0.119	0.161	0.155	0.467	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0872
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686043 n_nop=378495 n_act=50576 n_pre=50560 n_req=77124 n_req_1=22628 n_req_2=27670 n_req_3=26826 n_rd=114454 n_write=91958 bw_util=0.437 bw_util_1=0.1193 bw_util_2=0.1613 bw_util_3=0.1564 blp=8.667178 blp_1= 2.986846 blp_2= 2.782466 blp_3= 2.765164
 n_activity=621903 dram_eff=0.4821 dram_eff_1=0.1316 dram_eff_2=0.178 dram_eff_3=0.1725
bk0: 7104a 372232i bk1: 7182a 365857i bk2: 7116a 365512i bk3: 7150a 357200i bk4: 7248a 351404i bk5: 7288a 339695i bk6: 7102a 344088i bk7: 7216a 330864i bk8: 7162a 375019i bk9: 7178a 368612i bk10: 7168a 359606i bk11: 7152a 358963i bk12: 7022a 357359i bk13: 7154a 350345i bk14: 7052a 342749i bk15: 7160a 328909i 
bw_dist = 0.119	0.161	0.156	0.469	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45323, Miss = 28482, Miss_rate = 0.628, Pending_hits = 863, Reservation_fails = 8003
L2_cache_bank[1]: Access = 45566, Miss = 28580, Miss_rate = 0.627, Pending_hits = 837, Reservation_fails = 13776
L2_cache_bank[2]: Access = 45489, Miss = 28580, Miss_rate = 0.628, Pending_hits = 852, Reservation_fails = 9291
L2_cache_bank[3]: Access = 45511, Miss = 28591, Miss_rate = 0.628, Pending_hits = 848, Reservation_fails = 15079
L2_cache_bank[4]: Access = 46113, Miss = 28615, Miss_rate = 0.621, Pending_hits = 854, Reservation_fails = 7863
L2_cache_bank[5]: Access = 45560, Miss = 28486, Miss_rate = 0.625, Pending_hits = 851, Reservation_fails = 14821
L2_cache_bank[6]: Access = 46187, Miss = 28695, Miss_rate = 0.621, Pending_hits = 851, Reservation_fails = 10130
L2_cache_bank[7]: Access = 45610, Miss = 28612, Miss_rate = 0.627, Pending_hits = 895, Reservation_fails = 15685
L2_cache_bank[8]: Access = 46396, Miss = 28519, Miss_rate = 0.615, Pending_hits = 892, Reservation_fails = 14187
L2_cache_bank[9]: Access = 46516, Miss = 28613, Miss_rate = 0.615, Pending_hits = 912, Reservation_fails = 15448
L2_cache_bank[10]: Access = 46869, Miss = 28506, Miss_rate = 0.608, Pending_hits = 909, Reservation_fails = 14477
L2_cache_bank[11]: Access = 46858, Miss = 28759, Miss_rate = 0.614, Pending_hits = 954, Reservation_fails = 16514
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45323, Miss = 28482 (0.628), PendingHit = 863 (0.019)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45566, Miss = 28580 (0.627), PendingHit = 837 (0.0184)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45489, Miss = 28580 (0.628), PendingHit = 852 (0.0187)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45511, Miss = 28591 (0.628), PendingHit = 848 (0.0186)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46113, Miss = 28615 (0.621), PendingHit = 854 (0.0185)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45560, Miss = 28486 (0.625), PendingHit = 851 (0.0187)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46187, Miss = 28695 (0.621), PendingHit = 851 (0.0184)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45610, Miss = 28612 (0.627), PendingHit = 895 (0.0196)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46396, Miss = 28519 (0.615), PendingHit = 892 (0.0192)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46516, Miss = 28613 (0.615), PendingHit = 912 (0.0196)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46869, Miss = 28506 (0.608), PendingHit = 909 (0.0194)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46858, Miss = 28759 (0.614), PendingHit = 954 (0.0204)
L2 Cache Total Miss Rate = 0.621
Stream 1: L2 Cache Miss Rate = 0.621
Stream 2: L2 Cache Miss Rate = 0.629
Stream 3: L2 Cache Miss Rate = 0.617
Stream 1: Accesses  = 118150
Stream 1: Misses  = 73339
Stream 2: Accesses  = 216932
Stream 2: Misses  = 136392
Stream 3: Accesses  = 335066
Stream 3: Misses  = 206646
Stream 1+2: Accesses  = 335082
Stream 1+2: Misses  = 209731
Stream 1+2+3: Accesses  = 670148
Stream 1+2+3: Misses  = 416377
Total Accesses  = 551998
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.277
CORE_L2MPKI_2	0.291
CORE_L2MPKI_3	0.295
CORE_L2MPKI_4	0.291
CORE_L2MPKI_5	0.283
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.295
CORE_L2MPKI_8	0.284
CORE_L2MPKI_9	0.277
CORE_L2MPKI_10	0.295
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.271
CORE_L2MPKI_13	0.284
CORE_L2MPKI_14	0.286
CORE_L2MPKI_15	0.272
CORE_L2MPKI_16	0.286
CORE_L2MPKI_17	0.281
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.285
CORE_L2MPKI_20	1.369
CORE_L2MPKI_21	1.407
CORE_L2MPKI_22	1.414
CORE_L2MPKI_23	1.384
CORE_L2MPKI_24	1.382
CORE_L2MPKI_25	1.393
CORE_L2MPKI_26	1.406
CORE_L2MPKI_27	1.387
CORE_L2MPKI_28	1.388
CORE_L2MPKI_29	1.402
CORE_L2MPKI_30	1.398
CORE_L2MPKI_31	1.385
CORE_L2MPKI_32	1.372
CORE_L2MPKI_33	1.367
CORE_L2MPKI_34	1.391
CORE_L2MPKI_35	1.378
CORE_L2MPKI_36	1.397
CORE_L2MPKI_37	1.383
CORE_L2MPKI_38	1.359
CORE_L2MPKI_39	1.362
CORE_L2MPKI_40	1.346
CORE_L2MPKI_41	1.332
CORE_L2MPKI_42	1.334
CORE_L2MPKI_43	1.341
CORE_L2MPKI_44	1.351
CORE_L2MPKI_45	1.368
CORE_L2MPKI_46	1.377
CORE_L2MPKI_47	1.378
CORE_L2MPKI_48	1.344
CORE_L2MPKI_49	1.354
CORE_L2MPKI_50	1.339
CORE_L2MPKI_51	1.356
CORE_L2MPKI_52	1.349
CORE_L2MPKI_53	1.368
CORE_L2MPKI_54	1.369
CORE_L2MPKI_55	1.377
CORE_L2MPKI_56	1.358
CORE_L2MPKI_57	1.342
CORE_L2MPKI_58	1.359
CORE_L2MPKI_59	1.356
Avg_MPKI_Stream1= 0.264
Avg_MPKI_Stream2= 1.386
Avg_MPKI_Stream3= 1.355
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	3897
CORE_MISSES_2	4045
CORE_MISSES_3	4095
CORE_MISSES_4	4050
CORE_MISSES_5	3930
CORE_MISSES_6	3542
CORE_MISSES_7	4104
CORE_MISSES_8	3990
CORE_MISSES_9	3836
CORE_MISSES_10	4103
CORE_MISSES_11	2046
CORE_MISSES_12	3809
CORE_MISSES_13	3997
CORE_MISSES_14	3962
CORE_MISSES_15	3772
CORE_MISSES_16	3967
CORE_MISSES_17	3896
CORE_MISSES_18	1398
CORE_MISSES_19	4013
CORE_MISSES_20	6940
CORE_MISSES_21	6929
CORE_MISSES_22	6835
CORE_MISSES_23	6792
CORE_MISSES_24	6845
CORE_MISSES_25	6959
CORE_MISSES_26	6984
CORE_MISSES_27	7074
CORE_MISSES_28	6856
CORE_MISSES_29	6880
CORE_MISSES_30	6862
CORE_MISSES_31	6758
CORE_MISSES_32	6671
CORE_MISSES_33	6768
CORE_MISSES_34	6768
CORE_MISSES_35	6619
CORE_MISSES_36	6628
CORE_MISSES_37	6727
CORE_MISSES_38	6709
CORE_MISSES_39	6788
CORE_MISSES_40	6727
CORE_MISSES_41	6855
CORE_MISSES_42	6727
CORE_MISSES_43	6682
CORE_MISSES_44	6751
CORE_MISSES_45	6774
CORE_MISSES_46	6853
CORE_MISSES_47	6722
CORE_MISSES_48	6678
CORE_MISSES_49	6686
CORE_MISSES_50	6693
CORE_MISSES_51	6658
CORE_MISSES_52	6563
CORE_MISSES_53	6551
CORE_MISSES_54	6598
CORE_MISSES_55	6533
CORE_MISSES_56	6565
CORE_MISSES_57	6608
CORE_MISSES_58	6589
CORE_MISSES_59	6494
L2_MISSES = 343038
L2_total_cache_accesses = 551998
L2_total_cache_misses = 343038
L2_total_cache_miss_rate = 0.6214
L2_total_cache_pending_hits = 10518
L2_total_cache_reservation_fails = 155274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97139
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19307
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18255
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 805
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 397
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34939
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1592724
icnt_total_pkts_simt_to_mem=1631455
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     485.9138
gpu_ipc_2 =     184.6049
gpu_ipc_3 =     184.6017
gpu_tot_sim_cycle_stream_1 = 574071
gpu_tot_sim_cycle_stream_2 = 574046
gpu_tot_sim_cycle_stream_3 = 574047
gpu_sim_insn_1 = 278948981
gpu_sim_insn_2 = 105971712
gpu_sim_insn_3 = 105970080
gpu_sim_cycle = 574074
gpu_sim_insn = 490890773
gpu_ipc =     855.1002
gpu_tot_sim_cycle = 574074
gpu_tot_sim_insn = 490890773
gpu_tot_ipc =     855.1002
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2166115
gpu_stall_icnt2sh    = 239139
gpu_total_sim_rate=298413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8212515
	L1I_total_cache_misses = 153201
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 7853, Miss = 6867, Miss_rate = 0.874, Pending_hits = 57, Reservation_fails = 198710
	L1D_cache_core[2]: Access = 8224, Miss = 7044, Miss_rate = 0.857, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 8586, Miss = 7372, Miss_rate = 0.859, Pending_hits = 50, Reservation_fails = 197566
	L1D_cache_core[4]: Access = 8058, Miss = 6995, Miss_rate = 0.868, Pending_hits = 67, Reservation_fails = 198893
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 8460, Miss = 7347, Miss_rate = 0.868, Pending_hits = 55, Reservation_fails = 196911
	L1D_cache_core[8]: Access = 8010, Miss = 6916, Miss_rate = 0.863, Pending_hits = 70, Reservation_fails = 193272
	L1D_cache_core[9]: Access = 7955, Miss = 6826, Miss_rate = 0.858, Pending_hits = 48, Reservation_fails = 190342
	L1D_cache_core[10]: Access = 8431, Miss = 7330, Miss_rate = 0.869, Pending_hits = 44, Reservation_fails = 198849
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 7997, Miss = 6921, Miss_rate = 0.865, Pending_hits = 44, Reservation_fails = 194524
	L1D_cache_core[13]: Access = 8093, Miss = 7064, Miss_rate = 0.873, Pending_hits = 58, Reservation_fails = 197240
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 7839, Miss = 6742, Miss_rate = 0.860, Pending_hits = 57, Reservation_fails = 200197
	L1D_cache_core[16]: Access = 8297, Miss = 7175, Miss_rate = 0.865, Pending_hits = 69, Reservation_fails = 200294
	L1D_cache_core[17]: Access = 8099, Miss = 6926, Miss_rate = 0.855, Pending_hits = 53, Reservation_fails = 190456
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 8151, Miss = 7093, Miss_rate = 0.870, Pending_hits = 45, Reservation_fails = 197322
	L1D_cache_core[20]: Access = 11936, Miss = 9570, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 124679
	L1D_cache_core[21]: Access = 11424, Miss = 9148, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136078
	L1D_cache_core[22]: Access = 11264, Miss = 9081, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 144665
	L1D_cache_core[23]: Access = 11456, Miss = 9204, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 138740
	L1D_cache_core[24]: Access = 11488, Miss = 9210, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138629
	L1D_cache_core[25]: Access = 11584, Miss = 9300, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 133866
	L1D_cache_core[26]: Access = 11520, Miss = 9165, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 135370
	L1D_cache_core[27]: Access = 11872, Miss = 9563, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 131618
	L1D_cache_core[28]: Access = 11520, Miss = 9168, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 128419
	L1D_cache_core[29]: Access = 11424, Miss = 9150, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 131573
	L1D_cache_core[30]: Access = 11424, Miss = 9153, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 137446
	L1D_cache_core[31]: Access = 11392, Miss = 9064, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 127760
	L1D_cache_core[32]: Access = 11488, Miss = 9242, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 133995
	L1D_cache_core[33]: Access = 11520, Miss = 9188, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 135109
	L1D_cache_core[34]: Access = 11360, Miss = 9073, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 133948
	L1D_cache_core[35]: Access = 11168, Miss = 8959, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137848
	L1D_cache_core[36]: Access = 11040, Miss = 8817, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 137261
	L1D_cache_core[37]: Access = 11360, Miss = 9077, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 132811
	L1D_cache_core[38]: Access = 11456, Miss = 9171, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 126922
	L1D_cache_core[39]: Access = 11680, Miss = 9238, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 122774
	L1D_cache_core[40]: Access = 11712, Miss = 9405, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 132914
	L1D_cache_core[41]: Access = 12000, Miss = 9743, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 141117
	L1D_cache_core[42]: Access = 11680, Miss = 9313, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140553
	L1D_cache_core[43]: Access = 11552, Miss = 9294, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 141316
	L1D_cache_core[44]: Access = 11648, Miss = 9331, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136432
	L1D_cache_core[45]: Access = 11552, Miss = 9272, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143205
	L1D_cache_core[46]: Access = 11616, Miss = 9258, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 136140
	L1D_cache_core[47]: Access = 11360, Miss = 9082, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 126752
	L1D_cache_core[48]: Access = 11640, Miss = 9339, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 126287
	L1D_cache_core[49]: Access = 11552, Miss = 9266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 127529
	L1D_cache_core[50]: Access = 11648, Miss = 9215, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131763
	L1D_cache_core[51]: Access = 11392, Miss = 9014, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131058
	L1D_cache_core[52]: Access = 11296, Miss = 9057, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137343
	L1D_cache_core[53]: Access = 11232, Miss = 8907, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 131467
	L1D_cache_core[54]: Access = 11200, Miss = 8889, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 134605
	L1D_cache_core[55]: Access = 11072, Miss = 8808, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 126116
	L1D_cache_core[56]: Access = 11264, Miss = 8959, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 126665
	L1D_cache_core[57]: Access = 11488, Miss = 9160, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 132161
	L1D_cache_core[58]: Access = 11328, Miss = 9084, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 135697
	L1D_cache_core[59]: Access = 11136, Miss = 8878, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 135332
	L1D_total_cache_accesses = 603060
	L1D_total_cache_misses = 492057
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 8676666
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 269928
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2701872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 268016
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5974794
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8059314
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 153201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 510540096
gpgpu_n_tot_w_icount = 15954378
gpgpu_n_stall_shd_mem = 12457866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260315
gpgpu_n_mem_write_global = 323601
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8100884
gpgpu_n_store_insn = 8680855
gpgpu_n_shmem_insn = 55423888
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6422528
gpgpu_n_param_mem_insn = 2180320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8751268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15388150	W0_Idle:7608611	W0_Scoreboard:28988148	W1:6437	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11392602
Warp Occupancy Distribution:
Stall:7420351	W0_Idle:2088417	W0_Scoreboard:3875176	W1:6437	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4769419
Warp Occupancy Distribution:
Stall:3941761	W0_Idle:2845627	W0_Scoreboard:12472156	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3311616
warp_utilization0: 0.234836
warp_utilization1: 0.410798
warp_utilization2: 0.146719
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2082520 {8:260315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40479880 {40:22098,72:22007,136:279496,}
traffic_breakdown_coretomem[INST_ACC_R] = 160456 {8:20057,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35376456 {136:260121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2586408 {8:323301,}
traffic_breakdown_memtocore[INST_ACC_R] = 2727752 {136:20057,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 691 
averagemflatency_1 = 853 
averagemflatency_2= 643 
averagemflatency_3 = 648 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 574073 
mrq_lat_table:206453 	11127 	17784 	31224 	79345 	117101 	137181 	84240 	20304 	1586 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	50368 	174500 	258448 	97712 	4430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87223 	39959 	36684 	67781 	141183 	132372 	80296 	21962 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	143561 	117228 	3389 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	29940 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	239 	612 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.999726  1.984930  2.030149  2.006628  2.108108  2.167303  2.093910  2.090238  2.015451  2.003799  2.036118  2.050581  2.146097  2.119364  2.133507  2.178867 
dram[1]:  1.995897  1.953625  2.046862  2.047151  2.146434  2.157172  2.036555  2.094124  2.009419  1.987588  2.011138  2.076020  2.095989  2.146363  2.152225  2.105533 
dram[2]:  1.997001  1.973791  2.026951  1.988264  2.227901  2.167305  2.066873  2.073835  2.023738  2.029339  2.034749  2.097410  2.129586  2.102623  2.149622  2.138817 
dram[3]:  2.004918  1.966694  2.055445  2.037911  2.139065  2.164527  2.111620  2.142231  2.018202  1.987393  2.057826  2.077889  2.144860  2.087589  2.167984  2.178498 
dram[4]:  1.974380  1.988397  1.969524  1.994759  2.121902  2.160372  2.044109  2.099575  2.021485  2.017682  2.045015  2.073021  2.133760  2.077775  2.133372  2.213193 
dram[5]:  1.965016  2.010896  1.994513  2.013889  2.169546  2.160782  2.046810  2.108039  1.979423  1.991414  2.026894  2.062188  2.092241  2.070767  2.158311  2.151702 
average row locality = 706353/341312 = 2.069523
average row locality_1 = 344327/188103 = 1.830524
average row locality_2 = 184092/76296 = 2.412866
average row locality_3 = 177934/76913 = 2.313445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3964      4051      3922      3964      4005      4043      4014      4016      4062      4020      4027      4063      3964      4013      4032      4039 
dram[1]:      3978      4004      3917      3990      4043      4043      4002      4000      4077      4003      4058      4067      4000      4030      4019      4037 
dram[2]:      4005      3981      3925      3974      4081      4011      4021      4036      4046      4036      4024      4074      3994      3980      4047      4057 
dram[3]:      4010      4001      3928      3967      4069      4067      4038      3997      4062      4031      4046      4068      4027      4000      4053      4066 
dram[4]:      3995      4024      3944      3936      4016      4079      3987      4047      4063      4056      4049      4066      4019      4017      4051      4048 
dram[5]:      3981      4048      3971      3973      4058      4067      4002      4035      4041      4056      4041      4055      3974      4063      4002      4016 
total reads: 385969
bank skew: 4081/3917 = 1.04
chip skew: 64430/64199 = 1.00
number of total write accesses:
dram[0]:      3333      3328      3286      3302      3327      3341      3345      3354      3374      3364      3358      3356      3324      3320      3336      3344 
dram[1]:      3319      3326      3290      3305      3331      3343      3352      3342      3390      3364      3346      3361      3318      3322      3334      3346 
dram[2]:      3322      3325      3295      3313      3331      3347      3335      3351      3373      3368      3354      3376      3320      3316      3353      3354 
dram[3]:      3328      3321      3301      3292      3346      3353      3341      3342      3368      3378      3357      3377      3318      3318      3355      3332 
dram[4]:      3326      3345      3295      3296      3347      3358      3336      3358      3370      3361      3356      3372      3320      3307      3371      3336 
dram[5]:      3321      3334      3299      3280      3351      3339      3344      3365      3367      3366      3346      3373      3309      3312      3360      3319 
total reads: 320480
bank skew: 3390/3280 = 1.03
chip skew: 53454/53385 = 1.00
average mf latency per bank:
dram[0]:        549       571       530       558       561       591       567       594       545       571       547       573       552       569       559       592
dram[1]:        565       577       548       567       580       595       581       586       557       572       572       581       566       577       582       589
dram[2]:        551       549       541       540       571       585       569       573       545       553       547       560       551       556       570       577
dram[3]:        576       558       565       554       587       586       592       579       571       563       573       567       577       558       594       581
dram[4]:        591       594       576       583       604       616       612       611       590       590       591       594       593       593       611       612
dram[5]:        575       570       561       563       593       596       587       581       573       568       579       576       568       569       584       597
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=414222 n_act=56771 n_pre=56757 n_req=87199 n_req_1=26855 n_req_2=30778 n_req_3=29566 n_rd=128362 n_write=101665 bw_util=0.4467 bw_util_1=0.1282 bw_util_2=0.1625 bw_util_3=0.1561 blp=8.676330 blp_1= 3.040150 blp_2= 2.785952 blp_3= 2.760938
 n_activity=692132 dram_eff=0.4891 dram_eff_1=0.1403 dram_eff_2=0.1779 dram_eff_3=0.1709
bk0: 7926a 416132i bk1: 8096a 401434i bk2: 7836a 407053i bk3: 7928a 396233i bk4: 8010a 383655i bk5: 8086a 376738i bk6: 8026a 372961i bk7: 8026a 366615i bk8: 8122a 412904i bk9: 8040a 396840i bk10: 8054a 392042i bk11: 8126a 385152i bk12: 7924a 394041i bk13: 8024a 379548i bk14: 8062a 367570i bk15: 8076a 358023i 
bw_dist = 0.128	0.162	0.156	0.467	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2223
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=413676 n_act=56978 n_pre=56965 n_req=87297 n_req_1=26888 n_req_2=30693 n_req_3=29716 n_rd=128504 n_write=101654 bw_util=0.4472 bw_util_1=0.1283 bw_util_2=0.162 bw_util_3=0.1569 blp=8.688699 blp_1= 3.065727 blp_2= 2.798628 blp_3= 2.757766
 n_activity=692409 dram_eff=0.4894 dram_eff_1=0.1405 dram_eff_2=0.1773 dram_eff_3=0.1717
bk0: 7954a 417112i bk1: 8006a 400812i bk2: 7834a 410441i bk3: 7976a 389629i bk4: 8084a 387509i bk5: 8082a 369625i bk6: 8004a 373709i bk7: 8000a 367508i bk8: 8154a 406645i bk9: 8004a 398532i bk10: 8114a 397097i bk11: 8134a 385799i bk12: 7996a 387016i bk13: 8054a 381249i bk14: 8036a 366383i bk15: 8072a 357936i 
bw_dist = 0.128	0.162	0.157	0.467	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2239
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=414001 n_act=56734 n_pre=56720 n_req=87351 n_req_1=26869 n_req_2=30916 n_req_3=29566 n_rd=128552 n_write=101770 bw_util=0.4476 bw_util_1=0.1283 bw_util_2=0.1632 bw_util_3=0.1561 blp=8.715010 blp_1= 3.062766 blp_2= 2.807565 blp_3= 2.767773
 n_activity=692187 dram_eff=0.49 dram_eff_1=0.1405 dram_eff_2=0.1787 dram_eff_3=0.1709
bk0: 8006a 412673i bk1: 7960a 403207i bk2: 7848a 405260i bk3: 7946a 393341i bk4: 8160a 382224i bk5: 8022a 373624i bk6: 8042a 374593i bk7: 8070a 359157i bk8: 8088a 404733i bk9: 8068a 399072i bk10: 8048a 396982i bk11: 8148a 383361i bk12: 7988a 389950i bk13: 7956a 381954i bk14: 8090a 365061i bk15: 8112a 355490i 
bw_dist = 0.128	0.163	0.156	0.466	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.193
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=414095 n_act=56601 n_pre=56585 n_req=87625 n_req_1=27067 n_req_2=30793 n_req_3=29765 n_rd=128826 n_write=101670 bw_util=0.4488 bw_util_1=0.1291 bw_util_2=0.1625 bw_util_3=0.1571 blp=8.706872 blp_1= 3.100384 blp_2= 2.782744 blp_3= 2.761405
 n_activity=692674 dram_eff=0.491 dram_eff_1=0.1413 dram_eff_2=0.1778 dram_eff_3=0.1719
bk0: 8018a 416242i bk1: 8002a 403551i bk2: 7856a 405638i bk3: 7930a 392932i bk4: 8136a 381257i bk5: 8134a 372142i bk6: 8072a 368970i bk7: 7988a 363853i bk8: 8122a 405869i bk9: 8060a 399968i bk10: 8090a 397096i bk11: 8134a 385803i bk12: 8052a 383876i bk13: 7998a 382785i bk14: 8106a 364886i bk15: 8128a 357681i 
bw_dist = 0.129	0.163	0.157	0.465	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.253
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=413140 n_act=57069 n_pre=57054 n_req=87586 n_req_1=26954 n_req_2=30893 n_req_3=29739 n_rd=128768 n_write=101746 bw_util=0.4487 bw_util_1=0.1286 bw_util_2=0.1631 bw_util_3=0.157 blp=8.766537 blp_1= 3.105490 blp_2= 2.822468 blp_3= 2.797044
 n_activity=691008 dram_eff=0.492 dram_eff_1=0.1411 dram_eff_2=0.1788 dram_eff_3=0.1721
bk0: 7988a 411085i bk1: 8048a 399159i bk2: 7886a 401955i bk3: 7868a 395619i bk4: 8032a 383174i bk5: 8158a 369669i bk6: 7972a 367833i bk7: 8090a 359502i bk8: 8126a 405398i bk9: 8112a 396480i bk10: 8098a 392981i bk11: 8132a 384181i bk12: 8036a 391368i bk13: 8028a 376765i bk14: 8102a 361870i bk15: 8092a 359503i 
bw_dist = 0.129	0.163	0.157	0.463	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4052
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=413154 n_act=57143 n_pre=57128 n_req=87544 n_req_1=27038 n_req_2=30692 n_req_3=29814 n_rd=128740 n_write=101612 bw_util=0.4484 bw_util_1=0.1291 bw_util_2=0.162 bw_util_3=0.1574 blp=8.709530 blp_1= 3.097072 blp_2= 2.779155 blp_3= 2.759784
 n_activity=693245 dram_eff=0.4902 dram_eff_1=0.1411 dram_eff_2=0.1771 dram_eff_3=0.172
bk0: 7962a 410135i bk1: 8096a 399005i bk2: 7942a 401399i bk3: 7942a 393421i bk4: 8116a 381566i bk5: 8132a 371882i bk6: 8004a 372109i bk7: 8064a 361871i bk8: 8080a 406838i bk9: 8112a 399343i bk10: 8080a 391889i bk11: 8110a 385748i bk12: 7944a 387310i bk13: 8124a 378754i bk14: 8004a 368091i bk15: 8028a 360139i 
bw_dist = 0.129	0.162	0.157	0.466	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2996

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49897, Miss = 32009, Miss_rate = 0.642, Pending_hits = 867, Reservation_fails = 9222
L2_cache_bank[1]: Access = 50232, Miss = 32227, Miss_rate = 0.642, Pending_hits = 846, Reservation_fails = 16239
L2_cache_bank[2]: Access = 50042, Miss = 32109, Miss_rate = 0.642, Pending_hits = 856, Reservation_fails = 10460
L2_cache_bank[3]: Access = 50226, Miss = 32186, Miss_rate = 0.641, Pending_hits = 857, Reservation_fails = 16633
L2_cache_bank[4]: Access = 50639, Miss = 32157, Miss_rate = 0.635, Pending_hits = 856, Reservation_fails = 9788
L2_cache_bank[5]: Access = 50307, Miss = 32163, Miss_rate = 0.639, Pending_hits = 865, Reservation_fails = 16903
L2_cache_bank[6]: Access = 50772, Miss = 32248, Miss_rate = 0.635, Pending_hits = 853, Reservation_fails = 11946
L2_cache_bank[7]: Access = 50350, Miss = 32212, Miss_rate = 0.640, Pending_hits = 906, Reservation_fails = 18108
L2_cache_bank[8]: Access = 51039, Miss = 32141, Miss_rate = 0.630, Pending_hits = 899, Reservation_fails = 19486
L2_cache_bank[9]: Access = 51226, Miss = 32291, Miss_rate = 0.630, Pending_hits = 923, Reservation_fails = 20083
L2_cache_bank[10]: Access = 51569, Miss = 32088, Miss_rate = 0.622, Pending_hits = 918, Reservation_fails = 17271
L2_cache_bank[11]: Access = 51529, Miss = 32326, Miss_rate = 0.627, Pending_hits = 961, Reservation_fails = 19341
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49897, Miss = 32009 (0.642), PendingHit = 867 (0.0174)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50232, Miss = 32227 (0.642), PendingHit = 846 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50042, Miss = 32109 (0.642), PendingHit = 856 (0.0171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50226, Miss = 32186 (0.641), PendingHit = 857 (0.0171)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50639, Miss = 32157 (0.635), PendingHit = 856 (0.0169)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50307, Miss = 32163 (0.639), PendingHit = 865 (0.0172)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50772, Miss = 32248 (0.635), PendingHit = 853 (0.0168)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50350, Miss = 32212 (0.64), PendingHit = 906 (0.018)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51039, Miss = 32141 (0.63), PendingHit = 899 (0.0176)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51226, Miss = 32291 (0.63), PendingHit = 923 (0.018)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51569, Miss = 32088 (0.622), PendingHit = 918 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51529, Miss = 32326 (0.627), PendingHit = 961 (0.0186)
L2 Cache Total Miss Rate = 0.635
Stream 1: L2 Cache Miss Rate = 0.639
Stream 2: L2 Cache Miss Rate = 0.641
Stream 3: L2 Cache Miss Rate = 0.632
Stream 1: Accesses  = 140628
Stream 1: Misses  = 89891
Stream 2: Accesses  = 233616
Stream 2: Misses  = 149819
Stream 3: Accesses  = 374212
Stream 3: Misses  = 236338
Stream 1+2: Accesses  = 374244
Stream 1+2: Misses  = 239710
Stream 1+2+3: Accesses  = 748456
Stream 1+2+3: Misses  = 476048
Total Accesses  = 607828
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.356
CORE_L2MPKI_2	0.361
CORE_L2MPKI_3	0.382
CORE_L2MPKI_4	0.365
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.384
CORE_L2MPKI_8	0.360
CORE_L2MPKI_9	0.351
CORE_L2MPKI_10	0.380
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.356
CORE_L2MPKI_13	0.361
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.347
CORE_L2MPKI_16	0.371
CORE_L2MPKI_17	0.358
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.364
CORE_L2MPKI_20	1.395
CORE_L2MPKI_21	1.439
CORE_L2MPKI_22	1.440
CORE_L2MPKI_23	1.410
CORE_L2MPKI_24	1.415
CORE_L2MPKI_25	1.423
CORE_L2MPKI_26	1.432
CORE_L2MPKI_27	1.414
CORE_L2MPKI_28	1.418
CORE_L2MPKI_29	1.432
CORE_L2MPKI_30	1.422
CORE_L2MPKI_31	1.414
CORE_L2MPKI_32	1.396
CORE_L2MPKI_33	1.395
CORE_L2MPKI_34	1.417
CORE_L2MPKI_35	1.404
CORE_L2MPKI_36	1.426
CORE_L2MPKI_37	1.410
CORE_L2MPKI_38	1.386
CORE_L2MPKI_39	1.388
CORE_L2MPKI_40	1.376
CORE_L2MPKI_41	1.359
CORE_L2MPKI_42	1.361
CORE_L2MPKI_43	1.372
CORE_L2MPKI_44	1.375
CORE_L2MPKI_45	1.390
CORE_L2MPKI_46	1.400
CORE_L2MPKI_47	1.408
CORE_L2MPKI_48	1.368
CORE_L2MPKI_49	1.383
CORE_L2MPKI_50	1.366
CORE_L2MPKI_51	1.385
CORE_L2MPKI_52	1.376
CORE_L2MPKI_53	1.388
CORE_L2MPKI_54	1.396
CORE_L2MPKI_55	1.401
CORE_L2MPKI_56	1.389
CORE_L2MPKI_57	1.372
CORE_L2MPKI_58	1.390
CORE_L2MPKI_59	1.389
Avg_MPKI_Stream1= 0.321
Avg_MPKI_Stream2= 1.414
Avg_MPKI_Stream3= 1.382
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	5027
CORE_MISSES_2	5031
CORE_MISSES_3	5339
CORE_MISSES_4	5102
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	5374
CORE_MISSES_8	5088
CORE_MISSES_9	4894
CORE_MISSES_10	5321
CORE_MISSES_11	2046
CORE_MISSES_12	5024
CORE_MISSES_13	5111
CORE_MISSES_14	4283
CORE_MISSES_15	4831
CORE_MISSES_16	5186
CORE_MISSES_17	4990
CORE_MISSES_18	1398
CORE_MISSES_19	5151
CORE_MISSES_20	7692
CORE_MISSES_21	7595
CORE_MISSES_22	7495
CORE_MISSES_23	7463
CORE_MISSES_24	7512
CORE_MISSES_25	7615
CORE_MISSES_26	7623
CORE_MISSES_27	7753
CORE_MISSES_28	7545
CORE_MISSES_29	7557
CORE_MISSES_30	7506
CORE_MISSES_31	7442
CORE_MISSES_32	7411
CORE_MISSES_33	7426
CORE_MISSES_34	7438
CORE_MISSES_35	7243
CORE_MISSES_36	7275
CORE_MISSES_37	7401
CORE_MISSES_38	7336
CORE_MISSES_39	7491
CORE_MISSES_40	7444
CORE_MISSES_41	7533
CORE_MISSES_42	7346
CORE_MISSES_43	7320
CORE_MISSES_44	7399
CORE_MISSES_45	7417
CORE_MISSES_46	7512
CORE_MISSES_47	7389
CORE_MISSES_48	7360
CORE_MISSES_49	7383
CORE_MISSES_50	7351
CORE_MISSES_51	7291
CORE_MISSES_52	7180
CORE_MISSES_53	7205
CORE_MISSES_54	7223
CORE_MISSES_55	7168
CORE_MISSES_56	7229
CORE_MISSES_57	7280
CORE_MISSES_58	7272
CORE_MISSES_59	7145
L2_MISSES = 386157
L2_total_cache_accesses = 607828
L2_total_cache_misses = 386157
L2_total_cache_miss_rate = 0.6353
L2_total_cache_pending_hits = 10607
L2_total_cache_reservation_fails = 185480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26654
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 849
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 412
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37540
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1744381
icnt_total_pkts_simt_to_mem=1792147
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     485.9138
gpu_ipc_2 =     184.6049
gpu_ipc_3 =     184.6017
gpu_tot_sim_cycle_stream_1 = 574071
gpu_tot_sim_cycle_stream_2 = 574046
gpu_tot_sim_cycle_stream_3 = 574047
gpu_sim_insn_1 = 278948981
gpu_sim_insn_2 = 105971712
gpu_sim_insn_3 = 105970080
gpu_sim_cycle = 574074
gpu_sim_insn = 490890773
gpu_ipc =     855.1002
gpu_tot_sim_cycle = 574074
gpu_tot_sim_insn = 490890773
gpu_tot_ipc =     855.1002
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2166115
gpu_stall_icnt2sh    = 239139
gpu_total_sim_rate=298413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8212515
	L1I_total_cache_misses = 153201
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 7853, Miss = 6867, Miss_rate = 0.874, Pending_hits = 57, Reservation_fails = 198710
	L1D_cache_core[2]: Access = 8224, Miss = 7044, Miss_rate = 0.857, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 8586, Miss = 7372, Miss_rate = 0.859, Pending_hits = 50, Reservation_fails = 197566
	L1D_cache_core[4]: Access = 8058, Miss = 6995, Miss_rate = 0.868, Pending_hits = 67, Reservation_fails = 198893
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 8460, Miss = 7347, Miss_rate = 0.868, Pending_hits = 55, Reservation_fails = 196911
	L1D_cache_core[8]: Access = 8010, Miss = 6916, Miss_rate = 0.863, Pending_hits = 70, Reservation_fails = 193272
	L1D_cache_core[9]: Access = 7955, Miss = 6826, Miss_rate = 0.858, Pending_hits = 48, Reservation_fails = 190342
	L1D_cache_core[10]: Access = 8431, Miss = 7330, Miss_rate = 0.869, Pending_hits = 44, Reservation_fails = 198849
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 7997, Miss = 6921, Miss_rate = 0.865, Pending_hits = 44, Reservation_fails = 194524
	L1D_cache_core[13]: Access = 8093, Miss = 7064, Miss_rate = 0.873, Pending_hits = 58, Reservation_fails = 197240
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 7839, Miss = 6742, Miss_rate = 0.860, Pending_hits = 57, Reservation_fails = 200197
	L1D_cache_core[16]: Access = 8297, Miss = 7175, Miss_rate = 0.865, Pending_hits = 69, Reservation_fails = 200294
	L1D_cache_core[17]: Access = 8099, Miss = 6926, Miss_rate = 0.855, Pending_hits = 53, Reservation_fails = 190456
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 8151, Miss = 7093, Miss_rate = 0.870, Pending_hits = 45, Reservation_fails = 197322
	L1D_cache_core[20]: Access = 11936, Miss = 9570, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 124679
	L1D_cache_core[21]: Access = 11424, Miss = 9148, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136078
	L1D_cache_core[22]: Access = 11264, Miss = 9081, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 144665
	L1D_cache_core[23]: Access = 11456, Miss = 9204, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 138740
	L1D_cache_core[24]: Access = 11488, Miss = 9210, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138629
	L1D_cache_core[25]: Access = 11584, Miss = 9300, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 133866
	L1D_cache_core[26]: Access = 11520, Miss = 9165, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 135370
	L1D_cache_core[27]: Access = 11872, Miss = 9563, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 131618
	L1D_cache_core[28]: Access = 11520, Miss = 9168, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 128419
	L1D_cache_core[29]: Access = 11424, Miss = 9150, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 131573
	L1D_cache_core[30]: Access = 11424, Miss = 9153, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 137446
	L1D_cache_core[31]: Access = 11392, Miss = 9064, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 127760
	L1D_cache_core[32]: Access = 11488, Miss = 9242, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 133995
	L1D_cache_core[33]: Access = 11520, Miss = 9188, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 135109
	L1D_cache_core[34]: Access = 11360, Miss = 9073, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 133948
	L1D_cache_core[35]: Access = 11168, Miss = 8959, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137848
	L1D_cache_core[36]: Access = 11040, Miss = 8817, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 137261
	L1D_cache_core[37]: Access = 11360, Miss = 9077, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 132811
	L1D_cache_core[38]: Access = 11456, Miss = 9171, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 126922
	L1D_cache_core[39]: Access = 11680, Miss = 9238, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 122774
	L1D_cache_core[40]: Access = 11712, Miss = 9405, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 132914
	L1D_cache_core[41]: Access = 12000, Miss = 9743, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 141117
	L1D_cache_core[42]: Access = 11680, Miss = 9313, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140553
	L1D_cache_core[43]: Access = 11552, Miss = 9294, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 141316
	L1D_cache_core[44]: Access = 11648, Miss = 9331, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136432
	L1D_cache_core[45]: Access = 11552, Miss = 9272, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143205
	L1D_cache_core[46]: Access = 11616, Miss = 9258, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 136140
	L1D_cache_core[47]: Access = 11360, Miss = 9082, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 126752
	L1D_cache_core[48]: Access = 11640, Miss = 9339, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 126287
	L1D_cache_core[49]: Access = 11552, Miss = 9266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 127529
	L1D_cache_core[50]: Access = 11648, Miss = 9215, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131763
	L1D_cache_core[51]: Access = 11392, Miss = 9014, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131058
	L1D_cache_core[52]: Access = 11296, Miss = 9057, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137343
	L1D_cache_core[53]: Access = 11232, Miss = 8907, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 131467
	L1D_cache_core[54]: Access = 11200, Miss = 8889, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 134605
	L1D_cache_core[55]: Access = 11072, Miss = 8808, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 126116
	L1D_cache_core[56]: Access = 11264, Miss = 8959, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 126665
	L1D_cache_core[57]: Access = 11488, Miss = 9160, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 132161
	L1D_cache_core[58]: Access = 11328, Miss = 9084, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 135697
	L1D_cache_core[59]: Access = 11136, Miss = 8878, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 135332
	L1D_total_cache_accesses = 603060
	L1D_total_cache_misses = 492057
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 8676666
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 269928
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2701872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 268016
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5974794
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8059314
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 153201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 510540096
gpgpu_n_tot_w_icount = 15954378
gpgpu_n_stall_shd_mem = 12457866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260315
gpgpu_n_mem_write_global = 323601
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8100884
gpgpu_n_store_insn = 8680855
gpgpu_n_shmem_insn = 55423888
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6422528
gpgpu_n_param_mem_insn = 2180320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8751268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15388150	W0_Idle:7608611	W0_Scoreboard:28988148	W1:6437	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11392602
Warp Occupancy Distribution:
Stall:7420351	W0_Idle:2088417	W0_Scoreboard:3875176	W1:6437	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4769419
Warp Occupancy Distribution:
Stall:3941761	W0_Idle:2845627	W0_Scoreboard:12472156	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3311616
warp_utilization0: 0.234836
warp_utilization1: 0.410798
warp_utilization2: 0.146719
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2082520 {8:260315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40479880 {40:22098,72:22007,136:279496,}
traffic_breakdown_coretomem[INST_ACC_R] = 160456 {8:20057,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35376456 {136:260121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2586408 {8:323301,}
traffic_breakdown_memtocore[INST_ACC_R] = 2727752 {136:20057,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 691 
averagemflatency_1 = 853 
averagemflatency_2= 643 
averagemflatency_3 = 648 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 574073 
mrq_lat_table:206453 	11127 	17784 	31224 	79345 	117101 	137181 	84240 	20304 	1586 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	50368 	174500 	258448 	97712 	4430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87223 	39959 	36684 	67781 	141183 	132372 	80296 	21962 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	143561 	117228 	3389 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	29940 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	239 	612 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.999726  1.984930  2.030149  2.006628  2.108108  2.167303  2.093910  2.090238  2.015451  2.003799  2.036118  2.050581  2.146097  2.119364  2.133507  2.178867 
dram[1]:  1.995897  1.953625  2.046862  2.047151  2.146434  2.157172  2.036555  2.094124  2.009419  1.987588  2.011138  2.076020  2.095989  2.146363  2.152225  2.105533 
dram[2]:  1.997001  1.973791  2.026951  1.988264  2.227901  2.167305  2.066873  2.073835  2.023738  2.029339  2.034749  2.097410  2.129586  2.102623  2.149622  2.138817 
dram[3]:  2.004918  1.966694  2.055445  2.037911  2.139065  2.164527  2.111620  2.142231  2.018202  1.987393  2.057826  2.077889  2.144860  2.087589  2.167984  2.178498 
dram[4]:  1.974380  1.988397  1.969524  1.994759  2.121902  2.160372  2.044109  2.099575  2.021485  2.017682  2.045015  2.073021  2.133760  2.077775  2.133372  2.213193 
dram[5]:  1.965016  2.010896  1.994513  2.013889  2.169546  2.160782  2.046810  2.108039  1.979423  1.991414  2.026894  2.062188  2.092241  2.070767  2.158311  2.151702 
average row locality = 706353/341312 = 2.069523
average row locality_1 = 344327/188103 = 1.830524
average row locality_2 = 184092/76296 = 2.412866
average row locality_3 = 177934/76913 = 2.313445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3964      4051      3922      3964      4005      4043      4014      4016      4062      4020      4027      4063      3964      4013      4032      4039 
dram[1]:      3978      4004      3917      3990      4043      4043      4002      4000      4077      4003      4058      4067      4000      4030      4019      4037 
dram[2]:      4005      3981      3925      3974      4081      4011      4021      4036      4046      4036      4024      4074      3994      3980      4047      4057 
dram[3]:      4010      4001      3928      3967      4069      4067      4038      3997      4062      4031      4046      4068      4027      4000      4053      4066 
dram[4]:      3995      4024      3944      3936      4016      4079      3987      4047      4063      4056      4049      4066      4019      4017      4051      4048 
dram[5]:      3981      4048      3971      3973      4058      4067      4002      4035      4041      4056      4041      4055      3974      4063      4002      4016 
total reads: 385969
bank skew: 4081/3917 = 1.04
chip skew: 64430/64199 = 1.00
number of total write accesses:
dram[0]:      3333      3328      3286      3302      3327      3341      3345      3354      3374      3364      3358      3356      3324      3320      3336      3344 
dram[1]:      3319      3326      3290      3305      3331      3343      3352      3342      3390      3364      3346      3361      3318      3322      3334      3346 
dram[2]:      3322      3325      3295      3313      3331      3347      3335      3351      3373      3368      3354      3376      3320      3316      3353      3354 
dram[3]:      3328      3321      3301      3292      3346      3353      3341      3342      3368      3378      3357      3377      3318      3318      3355      3332 
dram[4]:      3326      3345      3295      3296      3347      3358      3336      3358      3370      3361      3356      3372      3320      3307      3371      3336 
dram[5]:      3321      3334      3299      3280      3351      3339      3344      3365      3367      3366      3346      3373      3309      3312      3360      3319 
total reads: 320480
bank skew: 3390/3280 = 1.03
chip skew: 53454/53385 = 1.00
average mf latency per bank:
dram[0]:        549       571       530       558       561       591       567       594       545       571       547       573       552       569       559       592
dram[1]:        565       577       548       567       580       595       581       586       557       572       572       581       566       577       582       589
dram[2]:        551       549       541       540       571       585       569       573       545       553       547       560       551       556       570       577
dram[3]:        576       558       565       554       587       586       592       579       571       563       573       567       577       558       594       581
dram[4]:        591       594       576       583       604       616       612       611       590       590       591       594       593       593       611       612
dram[5]:        575       570       561       563       593       596       587       581       573       568       579       576       568       569       584       597
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=414222 n_act=56771 n_pre=56757 n_req=87199 n_req_1=26855 n_req_2=30778 n_req_3=29566 n_rd=128362 n_write=101665 bw_util=0.4467 bw_util_1=0.1282 bw_util_2=0.1625 bw_util_3=0.1561 blp=8.676330 blp_1= 3.040150 blp_2= 2.785952 blp_3= 2.760938
 n_activity=692132 dram_eff=0.4891 dram_eff_1=0.1403 dram_eff_2=0.1779 dram_eff_3=0.1709
bk0: 7926a 416132i bk1: 8096a 401434i bk2: 7836a 407053i bk3: 7928a 396233i bk4: 8010a 383655i bk5: 8086a 376738i bk6: 8026a 372961i bk7: 8026a 366615i bk8: 8122a 412904i bk9: 8040a 396840i bk10: 8054a 392042i bk11: 8126a 385152i bk12: 7924a 394041i bk13: 8024a 379548i bk14: 8062a 367570i bk15: 8076a 358023i 
bw_dist = 0.128	0.162	0.156	0.467	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2223
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=413676 n_act=56978 n_pre=56965 n_req=87297 n_req_1=26888 n_req_2=30693 n_req_3=29716 n_rd=128504 n_write=101654 bw_util=0.4472 bw_util_1=0.1283 bw_util_2=0.162 bw_util_3=0.1569 blp=8.688699 blp_1= 3.065727 blp_2= 2.798628 blp_3= 2.757766
 n_activity=692409 dram_eff=0.4894 dram_eff_1=0.1405 dram_eff_2=0.1773 dram_eff_3=0.1717
bk0: 7954a 417112i bk1: 8006a 400812i bk2: 7834a 410441i bk3: 7976a 389629i bk4: 8084a 387509i bk5: 8082a 369625i bk6: 8004a 373709i bk7: 8000a 367508i bk8: 8154a 406645i bk9: 8004a 398532i bk10: 8114a 397097i bk11: 8134a 385799i bk12: 7996a 387016i bk13: 8054a 381249i bk14: 8036a 366383i bk15: 8072a 357936i 
bw_dist = 0.128	0.162	0.157	0.467	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2239
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=414001 n_act=56734 n_pre=56720 n_req=87351 n_req_1=26869 n_req_2=30916 n_req_3=29566 n_rd=128552 n_write=101770 bw_util=0.4476 bw_util_1=0.1283 bw_util_2=0.1632 bw_util_3=0.1561 blp=8.715010 blp_1= 3.062766 blp_2= 2.807565 blp_3= 2.767773
 n_activity=692187 dram_eff=0.49 dram_eff_1=0.1405 dram_eff_2=0.1787 dram_eff_3=0.1709
bk0: 8006a 412673i bk1: 7960a 403207i bk2: 7848a 405260i bk3: 7946a 393341i bk4: 8160a 382224i bk5: 8022a 373624i bk6: 8042a 374593i bk7: 8070a 359157i bk8: 8088a 404733i bk9: 8068a 399072i bk10: 8048a 396982i bk11: 8148a 383361i bk12: 7988a 389950i bk13: 7956a 381954i bk14: 8090a 365061i bk15: 8112a 355490i 
bw_dist = 0.128	0.163	0.156	0.466	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.193
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=414095 n_act=56601 n_pre=56585 n_req=87625 n_req_1=27067 n_req_2=30793 n_req_3=29765 n_rd=128826 n_write=101670 bw_util=0.4488 bw_util_1=0.1291 bw_util_2=0.1625 bw_util_3=0.1571 blp=8.706872 blp_1= 3.100384 blp_2= 2.782744 blp_3= 2.761405
 n_activity=692674 dram_eff=0.491 dram_eff_1=0.1413 dram_eff_2=0.1778 dram_eff_3=0.1719
bk0: 8018a 416242i bk1: 8002a 403551i bk2: 7856a 405638i bk3: 7930a 392932i bk4: 8136a 381257i bk5: 8134a 372142i bk6: 8072a 368970i bk7: 7988a 363853i bk8: 8122a 405869i bk9: 8060a 399968i bk10: 8090a 397096i bk11: 8134a 385803i bk12: 8052a 383876i bk13: 7998a 382785i bk14: 8106a 364886i bk15: 8128a 357681i 
bw_dist = 0.129	0.163	0.157	0.465	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.253
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=413140 n_act=57069 n_pre=57054 n_req=87586 n_req_1=26954 n_req_2=30893 n_req_3=29739 n_rd=128768 n_write=101746 bw_util=0.4487 bw_util_1=0.1286 bw_util_2=0.1631 bw_util_3=0.157 blp=8.766537 blp_1= 3.105490 blp_2= 2.822468 blp_3= 2.797044
 n_activity=691008 dram_eff=0.492 dram_eff_1=0.1411 dram_eff_2=0.1788 dram_eff_3=0.1721
bk0: 7988a 411085i bk1: 8048a 399159i bk2: 7886a 401955i bk3: 7868a 395619i bk4: 8032a 383174i bk5: 8158a 369669i bk6: 7972a 367833i bk7: 8090a 359502i bk8: 8126a 405398i bk9: 8112a 396480i bk10: 8098a 392981i bk11: 8132a 384181i bk12: 8036a 391368i bk13: 8028a 376765i bk14: 8102a 361870i bk15: 8092a 359503i 
bw_dist = 0.129	0.163	0.157	0.463	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4052
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=757777 n_nop=413154 n_act=57143 n_pre=57128 n_req=87544 n_req_1=27038 n_req_2=30692 n_req_3=29814 n_rd=128740 n_write=101612 bw_util=0.4484 bw_util_1=0.1291 bw_util_2=0.162 bw_util_3=0.1574 blp=8.709530 blp_1= 3.097072 blp_2= 2.779155 blp_3= 2.759784
 n_activity=693245 dram_eff=0.4902 dram_eff_1=0.1411 dram_eff_2=0.1771 dram_eff_3=0.172
bk0: 7962a 410135i bk1: 8096a 399005i bk2: 7942a 401399i bk3: 7942a 393421i bk4: 8116a 381566i bk5: 8132a 371882i bk6: 8004a 372109i bk7: 8064a 361871i bk8: 8080a 406838i bk9: 8112a 399343i bk10: 8080a 391889i bk11: 8110a 385748i bk12: 7944a 387310i bk13: 8124a 378754i bk14: 8004a 368091i bk15: 8028a 360139i 
bw_dist = 0.129	0.162	0.157	0.466	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2996

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49897, Miss = 32009, Miss_rate = 0.642, Pending_hits = 867, Reservation_fails = 9222
L2_cache_bank[1]: Access = 50232, Miss = 32227, Miss_rate = 0.642, Pending_hits = 846, Reservation_fails = 16239
L2_cache_bank[2]: Access = 50042, Miss = 32109, Miss_rate = 0.642, Pending_hits = 856, Reservation_fails = 10460
L2_cache_bank[3]: Access = 50226, Miss = 32186, Miss_rate = 0.641, Pending_hits = 857, Reservation_fails = 16633
L2_cache_bank[4]: Access = 50639, Miss = 32157, Miss_rate = 0.635, Pending_hits = 856, Reservation_fails = 9788
L2_cache_bank[5]: Access = 50307, Miss = 32163, Miss_rate = 0.639, Pending_hits = 865, Reservation_fails = 16903
L2_cache_bank[6]: Access = 50772, Miss = 32248, Miss_rate = 0.635, Pending_hits = 853, Reservation_fails = 11946
L2_cache_bank[7]: Access = 50350, Miss = 32212, Miss_rate = 0.640, Pending_hits = 906, Reservation_fails = 18108
L2_cache_bank[8]: Access = 51039, Miss = 32141, Miss_rate = 0.630, Pending_hits = 899, Reservation_fails = 19486
L2_cache_bank[9]: Access = 51226, Miss = 32291, Miss_rate = 0.630, Pending_hits = 923, Reservation_fails = 20083
L2_cache_bank[10]: Access = 51569, Miss = 32088, Miss_rate = 0.622, Pending_hits = 918, Reservation_fails = 17271
L2_cache_bank[11]: Access = 51529, Miss = 32326, Miss_rate = 0.627, Pending_hits = 961, Reservation_fails = 19341
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49897, Miss = 32009 (0.642), PendingHit = 867 (0.0174)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50232, Miss = 32227 (0.642), PendingHit = 846 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50042, Miss = 32109 (0.642), PendingHit = 856 (0.0171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50226, Miss = 32186 (0.641), PendingHit = 857 (0.0171)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50639, Miss = 32157 (0.635), PendingHit = 856 (0.0169)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50307, Miss = 32163 (0.639), PendingHit = 865 (0.0172)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50772, Miss = 32248 (0.635), PendingHit = 853 (0.0168)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50350, Miss = 32212 (0.64), PendingHit = 906 (0.018)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51039, Miss = 32141 (0.63), PendingHit = 899 (0.0176)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51226, Miss = 32291 (0.63), PendingHit = 923 (0.018)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51569, Miss = 32088 (0.622), PendingHit = 918 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51529, Miss = 32326 (0.627), PendingHit = 961 (0.0186)
L2 Cache Total Miss Rate = 0.635
Stream 1: L2 Cache Miss Rate = 0.639
Stream 2: L2 Cache Miss Rate = 0.641
Stream 3: L2 Cache Miss Rate = 0.632
Stream 1: Accesses  = 140628
Stream 1: Misses  = 89891
Stream 2: Accesses  = 233616
Stream 2: Misses  = 149819
Stream 3: Accesses  = 374212
Stream 3: Misses  = 236338
Stream 1+2: Accesses  = 374244
Stream 1+2: Misses  = 239710
Stream 1+2+3: Accesses  = 748456
Stream 1+2+3: Misses  = 476048
Total Accesses  = 607828
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.356
CORE_L2MPKI_2	0.361
CORE_L2MPKI_3	0.382
CORE_L2MPKI_4	0.365
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.384
CORE_L2MPKI_8	0.360
CORE_L2MPKI_9	0.351
CORE_L2MPKI_10	0.380
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.356
CORE_L2MPKI_13	0.361
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.347
CORE_L2MPKI_16	0.371
CORE_L2MPKI_17	0.358
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.364
CORE_L2MPKI_20	1.395
CORE_L2MPKI_21	1.439
CORE_L2MPKI_22	1.440
CORE_L2MPKI_23	1.410
CORE_L2MPKI_24	1.415
CORE_L2MPKI_25	1.423
CORE_L2MPKI_26	1.432
CORE_L2MPKI_27	1.414
CORE_L2MPKI_28	1.418
CORE_L2MPKI_29	1.432
CORE_L2MPKI_30	1.422
CORE_L2MPKI_31	1.414
CORE_L2MPKI_32	1.396
CORE_L2MPKI_33	1.395
CORE_L2MPKI_34	1.417
CORE_L2MPKI_35	1.404
CORE_L2MPKI_36	1.426
CORE_L2MPKI_37	1.410
CORE_L2MPKI_38	1.386
CORE_L2MPKI_39	1.388
CORE_L2MPKI_40	1.376
CORE_L2MPKI_41	1.359
CORE_L2MPKI_42	1.361
CORE_L2MPKI_43	1.372
CORE_L2MPKI_44	1.375
CORE_L2MPKI_45	1.390
CORE_L2MPKI_46	1.400
CORE_L2MPKI_47	1.408
CORE_L2MPKI_48	1.368
CORE_L2MPKI_49	1.383
CORE_L2MPKI_50	1.366
CORE_L2MPKI_51	1.385
CORE_L2MPKI_52	1.376
CORE_L2MPKI_53	1.388
CORE_L2MPKI_54	1.396
CORE_L2MPKI_55	1.401
CORE_L2MPKI_56	1.389
CORE_L2MPKI_57	1.372
CORE_L2MPKI_58	1.390
CORE_L2MPKI_59	1.389
Avg_MPKI_Stream1= 0.321
Avg_MPKI_Stream2= 1.414
Avg_MPKI_Stream3= 1.382
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	5027
CORE_MISSES_2	5031
CORE_MISSES_3	5339
CORE_MISSES_4	5102
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	5374
CORE_MISSES_8	5088
CORE_MISSES_9	4894
CORE_MISSES_10	5321
CORE_MISSES_11	2046
CORE_MISSES_12	5024
CORE_MISSES_13	5111
CORE_MISSES_14	4283
CORE_MISSES_15	4831
CORE_MISSES_16	5186
CORE_MISSES_17	4990
CORE_MISSES_18	1398
CORE_MISSES_19	5151
CORE_MISSES_20	7692
CORE_MISSES_21	7595
CORE_MISSES_22	7495
CORE_MISSES_23	7463
CORE_MISSES_24	7512
CORE_MISSES_25	7615
CORE_MISSES_26	7623
CORE_MISSES_27	7753
CORE_MISSES_28	7545
CORE_MISSES_29	7557
CORE_MISSES_30	7506
CORE_MISSES_31	7442
CORE_MISSES_32	7411
CORE_MISSES_33	7426
CORE_MISSES_34	7438
CORE_MISSES_35	7243
CORE_MISSES_36	7275
CORE_MISSES_37	7401
CORE_MISSES_38	7336
CORE_MISSES_39	7491
CORE_MISSES_40	7444
CORE_MISSES_41	7533
CORE_MISSES_42	7346
CORE_MISSES_43	7320
CORE_MISSES_44	7399
CORE_MISSES_45	7417
CORE_MISSES_46	7512
CORE_MISSES_47	7389
CORE_MISSES_48	7360
CORE_MISSES_49	7383
CORE_MISSES_50	7351
CORE_MISSES_51	7291
CORE_MISSES_52	7180
CORE_MISSES_53	7205
CORE_MISSES_54	7223
CORE_MISSES_55	7168
CORE_MISSES_56	7229
CORE_MISSES_57	7280
CORE_MISSES_58	7272
CORE_MISSES_59	7145
L2_MISSES = 386157
L2_total_cache_accesses = 607828
L2_total_cache_misses = 386157
L2_total_cache_miss_rate = 0.6353
L2_total_cache_pending_hits = 10607
L2_total_cache_reservation_fails = 185480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26654
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 849
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 412
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37540
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1744381
icnt_total_pkts_simt_to_mem=1792147
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     452.0100
gpu_ipc_2 =     183.5127
gpu_ipc_3 =     183.5124
gpu_tot_sim_cycle_stream_1 = 618737
gpu_tot_sim_cycle_stream_2 = 618710
gpu_tot_sim_cycle_stream_3 = 618711
gpu_sim_insn_1 = 279675302
gpu_sim_insn_2 = 113541120
gpu_sim_insn_3 = 113541120
gpu_sim_cycle = 618740
gpu_sim_insn = 506757542
gpu_ipc =     819.0153
gpu_tot_sim_cycle = 618740
gpu_tot_sim_insn = 506757542
gpu_tot_ipc =     819.0153
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2323301
gpu_stall_icnt2sh    = 249753
gpu_total_sim_rate=292923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8471859
	L1I_total_cache_misses = 161677
	L1I_total_cache_miss_rate = 0.0191
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 10209, Miss = 8704, Miss_rate = 0.853, Pending_hits = 57, Reservation_fails = 238589
	L1D_cache_core[2]: Access = 8274, Miss = 7082, Miss_rate = 0.856, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 9340, Miss = 7950, Miss_rate = 0.851, Pending_hits = 50, Reservation_fails = 206080
	L1D_cache_core[4]: Access = 10470, Miss = 8896, Miss_rate = 0.850, Pending_hits = 67, Reservation_fails = 238085
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 10540, Miss = 8951, Miss_rate = 0.849, Pending_hits = 55, Reservation_fails = 231065
	L1D_cache_core[8]: Access = 9439, Miss = 8014, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 213768
	L1D_cache_core[9]: Access = 8158, Miss = 6981, Miss_rate = 0.856, Pending_hits = 48, Reservation_fails = 190968
	L1D_cache_core[10]: Access = 10574, Miss = 9017, Miss_rate = 0.853, Pending_hits = 44, Reservation_fails = 235853
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 9381, Miss = 7985, Miss_rate = 0.851, Pending_hits = 44, Reservation_fails = 215898
	L1D_cache_core[13]: Access = 10466, Miss = 8941, Miss_rate = 0.854, Pending_hits = 58, Reservation_fails = 236902
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 8199, Miss = 7018, Miss_rate = 0.856, Pending_hits = 57, Reservation_fails = 202540
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8223, Miss = 7022, Miss_rate = 0.854, Pending_hits = 53, Reservation_fails = 190588
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 9405, Miss = 8051, Miss_rate = 0.856, Pending_hits = 45, Reservation_fails = 217142
	L1D_cache_core[20]: Access = 12736, Miss = 10225, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 136010
	L1D_cache_core[21]: Access = 12256, Miss = 9835, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148533
	L1D_cache_core[22]: Access = 12128, Miss = 9791, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 155799
	L1D_cache_core[23]: Access = 12352, Miss = 9943, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 149053
	L1D_cache_core[24]: Access = 12256, Miss = 9842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 150051
	L1D_cache_core[25]: Access = 12384, Miss = 9964, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 147160
	L1D_cache_core[26]: Access = 12288, Miss = 9785, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 149018
	L1D_cache_core[27]: Access = 12672, Miss = 10229, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 144259
	L1D_cache_core[28]: Access = 12320, Miss = 9823, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140584
	L1D_cache_core[29]: Access = 12256, Miss = 9827, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 144300
	L1D_cache_core[30]: Access = 12224, Miss = 9821, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 149261
	L1D_cache_core[31]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 139468
	L1D_cache_core[32]: Access = 12352, Miss = 9938, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 146282
	L1D_cache_core[33]: Access = 12288, Miss = 9803, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 146673
	L1D_cache_core[34]: Access = 12128, Miss = 9713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 145633
	L1D_cache_core[35]: Access = 12128, Miss = 9751, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 150589
	L1D_cache_core[36]: Access = 11808, Miss = 9432, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 149790
	L1D_cache_core[37]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 144149
	L1D_cache_core[38]: Access = 12224, Miss = 9787, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138202
	L1D_cache_core[39]: Access = 12512, Miss = 9915, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 134525
	L1D_cache_core[40]: Access = 12512, Miss = 10043, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143707
	L1D_cache_core[41]: Access = 12832, Miss = 10408, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 154118
	L1D_cache_core[42]: Access = 12512, Miss = 9985, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 153998
	L1D_cache_core[43]: Access = 12448, Miss = 10014, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 152510
	L1D_cache_core[44]: Access = 12448, Miss = 9966, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 150443
	L1D_cache_core[45]: Access = 12352, Miss = 9925, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 155165
	L1D_cache_core[46]: Access = 12448, Miss = 9913, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 147935
	L1D_cache_core[47]: Access = 12128, Miss = 9714, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138060
	L1D_cache_core[48]: Access = 12480, Miss = 10006, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138027
	L1D_cache_core[49]: Access = 12384, Miss = 9933, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138853
	L1D_cache_core[50]: Access = 12512, Miss = 9908, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 143810
	L1D_cache_core[51]: Access = 12192, Miss = 9653, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142948
	L1D_cache_core[52]: Access = 12096, Miss = 9702, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148657
	L1D_cache_core[53]: Access = 12032, Miss = 9526, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142496
	L1D_cache_core[54]: Access = 12000, Miss = 9508, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 146231
	L1D_cache_core[55]: Access = 11904, Miss = 9466, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 137865
	L1D_cache_core[56]: Access = 12032, Miss = 9552, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 138323
	L1D_cache_core[57]: Access = 12320, Miss = 9816, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 143408
	L1D_cache_core[58]: Access = 12192, Miss = 9771, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 147269
	L1D_cache_core[59]: Access = 11936, Miss = 9515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 148196
	L1D_total_cache_accesses = 653909
	L1D_total_cache_misses = 532572
	L1D_total_cache_miss_rate = 0.8144
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 9433515
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 288360
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 280783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 286448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6516463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8310182
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 161677
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 526472864
gpgpu_n_tot_w_icount = 16452277
gpgpu_n_stall_shd_mem = 13222930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 280783
gpgpu_n_mem_write_global = 350028
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8748932
gpgpu_n_store_insn = 9371077
gpgpu_n_shmem_insn = 58570128
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6881280
gpgpu_n_param_mem_insn = 2311392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9516332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16354608	W0_Idle:9268378	W0_Scoreboard:30965092	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11888254
Warp Occupancy Distribution:
Stall:7673922	W0_Idle:3323590	W0_Scoreboard:3971408	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4791934
Warp Occupancy Distribution:
Stall:4295927	W0_Idle:3072100	W0_Scoreboard:13393905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3548160
warp_utilization0: 0.225249
warp_utilization1: 0.384626
warp_utilization2: 0.145954
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2246264 {8:280783,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43601824 {40:25768,72:23879,136:300381,}
traffic_breakdown_coretomem[INST_ACC_R] = 165256 {8:20657,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38182680 {136:280755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2799520 {8:349940,}
traffic_breakdown_memtocore[INST_ACC_R] = 2809352 {136:20657,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 693 
averagemflatency_1 = 839 
averagemflatency_2= 648 
averagemflatency_3 = 652 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 618739 
mrq_lat_table:223945 	11889 	19036 	33622 	86260 	126927 	148121 	91300 	22222 	1734 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	54487 	187131 	279561 	106922 	4629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	92246 	42262 	39711 	74455 	150746 	144130 	87984 	23518 	487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156036 	125275 	3501 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	56578 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	87 	260 	662 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.986260  1.978524  2.010398  1.992715  2.093618  2.152015  2.087310  2.080776  1.990821  1.974907  2.010078  2.030617  2.126214  2.091845  2.112869  2.158560 
dram[1]:  1.976286  1.943700  2.032117  2.027502  2.126302  2.157938  2.022704  2.095742  1.988110  1.962460  2.000000  2.050409  2.062680  2.129560  2.129531  2.096968 
dram[2]:  1.982802  1.957206  2.018646  1.967862  2.217295  2.157752  2.066823  2.062096  1.996254  2.002761  2.015121  2.063337  2.097613  2.079599  2.117150  2.119029 
dram[3]:  1.989511  1.953922  2.038998  2.020061  2.135951  2.152995  2.094211  2.136842  2.000998  1.969906  2.035641  2.063463  2.108466  2.055931  2.144424  2.139325 
dram[4]:  1.956265  1.979177  1.956511  1.976315  2.108424  2.145923  2.037561  2.095901  2.000499  1.981169  2.024285  2.048887  2.108344  2.049702  2.106422  2.183795 
dram[5]:  1.947963  1.998753  1.984242  1.989250  2.158679  2.150928  2.044668  2.094573  1.964541  1.966422  2.012057  2.036886  2.071654  2.045839  2.134440  2.131754 
average row locality = 765064/372959 = 2.051335
average row locality_1 = 372145/206933 = 1.798384
average row locality_2 = 199982/82689 = 2.418484
average row locality_3 = 192937/83337 = 2.315142
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4350      4421      4338      4342      4362      4393      4347      4333      4405      4349      4359      4407      4279      4324      4415      4431 
dram[1]:      4330      4378      4321      4372      4392      4395      4323      4323      4408      4337      4409      4404      4294      4338      4402      4423 
dram[2]:      4368      4361      4316      4358      4430      4364      4347      4365      4374      4376      4369      4403      4298      4292      4428      4425 
dram[3]:      4374      4370      4313      4368      4424      4399      4352      4321      4397      4372      4374      4418      4350      4296      4422      4445 
dram[4]:      4367      4390      4330      4334      4366      4414      4308      4374      4402      4393      4377      4391      4346      4317      4426      4435 
dram[5]:      4344      4420      4352      4372      4400      4421      4322      4346      4374      4403      4387      4393      4285      4383      4366      4420 
total reads: 419531
bank skew: 4445/4279 = 1.04
chip skew: 69995/69849 = 1.00
number of total write accesses:
dram[0]:      3601      3594      3589      3591      3577      3563      3614      3601      3620      3601      3619      3618      3605      3603      3597      3601 
dram[1]:      3587      3597      3588      3590      3571      3557      3606      3601      3618      3609      3619      3609      3604      3601      3588      3600 
dram[2]:      3587      3597      3587      3602      3570      3583      3602      3605      3619      3603      3627      3613      3610      3598      3596      3604 
dram[3]:      3592      3602      3582      3587      3573      3580      3606      3596      3621      3614      3622      3613      3620      3607      3596      3601 
dram[4]:      3595      3594      3589      3593      3568      3586      3612      3603      3614      3603      3625      3614      3613      3601      3610      3597 
dram[5]:      3592      3593      3581      3585      3572      3574      3597      3605      3604      3621      3623      3614      3608      3606      3604      3589 
total reads: 345539
bank skew: 3627/3557 = 1.02
chip skew: 57617/57545 = 1.00
average mf latency per bank:
dram[0]:        561       573       545       557       573       591       572       593       555       572       557       575       558       568       573       591
dram[1]:        565       579       548       565       583       600       578       584       560       573       570       583       564       577       581       593
dram[2]:        550       547       538       540       568       582       566       567       544       551       544       557       547       552       568       576
dram[3]:        576       559       563       557       590       587       588       578       572       566       575       570       573       557       594       581
dram[4]:        589       596       578       582       603       615       608       610       588       591       587       596       589       591       611       612
dram[5]:        574       568       561       560       592       598       586       578       572       567       578       577       563       567       583       598
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      3030      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3501      3124      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443345 n_act=62081 n_pre=62066 n_req=95117 n_req_1=29545 n_req_2=33486 n_req_3=32086 n_rd=139706 n_write=109538 bw_util=0.452 bw_util_1=0.1309 bw_util_2=0.164 bw_util_3=0.1571 blp=8.695671 blp_1= 3.050308 blp_2= 2.801134 blp_3= 2.765695
 n_activity=750387 dram_eff=0.492 dram_eff_1=0.1424 dram_eff_2=0.1785 dram_eff_3=0.171
bk0: 8700a 443285i bk1: 8842a 428891i bk2: 8676a 428991i bk3: 8684a 420479i bk4: 8724a 409542i bk5: 8786a 404965i bk6: 8694a 399336i bk7: 8666a 394473i bk8: 8810a 444085i bk9: 8696a 427002i bk10: 8718a 419004i bk11: 8814a 411876i bk12: 8558a 420310i bk13: 8646a 405950i bk14: 8830a 391797i bk15: 8862a 382254i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.349
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443190 n_act=62202 n_pre=62186 n_req=95066 n_req_1=29533 n_req_2=33309 n_req_3=32224 n_rd=139698 n_write=109460 bw_util=0.4518 bw_util_1=0.1309 bw_util_2=0.1631 bw_util_3=0.1578 blp=8.685257 blp_1= 3.067587 blp_2= 2.804339 blp_3= 2.760759
 n_activity=750590 dram_eff=0.4916 dram_eff_1=0.1424 dram_eff_2=0.1775 dram_eff_3=0.1717
bk0: 8660a 446944i bk1: 8756a 427170i bk2: 8642a 434003i bk3: 8744a 414187i bk4: 8784a 415495i bk5: 8790a 397479i bk6: 8646a 401615i bk7: 8646a 395710i bk8: 8816a 439087i bk9: 8674a 427870i bk10: 8818a 426259i bk11: 8808a 414460i bk12: 8588a 414899i bk13: 8676a 409452i bk14: 8804a 391906i bk15: 8846a 383733i 
bw_dist = 0.131	0.163	0.158	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.278
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443365 n_act=62022 n_pre=62007 n_req=95116 n_req_1=29468 n_req_2=33578 n_req_3=32070 n_rd=139746 n_write=109596 bw_util=0.4521 bw_util_1=0.1306 bw_util_2=0.1644 bw_util_3=0.1571 blp=8.717977 blp_1= 3.059793 blp_2= 2.821829 blp_3= 2.768810
 n_activity=750253 dram_eff=0.4922 dram_eff_1=0.1422 dram_eff_2=0.179 dram_eff_3=0.171
bk0: 8736a 443113i bk1: 8722a 429498i bk2: 8632a 429844i bk3: 8716a 415498i bk4: 8860a 411407i bk5: 8728a 401796i bk6: 8694a 400983i bk7: 8730a 386014i bk8: 8748a 434853i bk9: 8752a 428864i bk10: 8738a 424892i bk11: 8804a 412877i bk12: 8596a 417352i bk13: 8584a 408625i bk14: 8856a 391258i bk15: 8850a 381299i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2507
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443510 n_act=61854 n_pre=61838 n_req=95359 n_req_1=29659 n_req_2=33421 n_req_3=32279 n_rd=139988 n_write=109546 bw_util=0.4531 bw_util_1=0.1313 bw_util_2=0.1637 bw_util_3=0.1581 blp=8.711386 blp_1= 3.091213 blp_2= 2.789173 blp_3= 2.767299
 n_activity=750755 dram_eff=0.4929 dram_eff_1=0.1429 dram_eff_2=0.1781 dram_eff_3=0.172
bk0: 8748a 445837i bk1: 8740a 430250i bk2: 8624a 432198i bk3: 8736a 414034i bk4: 8848a 409492i bk5: 8798a 401401i bk6: 8704a 397503i bk7: 8642a 392068i bk8: 8794a 437121i bk9: 8744a 429682i bk10: 8748a 426380i bk11: 8836a 414425i bk12: 8700a 408289i bk13: 8592a 408971i bk14: 8844a 390921i bk15: 8890a 381489i 
bw_dist = 0.131	0.164	0.158	0.466	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.307
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=442480 n_act=62379 n_pre=62364 n_req=95348 n_req_1=29581 n_req_2=33564 n_req_3=32203 n_rd=139938 n_write=109575 bw_util=0.4531 bw_util_1=0.131 bw_util_2=0.1644 bw_util_3=0.1577 blp=8.773033 blp_1= 3.097039 blp_2= 2.832184 blp_3= 2.796274
 n_activity=748980 dram_eff=0.4941 dram_eff_1=0.1429 dram_eff_2=0.1793 dram_eff_3=0.172
bk0: 8734a 438959i bk1: 8780a 428459i bk2: 8658a 426003i bk3: 8668a 418078i bk4: 8732a 412881i bk5: 8828a 397672i bk6: 8616a 394134i bk7: 8748a 386194i bk8: 8804a 437245i bk9: 8786a 425928i bk10: 8754a 421109i bk11: 8782a 413546i bk12: 8692a 416818i bk13: 8634a 403029i bk14: 8852a 387438i bk15: 8870a 382179i 
bw_dist = 0.131	0.164	0.158	0.464	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4998
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=442487 n_act=62419 n_pre=62403 n_req=95349 n_req_1=29695 n_req_2=33332 n_req_3=32322 n_rd=139974 n_write=109453 bw_util=0.4531 bw_util_1=0.1315 bw_util_2=0.1632 bw_util_3=0.1583 blp=8.714867 blp_1= 3.095019 blp_2= 2.785389 blp_3= 2.764262
 n_activity=751275 dram_eff=0.4925 dram_eff_1=0.143 dram_eff_2=0.1775 dram_eff_3=0.1721
bk0: 8688a 438655i bk1: 8840a 426434i bk2: 8704a 426886i bk3: 8744a 416295i bk4: 8800a 411690i bk5: 8842a 398367i bk6: 8644a 399803i bk7: 8692a 391290i bk8: 8748a 439515i bk9: 8804a 427587i bk10: 8774a 419573i bk11: 8786a 415195i bk12: 8570a 413714i bk13: 8766a 404924i bk14: 8732a 394273i bk15: 8840a 382460i 
bw_dist = 0.132	0.163	0.158	0.467	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3723

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53833, Miss = 34856, Miss_rate = 0.647, Pending_hits = 879, Reservation_fails = 15325
L2_cache_bank[1]: Access = 54249, Miss = 35002, Miss_rate = 0.645, Pending_hits = 866, Reservation_fails = 21321
L2_cache_bank[2]: Access = 53987, Miss = 34885, Miss_rate = 0.646, Pending_hits = 868, Reservation_fails = 12265
L2_cache_bank[3]: Access = 54198, Miss = 34972, Miss_rate = 0.645, Pending_hits = 878, Reservation_fails = 18707
L2_cache_bank[4]: Access = 54594, Miss = 34931, Miss_rate = 0.640, Pending_hits = 870, Reservation_fails = 11706
L2_cache_bank[5]: Access = 54264, Miss = 34946, Miss_rate = 0.644, Pending_hits = 888, Reservation_fails = 18361
L2_cache_bank[6]: Access = 54669, Miss = 35009, Miss_rate = 0.640, Pending_hits = 872, Reservation_fails = 12551
L2_cache_bank[7]: Access = 54336, Miss = 34991, Miss_rate = 0.644, Pending_hits = 922, Reservation_fails = 19416
L2_cache_bank[8]: Access = 54983, Miss = 34923, Miss_rate = 0.635, Pending_hits = 918, Reservation_fails = 21050
L2_cache_bank[9]: Access = 55240, Miss = 35052, Miss_rate = 0.635, Pending_hits = 942, Reservation_fails = 21814
L2_cache_bank[10]: Access = 55556, Miss = 34832, Miss_rate = 0.627, Pending_hits = 936, Reservation_fails = 19581
L2_cache_bank[11]: Access = 55558, Miss = 35162, Miss_rate = 0.633, Pending_hits = 980, Reservation_fails = 21877
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53833, Miss = 34856 (0.647), PendingHit = 879 (0.0163)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54249, Miss = 35002 (0.645), PendingHit = 866 (0.016)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53987, Miss = 34885 (0.646), PendingHit = 868 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54198, Miss = 34972 (0.645), PendingHit = 878 (0.0162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54594, Miss = 34931 (0.64), PendingHit = 870 (0.0159)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54264, Miss = 34946 (0.644), PendingHit = 888 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54669, Miss = 35009 (0.64), PendingHit = 872 (0.016)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54336, Miss = 34991 (0.644), PendingHit = 922 (0.017)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54983, Miss = 34923 (0.635), PendingHit = 918 (0.0167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55240, Miss = 35052 (0.635), PendingHit = 942 (0.0171)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55556, Miss = 34832 (0.627), PendingHit = 936 (0.0168)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55558, Miss = 35162 (0.633), PendingHit = 980 (0.0176)
L2 Cache Total Miss Rate = 0.640
Stream 1: L2 Cache Miss Rate = 0.643
Stream 2: L2 Cache Miss Rate = 0.647
Stream 3: L2 Cache Miss Rate = 0.636
Stream 1: Accesses  = 154883
Stream 1: Misses  = 99631
Stream 2: Accesses  = 250300
Stream 2: Misses  = 161885
Stream 3: Accesses  = 405167
Stream 3: Misses  = 257676
Stream 1+2: Accesses  = 405183
Stream 1+2: Misses  = 261516
Stream 1+2+3: Accesses  = 810350
Stream 1+2+3: Misses  = 519192
Total Accesses  = 655467
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.447
CORE_L2MPKI_2	0.362
CORE_L2MPKI_3	0.410
CORE_L2MPKI_4	0.456
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.462
CORE_L2MPKI_8	0.410
CORE_L2MPKI_9	0.358
CORE_L2MPKI_10	0.460
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.406
CORE_L2MPKI_13	0.451
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.359
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.362
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.409
CORE_L2MPKI_20	1.411
CORE_L2MPKI_21	1.449
CORE_L2MPKI_22	1.454
CORE_L2MPKI_23	1.424
CORE_L2MPKI_24	1.430
CORE_L2MPKI_25	1.434
CORE_L2MPKI_26	1.444
CORE_L2MPKI_27	1.425
CORE_L2MPKI_28	1.431
CORE_L2MPKI_29	1.443
CORE_L2MPKI_30	1.434
CORE_L2MPKI_31	1.425
CORE_L2MPKI_32	1.406
CORE_L2MPKI_33	1.410
CORE_L2MPKI_34	1.430
CORE_L2MPKI_35	1.415
CORE_L2MPKI_36	1.440
CORE_L2MPKI_37	1.418
CORE_L2MPKI_38	1.398
CORE_L2MPKI_39	1.397
CORE_L2MPKI_40	1.384
CORE_L2MPKI_41	1.370
CORE_L2MPKI_42	1.372
CORE_L2MPKI_43	1.383
CORE_L2MPKI_44	1.384
CORE_L2MPKI_45	1.405
CORE_L2MPKI_46	1.405
CORE_L2MPKI_47	1.416
CORE_L2MPKI_48	1.377
CORE_L2MPKI_49	1.393
CORE_L2MPKI_50	1.379
CORE_L2MPKI_51	1.398
CORE_L2MPKI_52	1.389
CORE_L2MPKI_53	1.402
CORE_L2MPKI_54	1.404
CORE_L2MPKI_55	1.411
CORE_L2MPKI_56	1.401
CORE_L2MPKI_57	1.375
CORE_L2MPKI_58	1.396
CORE_L2MPKI_59	1.398
Avg_MPKI_Stream1= 0.355
Avg_MPKI_Stream2= 1.426
Avg_MPKI_Stream3= 1.392
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	6366
CORE_MISSES_2	5055
CORE_MISSES_3	5743
CORE_MISSES_4	6411
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	6496
CORE_MISSES_8	5822
CORE_MISSES_9	4999
CORE_MISSES_10	6477
CORE_MISSES_11	2046
CORE_MISSES_12	5765
CORE_MISSES_13	6416
CORE_MISSES_14	4283
CORE_MISSES_15	5012
CORE_MISSES_16	5788
CORE_MISSES_17	5050
CORE_MISSES_18	1398
CORE_MISSES_19	5809
CORE_MISSES_20	8305
CORE_MISSES_21	8205
CORE_MISSES_22	8146
CORE_MISSES_23	8124
CORE_MISSES_24	8095
CORE_MISSES_25	8207
CORE_MISSES_26	8198
CORE_MISSES_27	8340
CORE_MISSES_28	8145
CORE_MISSES_29	8173
CORE_MISSES_30	8096
CORE_MISSES_31	8049
CORE_MISSES_32	8025
CORE_MISSES_33	8007
CORE_MISSES_34	8012
CORE_MISSES_35	7927
CORE_MISSES_36	7854
CORE_MISSES_37	8006
CORE_MISSES_38	7893
CORE_MISSES_39	8078
CORE_MISSES_40	7999
CORE_MISSES_41	8120
CORE_MISSES_42	7931
CORE_MISSES_43	7956
CORE_MISSES_44	7962
CORE_MISSES_45	8020
CORE_MISSES_46	8081
CORE_MISSES_47	7932
CORE_MISSES_48	7939
CORE_MISSES_49	7968
CORE_MISSES_50	7974
CORE_MISSES_51	7872
CORE_MISSES_52	7762
CORE_MISSES_53	7793
CORE_MISSES_54	7786
CORE_MISSES_55	7761
CORE_MISSES_56	7789
CORE_MISSES_57	7828
CORE_MISSES_58	7862
CORE_MISSES_59	7710
L2_MISSES = 419561
L2_total_cache_accesses = 655467
L2_total_cache_misses = 419561
L2_total_cache_miss_rate = 0.6401
L2_total_cache_pending_hits = 10819
L2_total_cache_reservation_fails = 213974
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31008
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19338
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 892
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 427
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40070
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1877190
icnt_total_pkts_simt_to_mem=1930596
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     452.0100
gpu_ipc_2 =     183.5127
gpu_ipc_3 =     183.5124
gpu_tot_sim_cycle_stream_1 = 618737
gpu_tot_sim_cycle_stream_2 = 618710
gpu_tot_sim_cycle_stream_3 = 618711
gpu_sim_insn_1 = 279675302
gpu_sim_insn_2 = 113541120
gpu_sim_insn_3 = 113541120
gpu_sim_cycle = 618740
gpu_sim_insn = 506757542
gpu_ipc =     819.0153
gpu_tot_sim_cycle = 618740
gpu_tot_sim_insn = 506757542
gpu_tot_ipc =     819.0153
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2323301
gpu_stall_icnt2sh    = 249753
gpu_total_sim_rate=292923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8471859
	L1I_total_cache_misses = 161677
	L1I_total_cache_miss_rate = 0.0191
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 10209, Miss = 8704, Miss_rate = 0.853, Pending_hits = 57, Reservation_fails = 238589
	L1D_cache_core[2]: Access = 8274, Miss = 7082, Miss_rate = 0.856, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 9340, Miss = 7950, Miss_rate = 0.851, Pending_hits = 50, Reservation_fails = 206080
	L1D_cache_core[4]: Access = 10470, Miss = 8896, Miss_rate = 0.850, Pending_hits = 67, Reservation_fails = 238085
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 10540, Miss = 8951, Miss_rate = 0.849, Pending_hits = 55, Reservation_fails = 231065
	L1D_cache_core[8]: Access = 9439, Miss = 8014, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 213768
	L1D_cache_core[9]: Access = 8158, Miss = 6981, Miss_rate = 0.856, Pending_hits = 48, Reservation_fails = 190968
	L1D_cache_core[10]: Access = 10574, Miss = 9017, Miss_rate = 0.853, Pending_hits = 44, Reservation_fails = 235853
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 9381, Miss = 7985, Miss_rate = 0.851, Pending_hits = 44, Reservation_fails = 215898
	L1D_cache_core[13]: Access = 10466, Miss = 8941, Miss_rate = 0.854, Pending_hits = 58, Reservation_fails = 236902
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 8199, Miss = 7018, Miss_rate = 0.856, Pending_hits = 57, Reservation_fails = 202540
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8223, Miss = 7022, Miss_rate = 0.854, Pending_hits = 53, Reservation_fails = 190588
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 9405, Miss = 8051, Miss_rate = 0.856, Pending_hits = 45, Reservation_fails = 217142
	L1D_cache_core[20]: Access = 12736, Miss = 10225, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 136010
	L1D_cache_core[21]: Access = 12256, Miss = 9835, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148533
	L1D_cache_core[22]: Access = 12128, Miss = 9791, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 155799
	L1D_cache_core[23]: Access = 12352, Miss = 9943, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 149053
	L1D_cache_core[24]: Access = 12256, Miss = 9842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 150051
	L1D_cache_core[25]: Access = 12384, Miss = 9964, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 147160
	L1D_cache_core[26]: Access = 12288, Miss = 9785, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 149018
	L1D_cache_core[27]: Access = 12672, Miss = 10229, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 144259
	L1D_cache_core[28]: Access = 12320, Miss = 9823, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140584
	L1D_cache_core[29]: Access = 12256, Miss = 9827, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 144300
	L1D_cache_core[30]: Access = 12224, Miss = 9821, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 149261
	L1D_cache_core[31]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 139468
	L1D_cache_core[32]: Access = 12352, Miss = 9938, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 146282
	L1D_cache_core[33]: Access = 12288, Miss = 9803, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 146673
	L1D_cache_core[34]: Access = 12128, Miss = 9713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 145633
	L1D_cache_core[35]: Access = 12128, Miss = 9751, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 150589
	L1D_cache_core[36]: Access = 11808, Miss = 9432, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 149790
	L1D_cache_core[37]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 144149
	L1D_cache_core[38]: Access = 12224, Miss = 9787, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138202
	L1D_cache_core[39]: Access = 12512, Miss = 9915, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 134525
	L1D_cache_core[40]: Access = 12512, Miss = 10043, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143707
	L1D_cache_core[41]: Access = 12832, Miss = 10408, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 154118
	L1D_cache_core[42]: Access = 12512, Miss = 9985, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 153998
	L1D_cache_core[43]: Access = 12448, Miss = 10014, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 152510
	L1D_cache_core[44]: Access = 12448, Miss = 9966, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 150443
	L1D_cache_core[45]: Access = 12352, Miss = 9925, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 155165
	L1D_cache_core[46]: Access = 12448, Miss = 9913, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 147935
	L1D_cache_core[47]: Access = 12128, Miss = 9714, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138060
	L1D_cache_core[48]: Access = 12480, Miss = 10006, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138027
	L1D_cache_core[49]: Access = 12384, Miss = 9933, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138853
	L1D_cache_core[50]: Access = 12512, Miss = 9908, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 143810
	L1D_cache_core[51]: Access = 12192, Miss = 9653, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142948
	L1D_cache_core[52]: Access = 12096, Miss = 9702, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148657
	L1D_cache_core[53]: Access = 12032, Miss = 9526, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142496
	L1D_cache_core[54]: Access = 12000, Miss = 9508, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 146231
	L1D_cache_core[55]: Access = 11904, Miss = 9466, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 137865
	L1D_cache_core[56]: Access = 12032, Miss = 9552, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 138323
	L1D_cache_core[57]: Access = 12320, Miss = 9816, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 143408
	L1D_cache_core[58]: Access = 12192, Miss = 9771, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 147269
	L1D_cache_core[59]: Access = 11936, Miss = 9515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 148196
	L1D_total_cache_accesses = 653909
	L1D_total_cache_misses = 532572
	L1D_total_cache_miss_rate = 0.8144
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 9433515
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 288360
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 280783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 286448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6516463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8310182
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 161677
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 526472864
gpgpu_n_tot_w_icount = 16452277
gpgpu_n_stall_shd_mem = 13222930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 280783
gpgpu_n_mem_write_global = 350028
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8748932
gpgpu_n_store_insn = 9371077
gpgpu_n_shmem_insn = 58570128
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6881280
gpgpu_n_param_mem_insn = 2311392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9516332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16354608	W0_Idle:9268378	W0_Scoreboard:30965092	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11888254
Warp Occupancy Distribution:
Stall:7673922	W0_Idle:3323590	W0_Scoreboard:3971408	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4791934
Warp Occupancy Distribution:
Stall:4295927	W0_Idle:3072100	W0_Scoreboard:13393905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3548160
warp_utilization0: 0.225249
warp_utilization1: 0.384626
warp_utilization2: 0.145954
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2246264 {8:280783,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43601824 {40:25768,72:23879,136:300381,}
traffic_breakdown_coretomem[INST_ACC_R] = 165256 {8:20657,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38182680 {136:280755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2799520 {8:349940,}
traffic_breakdown_memtocore[INST_ACC_R] = 2809352 {136:20657,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 693 
averagemflatency_1 = 839 
averagemflatency_2= 648 
averagemflatency_3 = 652 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 618739 
mrq_lat_table:223945 	11889 	19036 	33622 	86260 	126927 	148121 	91300 	22222 	1734 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	54487 	187131 	279561 	106922 	4629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	92246 	42262 	39711 	74455 	150746 	144130 	87984 	23518 	487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156036 	125275 	3501 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	56578 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	87 	260 	662 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.986260  1.978524  2.010398  1.992715  2.093618  2.152015  2.087310  2.080776  1.990821  1.974907  2.010078  2.030617  2.126214  2.091845  2.112869  2.158560 
dram[1]:  1.976286  1.943700  2.032117  2.027502  2.126302  2.157938  2.022704  2.095742  1.988110  1.962460  2.000000  2.050409  2.062680  2.129560  2.129531  2.096968 
dram[2]:  1.982802  1.957206  2.018646  1.967862  2.217295  2.157752  2.066823  2.062096  1.996254  2.002761  2.015121  2.063337  2.097613  2.079599  2.117150  2.119029 
dram[3]:  1.989511  1.953922  2.038998  2.020061  2.135951  2.152995  2.094211  2.136842  2.000998  1.969906  2.035641  2.063463  2.108466  2.055931  2.144424  2.139325 
dram[4]:  1.956265  1.979177  1.956511  1.976315  2.108424  2.145923  2.037561  2.095901  2.000499  1.981169  2.024285  2.048887  2.108344  2.049702  2.106422  2.183795 
dram[5]:  1.947963  1.998753  1.984242  1.989250  2.158679  2.150928  2.044668  2.094573  1.964541  1.966422  2.012057  2.036886  2.071654  2.045839  2.134440  2.131754 
average row locality = 765064/372959 = 2.051335
average row locality_1 = 372145/206933 = 1.798384
average row locality_2 = 199982/82689 = 2.418484
average row locality_3 = 192937/83337 = 2.315142
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4350      4421      4338      4342      4362      4393      4347      4333      4405      4349      4359      4407      4279      4324      4415      4431 
dram[1]:      4330      4378      4321      4372      4392      4395      4323      4323      4408      4337      4409      4404      4294      4338      4402      4423 
dram[2]:      4368      4361      4316      4358      4430      4364      4347      4365      4374      4376      4369      4403      4298      4292      4428      4425 
dram[3]:      4374      4370      4313      4368      4424      4399      4352      4321      4397      4372      4374      4418      4350      4296      4422      4445 
dram[4]:      4367      4390      4330      4334      4366      4414      4308      4374      4402      4393      4377      4391      4346      4317      4426      4435 
dram[5]:      4344      4420      4352      4372      4400      4421      4322      4346      4374      4403      4387      4393      4285      4383      4366      4420 
total reads: 419531
bank skew: 4445/4279 = 1.04
chip skew: 69995/69849 = 1.00
number of total write accesses:
dram[0]:      3601      3594      3589      3591      3577      3563      3614      3601      3620      3601      3619      3618      3605      3603      3597      3601 
dram[1]:      3587      3597      3588      3590      3571      3557      3606      3601      3618      3609      3619      3609      3604      3601      3588      3600 
dram[2]:      3587      3597      3587      3602      3570      3583      3602      3605      3619      3603      3627      3613      3610      3598      3596      3604 
dram[3]:      3592      3602      3582      3587      3573      3580      3606      3596      3621      3614      3622      3613      3620      3607      3596      3601 
dram[4]:      3595      3594      3589      3593      3568      3586      3612      3603      3614      3603      3625      3614      3613      3601      3610      3597 
dram[5]:      3592      3593      3581      3585      3572      3574      3597      3605      3604      3621      3623      3614      3608      3606      3604      3589 
total reads: 345539
bank skew: 3627/3557 = 1.02
chip skew: 57617/57545 = 1.00
average mf latency per bank:
dram[0]:        561       573       545       557       573       591       572       593       555       572       557       575       558       568       573       591
dram[1]:        565       579       548       565       583       600       578       584       560       573       570       583       564       577       581       593
dram[2]:        550       547       538       540       568       582       566       567       544       551       544       557       547       552       568       576
dram[3]:        576       559       563       557       590       587       588       578       572       566       575       570       573       557       594       581
dram[4]:        589       596       578       582       603       615       608       610       588       591       587       596       589       591       611       612
dram[5]:        574       568       561       560       592       598       586       578       572       567       578       577       563       567       583       598
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      3030      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3501      3124      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443345 n_act=62081 n_pre=62066 n_req=95117 n_req_1=29545 n_req_2=33486 n_req_3=32086 n_rd=139706 n_write=109538 bw_util=0.452 bw_util_1=0.1309 bw_util_2=0.164 bw_util_3=0.1571 blp=8.695671 blp_1= 3.050308 blp_2= 2.801134 blp_3= 2.765695
 n_activity=750387 dram_eff=0.492 dram_eff_1=0.1424 dram_eff_2=0.1785 dram_eff_3=0.171
bk0: 8700a 443285i bk1: 8842a 428891i bk2: 8676a 428991i bk3: 8684a 420479i bk4: 8724a 409542i bk5: 8786a 404965i bk6: 8694a 399336i bk7: 8666a 394473i bk8: 8810a 444085i bk9: 8696a 427002i bk10: 8718a 419004i bk11: 8814a 411876i bk12: 8558a 420310i bk13: 8646a 405950i bk14: 8830a 391797i bk15: 8862a 382254i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.349
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443190 n_act=62202 n_pre=62186 n_req=95066 n_req_1=29533 n_req_2=33309 n_req_3=32224 n_rd=139698 n_write=109460 bw_util=0.4518 bw_util_1=0.1309 bw_util_2=0.1631 bw_util_3=0.1578 blp=8.685257 blp_1= 3.067587 blp_2= 2.804339 blp_3= 2.760759
 n_activity=750590 dram_eff=0.4916 dram_eff_1=0.1424 dram_eff_2=0.1775 dram_eff_3=0.1717
bk0: 8660a 446944i bk1: 8756a 427170i bk2: 8642a 434003i bk3: 8744a 414187i bk4: 8784a 415495i bk5: 8790a 397479i bk6: 8646a 401615i bk7: 8646a 395710i bk8: 8816a 439087i bk9: 8674a 427870i bk10: 8818a 426259i bk11: 8808a 414460i bk12: 8588a 414899i bk13: 8676a 409452i bk14: 8804a 391906i bk15: 8846a 383733i 
bw_dist = 0.131	0.163	0.158	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.278
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443365 n_act=62022 n_pre=62007 n_req=95116 n_req_1=29468 n_req_2=33578 n_req_3=32070 n_rd=139746 n_write=109596 bw_util=0.4521 bw_util_1=0.1306 bw_util_2=0.1644 bw_util_3=0.1571 blp=8.717977 blp_1= 3.059793 blp_2= 2.821829 blp_3= 2.768810
 n_activity=750253 dram_eff=0.4922 dram_eff_1=0.1422 dram_eff_2=0.179 dram_eff_3=0.171
bk0: 8736a 443113i bk1: 8722a 429498i bk2: 8632a 429844i bk3: 8716a 415498i bk4: 8860a 411407i bk5: 8728a 401796i bk6: 8694a 400983i bk7: 8730a 386014i bk8: 8748a 434853i bk9: 8752a 428864i bk10: 8738a 424892i bk11: 8804a 412877i bk12: 8596a 417352i bk13: 8584a 408625i bk14: 8856a 391258i bk15: 8850a 381299i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2507
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=443510 n_act=61854 n_pre=61838 n_req=95359 n_req_1=29659 n_req_2=33421 n_req_3=32279 n_rd=139988 n_write=109546 bw_util=0.4531 bw_util_1=0.1313 bw_util_2=0.1637 bw_util_3=0.1581 blp=8.711386 blp_1= 3.091213 blp_2= 2.789173 blp_3= 2.767299
 n_activity=750755 dram_eff=0.4929 dram_eff_1=0.1429 dram_eff_2=0.1781 dram_eff_3=0.172
bk0: 8748a 445837i bk1: 8740a 430250i bk2: 8624a 432198i bk3: 8736a 414034i bk4: 8848a 409492i bk5: 8798a 401401i bk6: 8704a 397503i bk7: 8642a 392068i bk8: 8794a 437121i bk9: 8744a 429682i bk10: 8748a 426380i bk11: 8836a 414425i bk12: 8700a 408289i bk13: 8592a 408971i bk14: 8844a 390921i bk15: 8890a 381489i 
bw_dist = 0.131	0.164	0.158	0.466	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.307
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=442480 n_act=62379 n_pre=62364 n_req=95348 n_req_1=29581 n_req_2=33564 n_req_3=32203 n_rd=139938 n_write=109575 bw_util=0.4531 bw_util_1=0.131 bw_util_2=0.1644 bw_util_3=0.1577 blp=8.773033 blp_1= 3.097039 blp_2= 2.832184 blp_3= 2.796274
 n_activity=748980 dram_eff=0.4941 dram_eff_1=0.1429 dram_eff_2=0.1793 dram_eff_3=0.172
bk0: 8734a 438959i bk1: 8780a 428459i bk2: 8658a 426003i bk3: 8668a 418078i bk4: 8732a 412881i bk5: 8828a 397672i bk6: 8616a 394134i bk7: 8748a 386194i bk8: 8804a 437245i bk9: 8786a 425928i bk10: 8754a 421109i bk11: 8782a 413546i bk12: 8692a 416818i bk13: 8634a 403029i bk14: 8852a 387438i bk15: 8870a 382179i 
bw_dist = 0.131	0.164	0.158	0.464	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4998
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816736 n_nop=442487 n_act=62419 n_pre=62403 n_req=95349 n_req_1=29695 n_req_2=33332 n_req_3=32322 n_rd=139974 n_write=109453 bw_util=0.4531 bw_util_1=0.1315 bw_util_2=0.1632 bw_util_3=0.1583 blp=8.714867 blp_1= 3.095019 blp_2= 2.785389 blp_3= 2.764262
 n_activity=751275 dram_eff=0.4925 dram_eff_1=0.143 dram_eff_2=0.1775 dram_eff_3=0.1721
bk0: 8688a 438655i bk1: 8840a 426434i bk2: 8704a 426886i bk3: 8744a 416295i bk4: 8800a 411690i bk5: 8842a 398367i bk6: 8644a 399803i bk7: 8692a 391290i bk8: 8748a 439515i bk9: 8804a 427587i bk10: 8774a 419573i bk11: 8786a 415195i bk12: 8570a 413714i bk13: 8766a 404924i bk14: 8732a 394273i bk15: 8840a 382460i 
bw_dist = 0.132	0.163	0.158	0.467	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3723

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53833, Miss = 34856, Miss_rate = 0.647, Pending_hits = 879, Reservation_fails = 15325
L2_cache_bank[1]: Access = 54249, Miss = 35002, Miss_rate = 0.645, Pending_hits = 866, Reservation_fails = 21321
L2_cache_bank[2]: Access = 53987, Miss = 34885, Miss_rate = 0.646, Pending_hits = 868, Reservation_fails = 12265
L2_cache_bank[3]: Access = 54198, Miss = 34972, Miss_rate = 0.645, Pending_hits = 878, Reservation_fails = 18707
L2_cache_bank[4]: Access = 54594, Miss = 34931, Miss_rate = 0.640, Pending_hits = 870, Reservation_fails = 11706
L2_cache_bank[5]: Access = 54264, Miss = 34946, Miss_rate = 0.644, Pending_hits = 888, Reservation_fails = 18361
L2_cache_bank[6]: Access = 54669, Miss = 35009, Miss_rate = 0.640, Pending_hits = 872, Reservation_fails = 12551
L2_cache_bank[7]: Access = 54336, Miss = 34991, Miss_rate = 0.644, Pending_hits = 922, Reservation_fails = 19416
L2_cache_bank[8]: Access = 54983, Miss = 34923, Miss_rate = 0.635, Pending_hits = 918, Reservation_fails = 21050
L2_cache_bank[9]: Access = 55240, Miss = 35052, Miss_rate = 0.635, Pending_hits = 942, Reservation_fails = 21814
L2_cache_bank[10]: Access = 55556, Miss = 34832, Miss_rate = 0.627, Pending_hits = 936, Reservation_fails = 19581
L2_cache_bank[11]: Access = 55558, Miss = 35162, Miss_rate = 0.633, Pending_hits = 980, Reservation_fails = 21877
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53833, Miss = 34856 (0.647), PendingHit = 879 (0.0163)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54249, Miss = 35002 (0.645), PendingHit = 866 (0.016)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53987, Miss = 34885 (0.646), PendingHit = 868 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54198, Miss = 34972 (0.645), PendingHit = 878 (0.0162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54594, Miss = 34931 (0.64), PendingHit = 870 (0.0159)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54264, Miss = 34946 (0.644), PendingHit = 888 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54669, Miss = 35009 (0.64), PendingHit = 872 (0.016)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54336, Miss = 34991 (0.644), PendingHit = 922 (0.017)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54983, Miss = 34923 (0.635), PendingHit = 918 (0.0167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55240, Miss = 35052 (0.635), PendingHit = 942 (0.0171)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55556, Miss = 34832 (0.627), PendingHit = 936 (0.0168)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55558, Miss = 35162 (0.633), PendingHit = 980 (0.0176)
L2 Cache Total Miss Rate = 0.640
Stream 1: L2 Cache Miss Rate = 0.643
Stream 2: L2 Cache Miss Rate = 0.647
Stream 3: L2 Cache Miss Rate = 0.636
Stream 1: Accesses  = 154883
Stream 1: Misses  = 99631
Stream 2: Accesses  = 250300
Stream 2: Misses  = 161885
Stream 3: Accesses  = 405167
Stream 3: Misses  = 257676
Stream 1+2: Accesses  = 405183
Stream 1+2: Misses  = 261516
Stream 1+2+3: Accesses  = 810350
Stream 1+2+3: Misses  = 519192
Total Accesses  = 655467
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.447
CORE_L2MPKI_2	0.362
CORE_L2MPKI_3	0.410
CORE_L2MPKI_4	0.456
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.462
CORE_L2MPKI_8	0.410
CORE_L2MPKI_9	0.358
CORE_L2MPKI_10	0.460
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.406
CORE_L2MPKI_13	0.451
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.359
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.362
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.409
CORE_L2MPKI_20	1.411
CORE_L2MPKI_21	1.449
CORE_L2MPKI_22	1.454
CORE_L2MPKI_23	1.424
CORE_L2MPKI_24	1.430
CORE_L2MPKI_25	1.434
CORE_L2MPKI_26	1.444
CORE_L2MPKI_27	1.425
CORE_L2MPKI_28	1.431
CORE_L2MPKI_29	1.443
CORE_L2MPKI_30	1.434
CORE_L2MPKI_31	1.425
CORE_L2MPKI_32	1.406
CORE_L2MPKI_33	1.410
CORE_L2MPKI_34	1.430
CORE_L2MPKI_35	1.415
CORE_L2MPKI_36	1.440
CORE_L2MPKI_37	1.418
CORE_L2MPKI_38	1.398
CORE_L2MPKI_39	1.397
CORE_L2MPKI_40	1.384
CORE_L2MPKI_41	1.370
CORE_L2MPKI_42	1.372
CORE_L2MPKI_43	1.383
CORE_L2MPKI_44	1.384
CORE_L2MPKI_45	1.405
CORE_L2MPKI_46	1.405
CORE_L2MPKI_47	1.416
CORE_L2MPKI_48	1.377
CORE_L2MPKI_49	1.393
CORE_L2MPKI_50	1.379
CORE_L2MPKI_51	1.398
CORE_L2MPKI_52	1.389
CORE_L2MPKI_53	1.402
CORE_L2MPKI_54	1.404
CORE_L2MPKI_55	1.411
CORE_L2MPKI_56	1.401
CORE_L2MPKI_57	1.375
CORE_L2MPKI_58	1.396
CORE_L2MPKI_59	1.398
Avg_MPKI_Stream1= 0.355
Avg_MPKI_Stream2= 1.426
Avg_MPKI_Stream3= 1.392
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	6366
CORE_MISSES_2	5055
CORE_MISSES_3	5743
CORE_MISSES_4	6411
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	6496
CORE_MISSES_8	5822
CORE_MISSES_9	4999
CORE_MISSES_10	6477
CORE_MISSES_11	2046
CORE_MISSES_12	5765
CORE_MISSES_13	6416
CORE_MISSES_14	4283
CORE_MISSES_15	5012
CORE_MISSES_16	5788
CORE_MISSES_17	5050
CORE_MISSES_18	1398
CORE_MISSES_19	5809
CORE_MISSES_20	8305
CORE_MISSES_21	8205
CORE_MISSES_22	8146
CORE_MISSES_23	8124
CORE_MISSES_24	8095
CORE_MISSES_25	8207
CORE_MISSES_26	8198
CORE_MISSES_27	8340
CORE_MISSES_28	8145
CORE_MISSES_29	8173
CORE_MISSES_30	8096
CORE_MISSES_31	8049
CORE_MISSES_32	8025
CORE_MISSES_33	8007
CORE_MISSES_34	8012
CORE_MISSES_35	7927
CORE_MISSES_36	7854
CORE_MISSES_37	8006
CORE_MISSES_38	7893
CORE_MISSES_39	8078
CORE_MISSES_40	7999
CORE_MISSES_41	8120
CORE_MISSES_42	7931
CORE_MISSES_43	7956
CORE_MISSES_44	7962
CORE_MISSES_45	8020
CORE_MISSES_46	8081
CORE_MISSES_47	7932
CORE_MISSES_48	7939
CORE_MISSES_49	7968
CORE_MISSES_50	7974
CORE_MISSES_51	7872
CORE_MISSES_52	7762
CORE_MISSES_53	7793
CORE_MISSES_54	7786
CORE_MISSES_55	7761
CORE_MISSES_56	7789
CORE_MISSES_57	7828
CORE_MISSES_58	7862
CORE_MISSES_59	7710
L2_MISSES = 419561
L2_total_cache_accesses = 655467
L2_total_cache_misses = 419561
L2_total_cache_miss_rate = 0.6401
L2_total_cache_pending_hits = 10819
L2_total_cache_reservation_fails = 213974
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31008
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19338
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 892
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 427
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40070
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1877190
icnt_total_pkts_simt_to_mem=1930596
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     417.4270
gpu_ipc_2 =     179.9907
gpu_ipc_3 =     179.9910
gpu_tot_sim_cycle_stream_1 = 672898
gpu_tot_sim_cycle_stream_2 = 672871
gpu_tot_sim_cycle_stream_3 = 672870
gpu_sim_insn_1 = 280885840
gpu_sim_insn_2 = 121110528
gpu_sim_insn_3 = 121110528
gpu_sim_cycle = 672903
gpu_sim_insn = 523106896
gpu_ipc =     777.3882
gpu_tot_sim_cycle = 672903
gpu_tot_sim_insn = 523106896
gpu_tot_ipc =     777.3882
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2528419
gpu_stall_icnt2sh    = 266277
gpu_total_sim_rate=285694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8740547
	L1I_total_cache_misses = 171523
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 6416, Miss = 5518, Miss_rate = 0.860, Pending_hits = 63, Reservation_fails = 124521
	L1D_cache_core[1]: Access = 12040, Miss = 10191, Miss_rate = 0.846, Pending_hits = 57, Reservation_fails = 280931
	L1D_cache_core[2]: Access = 9483, Miss = 8019, Miss_rate = 0.846, Pending_hits = 63, Reservation_fails = 228911
	L1D_cache_core[3]: Access = 10994, Miss = 9285, Miss_rate = 0.845, Pending_hits = 50, Reservation_fails = 249318
	L1D_cache_core[4]: Access = 11570, Miss = 9752, Miss_rate = 0.843, Pending_hits = 67, Reservation_fails = 263409
	L1D_cache_core[5]: Access = 8464, Miss = 7205, Miss_rate = 0.851, Pending_hits = 57, Reservation_fails = 195154
	L1D_cache_core[6]: Access = 7336, Miss = 6288, Miss_rate = 0.857, Pending_hits = 52, Reservation_fails = 177252
	L1D_cache_core[7]: Access = 11979, Miss = 10143, Miss_rate = 0.847, Pending_hits = 55, Reservation_fails = 268661
	L1D_cache_core[8]: Access = 9754, Miss = 8258, Miss_rate = 0.847, Pending_hits = 70, Reservation_fails = 214552
	L1D_cache_core[9]: Access = 9814, Miss = 8319, Miss_rate = 0.848, Pending_hits = 48, Reservation_fails = 233949
	L1D_cache_core[10]: Access = 12174, Miss = 10301, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 278035
	L1D_cache_core[11]: Access = 4570, Miss = 4038, Miss_rate = 0.884, Pending_hits = 37, Reservation_fails = 72337
	L1D_cache_core[12]: Access = 10918, Miss = 9237, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 259515
	L1D_cache_core[13]: Access = 11985, Miss = 10159, Miss_rate = 0.848, Pending_hits = 58, Reservation_fails = 277778
	L1D_cache_core[14]: Access = 8443, Miss = 7186, Miss_rate = 0.851, Pending_hits = 54, Reservation_fails = 198865
	L1D_cache_core[15]: Access = 9765, Miss = 8269, Miss_rate = 0.847, Pending_hits = 57, Reservation_fails = 244516
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8785, Miss = 7481, Miss_rate = 0.852, Pending_hits = 53, Reservation_fails = 195727
	L1D_cache_core[18]: Access = 3741, Miss = 3341, Miss_rate = 0.893, Pending_hits = 51, Reservation_fails = 60680
	L1D_cache_core[19]: Access = 10777, Miss = 9177, Miss_rate = 0.852, Pending_hits = 45, Reservation_fails = 256193
	L1D_cache_core[20]: Access = 13536, Miss = 10901, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 157891
	L1D_cache_core[21]: Access = 13088, Miss = 10500, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 167163
	L1D_cache_core[22]: Access = 12960, Miss = 10469, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 172308
	L1D_cache_core[23]: Access = 13184, Miss = 10637, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 165993
	L1D_cache_core[24]: Access = 13024, Miss = 10472, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 169499
	L1D_cache_core[25]: Access = 13216, Miss = 10653, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 166392
	L1D_cache_core[26]: Access = 13120, Miss = 10455, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 166443
	L1D_cache_core[27]: Access = 13536, Miss = 10941, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 162693
	L1D_cache_core[28]: Access = 13120, Miss = 10479, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 162944
	L1D_cache_core[29]: Access = 13024, Miss = 10465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 165346
	L1D_cache_core[30]: Access = 13024, Miss = 10477, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 170138
	L1D_cache_core[31]: Access = 13120, Miss = 10492, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 158775
	L1D_cache_core[32]: Access = 13152, Miss = 10594, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 164056
	L1D_cache_core[33]: Access = 13120, Miss = 10490, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 167271
	L1D_cache_core[34]: Access = 12928, Miss = 10361, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 163856
	L1D_cache_core[35]: Access = 12928, Miss = 10407, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 170583
	L1D_cache_core[36]: Access = 12640, Miss = 10118, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 170294
	L1D_cache_core[37]: Access = 13024, Miss = 10404, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 163565
	L1D_cache_core[38]: Access = 13088, Miss = 10497, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158042
	L1D_cache_core[39]: Access = 13312, Miss = 10578, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 153572
	L1D_cache_core[40]: Access = 13280, Miss = 10667, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 161685
	L1D_cache_core[41]: Access = 13728, Miss = 11111, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 171190
	L1D_cache_core[42]: Access = 13376, Miss = 10693, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 171853
	L1D_cache_core[43]: Access = 13248, Miss = 10646, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 174760
	L1D_cache_core[44]: Access = 13280, Miss = 10616, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 170249
	L1D_cache_core[45]: Access = 13184, Miss = 10605, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 175697
	L1D_cache_core[46]: Access = 13280, Miss = 10565, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 167662
	L1D_cache_core[47]: Access = 13024, Miss = 10423, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 154647
	L1D_cache_core[48]: Access = 13312, Miss = 10677, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158291
	L1D_cache_core[49]: Access = 13152, Miss = 10540, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 159624
	L1D_cache_core[50]: Access = 13312, Miss = 10564, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 164639
	L1D_cache_core[51]: Access = 12960, Miss = 10255, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 160187
	L1D_cache_core[52]: Access = 12896, Miss = 10341, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 169666
	L1D_cache_core[53]: Access = 12896, Miss = 10218, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 162680
	L1D_cache_core[54]: Access = 12800, Miss = 10116, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 165146
	L1D_cache_core[55]: Access = 12672, Miss = 10066, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 158182
	L1D_cache_core[56]: Access = 12800, Miss = 10141, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 156327
	L1D_cache_core[57]: Access = 13152, Miss = 10487, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 164287
	L1D_cache_core[58]: Access = 13056, Miss = 10433, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 166943
	L1D_cache_core[59]: Access = 12736, Miss = 10136, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 168329
	L1D_total_cache_accesses = 712744
	L1D_total_cache_misses = 579915
	L1D_total_cache_miss_rate = 0.8136
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 10895724
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 307089
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3433259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 305177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 276155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7462465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8569024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 171523
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30760, 28831, 30760, 28765, 30719, 28761, 30697, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 542869280
gpgpu_n_tot_w_icount = 16964665
gpgpu_n_stall_shd_mem = 14697047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 303749
gpgpu_n_mem_write_global = 380741
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 9469064
gpgpu_n_store_insn = 10135127
gpgpu_n_shmem_insn = 61715856
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 7340032
gpgpu_n_param_mem_insn = 2451968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10990449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18651409	W0_Idle:10221760	W0_Scoreboard:33488833	W1:9824	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:12399410
Warp Occupancy Distribution:
Stall:8785633	W0_Idle:3803745	W0_Scoreboard:4424102	W1:9824	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4830002
Warp Occupancy Distribution:
Stall:4887621	W0_Idle:3308033	W0_Scoreboard:14435952	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3784704
warp_utilization0: 0.213860
warp_utilization1: 0.355767
warp_utilization2: 0.143271
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2429992 {8:303749,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47150312 {40:29784,72:27675,136:323282,}
traffic_breakdown_coretomem[INST_ACC_R] = 170976 {8:21372,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41292864 {136:303624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3043704 {8:380463,}
traffic_breakdown_memtocore[INST_ACC_R] = 2903872 {136:21352,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1144 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 709 
averagemflatency_1 = 849 
averagemflatency_2= 664 
averagemflatency_3 = 668 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 672902 
mrq_lat_table:244362 	12777 	20575 	36744 	94332 	139543 	163236 	101001 	24459 	1879 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	56558 	195281 	303946 	124919 	5417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97657 	44763 	42078 	79283 	156808 	155869 	104592 	28245 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	169986 	133835 	3853 	28 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	87100 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	89 	270 	720 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        26        43        37        34        32        32        27 
dram[1]:        27        26        30        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        28        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.989272  1.976812  2.011529  1.993810  2.099642  2.150501  2.085167  2.081384  1.997489  1.978685  2.018605  2.035896  2.117531  2.091062  2.099331  2.154185 
dram[1]:  1.976739  1.948529  2.036300  2.035515  2.122439  2.151137  2.024901  2.102490  1.994309  1.973654  2.009391  2.051881  2.058248  2.130584  2.120174  2.087277 
dram[2]:  1.981859  1.958408  2.009451  1.969779  2.204381  2.151709  2.067789  2.055725  2.002065  2.013122  2.016412  2.057123  2.091768  2.070053  2.110899  2.103937 
dram[3]:  1.982712  1.965385  2.034096  2.018707  2.136682  2.144670  2.091844  2.129507  2.006854  1.987238  2.039010  2.072104  2.102564  2.051343  2.139105  2.125905 
dram[4]:  1.955391  1.977227  1.957236  1.971952  2.106174  2.146916  2.038967  2.102810  2.005035  1.991578  2.024345  2.047018  2.112676  2.055159  2.100191  2.169337 
dram[5]:  1.949339  1.989780  1.987016  1.986615  2.150305  2.141815  2.042938  2.095147  1.962065  1.976298  2.014753  2.037564  2.056721  2.045667  2.126218  2.121168 
average row locality = 838923/409089 = 2.050710
average row locality_1 = 408413/228778 = 1.785194
average row locality_2 = 219221/89805 = 2.441078
average row locality_3 = 211289/90506 = 2.334530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4770      4835      4774      4764      4848      4880      4814      4812      4841      4800      4766      4847      4692      4747      4839      4860 
dram[1]:      4727      4790      4747      4818      4875      4879      4800      4791      4850      4781      4844      4843      4698      4756      4834      4840 
dram[2]:      4798      4767      4760      4781      4922      4836      4821      4828      4809      4834      4792      4820      4709      4687      4873      4825 
dram[3]:      4780      4791      4760      4795      4916      4869      4828      4781      4858      4812      4796      4839      4765      4706      4846      4867 
dram[4]:      4781      4815      4751      4767      4847      4911      4774      4851      4849      4836      4797      4821      4769      4727      4850      4859 
dram[5]:      4751      4823      4777      4804      4892      4886      4794      4812      4819      4846      4804      4807      4697      4803      4784      4840 
total reads: 461577
bank skew: 4922/4687 = 1.05
chip skew: 77009/76862 = 1.00
number of total write accesses:
dram[0]:      3945      3946      3950      3935      3939      3923      3902      3911      3908      3927      3914      3944      3926      3936      3954      3942 
dram[1]:      3941      3956      3948      3952      3935      3918      3903      3907      3911      3909      3930      3938      3924      3924      3954      3940 
dram[2]:      3947      3944      3957      3953      3937      3915      3903      3916      3916      3911      3931      3931      3930      3912      3959      3940 
dram[3]:      3936      3953      3953      3946      3932      3922      3920      3901      3927      3910      3933      3926      3928      3926      3951      3951 
dram[4]:      3944      3954      3945      3955      3923      3932      3914      3903      3911      3913      3934      3932      3931      3917      3955      3943 
dram[5]:      3945      3942      3951      3953      3935      3919      3914      3910      3922      3909      3936      3928      3933      3932      3944      3948 
total reads: 377436
bank skew: 3959/3901 = 1.01
chip skew: 62921/62890 = 1.00
average mf latency per bank:
dram[0]:        570       589       558       575       585       609       586       607       567       590       569       592       570       583       586       605
dram[1]:        578       592       564       580       599       616       594       600       577       589       583       598       578       592       596       606
dram[2]:        551       551       542       544       571       584       570       570       549       552       551       559       550       556       572       577
dram[3]:        580       564       571       563       597       591       594       584       579       572       581       575       582       563       600       585
dram[4]:        588       596       579       586       602       618       610       613       590       593       589       597       590       594       610       613
dram[5]:        575       569       561       562       592       598       586       581       575       570       580       581       565       569       583       599
maximum mf latency per bank:
dram[0]:       2537      3339      3094      3153      3116      2912      3264      3405      3122      3443      2718      3400      2904      3425      3364      3563
dram[1]:       2939      2962      3482      3028      3501      3124      3860      3055      3329      3174      2911      2853      2783      3164      3215      2925
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3434      3337      3233      2657      3254      3094      3511      2888      3554      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3369      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2939      3254      3530      3523
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478978 n_act=68066 n_pre=68054 n_req=105394 n_req_1=33464 n_req_2=36716 n_req_3=35214 n_rd=153748 n_write=119385 bw_util=0.4601 bw_util_1=0.1362 bw_util_2=0.1653 bw_util_3=0.1586 blp=8.744098 blp_1= 3.110452 blp_2= 2.813325 blp_3= 2.776737
 n_activity=820388 dram_eff=0.4982 dram_eff_1=0.1475 dram_eff_2=0.179 dram_eff_3=0.1717
bk0: 9540a 477657i bk1: 9670a 462028i bk2: 9548a 459617i bk3: 9526a 452304i bk4: 9694a 436435i bk5: 9756a 431358i bk6: 9628a 428490i bk7: 9620a 422337i bk8: 9680a 481180i bk9: 9598a 460589i bk10: 9532a 455746i bk11: 9694a 444067i bk12: 9376a 453207i bk13: 9490a 436663i bk14: 9676a 418496i bk15: 9720a 410858i 
bw_dist = 0.136	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5404
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478826 n_act=68174 n_pre=68160 n_req=105336 n_req_1=33499 n_req_2=36551 n_req_3=35286 n_rd=153724 n_write=119347 bw_util=0.4599 bw_util_1=0.1364 bw_util_2=0.1646 bw_util_3=0.1589 blp=8.736135 blp_1= 3.126789 blp_2= 2.816227 blp_3= 2.764212
 n_activity=820446 dram_eff=0.4979 dram_eff_1=0.1476 dram_eff_2=0.1782 dram_eff_3=0.172
bk0: 9454a 481744i bk1: 9578a 460228i bk2: 9494a 466517i bk3: 9634a 443843i bk4: 9746a 442797i bk5: 9756a 421942i bk6: 9596a 431534i bk7: 9582a 424583i bk8: 9700a 475591i bk9: 9562a 462991i bk10: 9688a 459632i bk11: 9684a 446508i bk12: 9396a 447590i bk13: 9512a 441253i bk14: 9666a 419525i bk15: 9676a 412652i 
bw_dist = 0.136	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4878
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478933 n_act=68101 n_pre=68086 n_req=105306 n_req_1=33400 n_req_2=36734 n_req_3=35172 n_rd=153706 n_write=119405 bw_util=0.4598 bw_util_1=0.136 bw_util_2=0.1654 bw_util_3=0.1584 blp=8.752854 blp_1= 3.103123 blp_2= 2.829598 blp_3= 2.776037
 n_activity=819873 dram_eff=0.4981 dram_eff_1=0.1473 dram_eff_2=0.1792 dram_eff_3=0.1716
bk0: 9590a 477625i bk1: 9532a 463802i bk2: 9520a 461046i bk3: 9562a 447804i bk4: 9840a 438721i bk5: 9672a 430683i bk6: 9641a 431907i bk7: 9654a 415791i bk8: 9618a 471893i bk9: 9667a 462053i bk10: 9584a 457896i bk11: 9640a 447229i bk12: 9416a 450530i bk13: 9374a 442213i bk14: 9746a 418886i bk15: 9650a 411184i 
bw_dist = 0.136	0.165	0.158	0.463	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3804
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=479233 n_act=67830 n_pre=67814 n_req=105604 n_req_1=33610 n_req_2=36673 n_req_3=35321 n_rd=154002 n_write=119352 bw_util=0.461 bw_util_1=0.1368 bw_util_2=0.1652 bw_util_3=0.1591 blp=8.752488 blp_1= 3.144454 blp_2= 2.798295 blp_3= 2.765302
 n_activity=820586 dram_eff=0.499 dram_eff_1=0.148 dram_eff_2=0.1788 dram_eff_3=0.1722
bk0: 9560a 480673i bk1: 9582a 464057i bk2: 9518a 462435i bk3: 9590a 444138i bk4: 9832a 437054i bk5: 9738a 429517i bk6: 9654a 427372i bk7: 9562a 421524i bk8: 9716a 472125i bk9: 9622a 465230i bk10: 9592a 460903i bk11: 9678a 448342i bk12: 9528a 441025i bk13: 9410a 441177i bk14: 9690a 419288i bk15: 9730a 410139i 
bw_dist = 0.137	0.165	0.159	0.463	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4921
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478119 n_act=68385 n_pre=68370 n_req=105614 n_req_1=33512 n_req_2=36807 n_req_3=35295 n_rd=153976 n_write=119381 bw_util=0.4611 bw_util_1=0.1364 bw_util_2=0.1658 bw_util_3=0.1589 blp=8.820744 blp_1= 3.146069 blp_2= 2.844855 blp_3= 2.802281
 n_activity=818409 dram_eff=0.5004 dram_eff_1=0.148 dram_eff_2=0.1799 dram_eff_3=0.1725
bk0: 9558a 472589i bk1: 9628a 460284i bk2: 9500a 457080i bk3: 9530a 447081i bk4: 9692a 440824i bk5: 9818a 424504i bk6: 9546a 423397i bk7: 9702a 415626i bk8: 9698a 473688i bk9: 9672a 460063i bk10: 9592a 455679i bk11: 9638a 446182i bk12: 9538a 448645i bk13: 9452a 435751i bk14: 9698a 417198i bk15: 9714a 409949i 
bw_dist = 0.136	0.166	0.159	0.460	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6568
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=477971 n_act=68522 n_pre=68508 n_req=105468 n_req_1=33610 n_req_2=36532 n_req_3=35326 n_rd=153852 n_write=119378 bw_util=0.4604 bw_util_1=0.1368 bw_util_2=0.1645 bw_util_3=0.1591 blp=8.754022 blp_1= 3.142888 blp_2= 2.791525 blp_3= 2.762107
 n_activity=820934 dram_eff=0.4981 dram_eff_1=0.148 dram_eff_2=0.178 dram_eff_3=0.1721
bk0: 9500a 472082i bk1: 9640a 460147i bk2: 9548a 458617i bk3: 9608a 447145i bk4: 9784a 438665i bk5: 9770a 427000i bk6: 9586a 428659i bk7: 9622a 420902i bk8: 9638a 474938i bk9: 9692a 463403i bk10: 9608a 454253i bk11: 9612a 449840i bk12: 9392a 446032i bk13: 9606a 437644i bk14: 9566a 424584i bk15: 9680a 410217i 
bw_dist = 0.137	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58292, Miss = 38356, Miss_rate = 0.658, Pending_hits = 895, Reservation_fails = 18145
L2_cache_bank[1]: Access = 58815, Miss = 38553, Miss_rate = 0.655, Pending_hits = 881, Reservation_fails = 24242
L2_cache_bank[2]: Access = 58442, Miss = 38384, Miss_rate = 0.657, Pending_hits = 885, Reservation_fails = 14224
L2_cache_bank[3]: Access = 58719, Miss = 38509, Miss_rate = 0.656, Pending_hits = 892, Reservation_fails = 21453
L2_cache_bank[4]: Access = 59077, Miss = 38491, Miss_rate = 0.652, Pending_hits = 877, Reservation_fails = 12969
L2_cache_bank[5]: Access = 58785, Miss = 38381, Miss_rate = 0.653, Pending_hits = 903, Reservation_fails = 20115
L2_cache_bank[6]: Access = 59159, Miss = 38559, Miss_rate = 0.652, Pending_hits = 881, Reservation_fails = 13870
L2_cache_bank[7]: Access = 58858, Miss = 38471, Miss_rate = 0.654, Pending_hits = 942, Reservation_fails = 21582
L2_cache_bank[8]: Access = 59542, Miss = 38437, Miss_rate = 0.646, Pending_hits = 934, Reservation_fails = 23318
L2_cache_bank[9]: Access = 59780, Miss = 38591, Miss_rate = 0.646, Pending_hits = 960, Reservation_fails = 24702
L2_cache_bank[10]: Access = 60167, Miss = 38330, Miss_rate = 0.637, Pending_hits = 965, Reservation_fails = 22864
L2_cache_bank[11]: Access = 60093, Miss = 38639, Miss_rate = 0.643, Pending_hits = 993, Reservation_fails = 25100
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58292, Miss = 38356 (0.658), PendingHit = 895 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58815, Miss = 38553 (0.655), PendingHit = 881 (0.015)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58442, Miss = 38384 (0.657), PendingHit = 885 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58719, Miss = 38509 (0.656), PendingHit = 892 (0.0152)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59077, Miss = 38491 (0.652), PendingHit = 877 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58785, Miss = 38381 (0.653), PendingHit = 903 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59159, Miss = 38559 (0.652), PendingHit = 881 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58858, Miss = 38471 (0.654), PendingHit = 942 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59542, Miss = 38437 (0.646), PendingHit = 934 (0.0157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59780, Miss = 38591 (0.646), PendingHit = 960 (0.0161)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60167, Miss = 38330 (0.637), PendingHit = 965 (0.016)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60093, Miss = 38639 (0.643), PendingHit = 993 (0.0165)
L2 Cache Total Miss Rate = 0.651
Stream 1: L2 Cache Miss Rate = 0.653
Stream 2: L2 Cache Miss Rate = 0.658
Stream 3: L2 Cache Miss Rate = 0.646
Stream 1: Accesses  = 175761
Stream 1: Misses  = 114695
Stream 2: Accesses  = 266984
Stream 2: Misses  = 175650
Stream 3: Accesses  = 442745
Stream 3: Misses  = 286051
Stream 1+2: Accesses  = 442745
Stream 1+2: Misses  = 290345
Stream 1+2+3: Accesses  = 885490
Stream 1+2+3: Misses  = 576396
Total Accesses  = 709729
MPKI-CORES
CORE_L2MPKI_0	0.276
CORE_L2MPKI_1	0.520
CORE_L2MPKI_2	0.408
CORE_L2MPKI_3	0.476
CORE_L2MPKI_4	0.495
CORE_L2MPKI_5	0.369
CORE_L2MPKI_6	0.318
CORE_L2MPKI_7	0.518
CORE_L2MPKI_8	0.421
CORE_L2MPKI_9	0.426
CORE_L2MPKI_10	0.523
CORE_L2MPKI_11	0.199
CORE_L2MPKI_12	0.470
CORE_L2MPKI_13	0.508
CORE_L2MPKI_14	0.364
CORE_L2MPKI_15	0.422
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.384
CORE_L2MPKI_18	0.167
CORE_L2MPKI_19	0.464
CORE_L2MPKI_20	1.437
CORE_L2MPKI_21	1.475
CORE_L2MPKI_22	1.475
CORE_L2MPKI_23	1.448
CORE_L2MPKI_24	1.455
CORE_L2MPKI_25	1.462
CORE_L2MPKI_26	1.466
CORE_L2MPKI_27	1.449
CORE_L2MPKI_28	1.457
CORE_L2MPKI_29	1.470
CORE_L2MPKI_30	1.457
CORE_L2MPKI_31	1.450
CORE_L2MPKI_32	1.429
CORE_L2MPKI_33	1.432
CORE_L2MPKI_34	1.453
CORE_L2MPKI_35	1.440
CORE_L2MPKI_36	1.467
CORE_L2MPKI_37	1.442
CORE_L2MPKI_38	1.423
CORE_L2MPKI_39	1.422
CORE_L2MPKI_40	1.410
CORE_L2MPKI_41	1.395
CORE_L2MPKI_42	1.394
CORE_L2MPKI_43	1.410
CORE_L2MPKI_44	1.407
CORE_L2MPKI_45	1.428
CORE_L2MPKI_46	1.429
CORE_L2MPKI_47	1.438
CORE_L2MPKI_48	1.403
CORE_L2MPKI_49	1.416
CORE_L2MPKI_50	1.403
CORE_L2MPKI_51	1.420
CORE_L2MPKI_52	1.413
CORE_L2MPKI_53	1.422
CORE_L2MPKI_54	1.429
CORE_L2MPKI_55	1.438
CORE_L2MPKI_56	1.419
CORE_L2MPKI_57	1.395
CORE_L2MPKI_58	1.411
CORE_L2MPKI_59	1.420
Avg_MPKI_Stream1= 0.407
Avg_MPKI_Stream2= 1.450
Avg_MPKI_Stream3= 1.415
MISSES-CORES
CORE_MISSES_0	3872
CORE_MISSES_1	7451
CORE_MISSES_2	5721
CORE_MISSES_3	6704
CORE_MISSES_4	6991
CORE_MISSES_5	5151
CORE_MISSES_6	4425
CORE_MISSES_7	7329
CORE_MISSES_8	5981
CORE_MISSES_9	5978
CORE_MISSES_10	7392
CORE_MISSES_11	2701
CORE_MISSES_12	6696
CORE_MISSES_13	7268
CORE_MISSES_14	5077
CORE_MISSES_15	5917
CORE_MISSES_16	5788
CORE_MISSES_17	5373
CORE_MISSES_18	2268
CORE_MISSES_19	6612
CORE_MISSES_20	8989
CORE_MISSES_21	8918
CORE_MISSES_22	8831
CORE_MISSES_23	8817
CORE_MISSES_24	8753
CORE_MISSES_25	8925
CORE_MISSES_26	8889
CORE_MISSES_27	9059
CORE_MISSES_28	8831
CORE_MISSES_29	8845
CORE_MISSES_30	8765
CORE_MISSES_31	8791
CORE_MISSES_32	8685
CORE_MISSES_33	8683
CORE_MISSES_34	8678
CORE_MISSES_35	8603
CORE_MISSES_36	8564
CORE_MISSES_37	8675
CORE_MISSES_38	8603
CORE_MISSES_39	8746
CORE_MISSES_40	8649
CORE_MISSES_41	8850
CORE_MISSES_42	8613
CORE_MISSES_43	8628
CORE_MISSES_44	8635
CORE_MISSES_45	8699
CORE_MISSES_46	8768
CORE_MISSES_47	8654
CORE_MISSES_48	8631
CORE_MISSES_49	8601
CORE_MISSES_50	8630
CORE_MISSES_51	8503
CORE_MISSES_52	8420
CORE_MISSES_53	8474
CORE_MISSES_54	8450
CORE_MISSES_55	8419
CORE_MISSES_56	8391
CORE_MISSES_57	8475
CORE_MISSES_58	8510
CORE_MISSES_59	8356
L2_MISSES = 461701
L2_total_cache_accesses = 709729
L2_total_cache_misses = 461701
L2_total_cache_miss_rate = 0.6505
L2_total_cache_pending_hits = 11008
L2_total_cache_reservation_fails = 242584
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 298919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160409
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 161941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34937
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19953
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 952
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 447
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43349
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2025533
icnt_total_pkts_simt_to_mem=2088202
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     417.4270
gpu_ipc_2 =     179.9907
gpu_ipc_3 =     179.9910
gpu_tot_sim_cycle_stream_1 = 672898
gpu_tot_sim_cycle_stream_2 = 672871
gpu_tot_sim_cycle_stream_3 = 672870
gpu_sim_insn_1 = 280885840
gpu_sim_insn_2 = 121110528
gpu_sim_insn_3 = 121110528
gpu_sim_cycle = 672903
gpu_sim_insn = 523106896
gpu_ipc =     777.3882
gpu_tot_sim_cycle = 672903
gpu_tot_sim_insn = 523106896
gpu_tot_ipc =     777.3882
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2528419
gpu_stall_icnt2sh    = 266277
gpu_total_sim_rate=285694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8740547
	L1I_total_cache_misses = 171523
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 6416, Miss = 5518, Miss_rate = 0.860, Pending_hits = 63, Reservation_fails = 124521
	L1D_cache_core[1]: Access = 12040, Miss = 10191, Miss_rate = 0.846, Pending_hits = 57, Reservation_fails = 280931
	L1D_cache_core[2]: Access = 9483, Miss = 8019, Miss_rate = 0.846, Pending_hits = 63, Reservation_fails = 228911
	L1D_cache_core[3]: Access = 10994, Miss = 9285, Miss_rate = 0.845, Pending_hits = 50, Reservation_fails = 249318
	L1D_cache_core[4]: Access = 11570, Miss = 9752, Miss_rate = 0.843, Pending_hits = 67, Reservation_fails = 263409
	L1D_cache_core[5]: Access = 8464, Miss = 7205, Miss_rate = 0.851, Pending_hits = 57, Reservation_fails = 195154
	L1D_cache_core[6]: Access = 7336, Miss = 6288, Miss_rate = 0.857, Pending_hits = 52, Reservation_fails = 177252
	L1D_cache_core[7]: Access = 11979, Miss = 10143, Miss_rate = 0.847, Pending_hits = 55, Reservation_fails = 268661
	L1D_cache_core[8]: Access = 9754, Miss = 8258, Miss_rate = 0.847, Pending_hits = 70, Reservation_fails = 214552
	L1D_cache_core[9]: Access = 9814, Miss = 8319, Miss_rate = 0.848, Pending_hits = 48, Reservation_fails = 233949
	L1D_cache_core[10]: Access = 12174, Miss = 10301, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 278035
	L1D_cache_core[11]: Access = 4570, Miss = 4038, Miss_rate = 0.884, Pending_hits = 37, Reservation_fails = 72337
	L1D_cache_core[12]: Access = 10918, Miss = 9237, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 259515
	L1D_cache_core[13]: Access = 11985, Miss = 10159, Miss_rate = 0.848, Pending_hits = 58, Reservation_fails = 277778
	L1D_cache_core[14]: Access = 8443, Miss = 7186, Miss_rate = 0.851, Pending_hits = 54, Reservation_fails = 198865
	L1D_cache_core[15]: Access = 9765, Miss = 8269, Miss_rate = 0.847, Pending_hits = 57, Reservation_fails = 244516
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8785, Miss = 7481, Miss_rate = 0.852, Pending_hits = 53, Reservation_fails = 195727
	L1D_cache_core[18]: Access = 3741, Miss = 3341, Miss_rate = 0.893, Pending_hits = 51, Reservation_fails = 60680
	L1D_cache_core[19]: Access = 10777, Miss = 9177, Miss_rate = 0.852, Pending_hits = 45, Reservation_fails = 256193
	L1D_cache_core[20]: Access = 13536, Miss = 10901, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 157891
	L1D_cache_core[21]: Access = 13088, Miss = 10500, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 167163
	L1D_cache_core[22]: Access = 12960, Miss = 10469, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 172308
	L1D_cache_core[23]: Access = 13184, Miss = 10637, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 165993
	L1D_cache_core[24]: Access = 13024, Miss = 10472, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 169499
	L1D_cache_core[25]: Access = 13216, Miss = 10653, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 166392
	L1D_cache_core[26]: Access = 13120, Miss = 10455, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 166443
	L1D_cache_core[27]: Access = 13536, Miss = 10941, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 162693
	L1D_cache_core[28]: Access = 13120, Miss = 10479, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 162944
	L1D_cache_core[29]: Access = 13024, Miss = 10465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 165346
	L1D_cache_core[30]: Access = 13024, Miss = 10477, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 170138
	L1D_cache_core[31]: Access = 13120, Miss = 10492, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 158775
	L1D_cache_core[32]: Access = 13152, Miss = 10594, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 164056
	L1D_cache_core[33]: Access = 13120, Miss = 10490, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 167271
	L1D_cache_core[34]: Access = 12928, Miss = 10361, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 163856
	L1D_cache_core[35]: Access = 12928, Miss = 10407, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 170583
	L1D_cache_core[36]: Access = 12640, Miss = 10118, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 170294
	L1D_cache_core[37]: Access = 13024, Miss = 10404, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 163565
	L1D_cache_core[38]: Access = 13088, Miss = 10497, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158042
	L1D_cache_core[39]: Access = 13312, Miss = 10578, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 153572
	L1D_cache_core[40]: Access = 13280, Miss = 10667, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 161685
	L1D_cache_core[41]: Access = 13728, Miss = 11111, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 171190
	L1D_cache_core[42]: Access = 13376, Miss = 10693, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 171853
	L1D_cache_core[43]: Access = 13248, Miss = 10646, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 174760
	L1D_cache_core[44]: Access = 13280, Miss = 10616, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 170249
	L1D_cache_core[45]: Access = 13184, Miss = 10605, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 175697
	L1D_cache_core[46]: Access = 13280, Miss = 10565, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 167662
	L1D_cache_core[47]: Access = 13024, Miss = 10423, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 154647
	L1D_cache_core[48]: Access = 13312, Miss = 10677, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158291
	L1D_cache_core[49]: Access = 13152, Miss = 10540, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 159624
	L1D_cache_core[50]: Access = 13312, Miss = 10564, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 164639
	L1D_cache_core[51]: Access = 12960, Miss = 10255, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 160187
	L1D_cache_core[52]: Access = 12896, Miss = 10341, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 169666
	L1D_cache_core[53]: Access = 12896, Miss = 10218, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 162680
	L1D_cache_core[54]: Access = 12800, Miss = 10116, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 165146
	L1D_cache_core[55]: Access = 12672, Miss = 10066, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 158182
	L1D_cache_core[56]: Access = 12800, Miss = 10141, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 156327
	L1D_cache_core[57]: Access = 13152, Miss = 10487, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 164287
	L1D_cache_core[58]: Access = 13056, Miss = 10433, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 166943
	L1D_cache_core[59]: Access = 12736, Miss = 10136, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 168329
	L1D_total_cache_accesses = 712744
	L1D_total_cache_misses = 579915
	L1D_total_cache_miss_rate = 0.8136
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 10895724
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 307089
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3433259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 305177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 276155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7462465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8569024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 171523
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30760, 28831, 30760, 28765, 30719, 28761, 30697, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 542869280
gpgpu_n_tot_w_icount = 16964665
gpgpu_n_stall_shd_mem = 14697047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 303749
gpgpu_n_mem_write_global = 380741
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 9469064
gpgpu_n_store_insn = 10135127
gpgpu_n_shmem_insn = 61715856
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 7340032
gpgpu_n_param_mem_insn = 2451968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10990449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18651409	W0_Idle:10221760	W0_Scoreboard:33488833	W1:9824	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:12399410
Warp Occupancy Distribution:
Stall:8785633	W0_Idle:3803745	W0_Scoreboard:4424102	W1:9824	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4830002
Warp Occupancy Distribution:
Stall:4887621	W0_Idle:3308033	W0_Scoreboard:14435952	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3784704
warp_utilization0: 0.213860
warp_utilization1: 0.355767
warp_utilization2: 0.143271
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2429992 {8:303749,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47150312 {40:29784,72:27675,136:323282,}
traffic_breakdown_coretomem[INST_ACC_R] = 170976 {8:21372,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41292864 {136:303624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3043704 {8:380463,}
traffic_breakdown_memtocore[INST_ACC_R] = 2903872 {136:21352,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1144 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 709 
averagemflatency_1 = 849 
averagemflatency_2= 664 
averagemflatency_3 = 668 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 672902 
mrq_lat_table:244362 	12777 	20575 	36744 	94332 	139543 	163236 	101001 	24459 	1879 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	56558 	195281 	303946 	124919 	5417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97657 	44763 	42078 	79283 	156808 	155869 	104592 	28245 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	169986 	133835 	3853 	28 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	87100 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	89 	270 	720 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        26        43        37        34        32        32        27 
dram[1]:        27        26        30        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        28        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.989272  1.976812  2.011529  1.993810  2.099642  2.150501  2.085167  2.081384  1.997489  1.978685  2.018605  2.035896  2.117531  2.091062  2.099331  2.154185 
dram[1]:  1.976739  1.948529  2.036300  2.035515  2.122439  2.151137  2.024901  2.102490  1.994309  1.973654  2.009391  2.051881  2.058248  2.130584  2.120174  2.087277 
dram[2]:  1.981859  1.958408  2.009451  1.969779  2.204381  2.151709  2.067789  2.055725  2.002065  2.013122  2.016412  2.057123  2.091768  2.070053  2.110899  2.103937 
dram[3]:  1.982712  1.965385  2.034096  2.018707  2.136682  2.144670  2.091844  2.129507  2.006854  1.987238  2.039010  2.072104  2.102564  2.051343  2.139105  2.125905 
dram[4]:  1.955391  1.977227  1.957236  1.971952  2.106174  2.146916  2.038967  2.102810  2.005035  1.991578  2.024345  2.047018  2.112676  2.055159  2.100191  2.169337 
dram[5]:  1.949339  1.989780  1.987016  1.986615  2.150305  2.141815  2.042938  2.095147  1.962065  1.976298  2.014753  2.037564  2.056721  2.045667  2.126218  2.121168 
average row locality = 838923/409089 = 2.050710
average row locality_1 = 408413/228778 = 1.785194
average row locality_2 = 219221/89805 = 2.441078
average row locality_3 = 211289/90506 = 2.334530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4770      4835      4774      4764      4848      4880      4814      4812      4841      4800      4766      4847      4692      4747      4839      4860 
dram[1]:      4727      4790      4747      4818      4875      4879      4800      4791      4850      4781      4844      4843      4698      4756      4834      4840 
dram[2]:      4798      4767      4760      4781      4922      4836      4821      4828      4809      4834      4792      4820      4709      4687      4873      4825 
dram[3]:      4780      4791      4760      4795      4916      4869      4828      4781      4858      4812      4796      4839      4765      4706      4846      4867 
dram[4]:      4781      4815      4751      4767      4847      4911      4774      4851      4849      4836      4797      4821      4769      4727      4850      4859 
dram[5]:      4751      4823      4777      4804      4892      4886      4794      4812      4819      4846      4804      4807      4697      4803      4784      4840 
total reads: 461577
bank skew: 4922/4687 = 1.05
chip skew: 77009/76862 = 1.00
number of total write accesses:
dram[0]:      3945      3946      3950      3935      3939      3923      3902      3911      3908      3927      3914      3944      3926      3936      3954      3942 
dram[1]:      3941      3956      3948      3952      3935      3918      3903      3907      3911      3909      3930      3938      3924      3924      3954      3940 
dram[2]:      3947      3944      3957      3953      3937      3915      3903      3916      3916      3911      3931      3931      3930      3912      3959      3940 
dram[3]:      3936      3953      3953      3946      3932      3922      3920      3901      3927      3910      3933      3926      3928      3926      3951      3951 
dram[4]:      3944      3954      3945      3955      3923      3932      3914      3903      3911      3913      3934      3932      3931      3917      3955      3943 
dram[5]:      3945      3942      3951      3953      3935      3919      3914      3910      3922      3909      3936      3928      3933      3932      3944      3948 
total reads: 377436
bank skew: 3959/3901 = 1.01
chip skew: 62921/62890 = 1.00
average mf latency per bank:
dram[0]:        570       589       558       575       585       609       586       607       567       590       569       592       570       583       586       605
dram[1]:        578       592       564       580       599       616       594       600       577       589       583       598       578       592       596       606
dram[2]:        551       551       542       544       571       584       570       570       549       552       551       559       550       556       572       577
dram[3]:        580       564       571       563       597       591       594       584       579       572       581       575       582       563       600       585
dram[4]:        588       596       579       586       602       618       610       613       590       593       589       597       590       594       610       613
dram[5]:        575       569       561       562       592       598       586       581       575       570       580       581       565       569       583       599
maximum mf latency per bank:
dram[0]:       2537      3339      3094      3153      3116      2912      3264      3405      3122      3443      2718      3400      2904      3425      3364      3563
dram[1]:       2939      2962      3482      3028      3501      3124      3860      3055      3329      3174      2911      2853      2783      3164      3215      2925
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3434      3337      3233      2657      3254      3094      3511      2888      3554      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3369      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2939      3254      3530      3523
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478978 n_act=68066 n_pre=68054 n_req=105394 n_req_1=33464 n_req_2=36716 n_req_3=35214 n_rd=153748 n_write=119385 bw_util=0.4601 bw_util_1=0.1362 bw_util_2=0.1653 bw_util_3=0.1586 blp=8.744098 blp_1= 3.110452 blp_2= 2.813325 blp_3= 2.776737
 n_activity=820388 dram_eff=0.4982 dram_eff_1=0.1475 dram_eff_2=0.179 dram_eff_3=0.1717
bk0: 9540a 477657i bk1: 9670a 462028i bk2: 9548a 459617i bk3: 9526a 452304i bk4: 9694a 436435i bk5: 9756a 431358i bk6: 9628a 428490i bk7: 9620a 422337i bk8: 9680a 481180i bk9: 9598a 460589i bk10: 9532a 455746i bk11: 9694a 444067i bk12: 9376a 453207i bk13: 9490a 436663i bk14: 9676a 418496i bk15: 9720a 410858i 
bw_dist = 0.136	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5404
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478826 n_act=68174 n_pre=68160 n_req=105336 n_req_1=33499 n_req_2=36551 n_req_3=35286 n_rd=153724 n_write=119347 bw_util=0.4599 bw_util_1=0.1364 bw_util_2=0.1646 bw_util_3=0.1589 blp=8.736135 blp_1= 3.126789 blp_2= 2.816227 blp_3= 2.764212
 n_activity=820446 dram_eff=0.4979 dram_eff_1=0.1476 dram_eff_2=0.1782 dram_eff_3=0.172
bk0: 9454a 481744i bk1: 9578a 460228i bk2: 9494a 466517i bk3: 9634a 443843i bk4: 9746a 442797i bk5: 9756a 421942i bk6: 9596a 431534i bk7: 9582a 424583i bk8: 9700a 475591i bk9: 9562a 462991i bk10: 9688a 459632i bk11: 9684a 446508i bk12: 9396a 447590i bk13: 9512a 441253i bk14: 9666a 419525i bk15: 9676a 412652i 
bw_dist = 0.136	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4878
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478933 n_act=68101 n_pre=68086 n_req=105306 n_req_1=33400 n_req_2=36734 n_req_3=35172 n_rd=153706 n_write=119405 bw_util=0.4598 bw_util_1=0.136 bw_util_2=0.1654 bw_util_3=0.1584 blp=8.752854 blp_1= 3.103123 blp_2= 2.829598 blp_3= 2.776037
 n_activity=819873 dram_eff=0.4981 dram_eff_1=0.1473 dram_eff_2=0.1792 dram_eff_3=0.1716
bk0: 9590a 477625i bk1: 9532a 463802i bk2: 9520a 461046i bk3: 9562a 447804i bk4: 9840a 438721i bk5: 9672a 430683i bk6: 9641a 431907i bk7: 9654a 415791i bk8: 9618a 471893i bk9: 9667a 462053i bk10: 9584a 457896i bk11: 9640a 447229i bk12: 9416a 450530i bk13: 9374a 442213i bk14: 9746a 418886i bk15: 9650a 411184i 
bw_dist = 0.136	0.165	0.158	0.463	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3804
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=479233 n_act=67830 n_pre=67814 n_req=105604 n_req_1=33610 n_req_2=36673 n_req_3=35321 n_rd=154002 n_write=119352 bw_util=0.461 bw_util_1=0.1368 bw_util_2=0.1652 bw_util_3=0.1591 blp=8.752488 blp_1= 3.144454 blp_2= 2.798295 blp_3= 2.765302
 n_activity=820586 dram_eff=0.499 dram_eff_1=0.148 dram_eff_2=0.1788 dram_eff_3=0.1722
bk0: 9560a 480673i bk1: 9582a 464057i bk2: 9518a 462435i bk3: 9590a 444138i bk4: 9832a 437054i bk5: 9738a 429517i bk6: 9654a 427372i bk7: 9562a 421524i bk8: 9716a 472125i bk9: 9622a 465230i bk10: 9592a 460903i bk11: 9678a 448342i bk12: 9528a 441025i bk13: 9410a 441177i bk14: 9690a 419288i bk15: 9730a 410139i 
bw_dist = 0.137	0.165	0.159	0.463	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4921
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=478119 n_act=68385 n_pre=68370 n_req=105614 n_req_1=33512 n_req_2=36807 n_req_3=35295 n_rd=153976 n_write=119381 bw_util=0.4611 bw_util_1=0.1364 bw_util_2=0.1658 bw_util_3=0.1589 blp=8.820744 blp_1= 3.146069 blp_2= 2.844855 blp_3= 2.802281
 n_activity=818409 dram_eff=0.5004 dram_eff_1=0.148 dram_eff_2=0.1799 dram_eff_3=0.1725
bk0: 9558a 472589i bk1: 9628a 460284i bk2: 9500a 457080i bk3: 9530a 447081i bk4: 9692a 440824i bk5: 9818a 424504i bk6: 9546a 423397i bk7: 9702a 415626i bk8: 9698a 473688i bk9: 9672a 460063i bk10: 9592a 455679i bk11: 9638a 446182i bk12: 9538a 448645i bk13: 9452a 435751i bk14: 9698a 417198i bk15: 9714a 409949i 
bw_dist = 0.136	0.166	0.159	0.460	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6568
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888231 n_nop=477971 n_act=68522 n_pre=68508 n_req=105468 n_req_1=33610 n_req_2=36532 n_req_3=35326 n_rd=153852 n_write=119378 bw_util=0.4604 bw_util_1=0.1368 bw_util_2=0.1645 bw_util_3=0.1591 blp=8.754022 blp_1= 3.142888 blp_2= 2.791525 blp_3= 2.762107
 n_activity=820934 dram_eff=0.4981 dram_eff_1=0.148 dram_eff_2=0.178 dram_eff_3=0.1721
bk0: 9500a 472082i bk1: 9640a 460147i bk2: 9548a 458617i bk3: 9608a 447145i bk4: 9784a 438665i bk5: 9770a 427000i bk6: 9586a 428659i bk7: 9622a 420902i bk8: 9638a 474938i bk9: 9692a 463403i bk10: 9608a 454253i bk11: 9612a 449840i bk12: 9392a 446032i bk13: 9606a 437644i bk14: 9566a 424584i bk15: 9680a 410217i 
bw_dist = 0.137	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58292, Miss = 38356, Miss_rate = 0.658, Pending_hits = 895, Reservation_fails = 18145
L2_cache_bank[1]: Access = 58815, Miss = 38553, Miss_rate = 0.655, Pending_hits = 881, Reservation_fails = 24242
L2_cache_bank[2]: Access = 58442, Miss = 38384, Miss_rate = 0.657, Pending_hits = 885, Reservation_fails = 14224
L2_cache_bank[3]: Access = 58719, Miss = 38509, Miss_rate = 0.656, Pending_hits = 892, Reservation_fails = 21453
L2_cache_bank[4]: Access = 59077, Miss = 38491, Miss_rate = 0.652, Pending_hits = 877, Reservation_fails = 12969
L2_cache_bank[5]: Access = 58785, Miss = 38381, Miss_rate = 0.653, Pending_hits = 903, Reservation_fails = 20115
L2_cache_bank[6]: Access = 59159, Miss = 38559, Miss_rate = 0.652, Pending_hits = 881, Reservation_fails = 13870
L2_cache_bank[7]: Access = 58858, Miss = 38471, Miss_rate = 0.654, Pending_hits = 942, Reservation_fails = 21582
L2_cache_bank[8]: Access = 59542, Miss = 38437, Miss_rate = 0.646, Pending_hits = 934, Reservation_fails = 23318
L2_cache_bank[9]: Access = 59780, Miss = 38591, Miss_rate = 0.646, Pending_hits = 960, Reservation_fails = 24702
L2_cache_bank[10]: Access = 60167, Miss = 38330, Miss_rate = 0.637, Pending_hits = 965, Reservation_fails = 22864
L2_cache_bank[11]: Access = 60093, Miss = 38639, Miss_rate = 0.643, Pending_hits = 993, Reservation_fails = 25100
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58292, Miss = 38356 (0.658), PendingHit = 895 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58815, Miss = 38553 (0.655), PendingHit = 881 (0.015)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58442, Miss = 38384 (0.657), PendingHit = 885 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58719, Miss = 38509 (0.656), PendingHit = 892 (0.0152)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59077, Miss = 38491 (0.652), PendingHit = 877 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58785, Miss = 38381 (0.653), PendingHit = 903 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59159, Miss = 38559 (0.652), PendingHit = 881 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58858, Miss = 38471 (0.654), PendingHit = 942 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59542, Miss = 38437 (0.646), PendingHit = 934 (0.0157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59780, Miss = 38591 (0.646), PendingHit = 960 (0.0161)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60167, Miss = 38330 (0.637), PendingHit = 965 (0.016)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60093, Miss = 38639 (0.643), PendingHit = 993 (0.0165)
L2 Cache Total Miss Rate = 0.651
Stream 1: L2 Cache Miss Rate = 0.653
Stream 2: L2 Cache Miss Rate = 0.658
Stream 3: L2 Cache Miss Rate = 0.646
Stream 1: Accesses  = 175761
Stream 1: Misses  = 114695
Stream 2: Accesses  = 266984
Stream 2: Misses  = 175650
Stream 3: Accesses  = 442745
Stream 3: Misses  = 286051
Stream 1+2: Accesses  = 442745
Stream 1+2: Misses  = 290345
Stream 1+2+3: Accesses  = 885490
Stream 1+2+3: Misses  = 576396
Total Accesses  = 709729
MPKI-CORES
CORE_L2MPKI_0	0.276
CORE_L2MPKI_1	0.520
CORE_L2MPKI_2	0.408
CORE_L2MPKI_3	0.476
CORE_L2MPKI_4	0.495
CORE_L2MPKI_5	0.369
CORE_L2MPKI_6	0.318
CORE_L2MPKI_7	0.518
CORE_L2MPKI_8	0.421
CORE_L2MPKI_9	0.426
CORE_L2MPKI_10	0.523
CORE_L2MPKI_11	0.199
CORE_L2MPKI_12	0.470
CORE_L2MPKI_13	0.508
CORE_L2MPKI_14	0.364
CORE_L2MPKI_15	0.422
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.384
CORE_L2MPKI_18	0.167
CORE_L2MPKI_19	0.464
CORE_L2MPKI_20	1.437
CORE_L2MPKI_21	1.475
CORE_L2MPKI_22	1.475
CORE_L2MPKI_23	1.448
CORE_L2MPKI_24	1.455
CORE_L2MPKI_25	1.462
CORE_L2MPKI_26	1.466
CORE_L2MPKI_27	1.449
CORE_L2MPKI_28	1.457
CORE_L2MPKI_29	1.470
CORE_L2MPKI_30	1.457
CORE_L2MPKI_31	1.450
CORE_L2MPKI_32	1.429
CORE_L2MPKI_33	1.432
CORE_L2MPKI_34	1.453
CORE_L2MPKI_35	1.440
CORE_L2MPKI_36	1.467
CORE_L2MPKI_37	1.442
CORE_L2MPKI_38	1.423
CORE_L2MPKI_39	1.422
CORE_L2MPKI_40	1.410
CORE_L2MPKI_41	1.395
CORE_L2MPKI_42	1.394
CORE_L2MPKI_43	1.410
CORE_L2MPKI_44	1.407
CORE_L2MPKI_45	1.428
CORE_L2MPKI_46	1.429
CORE_L2MPKI_47	1.438
CORE_L2MPKI_48	1.403
CORE_L2MPKI_49	1.416
CORE_L2MPKI_50	1.403
CORE_L2MPKI_51	1.420
CORE_L2MPKI_52	1.413
CORE_L2MPKI_53	1.422
CORE_L2MPKI_54	1.429
CORE_L2MPKI_55	1.438
CORE_L2MPKI_56	1.419
CORE_L2MPKI_57	1.395
CORE_L2MPKI_58	1.411
CORE_L2MPKI_59	1.420
Avg_MPKI_Stream1= 0.407
Avg_MPKI_Stream2= 1.450
Avg_MPKI_Stream3= 1.415
MISSES-CORES
CORE_MISSES_0	3872
CORE_MISSES_1	7451
CORE_MISSES_2	5721
CORE_MISSES_3	6704
CORE_MISSES_4	6991
CORE_MISSES_5	5151
CORE_MISSES_6	4425
CORE_MISSES_7	7329
CORE_MISSES_8	5981
CORE_MISSES_9	5978
CORE_MISSES_10	7392
CORE_MISSES_11	2701
CORE_MISSES_12	6696
CORE_MISSES_13	7268
CORE_MISSES_14	5077
CORE_MISSES_15	5917
CORE_MISSES_16	5788
CORE_MISSES_17	5373
CORE_MISSES_18	2268
CORE_MISSES_19	6612
CORE_MISSES_20	8989
CORE_MISSES_21	8918
CORE_MISSES_22	8831
CORE_MISSES_23	8817
CORE_MISSES_24	8753
CORE_MISSES_25	8925
CORE_MISSES_26	8889
CORE_MISSES_27	9059
CORE_MISSES_28	8831
CORE_MISSES_29	8845
CORE_MISSES_30	8765
CORE_MISSES_31	8791
CORE_MISSES_32	8685
CORE_MISSES_33	8683
CORE_MISSES_34	8678
CORE_MISSES_35	8603
CORE_MISSES_36	8564
CORE_MISSES_37	8675
CORE_MISSES_38	8603
CORE_MISSES_39	8746
CORE_MISSES_40	8649
CORE_MISSES_41	8850
CORE_MISSES_42	8613
CORE_MISSES_43	8628
CORE_MISSES_44	8635
CORE_MISSES_45	8699
CORE_MISSES_46	8768
CORE_MISSES_47	8654
CORE_MISSES_48	8631
CORE_MISSES_49	8601
CORE_MISSES_50	8630
CORE_MISSES_51	8503
CORE_MISSES_52	8420
CORE_MISSES_53	8474
CORE_MISSES_54	8450
CORE_MISSES_55	8419
CORE_MISSES_56	8391
CORE_MISSES_57	8475
CORE_MISSES_58	8510
CORE_MISSES_59	8356
L2_MISSES = 461701
L2_total_cache_accesses = 709729
L2_total_cache_misses = 461701
L2_total_cache_miss_rate = 0.6505
L2_total_cache_pending_hits = 11008
L2_total_cache_reservation_fails = 242584
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 298919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160409
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 161941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34937
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19953
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 952
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 447
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43349
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2025533
icnt_total_pkts_simt_to_mem=2088202
