strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe3603cebd0>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe3603cee90>",
		fillcolor=turquoise,
		label="25:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe360671250>]",
		style=filled,
		typ=Block];
	"24:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe3606f5790>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe3603d6810>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"14:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe3606f5e10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe3603d6bd0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe3603ce550>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:BL" -> "19:CS"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe3606f5690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe3603d6910>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe360663610>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe360663e10>",
		fillcolor=turquoise,
		label="21:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe3603ce290>]",
		style=filled,
		typ=Block];
	"20:CA" -> "21:BL"	[cond="[]",
		lineno=None];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"21:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"19:CS" -> "24:CA"	[cond="['q']",
		label=q,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['q']",
		label=q,
		lineno=19];
}
