v {xschem version=3.4.8RC file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N -150 -20 -130 -20 {lab=C1}
N -320 -20 -310 -20 {lab=C2}
N -500 -20 -480 -20 {lab=C3}
N -700 -20 -660 -20 {lab=C4}
N -70 -260 -70 -90 {lab=A0}
N -20 -120 -20 -90 {lab=#net1}
N -250 -260 -250 -90 {lab=A1}
N -420 -260 -420 -90 {lab=A2}
N -600 -260 -600 -90 {lab=A3}
N -20 -120 40 -120 {lab=#net1}
N 60 -280 60 -250 {lab=S0}
N 60 -280 190 -280 {lab=S0}
N 190 -280 190 -20 {lab=S0}
N 30 -20 190 -20 {lab=S0}
N 30 -320 30 -250 {lab=B0}
N -140 -280 60 -280 {lab=S0}
N -140 -280 -140 -250 {lab=S0}
N -170 -320 -170 -250 {lab=B1}
N -350 -320 -350 -250 {lab=B2}
N -320 -280 -140 -280 {lab=S0}
N -320 -280 -320 -250 {lab=S0}
N -490 -280 -320 -280 {lab=S0}
N -490 -280 -490 -250 {lab=S0}
N -520 -320 -520 -250 {lab=B3}
N -550 -90 -510 -90 {lab=#net2}
N -510 -120 -510 -90 {lab=#net2}
N -370 -90 -340 -90 {lab=#net3}
N -340 -120 -340 -90 {lab=#net3}
N -200 -90 -160 -90 {lab=#net4}
N -160 -120 -160 -90 {lab=#net4}
N 190 -20 190 120 {lab=S0}
N 180 120 190 120 {lab=S0}
N -720 1260 -650 1260 {lab=#net5}
N -950 1260 -880 1260 {lab=Cout_don't_care_0}
N -490 1260 -380 1260 {lab=#net6}
N 50 860 50 900 {lab=MUL0}
N -190 860 -190 880 {lab=#net7}
N -190 880 -130 880 {lab=#net7}
N -90 880 -90 1130 {lab=#net7}
N -130 880 -90 880 {lab=#net7}
N -230 1080 -230 1120 {lab=#net8}
N -230 1120 -120 1120 {lab=#net8}
N -120 1120 -120 1130 {lab=#net8}
N -90 1080 40 1080 {lab=#net7}
N 40 1080 40 1300 {lab=#net7}
N -220 1300 40 1300 {lab=#net7}
N -220 1290 -220 1300 {lab=#net7}
N -260 1290 -220 1290 {lab=#net7}
N -230 1120 -230 1220 {lab=#net8}
N -260 1220 -230 1220 {lab=#net8}
N -450 860 -450 900 {lab=#net9}
N -450 900 -350 900 {lab=#net9}
N -350 900 -350 1150 {lab=#net9}
N -540 1150 -350 1150 {lab=#net9}
N -540 1150 -540 1190 {lab=#net9}
N -590 1100 -590 1190 {lab=#net10}
N -590 1100 -470 1100 {lab=#net10}
N -470 1080 -470 1100 {lab=#net10}
N -730 860 -600 860 {lab=#net11}
N -600 860 -600 1080 {lab=#net11}
N -670 1080 -600 1080 {lab=#net11}
N -670 1080 -670 1190 {lab=#net11}
N -770 1190 -670 1190 {lab=#net11}
N -820 1100 -820 1190 {lab=#net12}
N -820 1100 -730 1100 {lab=#net12}
N -730 1080 -730 1100 {lab=#net12}
N -470 1520 -460 1520 {lab=#net13}
N -460 1520 -460 1600 {lab=#net13}
N -570 1330 -570 1400 {lab=#net14}
N -590 1400 -570 1400 {lab=#net14}
N -590 1400 -590 1580 {lab=#net14}
N -590 1580 -490 1580 {lab=#net14}
N -490 1580 -490 1600 {lab=#net14}
N -630 1670 -590 1670 {lab=#net14}
N -590 1580 -590 1670 {lab=#net14}
N -460 1580 -360 1580 {lab=#net13}
N -360 1580 -360 1750 {lab=#net13}
N -360 1750 -360 1790 {lab=#net13}
N -600 1790 -360 1790 {lab=#net13}
N -600 1740 -600 1790 {lab=#net13}
N -630 1740 -600 1740 {lab=#net13}
N -830 1710 -750 1710 {lab=#net15}
N -1080 1710 -990 1710 {lab=Cout_don't_care_1}
N -880 1560 -880 1640 {lab=#net16}
N -880 1560 -710 1560 {lab=#net16}
N -710 1520 -710 1560 {lab=#net16}
N -800 1330 -800 1400 {lab=#net17}
N -840 1400 -800 1400 {lab=#net17}
N -840 1400 -840 1520 {lab=#net17}
N -930 1520 -840 1520 {lab=#net17}
N -930 1520 -930 1640 {lab=#net17}
N -910 1780 -910 1960 {lab=#net18}
N -910 1960 -870 1960 {lab=#net18}
N -870 1960 -870 1990 {lab=#net18}
N -840 1970 -840 1990 {lab=#net19}
N -840 1970 -670 1970 {lab=#net19}
N -50 50 560 50 {lab=ADD0}
N 560 50 560 700 {lab=ADD0}
N 560 700 560 710 {lab=ADD0}
N 560 710 700 710 {lab=ADD0}
N 620 710 620 730 {lab=ADD0}
N 620 730 700 730 {lab=ADD0}
N -230 50 -100 50 {lab=ADD1}
N -100 50 -100 100 {lab=ADD1}
N -100 100 520 100 {lab=ADD1}
N 520 100 520 1000 {lab=ADD1}
N 520 1000 710 1000 {lab=ADD1}
N 630 1020 710 1020 {lab=ADD1}
N 630 1000 630 1020 {lab=ADD1}
N -400 50 -280 50 {lab=ADD2}
N -280 50 -280 160 {lab=ADD2}
N -280 160 470 160 {lab=ADD2}
N 470 160 470 1310 {lab=ADD2}
N 470 1310 710 1310 {lab=ADD2}
N 630 1330 710 1330 {lab=ADD2}
N 630 1310 630 1330 {lab=ADD2}
N -580 50 -430 50 {lab=ADD3}
N -430 50 -430 180 {lab=ADD3}
N -430 180 450 180 {lab=ADD3}
N 450 180 450 1620 {lab=ADD3}
N 450 1620 710 1620 {lab=ADD3}
N 630 1640 710 1640 {lab=ADD3}
N 630 1620 630 1640 {lab=ADD3}
N -530 230 420 230 {lab=XOR0}
N 420 230 420 740 {lab=XOR0}
N 420 740 420 750 {lab=XOR0}
N 420 750 700 750 {lab=XOR0}
N -390 350 380 350 {lab=XOR1}
N 380 350 380 1040 {lab=XOR1}
N 380 1040 710 1040 {lab=XOR1}
N -250 470 320 470 {lab=XOR2}
N 320 470 320 1340 {lab=XOR2}
N 320 1340 320 1350 {lab=XOR2}
N 320 1350 710 1350 {lab=XOR2}
N -110 590 280 590 {lab=XOR3}
N 280 590 280 1650 {lab=XOR3}
N 280 1650 280 1660 {lab=XOR3}
N 280 1660 710 1660 {lab=XOR3}
N 50 900 620 900 {lab=MUL0}
N 620 770 620 900 {lab=MUL0}
N 620 770 700 770 {lab=MUL0}
N -110 1260 -30 1260 {lab=MUL1}
N -30 1260 220 1260 {lab=MUL1}
N 220 1060 220 1260 {lab=MUL1}
N 220 1060 710 1060 {lab=MUL1}
N -480 1730 140 1730 {lab=MUL2}
N 140 1380 140 1730 {lab=MUL2}
N 140 1370 140 1380 {lab=MUL2}
N 140 1370 710 1370 {lab=MUL2}
N -860 2120 530 2120 {lab=MUL3}
N 530 1680 530 2120 {lab=MUL3}
N 530 1680 710 1680 {lab=MUL3}
N 220 790 700 790 {lab=NAND0}
N 200 790 220 790 {lab=NAND0}
N 200 790 200 2280 {lab=NAND0}
N -790 2280 200 2280 {lab=NAND0}
N 710 1760 710 3830 {lab=OR3}
N -470 3830 710 3830 {lab=OR3}
N -630 3750 690 3750 {lab=OR2}
N 700 1450 710 1450 {lab=OR2}
N 690 1450 690 3750 {lab=OR2}
N 690 1450 700 1450 {lab=OR2}
N -770 3650 680 3650 {lab=OR1}
N 680 3650 690 1140 {lab=OR1}
N 690 1140 710 1140 {lab=OR1}
N -930 3530 -640 3530 {lab=OR0}
N -640 3530 -640 3620 {lab=OR0}
N -640 3620 660 3620 {lab=OR0}
N 660 850 660 3620 {lab=OR0}
N 660 850 700 850 {lab=OR0}
N 640 1740 710 1740 {lab=AND3}
N 640 1740 640 3480 {lab=AND3}
N -420 3480 640 3480 {lab=AND3}
N -580 3360 620 3360 {lab=AND2}
N 620 1430 620 3360 {lab=AND2}
N 620 1430 710 1430 {lab=AND2}
N -740 3240 580 3240 {lab=AND1}
N 580 1120 580 3240 {lab=AND1}
N 580 1120 710 1120 {lab=AND1}
N -900 3080 -650 3080 {lab=AND0}
N -650 3080 -650 3200 {lab=AND0}
N -650 3200 540 3200 {lab=AND0}
N 540 830 540 3200 {lab=AND0}
N 540 830 700 830 {lab=AND0}
N -400 3030 520 3030 {lab=NOR3}
N 520 1720 520 3030 {lab=NOR3}
N 520 1720 710 1720 {lab=NOR3}
N -560 2910 500 2910 {lab=NOR2}
N 500 1420 500 2910 {lab=NOR2}
N 500 1410 500 1420 {lab=NOR2}
N 500 1410 710 1410 {lab=NOR2}
N -720 2790 480 2790 {lab=NOR1}
N 480 1100 480 2790 {lab=NOR1}
N 480 1100 710 1100 {lab=NOR1}
N -840 2670 -600 2670 {lab=NOR0}
N -600 2670 -600 2760 {lab=NOR0}
N -600 2760 440 2760 {lab=NOR0}
N 440 810 440 2760 {lab=NOR0}
N 440 810 700 810 {lab=NOR0}
N -370 2600 400 2600 {lab=NAND3}
N 400 1700 400 2600 {lab=NAND3}
N 400 1700 710 1700 {lab=NAND3}
N -530 2490 380 2490 {lab=NAND2}
N 380 1390 380 2490 {lab=NAND2}
N 380 1390 710 1390 {lab=NAND2}
N -670 2400 -660 2400 {lab=NAND1}
N -660 2340 -660 2400 {lab=NAND1}
N -660 2340 330 2340 {lab=NAND1}
N 330 1080 330 2340 {lab=NAND1}
N 330 1080 710 1080 {lab=NAND1}
N 830 1680 980 1680 {lab=F3}
N 830 1370 980 1370 {lab=F2}
N 830 1060 980 1060 {lab=F1}
N 820 770 970 770 {lab=F0}
N -980 120 -980 220 {lab=S0}
N -980 120 180 120 {lab=S0}
C {full_adder.sym} -250 -170 0 0 {name=x1}
C {full_adder.sym} -430 -170 0 0 {name=x2}
C {full_adder.sym} -600 -170 0 0 {name=x3}
C {full_adder.sym} -780 -170 0 0 {name=x4}
C {lab_pin.sym} -140 -20 3 0 {name=p6 sig_type=std_logic lab=C1}
C {lab_pin.sym} -320 -20 3 0 {name=p7 sig_type=std_logic lab=C2}
C {lab_pin.sym} -490 -20 3 0 {name=p8 sig_type=std_logic lab=C3}
C {lab_pin.sym} -700 -20 3 0 {name=p9 sig_type=std_logic lab=C4}
C {lab_pin.sym} 30 -50 2 0 {name=p10 sig_type=std_logic lab=Vdd}
C {gnd.sym} 30 10 0 0 {name=l1 lab=GND}
C {gnd.sym} -150 10 0 0 {name=l2 lab=GND}
C {gnd.sym} -320 10 0 0 {name=l3 lab=GND}
C {gnd.sym} -500 10 0 0 {name=l4 lab=GND}
C {lab_pin.sym} -150 -50 2 0 {name=p11 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -320 -50 2 0 {name=p12 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -500 -50 2 0 {name=p13 sig_type=std_logic lab=Vdd}
C {xor.sym} 180 -220 1 0 {name=x5}
C {lab_pin.sym} -70 -260 2 0 {name=p14 sig_type=std_logic lab=A0}
C {lab_pin.sym} -250 -260 2 0 {name=p15 sig_type=std_logic lab=A1}
C {lab_pin.sym} -420 -260 2 0 {name=p16 sig_type=std_logic lab=A2}
C {lab_pin.sym} -600 -260 2 0 {name=p17 sig_type=std_logic lab=A3}
C {lab_pin.sym} 110 -190 2 0 {name=p18 sig_type=std_logic lab=Vdd}
C {gnd.sym} -30 -190 0 0 {name=l5 lab=GND}
C {lab_pin.sym} 30 -320 2 0 {name=p19 sig_type=std_logic lab=B0}
C {xor.sym} -20 -220 1 0 {name=x6}
C {lab_pin.sym} -170 -320 2 0 {name=p20 sig_type=std_logic lab=B1}
C {lab_pin.sym} -350 -320 2 0 {name=p21 sig_type=std_logic lab=B2}
C {xor.sym} -200 -220 1 0 {name=x7}
C {xor.sym} -370 -220 1 0 {name=x8}
C {lab_pin.sym} -520 -320 2 0 {name=p22 sig_type=std_logic lab=B3}
C {lab_pin.sym} -440 -190 3 0 {name=p23 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -270 -190 3 0 {name=p24 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -90 -190 3 0 {name=p25 sig_type=std_logic lab=Vdd}
C {gnd.sym} -230 -190 0 0 {name=l6 lab=GND}
C {gnd.sym} -410 -190 0 0 {name=l7 lab=GND}
C {gnd.sym} -580 -190 0 0 {name=l8 lab=GND}
C {vsource.sym} -1300 350 0 0 {name=V1 value=5 savecurrent=false}
C {lab_pin.sym} -1300 320 2 0 {name=p26 sig_type=std_logic lab=Vdd}
C {gnd.sym} -1300 380 0 0 {name=l9 lab=GND}
C {vsource.sym} -1290 470 0 0 {name=V2 value=0 savecurrent=false}
C {lab_pin.sym} -1290 440 2 0 {name=p27 sig_type=std_logic lab=A3}
C {gnd.sym} -1290 500 0 0 {name=l10 lab=GND}
C {vsource.sym} -1180 470 0 0 {name=V3 value=0 savecurrent=false}
C {lab_pin.sym} -1180 440 2 0 {name=p28 sig_type=std_logic lab=A2}
C {gnd.sym} -1180 500 0 0 {name=l11 lab=GND}
C {vsource.sym} -1070 470 0 0 {name=V4 value=5 savecurrent=false}
C {lab_pin.sym} -1070 440 2 0 {name=p29 sig_type=std_logic lab=A1}
C {gnd.sym} -1070 500 0 0 {name=l12 lab=GND}
C {vsource.sym} -980 470 0 0 {name=V5 value=5 savecurrent=false}
C {lab_pin.sym} -980 440 2 0 {name=p30 sig_type=std_logic lab=A0}
C {gnd.sym} -980 500 0 0 {name=l13 lab=GND}
C {vsource.sym} -1290 600 0 0 {name=V6 value=0 savecurrent=false}
C {lab_pin.sym} -1290 570 2 0 {name=p31 sig_type=std_logic lab=B3}
C {gnd.sym} -1290 630 0 0 {name=l14 lab=GND}
C {vsource.sym} -1180 600 0 0 {name=V7 value=0 savecurrent=false}
C {lab_pin.sym} -1180 570 2 0 {name=p32 sig_type=std_logic lab=B2}
C {gnd.sym} -1180 630 0 0 {name=l15 lab=GND}
C {vsource.sym} -1070 600 0 0 {name=V8 value=5 savecurrent=false}
C {lab_pin.sym} -1070 570 2 0 {name=p33 sig_type=std_logic lab=B1}
C {gnd.sym} -1070 630 0 0 {name=l16 lab=GND}
C {vsource.sym} -980 600 0 0 {name=V9 value=5 savecurrent=false}
C {lab_pin.sym} -980 570 2 0 {name=p34 sig_type=std_logic lab=B0}
C {gnd.sym} -980 630 0 0 {name=l17 lab=GND}
C {vsource.sym} -980 250 0 0 {name=V10 value=0 savecurrent=false}
C {lab_pin.sym} -980 220 2 0 {name=p35 sig_type=std_logic lab=S0}
C {gnd.sym} -980 280 0 0 {name=l18 lab=GND}
C {xor.sym} -630 90 0 0 {name=x9}
C {and.sym} -970 2970 0 0 {name=x10}
C {or.sym} -1010 3410 0 0 {name=x11}
C {lab_pin.sym} -660 210 0 0 {name=p36 sig_type=std_logic lab=A0}
C {lab_pin.sym} -660 240 0 0 {name=p37 sig_type=std_logic lab=B0}
C {xor.sym} -490 210 0 0 {name=x12}
C {lab_pin.sym} -520 360 0 0 {name=p39 sig_type=std_logic lab=B1}
C {xor.sym} -350 330 0 0 {name=x13}
C {lab_pin.sym} -380 480 0 0 {name=p38 sig_type=std_logic lab=B2}
C {and.sym} -810 3130 0 0 {name=x14}
C {and.sym} -650 3250 0 0 {name=x15}
C {lab_pin.sym} -520 330 0 0 {name=p40 sig_type=std_logic lab=A1}
C {lab_pin.sym} -380 450 0 0 {name=p41 sig_type=std_logic lab=A2}
C {xor.sym} -210 450 0 0 {name=x16}
C {lab_pin.sym} -240 600 0 0 {name=p42 sig_type=std_logic lab=B3}
C {lab_pin.sym} -240 570 0 0 {name=p43 sig_type=std_logic lab=A3}
C {and.sym} -490 3370 0 0 {name=x17}
C {or.sym} -850 3530 0 0 {name=x18}
C {or.sym} -710 3630 0 0 {name=x19}
C {or.sym} -550 3710 0 0 {name=x20}
C {lab_pin.sym} -1020 3050 0 0 {name=p44 sig_type=std_logic lab=A0}
C {lab_pin.sym} -1020 3120 0 0 {name=p45 sig_type=std_logic lab=B0}
C {lab_pin.sym} -860 3210 0 0 {name=p46 sig_type=std_logic lab=A1}
C {lab_pin.sym} -860 3280 0 0 {name=p47 sig_type=std_logic lab=B1}
C {lab_pin.sym} -700 3330 0 0 {name=p48 sig_type=std_logic lab=A2}
C {lab_pin.sym} -700 3400 0 0 {name=p49 sig_type=std_logic lab=B2}
C {lab_pin.sym} -540 3450 0 0 {name=p50 sig_type=std_logic lab=A3}
C {lab_pin.sym} -540 3520 0 0 {name=p51 sig_type=std_logic lab=B3}
C {lab_pin.sym} -1060 3510 0 0 {name=p52 sig_type=std_logic lab=A0}
C {lab_pin.sym} -1060 3570 0 0 {name=p53 sig_type=std_logic lab=B0}
C {lab_pin.sym} -900 3630 0 0 {name=p54 sig_type=std_logic lab=A1}
C {lab_pin.sym} -900 3690 0 0 {name=p55 sig_type=std_logic lab=B1}
C {lab_pin.sym} -760 3730 0 0 {name=p56 sig_type=std_logic lab=A2}
C {lab_pin.sym} -760 3790 0 0 {name=p57 sig_type=std_logic lab=B2}
C {lab_pin.sym} -600 3810 0 0 {name=p58 sig_type=std_logic lab=A3}
C {lab_pin.sym} -600 3870 0 0 {name=p59 sig_type=std_logic lab=B3}
C {full_adder.sym} -1000 1110 0 0 {name=x21}
C {full_adder.sym} -770 1110 0 0 {name=x22}
C {full_adder.sym} -1110 1560 0 0 {name=x23}
C {xor.sym} 30 1160 1 0 {name=x24}
C {and.sym} -310 1370 2 0 {name=x25}
C {gnd.sym} -320 1160 1 0 {name=l19 lab=GND}
C {gnd.sym} -180 1190 0 0 {name=l20 lab=GND}
C {lab_pin.sym} -320 1340 0 0 {name=p61 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -40 1190 2 0 {name=p62 sig_type=std_logic lab=Vdd}
C {NAND.sym} -560 780 1 0 {name=x26}
C {and.sym} -340 790 1 0 {name=x27}
C {and.sym} -80 790 1 0 {name=x28}
C {and.sym} 160 790 1 0 {name=x29}
C {lab_pin.sym} 80 740 2 0 {name=p63 sig_type=std_logic lab=B0
}
C {lab_pin.sym} -160 740 2 0 {name=p64 sig_type=std_logic lab=B0
}
C {lab_pin.sym} -420 740 2 0 {name=p65 sig_type=std_logic lab=B0
}
C {lab_pin.sym} -700 740 2 0 {name=p66 sig_type=std_logic lab=B0
}
C {lab_pin.sym} 10 740 2 0 {name=p67 sig_type=std_logic lab=A0
}
C {lab_pin.sym} -230 740 2 0 {name=p68 sig_type=std_logic lab=A1
}
C {lab_pin.sym} -490 740 2 0 {name=p69 sig_type=std_logic lab=A2
}
C {lab_pin.sym} -750 740 2 0 {name=p70 sig_type=std_logic lab=A3
}
C {gnd.sym} -50 800 0 0 {name=l21 lab=GND}
C {gnd.sym} -290 800 0 0 {name=l22 lab=GND}
C {gnd.sym} -550 800 0 0 {name=l23 lab=GND}
C {gnd.sym} -810 790 0 0 {name=l24 lab=GND}
C {lab_pin.sym} 130 800 2 0 {name=p71 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -110 800 2 0 {name=p72 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -370 800 2 0 {name=p73 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -650 790 2 0 {name=p74 sig_type=std_logic lab=Vdd}
C {and.sym} -620 1010 1 0 {name=x30}
C {and.sym} -360 1010 1 0 {name=x31}
C {and.sym} -120 1010 1 0 {name=x32}
C {lab_pin.sym} -200 960 2 0 {name=p76 sig_type=std_logic lab=B1
}
C {lab_pin.sym} -440 960 2 0 {name=p77 sig_type=std_logic lab=B1
}
C {lab_pin.sym} -700 960 2 0 {name=p78 sig_type=std_logic lab=B1
}
C {lab_pin.sym} -270 960 2 0 {name=p79 sig_type=std_logic lab=A0
}
C {lab_pin.sym} -510 960 2 0 {name=p80 sig_type=std_logic lab=A1
}
C {lab_pin.sym} -770 960 2 0 {name=p81 sig_type=std_logic lab=A2
}
C {gnd.sym} -330 1020 0 0 {name=l25 lab=GND}
C {gnd.sym} -570 1020 0 0 {name=l26 lab=GND}
C {gnd.sym} -830 1020 0 0 {name=l27 lab=GND}
C {lab_pin.sym} -150 1020 2 0 {name=p82 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -390 1020 2 0 {name=p83 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -650 1020 2 0 {name=p84 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -490 1230 2 0 {name=p85 sig_type=std_logic lab=Vdd}
C {gnd.sym} -490 1290 0 0 {name=l28 lab=GND}
C {lab_pin.sym} -720 1230 2 0 {name=p86 sig_type=std_logic lab=Vdd}
C {gnd.sym} -720 1290 0 0 {name=l29 lab=GND}
C {lab_pin.sym} -830 1680 2 0 {name=p87 sig_type=std_logic lab=Vdd}
C {gnd.sym} -830 1740 0 0 {name=l30 lab=GND}
C {and.sym} -600 1450 1 0 {name=x33}
C {and.sym} -360 1450 1 0 {name=x34}
C {lab_pin.sym} -440 1400 2 0 {name=p88 sig_type=std_logic lab=B2
}
C {lab_pin.sym} -680 1400 2 0 {name=p89 sig_type=std_logic lab=B2
}
C {lab_pin.sym} -510 1400 2 0 {name=p90 sig_type=std_logic lab=A0
}
C {lab_pin.sym} -750 1400 2 0 {name=p91 sig_type=std_logic lab=A1
}
C {gnd.sym} -570 1460 0 0 {name=l31 lab=GND}
C {gnd.sym} -810 1460 0 0 {name=l32 lab=GND}
C {lab_pin.sym} -390 1460 2 0 {name=p92 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -630 1460 2 0 {name=p93 sig_type=std_logic lab=Vdd}
C {xor.sym} -340 1630 1 0 {name=x35}
C {gnd.sym} -550 1660 0 0 {name=l33 lab=GND}
C {lab_pin.sym} -410 1660 2 0 {name=p95 sig_type=std_logic lab=Vdd}
C {and.sym} -680 1820 2 0 {name=x36}
C {gnd.sym} -690 1610 1 0 {name=l34 lab=GND}
C {lab_pin.sym} -690 1790 0 0 {name=p96 sig_type=std_logic lab=Vdd}
C {xor.sym} -720 2020 1 0 {name=x37}
C {gnd.sym} -930 2050 0 0 {name=l35 lab=GND}
C {lab_pin.sym} -790 2050 2 0 {name=p98 sig_type=std_logic lab=Vdd}
C {NAND.sym} -500 1890 1 0 {name=x38}
C {lab_pin.sym} -640 1850 2 0 {name=p99 sig_type=std_logic lab=B3
}
C {lab_pin.sym} -690 1850 2 0 {name=p100 sig_type=std_logic lab=A0
}
C {gnd.sym} -750 1900 0 0 {name=l36 lab=GND}
C {lab_pin.sym} -590 1900 2 0 {name=p101 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -950 1260 0 0 {name=p102 sig_type=std_logic lab=Cout_don't_care_0}
C {lab_pin.sym} -1080 1710 0 0 {name=p103 sig_type=std_logic lab=Cout_don't_care_1}
C {vsource.sym} -1050 250 0 0 {name=V11 value=0 savecurrent=false}
C {lab_pin.sym} -1050 220 2 0 {name=p104 sig_type=std_logic lab=S1}
C {gnd.sym} -1050 280 0 0 {name=l37 lab=GND}
C {vsource.sym} -1120 250 0 0 {name=V12 value=5 savecurrent=false}
C {lab_pin.sym} -1120 220 2 0 {name=p105 sig_type=std_logic lab=S2}
C {gnd.sym} -1120 280 0 0 {name=l38 lab=GND}
C {lab_pin.sym} -600 160 2 0 {name=p107 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -460 280 2 0 {name=p108 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -320 400 2 0 {name=p109 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -180 520 2 0 {name=p110 sig_type=std_logic lab=Vdd}
C {gnd.sym} -600 300 0 0 {name=l40 lab=GND}
C {gnd.sym} -460 420 0 0 {name=l41 lab=GND}
C {gnd.sym} -320 540 0 0 {name=l42 lab=GND}
C {gnd.sym} -180 660 0 0 {name=l43 lab=GND}
C {NAND.sym} -870 2110 0 0 {name=x39}
C {NAND.sym} -750 2230 0 0 {name=x40}
C {NAND.sym} -610 2320 0 0 {name=x41}
C {NAND.sym} -450 2430 0 0 {name=x42}
C {nor.sym} -910 2530 0 0 {name=x43}
C {nor.sym} -790 2650 0 0 {name=x44}
C {nor.sym} -630 2770 0 0 {name=x45}
C {nor.sym} -470 2890 0 0 {name=x46}
C {lab_pin.sym} -960 2650 0 0 {name=p111 sig_type=std_logic lab=A0}
C {lab_pin.sym} -960 2690 0 0 {name=p112 sig_type=std_logic lab=B0}
C {lab_pin.sym} -840 2770 0 0 {name=p113 sig_type=std_logic lab=A1}
C {lab_pin.sym} -840 2810 0 0 {name=p114 sig_type=std_logic lab=B1}
C {lab_pin.sym} -680 2890 0 0 {name=p115 sig_type=std_logic lab=A2}
C {lab_pin.sym} -680 2930 0 0 {name=p116 sig_type=std_logic lab=B2}
C {lab_pin.sym} -520 3010 0 0 {name=p117 sig_type=std_logic lab=A3}
C {lab_pin.sym} -520 3050 0 0 {name=p118 sig_type=std_logic lab=B3}
C {gnd.sym} -1000 3590 0 0 {name=l44 lab=GND}
C {gnd.sym} -840 3710 0 0 {name=l45 lab=GND}
C {gnd.sym} -700 3810 0 0 {name=l46 lab=GND}
C {gnd.sym} -540 3890 0 0 {name=l47 lab=GND}
C {lab_pin.sym} -700 3700 0 0 {name=p119 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -540 3780 0 0 {name=p120 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -840 3600 0 0 {name=p121 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -1000 3480 0 0 {name=p122 sig_type=std_logic lab=Vdd}
C {gnd.sym} -480 3580 0 0 {name=l48 lab=GND}
C {gnd.sym} -640 3460 0 0 {name=l49 lab=GND}
C {gnd.sym} -800 3340 0 0 {name=l50 lab=GND}
C {gnd.sym} -960 3180 0 0 {name=l51 lab=GND}
C {lab_pin.sym} -480 3400 0 0 {name=p123 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -640 3280 0 0 {name=p124 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -800 3160 0 0 {name=p125 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -960 3000 0 0 {name=p126 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -920 2600 0 0 {name=p127 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -800 2720 0 0 {name=p128 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -640 2840 0 0 {name=p129 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -480 2960 0 0 {name=p130 sig_type=std_logic lab=Vdd}
C {gnd.sym} -860 2360 0 0 {name=l52 lab=GND}
C {gnd.sym} -740 2480 0 0 {name=l53 lab=GND}
C {gnd.sym} -600 2570 0 0 {name=l54 lab=GND}
C {gnd.sym} -440 2680 0 0 {name=l55 lab=GND}
C {lab_pin.sym} -860 2200 0 0 {name=p131 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -740 2320 0 0 {name=p132 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -600 2410 0 0 {name=p133 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -440 2520 0 0 {name=p134 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} -910 2250 0 0 {name=p135 sig_type=std_logic lab=A0}
C {lab_pin.sym} -910 2300 0 0 {name=p136 sig_type=std_logic lab=B0}
C {lab_pin.sym} -790 2370 0 0 {name=p137 sig_type=std_logic lab=A1}
C {lab_pin.sym} -790 2420 0 0 {name=p138 sig_type=std_logic lab=B1}
C {lab_pin.sym} -650 2460 0 0 {name=p139 sig_type=std_logic lab=A2}
C {lab_pin.sym} -650 2510 0 0 {name=p140 sig_type=std_logic lab=B2}
C {lab_pin.sym} -490 2570 0 0 {name=p141 sig_type=std_logic lab=A3}
C {lab_pin.sym} -490 2620 0 0 {name=p142 sig_type=std_logic lab=B3}
C {mux8to1.sym} 760 530 0 0 {name=x47}
C {mux8to1.sym} 770 820 0 0 {name=x48}
C {mux8to1.sym} 770 1130 0 0 {name=x49}
C {mux8to1.sym} 770 1440 0 0 {name=x50}
C {lab_pin.sym} 770 1290 2 0 {name=p143 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} 770 1600 2 0 {name=p144 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} 770 980 2 0 {name=p145 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} 760 690 2 0 {name=p146 sig_type=std_logic lab=Vdd}
C {lab_pin.sym} 790 840 2 0 {name=p147 sig_type=std_logic lab=S0}
C {lab_pin.sym} 770 850 2 0 {name=p148 sig_type=std_logic lab=S1}
C {lab_pin.sym} 750 860 2 0 {name=p149 sig_type=std_logic lab=S2}
C {lab_pin.sym} 800 1130 2 0 {name=p150 sig_type=std_logic lab=S0}
C {lab_pin.sym} 780 1140 2 0 {name=p151 sig_type=std_logic lab=S1}
C {lab_pin.sym} 760 1150 2 0 {name=p152 sig_type=std_logic lab=S2}
C {lab_pin.sym} 800 1440 2 0 {name=p153 sig_type=std_logic lab=S0}
C {lab_pin.sym} 780 1450 2 0 {name=p154 sig_type=std_logic lab=S1}
C {lab_pin.sym} 760 1460 2 0 {name=p155 sig_type=std_logic lab=S2}
C {lab_pin.sym} 800 1750 2 0 {name=p156 sig_type=std_logic lab=S0}
C {lab_pin.sym} 780 1760 2 0 {name=p157 sig_type=std_logic lab=S1}
C {lab_pin.sym} 760 1770 2 0 {name=p158 sig_type=std_logic lab=S2}
C {lab_pin.sym} 980 1680 2 0 {name=p159 sig_type=std_logic lab=F3}
C {lab_pin.sym} 980 1370 2 0 {name=p160 sig_type=std_logic lab=F2}
C {lab_pin.sym} 980 1060 2 0 {name=p161 sig_type=std_logic lab=F1}
C {lab_pin.sym} 970 770 0 1 {name=p162 sig_type=std_logic lab=F0}
C {lab_pin.sym} 700 710 3 1 {name=p163 sig_type=std_logic lab=ADD0}
C {lab_pin.sym} 540 750 3 1 {name=p165 sig_type=std_logic lab=XOR0}
C {lab_pin.sym} 620 770 2 1 {name=p166 sig_type=std_logic lab=MUL0}
C {lab_pin.sym} 560 790 3 1 {name=p167 sig_type=std_logic lab=NAND0}
C {lab_pin.sym} 490 810 3 1 {name=p168 sig_type=std_logic lab=NOR0}
C {lab_pin.sym} 580 830 1 1 {name=p169 sig_type=std_logic lab=AND0}
C {lab_pin.sym} 660 900 0 1 {name=p170 sig_type=std_logic lab=OR0}
C {lab_pin.sym} 680 1000 3 1 {name=p171 sig_type=std_logic lab=ADD1}
C {lab_pin.sym} 490 1040 3 1 {name=p173 sig_type=std_logic lab=XOR1}
C {lab_pin.sym} 590 1060 3 1 {name=p174 sig_type=std_logic lab=MUL1}
C {lab_pin.sym} 560 1080 3 1 {name=p175 sig_type=std_logic lab=NAND1}
C {lab_pin.sym} 520 1100 3 1 {name=p176 sig_type=std_logic lab=NOR1}
C {lab_pin.sym} 610 1120 1 1 {name=p177 sig_type=std_logic lab=AND1}
C {lab_pin.sym} 710 1140 1 1 {name=p178 sig_type=std_logic lab=OR1}
C {lab_pin.sym} 680 1310 3 1 {name=p179 sig_type=std_logic lab=ADD2}
C {lab_pin.sym} 520 1350 3 1 {name=p181 sig_type=std_logic lab=XOR2}
C {lab_pin.sym} 600 1370 3 1 {name=p182 sig_type=std_logic lab=MUL2}
C {lab_pin.sym} 560 1390 3 1 {name=p183 sig_type=std_logic lab=NAND2}
C {lab_pin.sym} 620 1410 3 1 {name=p184 sig_type=std_logic lab=NOR2}
C {lab_pin.sym} 640 1430 1 1 {name=p185 sig_type=std_logic lab=AND2}
C {lab_pin.sym} 710 1450 1 1 {name=p186 sig_type=std_logic lab=OR2}
C {lab_pin.sym} 680 1620 3 1 {name=p187 sig_type=std_logic lab=ADD3}
C {lab_pin.sym} 560 1660 3 1 {name=p189 sig_type=std_logic lab=XOR3}
C {lab_pin.sym} 600 1680 3 1 {name=p190 sig_type=std_logic lab=MUL3}
C {lab_pin.sym} 630 1700 3 1 {name=p191 sig_type=std_logic lab=NAND3}
C {lab_pin.sym} 670 1720 3 1 {name=p192 sig_type=std_logic lab=NOR3}
C {lab_pin.sym} 670 1740 1 1 {name=p193 sig_type=std_logic lab=AND3}
C {lab_pin.sym} 710 1800 0 1 {name=p194 sig_type=std_logic lab=OR3}
C {code_shown.sym} -1610 0 0 0 {name=s1 only_toplevel=false value=".lib /home/prime/vlsi_/open_pdks/sources/sky130_fd_pr/models/sky130.lib.spice tt
.tran .02 10n
.save all
.end"}
