#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca7510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca76a0 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1c8f5c0 .functor NOT 1, L_0x1ce2bf0, C4<0>, C4<0>, C4<0>;
L_0x1c8fa50 .functor XOR 1, L_0x1ce2810, L_0x1ce2940, C4<0>, C4<0>;
L_0x1c8fca0 .functor XOR 1, L_0x1c8fa50, L_0x1ce2a80, C4<0>, C4<0>;
v0x1cd1430_0 .net *"_ivl_10", 0 0, L_0x1ce2a80;  1 drivers
v0x1cd1530_0 .net *"_ivl_12", 0 0, L_0x1c8fca0;  1 drivers
v0x1cd1610_0 .net *"_ivl_2", 0 0, L_0x1ce2770;  1 drivers
v0x1cd16d0_0 .net *"_ivl_4", 0 0, L_0x1ce2810;  1 drivers
v0x1cd17b0_0 .net *"_ivl_6", 0 0, L_0x1ce2940;  1 drivers
v0x1cd18e0_0 .net *"_ivl_8", 0 0, L_0x1c8fa50;  1 drivers
v0x1cd19c0_0 .var "clk", 0 0;
v0x1cd1a60_0 .net "reset", 0 0, v0x1cd08d0_0;  1 drivers
v0x1cd1b00_0 .var/2u "stats1", 159 0;
v0x1cd1c70_0 .var/2u "strobe", 0 0;
v0x1cd1d30_0 .net "tb_match", 0 0, L_0x1ce2bf0;  1 drivers
v0x1cd1df0_0 .net "tb_mismatch", 0 0, L_0x1c8f5c0;  1 drivers
v0x1cd1eb0_0 .net "x", 0 0, v0x1cd0970_0;  1 drivers
v0x1cd1f50_0 .net "z_dut", 0 0, v0x1cd1080_0;  1 drivers
v0x1cd1ff0_0 .net "z_ref", 0 0, L_0x1c8f7a0;  1 drivers
L_0x1ce2770 .concat [ 1 0 0 0], L_0x1c8f7a0;
L_0x1ce2810 .concat [ 1 0 0 0], L_0x1c8f7a0;
L_0x1ce2940 .concat [ 1 0 0 0], v0x1cd1080_0;
L_0x1ce2a80 .concat [ 1 0 0 0], L_0x1c8f7a0;
L_0x1ce2bf0 .cmp/eeq 1, L_0x1ce2770, L_0x1c8fca0;
S_0x1ca7830 .scope module, "good1" "reference_module" 3 100, 3 4 0, S_0x1ca76a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1c74a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1c74a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1c74ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1c74b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1c74b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
L_0x1c8f7a0 .functor OR 1, L_0x1ce2230, L_0x1ce24e0, C4<0>, C4<0>;
v0x1c9a3d0_0 .net *"_ivl_0", 31 0, L_0x1cd20c0;  1 drivers
L_0x7f7fcf0170a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c9a470_0 .net *"_ivl_11", 28 0, L_0x7f7fcf0170a8;  1 drivers
L_0x7f7fcf0170f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1c8f630_0 .net/2u *"_ivl_12", 31 0, L_0x7f7fcf0170f0;  1 drivers
v0x1c8f810_0 .net *"_ivl_14", 0 0, L_0x1ce24e0;  1 drivers
L_0x7f7fcf017018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c8fb60_0 .net *"_ivl_3", 28 0, L_0x7f7fcf017018;  1 drivers
L_0x7f7fcf017060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1c8fd70_0 .net/2u *"_ivl_4", 31 0, L_0x7f7fcf017060;  1 drivers
v0x1ccfeb0_0 .net *"_ivl_6", 0 0, L_0x1ce2230;  1 drivers
v0x1ccff70_0 .net *"_ivl_8", 31 0, L_0x1ce23a0;  1 drivers
v0x1cd0050_0 .net "clk", 0 0, v0x1cd19c0_0;  1 drivers
v0x1cd01a0_0 .var "next", 2 0;
v0x1cd0280_0 .net "reset", 0 0, v0x1cd08d0_0;  alias, 1 drivers
v0x1cd0340_0 .var "state", 2 0;
v0x1cd0420_0 .net "x", 0 0, v0x1cd0970_0;  alias, 1 drivers
v0x1cd04e0_0 .net "z", 0 0, L_0x1c8f7a0;  alias, 1 drivers
E_0x1ca1e70 .event anyedge, v0x1cd0340_0, v0x1cd0420_0;
E_0x1ca1090 .event posedge, v0x1cd0050_0;
L_0x1cd20c0 .concat [ 3 29 0 0], v0x1cd0340_0, L_0x7f7fcf017018;
L_0x1ce2230 .cmp/eq 32, L_0x1cd20c0, L_0x7f7fcf017060;
L_0x1ce23a0 .concat [ 3 29 0 0], v0x1cd0340_0, L_0x7f7fcf0170a8;
L_0x1ce24e0 .cmp/eq 32, L_0x1ce23a0, L_0x7f7fcf0170f0;
S_0x1cd0620 .scope module, "stim1" "stimulus_gen" 3 95, 3 34 0, S_0x1ca76a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "x";
v0x1cd0810_0 .net "clk", 0 0, v0x1cd19c0_0;  alias, 1 drivers
v0x1cd08d0_0 .var "reset", 0 0;
v0x1cd0970_0 .var "x", 0 0;
E_0x1ca1360/0 .event negedge, v0x1cd0050_0;
E_0x1ca1360/1 .event posedge, v0x1cd0050_0;
E_0x1ca1360 .event/or E_0x1ca1360/0, E_0x1ca1360/1;
S_0x1cd0a10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ca76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
v0x1cd0cf0_0 .net "clk", 0 0, v0x1cd19c0_0;  alias, 1 drivers
v0x1cd0de0_0 .net "reset", 0 0, v0x1cd08d0_0;  alias, 1 drivers
v0x1cd0ef0_0 .var "state", 2 0;
v0x1cd0f90_0 .net "x", 0 0, v0x1cd0970_0;  alias, 1 drivers
v0x1cd1080_0 .var "z", 0 0;
E_0x1c899f0 .event anyedge, v0x1cd0ef0_0;
E_0x1cb1260 .event posedge, v0x1cd0280_0, v0x1cd0050_0;
S_0x1cd1210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0x1ca76a0;
 .timescale -12 -12;
E_0x1cb1580 .event anyedge, v0x1cd1c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd1c70_0;
    %nor/r;
    %assign/vec4 v0x1cd1c70_0, 0;
    %wait E_0x1cb1580;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd0620;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd08d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd0970_0, 0, 1;
    %wait E_0x1ca1090;
    %wait E_0x1ca1090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd08d0_0, 0, 1;
    %wait E_0x1ca1090;
    %wait E_0x1ca1090;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca1360;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1cd08d0_0, 0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1cd0970_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ca7830;
T_2 ;
    %wait E_0x1ca1090;
    %load/vec4 v0x1cd0280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cd0340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1cd01a0_0;
    %assign/vec4 v0x1cd0340_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ca7830;
T_3 ;
Ewait_0 .event/or E_0x1ca1e70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1cd0340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1cd01a0_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1cd0420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 3;
    %store/vec4 v0x1cd01a0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1cd0420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %store/vec4 v0x1cd01a0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1cd0420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %store/vec4 v0x1cd01a0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1cd0420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 3;
    %store/vec4 v0x1cd01a0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1cd0420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 3;
    %store/vec4 v0x1cd01a0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1cd0a10;
T_4 ;
    %wait E_0x1cb1260;
    %load/vec4 v0x1cd0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1cd0ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1cd0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1cd0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1cd0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1cd0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
T_4.16 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1cd0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1cd0ef0_0, 0;
T_4.18 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cd0a10;
T_5 ;
    %wait E_0x1c899f0;
    %load/vec4 v0x1cd0ef0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd1080_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd1080_0, 0, 1;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cd1080_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ca76a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd19c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd1c70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ca76a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd19c0_0;
    %inv;
    %store/vec4 v0x1cd19c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ca76a0;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cd0810_0, v0x1cd1df0_0, v0x1cd19c0_0, v0x1cd1a60_0, v0x1cd1eb0_0, v0x1cd1ff0_0, v0x1cd1f50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ca76a0;
T_9 ;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ca76a0;
T_10 ;
    %wait E_0x1ca1360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd1b00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1b00_0, 4, 32;
    %load/vec4 v0x1cd1d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1b00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd1b00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1b00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cd1ff0_0;
    %load/vec4 v0x1cd1ff0_0;
    %load/vec4 v0x1cd1f50_0;
    %xor;
    %load/vec4 v0x1cd1ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1b00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cd1b00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1b00_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2014_q3bfsm/2014_q3bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2014_q3bfsm/iter0/response14/top_module.sv";
