
723_Project.elf:     file format elf32-littlenios2
723_Project.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001ab40 memsz 0x0001ab40 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000026a8 memsz 0x0007faa8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a90c  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000007f8  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb0  080007f8  080007f8  0001c7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d4a5  080026a8  080026a8  0001e6a8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001ab60  0001ab60  0001e6a8  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001e6a8  2**0
                  CONTENTS
  8 .sdram        00000000  0807faa8  0807faa8  0001e6a8  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e6a8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000010d8  00000000  00000000  0001e6d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002d41a  00000000  00000000  0001f7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b0b6  00000000  00000000  0004cbc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ecc8  00000000  00000000  00057c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004250  00000000  00000000  00066940  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000060b5  00000000  00000000  0006ab90  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017868  00000000  00000000  00070c45  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  000884b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001880  00000000  00000000  00088500  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008fb11  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0008fb14  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008fb19  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008fb1a  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008fb1b  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008fb1f  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008fb23  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0008fb27  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0008fb30  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0008fb39  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0008fb42  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000015  00000000  00000000  0008fb47  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  0008fb5c  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080007f8 l    d  .rwdata	00000000 .rwdata
080026a8 l    d  .bss	00000000 .bss
0001ab60 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807faa8 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../723_Project_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080027a0 l     O .bss	00000028 pxReadyCoRoutineLists
080027c8 l     O .bss	00000014 xDelayedCoRoutineList1
080027dc l     O .bss	00000014 xDelayedCoRoutineList2
080026a8 l     O .bss	00000004 pxDelayedCoRoutineList
080026ac l     O .bss	00000004 pxOverflowDelayedCoRoutineList
080027f0 l     O .bss	00000014 xPendingReadyCoRoutineList
080026b4 l     O .bss	00000004 uxTopCoRoutineReadyPriority
080026b8 l     O .bss	00000004 xCoRoutineTickCount
080026bc l     O .bss	00000004 xLastTickCount
080026c0 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002804 l     O .bss	0007d000 xHeap
08002638 l     O .rwdata	00000002 heapSTRUCT_SIZE
0800263c l     O .rwdata	00000004 xTotalHeapSize
080026c4 l     O .bss	00000008 xStart
080026cc l     O .bss	00000004 pxEnd
08002640 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f804 l     O .bss	000000f0 pxReadyTasksLists
0807f8f4 l     O .bss	00000014 xDelayedTaskList1
0807f908 l     O .bss	00000014 xDelayedTaskList2
080026d4 l     O .bss	00000004 pxDelayedTaskList
080026d8 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f91c l     O .bss	00000014 xPendingReadyList
0807f930 l     O .bss	00000014 xTasksWaitingTermination
080026dc l     O .bss	00000004 uxTasksDeleted
080026e0 l     O .bss	00000004 uxCurrentNumberOfTasks
080026e4 l     O .bss	00000004 xTickCount
080026e8 l     O .bss	00000004 uxTopReadyPriority
080026ec l     O .bss	00000004 xSchedulerRunning
080026f0 l     O .bss	00000004 uxPendedTicks
080026f4 l     O .bss	00000004 xYieldPending
080026f8 l     O .bss	00000004 xNumOfOverflows
080026fc l     O .bss	00000004 uxTaskNumber
08002644 l     O .rwdata	00000004 xNextTaskUnblockTime
08002700 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f944 l     O .bss	00000014 xActiveTimerList1
0807f958 l     O .bss	00000014 xActiveTimerList2
08002704 l     O .bss	00000004 pxCurrentTimerList
08002708 l     O .bss	00000004 pxOverflowTimerList
0800270c l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002710 l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 freertos_test.c
08002648 l     O .rwdata	00000008 freqThres
08002650 l     O .rwdata	00000008 rocThres
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800030a l     O .rodata	00000010 zeroes.4404
0000b28c l     F .text	000000bc __sbprintf
0800031a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000b49c l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000cfcc l     F .text	00000008 __fp_unlock
0000cfe0 l     F .text	0000019c __sinit.part.1
0000d17c l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080007f8 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000c3c l     O .rwdata	00000020 lc_ctype_charset
08000c1c l     O .rwdata	00000020 lc_message_charset
08000c5c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
0800034c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
00010308 l     F .text	000000fc __sprint_r.part.0
08000480 l     O .rodata	00000010 blanks.4348
08000470 l     O .rodata	00000010 zeroes.4349
00011894 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00012e64 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00012f70 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00012f9c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00013088 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00013168 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0001333c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0800268c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00013588 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000136bc l     F .text	00000034 alt_dev_reg
08001244 l     O .rwdata	000000dc flash_controller
08001320 l     O .rwdata	00001060 jtag_uart
08002380 l     O .rwdata	00000120 character_lcd
080024a0 l     O .rwdata	000000c4 uart
08002564 l     O .rwdata	00000038 ps2
0800259c l     O .rwdata	00000048 video_character_buffer_with_dma
080025e4 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00013a7c l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000148cc l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00015974 l     F .text	00000210 altera_avalon_jtag_uart_irq
00015b84 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002690 l     O .rwdata	00000004 colstart
000161bc l     F .text	000000b8 lcd_write_command
00016274 l     F .text	000000d8 lcd_write_data
0001634c l     F .text	000000d0 lcd_clear_screen
0001641c l     F .text	000001f0 lcd_repaint_screen
0001660c l     F .text	000000cc lcd_scroll_up
000166d8 l     F .text	000002ac lcd_handle_escape
00016e58 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00017094 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00017338 l     F .text	000000a0 altera_avalon_uart_irq
000173d8 l     F .text	000000e4 altera_avalon_uart_rxirq
000174bc l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00017658 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00017870 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00019440 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001972c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0001986c l     F .text	0000003c alt_get_errno
000198a8 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001a04c l     F .text	000000cc alt_write_word_amd
00019f30 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001a324 l     F .text	0000017c alt_unlock_block_intel
0001a4a0 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000677 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000f94c g     F .text	00000074 _mprec_log10
0000fa38 g     F .text	0000008c __any_on
00011e30 g     F .text	00000054 _isatty_r
08000358 g     O .rodata	00000028 __mprec_tinytens
00013278 g     F .text	0000007c alt_main
00018cbc g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
00008f0c g     F .text	000000c0 _puts_r
00014390 g     F .text	00000040 alt_read_query_entry_32bit
00017ca4 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f9a8 g     O .bss	00000100 alt_irq
00011e84 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00013b40 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00012d34 g     F .text	00000088 .hidden __eqdf2
0800271c g     O .bss	00000004 Q_resp
00006098 g     F .text	00000064 vTimer500Callback
08002720 g     O .bss	00000004 xHandle
0807faa8 g       *ABS*	00000000 __alt_heap_start
08002718 g     O .bss	00000004 Timer_500_flag
00004874 g     F .text	000000ac xTimerCreate
00008ed0 g     F .text	0000003c printf
0001209c g     F .text	0000009c _wcrtomb_r
08002724 g     O .bss	00000004 Q_threshold
08002728 g     O .bss	00000004 callback_sem
000101c8 g     F .text	0000005c __sseek
0000d31c g     F .text	00000010 __sinit
00011f44 g     F .text	00000140 __swbuf_r
00018290 g     F .text	000000fc alt_up_char_buffer_string
00017abc g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0800272c g     O .bss	00000004 lcd
0000dde4 g     F .text	0000007c _setlocale_r
0000d184 g     F .text	00000068 __sfmoreglue
00013318 g     F .text	00000024 __malloc_unlock
00017e44 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
08002730 g     O .bss	00000004 manager_sem
000181c4 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000e96c g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000d304 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000eac8 g     F .text	000000a8 _Balloc
00018424 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
0000765c g     F .text	000000dc .hidden __gtdf2
00014528 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
000183e8 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
00005fdc g     F .text	00000030 vShed_Task
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
080026d0 g     O .bss	00000004 pxCurrentTCB
00011dd4 g     F .text	0000005c _fstat_r
00014034 g     F .text	000002e0 alt_flash_program_block
08002784 g     O .bss	00000004 errno
00010144 g     F .text	00000008 __seofread
08002790 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a638 g       *ABS*	00000000 _gp
00019c64 g     F .text	00000030 usleep
000185b8 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
08002734 g     O .bss	00000004 roc_sem
00000ab4 g     F .text	0000019c xEventGroupWaitBits
080010c4 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
000195e0 g     F .text	00000090 alt_find_dev
00008c30 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
0001838c g     F .text	0000005c alt_up_char_buffer_clear
0000cfd4 g     F .text	0000000c _cleanup_r
000088c0 g     F .text	000000dc .hidden __floatsidf
000197f0 g     F .text	0000007c alt_io_redirect
00007738 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001ab60 g       *ABS*	00000000 __DTOR_END__
08002738 g     O .bss	00000004 shed_sem
00008fcc g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
00010028 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000f8a8 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011878 g     F .text	0000001c __vfiprintf_internal
00018674 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00015d7c g     F .text	0000021c altera_avalon_jtag_uart_read
00008ea0 g     F .text	00000030 _printf_r
00008af8 g     F .text	00000064 .hidden __udivsi3
000130c4 g     F .text	000000a4 isatty
080003a8 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00018aac g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000de60 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002780 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002660 g     O .rwdata	00000004 __mb_cur_max
0000de90 g     F .text	0000000c _localeconv_r
0000eed4 g     F .text	0000003c __i2b
0000d7a0 g     F .text	000004bc __sfvwrite_r
0001009c g     F .text	00000054 _sbrk_r
0001a118 g     F .text	00000080 alt_program_intel
00018fd0 g     F .text	00000084 helper_plot_pixel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00011ee4 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
000193c8 g     F .text	00000078 alt_dcache_flush
08002680 g     O .rwdata	00000004 alt_max_fd
00014314 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00011ac8 g     F .text	000000f0 _fclose_r
00017af0 g     F .text	00000030 read_num_bytes_available
00005ba0 g     F .text	00000048 push_button_irq
0001a198 g     F .text	0000018c alt_erase_block_intel
0000cf9c g     F .text	00000030 fflush
0800277c g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
0800273c g     O .bss	00000004 switch_sem
00017a58 g     F .text	00000034 read_RI_bit
000064c8 g     F .text	000008ac .hidden __adddf3
0000f650 g     F .text	0000010c __b2d
000186a8 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
000127fc g     F .text	00000538 .hidden __umoddi3
000131a4 g     F .text	000000d4 lseek
08002658 g     O .rwdata	00000004 _global_impure_ptr
08002740 g     O .bss	00000004 Q_load
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000fac4 g     F .text	00000564 _realloc_r
0807faa8 g       *ABS*	00000000 __bss_end
000187d0 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
00019b5c g     F .text	00000108 alt_tick
00012284 g     F .text	00000578 .hidden __udivdi3
00005dec g     F .text	000000e4 vNetworkStatus_Task
00011d30 g     F .text	00000024 _fputwc_r
08000380 g     O .rodata	00000028 __mprec_bigtens
0000ecb8 g     F .text	00000104 __s2b
00012dbc g     F .text	000000a8 .hidden __floatunsidf
0000f390 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00017294 g     F .text	000000a4 altera_avalon_uart_init
00017b54 g     F .text	0000002c read_data_byte
0000d33c g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00019ac0 g     F .text	0000009c alt_alarm_stop
00017a8c g     F .text	00000030 read_RE_bit
08002788 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
0800109c g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00014830 g     F .text	0000009c alt_set_flash_algorithm_func
00017d04 g     F .text	00000074 alt_up_ps2_write_data_byte
0000edbc g     F .text	00000068 __hi0bits
00018f08 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
00008840 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
000143d0 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002678 g     O .rwdata	00000008 alt_dev_list
000135c4 g     F .text	000000f8 write
08002744 g     O .bss	00000004 network_sem
00019054 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
08002748 g     O .bss	00000004 timer_500
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00012fd8 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
0800274c g     O .bss	00000004 state_sem
00007738 g     F .text	000000f4 .hidden __ledf2
00005c84 g     F .text	00000168 vFrequAnalyser_Task
00015684 g     F .text	000000d8 alt_check_primary_table
0000f108 g     F .text	00000140 __pow5mult
0001041c g     F .text	0000145c ___vfiprintf_internal_r
08002774 g     O .bss	00000004 __nlocale_changed
00008b5c g     F .text	00000058 .hidden __umodsi3
00013e74 g     F .text	00000064 alt_flash_cfi_read
000145c8 g     F .text	00000038 alt_write_native_8bit
0807faa8 g       *ABS*	00000000 end
00018034 g     F .text	00000098 alt_up_ps2_write_fd
00014414 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00016984 g     F .text	000004d4 altera_avalon_lcd_16207_write
08002750 g     O .bss	00000004 Q_freq_data
00002d3c g     F .text	000000d0 vTaskDelete
00018108 g     F .text	00000080 alt_up_char_buffer_init
000178ac g     F .text	000001ac altera_avalon_uart_write
0001494c g     F .text	000005c8 alt_read_cfi_table
000158c0 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001ab60 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00017110 g     F .text	00000074 alt_avalon_timer_sc_init
000171e4 g     F .text	00000060 altera_avalon_uart_write_fd
0000899c g     F .text	00000064 .hidden __clzsi2
00017244 g     F .text	00000050 altera_avalon_uart_close_fd
00015f98 g     F .text	00000224 altera_avalon_jtag_uart_write
00013ab0 g     F .text	00000090 alt_flash_cfi_init
0000d32c g     F .text	00000004 __sfp_lock_acquire
0000e888 g     F .text	000000e4 memchr
00009078 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000d490 g     F .text	00000310 _free_r
0000de6c g     F .text	00000010 __locale_mb_cur_max
080026b0 g     O .bss	00000004 pxCurrentCoRoutine
0001a9ac g     F .text	00000180 __call_exitprocs
08002770 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002664 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002798 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000f248 g     F .text	00000148 __lshift
0800279c g     O .bss	00000004 _alt_nticks
00013378 g     F .text	000000fc read
00013728 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0001a894 g     F .text	00000118 __register_exitproc
0000600c g     F .text	0000008c vTimer500Reset_Task
00017f50 g     F .text	00000058 alt_up_ps2_clear_fifo
00014350 g     F .text	00000040 alt_read_query_entry_16bit
0000ef10 g     F .text	000001f8 __multiply
00015c24 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f96c g     O .bss	00000028 __malloc_current_mallinfo
0001466c g     F .text	000001c4 alt_set_flash_width_func
0000f75c g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
0001575c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001a7a4 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a574 g     F .text	00000128 alt_busy_sleep
000119b0 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019d20 g     F .text	00000210 alt_erase_block_amd
00008bb4 g     F .text	0000007c memcmp
0001581c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807faa8 g       *ABS*	00000000 __alt_stack_base
0001586c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
08002754 g     O .bss	00000004 PRVGADraw
00004920 g     F .text	000000dc xTimerGenericCommand
0000b348 g     F .text	00000154 __swsetup_r
00014f14 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00006d74 g     F .text	000008e8 .hidden __divdf3
0000d1ec g     F .text	00000118 __sfp
0000f9c0 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
00005be8 g     F .text	0000009c vfreq_relay
08000c94 g     O .rwdata	00000408 __malloc_av_
0000d338 g     F .text	00000004 __sinit_lock_release
0000782c g     F .text	00000718 .hidden __muldf3
000100f0 g     F .text	00000054 __sread
0001a69c g     F .text	00000108 alt_find_file
0001947c g     F .text	000000a4 alt_dev_llist_insert
000132f4 g     F .text	00000024 __malloc_lock
000134d8 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000cf40 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00011a04 g     F .text	000000c4 _calloc_r
08002694 g     O .rwdata	00000008 alt_flash_dev_list
000144dc g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
00005ed0 g     F .text	00000084 vSwitchCon_Task
080026a8 g       *ABS*	00000000 __bss_start
00008d78 g     F .text	00000128 memset
000060fc g     F .text	00000114 main
08002794 g     O .bss	00000004 alt_envp
08002778 g     O .bss	00000004 __malloc_max_total_mem
00018614 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00018188 g     F .text	0000003c alt_up_char_buffer_open_dev
000157bc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00012084 g     F .text	00000018 __swbuf
00006350 g     F .text	00000178 initCreateTasks
00001524 g     F .text	000000d8 vListInsert
00016f04 g     F .text	00000130 altera_avalon_lcd_16207_init
00010224 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00011bb8 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00017ee0 g     F .text	00000070 alt_up_ps2_read_data_byte
08002758 g     O .bss	00000004 Q_freq_calc
0000b69c g     F .text	00001688 _dtoa_r
0000e07c g     F .text	0000080c _malloc_r
000121f8 g     F .text	00000030 __ascii_wctomb
0800275c g     O .bss	00000004 Q_timing
000049fc g     F .text	00000030 pcTimerGetTimerName
08002684 g     O .rwdata	00000004 alt_errno
00014578 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000dc5c g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00013ed8 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
000180cc g     F .text	0000003c alt_up_ps2_open_dev
00014600 g     F .text	00000038 alt_write_native_16bit
00008a00 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000d36c g     F .text	00000124 _malloc_trim_r
00017c48 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001ab60 g       *ABS*	00000000 __CTOR_END__
0001022c g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001ab60 g       *ABS*	00000000 __DTOR_LIST__
00012d34 g     F .text	00000088 .hidden __nedf2
0807f994 g     O .bss	00000014 sem_owner_task_name
000136f0 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00013474 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00017b20 g     F .text	00000034 read_data_valid
080001c2 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
0800276c g     O .bss	00000004 _PathLocale
08002760 g     O .bss	00000004 shared_lcd_sem
00017de0 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a848 g     F .text	00000014 atexit
00011950 g     F .text	00000060 _write_r
0000de9c g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
08002714 g     O .bss	00000004 iMode
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
0800265c g     O .rwdata	00000004 _impure_ptr
0800278c g     O .bss	00000004 alt_argc
0000cd24 g     F .text	0000021c __sflush_r
00019580 g     F .text	00000060 _do_dtors
0000de88 g     F .text	00000008 __locale_cjk_lang
00005f54 g     F .text	00000088 vLoadManager_Task
0000f5ec g     F .text	00000064 __ulp
0000d354 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00017034 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002670 g     O .rwdata	00000008 alt_fs_list
0001448c g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00005104 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000deb4 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
080026a8 g       *ABS*	00000000 _edata
00017184 g     F .text	00000060 altera_avalon_uart_read_fd
0807faa8 g       *ABS*	00000000 _end
00019670 g     F .text	00000068 alt_flash_open_dev
00011bcc g     F .text	00000164 __fputwc
00015c8c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0001014c g     F .text	0000007c __swrite
08002668 g     O .rwdata	00000004 __malloc_trim_threshold
00019c94 g     F .text	00000024 altera_nios2_qsys_irq_init
0000de7c g     F .text	0000000c __locale_msgcharset
0001a85c g     F .text	00000038 exit
0000dd20 g     F .text	000000c4 _fwalk_reent
00017b80 g     F .text	000000c8 alt_up_ps2_init
0000f3f0 g     F .text	000001fc __mdiff
000196d8 g     F .text	00000054 alt_flash_close_dev
00008a84 g     F .text	00000074 .hidden __modsi3
080026a4 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000d330 g     F .text	00000004 __sfp_lock_release
08002764 g     O .bss	00000004 reset_sem
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
08000576 g     O .rodata	00000101 _ctype_
00017604 g     F .text	00000054 altera_avalon_uart_close
08002768 g     O .bss	00000004 Q_network_stat
0001ab2c g     F .text	00000034 _exit
0001929c g     F .text	0000012c alt_alarm_start
0000dec0 g     F .text	000001bc __smakebuf_r
00014638 g     F .text	00000034 alt_write_native_32bit
00017d78 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00008fe0 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
0001996c g     F .text	00000154 open
00005b4c g     F .text	00000054 ps2_isr
0000765c g     F .text	000000dc .hidden __gedf2
00013de8 g     F .text	0000008c alt_flash_cfi_get_info
0800266c g     O .rwdata	00000004 __wctomb
00010404 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002688 g     O .rwdata	00000004 alt_priority_mask
0000b270 g     F .text	0000001c __vfprintf_internal
00017694 g     F .text	000001dc altera_avalon_uart_read
00012228 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00017fa8 g     F .text	0000008c alt_up_ps2_read_fd
00007f44 g     F .text	000008fc .hidden __subdf3
00006210 g     F .text	00000140 initOSDataStructs
0000ee24 g     F .text	000000b0 __lo0bits
0800269c g     O .rwdata	00000008 alt_alarm_list
00019520 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00012138 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00012ea0 g     F .text	000000d0 close
00019cb8 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00011d54 g     F .text	00000080 fputwc
0000d334 g     F .text	00000004 __sinit_lock_acquire
0000eb98 g     F .text	00000120 __multadd
0000eb70 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c609b404 	addi	et,et,9936
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c609b404 	addi	et,et,9936
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be6a04 	addi	r2,r2,-1624
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be6a04 	addi	r2,r2,-1624
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a98e14 	ori	gp,gp,42552
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089aa14 	ori	r2,r2,9896

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18feaa14 	ori	r3,r3,64168

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00132780 	call	13278 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01e17 	ldw	r2,-32648(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01e15 	stw	r2,-32648(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01f17 	ldw	r3,-32644(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01f15 	stw	r2,-32644(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089e804 	addi	r2,r2,10144
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02017 	ldw	r3,-32640(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01e17 	ldw	r2,-32648(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01e17 	ldw	r2,-32648(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02017 	ldw	r2,-32640(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01d17 	ldw	r3,-32652(gp)
     434:	d0a01e17 	ldw	r2,-32648(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01c17 	ldw	r3,-32656(gp)
     450:	d0a01e17 	ldw	r2,-32648(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01e17 	ldw	r2,-32648(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089fc04 	addi	r2,r2,10224
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01f17 	ldw	r3,-32644(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01f15 	stw	r2,-32644(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089e804 	addi	r2,r2,10144
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089fc04 	addi	r2,r2,10224
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02117 	ldw	r2,-32636(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02215 	stw	r2,-32632(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02017 	ldw	r2,-32640(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02015 	stw	r2,-32640(gp)
		xPassedTicks--;
     5ac:	d0a02217 	ldw	r2,-32632(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02215 	stw	r2,-32632(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02017 	ldw	r2,-32640(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01c17 	ldw	r2,-32656(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01d17 	ldw	r2,-32652(gp)
     5cc:	d0a01c15 	stw	r2,-32656(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01d15 	stw	r2,-32652(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01c17 	ldw	r2,-32656(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02017 	ldw	r3,-32640(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01f17 	ldw	r3,-32644(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01f15 	stw	r2,-32644(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089e804 	addi	r2,r2,10144
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01c17 	ldw	r2,-32656(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02217 	ldw	r2,-32632(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02017 	ldw	r2,-32640(gp)
     6b4:	d0a02115 	stw	r2,-32636(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01f17 	ldw	r2,-32644(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01f17 	ldw	r2,-32644(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01f15 	stw	r2,-32644(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01f17 	ldw	r3,-32644(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089e804 	addi	r2,r2,10144
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01f17 	ldw	r2,-32644(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089e804 	addi	r2,r2,10144
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01e15 	stw	r2,-32648(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01e17 	ldw	r2,-32648(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201e17 	ldw	r4,-32648(gp)
     78c:	d0e01e17 	ldw	r3,-32648(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089e804 	addi	r2,r2,10144
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109f204 	addi	r4,r4,10184
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109f704 	addi	r4,r4,10204
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109fc04 	addi	r4,r4,10224
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089f204 	addi	r2,r2,10184
     834:	d0a01c15 	stw	r2,-32656(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089f704 	addi	r2,r2,10204
     840:	d0a01d15 	stw	r2,-32652(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109fc04 	addi	r4,r4,10224
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01e17 	ldw	r2,-32648(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02517 	ldw	r2,-32620(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02304 	addi	r2,gp,-32628
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02317 	ldw	r2,-32628(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02517 	ldw	r2,-32620(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108a0104 	addi	r2,r2,10244
    1224:	d0a02315 	stw	r2,-32628(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202415 	stw	zero,-32624(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108a0104 	addi	r2,r2,10244
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02515 	stw	r2,-32620(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02517 	ldw	r2,-32620(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02517 	ldw	r2,-32620(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108a0104 	addi	r2,r2,10244
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02517 	ldw	r3,-32620(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02304 	addi	r2,gp,-32628
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02517 	ldw	r2,-32620(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02517 	ldw	r3,-32620(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	0008ed00 	call	8ed0 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be6a04 	addi	r2,r2,-1624
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be6a04 	addi	r2,r2,-1624
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a05417 	ldw	r2,-32432(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a05415 	stw	r2,-32432(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a05417 	ldw	r2,-32432(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a05417 	ldw	r2,-32432(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a05415 	stw	r2,-32432(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a05417 	ldw	r2,-32432(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	0008c300 	call	8c30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	0008c300 	call	8c30 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	0008c300 	call	8c30 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02a17 	ldw	r2,-32600(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02a15 	stw	r2,-32600(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02617 	ldw	r2,-32616(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02615 	stw	r2,-32616(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02a17 	ldw	r2,-32600(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02d17 	ldw	r2,-32588(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02617 	ldw	r2,-32616(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02615 	stw	r2,-32616(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03117 	ldw	r2,-32572(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03115 	stw	r2,-32572(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02c17 	ldw	r3,-32592(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02c15 	stw	r2,-32592(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10be0104 	addi	r2,r2,-2044
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02d17 	ldw	r2,-32588(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02617 	ldw	r2,-32616(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02617 	ldw	r2,-32616(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e4c04 	addi	r4,r4,-1744
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02917 	ldw	r2,-32604(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02915 	stw	r2,-32604(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03117 	ldw	r2,-32572(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03115 	stw	r2,-32572(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02d17 	ldw	r2,-32588(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02617 	ldw	r2,-32616(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02b17 	ldw	r3,-32596(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02617 	ldw	r2,-32616(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02d15 	stw	r2,-32588(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202b15 	stw	zero,-32596(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202d15 	stw	zero,-32588(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03217 	ldw	r2,-32568(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03215 	stw	r2,-32568(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03217 	ldw	r2,-32568(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03215 	stw	r2,-32568(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03217 	ldw	r2,-32568(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02a17 	ldw	r2,-32600(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be4704 	addi	r2,r2,-1764
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02c17 	ldw	r3,-32592(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02c15 	stw	r2,-32592(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10be0104 	addi	r2,r2,-2044
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02617 	ldw	r2,-32616(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02f15 	stw	r2,-32580(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be4704 	addi	r2,r2,-1764
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02e17 	ldw	r2,-32584(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02f15 	stw	r2,-32580(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02e17 	ldw	r2,-32584(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02e15 	stw	r2,-32584(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02f17 	ldw	r2,-32580(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02b17 	ldw	r2,-32596(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02b17 	ldw	r2,-32596(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02a17 	ldw	r2,-32600(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03217 	ldw	r2,-32568(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02b17 	ldw	r2,-32596(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02b15 	stw	r2,-32596(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02b17 	ldw	r2,-32596(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02717 	ldw	r2,-32612(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02817 	ldw	r2,-32608(gp)
    3194:	d0a02715 	stw	r2,-32612(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02815 	stw	r2,-32608(gp)
    31a0:	d0a03017 	ldw	r2,-32576(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03015 	stw	r2,-32576(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02717 	ldw	r2,-32612(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02717 	ldw	r2,-32612(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02c17 	ldw	r3,-32592(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02c15 	stw	r2,-32592(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10be0104 	addi	r2,r2,-2044
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02617 	ldw	r2,-32616(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02617 	ldw	r2,-32616(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10be0104 	addi	r2,r2,-2044
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02e17 	ldw	r2,-32584(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02e15 	stw	r2,-32584(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02f17 	ldw	r2,-32580(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03217 	ldw	r2,-32568(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02f15 	stw	r2,-32580(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202f15 	stw	zero,-32580(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02617 	ldw	r2,-32616(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02617 	ldw	r3,-32616(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02617 	ldw	r3,-32616(gp)
    3354:	d0a02617 	ldw	r2,-32616(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02617 	ldw	r2,-32616(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	0008bb40 	call	8bb4 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02617 	ldw	r3,-32616(gp)
    338c:	d0a02617 	ldw	r2,-32616(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02c17 	ldw	r2,-32592(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02c15 	stw	r2,-32592(gp)
    33b0:	d0e02c17 	ldw	r3,-32592(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10be0104 	addi	r2,r2,-2044
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02c17 	ldw	r2,-32592(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10be0104 	addi	r2,r2,-2044
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02615 	stw	r2,-32616(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02617 	ldw	r2,-32616(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02617 	ldw	r2,-32616(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02b17 	ldw	r3,-32596(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02617 	ldw	r2,-32616(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02617 	ldw	r2,-32616(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02617 	ldw	r2,-32616(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02b17 	ldw	r3,-32596(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02617 	ldw	r2,-32616(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02617 	ldw	r2,-32616(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02b17 	ldw	r3,-32596(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03217 	ldw	r2,-32568(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02c17 	ldw	r3,-32592(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02c15 	stw	r2,-32592(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10be0104 	addi	r2,r2,-2044
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e4704 	addi	r4,r4,-1764
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02617 	ldw	r3,-32616(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02f15 	stw	r2,-32580(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02c17 	ldw	r3,-32592(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02c15 	stw	r2,-32592(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10be0104 	addi	r2,r2,-2044
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02617 	ldw	r3,-32616(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02f15 	stw	r2,-32580(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03017 	ldw	r3,-32576(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02b17 	ldw	r3,-32596(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02b17 	ldw	r2,-32596(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03017 	ldw	r2,-32576(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02f15 	stw	r2,-32580(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10be0104 	addi	r2,r2,-2044
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e3d04 	addi	r4,r4,-1804
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e4204 	addi	r4,r4,-1784
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e4704 	addi	r4,r4,-1764
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e4c04 	addi	r4,r4,-1744
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be3d04 	addi	r2,r2,-1804
    3a80:	d0a02715 	stw	r2,-32612(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be4204 	addi	r2,r2,-1784
    3a8c:	d0a02815 	stw	r2,-32608(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be4c04 	addi	r2,r2,-1744
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be4c04 	addi	r2,r2,-1744
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02a17 	ldw	r2,-32600(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02a15 	stw	r2,-32600(gp)
					--uxTasksDeleted;
    3b18:	d0a02917 	ldw	r2,-32604(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02915 	stw	r2,-32604(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02917 	ldw	r2,-32604(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02617 	ldw	r2,-32616(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02b17 	ldw	r2,-32596(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02817 	ldw	r3,-32608(gp)
    3b80:	d0a02617 	ldw	r2,-32616(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02717 	ldw	r3,-32612(gp)
    3b9c:	d0a02617 	ldw	r2,-32616(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	0008d780 	call	8d78 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02617 	ldw	r2,-32616(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02717 	ldw	r2,-32612(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02717 	ldw	r2,-32612(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02617 	ldw	r2,-32616(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02d17 	ldw	r2,-32588(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03217 	ldw	r2,-32568(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02617 	ldw	r2,-32616(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02617 	ldw	r2,-32616(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10be0104 	addi	r2,r2,-2044
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02617 	ldw	r2,-32616(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02c17 	ldw	r3,-32592(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02c15 	stw	r2,-32592(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10be0104 	addi	r2,r2,-2044
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02617 	ldw	r2,-32616(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02c17 	ldw	r3,-32592(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02c15 	stw	r2,-32592(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10be0104 	addi	r2,r2,-2044
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02d17 	ldw	r2,-32588(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02617 	ldw	r2,-32616(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02617 	ldw	r2,-32616(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02d17 	ldw	r2,-32588(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02617 	ldw	r2,-32616(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02617 	ldw	r2,-32616(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02617 	ldw	r2,-32616(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02617 	ldw	r2,-32616(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02617 	ldw	r2,-32616(gp)
    4178:	d0e02617 	ldw	r3,-32616(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02617 	ldw	r2,-32616(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02617 	ldw	r2,-32616(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02617 	ldw	r2,-32616(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02617 	ldw	r2,-32616(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02617 	ldw	r2,-32616(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02617 	ldw	r2,-32616(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02b17 	ldw	r3,-32596(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02617 	ldw	r2,-32616(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02617 	ldw	r2,-32616(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02617 	ldw	r2,-32616(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02617 	ldw	r2,-32616(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02617 	ldw	r2,-32616(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02617 	ldw	r2,-32616(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02617 	ldw	r2,-32616(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02617 	ldw	r2,-32616(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02b17 	ldw	r3,-32596(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02617 	ldw	r2,-32616(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02617 	ldw	r2,-32616(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02617 	ldw	r2,-32616(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02617 	ldw	r2,-32616(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02c17 	ldw	r3,-32592(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02c15 	stw	r2,-32592(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10be0104 	addi	r2,r2,-2044
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02617 	ldw	r3,-32616(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03217 	ldw	r2,-32568(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02c17 	ldw	r3,-32592(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02c15 	stw	r2,-32592(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10be0104 	addi	r2,r2,-2044
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e4704 	addi	r4,r4,-1764
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02617 	ldw	r3,-32616(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03217 	ldw	r2,-32568(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02c17 	ldw	r3,-32592(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02c15 	stw	r2,-32592(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10be0104 	addi	r2,r2,-2044
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e4704 	addi	r4,r4,-1764
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02617 	ldw	r3,-32616(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03517 	ldw	r2,-32556(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03517 	ldw	r2,-32556(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03517 	ldw	r2,-32556(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03517 	ldw	r2,-32556(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03517 	ldw	r2,-32556(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03317 	ldw	r2,-32564(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203517 	ldw	r4,-32556(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03317 	ldw	r2,-32564(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03317 	ldw	r2,-32564(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03617 	ldw	r2,-32552(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03615 	stw	r2,-32552(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03417 	ldw	r3,-32560(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03317 	ldw	r3,-32564(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03517 	ldw	r2,-32556(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03317 	ldw	r2,-32564(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03317 	ldw	r2,-32564(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03317 	ldw	r3,-32564(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03317 	ldw	r2,-32564(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03317 	ldw	r2,-32564(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03417 	ldw	r2,-32560(gp)
    4fe4:	d0a03315 	stw	r2,-32564(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03415 	stw	r2,-32560(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03517 	ldw	r2,-32556(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e5104 	addi	r4,r4,-1724
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e5604 	addi	r4,r4,-1704
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be5104 	addi	r2,r2,-1724
    5044:	d0a03315 	stw	r2,-32564(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be5604 	addi	r2,r2,-1704
    5050:	d0a03415 	stw	r2,-32560(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03515 	stw	r2,-32556(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <PRVGADraw_Task>:

#define ESC 27
#define CLEAR_LCD_STRING "[2J"

/* VGA Display */
void PRVGADraw_Task(void *pvParameters ){
    5104:	defe5c04 	addi	sp,sp,-1680
    5108:	dfc1a315 	stw	ra,1676(sp)
    510c:	df01a215 	stw	fp,1672(sp)
    5110:	dc41a115 	stw	r17,1668(sp)
    5114:	dc01a015 	stw	r16,1664(sp)
    5118:	df01a204 	addi	fp,sp,1672
    511c:	e13ffd15 	stw	r4,-12(fp)
	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    5120:	01020034 	movhi	r4,2048
    5124:	21001604 	addi	r4,r4,88
    5128:	00183e80 	call	183e8 <alt_up_pixel_buffer_dma_open_dev>
    512c:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    5130:	e0be6317 	ldw	r2,-1652(fp)
    5134:	1000031e 	bne	r2,zero,5144 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    5138:	01020034 	movhi	r4,2048
    513c:	21001d04 	addi	r4,r4,116
    5140:	0008fcc0 	call	8fcc <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5144:	000b883a 	mov	r5,zero
    5148:	e13e6317 	ldw	r4,-1652(fp)
    514c:	00186a80 	call	186a8 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    5150:	01020034 	movhi	r4,2048
    5154:	21002504 	addi	r4,r4,148
    5158:	00181880 	call	18188 <alt_up_char_buffer_open_dev>
    515c:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    5160:	e0be6417 	ldw	r2,-1648(fp)
    5164:	1000031e 	bne	r2,zero,5174 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    5168:	01020034 	movhi	r4,2048
    516c:	21002f04 	addi	r4,r4,188
    5170:	0008fcc0 	call	8fcc <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5174:	e13e6417 	ldw	r4,-1648(fp)
    5178:	001838c0 	call	1838c <alt_up_char_buffer_clear>

	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    517c:	d8000115 	stw	zero,4(sp)
    5180:	00900034 	movhi	r2,16384
    5184:	10bfffc4 	addi	r2,r2,-1
    5188:	d8800015 	stw	r2,0(sp)
    518c:	01c03204 	movi	r7,200
    5190:	01809384 	movi	r6,590
    5194:	01401904 	movi	r5,100
    5198:	e13e6317 	ldw	r4,-1652(fp)
    519c:	0018aac0 	call	18aac <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51a0:	d8000115 	stw	zero,4(sp)
    51a4:	00900034 	movhi	r2,16384
    51a8:	10bfffc4 	addi	r2,r2,-1
    51ac:	d8800015 	stw	r2,0(sp)
    51b0:	01c04b04 	movi	r7,300
    51b4:	01809384 	movi	r6,590
    51b8:	01401904 	movi	r5,100
    51bc:	e13e6317 	ldw	r4,-1652(fp)
    51c0:	0018aac0 	call	18aac <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51c4:	d8000115 	stw	zero,4(sp)
    51c8:	00900034 	movhi	r2,16384
    51cc:	10bfffc4 	addi	r2,r2,-1
    51d0:	d8800015 	stw	r2,0(sp)
    51d4:	01c03204 	movi	r7,200
    51d8:	01800c84 	movi	r6,50
    51dc:	01401904 	movi	r5,100
    51e0:	e13e6317 	ldw	r4,-1652(fp)
    51e4:	0018cbc0 	call	18cbc <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51e8:	d8000115 	stw	zero,4(sp)
    51ec:	00900034 	movhi	r2,16384
    51f0:	10bfffc4 	addi	r2,r2,-1
    51f4:	d8800015 	stw	r2,0(sp)
    51f8:	01c04b04 	movi	r7,300
    51fc:	01803704 	movi	r6,220
    5200:	01401904 	movi	r5,100
    5204:	e13e6317 	ldw	r4,-1652(fp)
    5208:	0018cbc0 	call	18cbc <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    520c:	01c00104 	movi	r7,4
    5210:	01800104 	movi	r6,4
    5214:	01420034 	movhi	r5,2048
    5218:	29403704 	addi	r5,r5,220
    521c:	e13e6417 	ldw	r4,-1648(fp)
    5220:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5224:	01c001c4 	movi	r7,7
    5228:	01800284 	movi	r6,10
    522c:	01420034 	movhi	r5,2048
    5230:	29403b04 	addi	r5,r5,236
    5234:	e13e6417 	ldw	r4,-1648(fp)
    5238:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    523c:	01c00304 	movi	r7,12
    5240:	01800284 	movi	r6,10
    5244:	01420034 	movhi	r5,2048
    5248:	29403c04 	addi	r5,r5,240
    524c:	e13e6417 	ldw	r4,-1648(fp)
    5250:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5254:	01c00444 	movi	r7,17
    5258:	01800284 	movi	r6,10
    525c:	01420034 	movhi	r5,2048
    5260:	29403d04 	addi	r5,r5,244
    5264:	e13e6417 	ldw	r4,-1648(fp)
    5268:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    526c:	01c00584 	movi	r7,22
    5270:	01800284 	movi	r6,10
    5274:	01420034 	movhi	r5,2048
    5278:	29403e04 	addi	r5,r5,248
    527c:	e13e6417 	ldw	r4,-1648(fp)
    5280:	00182900 	call	18290 <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5284:	01c00684 	movi	r7,26
    5288:	01800104 	movi	r6,4
    528c:	01420034 	movhi	r5,2048
    5290:	29403f04 	addi	r5,r5,252
    5294:	e13e6417 	ldw	r4,-1648(fp)
    5298:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    529c:	01c00704 	movi	r7,28
    52a0:	01800284 	movi	r6,10
    52a4:	01420034 	movhi	r5,2048
    52a8:	29404204 	addi	r5,r5,264
    52ac:	e13e6417 	ldw	r4,-1648(fp)
    52b0:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    52b4:	01c00784 	movi	r7,30
    52b8:	01800284 	movi	r6,10
    52bc:	01420034 	movhi	r5,2048
    52c0:	29404304 	addi	r5,r5,268
    52c4:	e13e6417 	ldw	r4,-1648(fp)
    52c8:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    52cc:	01c00804 	movi	r7,32
    52d0:	01800284 	movi	r6,10
    52d4:	01420034 	movhi	r5,2048
    52d8:	29404404 	addi	r5,r5,272
    52dc:	e13e6417 	ldw	r4,-1648(fp)
    52e0:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    52e4:	01c00884 	movi	r7,34
    52e8:	01800244 	movi	r6,9
    52ec:	01420034 	movhi	r5,2048
    52f0:	29404504 	addi	r5,r5,276
    52f4:	e13e6417 	ldw	r4,-1648(fp)
    52f8:	00182900 	call	18290 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    52fc:	01c00904 	movi	r7,36
    5300:	01800244 	movi	r6,9
    5304:	01420034 	movhi	r5,2048
    5308:	29404604 	addi	r5,r5,280
    530c:	e13e6417 	ldw	r4,-1648(fp)
    5310:	00182900 	call	18290 <alt_up_char_buffer_string>

	double freq[100], dfreq[100];
	int i = 99, j = 0;
    5314:	008018c4 	movi	r2,99
    5318:	e0be6115 	stw	r2,-1660(fp)
    531c:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5320:	0000d806 	br	5684 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    5324:	d1204617 	ldw	r4,-32488(gp)
    5328:	e0be6117 	ldw	r2,-1660(fp)
    532c:	100490fa 	slli	r2,r2,3
    5330:	e0fe6504 	addi	r3,fp,-1644
    5334:	1885883a 	add	r2,r3,r2
    5338:	000f883a 	mov	r7,zero
    533c:	000d883a 	mov	r6,zero
    5340:	100b883a 	mov	r5,r2
    5344:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    5348:	e0be6117 	ldw	r2,-1660(fp)
    534c:	1000451e 	bne	r2,zero,5464 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    5350:	e0be6517 	ldw	r2,-1644(fp)
    5354:	e0fe6617 	ldw	r3,-1640(fp)
    5358:	e13f2b17 	ldw	r4,-852(fp)
    535c:	e17f2c17 	ldw	r5,-848(fp)
    5360:	200d883a 	mov	r6,r4
    5364:	280f883a 	mov	r7,r5
    5368:	1009883a 	mov	r4,r2
    536c:	180b883a 	mov	r5,r3
    5370:	0007f440 	call	7f44 <__subdf3>
    5374:	1009883a 	mov	r4,r2
    5378:	180b883a 	mov	r5,r3
    537c:	2005883a 	mov	r2,r4
    5380:	2807883a 	mov	r3,r5
    5384:	100d883a 	mov	r6,r2
    5388:	180f883a 	mov	r7,r3
    538c:	1009883a 	mov	r4,r2
    5390:	180b883a 	mov	r5,r3
    5394:	00064c80 	call	64c8 <__adddf3>
    5398:	1009883a 	mov	r4,r2
    539c:	180b883a 	mov	r5,r3
    53a0:	2011883a 	mov	r8,r4
    53a4:	2813883a 	mov	r9,r5
    53a8:	e0be6517 	ldw	r2,-1644(fp)
    53ac:	e0fe6617 	ldw	r3,-1640(fp)
    53b0:	100d883a 	mov	r6,r2
    53b4:	180f883a 	mov	r7,r3
    53b8:	4009883a 	mov	r4,r8
    53bc:	480b883a 	mov	r5,r9
    53c0:	000782c0 	call	782c <__muldf3>
    53c4:	1009883a 	mov	r4,r2
    53c8:	180b883a 	mov	r5,r3
    53cc:	2011883a 	mov	r8,r4
    53d0:	2813883a 	mov	r9,r5
    53d4:	e0bf2b17 	ldw	r2,-852(fp)
    53d8:	e0ff2c17 	ldw	r3,-848(fp)
    53dc:	100d883a 	mov	r6,r2
    53e0:	180f883a 	mov	r7,r3
    53e4:	4009883a 	mov	r4,r8
    53e8:	480b883a 	mov	r5,r9
    53ec:	000782c0 	call	782c <__muldf3>
    53f0:	1009883a 	mov	r4,r2
    53f4:	180b883a 	mov	r5,r3
    53f8:	2021883a 	mov	r16,r4
    53fc:	2823883a 	mov	r17,r5
    5400:	e0be6517 	ldw	r2,-1644(fp)
    5404:	e0fe6617 	ldw	r3,-1640(fp)
    5408:	e13f2b17 	ldw	r4,-852(fp)
    540c:	e17f2c17 	ldw	r5,-848(fp)
    5410:	200d883a 	mov	r6,r4
    5414:	280f883a 	mov	r7,r5
    5418:	1009883a 	mov	r4,r2
    541c:	180b883a 	mov	r5,r3
    5420:	00064c80 	call	64c8 <__adddf3>
    5424:	1009883a 	mov	r4,r2
    5428:	180b883a 	mov	r5,r3
    542c:	2005883a 	mov	r2,r4
    5430:	2807883a 	mov	r3,r5
    5434:	100d883a 	mov	r6,r2
    5438:	180f883a 	mov	r7,r3
    543c:	8009883a 	mov	r4,r16
    5440:	880b883a 	mov	r5,r17
    5444:	0006d740 	call	6d74 <__divdf3>
    5448:	1009883a 	mov	r4,r2
    544c:	180b883a 	mov	r5,r3
    5450:	2005883a 	mov	r2,r4
    5454:	2807883a 	mov	r3,r5
    5458:	e0bf2d15 	stw	r2,-844(fp)
    545c:	e0ff2e15 	stw	r3,-840(fp)
    5460:	00006a06 	br	560c <PRVGADraw_Task+0x508>
			}
			else{

				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    5464:	e0be6117 	ldw	r2,-1660(fp)
    5468:	100490fa 	slli	r2,r2,3
    546c:	e0fe6104 	addi	r3,fp,-1660
    5470:	1885883a 	add	r2,r3,r2
    5474:	11000404 	addi	r4,r2,16
    5478:	20800017 	ldw	r2,0(r4)
    547c:	20c00117 	ldw	r3,4(r4)
    5480:	e13e6117 	ldw	r4,-1660(fp)
    5484:	213fffc4 	addi	r4,r4,-1
    5488:	200890fa 	slli	r4,r4,3
    548c:	e17e6104 	addi	r5,fp,-1660
    5490:	2909883a 	add	r4,r5,r4
    5494:	21800404 	addi	r6,r4,16
    5498:	31000017 	ldw	r4,0(r6)
    549c:	31400117 	ldw	r5,4(r6)
    54a0:	200d883a 	mov	r6,r4
    54a4:	280f883a 	mov	r7,r5
    54a8:	1009883a 	mov	r4,r2
    54ac:	180b883a 	mov	r5,r3
    54b0:	0007f440 	call	7f44 <__subdf3>
    54b4:	1009883a 	mov	r4,r2
    54b8:	180b883a 	mov	r5,r3
    54bc:	2005883a 	mov	r2,r4
    54c0:	2807883a 	mov	r3,r5
    54c4:	100d883a 	mov	r6,r2
    54c8:	180f883a 	mov	r7,r3
    54cc:	1009883a 	mov	r4,r2
    54d0:	180b883a 	mov	r5,r3
    54d4:	00064c80 	call	64c8 <__adddf3>
    54d8:	1009883a 	mov	r4,r2
    54dc:	180b883a 	mov	r5,r3
    54e0:	2011883a 	mov	r8,r4
    54e4:	2813883a 	mov	r9,r5
    54e8:	e0be6117 	ldw	r2,-1660(fp)
    54ec:	100490fa 	slli	r2,r2,3
    54f0:	e0fe6104 	addi	r3,fp,-1660
    54f4:	1885883a 	add	r2,r3,r2
    54f8:	11000404 	addi	r4,r2,16
    54fc:	20800017 	ldw	r2,0(r4)
    5500:	20c00117 	ldw	r3,4(r4)
    5504:	100d883a 	mov	r6,r2
    5508:	180f883a 	mov	r7,r3
    550c:	4009883a 	mov	r4,r8
    5510:	480b883a 	mov	r5,r9
    5514:	000782c0 	call	782c <__muldf3>
    5518:	1009883a 	mov	r4,r2
    551c:	180b883a 	mov	r5,r3
    5520:	2011883a 	mov	r8,r4
    5524:	2813883a 	mov	r9,r5
    5528:	e0be6117 	ldw	r2,-1660(fp)
    552c:	10bfffc4 	addi	r2,r2,-1
    5530:	100490fa 	slli	r2,r2,3
    5534:	e17e6104 	addi	r5,fp,-1660
    5538:	2885883a 	add	r2,r5,r2
    553c:	11000404 	addi	r4,r2,16
    5540:	20800017 	ldw	r2,0(r4)
    5544:	20c00117 	ldw	r3,4(r4)
    5548:	100d883a 	mov	r6,r2
    554c:	180f883a 	mov	r7,r3
    5550:	4009883a 	mov	r4,r8
    5554:	480b883a 	mov	r5,r9
    5558:	000782c0 	call	782c <__muldf3>
    555c:	1009883a 	mov	r4,r2
    5560:	180b883a 	mov	r5,r3
    5564:	2021883a 	mov	r16,r4
    5568:	2823883a 	mov	r17,r5
    556c:	e0be6117 	ldw	r2,-1660(fp)
    5570:	100490fa 	slli	r2,r2,3
    5574:	e0fe6104 	addi	r3,fp,-1660
    5578:	1885883a 	add	r2,r3,r2
    557c:	11000404 	addi	r4,r2,16
    5580:	20800017 	ldw	r2,0(r4)
    5584:	20c00117 	ldw	r3,4(r4)
    5588:	e13e6117 	ldw	r4,-1660(fp)
    558c:	213fffc4 	addi	r4,r4,-1
    5590:	200890fa 	slli	r4,r4,3
    5594:	e17e6104 	addi	r5,fp,-1660
    5598:	2909883a 	add	r4,r5,r4
    559c:	21800404 	addi	r6,r4,16
    55a0:	31000017 	ldw	r4,0(r6)
    55a4:	31400117 	ldw	r5,4(r6)
    55a8:	200d883a 	mov	r6,r4
    55ac:	280f883a 	mov	r7,r5
    55b0:	1009883a 	mov	r4,r2
    55b4:	180b883a 	mov	r5,r3
    55b8:	00064c80 	call	64c8 <__adddf3>
    55bc:	1009883a 	mov	r4,r2
    55c0:	180b883a 	mov	r5,r3
    55c4:	2005883a 	mov	r2,r4
    55c8:	2807883a 	mov	r3,r5
    55cc:	100d883a 	mov	r6,r2
    55d0:	180f883a 	mov	r7,r3
    55d4:	8009883a 	mov	r4,r16
    55d8:	880b883a 	mov	r5,r17
    55dc:	0006d740 	call	6d74 <__divdf3>
    55e0:	1009883a 	mov	r4,r2
    55e4:	180b883a 	mov	r5,r3
    55e8:	2005883a 	mov	r2,r4
    55ec:	2807883a 	mov	r3,r5
    55f0:	e13e6117 	ldw	r4,-1660(fp)
    55f4:	200890fa 	slli	r4,r4,3
    55f8:	e17e6104 	addi	r5,fp,-1660
    55fc:	2909883a 	add	r4,r5,r4
    5600:	2100cc04 	addi	r4,r4,816
    5604:	20800015 	stw	r2,0(r4)
    5608:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    560c:	e0be6117 	ldw	r2,-1660(fp)
    5610:	100490fa 	slli	r2,r2,3
    5614:	e0fe6104 	addi	r3,fp,-1660
    5618:	1885883a 	add	r2,r3,r2
    561c:	1100cc04 	addi	r4,r2,816
    5620:	20800017 	ldw	r2,0(r4)
    5624:	20c00117 	ldw	r3,4(r4)
    5628:	000d883a 	mov	r6,zero
    562c:	01d01674 	movhi	r7,16473
    5630:	1009883a 	mov	r4,r2
    5634:	180b883a 	mov	r5,r3
    5638:	000765c0 	call	765c <__gedf2>
    563c:	0080080e 	bge	zero,r2,5660 <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    5640:	e0be6117 	ldw	r2,-1660(fp)
    5644:	100490fa 	slli	r2,r2,3
    5648:	e17e6104 	addi	r5,fp,-1660
    564c:	2885883a 	add	r2,r5,r2
    5650:	1080cc04 	addi	r2,r2,816
    5654:	10000015 	stw	zero,0(r2)
    5658:	00d01674 	movhi	r3,16473
    565c:	10c00115 	stw	r3,4(r2)
			}


			i =	(++i) % 100; //point to the next data (oldest) to be overwritten
    5660:	e0be6117 	ldw	r2,-1660(fp)
    5664:	10800044 	addi	r2,r2,1
    5668:	e0be6115 	stw	r2,-1660(fp)
    566c:	e0be6117 	ldw	r2,-1660(fp)
    5670:	00c01904 	movi	r3,100
    5674:	10c7283a 	div	r3,r2,r3
    5678:	18c01924 	muli	r3,r3,100
    567c:	10c5c83a 	sub	r2,r2,r3
    5680:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5684:	d0a04617 	ldw	r2,-32488(gp)
    5688:	1009883a 	mov	r4,r2
    568c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    5690:	103f241e 	bne	r2,zero,5324 <__alt_data_end+0xf0005324>
			i =	(++i) % 100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    5694:	d8000215 	stw	zero,8(sp)
    5698:	d8000115 	stw	zero,4(sp)
    569c:	008031c4 	movi	r2,199
    56a0:	d8800015 	stw	r2,0(sp)
    56a4:	01c09fc4 	movi	r7,639
    56a8:	000d883a 	mov	r6,zero
    56ac:	01401944 	movi	r5,101
    56b0:	e13e6317 	ldw	r4,-1652(fp)
    56b4:	00187d00 	call	187d0 <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    56b8:	d8000215 	stw	zero,8(sp)
    56bc:	d8000115 	stw	zero,4(sp)
    56c0:	00804ac4 	movi	r2,299
    56c4:	d8800015 	stw	r2,0(sp)
    56c8:	01c09fc4 	movi	r7,639
    56cc:	01803244 	movi	r6,201
    56d0:	01401944 	movi	r5,101
    56d4:	e13e6317 	ldw	r4,-1652(fp)
    56d8:	00187d00 	call	187d0 <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    56dc:	e03e6215 	stw	zero,-1656(fp)
    56e0:	00011406 	br	5b34 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    56e4:	e0fe6117 	ldw	r3,-1660(fp)
    56e8:	e0be6217 	ldw	r2,-1656(fp)
    56ec:	1885883a 	add	r2,r3,r2
    56f0:	00c01904 	movi	r3,100
    56f4:	10c7283a 	div	r3,r2,r3
    56f8:	18c01924 	muli	r3,r3,100
    56fc:	10c5c83a 	sub	r2,r2,r3
    5700:	100490fa 	slli	r2,r2,3
    5704:	e0fe6104 	addi	r3,fp,-1660
    5708:	1885883a 	add	r2,r3,r2
    570c:	11000404 	addi	r4,r2,16
    5710:	20800017 	ldw	r2,0(r4)
    5714:	20c00117 	ldw	r3,4(r4)
    5718:	1009883a 	mov	r4,r2
    571c:	180b883a 	mov	r5,r3
    5720:	00088400 	call	8840 <__fixdfsi>
    5724:	1009883a 	mov	r4,r2
    5728:	00088c00 	call	88c0 <__floatsidf>
    572c:	1011883a 	mov	r8,r2
    5730:	1813883a 	mov	r9,r3
    5734:	000d883a 	mov	r6,zero
    5738:	01d011f4 	movhi	r7,16455
    573c:	39e00004 	addi	r7,r7,-32768
    5740:	4009883a 	mov	r4,r8
    5744:	480b883a 	mov	r5,r9
    5748:	000765c0 	call	765c <__gedf2>
    574c:	0080f60e 	bge	zero,r2,5b28 <PRVGADraw_Task+0xa24>
    5750:	e0fe6117 	ldw	r3,-1660(fp)
    5754:	e0be6217 	ldw	r2,-1656(fp)
    5758:	1885883a 	add	r2,r3,r2
    575c:	10800044 	addi	r2,r2,1
    5760:	00c01904 	movi	r3,100
    5764:	10c7283a 	div	r3,r2,r3
    5768:	18c01924 	muli	r3,r3,100
    576c:	10c5c83a 	sub	r2,r2,r3
    5770:	100490fa 	slli	r2,r2,3
    5774:	e17e6104 	addi	r5,fp,-1660
    5778:	2885883a 	add	r2,r5,r2
    577c:	11000404 	addi	r4,r2,16
    5780:	20800017 	ldw	r2,0(r4)
    5784:	20c00117 	ldw	r3,4(r4)
    5788:	1009883a 	mov	r4,r2
    578c:	180b883a 	mov	r5,r3
    5790:	00088400 	call	8840 <__fixdfsi>
    5794:	1009883a 	mov	r4,r2
    5798:	00088c00 	call	88c0 <__floatsidf>
    579c:	1011883a 	mov	r8,r2
    57a0:	1813883a 	mov	r9,r3
    57a4:	000d883a 	mov	r6,zero
    57a8:	01d011f4 	movhi	r7,16455
    57ac:	39e00004 	addi	r7,r7,-32768
    57b0:	4009883a 	mov	r4,r8
    57b4:	480b883a 	mov	r5,r9
    57b8:	000765c0 	call	765c <__gedf2>
    57bc:	0080da0e 	bge	zero,r2,5b28 <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    57c0:	e0be6217 	ldw	r2,-1656(fp)
    57c4:	10800164 	muli	r2,r2,5
    57c8:	10801944 	addi	r2,r2,101
    57cc:	e0bff515 	stw	r2,-44(fp)
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    57d0:	e0fe6117 	ldw	r3,-1660(fp)
    57d4:	e0be6217 	ldw	r2,-1656(fp)
    57d8:	1885883a 	add	r2,r3,r2
    57dc:	00c01904 	movi	r3,100
    57e0:	10c7283a 	div	r3,r2,r3
    57e4:	18c01924 	muli	r3,r3,100
    57e8:	10c5c83a 	sub	r2,r2,r3
    57ec:	100490fa 	slli	r2,r2,3
    57f0:	e0fe6104 	addi	r3,fp,-1660
    57f4:	1885883a 	add	r2,r3,r2
    57f8:	11000404 	addi	r4,r2,16
    57fc:	20800017 	ldw	r2,0(r4)
    5800:	20c00117 	ldw	r3,4(r4)
    5804:	000d883a 	mov	r6,zero
    5808:	01d011f4 	movhi	r7,16455
    580c:	39e00004 	addi	r7,r7,-32768
    5810:	1009883a 	mov	r4,r2
    5814:	180b883a 	mov	r5,r3
    5818:	0007f440 	call	7f44 <__subdf3>
    581c:	1009883a 	mov	r4,r2
    5820:	180b883a 	mov	r5,r3
    5824:	2005883a 	mov	r2,r4
    5828:	2807883a 	mov	r3,r5
    582c:	000d883a 	mov	r6,zero
    5830:	01d00d34 	movhi	r7,16436
    5834:	1009883a 	mov	r4,r2
    5838:	180b883a 	mov	r5,r3
    583c:	000782c0 	call	782c <__muldf3>
    5840:	1009883a 	mov	r4,r2
    5844:	180b883a 	mov	r5,r3
    5848:	2005883a 	mov	r2,r4
    584c:	2807883a 	mov	r3,r5
    5850:	100d883a 	mov	r6,r2
    5854:	180f883a 	mov	r7,r3
    5858:	0009883a 	mov	r4,zero
    585c:	01501a74 	movhi	r5,16489
    5860:	29780004 	addi	r5,r5,-8192
    5864:	0007f440 	call	7f44 <__subdf3>
    5868:	1009883a 	mov	r4,r2
    586c:	180b883a 	mov	r5,r3
    5870:	2005883a 	mov	r2,r4
    5874:	2807883a 	mov	r3,r5
    5878:	1009883a 	mov	r4,r2
    587c:	180b883a 	mov	r5,r3
    5880:	00088400 	call	8840 <__fixdfsi>
    5884:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5888:	e0be6217 	ldw	r2,-1656(fp)
    588c:	10800044 	addi	r2,r2,1
    5890:	10800164 	muli	r2,r2,5
    5894:	10801944 	addi	r2,r2,101
    5898:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    589c:	e0fe6117 	ldw	r3,-1660(fp)
    58a0:	e0be6217 	ldw	r2,-1656(fp)
    58a4:	1885883a 	add	r2,r3,r2
    58a8:	10800044 	addi	r2,r2,1
    58ac:	00c01904 	movi	r3,100
    58b0:	10c7283a 	div	r3,r2,r3
    58b4:	18c01924 	muli	r3,r3,100
    58b8:	10c5c83a 	sub	r2,r2,r3
    58bc:	100490fa 	slli	r2,r2,3
    58c0:	e17e6104 	addi	r5,fp,-1660
    58c4:	2885883a 	add	r2,r5,r2
    58c8:	11000404 	addi	r4,r2,16
    58cc:	20800017 	ldw	r2,0(r4)
    58d0:	20c00117 	ldw	r3,4(r4)
    58d4:	000d883a 	mov	r6,zero
    58d8:	01d011f4 	movhi	r7,16455
    58dc:	39e00004 	addi	r7,r7,-32768
    58e0:	1009883a 	mov	r4,r2
    58e4:	180b883a 	mov	r5,r3
    58e8:	0007f440 	call	7f44 <__subdf3>
    58ec:	1009883a 	mov	r4,r2
    58f0:	180b883a 	mov	r5,r3
    58f4:	2005883a 	mov	r2,r4
    58f8:	2807883a 	mov	r3,r5
    58fc:	000d883a 	mov	r6,zero
    5900:	01d00d34 	movhi	r7,16436
    5904:	1009883a 	mov	r4,r2
    5908:	180b883a 	mov	r5,r3
    590c:	000782c0 	call	782c <__muldf3>
    5910:	1009883a 	mov	r4,r2
    5914:	180b883a 	mov	r5,r3
    5918:	2005883a 	mov	r2,r4
    591c:	2807883a 	mov	r3,r5
    5920:	100d883a 	mov	r6,r2
    5924:	180f883a 	mov	r7,r3
    5928:	0009883a 	mov	r4,zero
    592c:	01501a74 	movhi	r5,16489
    5930:	29780004 	addi	r5,r5,-8192
    5934:	0007f440 	call	7f44 <__subdf3>
    5938:	1009883a 	mov	r4,r2
    593c:	180b883a 	mov	r5,r3
    5940:	2005883a 	mov	r2,r4
    5944:	2807883a 	mov	r3,r5
    5948:	1009883a 	mov	r4,r2
    594c:	180b883a 	mov	r5,r3
    5950:	00088400 	call	8840 <__fixdfsi>
    5954:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    5958:	e0be6217 	ldw	r2,-1656(fp)
    595c:	10800164 	muli	r2,r2,5
    5960:	10801944 	addi	r2,r2,101
    5964:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    5968:	e0fe6117 	ldw	r3,-1660(fp)
    596c:	e0be6217 	ldw	r2,-1656(fp)
    5970:	1885883a 	add	r2,r3,r2
    5974:	00c01904 	movi	r3,100
    5978:	10c7283a 	div	r3,r2,r3
    597c:	18c01924 	muli	r3,r3,100
    5980:	10c5c83a 	sub	r2,r2,r3
    5984:	100490fa 	slli	r2,r2,3
    5988:	e0fe6104 	addi	r3,fp,-1660
    598c:	1885883a 	add	r2,r3,r2
    5990:	1100cc04 	addi	r4,r2,816
    5994:	20800017 	ldw	r2,0(r4)
    5998:	20c00117 	ldw	r3,4(r4)
    599c:	000d883a 	mov	r6,zero
    59a0:	01cff834 	movhi	r7,16352
    59a4:	1009883a 	mov	r4,r2
    59a8:	180b883a 	mov	r5,r3
    59ac:	000782c0 	call	782c <__muldf3>
    59b0:	1009883a 	mov	r4,r2
    59b4:	180b883a 	mov	r5,r3
    59b8:	2005883a 	mov	r2,r4
    59bc:	2807883a 	mov	r3,r5
    59c0:	100d883a 	mov	r6,r2
    59c4:	180f883a 	mov	r7,r3
    59c8:	0009883a 	mov	r4,zero
    59cc:	01501c34 	movhi	r5,16496
    59d0:	294c0004 	addi	r5,r5,12288
    59d4:	0007f440 	call	7f44 <__subdf3>
    59d8:	1009883a 	mov	r4,r2
    59dc:	180b883a 	mov	r5,r3
    59e0:	2005883a 	mov	r2,r4
    59e4:	2807883a 	mov	r3,r5
    59e8:	1009883a 	mov	r4,r2
    59ec:	180b883a 	mov	r5,r3
    59f0:	00088400 	call	8840 <__fixdfsi>
    59f4:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    59f8:	e0be6217 	ldw	r2,-1656(fp)
    59fc:	10800044 	addi	r2,r2,1
    5a00:	10800164 	muli	r2,r2,5
    5a04:	10801944 	addi	r2,r2,101
    5a08:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    5a0c:	e0fe6117 	ldw	r3,-1660(fp)
    5a10:	e0be6217 	ldw	r2,-1656(fp)
    5a14:	1885883a 	add	r2,r3,r2
    5a18:	10800044 	addi	r2,r2,1
    5a1c:	00c01904 	movi	r3,100
    5a20:	10c7283a 	div	r3,r2,r3
    5a24:	18c01924 	muli	r3,r3,100
    5a28:	10c5c83a 	sub	r2,r2,r3
    5a2c:	100490fa 	slli	r2,r2,3
    5a30:	e17e6104 	addi	r5,fp,-1660
    5a34:	2885883a 	add	r2,r5,r2
    5a38:	1100cc04 	addi	r4,r2,816
    5a3c:	20800017 	ldw	r2,0(r4)
    5a40:	20c00117 	ldw	r3,4(r4)
    5a44:	000d883a 	mov	r6,zero
    5a48:	01cff834 	movhi	r7,16352
    5a4c:	1009883a 	mov	r4,r2
    5a50:	180b883a 	mov	r5,r3
    5a54:	000782c0 	call	782c <__muldf3>
    5a58:	1009883a 	mov	r4,r2
    5a5c:	180b883a 	mov	r5,r3
    5a60:	2005883a 	mov	r2,r4
    5a64:	2807883a 	mov	r3,r5
    5a68:	100d883a 	mov	r6,r2
    5a6c:	180f883a 	mov	r7,r3
    5a70:	0009883a 	mov	r4,zero
    5a74:	01501c34 	movhi	r5,16496
    5a78:	294c0004 	addi	r5,r5,12288
    5a7c:	0007f440 	call	7f44 <__subdf3>
    5a80:	1009883a 	mov	r4,r2
    5a84:	180b883a 	mov	r5,r3
    5a88:	2005883a 	mov	r2,r4
    5a8c:	2807883a 	mov	r3,r5
    5a90:	1009883a 	mov	r4,r2
    5a94:	180b883a 	mov	r5,r3
    5a98:	00088400 	call	8840 <__fixdfsi>
    5a9c:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5aa0:	e0bff517 	ldw	r2,-44(fp)
    5aa4:	1009883a 	mov	r4,r2
    5aa8:	e0bff617 	ldw	r2,-40(fp)
    5aac:	100b883a 	mov	r5,r2
    5ab0:	e0bff717 	ldw	r2,-36(fp)
    5ab4:	100d883a 	mov	r6,r2
    5ab8:	e0bff817 	ldw	r2,-32(fp)
    5abc:	1007883a 	mov	r3,r2
    5ac0:	d8000215 	stw	zero,8(sp)
    5ac4:	0080ffc4 	movi	r2,1023
    5ac8:	d8800115 	stw	r2,4(sp)
    5acc:	d8c00015 	stw	r3,0(sp)
    5ad0:	300f883a 	mov	r7,r6
    5ad4:	280d883a 	mov	r6,r5
    5ad8:	200b883a 	mov	r5,r4
    5adc:	e13e6317 	ldw	r4,-1652(fp)
    5ae0:	00190540 	call	19054 <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5ae4:	e0bff917 	ldw	r2,-28(fp)
    5ae8:	1009883a 	mov	r4,r2
    5aec:	e0bffa17 	ldw	r2,-24(fp)
    5af0:	100b883a 	mov	r5,r2
    5af4:	e0bffb17 	ldw	r2,-20(fp)
    5af8:	100d883a 	mov	r6,r2
    5afc:	e0bffc17 	ldw	r2,-16(fp)
    5b00:	1007883a 	mov	r3,r2
    5b04:	d8000215 	stw	zero,8(sp)
    5b08:	0080ffc4 	movi	r2,1023
    5b0c:	d8800115 	stw	r2,4(sp)
    5b10:	d8c00015 	stw	r3,0(sp)
    5b14:	300f883a 	mov	r7,r6
    5b18:	280d883a 	mov	r6,r5
    5b1c:	200b883a 	mov	r5,r4
    5b20:	e13e6317 	ldw	r4,-1652(fp)
    5b24:	00190540 	call	19054 <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5b28:	e0be6217 	ldw	r2,-1656(fp)
    5b2c:	10800044 	addi	r2,r2,1
    5b30:	e0be6215 	stw	r2,-1656(fp)
    5b34:	e0be6217 	ldw	r2,-1656(fp)
    5b38:	108018d0 	cmplti	r2,r2,99
    5b3c:	103ee91e 	bne	r2,zero,56e4 <__alt_data_end+0xf00056e4>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5b40:	01000284 	movi	r4,10
    5b44:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5b48:	003df506 	br	5320 <__alt_data_end+0xf0005320>

00005b4c <ps2_isr>:
}

/* Keyboard ISR */
void ps2_isr(void* ps2_device, alt_u32 id){
    5b4c:	defffb04 	addi	sp,sp,-20
    5b50:	dfc00415 	stw	ra,16(sp)
    5b54:	df000315 	stw	fp,12(sp)
    5b58:	df000304 	addi	fp,sp,12
    5b5c:	e13ffe15 	stw	r4,-8(fp)
    5b60:	e17fff15 	stw	r5,-4(fp)
	unsigned char byte;
	alt_up_ps2_read_data_byte_timeout(ps2_device, &byte);
    5b64:	e17ffd04 	addi	r5,fp,-12
    5b68:	e13ffe17 	ldw	r4,-8(fp)
    5b6c:	0017e440 	call	17e44 <alt_up_ps2_read_data_byte_timeout>
	xQueueSendToBackFromISR( Q_threshold, &byte, pdFALSE );
    5b70:	d0a03b17 	ldw	r2,-32532(gp)
    5b74:	000f883a 	mov	r7,zero
    5b78:	000d883a 	mov	r6,zero
    5b7c:	e17ffd04 	addi	r5,fp,-12
    5b80:	1009883a 	mov	r4,r2
    5b84:	000207c0 	call	207c <xQueueGenericSendFromISR>
	return;
    5b88:	0001883a 	nop
}
    5b8c:	e037883a 	mov	sp,fp
    5b90:	dfc00117 	ldw	ra,4(sp)
    5b94:	df000017 	ldw	fp,0(sp)
    5b98:	dec00204 	addi	sp,sp,8
    5b9c:	f800283a 	ret

00005ba0 <push_button_irq>:

/* Push button ISR */
void push_button_irq(){
    5ba0:	deffff04 	addi	sp,sp,-4
    5ba4:	df000015 	stw	fp,0(sp)
    5ba8:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE));
    5bac:	00800134 	movhi	r2,4
    5bb0:	108c3304 	addi	r2,r2,12492
    5bb4:	10c00037 	ldwio	r3,0(r2)
    5bb8:	00800134 	movhi	r2,4
    5bbc:	108c2004 	addi	r2,r2,12416
    5bc0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); //write 1 to clear all detected falling edges
    5bc4:	00c001c4 	movi	r3,7
    5bc8:	00800134 	movhi	r2,4
    5bcc:	108c3304 	addi	r2,r2,12492
    5bd0:	10c00035 	stwio	r3,0(r2)
	return;
    5bd4:	0001883a 	nop
}
    5bd8:	e037883a 	mov	sp,fp
    5bdc:	df000017 	ldw	fp,0(sp)
    5be0:	dec00104 	addi	sp,sp,4
    5be4:	f800283a 	ret

00005be8 <vfreq_relay>:

/* Read incoming frequency from ISR*/
void vfreq_relay()
{
    5be8:	defffc04 	addi	sp,sp,-16
    5bec:	dfc00315 	stw	ra,12(sp)
    5bf0:	df000215 	stw	fp,8(sp)
    5bf4:	df000204 	addi	fp,sp,8
	double new_freq = SAMPLING_FREQ / (double) IORD(FREQUENCY_ANALYSER_BASE, 0);
    5bf8:	00800134 	movhi	r2,4
    5bfc:	108c4004 	addi	r2,r2,12544
    5c00:	10800037 	ldwio	r2,0(r2)
    5c04:	1009883a 	mov	r4,r2
    5c08:	00088c00 	call	88c0 <__floatsidf>
    5c0c:	1009883a 	mov	r4,r2
    5c10:	180b883a 	mov	r5,r3
    5c14:	200d883a 	mov	r6,r4
    5c18:	280f883a 	mov	r7,r5
    5c1c:	0009883a 	mov	r4,zero
    5c20:	015033f4 	movhi	r5,16591
    5c24:	29500004 	addi	r5,r5,16384
    5c28:	0006d740 	call	6d74 <__divdf3>
    5c2c:	1009883a 	mov	r4,r2
    5c30:	180b883a 	mov	r5,r3
    5c34:	2005883a 	mov	r2,r4
    5c38:	2807883a 	mov	r3,r5
    5c3c:	e0bffe15 	stw	r2,-8(fp)
    5c40:	e0ffff15 	stw	r3,-4(fp)

	// Send calculation tasks
	xQueueSendToBackFromISR(Q_freq_data, &new_freq, pdFALSE);
    5c44:	d0a04617 	ldw	r2,-32488(gp)
    5c48:	000f883a 	mov	r7,zero
    5c4c:	000d883a 	mov	r6,zero
    5c50:	e17ffe04 	addi	r5,fp,-8
    5c54:	1009883a 	mov	r4,r2
    5c58:	000207c0 	call	207c <xQueueGenericSendFromISR>
	xSemaphoreGiveFromISR(network_sem, pdFALSE);
    5c5c:	d0a04317 	ldw	r2,-32500(gp)
    5c60:	000b883a 	mov	r5,zero
    5c64:	1009883a 	mov	r4,r2
    5c68:	000215c0 	call	215c <xQueueGiveFromISR>
	return;
    5c6c:	0001883a 	nop
}
    5c70:	e037883a 	mov	sp,fp
    5c74:	dfc00117 	ldw	ra,4(sp)
    5c78:	df000017 	ldw	fp,0(sp)
    5c7c:	dec00204 	addi	sp,sp,8
    5c80:	f800283a 	ret

00005c84 <vFrequAnalyser_Task>:

/* Read the frequency from the frequency relay */
void vFrequAnalyser_Task()
{
    5c84:	defff404 	addi	sp,sp,-48
    5c88:	dfc00b15 	stw	ra,44(sp)
    5c8c:	df000a15 	stw	fp,40(sp)
    5c90:	dc400915 	stw	r17,36(sp)
    5c94:	dc000815 	stw	r16,32(sp)
    5c98:	df000a04 	addi	fp,sp,40
	double new_freq;
	double freqPrev = 50.0;
    5c9c:	e03ff615 	stw	zero,-40(fp)
    5ca0:	00901274 	movhi	r2,16457
    5ca4:	e0bff715 	stw	r2,-36(fp)
	freqValues freqValues;

	while(1)
	{
		if(xSemaphoreTake(network_sem, portMAX_DELAY) == pdTRUE)
    5ca8:	d0a04317 	ldw	r2,-32500(gp)
    5cac:	000f883a 	mov	r7,zero
    5cb0:	01bfffc4 	movi	r6,-1
    5cb4:	000b883a 	mov	r5,zero
    5cb8:	1009883a 	mov	r4,r2
    5cbc:	000222c0 	call	222c <xQueueGenericReceive>
    5cc0:	10800058 	cmpnei	r2,r2,1
    5cc4:	103ff81e 	bne	r2,zero,5ca8 <__alt_data_end+0xf0005ca8>
		{
			xQueueReceive(Q_freq_data, &new_freq, 0);
    5cc8:	d0a04617 	ldw	r2,-32488(gp)
    5ccc:	e0fff804 	addi	r3,fp,-32
    5cd0:	000f883a 	mov	r7,zero
    5cd4:	000d883a 	mov	r6,zero
    5cd8:	180b883a 	mov	r5,r3
    5cdc:	1009883a 	mov	r4,r2
    5ce0:	000222c0 	call	222c <xQueueGenericReceive>
			// Do calculations
			freqValues.newFreq = new_freq;
    5ce4:	e0bff817 	ldw	r2,-32(fp)
    5ce8:	e0fff917 	ldw	r3,-28(fp)
    5cec:	e0bffc15 	stw	r2,-16(fp)
    5cf0:	e0fffd15 	stw	r3,-12(fp)
			freqValues.rocValue = ((new_freq-freqPrev)*SAMPLING_FREQ) / IORD(FREQUENCY_ANALYSER_BASE, 0);
    5cf4:	e0bff817 	ldw	r2,-32(fp)
    5cf8:	e0fff917 	ldw	r3,-28(fp)
    5cfc:	e1bff617 	ldw	r6,-40(fp)
    5d00:	e1fff717 	ldw	r7,-36(fp)
    5d04:	1009883a 	mov	r4,r2
    5d08:	180b883a 	mov	r5,r3
    5d0c:	0007f440 	call	7f44 <__subdf3>
    5d10:	1009883a 	mov	r4,r2
    5d14:	180b883a 	mov	r5,r3
    5d18:	2005883a 	mov	r2,r4
    5d1c:	2807883a 	mov	r3,r5
    5d20:	000d883a 	mov	r6,zero
    5d24:	01d033f4 	movhi	r7,16591
    5d28:	39d00004 	addi	r7,r7,16384
    5d2c:	1009883a 	mov	r4,r2
    5d30:	180b883a 	mov	r5,r3
    5d34:	000782c0 	call	782c <__muldf3>
    5d38:	1009883a 	mov	r4,r2
    5d3c:	180b883a 	mov	r5,r3
    5d40:	2021883a 	mov	r16,r4
    5d44:	2823883a 	mov	r17,r5
    5d48:	00800134 	movhi	r2,4
    5d4c:	108c4004 	addi	r2,r2,12544
    5d50:	10800037 	ldwio	r2,0(r2)
    5d54:	1009883a 	mov	r4,r2
    5d58:	00088c00 	call	88c0 <__floatsidf>
    5d5c:	1009883a 	mov	r4,r2
    5d60:	180b883a 	mov	r5,r3
    5d64:	200d883a 	mov	r6,r4
    5d68:	280f883a 	mov	r7,r5
    5d6c:	8009883a 	mov	r4,r16
    5d70:	880b883a 	mov	r5,r17
    5d74:	0006d740 	call	6d74 <__divdf3>
    5d78:	1009883a 	mov	r4,r2
    5d7c:	180b883a 	mov	r5,r3
    5d80:	2005883a 	mov	r2,r4
    5d84:	2807883a 	mov	r3,r5
    5d88:	e0bffa15 	stw	r2,-24(fp)
    5d8c:	e0fffb15 	stw	r3,-20(fp)
			freqPrev = new_freq;
    5d90:	e0bff817 	ldw	r2,-32(fp)
    5d94:	e0bff615 	stw	r2,-40(fp)
    5d98:	e0bff917 	ldw	r2,-28(fp)
    5d9c:	e0bff715 	stw	r2,-36(fp)

			//Send new Data to the Queue
			if(xQueueSend(Q_freq_calc, &freqValues, 0) == pdFALSE){
    5da0:	d0a04817 	ldw	r2,-32480(gp)
    5da4:	e0fffa04 	addi	r3,fp,-24
    5da8:	000f883a 	mov	r7,zero
    5dac:	000d883a 	mov	r6,zero
    5db0:	180b883a 	mov	r5,r3
    5db4:	1009883a 	mov	r4,r2
    5db8:	0001edc0 	call	1edc <xQueueGenericSend>
    5dbc:	1000041e 	bne	r2,zero,5dd0 <vFrequAnalyser_Task+0x14c>
				xQueueReset( Q_freq_calc );
    5dc0:	d0a04817 	ldw	r2,-32480(gp)
    5dc4:	000b883a 	mov	r5,zero
    5dc8:	1009883a 	mov	r4,r2
    5dcc:	0001a900 	call	1a90 <xQueueGenericReset>
			}
			xSemaphoreGive(roc_sem);
    5dd0:	d0a03f17 	ldw	r2,-32516(gp)
    5dd4:	000f883a 	mov	r7,zero
    5dd8:	000d883a 	mov	r6,zero
    5ddc:	000b883a 	mov	r5,zero
    5de0:	1009883a 	mov	r4,r2
    5de4:	0001edc0 	call	1edc <xQueueGenericSend>
		}
	}
    5de8:	003faf06 	br	5ca8 <__alt_data_end+0xf0005ca8>

00005dec <vNetworkStatus_Task>:
}

/* Read the frequency from the*/
void vNetworkStatus_Task(void * pvParameters)
{
    5dec:	defff704 	addi	sp,sp,-36
    5df0:	dfc00815 	stw	ra,32(sp)
    5df4:	df000715 	stw	fp,28(sp)
    5df8:	dc400615 	stw	r17,24(sp)
    5dfc:	dc000515 	stw	r16,20(sp)
    5e00:	df000704 	addi	fp,sp,28
    5e04:	e13ffd15 	stw	r4,-12(fp)
	freqValues freqValues;

	while(1)
	{
		if(xSemaphoreTake(roc_sem, portMAX_DELAY))
    5e08:	d0a03f17 	ldw	r2,-32516(gp)
    5e0c:	000f883a 	mov	r7,zero
    5e10:	01bfffc4 	movi	r6,-1
    5e14:	000b883a 	mov	r5,zero
    5e18:	1009883a 	mov	r4,r2
    5e1c:	000222c0 	call	222c <xQueueGenericReceive>
    5e20:	103ff926 	beq	r2,zero,5e08 <__alt_data_end+0xf0005e08>
		{
			xQueueReceive(Q_freq_calc, (void *) &freqValues, 0);
    5e24:	d0a04817 	ldw	r2,-32480(gp)
    5e28:	000f883a 	mov	r7,zero
    5e2c:	000d883a 	mov	r6,zero
    5e30:	e17ff904 	addi	r5,fp,-28
    5e34:	1009883a 	mov	r4,r2
    5e38:	000222c0 	call	222c <xQueueGenericReceive>
			if(freqValues.newFreq < freqThres || fabs(freqValues.rocValue) > rocThres)
    5e3c:	e0bffb17 	ldw	r2,-20(fp)
    5e40:	e0fffc17 	ldw	r3,-16(fp)
    5e44:	d1200417 	ldw	r4,-32752(gp)
    5e48:	d1600517 	ldw	r5,-32748(gp)
    5e4c:	200d883a 	mov	r6,r4
    5e50:	280f883a 	mov	r7,r5
    5e54:	1009883a 	mov	r4,r2
    5e58:	180b883a 	mov	r5,r3
    5e5c:	00077380 	call	7738 <__ledf2>
    5e60:	10000e16 	blt	r2,zero,5e9c <vNetworkStatus_Task+0xb0>
    5e64:	e0bff917 	ldw	r2,-28(fp)
    5e68:	e0fffa17 	ldw	r3,-24(fp)
    5e6c:	1021883a 	mov	r16,r2
    5e70:	01200034 	movhi	r4,32768
    5e74:	213fffc4 	addi	r4,r4,-1
    5e78:	1922703a 	and	r17,r3,r4
    5e7c:	d0a00617 	ldw	r2,-32744(gp)
    5e80:	d0e00717 	ldw	r3,-32740(gp)
    5e84:	100d883a 	mov	r6,r2
    5e88:	180f883a 	mov	r7,r3
    5e8c:	8009883a 	mov	r4,r16
    5e90:	880b883a 	mov	r5,r17
    5e94:	000765c0 	call	765c <__gedf2>
    5e98:	0080060e 	bge	zero,r2,5eb4 <vNetworkStatus_Task+0xc8>
			{
				xQueueSend(Q_network_stat, 1, 0);
    5e9c:	d0a04c17 	ldw	r2,-32464(gp)
    5ea0:	000f883a 	mov	r7,zero
    5ea4:	000d883a 	mov	r6,zero
    5ea8:	01400044 	movi	r5,1
    5eac:	1009883a 	mov	r4,r2
    5eb0:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			xSemaphoreGive(manager_sem);
    5eb4:	d0a03e17 	ldw	r2,-32520(gp)
    5eb8:	000f883a 	mov	r7,zero
    5ebc:	000d883a 	mov	r6,zero
    5ec0:	000b883a 	mov	r5,zero
    5ec4:	1009883a 	mov	r4,r2
    5ec8:	0001edc0 	call	1edc <xQueueGenericSend>
			/*
			if(xSemaphoreGive(manager_sem)==pdTRUE){
				printf("SEM SENT");
			}*/
		}
	}
    5ecc:	003fce06 	br	5e08 <__alt_data_end+0xf0005e08>

00005ed0 <vSwitchCon_Task>:
}

/* Switch controller */
void vSwitchCon_Task(void *pvParameters)
{
    5ed0:	defffc04 	addi	sp,sp,-16
    5ed4:	dfc00315 	stw	ra,12(sp)
    5ed8:	df000215 	stw	fp,8(sp)
    5edc:	df000204 	addi	fp,sp,8
    5ee0:	e13fff15 	stw	r4,-4(fp)
	while(1){
		xSemaphoreTake(switch_sem, pdFALSE);
    5ee4:	d0a04117 	ldw	r2,-32508(gp)
    5ee8:	000f883a 	mov	r7,zero
    5eec:	000d883a 	mov	r6,zero
    5ef0:	000b883a 	mov	r5,zero
    5ef4:	1009883a 	mov	r4,r2
    5ef8:	000222c0 	call	222c <xQueueGenericReceive>
		unsigned int iSwitchRes = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE) & 0x00FF; //read slide switches
    5efc:	00800134 	movhi	r2,4
    5f00:	108c2c04 	addi	r2,r2,12464
    5f04:	10800037 	ldwio	r2,0(r2)
    5f08:	10803fcc 	andi	r2,r2,255
    5f0c:	e0bffe15 	stw	r2,-8(fp)
		xQueueOverwrite(Q_load, iSwitchRes);
    5f10:	d0a04217 	ldw	r2,-32504(gp)
    5f14:	e0fffe17 	ldw	r3,-8(fp)
    5f18:	01c00084 	movi	r7,2
    5f1c:	000d883a 	mov	r6,zero
    5f20:	180b883a 	mov	r5,r3
    5f24:	1009883a 	mov	r4,r2
    5f28:	0001edc0 	call	1edc <xQueueGenericSend>
		printf("SWITCH READ");
    5f2c:	01020034 	movhi	r4,2048
    5f30:	21004704 	addi	r4,r4,284
    5f34:	0008ed00 	call	8ed0 <printf>
		xSemaphoreGive(manager_sem);
    5f38:	d0a03e17 	ldw	r2,-32520(gp)
    5f3c:	000f883a 	mov	r7,zero
    5f40:	000d883a 	mov	r6,zero
    5f44:	000b883a 	mov	r5,zero
    5f48:	1009883a 	mov	r4,r2
    5f4c:	0001edc0 	call	1edc <xQueueGenericSend>
	}
    5f50:	003fe406 	br	5ee4 <__alt_data_end+0xf0005ee4>

00005f54 <vLoadManager_Task>:
}


/* Load manager */
void vLoadManager_Task(void * pvParameters)
{
    5f54:	defffa04 	addi	sp,sp,-24
    5f58:	dfc00515 	stw	ra,20(sp)
    5f5c:	df000415 	stw	fp,16(sp)
    5f60:	df000404 	addi	fp,sp,16
    5f64:	e13fff15 	stw	r4,-4(fp)
	int stability;
	unsigned int iSwitchRes;
	unsigned int uiSheddedLed = 00;
    5f68:	e03ffc15 	stw	zero,-16(fp)
	unsigned int uiClearLED = 0x00;
    5f6c:	e03ffd15 	stw	zero,-12(fp)

	while(1)
	{
		if(xSemaphoreTake(manager_sem, portMAX_DELAY))
    5f70:	d0a03e17 	ldw	r2,-32520(gp)
    5f74:	000f883a 	mov	r7,zero
    5f78:	01bfffc4 	movi	r6,-1
    5f7c:	000b883a 	mov	r5,zero
    5f80:	1009883a 	mov	r4,r2
    5f84:	000222c0 	call	222c <xQueueGenericReceive>
    5f88:	103ff926 	beq	r2,zero,5f70 <__alt_data_end+0xf0005f70>
		{
			if(uxQueueMessagesWaiting(Q_network_stat)!=0 && iMode == normal){
    5f8c:	d0a04c17 	ldw	r2,-32464(gp)
    5f90:	1009883a 	mov	r4,r2
    5f94:	00025900 	call	2590 <uxQueueMessagesWaiting>
    5f98:	10000926 	beq	r2,zero,5fc0 <vLoadManager_Task+0x6c>
    5f9c:	d0a03717 	ldw	r2,-32548(gp)
    5fa0:	1000071e 	bne	r2,zero,5fc0 <vLoadManager_Task+0x6c>
				xQueueReceive(Q_network_stat, &stability, 0);
    5fa4:	d0a04c17 	ldw	r2,-32464(gp)
    5fa8:	e0fffe04 	addi	r3,fp,-8
    5fac:	000f883a 	mov	r7,zero
    5fb0:	000d883a 	mov	r6,zero
    5fb4:	180b883a 	mov	r5,r3
    5fb8:	1009883a 	mov	r4,r2
    5fbc:	000222c0 	call	222c <xQueueGenericReceive>
				//printf("unstable");
				//START TIMER
				//SHED LOAD

			}
			xSemaphoreGive(switch_sem);
    5fc0:	d0a04117 	ldw	r2,-32508(gp)
    5fc4:	000f883a 	mov	r7,zero
    5fc8:	000d883a 	mov	r6,zero
    5fcc:	000b883a 	mov	r5,zero
    5fd0:	1009883a 	mov	r4,r2
    5fd4:	0001edc0 	call	1edc <xQueueGenericSend>
				IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, iSwitchRes);
				IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, uiClearLED);
			}*/

		}
	}
    5fd8:	003fe506 	br	5f70 <__alt_data_end+0xf0005f70>

00005fdc <vShed_Task>:
}

/* Shedding load task */
void vShed_Task(void *pvParameters)
{
    5fdc:	defffd04 	addi	sp,sp,-12
    5fe0:	df000215 	stw	fp,8(sp)
    5fe4:	df000204 	addi	fp,sp,8
    5fe8:	e13fff15 	stw	r4,-4(fp)
	int iSwitchRes;
	int shedFlag = 0;
    5fec:	e03ffe15 	stw	zero,-8(fp)
	// Start 200ms
	// has not shed a load
	while(1)
	{

		if(shedFlag == 0)
    5ff0:	e0bffe17 	ldw	r2,-8(fp)
    5ff4:	103ffe1e 	bne	r2,zero,5ff0 <__alt_data_end+0xf0005ff0>
		{
			IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x00);
    5ff8:	0007883a 	mov	r3,zero
    5ffc:	00800134 	movhi	r2,4
    6000:	108c1804 	addi	r2,r2,12384
    6004:	10c00035 	stwio	r3,0(r2)
			// shed next lowest prio load
			// switch off red led and turn on green led
			// start 500ms timer
			// Timer500_Reset();
		}
	}
    6008:	003ff906 	br	5ff0 <__alt_data_end+0xf0005ff0>

0000600c <vTimer500Reset_Task>:
	return;
}

/* Timer functions */
void vTimer500Reset_Task(){
    600c:	defffc04 	addi	sp,sp,-16
    6010:	dfc00315 	stw	ra,12(sp)
    6014:	df000215 	stw	fp,8(sp)
    6018:	dc000115 	stw	r16,4(sp)
    601c:	df000204 	addi	fp,sp,8
	xSemaphoreTake(reset_sem, 10);
    6020:	d0a04b17 	ldw	r2,-32468(gp)
    6024:	000f883a 	mov	r7,zero
    6028:	01800284 	movi	r6,10
    602c:	000b883a 	mov	r5,zero
    6030:	1009883a 	mov	r4,r2
    6034:	000222c0 	call	222c <xQueueGenericReceive>
	Timer_500_flag = 0;
    6038:	d0203815 	stw	zero,-32544(gp)
	xSemaphoreGive(reset_sem);
    603c:	d0a04b17 	ldw	r2,-32468(gp)
    6040:	000f883a 	mov	r7,zero
    6044:	000d883a 	mov	r6,zero
    6048:	000b883a 	mov	r5,zero
    604c:	1009883a 	mov	r4,r2
    6050:	0001edc0 	call	1edc <xQueueGenericSend>

	xTimerReset(timer_500, 10);
    6054:	d4204417 	ldw	r16,-32496(gp)
    6058:	00030dc0 	call	30dc <xTaskGetTickCount>
    605c:	1007883a 	mov	r3,r2
    6060:	00800284 	movi	r2,10
    6064:	d8800015 	stw	r2,0(sp)
    6068:	000f883a 	mov	r7,zero
    606c:	180d883a 	mov	r6,r3
    6070:	01400084 	movi	r5,2
    6074:	8009883a 	mov	r4,r16
    6078:	00049200 	call	4920 <xTimerGenericCommand>
	return;
    607c:	0001883a 	nop
}
    6080:	e6ffff04 	addi	sp,fp,-4
    6084:	dfc00217 	ldw	ra,8(sp)
    6088:	df000117 	ldw	fp,4(sp)
    608c:	dc000017 	ldw	r16,0(sp)
    6090:	dec00304 	addi	sp,sp,12
    6094:	f800283a 	ret

00006098 <vTimer500Callback>:

/* Timer callback */
void vTimer500Callback(xTimerHandle t_timer){
    6098:	defffd04 	addi	sp,sp,-12
    609c:	dfc00215 	stw	ra,8(sp)
    60a0:	df000115 	stw	fp,4(sp)
    60a4:	df000104 	addi	fp,sp,4
    60a8:	e13fff15 	stw	r4,-4(fp)
	xSemaphoreTake(callback_sem, 10);
    60ac:	d0a03c17 	ldw	r2,-32528(gp)
    60b0:	000f883a 	mov	r7,zero
    60b4:	01800284 	movi	r6,10
    60b8:	000b883a 	mov	r5,zero
    60bc:	1009883a 	mov	r4,r2
    60c0:	000222c0 	call	222c <xQueueGenericReceive>
	Timer_500_flag = 1;
    60c4:	00800044 	movi	r2,1
    60c8:	d0a03815 	stw	r2,-32544(gp)
	xSemaphoreGive(callback_sem);
    60cc:	d0a03c17 	ldw	r2,-32528(gp)
    60d0:	000f883a 	mov	r7,zero
    60d4:	000d883a 	mov	r6,zero
    60d8:	000b883a 	mov	r5,zero
    60dc:	1009883a 	mov	r4,r2
    60e0:	0001edc0 	call	1edc <xQueueGenericSend>
	return;
    60e4:	0001883a 	nop
}
    60e8:	e037883a 	mov	sp,fp
    60ec:	dfc00117 	ldw	ra,4(sp)
    60f0:	df000017 	ldw	fp,0(sp)
    60f4:	dec00204 	addi	sp,sp,8
    60f8:	f800283a 	ret

000060fc <main>:

void main(int argc, char* argv[], char* envp[])
{
    60fc:	defff904 	addi	sp,sp,-28
    6100:	dfc00615 	stw	ra,24(sp)
    6104:	df000515 	stw	fp,20(sp)
    6108:	df000504 	addi	fp,sp,20
    610c:	e13ffd15 	stw	r4,-12(fp)
    6110:	e17ffe15 	stw	r5,-8(fp)
    6114:	e1bfff15 	stw	r6,-4(fp)
	/* Start Frequency ISR */
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, vfreq_relay);
    6118:	01800034 	movhi	r6,0
    611c:	3196fa04 	addi	r6,r6,23528
    6120:	000b883a 	mov	r5,zero
    6124:	010001c4 	movi	r4,7
    6128:	00019200 	call	1920 <alt_irq_register>

	/* Start Keyboard setup and ISR */
	alt_up_ps2_dev * ps2_device = alt_up_ps2_open_dev(PS2_NAME);
    612c:	01020034 	movhi	r4,2048
    6130:	21004a04 	addi	r4,r4,296
    6134:	00180cc0 	call	180cc <alt_up_ps2_open_dev>
    6138:	e0bffc15 	stw	r2,-16(fp)
	if(ps2_device == NULL){
    613c:	e0bffc17 	ldw	r2,-16(fp)
    6140:	1000041e 	bne	r2,zero,6154 <main+0x58>
		printf("can't find PS/2 device\n");
    6144:	01020034 	movhi	r4,2048
    6148:	21004d04 	addi	r4,r4,308
    614c:	0008fcc0 	call	8fcc <puts>
		return;
    6150:	00002a06 	br	61fc <main+0x100>
	}
	alt_up_ps2_enable_read_interrupt(ps2_device);
    6154:	e13ffc17 	ldw	r4,-16(fp)
    6158:	0017c480 	call	17c48 <alt_up_ps2_enable_read_interrupt>
	alt_irq_register(PS2_IRQ, ps2_device, ps2_isr);
    615c:	01800034 	movhi	r6,0
    6160:	3196d304 	addi	r6,r6,23372
    6164:	e17ffc17 	ldw	r5,-16(fp)
    6168:	01000084 	movi	r4,2
    616c:	00019200 	call	1920 <alt_irq_register>

	/* Push button setup */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7); //enable interrupt for all three push buttons (Keys 1-3 -> bits 0-2)
    6170:	00c001c4 	movi	r3,7
    6174:	00800134 	movhi	r2,4
    6178:	108c3204 	addi	r2,r2,12488
    617c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); //write 1 to edge capture to clear pending interrupts
    6180:	00c001c4 	movi	r3,7
    6184:	00800134 	movhi	r2,4
    6188:	108c3304 	addi	r2,r2,12492
    618c:	10c00035 	stwio	r3,0(r2)
	alt_irq_register(PUSH_BUTTON_IRQ, 0, push_button_irq);  //register ISR for push button interrupt request
    6190:	01800034 	movhi	r6,0
    6194:	3196e804 	addi	r6,r6,23456
    6198:	000b883a 	mov	r5,zero
    619c:	01000044 	movi	r4,1
    61a0:	00019200 	call	1920 <alt_irq_register>

	initOSDataStructs();
    61a4:	00062100 	call	6210 <initOSDataStructs>
	initCreateTasks();
    61a8:	00063500 	call	6350 <initCreateTasks>
	vTaskStartScheduler();
    61ac:	0002e840 	call	2e84 <vTaskStartScheduler>

	/* Create Timers */
	timer_500 = xTimerCreate("500_timer", 500, pdTRUE, NULL, vTimer500Callback);
    61b0:	00800034 	movhi	r2,0
    61b4:	10982604 	addi	r2,r2,24728
    61b8:	d8800015 	stw	r2,0(sp)
    61bc:	000f883a 	mov	r7,zero
    61c0:	01800044 	movi	r6,1
    61c4:	01407d04 	movi	r5,500
    61c8:	01020034 	movhi	r4,2048
    61cc:	21005304 	addi	r4,r4,332
    61d0:	00048740 	call	4874 <xTimerCreate>
    61d4:	d0a04415 	stw	r2,-32496(gp)
	xTimerStop(timer_500,10);
    61d8:	d0e04417 	ldw	r3,-32496(gp)
    61dc:	00800284 	movi	r2,10
    61e0:	d8800015 	stw	r2,0(sp)
    61e4:	000f883a 	mov	r7,zero
    61e8:	000d883a 	mov	r6,zero
    61ec:	014000c4 	movi	r5,3
    61f0:	1809883a 	mov	r4,r3
    61f4:	00049200 	call	4920 <xTimerGenericCommand>

	for(;;);
    61f8:	003fff06 	br	61f8 <__alt_data_end+0xf00061f8>
	return;
}
    61fc:	e037883a 	mov	sp,fp
    6200:	dfc00117 	ldw	ra,4(sp)
    6204:	df000017 	ldw	fp,0(sp)
    6208:	dec00204 	addi	sp,sp,8
    620c:	f800283a 	ret

00006210 <initOSDataStructs>:

/* This function simply creates a message queue and a semaphore */
void initOSDataStructs(void)
{
    6210:	defffe04 	addi	sp,sp,-8
    6214:	dfc00115 	stw	ra,4(sp)
    6218:	df000015 	stw	fp,0(sp)
    621c:	d839883a 	mov	fp,sp
	/* Create Semaphores */
	callback_sem = xSemaphoreCreateBinary();
    6220:	018000c4 	movi	r6,3
    6224:	000b883a 	mov	r5,zero
    6228:	01000044 	movi	r4,1
    622c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6230:	d0a03c15 	stw	r2,-32528(gp)
	manager_sem = xSemaphoreCreateBinary();
    6234:	018000c4 	movi	r6,3
    6238:	000b883a 	mov	r5,zero
    623c:	01000044 	movi	r4,1
    6240:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6244:	d0a03e15 	stw	r2,-32520(gp)
	network_sem = xSemaphoreCreateBinary();
    6248:	018000c4 	movi	r6,3
    624c:	000b883a 	mov	r5,zero
    6250:	01000044 	movi	r4,1
    6254:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6258:	d0a04315 	stw	r2,-32500(gp)
	reset_sem = xSemaphoreCreateBinary();
    625c:	018000c4 	movi	r6,3
    6260:	000b883a 	mov	r5,zero
    6264:	01000044 	movi	r4,1
    6268:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    626c:	d0a04b15 	stw	r2,-32468(gp)
	roc_sem = xSemaphoreCreateBinary();
    6270:	018000c4 	movi	r6,3
    6274:	000b883a 	mov	r5,zero
    6278:	01000044 	movi	r4,1
    627c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6280:	d0a03f15 	stw	r2,-32516(gp)
	state_sem = xSemaphoreCreateBinary();
    6284:	018000c4 	movi	r6,3
    6288:	000b883a 	mov	r5,zero
    628c:	01000044 	movi	r4,1
    6290:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6294:	d0a04515 	stw	r2,-32492(gp)
	switch_sem = xSemaphoreCreateBinary();
    6298:	018000c4 	movi	r6,3
    629c:	000b883a 	mov	r5,zero
    62a0:	01000044 	movi	r4,1
    62a4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    62a8:	d0a04115 	stw	r2,-32508(gp)

	/* Create Queues */
	Q_freq_data = xQueueCreate( 100, sizeof( double ) );
    62ac:	000d883a 	mov	r6,zero
    62b0:	01400204 	movi	r5,8
    62b4:	01001904 	movi	r4,100
    62b8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    62bc:	d0a04615 	stw	r2,-32488(gp)
	Q_freq_calc = xQueueCreate( 100, sizeof( freqValues ) );
    62c0:	000d883a 	mov	r6,zero
    62c4:	01400404 	movi	r5,16
    62c8:	01001904 	movi	r4,100
    62cc:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    62d0:	d0a04815 	stw	r2,-32480(gp)
	Q_threshold = xQueueCreate( 2, sizeof( double ) );
    62d4:	000d883a 	mov	r6,zero
    62d8:	01400204 	movi	r5,8
    62dc:	01000084 	movi	r4,2
    62e0:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    62e4:	d0a03b15 	stw	r2,-32532(gp)
	Q_network_stat = xQueueCreate( 10, sizeof( int ) );
    62e8:	000d883a 	mov	r6,zero
    62ec:	01400104 	movi	r5,4
    62f0:	01000284 	movi	r4,10
    62f4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    62f8:	d0a04c15 	stw	r2,-32464(gp)
	Q_load = xQueueCreate( 10, sizeof( int ) );
    62fc:	000d883a 	mov	r6,zero
    6300:	01400104 	movi	r5,4
    6304:	01000284 	movi	r4,10
    6308:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    630c:	d0a04215 	stw	r2,-32504(gp)
	Q_timing = xQueueCreate( 4, sizeof( int ) );
    6310:	000d883a 	mov	r6,zero
    6314:	01400104 	movi	r5,4
    6318:	01000104 	movi	r4,4
    631c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6320:	d0a04915 	stw	r2,-32476(gp)
	Q_resp = xQueueCreate( 1, sizeof( int ) );
    6324:	000d883a 	mov	r6,zero
    6328:	01400104 	movi	r5,4
    632c:	01000044 	movi	r4,1
    6330:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6334:	d0a03915 	stw	r2,-32540(gp)

	return;
    6338:	0001883a 	nop
}
    633c:	e037883a 	mov	sp,fp
    6340:	dfc00117 	ldw	ra,4(sp)
    6344:	df000017 	ldw	fp,0(sp)
    6348:	dec00204 	addi	sp,sp,8
    634c:	f800283a 	ret

00006350 <initCreateTasks>:
// This function creates the tasks used in this example
void initCreateTasks(void)
{
    6350:	defffa04 	addi	sp,sp,-24
    6354:	dfc00515 	stw	ra,20(sp)
    6358:	df000415 	stw	fp,16(sp)
    635c:	df000404 	addi	fp,sp,16
	xTaskCreate( vFrequAnalyser_Task, "FreqAnalyserTask", configMINIMAL_STACK_SIZE, NULL, freq_analyser_priority, NULL );
    6360:	d8000315 	stw	zero,12(sp)
    6364:	d8000215 	stw	zero,8(sp)
    6368:	d8000115 	stw	zero,4(sp)
    636c:	00800144 	movi	r2,5
    6370:	d8800015 	stw	r2,0(sp)
    6374:	000f883a 	mov	r7,zero
    6378:	01840004 	movi	r6,4096
    637c:	01420034 	movhi	r5,2048
    6380:	29405604 	addi	r5,r5,344
    6384:	01000034 	movhi	r4,0
    6388:	21172104 	addi	r4,r4,23684
    638c:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vNetworkStatus_Task, "NetworkStatusTask", configMINIMAL_STACK_SIZE, NULL, network_status_priority, NULL );
    6390:	d8000315 	stw	zero,12(sp)
    6394:	d8000215 	stw	zero,8(sp)
    6398:	d8000115 	stw	zero,4(sp)
    639c:	00800144 	movi	r2,5
    63a0:	d8800015 	stw	r2,0(sp)
    63a4:	000f883a 	mov	r7,zero
    63a8:	01840004 	movi	r6,4096
    63ac:	01420034 	movhi	r5,2048
    63b0:	29405b04 	addi	r5,r5,364
    63b4:	01000034 	movhi	r4,0
    63b8:	21177b04 	addi	r4,r4,24044
    63bc:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vShed_Task, "ShedTask", configMINIMAL_STACK_SIZE, NULL, shed_priority, NULL );
    63c0:	d8000315 	stw	zero,12(sp)
    63c4:	d8000215 	stw	zero,8(sp)
    63c8:	d8000115 	stw	zero,4(sp)
    63cc:	00800144 	movi	r2,5
    63d0:	d8800015 	stw	r2,0(sp)
    63d4:	000f883a 	mov	r7,zero
    63d8:	01840004 	movi	r6,4096
    63dc:	01420034 	movhi	r5,2048
    63e0:	29406004 	addi	r5,r5,384
    63e4:	01000034 	movhi	r4,0
    63e8:	2117f704 	addi	r4,r4,24540
    63ec:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vLoadManager_Task, "LoadManagerTask", configMINIMAL_STACK_SIZE, NULL, load_manager_priority, NULL );
    63f0:	d8000315 	stw	zero,12(sp)
    63f4:	d8000215 	stw	zero,8(sp)
    63f8:	d8000115 	stw	zero,4(sp)
    63fc:	00800144 	movi	r2,5
    6400:	d8800015 	stw	r2,0(sp)
    6404:	000f883a 	mov	r7,zero
    6408:	01840004 	movi	r6,4096
    640c:	01420034 	movhi	r5,2048
    6410:	29406304 	addi	r5,r5,396
    6414:	01000034 	movhi	r4,0
    6418:	2117d504 	addi	r4,r4,24404
    641c:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vSwitchCon_Task, "SwitchCon", configMINIMAL_STACK_SIZE, NULL, switch_con_priority, NULL );
    6420:	d8000315 	stw	zero,12(sp)
    6424:	d8000215 	stw	zero,8(sp)
    6428:	d8000115 	stw	zero,4(sp)
    642c:	00800144 	movi	r2,5
    6430:	d8800015 	stw	r2,0(sp)
    6434:	000f883a 	mov	r7,zero
    6438:	01840004 	movi	r6,4096
    643c:	01420034 	movhi	r5,2048
    6440:	29406704 	addi	r5,r5,412
    6444:	01000034 	movhi	r4,0
    6448:	2117b404 	addi	r4,r4,24272
    644c:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vTimer500Reset_Task, "Timer500Reset", configMINIMAL_STACK_SIZE, NULL, Timer500Reset_priority, NULL );
    6450:	d8000315 	stw	zero,12(sp)
    6454:	d8000215 	stw	zero,8(sp)
    6458:	d8000115 	stw	zero,4(sp)
    645c:	00800084 	movi	r2,2
    6460:	d8800015 	stw	r2,0(sp)
    6464:	000f883a 	mov	r7,zero
    6468:	01840004 	movi	r6,4096
    646c:	01420034 	movhi	r5,2048
    6470:	29406a04 	addi	r5,r5,424
    6474:	01000034 	movhi	r4,0
    6478:	21180304 	addi	r4,r4,24588
    647c:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( PRVGADraw_Task, "PRVGADraw", configMINIMAL_STACK_SIZE, NULL, PRVGA_priority, NULL );
    6480:	d8000315 	stw	zero,12(sp)
    6484:	d8000215 	stw	zero,8(sp)
    6488:	d8000115 	stw	zero,4(sp)
    648c:	00800044 	movi	r2,1
    6490:	d8800015 	stw	r2,0(sp)
    6494:	000f883a 	mov	r7,zero
    6498:	01840004 	movi	r6,4096
    649c:	01420034 	movhi	r5,2048
    64a0:	29406e04 	addi	r5,r5,440
    64a4:	01000034 	movhi	r4,0
    64a8:	21144104 	addi	r4,r4,20740
    64ac:	0002b780 	call	2b78 <xTaskGenericCreate>

	return;
    64b0:	0001883a 	nop
}
    64b4:	e037883a 	mov	sp,fp
    64b8:	dfc00117 	ldw	ra,4(sp)
    64bc:	df000017 	ldw	fp,0(sp)
    64c0:	dec00204 	addi	sp,sp,8
    64c4:	f800283a 	ret

000064c8 <__adddf3>:
    64c8:	02c00434 	movhi	r11,16
    64cc:	5affffc4 	addi	r11,r11,-1
    64d0:	2806d7fa 	srli	r3,r5,31
    64d4:	2ad4703a 	and	r10,r5,r11
    64d8:	3ad2703a 	and	r9,r7,r11
    64dc:	3804d53a 	srli	r2,r7,20
    64e0:	3018d77a 	srli	r12,r6,29
    64e4:	280ad53a 	srli	r5,r5,20
    64e8:	501490fa 	slli	r10,r10,3
    64ec:	2010d77a 	srli	r8,r4,29
    64f0:	481290fa 	slli	r9,r9,3
    64f4:	380ed7fa 	srli	r7,r7,31
    64f8:	defffb04 	addi	sp,sp,-20
    64fc:	dc800215 	stw	r18,8(sp)
    6500:	dc400115 	stw	r17,4(sp)
    6504:	dc000015 	stw	r16,0(sp)
    6508:	dfc00415 	stw	ra,16(sp)
    650c:	dcc00315 	stw	r19,12(sp)
    6510:	1c803fcc 	andi	r18,r3,255
    6514:	2c01ffcc 	andi	r16,r5,2047
    6518:	5210b03a 	or	r8,r10,r8
    651c:	202290fa 	slli	r17,r4,3
    6520:	1081ffcc 	andi	r2,r2,2047
    6524:	4b12b03a 	or	r9,r9,r12
    6528:	300c90fa 	slli	r6,r6,3
    652c:	91c07526 	beq	r18,r7,6704 <__adddf3+0x23c>
    6530:	8087c83a 	sub	r3,r16,r2
    6534:	00c0ab0e 	bge	zero,r3,67e4 <__adddf3+0x31c>
    6538:	10002a1e 	bne	r2,zero,65e4 <__adddf3+0x11c>
    653c:	4984b03a 	or	r2,r9,r6
    6540:	1000961e 	bne	r2,zero,679c <__adddf3+0x2d4>
    6544:	888001cc 	andi	r2,r17,7
    6548:	10000726 	beq	r2,zero,6568 <__adddf3+0xa0>
    654c:	888003cc 	andi	r2,r17,15
    6550:	00c00104 	movi	r3,4
    6554:	10c00426 	beq	r2,r3,6568 <__adddf3+0xa0>
    6558:	88c7883a 	add	r3,r17,r3
    655c:	1c63803a 	cmpltu	r17,r3,r17
    6560:	4451883a 	add	r8,r8,r17
    6564:	1823883a 	mov	r17,r3
    6568:	4080202c 	andhi	r2,r8,128
    656c:	10005926 	beq	r2,zero,66d4 <__adddf3+0x20c>
    6570:	84000044 	addi	r16,r16,1
    6574:	0081ffc4 	movi	r2,2047
    6578:	8080ba26 	beq	r16,r2,6864 <__adddf3+0x39c>
    657c:	00bfe034 	movhi	r2,65408
    6580:	10bfffc4 	addi	r2,r2,-1
    6584:	4090703a 	and	r8,r8,r2
    6588:	4004977a 	slli	r2,r8,29
    658c:	4010927a 	slli	r8,r8,9
    6590:	8822d0fa 	srli	r17,r17,3
    6594:	8401ffcc 	andi	r16,r16,2047
    6598:	4010d33a 	srli	r8,r8,12
    659c:	9007883a 	mov	r3,r18
    65a0:	1444b03a 	or	r2,r2,r17
    65a4:	8401ffcc 	andi	r16,r16,2047
    65a8:	8020953a 	slli	r16,r16,20
    65ac:	18c03fcc 	andi	r3,r3,255
    65b0:	01000434 	movhi	r4,16
    65b4:	213fffc4 	addi	r4,r4,-1
    65b8:	180697fa 	slli	r3,r3,31
    65bc:	4110703a 	and	r8,r8,r4
    65c0:	4410b03a 	or	r8,r8,r16
    65c4:	40c6b03a 	or	r3,r8,r3
    65c8:	dfc00417 	ldw	ra,16(sp)
    65cc:	dcc00317 	ldw	r19,12(sp)
    65d0:	dc800217 	ldw	r18,8(sp)
    65d4:	dc400117 	ldw	r17,4(sp)
    65d8:	dc000017 	ldw	r16,0(sp)
    65dc:	dec00504 	addi	sp,sp,20
    65e0:	f800283a 	ret
    65e4:	0081ffc4 	movi	r2,2047
    65e8:	80bfd626 	beq	r16,r2,6544 <__alt_data_end+0xf0006544>
    65ec:	4a402034 	orhi	r9,r9,128
    65f0:	00800e04 	movi	r2,56
    65f4:	10c09f16 	blt	r2,r3,6874 <__adddf3+0x3ac>
    65f8:	008007c4 	movi	r2,31
    65fc:	10c0c216 	blt	r2,r3,6908 <__adddf3+0x440>
    6600:	00800804 	movi	r2,32
    6604:	10c5c83a 	sub	r2,r2,r3
    6608:	488a983a 	sll	r5,r9,r2
    660c:	30c8d83a 	srl	r4,r6,r3
    6610:	3084983a 	sll	r2,r6,r2
    6614:	48c6d83a 	srl	r3,r9,r3
    6618:	290cb03a 	or	r6,r5,r4
    661c:	1004c03a 	cmpne	r2,r2,zero
    6620:	308cb03a 	or	r6,r6,r2
    6624:	898dc83a 	sub	r6,r17,r6
    6628:	89a3803a 	cmpltu	r17,r17,r6
    662c:	40d1c83a 	sub	r8,r8,r3
    6630:	4451c83a 	sub	r8,r8,r17
    6634:	3023883a 	mov	r17,r6
    6638:	4080202c 	andhi	r2,r8,128
    663c:	10002326 	beq	r2,zero,66cc <__adddf3+0x204>
    6640:	04c02034 	movhi	r19,128
    6644:	9cffffc4 	addi	r19,r19,-1
    6648:	44e6703a 	and	r19,r8,r19
    664c:	98007626 	beq	r19,zero,6828 <__adddf3+0x360>
    6650:	9809883a 	mov	r4,r19
    6654:	000899c0 	call	899c <__clzsi2>
    6658:	10fffe04 	addi	r3,r2,-8
    665c:	010007c4 	movi	r4,31
    6660:	20c07716 	blt	r4,r3,6840 <__adddf3+0x378>
    6664:	00800804 	movi	r2,32
    6668:	10c5c83a 	sub	r2,r2,r3
    666c:	8884d83a 	srl	r2,r17,r2
    6670:	98d0983a 	sll	r8,r19,r3
    6674:	88e2983a 	sll	r17,r17,r3
    6678:	1204b03a 	or	r2,r2,r8
    667c:	1c007416 	blt	r3,r16,6850 <__adddf3+0x388>
    6680:	1c21c83a 	sub	r16,r3,r16
    6684:	82000044 	addi	r8,r16,1
    6688:	00c007c4 	movi	r3,31
    668c:	1a009116 	blt	r3,r8,68d4 <__adddf3+0x40c>
    6690:	00c00804 	movi	r3,32
    6694:	1a07c83a 	sub	r3,r3,r8
    6698:	8a08d83a 	srl	r4,r17,r8
    669c:	88e2983a 	sll	r17,r17,r3
    66a0:	10c6983a 	sll	r3,r2,r3
    66a4:	1210d83a 	srl	r8,r2,r8
    66a8:	8804c03a 	cmpne	r2,r17,zero
    66ac:	1906b03a 	or	r3,r3,r4
    66b0:	18a2b03a 	or	r17,r3,r2
    66b4:	0021883a 	mov	r16,zero
    66b8:	003fa206 	br	6544 <__alt_data_end+0xf0006544>
    66bc:	1890b03a 	or	r8,r3,r2
    66c0:	40017d26 	beq	r8,zero,6cb8 <__adddf3+0x7f0>
    66c4:	1011883a 	mov	r8,r2
    66c8:	1823883a 	mov	r17,r3
    66cc:	888001cc 	andi	r2,r17,7
    66d0:	103f9e1e 	bne	r2,zero,654c <__alt_data_end+0xf000654c>
    66d4:	4004977a 	slli	r2,r8,29
    66d8:	8822d0fa 	srli	r17,r17,3
    66dc:	4010d0fa 	srli	r8,r8,3
    66e0:	9007883a 	mov	r3,r18
    66e4:	1444b03a 	or	r2,r2,r17
    66e8:	0101ffc4 	movi	r4,2047
    66ec:	81002426 	beq	r16,r4,6780 <__adddf3+0x2b8>
    66f0:	8120703a 	and	r16,r16,r4
    66f4:	01000434 	movhi	r4,16
    66f8:	213fffc4 	addi	r4,r4,-1
    66fc:	4110703a 	and	r8,r8,r4
    6700:	003fa806 	br	65a4 <__alt_data_end+0xf00065a4>
    6704:	8089c83a 	sub	r4,r16,r2
    6708:	01005e0e 	bge	zero,r4,6884 <__adddf3+0x3bc>
    670c:	10002b26 	beq	r2,zero,67bc <__adddf3+0x2f4>
    6710:	0081ffc4 	movi	r2,2047
    6714:	80bf8b26 	beq	r16,r2,6544 <__alt_data_end+0xf0006544>
    6718:	4a402034 	orhi	r9,r9,128
    671c:	00800e04 	movi	r2,56
    6720:	1100a40e 	bge	r2,r4,69b4 <__adddf3+0x4ec>
    6724:	498cb03a 	or	r6,r9,r6
    6728:	300ac03a 	cmpne	r5,r6,zero
    672c:	0013883a 	mov	r9,zero
    6730:	2c4b883a 	add	r5,r5,r17
    6734:	2c63803a 	cmpltu	r17,r5,r17
    6738:	4a11883a 	add	r8,r9,r8
    673c:	8a11883a 	add	r8,r17,r8
    6740:	2823883a 	mov	r17,r5
    6744:	4080202c 	andhi	r2,r8,128
    6748:	103fe026 	beq	r2,zero,66cc <__alt_data_end+0xf00066cc>
    674c:	84000044 	addi	r16,r16,1
    6750:	0081ffc4 	movi	r2,2047
    6754:	8080d226 	beq	r16,r2,6aa0 <__adddf3+0x5d8>
    6758:	00bfe034 	movhi	r2,65408
    675c:	10bfffc4 	addi	r2,r2,-1
    6760:	4090703a 	and	r8,r8,r2
    6764:	880ad07a 	srli	r5,r17,1
    6768:	400897fa 	slli	r4,r8,31
    676c:	88c0004c 	andi	r3,r17,1
    6770:	28e2b03a 	or	r17,r5,r3
    6774:	4010d07a 	srli	r8,r8,1
    6778:	2462b03a 	or	r17,r4,r17
    677c:	003f7106 	br	6544 <__alt_data_end+0xf0006544>
    6780:	4088b03a 	or	r4,r8,r2
    6784:	20014526 	beq	r4,zero,6c9c <__adddf3+0x7d4>
    6788:	01000434 	movhi	r4,16
    678c:	42000234 	orhi	r8,r8,8
    6790:	213fffc4 	addi	r4,r4,-1
    6794:	4110703a 	and	r8,r8,r4
    6798:	003f8206 	br	65a4 <__alt_data_end+0xf00065a4>
    679c:	18ffffc4 	addi	r3,r3,-1
    67a0:	1800491e 	bne	r3,zero,68c8 <__adddf3+0x400>
    67a4:	898bc83a 	sub	r5,r17,r6
    67a8:	8963803a 	cmpltu	r17,r17,r5
    67ac:	4251c83a 	sub	r8,r8,r9
    67b0:	4451c83a 	sub	r8,r8,r17
    67b4:	2823883a 	mov	r17,r5
    67b8:	003f9f06 	br	6638 <__alt_data_end+0xf0006638>
    67bc:	4984b03a 	or	r2,r9,r6
    67c0:	103f6026 	beq	r2,zero,6544 <__alt_data_end+0xf0006544>
    67c4:	213fffc4 	addi	r4,r4,-1
    67c8:	2000931e 	bne	r4,zero,6a18 <__adddf3+0x550>
    67cc:	898d883a 	add	r6,r17,r6
    67d0:	3463803a 	cmpltu	r17,r6,r17
    67d4:	4251883a 	add	r8,r8,r9
    67d8:	8a11883a 	add	r8,r17,r8
    67dc:	3023883a 	mov	r17,r6
    67e0:	003fd806 	br	6744 <__alt_data_end+0xf0006744>
    67e4:	1800541e 	bne	r3,zero,6938 <__adddf3+0x470>
    67e8:	80800044 	addi	r2,r16,1
    67ec:	1081ffcc 	andi	r2,r2,2047
    67f0:	00c00044 	movi	r3,1
    67f4:	1880a00e 	bge	r3,r2,6a78 <__adddf3+0x5b0>
    67f8:	8989c83a 	sub	r4,r17,r6
    67fc:	8905803a 	cmpltu	r2,r17,r4
    6800:	4267c83a 	sub	r19,r8,r9
    6804:	98a7c83a 	sub	r19,r19,r2
    6808:	9880202c 	andhi	r2,r19,128
    680c:	10006326 	beq	r2,zero,699c <__adddf3+0x4d4>
    6810:	3463c83a 	sub	r17,r6,r17
    6814:	4a07c83a 	sub	r3,r9,r8
    6818:	344d803a 	cmpltu	r6,r6,r17
    681c:	19a7c83a 	sub	r19,r3,r6
    6820:	3825883a 	mov	r18,r7
    6824:	983f8a1e 	bne	r19,zero,6650 <__alt_data_end+0xf0006650>
    6828:	8809883a 	mov	r4,r17
    682c:	000899c0 	call	899c <__clzsi2>
    6830:	10800804 	addi	r2,r2,32
    6834:	10fffe04 	addi	r3,r2,-8
    6838:	010007c4 	movi	r4,31
    683c:	20ff890e 	bge	r4,r3,6664 <__alt_data_end+0xf0006664>
    6840:	10bff604 	addi	r2,r2,-40
    6844:	8884983a 	sll	r2,r17,r2
    6848:	0023883a 	mov	r17,zero
    684c:	1c3f8c0e 	bge	r3,r16,6680 <__alt_data_end+0xf0006680>
    6850:	023fe034 	movhi	r8,65408
    6854:	423fffc4 	addi	r8,r8,-1
    6858:	80e1c83a 	sub	r16,r16,r3
    685c:	1210703a 	and	r8,r2,r8
    6860:	003f3806 	br	6544 <__alt_data_end+0xf0006544>
    6864:	9007883a 	mov	r3,r18
    6868:	0011883a 	mov	r8,zero
    686c:	0005883a 	mov	r2,zero
    6870:	003f4c06 	br	65a4 <__alt_data_end+0xf00065a4>
    6874:	498cb03a 	or	r6,r9,r6
    6878:	300cc03a 	cmpne	r6,r6,zero
    687c:	0007883a 	mov	r3,zero
    6880:	003f6806 	br	6624 <__alt_data_end+0xf0006624>
    6884:	20009c1e 	bne	r4,zero,6af8 <__adddf3+0x630>
    6888:	80800044 	addi	r2,r16,1
    688c:	1141ffcc 	andi	r5,r2,2047
    6890:	01000044 	movi	r4,1
    6894:	2140670e 	bge	r4,r5,6a34 <__adddf3+0x56c>
    6898:	0101ffc4 	movi	r4,2047
    689c:	11007f26 	beq	r2,r4,6a9c <__adddf3+0x5d4>
    68a0:	898d883a 	add	r6,r17,r6
    68a4:	4247883a 	add	r3,r8,r9
    68a8:	3451803a 	cmpltu	r8,r6,r17
    68ac:	40d1883a 	add	r8,r8,r3
    68b0:	402297fa 	slli	r17,r8,31
    68b4:	300cd07a 	srli	r6,r6,1
    68b8:	4010d07a 	srli	r8,r8,1
    68bc:	1021883a 	mov	r16,r2
    68c0:	89a2b03a 	or	r17,r17,r6
    68c4:	003f1f06 	br	6544 <__alt_data_end+0xf0006544>
    68c8:	0081ffc4 	movi	r2,2047
    68cc:	80bf481e 	bne	r16,r2,65f0 <__alt_data_end+0xf00065f0>
    68d0:	003f1c06 	br	6544 <__alt_data_end+0xf0006544>
    68d4:	843ff844 	addi	r16,r16,-31
    68d8:	01000804 	movi	r4,32
    68dc:	1406d83a 	srl	r3,r2,r16
    68e0:	41005026 	beq	r8,r4,6a24 <__adddf3+0x55c>
    68e4:	01001004 	movi	r4,64
    68e8:	2211c83a 	sub	r8,r4,r8
    68ec:	1204983a 	sll	r2,r2,r8
    68f0:	88a2b03a 	or	r17,r17,r2
    68f4:	8822c03a 	cmpne	r17,r17,zero
    68f8:	1c62b03a 	or	r17,r3,r17
    68fc:	0011883a 	mov	r8,zero
    6900:	0021883a 	mov	r16,zero
    6904:	003f7106 	br	66cc <__alt_data_end+0xf00066cc>
    6908:	193ff804 	addi	r4,r3,-32
    690c:	00800804 	movi	r2,32
    6910:	4908d83a 	srl	r4,r9,r4
    6914:	18804526 	beq	r3,r2,6a2c <__adddf3+0x564>
    6918:	00801004 	movi	r2,64
    691c:	10c5c83a 	sub	r2,r2,r3
    6920:	4886983a 	sll	r3,r9,r2
    6924:	198cb03a 	or	r6,r3,r6
    6928:	300cc03a 	cmpne	r6,r6,zero
    692c:	218cb03a 	or	r6,r4,r6
    6930:	0007883a 	mov	r3,zero
    6934:	003f3b06 	br	6624 <__alt_data_end+0xf0006624>
    6938:	80002a26 	beq	r16,zero,69e4 <__adddf3+0x51c>
    693c:	0101ffc4 	movi	r4,2047
    6940:	11006826 	beq	r2,r4,6ae4 <__adddf3+0x61c>
    6944:	00c7c83a 	sub	r3,zero,r3
    6948:	42002034 	orhi	r8,r8,128
    694c:	01000e04 	movi	r4,56
    6950:	20c07c16 	blt	r4,r3,6b44 <__adddf3+0x67c>
    6954:	010007c4 	movi	r4,31
    6958:	20c0da16 	blt	r4,r3,6cc4 <__adddf3+0x7fc>
    695c:	01000804 	movi	r4,32
    6960:	20c9c83a 	sub	r4,r4,r3
    6964:	4114983a 	sll	r10,r8,r4
    6968:	88cad83a 	srl	r5,r17,r3
    696c:	8908983a 	sll	r4,r17,r4
    6970:	40c6d83a 	srl	r3,r8,r3
    6974:	5162b03a 	or	r17,r10,r5
    6978:	2008c03a 	cmpne	r4,r4,zero
    697c:	8922b03a 	or	r17,r17,r4
    6980:	3463c83a 	sub	r17,r6,r17
    6984:	48c7c83a 	sub	r3,r9,r3
    6988:	344d803a 	cmpltu	r6,r6,r17
    698c:	1991c83a 	sub	r8,r3,r6
    6990:	1021883a 	mov	r16,r2
    6994:	3825883a 	mov	r18,r7
    6998:	003f2706 	br	6638 <__alt_data_end+0xf0006638>
    699c:	24d0b03a 	or	r8,r4,r19
    69a0:	40001b1e 	bne	r8,zero,6a10 <__adddf3+0x548>
    69a4:	0005883a 	mov	r2,zero
    69a8:	0007883a 	mov	r3,zero
    69ac:	0021883a 	mov	r16,zero
    69b0:	003f4d06 	br	66e8 <__alt_data_end+0xf00066e8>
    69b4:	008007c4 	movi	r2,31
    69b8:	11003c16 	blt	r2,r4,6aac <__adddf3+0x5e4>
    69bc:	00800804 	movi	r2,32
    69c0:	1105c83a 	sub	r2,r2,r4
    69c4:	488e983a 	sll	r7,r9,r2
    69c8:	310ad83a 	srl	r5,r6,r4
    69cc:	3084983a 	sll	r2,r6,r2
    69d0:	4912d83a 	srl	r9,r9,r4
    69d4:	394ab03a 	or	r5,r7,r5
    69d8:	1004c03a 	cmpne	r2,r2,zero
    69dc:	288ab03a 	or	r5,r5,r2
    69e0:	003f5306 	br	6730 <__alt_data_end+0xf0006730>
    69e4:	4448b03a 	or	r4,r8,r17
    69e8:	20003e26 	beq	r4,zero,6ae4 <__adddf3+0x61c>
    69ec:	00c6303a 	nor	r3,zero,r3
    69f0:	18003a1e 	bne	r3,zero,6adc <__adddf3+0x614>
    69f4:	3463c83a 	sub	r17,r6,r17
    69f8:	4a07c83a 	sub	r3,r9,r8
    69fc:	344d803a 	cmpltu	r6,r6,r17
    6a00:	1991c83a 	sub	r8,r3,r6
    6a04:	1021883a 	mov	r16,r2
    6a08:	3825883a 	mov	r18,r7
    6a0c:	003f0a06 	br	6638 <__alt_data_end+0xf0006638>
    6a10:	2023883a 	mov	r17,r4
    6a14:	003f0d06 	br	664c <__alt_data_end+0xf000664c>
    6a18:	0081ffc4 	movi	r2,2047
    6a1c:	80bf3f1e 	bne	r16,r2,671c <__alt_data_end+0xf000671c>
    6a20:	003ec806 	br	6544 <__alt_data_end+0xf0006544>
    6a24:	0005883a 	mov	r2,zero
    6a28:	003fb106 	br	68f0 <__alt_data_end+0xf00068f0>
    6a2c:	0007883a 	mov	r3,zero
    6a30:	003fbc06 	br	6924 <__alt_data_end+0xf0006924>
    6a34:	4444b03a 	or	r2,r8,r17
    6a38:	8000871e 	bne	r16,zero,6c58 <__adddf3+0x790>
    6a3c:	1000ba26 	beq	r2,zero,6d28 <__adddf3+0x860>
    6a40:	4984b03a 	or	r2,r9,r6
    6a44:	103ebf26 	beq	r2,zero,6544 <__alt_data_end+0xf0006544>
    6a48:	8985883a 	add	r2,r17,r6
    6a4c:	4247883a 	add	r3,r8,r9
    6a50:	1451803a 	cmpltu	r8,r2,r17
    6a54:	40d1883a 	add	r8,r8,r3
    6a58:	40c0202c 	andhi	r3,r8,128
    6a5c:	1023883a 	mov	r17,r2
    6a60:	183f1a26 	beq	r3,zero,66cc <__alt_data_end+0xf00066cc>
    6a64:	00bfe034 	movhi	r2,65408
    6a68:	10bfffc4 	addi	r2,r2,-1
    6a6c:	2021883a 	mov	r16,r4
    6a70:	4090703a 	and	r8,r8,r2
    6a74:	003eb306 	br	6544 <__alt_data_end+0xf0006544>
    6a78:	4444b03a 	or	r2,r8,r17
    6a7c:	8000291e 	bne	r16,zero,6b24 <__adddf3+0x65c>
    6a80:	10004b1e 	bne	r2,zero,6bb0 <__adddf3+0x6e8>
    6a84:	4990b03a 	or	r8,r9,r6
    6a88:	40008b26 	beq	r8,zero,6cb8 <__adddf3+0x7f0>
    6a8c:	4811883a 	mov	r8,r9
    6a90:	3023883a 	mov	r17,r6
    6a94:	3825883a 	mov	r18,r7
    6a98:	003eaa06 	br	6544 <__alt_data_end+0xf0006544>
    6a9c:	1021883a 	mov	r16,r2
    6aa0:	0011883a 	mov	r8,zero
    6aa4:	0005883a 	mov	r2,zero
    6aa8:	003f0f06 	br	66e8 <__alt_data_end+0xf00066e8>
    6aac:	217ff804 	addi	r5,r4,-32
    6ab0:	00800804 	movi	r2,32
    6ab4:	494ad83a 	srl	r5,r9,r5
    6ab8:	20807d26 	beq	r4,r2,6cb0 <__adddf3+0x7e8>
    6abc:	00801004 	movi	r2,64
    6ac0:	1109c83a 	sub	r4,r2,r4
    6ac4:	4912983a 	sll	r9,r9,r4
    6ac8:	498cb03a 	or	r6,r9,r6
    6acc:	300cc03a 	cmpne	r6,r6,zero
    6ad0:	298ab03a 	or	r5,r5,r6
    6ad4:	0013883a 	mov	r9,zero
    6ad8:	003f1506 	br	6730 <__alt_data_end+0xf0006730>
    6adc:	0101ffc4 	movi	r4,2047
    6ae0:	113f9a1e 	bne	r2,r4,694c <__alt_data_end+0xf000694c>
    6ae4:	4811883a 	mov	r8,r9
    6ae8:	3023883a 	mov	r17,r6
    6aec:	1021883a 	mov	r16,r2
    6af0:	3825883a 	mov	r18,r7
    6af4:	003e9306 	br	6544 <__alt_data_end+0xf0006544>
    6af8:	8000161e 	bne	r16,zero,6b54 <__adddf3+0x68c>
    6afc:	444ab03a 	or	r5,r8,r17
    6b00:	28005126 	beq	r5,zero,6c48 <__adddf3+0x780>
    6b04:	0108303a 	nor	r4,zero,r4
    6b08:	20004d1e 	bne	r4,zero,6c40 <__adddf3+0x778>
    6b0c:	89a3883a 	add	r17,r17,r6
    6b10:	4253883a 	add	r9,r8,r9
    6b14:	898d803a 	cmpltu	r6,r17,r6
    6b18:	3251883a 	add	r8,r6,r9
    6b1c:	1021883a 	mov	r16,r2
    6b20:	003f0806 	br	6744 <__alt_data_end+0xf0006744>
    6b24:	1000301e 	bne	r2,zero,6be8 <__adddf3+0x720>
    6b28:	4984b03a 	or	r2,r9,r6
    6b2c:	10007126 	beq	r2,zero,6cf4 <__adddf3+0x82c>
    6b30:	4811883a 	mov	r8,r9
    6b34:	3023883a 	mov	r17,r6
    6b38:	3825883a 	mov	r18,r7
    6b3c:	0401ffc4 	movi	r16,2047
    6b40:	003e8006 	br	6544 <__alt_data_end+0xf0006544>
    6b44:	4462b03a 	or	r17,r8,r17
    6b48:	8822c03a 	cmpne	r17,r17,zero
    6b4c:	0007883a 	mov	r3,zero
    6b50:	003f8b06 	br	6980 <__alt_data_end+0xf0006980>
    6b54:	0141ffc4 	movi	r5,2047
    6b58:	11403b26 	beq	r2,r5,6c48 <__adddf3+0x780>
    6b5c:	0109c83a 	sub	r4,zero,r4
    6b60:	42002034 	orhi	r8,r8,128
    6b64:	01400e04 	movi	r5,56
    6b68:	29006716 	blt	r5,r4,6d08 <__adddf3+0x840>
    6b6c:	014007c4 	movi	r5,31
    6b70:	29007016 	blt	r5,r4,6d34 <__adddf3+0x86c>
    6b74:	01400804 	movi	r5,32
    6b78:	290bc83a 	sub	r5,r5,r4
    6b7c:	4154983a 	sll	r10,r8,r5
    6b80:	890ed83a 	srl	r7,r17,r4
    6b84:	894a983a 	sll	r5,r17,r5
    6b88:	4108d83a 	srl	r4,r8,r4
    6b8c:	51e2b03a 	or	r17,r10,r7
    6b90:	280ac03a 	cmpne	r5,r5,zero
    6b94:	8962b03a 	or	r17,r17,r5
    6b98:	89a3883a 	add	r17,r17,r6
    6b9c:	2253883a 	add	r9,r4,r9
    6ba0:	898d803a 	cmpltu	r6,r17,r6
    6ba4:	3251883a 	add	r8,r6,r9
    6ba8:	1021883a 	mov	r16,r2
    6bac:	003ee506 	br	6744 <__alt_data_end+0xf0006744>
    6bb0:	4984b03a 	or	r2,r9,r6
    6bb4:	103e6326 	beq	r2,zero,6544 <__alt_data_end+0xf0006544>
    6bb8:	8987c83a 	sub	r3,r17,r6
    6bbc:	88c9803a 	cmpltu	r4,r17,r3
    6bc0:	4245c83a 	sub	r2,r8,r9
    6bc4:	1105c83a 	sub	r2,r2,r4
    6bc8:	1100202c 	andhi	r4,r2,128
    6bcc:	203ebb26 	beq	r4,zero,66bc <__alt_data_end+0xf00066bc>
    6bd0:	3463c83a 	sub	r17,r6,r17
    6bd4:	4a07c83a 	sub	r3,r9,r8
    6bd8:	344d803a 	cmpltu	r6,r6,r17
    6bdc:	1991c83a 	sub	r8,r3,r6
    6be0:	3825883a 	mov	r18,r7
    6be4:	003e5706 	br	6544 <__alt_data_end+0xf0006544>
    6be8:	4984b03a 	or	r2,r9,r6
    6bec:	10002e26 	beq	r2,zero,6ca8 <__adddf3+0x7e0>
    6bf0:	4004d0fa 	srli	r2,r8,3
    6bf4:	8822d0fa 	srli	r17,r17,3
    6bf8:	4010977a 	slli	r8,r8,29
    6bfc:	10c0022c 	andhi	r3,r2,8
    6c00:	4462b03a 	or	r17,r8,r17
    6c04:	18000826 	beq	r3,zero,6c28 <__adddf3+0x760>
    6c08:	4808d0fa 	srli	r4,r9,3
    6c0c:	20c0022c 	andhi	r3,r4,8
    6c10:	1800051e 	bne	r3,zero,6c28 <__adddf3+0x760>
    6c14:	300cd0fa 	srli	r6,r6,3
    6c18:	4806977a 	slli	r3,r9,29
    6c1c:	2005883a 	mov	r2,r4
    6c20:	3825883a 	mov	r18,r7
    6c24:	19a2b03a 	or	r17,r3,r6
    6c28:	8810d77a 	srli	r8,r17,29
    6c2c:	100490fa 	slli	r2,r2,3
    6c30:	882290fa 	slli	r17,r17,3
    6c34:	0401ffc4 	movi	r16,2047
    6c38:	4090b03a 	or	r8,r8,r2
    6c3c:	003e4106 	br	6544 <__alt_data_end+0xf0006544>
    6c40:	0141ffc4 	movi	r5,2047
    6c44:	117fc71e 	bne	r2,r5,6b64 <__alt_data_end+0xf0006b64>
    6c48:	4811883a 	mov	r8,r9
    6c4c:	3023883a 	mov	r17,r6
    6c50:	1021883a 	mov	r16,r2
    6c54:	003e3b06 	br	6544 <__alt_data_end+0xf0006544>
    6c58:	10002f26 	beq	r2,zero,6d18 <__adddf3+0x850>
    6c5c:	4984b03a 	or	r2,r9,r6
    6c60:	10001126 	beq	r2,zero,6ca8 <__adddf3+0x7e0>
    6c64:	4004d0fa 	srli	r2,r8,3
    6c68:	8822d0fa 	srli	r17,r17,3
    6c6c:	4010977a 	slli	r8,r8,29
    6c70:	10c0022c 	andhi	r3,r2,8
    6c74:	4462b03a 	or	r17,r8,r17
    6c78:	183feb26 	beq	r3,zero,6c28 <__alt_data_end+0xf0006c28>
    6c7c:	4808d0fa 	srli	r4,r9,3
    6c80:	20c0022c 	andhi	r3,r4,8
    6c84:	183fe81e 	bne	r3,zero,6c28 <__alt_data_end+0xf0006c28>
    6c88:	300cd0fa 	srli	r6,r6,3
    6c8c:	4806977a 	slli	r3,r9,29
    6c90:	2005883a 	mov	r2,r4
    6c94:	19a2b03a 	or	r17,r3,r6
    6c98:	003fe306 	br	6c28 <__alt_data_end+0xf0006c28>
    6c9c:	0011883a 	mov	r8,zero
    6ca0:	0005883a 	mov	r2,zero
    6ca4:	003e3f06 	br	65a4 <__alt_data_end+0xf00065a4>
    6ca8:	0401ffc4 	movi	r16,2047
    6cac:	003e2506 	br	6544 <__alt_data_end+0xf0006544>
    6cb0:	0013883a 	mov	r9,zero
    6cb4:	003f8406 	br	6ac8 <__alt_data_end+0xf0006ac8>
    6cb8:	0005883a 	mov	r2,zero
    6cbc:	0007883a 	mov	r3,zero
    6cc0:	003e8906 	br	66e8 <__alt_data_end+0xf00066e8>
    6cc4:	197ff804 	addi	r5,r3,-32
    6cc8:	01000804 	movi	r4,32
    6ccc:	414ad83a 	srl	r5,r8,r5
    6cd0:	19002426 	beq	r3,r4,6d64 <__adddf3+0x89c>
    6cd4:	01001004 	movi	r4,64
    6cd8:	20c7c83a 	sub	r3,r4,r3
    6cdc:	40c6983a 	sll	r3,r8,r3
    6ce0:	1c46b03a 	or	r3,r3,r17
    6ce4:	1806c03a 	cmpne	r3,r3,zero
    6ce8:	28e2b03a 	or	r17,r5,r3
    6cec:	0007883a 	mov	r3,zero
    6cf0:	003f2306 	br	6980 <__alt_data_end+0xf0006980>
    6cf4:	0007883a 	mov	r3,zero
    6cf8:	5811883a 	mov	r8,r11
    6cfc:	00bfffc4 	movi	r2,-1
    6d00:	0401ffc4 	movi	r16,2047
    6d04:	003e7806 	br	66e8 <__alt_data_end+0xf00066e8>
    6d08:	4462b03a 	or	r17,r8,r17
    6d0c:	8822c03a 	cmpne	r17,r17,zero
    6d10:	0009883a 	mov	r4,zero
    6d14:	003fa006 	br	6b98 <__alt_data_end+0xf0006b98>
    6d18:	4811883a 	mov	r8,r9
    6d1c:	3023883a 	mov	r17,r6
    6d20:	0401ffc4 	movi	r16,2047
    6d24:	003e0706 	br	6544 <__alt_data_end+0xf0006544>
    6d28:	4811883a 	mov	r8,r9
    6d2c:	3023883a 	mov	r17,r6
    6d30:	003e0406 	br	6544 <__alt_data_end+0xf0006544>
    6d34:	21fff804 	addi	r7,r4,-32
    6d38:	01400804 	movi	r5,32
    6d3c:	41ced83a 	srl	r7,r8,r7
    6d40:	21400a26 	beq	r4,r5,6d6c <__adddf3+0x8a4>
    6d44:	01401004 	movi	r5,64
    6d48:	2909c83a 	sub	r4,r5,r4
    6d4c:	4108983a 	sll	r4,r8,r4
    6d50:	2448b03a 	or	r4,r4,r17
    6d54:	2008c03a 	cmpne	r4,r4,zero
    6d58:	3922b03a 	or	r17,r7,r4
    6d5c:	0009883a 	mov	r4,zero
    6d60:	003f8d06 	br	6b98 <__alt_data_end+0xf0006b98>
    6d64:	0007883a 	mov	r3,zero
    6d68:	003fdd06 	br	6ce0 <__alt_data_end+0xf0006ce0>
    6d6c:	0009883a 	mov	r4,zero
    6d70:	003ff706 	br	6d50 <__alt_data_end+0xf0006d50>

00006d74 <__divdf3>:
    6d74:	defff204 	addi	sp,sp,-56
    6d78:	dd400915 	stw	r21,36(sp)
    6d7c:	282ad53a 	srli	r21,r5,20
    6d80:	dd000815 	stw	r20,32(sp)
    6d84:	2828d7fa 	srli	r20,r5,31
    6d88:	dc000415 	stw	r16,16(sp)
    6d8c:	04000434 	movhi	r16,16
    6d90:	df000c15 	stw	fp,48(sp)
    6d94:	843fffc4 	addi	r16,r16,-1
    6d98:	dfc00d15 	stw	ra,52(sp)
    6d9c:	ddc00b15 	stw	r23,44(sp)
    6da0:	dd800a15 	stw	r22,40(sp)
    6da4:	dcc00715 	stw	r19,28(sp)
    6da8:	dc800615 	stw	r18,24(sp)
    6dac:	dc400515 	stw	r17,20(sp)
    6db0:	ad41ffcc 	andi	r21,r21,2047
    6db4:	2c20703a 	and	r16,r5,r16
    6db8:	a7003fcc 	andi	fp,r20,255
    6dbc:	a8006126 	beq	r21,zero,6f44 <__divdf3+0x1d0>
    6dc0:	0081ffc4 	movi	r2,2047
    6dc4:	2025883a 	mov	r18,r4
    6dc8:	a8803726 	beq	r21,r2,6ea8 <__divdf3+0x134>
    6dcc:	80800434 	orhi	r2,r16,16
    6dd0:	100490fa 	slli	r2,r2,3
    6dd4:	2020d77a 	srli	r16,r4,29
    6dd8:	202490fa 	slli	r18,r4,3
    6ddc:	ad7f0044 	addi	r21,r21,-1023
    6de0:	80a0b03a 	or	r16,r16,r2
    6de4:	0027883a 	mov	r19,zero
    6de8:	0013883a 	mov	r9,zero
    6dec:	3804d53a 	srli	r2,r7,20
    6df0:	382cd7fa 	srli	r22,r7,31
    6df4:	04400434 	movhi	r17,16
    6df8:	8c7fffc4 	addi	r17,r17,-1
    6dfc:	1081ffcc 	andi	r2,r2,2047
    6e00:	3011883a 	mov	r8,r6
    6e04:	3c62703a 	and	r17,r7,r17
    6e08:	b5c03fcc 	andi	r23,r22,255
    6e0c:	10006c26 	beq	r2,zero,6fc0 <__divdf3+0x24c>
    6e10:	00c1ffc4 	movi	r3,2047
    6e14:	10c06426 	beq	r2,r3,6fa8 <__divdf3+0x234>
    6e18:	88c00434 	orhi	r3,r17,16
    6e1c:	180690fa 	slli	r3,r3,3
    6e20:	3022d77a 	srli	r17,r6,29
    6e24:	301090fa 	slli	r8,r6,3
    6e28:	10bf0044 	addi	r2,r2,-1023
    6e2c:	88e2b03a 	or	r17,r17,r3
    6e30:	000f883a 	mov	r7,zero
    6e34:	a58cf03a 	xor	r6,r20,r22
    6e38:	3cc8b03a 	or	r4,r7,r19
    6e3c:	a8abc83a 	sub	r21,r21,r2
    6e40:	008003c4 	movi	r2,15
    6e44:	3007883a 	mov	r3,r6
    6e48:	34c03fcc 	andi	r19,r6,255
    6e4c:	11009036 	bltu	r2,r4,7090 <__divdf3+0x31c>
    6e50:	200890ba 	slli	r4,r4,2
    6e54:	00800034 	movhi	r2,0
    6e58:	109b9a04 	addi	r2,r2,28264
    6e5c:	2089883a 	add	r4,r4,r2
    6e60:	20800017 	ldw	r2,0(r4)
    6e64:	1000683a 	jmp	r2
    6e68:	00007090 	cmplti	zero,zero,450
    6e6c:	00006ee0 	cmpeqi	zero,zero,443
    6e70:	00007080 	call	708 <vCoRoutineSchedule+0x38>
    6e74:	00006ed4 	movui	zero,443
    6e78:	00007080 	call	708 <vCoRoutineSchedule+0x38>
    6e7c:	00007054 	movui	zero,449
    6e80:	00007080 	call	708 <vCoRoutineSchedule+0x38>
    6e84:	00006ed4 	movui	zero,443
    6e88:	00006ee0 	cmpeqi	zero,zero,443
    6e8c:	00006ee0 	cmpeqi	zero,zero,443
    6e90:	00007054 	movui	zero,449
    6e94:	00006ed4 	movui	zero,443
    6e98:	00006ec4 	movi	zero,443
    6e9c:	00006ec4 	movi	zero,443
    6ea0:	00006ec4 	movi	zero,443
    6ea4:	00007374 	movhi	zero,461
    6ea8:	2404b03a 	or	r2,r4,r16
    6eac:	1000661e 	bne	r2,zero,7048 <__divdf3+0x2d4>
    6eb0:	04c00204 	movi	r19,8
    6eb4:	0021883a 	mov	r16,zero
    6eb8:	0025883a 	mov	r18,zero
    6ebc:	02400084 	movi	r9,2
    6ec0:	003fca06 	br	6dec <__alt_data_end+0xf0006dec>
    6ec4:	8023883a 	mov	r17,r16
    6ec8:	9011883a 	mov	r8,r18
    6ecc:	e02f883a 	mov	r23,fp
    6ed0:	480f883a 	mov	r7,r9
    6ed4:	00800084 	movi	r2,2
    6ed8:	3881311e 	bne	r7,r2,73a0 <__divdf3+0x62c>
    6edc:	b827883a 	mov	r19,r23
    6ee0:	98c0004c 	andi	r3,r19,1
    6ee4:	0081ffc4 	movi	r2,2047
    6ee8:	000b883a 	mov	r5,zero
    6eec:	0025883a 	mov	r18,zero
    6ef0:	1004953a 	slli	r2,r2,20
    6ef4:	18c03fcc 	andi	r3,r3,255
    6ef8:	04400434 	movhi	r17,16
    6efc:	8c7fffc4 	addi	r17,r17,-1
    6f00:	180697fa 	slli	r3,r3,31
    6f04:	2c4a703a 	and	r5,r5,r17
    6f08:	288ab03a 	or	r5,r5,r2
    6f0c:	28c6b03a 	or	r3,r5,r3
    6f10:	9005883a 	mov	r2,r18
    6f14:	dfc00d17 	ldw	ra,52(sp)
    6f18:	df000c17 	ldw	fp,48(sp)
    6f1c:	ddc00b17 	ldw	r23,44(sp)
    6f20:	dd800a17 	ldw	r22,40(sp)
    6f24:	dd400917 	ldw	r21,36(sp)
    6f28:	dd000817 	ldw	r20,32(sp)
    6f2c:	dcc00717 	ldw	r19,28(sp)
    6f30:	dc800617 	ldw	r18,24(sp)
    6f34:	dc400517 	ldw	r17,20(sp)
    6f38:	dc000417 	ldw	r16,16(sp)
    6f3c:	dec00e04 	addi	sp,sp,56
    6f40:	f800283a 	ret
    6f44:	2404b03a 	or	r2,r4,r16
    6f48:	2027883a 	mov	r19,r4
    6f4c:	10003926 	beq	r2,zero,7034 <__divdf3+0x2c0>
    6f50:	80012e26 	beq	r16,zero,740c <__divdf3+0x698>
    6f54:	8009883a 	mov	r4,r16
    6f58:	d9800315 	stw	r6,12(sp)
    6f5c:	d9c00215 	stw	r7,8(sp)
    6f60:	000899c0 	call	899c <__clzsi2>
    6f64:	d9800317 	ldw	r6,12(sp)
    6f68:	d9c00217 	ldw	r7,8(sp)
    6f6c:	113ffd44 	addi	r4,r2,-11
    6f70:	00c00704 	movi	r3,28
    6f74:	19012116 	blt	r3,r4,73fc <__divdf3+0x688>
    6f78:	00c00744 	movi	r3,29
    6f7c:	147ffe04 	addi	r17,r2,-8
    6f80:	1907c83a 	sub	r3,r3,r4
    6f84:	8460983a 	sll	r16,r16,r17
    6f88:	98c6d83a 	srl	r3,r19,r3
    6f8c:	9c64983a 	sll	r18,r19,r17
    6f90:	1c20b03a 	or	r16,r3,r16
    6f94:	1080fcc4 	addi	r2,r2,1011
    6f98:	00abc83a 	sub	r21,zero,r2
    6f9c:	0027883a 	mov	r19,zero
    6fa0:	0013883a 	mov	r9,zero
    6fa4:	003f9106 	br	6dec <__alt_data_end+0xf0006dec>
    6fa8:	3446b03a 	or	r3,r6,r17
    6fac:	18001f1e 	bne	r3,zero,702c <__divdf3+0x2b8>
    6fb0:	0023883a 	mov	r17,zero
    6fb4:	0011883a 	mov	r8,zero
    6fb8:	01c00084 	movi	r7,2
    6fbc:	003f9d06 	br	6e34 <__alt_data_end+0xf0006e34>
    6fc0:	3446b03a 	or	r3,r6,r17
    6fc4:	18001526 	beq	r3,zero,701c <__divdf3+0x2a8>
    6fc8:	88011b26 	beq	r17,zero,7438 <__divdf3+0x6c4>
    6fcc:	8809883a 	mov	r4,r17
    6fd0:	d9800315 	stw	r6,12(sp)
    6fd4:	da400115 	stw	r9,4(sp)
    6fd8:	000899c0 	call	899c <__clzsi2>
    6fdc:	d9800317 	ldw	r6,12(sp)
    6fe0:	da400117 	ldw	r9,4(sp)
    6fe4:	113ffd44 	addi	r4,r2,-11
    6fe8:	00c00704 	movi	r3,28
    6fec:	19010e16 	blt	r3,r4,7428 <__divdf3+0x6b4>
    6ff0:	00c00744 	movi	r3,29
    6ff4:	123ffe04 	addi	r8,r2,-8
    6ff8:	1907c83a 	sub	r3,r3,r4
    6ffc:	8a22983a 	sll	r17,r17,r8
    7000:	30c6d83a 	srl	r3,r6,r3
    7004:	3210983a 	sll	r8,r6,r8
    7008:	1c62b03a 	or	r17,r3,r17
    700c:	1080fcc4 	addi	r2,r2,1011
    7010:	0085c83a 	sub	r2,zero,r2
    7014:	000f883a 	mov	r7,zero
    7018:	003f8606 	br	6e34 <__alt_data_end+0xf0006e34>
    701c:	0023883a 	mov	r17,zero
    7020:	0011883a 	mov	r8,zero
    7024:	01c00044 	movi	r7,1
    7028:	003f8206 	br	6e34 <__alt_data_end+0xf0006e34>
    702c:	01c000c4 	movi	r7,3
    7030:	003f8006 	br	6e34 <__alt_data_end+0xf0006e34>
    7034:	04c00104 	movi	r19,4
    7038:	0021883a 	mov	r16,zero
    703c:	0025883a 	mov	r18,zero
    7040:	02400044 	movi	r9,1
    7044:	003f6906 	br	6dec <__alt_data_end+0xf0006dec>
    7048:	04c00304 	movi	r19,12
    704c:	024000c4 	movi	r9,3
    7050:	003f6606 	br	6dec <__alt_data_end+0xf0006dec>
    7054:	01400434 	movhi	r5,16
    7058:	0007883a 	mov	r3,zero
    705c:	297fffc4 	addi	r5,r5,-1
    7060:	04bfffc4 	movi	r18,-1
    7064:	0081ffc4 	movi	r2,2047
    7068:	003fa106 	br	6ef0 <__alt_data_end+0xf0006ef0>
    706c:	00c00044 	movi	r3,1
    7070:	1887c83a 	sub	r3,r3,r2
    7074:	01000e04 	movi	r4,56
    7078:	20c1210e 	bge	r4,r3,7500 <__divdf3+0x78c>
    707c:	98c0004c 	andi	r3,r19,1
    7080:	0005883a 	mov	r2,zero
    7084:	000b883a 	mov	r5,zero
    7088:	0025883a 	mov	r18,zero
    708c:	003f9806 	br	6ef0 <__alt_data_end+0xf0006ef0>
    7090:	8c00fd36 	bltu	r17,r16,7488 <__divdf3+0x714>
    7094:	8440fb26 	beq	r16,r17,7484 <__divdf3+0x710>
    7098:	8007883a 	mov	r3,r16
    709c:	ad7fffc4 	addi	r21,r21,-1
    70a0:	0021883a 	mov	r16,zero
    70a4:	4004d63a 	srli	r2,r8,24
    70a8:	8822923a 	slli	r17,r17,8
    70ac:	1809883a 	mov	r4,r3
    70b0:	402c923a 	slli	r22,r8,8
    70b4:	88b8b03a 	or	fp,r17,r2
    70b8:	e028d43a 	srli	r20,fp,16
    70bc:	d8c00015 	stw	r3,0(sp)
    70c0:	e5ffffcc 	andi	r23,fp,65535
    70c4:	a00b883a 	mov	r5,r20
    70c8:	0008af80 	call	8af8 <__udivsi3>
    70cc:	d8c00017 	ldw	r3,0(sp)
    70d0:	a00b883a 	mov	r5,r20
    70d4:	d8800315 	stw	r2,12(sp)
    70d8:	1809883a 	mov	r4,r3
    70dc:	0008b5c0 	call	8b5c <__umodsi3>
    70e0:	d9800317 	ldw	r6,12(sp)
    70e4:	1006943a 	slli	r3,r2,16
    70e8:	9004d43a 	srli	r2,r18,16
    70ec:	b9a3383a 	mul	r17,r23,r6
    70f0:	10c4b03a 	or	r2,r2,r3
    70f4:	1440062e 	bgeu	r2,r17,7110 <__divdf3+0x39c>
    70f8:	1705883a 	add	r2,r2,fp
    70fc:	30ffffc4 	addi	r3,r6,-1
    7100:	1700ee36 	bltu	r2,fp,74bc <__divdf3+0x748>
    7104:	1440ed2e 	bgeu	r2,r17,74bc <__divdf3+0x748>
    7108:	31bfff84 	addi	r6,r6,-2
    710c:	1705883a 	add	r2,r2,fp
    7110:	1463c83a 	sub	r17,r2,r17
    7114:	a00b883a 	mov	r5,r20
    7118:	8809883a 	mov	r4,r17
    711c:	d9800315 	stw	r6,12(sp)
    7120:	0008af80 	call	8af8 <__udivsi3>
    7124:	a00b883a 	mov	r5,r20
    7128:	8809883a 	mov	r4,r17
    712c:	d8800215 	stw	r2,8(sp)
    7130:	0008b5c0 	call	8b5c <__umodsi3>
    7134:	d9c00217 	ldw	r7,8(sp)
    7138:	1004943a 	slli	r2,r2,16
    713c:	94bfffcc 	andi	r18,r18,65535
    7140:	b9d1383a 	mul	r8,r23,r7
    7144:	90a4b03a 	or	r18,r18,r2
    7148:	d9800317 	ldw	r6,12(sp)
    714c:	9200062e 	bgeu	r18,r8,7168 <__divdf3+0x3f4>
    7150:	9725883a 	add	r18,r18,fp
    7154:	38bfffc4 	addi	r2,r7,-1
    7158:	9700d636 	bltu	r18,fp,74b4 <__divdf3+0x740>
    715c:	9200d52e 	bgeu	r18,r8,74b4 <__divdf3+0x740>
    7160:	39ffff84 	addi	r7,r7,-2
    7164:	9725883a 	add	r18,r18,fp
    7168:	3004943a 	slli	r2,r6,16
    716c:	b012d43a 	srli	r9,r22,16
    7170:	b1bfffcc 	andi	r6,r22,65535
    7174:	11e2b03a 	or	r17,r2,r7
    7178:	8806d43a 	srli	r3,r17,16
    717c:	893fffcc 	andi	r4,r17,65535
    7180:	218b383a 	mul	r5,r4,r6
    7184:	30c5383a 	mul	r2,r6,r3
    7188:	2249383a 	mul	r4,r4,r9
    718c:	280ed43a 	srli	r7,r5,16
    7190:	9225c83a 	sub	r18,r18,r8
    7194:	2089883a 	add	r4,r4,r2
    7198:	3909883a 	add	r4,r7,r4
    719c:	1a47383a 	mul	r3,r3,r9
    71a0:	2080022e 	bgeu	r4,r2,71ac <__divdf3+0x438>
    71a4:	00800074 	movhi	r2,1
    71a8:	1887883a 	add	r3,r3,r2
    71ac:	2004d43a 	srli	r2,r4,16
    71b0:	2008943a 	slli	r4,r4,16
    71b4:	297fffcc 	andi	r5,r5,65535
    71b8:	10c7883a 	add	r3,r2,r3
    71bc:	2149883a 	add	r4,r4,r5
    71c0:	90c0a536 	bltu	r18,r3,7458 <__divdf3+0x6e4>
    71c4:	90c0bf26 	beq	r18,r3,74c4 <__divdf3+0x750>
    71c8:	90c7c83a 	sub	r3,r18,r3
    71cc:	810fc83a 	sub	r7,r16,r4
    71d0:	81e5803a 	cmpltu	r18,r16,r7
    71d4:	1ca5c83a 	sub	r18,r3,r18
    71d8:	e480c126 	beq	fp,r18,74e0 <__divdf3+0x76c>
    71dc:	a00b883a 	mov	r5,r20
    71e0:	9009883a 	mov	r4,r18
    71e4:	d9800315 	stw	r6,12(sp)
    71e8:	d9c00215 	stw	r7,8(sp)
    71ec:	da400115 	stw	r9,4(sp)
    71f0:	0008af80 	call	8af8 <__udivsi3>
    71f4:	a00b883a 	mov	r5,r20
    71f8:	9009883a 	mov	r4,r18
    71fc:	d8800015 	stw	r2,0(sp)
    7200:	0008b5c0 	call	8b5c <__umodsi3>
    7204:	d9c00217 	ldw	r7,8(sp)
    7208:	da000017 	ldw	r8,0(sp)
    720c:	1006943a 	slli	r3,r2,16
    7210:	3804d43a 	srli	r2,r7,16
    7214:	ba21383a 	mul	r16,r23,r8
    7218:	d9800317 	ldw	r6,12(sp)
    721c:	10c4b03a 	or	r2,r2,r3
    7220:	da400117 	ldw	r9,4(sp)
    7224:	1400062e 	bgeu	r2,r16,7240 <__divdf3+0x4cc>
    7228:	1705883a 	add	r2,r2,fp
    722c:	40ffffc4 	addi	r3,r8,-1
    7230:	1700ad36 	bltu	r2,fp,74e8 <__divdf3+0x774>
    7234:	1400ac2e 	bgeu	r2,r16,74e8 <__divdf3+0x774>
    7238:	423fff84 	addi	r8,r8,-2
    723c:	1705883a 	add	r2,r2,fp
    7240:	1421c83a 	sub	r16,r2,r16
    7244:	a00b883a 	mov	r5,r20
    7248:	8009883a 	mov	r4,r16
    724c:	d9800315 	stw	r6,12(sp)
    7250:	d9c00215 	stw	r7,8(sp)
    7254:	da000015 	stw	r8,0(sp)
    7258:	da400115 	stw	r9,4(sp)
    725c:	0008af80 	call	8af8 <__udivsi3>
    7260:	8009883a 	mov	r4,r16
    7264:	a00b883a 	mov	r5,r20
    7268:	1025883a 	mov	r18,r2
    726c:	0008b5c0 	call	8b5c <__umodsi3>
    7270:	d9c00217 	ldw	r7,8(sp)
    7274:	1004943a 	slli	r2,r2,16
    7278:	bcaf383a 	mul	r23,r23,r18
    727c:	393fffcc 	andi	r4,r7,65535
    7280:	2088b03a 	or	r4,r4,r2
    7284:	d9800317 	ldw	r6,12(sp)
    7288:	da000017 	ldw	r8,0(sp)
    728c:	da400117 	ldw	r9,4(sp)
    7290:	25c0062e 	bgeu	r4,r23,72ac <__divdf3+0x538>
    7294:	2709883a 	add	r4,r4,fp
    7298:	90bfffc4 	addi	r2,r18,-1
    729c:	27009436 	bltu	r4,fp,74f0 <__divdf3+0x77c>
    72a0:	25c0932e 	bgeu	r4,r23,74f0 <__divdf3+0x77c>
    72a4:	94bfff84 	addi	r18,r18,-2
    72a8:	2709883a 	add	r4,r4,fp
    72ac:	4004943a 	slli	r2,r8,16
    72b0:	25efc83a 	sub	r23,r4,r23
    72b4:	1490b03a 	or	r8,r2,r18
    72b8:	4008d43a 	srli	r4,r8,16
    72bc:	40ffffcc 	andi	r3,r8,65535
    72c0:	30c5383a 	mul	r2,r6,r3
    72c4:	1a47383a 	mul	r3,r3,r9
    72c8:	310d383a 	mul	r6,r6,r4
    72cc:	100ad43a 	srli	r5,r2,16
    72d0:	4913383a 	mul	r9,r9,r4
    72d4:	1987883a 	add	r3,r3,r6
    72d8:	28c7883a 	add	r3,r5,r3
    72dc:	1980022e 	bgeu	r3,r6,72e8 <__divdf3+0x574>
    72e0:	01000074 	movhi	r4,1
    72e4:	4913883a 	add	r9,r9,r4
    72e8:	1808d43a 	srli	r4,r3,16
    72ec:	1806943a 	slli	r3,r3,16
    72f0:	10bfffcc 	andi	r2,r2,65535
    72f4:	2253883a 	add	r9,r4,r9
    72f8:	1887883a 	add	r3,r3,r2
    72fc:	ba403836 	bltu	r23,r9,73e0 <__divdf3+0x66c>
    7300:	ba403626 	beq	r23,r9,73dc <__divdf3+0x668>
    7304:	42000054 	ori	r8,r8,1
    7308:	a880ffc4 	addi	r2,r21,1023
    730c:	00bf570e 	bge	zero,r2,706c <__alt_data_end+0xf000706c>
    7310:	40c001cc 	andi	r3,r8,7
    7314:	18000726 	beq	r3,zero,7334 <__divdf3+0x5c0>
    7318:	40c003cc 	andi	r3,r8,15
    731c:	01000104 	movi	r4,4
    7320:	19000426 	beq	r3,r4,7334 <__divdf3+0x5c0>
    7324:	4107883a 	add	r3,r8,r4
    7328:	1a11803a 	cmpltu	r8,r3,r8
    732c:	8a23883a 	add	r17,r17,r8
    7330:	1811883a 	mov	r8,r3
    7334:	88c0402c 	andhi	r3,r17,256
    7338:	18000426 	beq	r3,zero,734c <__divdf3+0x5d8>
    733c:	00ffc034 	movhi	r3,65280
    7340:	18ffffc4 	addi	r3,r3,-1
    7344:	a8810004 	addi	r2,r21,1024
    7348:	88e2703a 	and	r17,r17,r3
    734c:	00c1ff84 	movi	r3,2046
    7350:	18bee316 	blt	r3,r2,6ee0 <__alt_data_end+0xf0006ee0>
    7354:	8824977a 	slli	r18,r17,29
    7358:	4010d0fa 	srli	r8,r8,3
    735c:	8822927a 	slli	r17,r17,9
    7360:	1081ffcc 	andi	r2,r2,2047
    7364:	9224b03a 	or	r18,r18,r8
    7368:	880ad33a 	srli	r5,r17,12
    736c:	98c0004c 	andi	r3,r19,1
    7370:	003edf06 	br	6ef0 <__alt_data_end+0xf0006ef0>
    7374:	8080022c 	andhi	r2,r16,8
    7378:	10001226 	beq	r2,zero,73c4 <__divdf3+0x650>
    737c:	8880022c 	andhi	r2,r17,8
    7380:	1000101e 	bne	r2,zero,73c4 <__divdf3+0x650>
    7384:	00800434 	movhi	r2,16
    7388:	89400234 	orhi	r5,r17,8
    738c:	10bfffc4 	addi	r2,r2,-1
    7390:	b007883a 	mov	r3,r22
    7394:	288a703a 	and	r5,r5,r2
    7398:	4025883a 	mov	r18,r8
    739c:	003f3106 	br	7064 <__alt_data_end+0xf0007064>
    73a0:	008000c4 	movi	r2,3
    73a4:	3880a626 	beq	r7,r2,7640 <__divdf3+0x8cc>
    73a8:	00800044 	movi	r2,1
    73ac:	3880521e 	bne	r7,r2,74f8 <__divdf3+0x784>
    73b0:	b807883a 	mov	r3,r23
    73b4:	0005883a 	mov	r2,zero
    73b8:	000b883a 	mov	r5,zero
    73bc:	0025883a 	mov	r18,zero
    73c0:	003ecb06 	br	6ef0 <__alt_data_end+0xf0006ef0>
    73c4:	00800434 	movhi	r2,16
    73c8:	81400234 	orhi	r5,r16,8
    73cc:	10bfffc4 	addi	r2,r2,-1
    73d0:	a007883a 	mov	r3,r20
    73d4:	288a703a 	and	r5,r5,r2
    73d8:	003f2206 	br	7064 <__alt_data_end+0xf0007064>
    73dc:	183fca26 	beq	r3,zero,7308 <__alt_data_end+0xf0007308>
    73e0:	e5ef883a 	add	r23,fp,r23
    73e4:	40bfffc4 	addi	r2,r8,-1
    73e8:	bf00392e 	bgeu	r23,fp,74d0 <__divdf3+0x75c>
    73ec:	1011883a 	mov	r8,r2
    73f0:	ba7fc41e 	bne	r23,r9,7304 <__alt_data_end+0xf0007304>
    73f4:	b0ffc31e 	bne	r22,r3,7304 <__alt_data_end+0xf0007304>
    73f8:	003fc306 	br	7308 <__alt_data_end+0xf0007308>
    73fc:	143ff604 	addi	r16,r2,-40
    7400:	9c20983a 	sll	r16,r19,r16
    7404:	0025883a 	mov	r18,zero
    7408:	003ee206 	br	6f94 <__alt_data_end+0xf0006f94>
    740c:	d9800315 	stw	r6,12(sp)
    7410:	d9c00215 	stw	r7,8(sp)
    7414:	000899c0 	call	899c <__clzsi2>
    7418:	10800804 	addi	r2,r2,32
    741c:	d9c00217 	ldw	r7,8(sp)
    7420:	d9800317 	ldw	r6,12(sp)
    7424:	003ed106 	br	6f6c <__alt_data_end+0xf0006f6c>
    7428:	147ff604 	addi	r17,r2,-40
    742c:	3462983a 	sll	r17,r6,r17
    7430:	0011883a 	mov	r8,zero
    7434:	003ef506 	br	700c <__alt_data_end+0xf000700c>
    7438:	3009883a 	mov	r4,r6
    743c:	d9800315 	stw	r6,12(sp)
    7440:	da400115 	stw	r9,4(sp)
    7444:	000899c0 	call	899c <__clzsi2>
    7448:	10800804 	addi	r2,r2,32
    744c:	da400117 	ldw	r9,4(sp)
    7450:	d9800317 	ldw	r6,12(sp)
    7454:	003ee306 	br	6fe4 <__alt_data_end+0xf0006fe4>
    7458:	85a1883a 	add	r16,r16,r22
    745c:	8585803a 	cmpltu	r2,r16,r22
    7460:	1705883a 	add	r2,r2,fp
    7464:	14a5883a 	add	r18,r2,r18
    7468:	88bfffc4 	addi	r2,r17,-1
    746c:	e4800c2e 	bgeu	fp,r18,74a0 <__divdf3+0x72c>
    7470:	90c03e36 	bltu	r18,r3,756c <__divdf3+0x7f8>
    7474:	1c806926 	beq	r3,r18,761c <__divdf3+0x8a8>
    7478:	90c7c83a 	sub	r3,r18,r3
    747c:	1023883a 	mov	r17,r2
    7480:	003f5206 	br	71cc <__alt_data_end+0xf00071cc>
    7484:	923f0436 	bltu	r18,r8,7098 <__alt_data_end+0xf0007098>
    7488:	800897fa 	slli	r4,r16,31
    748c:	9004d07a 	srli	r2,r18,1
    7490:	8006d07a 	srli	r3,r16,1
    7494:	902097fa 	slli	r16,r18,31
    7498:	20a4b03a 	or	r18,r4,r2
    749c:	003f0106 	br	70a4 <__alt_data_end+0xf00070a4>
    74a0:	e4bff51e 	bne	fp,r18,7478 <__alt_data_end+0xf0007478>
    74a4:	85bff22e 	bgeu	r16,r22,7470 <__alt_data_end+0xf0007470>
    74a8:	e0c7c83a 	sub	r3,fp,r3
    74ac:	1023883a 	mov	r17,r2
    74b0:	003f4606 	br	71cc <__alt_data_end+0xf00071cc>
    74b4:	100f883a 	mov	r7,r2
    74b8:	003f2b06 	br	7168 <__alt_data_end+0xf0007168>
    74bc:	180d883a 	mov	r6,r3
    74c0:	003f1306 	br	7110 <__alt_data_end+0xf0007110>
    74c4:	813fe436 	bltu	r16,r4,7458 <__alt_data_end+0xf0007458>
    74c8:	0007883a 	mov	r3,zero
    74cc:	003f3f06 	br	71cc <__alt_data_end+0xf00071cc>
    74d0:	ba402c36 	bltu	r23,r9,7584 <__divdf3+0x810>
    74d4:	4dc05426 	beq	r9,r23,7628 <__divdf3+0x8b4>
    74d8:	1011883a 	mov	r8,r2
    74dc:	003f8906 	br	7304 <__alt_data_end+0xf0007304>
    74e0:	023fffc4 	movi	r8,-1
    74e4:	003f8806 	br	7308 <__alt_data_end+0xf0007308>
    74e8:	1811883a 	mov	r8,r3
    74ec:	003f5406 	br	7240 <__alt_data_end+0xf0007240>
    74f0:	1025883a 	mov	r18,r2
    74f4:	003f6d06 	br	72ac <__alt_data_end+0xf00072ac>
    74f8:	b827883a 	mov	r19,r23
    74fc:	003f8206 	br	7308 <__alt_data_end+0xf0007308>
    7500:	010007c4 	movi	r4,31
    7504:	20c02616 	blt	r4,r3,75a0 <__divdf3+0x82c>
    7508:	00800804 	movi	r2,32
    750c:	10c5c83a 	sub	r2,r2,r3
    7510:	888a983a 	sll	r5,r17,r2
    7514:	40c8d83a 	srl	r4,r8,r3
    7518:	4084983a 	sll	r2,r8,r2
    751c:	88e2d83a 	srl	r17,r17,r3
    7520:	2906b03a 	or	r3,r5,r4
    7524:	1004c03a 	cmpne	r2,r2,zero
    7528:	1886b03a 	or	r3,r3,r2
    752c:	188001cc 	andi	r2,r3,7
    7530:	10000726 	beq	r2,zero,7550 <__divdf3+0x7dc>
    7534:	188003cc 	andi	r2,r3,15
    7538:	01000104 	movi	r4,4
    753c:	11000426 	beq	r2,r4,7550 <__divdf3+0x7dc>
    7540:	1805883a 	mov	r2,r3
    7544:	10c00104 	addi	r3,r2,4
    7548:	1885803a 	cmpltu	r2,r3,r2
    754c:	88a3883a 	add	r17,r17,r2
    7550:	8880202c 	andhi	r2,r17,128
    7554:	10002726 	beq	r2,zero,75f4 <__divdf3+0x880>
    7558:	98c0004c 	andi	r3,r19,1
    755c:	00800044 	movi	r2,1
    7560:	000b883a 	mov	r5,zero
    7564:	0025883a 	mov	r18,zero
    7568:	003e6106 	br	6ef0 <__alt_data_end+0xf0006ef0>
    756c:	85a1883a 	add	r16,r16,r22
    7570:	8585803a 	cmpltu	r2,r16,r22
    7574:	1705883a 	add	r2,r2,fp
    7578:	14a5883a 	add	r18,r2,r18
    757c:	8c7fff84 	addi	r17,r17,-2
    7580:	003f1106 	br	71c8 <__alt_data_end+0xf00071c8>
    7584:	b589883a 	add	r4,r22,r22
    7588:	25ad803a 	cmpltu	r22,r4,r22
    758c:	b739883a 	add	fp,r22,fp
    7590:	40bfff84 	addi	r2,r8,-2
    7594:	bf2f883a 	add	r23,r23,fp
    7598:	202d883a 	mov	r22,r4
    759c:	003f9306 	br	73ec <__alt_data_end+0xf00073ec>
    75a0:	013ff844 	movi	r4,-31
    75a4:	2085c83a 	sub	r2,r4,r2
    75a8:	8888d83a 	srl	r4,r17,r2
    75ac:	00800804 	movi	r2,32
    75b0:	18802126 	beq	r3,r2,7638 <__divdf3+0x8c4>
    75b4:	00801004 	movi	r2,64
    75b8:	10c5c83a 	sub	r2,r2,r3
    75bc:	8884983a 	sll	r2,r17,r2
    75c0:	1204b03a 	or	r2,r2,r8
    75c4:	1004c03a 	cmpne	r2,r2,zero
    75c8:	2084b03a 	or	r2,r4,r2
    75cc:	144001cc 	andi	r17,r2,7
    75d0:	88000d1e 	bne	r17,zero,7608 <__divdf3+0x894>
    75d4:	000b883a 	mov	r5,zero
    75d8:	1024d0fa 	srli	r18,r2,3
    75dc:	98c0004c 	andi	r3,r19,1
    75e0:	0005883a 	mov	r2,zero
    75e4:	9464b03a 	or	r18,r18,r17
    75e8:	003e4106 	br	6ef0 <__alt_data_end+0xf0006ef0>
    75ec:	1007883a 	mov	r3,r2
    75f0:	0023883a 	mov	r17,zero
    75f4:	880a927a 	slli	r5,r17,9
    75f8:	1805883a 	mov	r2,r3
    75fc:	8822977a 	slli	r17,r17,29
    7600:	280ad33a 	srli	r5,r5,12
    7604:	003ff406 	br	75d8 <__alt_data_end+0xf00075d8>
    7608:	10c003cc 	andi	r3,r2,15
    760c:	01000104 	movi	r4,4
    7610:	193ff626 	beq	r3,r4,75ec <__alt_data_end+0xf00075ec>
    7614:	0023883a 	mov	r17,zero
    7618:	003fca06 	br	7544 <__alt_data_end+0xf0007544>
    761c:	813fd336 	bltu	r16,r4,756c <__alt_data_end+0xf000756c>
    7620:	1023883a 	mov	r17,r2
    7624:	003fa806 	br	74c8 <__alt_data_end+0xf00074c8>
    7628:	b0ffd636 	bltu	r22,r3,7584 <__alt_data_end+0xf0007584>
    762c:	1011883a 	mov	r8,r2
    7630:	b0ff341e 	bne	r22,r3,7304 <__alt_data_end+0xf0007304>
    7634:	003f3406 	br	7308 <__alt_data_end+0xf0007308>
    7638:	0005883a 	mov	r2,zero
    763c:	003fe006 	br	75c0 <__alt_data_end+0xf00075c0>
    7640:	00800434 	movhi	r2,16
    7644:	89400234 	orhi	r5,r17,8
    7648:	10bfffc4 	addi	r2,r2,-1
    764c:	b807883a 	mov	r3,r23
    7650:	288a703a 	and	r5,r5,r2
    7654:	4025883a 	mov	r18,r8
    7658:	003e8206 	br	7064 <__alt_data_end+0xf0007064>

0000765c <__gedf2>:
    765c:	2804d53a 	srli	r2,r5,20
    7660:	3806d53a 	srli	r3,r7,20
    7664:	02000434 	movhi	r8,16
    7668:	423fffc4 	addi	r8,r8,-1
    766c:	1081ffcc 	andi	r2,r2,2047
    7670:	0241ffc4 	movi	r9,2047
    7674:	2a14703a 	and	r10,r5,r8
    7678:	18c1ffcc 	andi	r3,r3,2047
    767c:	3a10703a 	and	r8,r7,r8
    7680:	280ad7fa 	srli	r5,r5,31
    7684:	380ed7fa 	srli	r7,r7,31
    7688:	12401d26 	beq	r2,r9,7700 <__gedf2+0xa4>
    768c:	0241ffc4 	movi	r9,2047
    7690:	1a401226 	beq	r3,r9,76dc <__gedf2+0x80>
    7694:	1000081e 	bne	r2,zero,76b8 <__gedf2+0x5c>
    7698:	2296b03a 	or	r11,r4,r10
    769c:	5813003a 	cmpeq	r9,r11,zero
    76a0:	1800091e 	bne	r3,zero,76c8 <__gedf2+0x6c>
    76a4:	3218b03a 	or	r12,r6,r8
    76a8:	6000071e 	bne	r12,zero,76c8 <__gedf2+0x6c>
    76ac:	0005883a 	mov	r2,zero
    76b0:	5800101e 	bne	r11,zero,76f4 <__gedf2+0x98>
    76b4:	f800283a 	ret
    76b8:	18000c1e 	bne	r3,zero,76ec <__gedf2+0x90>
    76bc:	3212b03a 	or	r9,r6,r8
    76c0:	48000c26 	beq	r9,zero,76f4 <__gedf2+0x98>
    76c4:	0013883a 	mov	r9,zero
    76c8:	39c03fcc 	andi	r7,r7,255
    76cc:	48000826 	beq	r9,zero,76f0 <__gedf2+0x94>
    76d0:	38000926 	beq	r7,zero,76f8 <__gedf2+0x9c>
    76d4:	00800044 	movi	r2,1
    76d8:	f800283a 	ret
    76dc:	3212b03a 	or	r9,r6,r8
    76e0:	483fec26 	beq	r9,zero,7694 <__alt_data_end+0xf0007694>
    76e4:	00bfff84 	movi	r2,-2
    76e8:	f800283a 	ret
    76ec:	39c03fcc 	andi	r7,r7,255
    76f0:	29c00626 	beq	r5,r7,770c <__gedf2+0xb0>
    76f4:	283ff726 	beq	r5,zero,76d4 <__alt_data_end+0xf00076d4>
    76f8:	00bfffc4 	movi	r2,-1
    76fc:	f800283a 	ret
    7700:	2292b03a 	or	r9,r4,r10
    7704:	483fe126 	beq	r9,zero,768c <__alt_data_end+0xf000768c>
    7708:	003ff606 	br	76e4 <__alt_data_end+0xf00076e4>
    770c:	18bff916 	blt	r3,r2,76f4 <__alt_data_end+0xf00076f4>
    7710:	10c00316 	blt	r2,r3,7720 <__gedf2+0xc4>
    7714:	42bff736 	bltu	r8,r10,76f4 <__alt_data_end+0xf00076f4>
    7718:	52000326 	beq	r10,r8,7728 <__gedf2+0xcc>
    771c:	5200042e 	bgeu	r10,r8,7730 <__gedf2+0xd4>
    7720:	283fec1e 	bne	r5,zero,76d4 <__alt_data_end+0xf00076d4>
    7724:	003ff406 	br	76f8 <__alt_data_end+0xf00076f8>
    7728:	313ff236 	bltu	r6,r4,76f4 <__alt_data_end+0xf00076f4>
    772c:	21bffc36 	bltu	r4,r6,7720 <__alt_data_end+0xf0007720>
    7730:	0005883a 	mov	r2,zero
    7734:	f800283a 	ret

00007738 <__ledf2>:
    7738:	2804d53a 	srli	r2,r5,20
    773c:	3810d53a 	srli	r8,r7,20
    7740:	00c00434 	movhi	r3,16
    7744:	18ffffc4 	addi	r3,r3,-1
    7748:	1081ffcc 	andi	r2,r2,2047
    774c:	0241ffc4 	movi	r9,2047
    7750:	28d4703a 	and	r10,r5,r3
    7754:	4201ffcc 	andi	r8,r8,2047
    7758:	38c6703a 	and	r3,r7,r3
    775c:	280ad7fa 	srli	r5,r5,31
    7760:	380ed7fa 	srli	r7,r7,31
    7764:	12401f26 	beq	r2,r9,77e4 <__ledf2+0xac>
    7768:	0241ffc4 	movi	r9,2047
    776c:	42401426 	beq	r8,r9,77c0 <__ledf2+0x88>
    7770:	1000091e 	bne	r2,zero,7798 <__ledf2+0x60>
    7774:	2296b03a 	or	r11,r4,r10
    7778:	5813003a 	cmpeq	r9,r11,zero
    777c:	29403fcc 	andi	r5,r5,255
    7780:	40000a1e 	bne	r8,zero,77ac <__ledf2+0x74>
    7784:	30d8b03a 	or	r12,r6,r3
    7788:	6000081e 	bne	r12,zero,77ac <__ledf2+0x74>
    778c:	0005883a 	mov	r2,zero
    7790:	5800111e 	bne	r11,zero,77d8 <__ledf2+0xa0>
    7794:	f800283a 	ret
    7798:	29403fcc 	andi	r5,r5,255
    779c:	40000c1e 	bne	r8,zero,77d0 <__ledf2+0x98>
    77a0:	30d2b03a 	or	r9,r6,r3
    77a4:	48000c26 	beq	r9,zero,77d8 <__ledf2+0xa0>
    77a8:	0013883a 	mov	r9,zero
    77ac:	39c03fcc 	andi	r7,r7,255
    77b0:	48000826 	beq	r9,zero,77d4 <__ledf2+0x9c>
    77b4:	38001126 	beq	r7,zero,77fc <__ledf2+0xc4>
    77b8:	00800044 	movi	r2,1
    77bc:	f800283a 	ret
    77c0:	30d2b03a 	or	r9,r6,r3
    77c4:	483fea26 	beq	r9,zero,7770 <__alt_data_end+0xf0007770>
    77c8:	00800084 	movi	r2,2
    77cc:	f800283a 	ret
    77d0:	39c03fcc 	andi	r7,r7,255
    77d4:	39400726 	beq	r7,r5,77f4 <__ledf2+0xbc>
    77d8:	2800081e 	bne	r5,zero,77fc <__ledf2+0xc4>
    77dc:	00800044 	movi	r2,1
    77e0:	f800283a 	ret
    77e4:	2292b03a 	or	r9,r4,r10
    77e8:	483fdf26 	beq	r9,zero,7768 <__alt_data_end+0xf0007768>
    77ec:	00800084 	movi	r2,2
    77f0:	f800283a 	ret
    77f4:	4080030e 	bge	r8,r2,7804 <__ledf2+0xcc>
    77f8:	383fef26 	beq	r7,zero,77b8 <__alt_data_end+0xf00077b8>
    77fc:	00bfffc4 	movi	r2,-1
    7800:	f800283a 	ret
    7804:	123feb16 	blt	r2,r8,77b4 <__alt_data_end+0xf00077b4>
    7808:	1abff336 	bltu	r3,r10,77d8 <__alt_data_end+0xf00077d8>
    780c:	50c00326 	beq	r10,r3,781c <__ledf2+0xe4>
    7810:	50c0042e 	bgeu	r10,r3,7824 <__ledf2+0xec>
    7814:	283fe81e 	bne	r5,zero,77b8 <__alt_data_end+0xf00077b8>
    7818:	003ff806 	br	77fc <__alt_data_end+0xf00077fc>
    781c:	313fee36 	bltu	r6,r4,77d8 <__alt_data_end+0xf00077d8>
    7820:	21bffc36 	bltu	r4,r6,7814 <__alt_data_end+0xf0007814>
    7824:	0005883a 	mov	r2,zero
    7828:	f800283a 	ret

0000782c <__muldf3>:
    782c:	defff304 	addi	sp,sp,-52
    7830:	2804d53a 	srli	r2,r5,20
    7834:	dd800915 	stw	r22,36(sp)
    7838:	282cd7fa 	srli	r22,r5,31
    783c:	dc000315 	stw	r16,12(sp)
    7840:	04000434 	movhi	r16,16
    7844:	dd400815 	stw	r21,32(sp)
    7848:	dc800515 	stw	r18,20(sp)
    784c:	843fffc4 	addi	r16,r16,-1
    7850:	dfc00c15 	stw	ra,48(sp)
    7854:	df000b15 	stw	fp,44(sp)
    7858:	ddc00a15 	stw	r23,40(sp)
    785c:	dd000715 	stw	r20,28(sp)
    7860:	dcc00615 	stw	r19,24(sp)
    7864:	dc400415 	stw	r17,16(sp)
    7868:	1481ffcc 	andi	r18,r2,2047
    786c:	2c20703a 	and	r16,r5,r16
    7870:	b02b883a 	mov	r21,r22
    7874:	b2403fcc 	andi	r9,r22,255
    7878:	90006026 	beq	r18,zero,79fc <__muldf3+0x1d0>
    787c:	0081ffc4 	movi	r2,2047
    7880:	2029883a 	mov	r20,r4
    7884:	90803626 	beq	r18,r2,7960 <__muldf3+0x134>
    7888:	80800434 	orhi	r2,r16,16
    788c:	100490fa 	slli	r2,r2,3
    7890:	2020d77a 	srli	r16,r4,29
    7894:	202890fa 	slli	r20,r4,3
    7898:	94bf0044 	addi	r18,r18,-1023
    789c:	80a0b03a 	or	r16,r16,r2
    78a0:	0027883a 	mov	r19,zero
    78a4:	0039883a 	mov	fp,zero
    78a8:	3804d53a 	srli	r2,r7,20
    78ac:	382ed7fa 	srli	r23,r7,31
    78b0:	04400434 	movhi	r17,16
    78b4:	8c7fffc4 	addi	r17,r17,-1
    78b8:	1081ffcc 	andi	r2,r2,2047
    78bc:	3011883a 	mov	r8,r6
    78c0:	3c62703a 	and	r17,r7,r17
    78c4:	ba803fcc 	andi	r10,r23,255
    78c8:	10006d26 	beq	r2,zero,7a80 <__muldf3+0x254>
    78cc:	00c1ffc4 	movi	r3,2047
    78d0:	10c06526 	beq	r2,r3,7a68 <__muldf3+0x23c>
    78d4:	88c00434 	orhi	r3,r17,16
    78d8:	180690fa 	slli	r3,r3,3
    78dc:	3022d77a 	srli	r17,r6,29
    78e0:	301090fa 	slli	r8,r6,3
    78e4:	10bf0044 	addi	r2,r2,-1023
    78e8:	88e2b03a 	or	r17,r17,r3
    78ec:	000b883a 	mov	r5,zero
    78f0:	9085883a 	add	r2,r18,r2
    78f4:	2cc8b03a 	or	r4,r5,r19
    78f8:	00c003c4 	movi	r3,15
    78fc:	bdacf03a 	xor	r22,r23,r22
    7900:	12c00044 	addi	r11,r2,1
    7904:	19009936 	bltu	r3,r4,7b6c <__muldf3+0x340>
    7908:	200890ba 	slli	r4,r4,2
    790c:	00c00034 	movhi	r3,0
    7910:	18de4804 	addi	r3,r3,31008
    7914:	20c9883a 	add	r4,r4,r3
    7918:	20c00017 	ldw	r3,0(r4)
    791c:	1800683a 	jmp	r3
    7920:	00007b6c 	andhi	zero,zero,493
    7924:	00007980 	call	798 <vCoRoutineSchedule+0xc8>
    7928:	00007980 	call	798 <vCoRoutineSchedule+0xc8>
    792c:	0000797c 	xorhi	zero,zero,485
    7930:	00007b48 	cmpgei	zero,zero,493
    7934:	00007b48 	cmpgei	zero,zero,493
    7938:	00007b30 	cmpltui	zero,zero,492
    793c:	0000797c 	xorhi	zero,zero,485
    7940:	00007b48 	cmpgei	zero,zero,493
    7944:	00007b30 	cmpltui	zero,zero,492
    7948:	00007b48 	cmpgei	zero,zero,493
    794c:	0000797c 	xorhi	zero,zero,485
    7950:	00007b58 	cmpnei	zero,zero,493
    7954:	00007b58 	cmpnei	zero,zero,493
    7958:	00007b58 	cmpnei	zero,zero,493
    795c:	00007d74 	movhi	zero,501
    7960:	2404b03a 	or	r2,r4,r16
    7964:	10006f1e 	bne	r2,zero,7b24 <__muldf3+0x2f8>
    7968:	04c00204 	movi	r19,8
    796c:	0021883a 	mov	r16,zero
    7970:	0029883a 	mov	r20,zero
    7974:	07000084 	movi	fp,2
    7978:	003fcb06 	br	78a8 <__alt_data_end+0xf00078a8>
    797c:	502d883a 	mov	r22,r10
    7980:	00800084 	movi	r2,2
    7984:	28805726 	beq	r5,r2,7ae4 <__muldf3+0x2b8>
    7988:	008000c4 	movi	r2,3
    798c:	28816626 	beq	r5,r2,7f28 <__muldf3+0x6fc>
    7990:	00800044 	movi	r2,1
    7994:	2881411e 	bne	r5,r2,7e9c <__muldf3+0x670>
    7998:	b02b883a 	mov	r21,r22
    799c:	0005883a 	mov	r2,zero
    79a0:	000b883a 	mov	r5,zero
    79a4:	0029883a 	mov	r20,zero
    79a8:	1004953a 	slli	r2,r2,20
    79ac:	a8c03fcc 	andi	r3,r21,255
    79b0:	04400434 	movhi	r17,16
    79b4:	8c7fffc4 	addi	r17,r17,-1
    79b8:	180697fa 	slli	r3,r3,31
    79bc:	2c4a703a 	and	r5,r5,r17
    79c0:	288ab03a 	or	r5,r5,r2
    79c4:	28c6b03a 	or	r3,r5,r3
    79c8:	a005883a 	mov	r2,r20
    79cc:	dfc00c17 	ldw	ra,48(sp)
    79d0:	df000b17 	ldw	fp,44(sp)
    79d4:	ddc00a17 	ldw	r23,40(sp)
    79d8:	dd800917 	ldw	r22,36(sp)
    79dc:	dd400817 	ldw	r21,32(sp)
    79e0:	dd000717 	ldw	r20,28(sp)
    79e4:	dcc00617 	ldw	r19,24(sp)
    79e8:	dc800517 	ldw	r18,20(sp)
    79ec:	dc400417 	ldw	r17,16(sp)
    79f0:	dc000317 	ldw	r16,12(sp)
    79f4:	dec00d04 	addi	sp,sp,52
    79f8:	f800283a 	ret
    79fc:	2404b03a 	or	r2,r4,r16
    7a00:	2027883a 	mov	r19,r4
    7a04:	10004226 	beq	r2,zero,7b10 <__muldf3+0x2e4>
    7a08:	8000fc26 	beq	r16,zero,7dfc <__muldf3+0x5d0>
    7a0c:	8009883a 	mov	r4,r16
    7a10:	d9800215 	stw	r6,8(sp)
    7a14:	d9c00015 	stw	r7,0(sp)
    7a18:	da400115 	stw	r9,4(sp)
    7a1c:	000899c0 	call	899c <__clzsi2>
    7a20:	d9800217 	ldw	r6,8(sp)
    7a24:	d9c00017 	ldw	r7,0(sp)
    7a28:	da400117 	ldw	r9,4(sp)
    7a2c:	113ffd44 	addi	r4,r2,-11
    7a30:	00c00704 	movi	r3,28
    7a34:	1900ed16 	blt	r3,r4,7dec <__muldf3+0x5c0>
    7a38:	00c00744 	movi	r3,29
    7a3c:	147ffe04 	addi	r17,r2,-8
    7a40:	1907c83a 	sub	r3,r3,r4
    7a44:	8460983a 	sll	r16,r16,r17
    7a48:	98c6d83a 	srl	r3,r19,r3
    7a4c:	9c68983a 	sll	r20,r19,r17
    7a50:	1c20b03a 	or	r16,r3,r16
    7a54:	1080fcc4 	addi	r2,r2,1011
    7a58:	00a5c83a 	sub	r18,zero,r2
    7a5c:	0027883a 	mov	r19,zero
    7a60:	0039883a 	mov	fp,zero
    7a64:	003f9006 	br	78a8 <__alt_data_end+0xf00078a8>
    7a68:	3446b03a 	or	r3,r6,r17
    7a6c:	1800261e 	bne	r3,zero,7b08 <__muldf3+0x2dc>
    7a70:	0023883a 	mov	r17,zero
    7a74:	0011883a 	mov	r8,zero
    7a78:	01400084 	movi	r5,2
    7a7c:	003f9c06 	br	78f0 <__alt_data_end+0xf00078f0>
    7a80:	3446b03a 	or	r3,r6,r17
    7a84:	18001c26 	beq	r3,zero,7af8 <__muldf3+0x2cc>
    7a88:	8800ce26 	beq	r17,zero,7dc4 <__muldf3+0x598>
    7a8c:	8809883a 	mov	r4,r17
    7a90:	d9800215 	stw	r6,8(sp)
    7a94:	da400115 	stw	r9,4(sp)
    7a98:	da800015 	stw	r10,0(sp)
    7a9c:	000899c0 	call	899c <__clzsi2>
    7aa0:	d9800217 	ldw	r6,8(sp)
    7aa4:	da400117 	ldw	r9,4(sp)
    7aa8:	da800017 	ldw	r10,0(sp)
    7aac:	113ffd44 	addi	r4,r2,-11
    7ab0:	00c00704 	movi	r3,28
    7ab4:	1900bf16 	blt	r3,r4,7db4 <__muldf3+0x588>
    7ab8:	00c00744 	movi	r3,29
    7abc:	123ffe04 	addi	r8,r2,-8
    7ac0:	1907c83a 	sub	r3,r3,r4
    7ac4:	8a22983a 	sll	r17,r17,r8
    7ac8:	30c6d83a 	srl	r3,r6,r3
    7acc:	3210983a 	sll	r8,r6,r8
    7ad0:	1c62b03a 	or	r17,r3,r17
    7ad4:	1080fcc4 	addi	r2,r2,1011
    7ad8:	0085c83a 	sub	r2,zero,r2
    7adc:	000b883a 	mov	r5,zero
    7ae0:	003f8306 	br	78f0 <__alt_data_end+0xf00078f0>
    7ae4:	b02b883a 	mov	r21,r22
    7ae8:	0081ffc4 	movi	r2,2047
    7aec:	000b883a 	mov	r5,zero
    7af0:	0029883a 	mov	r20,zero
    7af4:	003fac06 	br	79a8 <__alt_data_end+0xf00079a8>
    7af8:	0023883a 	mov	r17,zero
    7afc:	0011883a 	mov	r8,zero
    7b00:	01400044 	movi	r5,1
    7b04:	003f7a06 	br	78f0 <__alt_data_end+0xf00078f0>
    7b08:	014000c4 	movi	r5,3
    7b0c:	003f7806 	br	78f0 <__alt_data_end+0xf00078f0>
    7b10:	04c00104 	movi	r19,4
    7b14:	0021883a 	mov	r16,zero
    7b18:	0029883a 	mov	r20,zero
    7b1c:	07000044 	movi	fp,1
    7b20:	003f6106 	br	78a8 <__alt_data_end+0xf00078a8>
    7b24:	04c00304 	movi	r19,12
    7b28:	070000c4 	movi	fp,3
    7b2c:	003f5e06 	br	78a8 <__alt_data_end+0xf00078a8>
    7b30:	01400434 	movhi	r5,16
    7b34:	002b883a 	mov	r21,zero
    7b38:	297fffc4 	addi	r5,r5,-1
    7b3c:	053fffc4 	movi	r20,-1
    7b40:	0081ffc4 	movi	r2,2047
    7b44:	003f9806 	br	79a8 <__alt_data_end+0xf00079a8>
    7b48:	8023883a 	mov	r17,r16
    7b4c:	a011883a 	mov	r8,r20
    7b50:	e00b883a 	mov	r5,fp
    7b54:	003f8a06 	br	7980 <__alt_data_end+0xf0007980>
    7b58:	8023883a 	mov	r17,r16
    7b5c:	a011883a 	mov	r8,r20
    7b60:	482d883a 	mov	r22,r9
    7b64:	e00b883a 	mov	r5,fp
    7b68:	003f8506 	br	7980 <__alt_data_end+0xf0007980>
    7b6c:	a00ad43a 	srli	r5,r20,16
    7b70:	401ad43a 	srli	r13,r8,16
    7b74:	a53fffcc 	andi	r20,r20,65535
    7b78:	423fffcc 	andi	r8,r8,65535
    7b7c:	4519383a 	mul	r12,r8,r20
    7b80:	4147383a 	mul	r3,r8,r5
    7b84:	6d09383a 	mul	r4,r13,r20
    7b88:	600cd43a 	srli	r6,r12,16
    7b8c:	2b5d383a 	mul	r14,r5,r13
    7b90:	20c9883a 	add	r4,r4,r3
    7b94:	310d883a 	add	r6,r6,r4
    7b98:	30c0022e 	bgeu	r6,r3,7ba4 <__muldf3+0x378>
    7b9c:	00c00074 	movhi	r3,1
    7ba0:	70dd883a 	add	r14,r14,r3
    7ba4:	8826d43a 	srli	r19,r17,16
    7ba8:	8bffffcc 	andi	r15,r17,65535
    7bac:	7d23383a 	mul	r17,r15,r20
    7bb0:	7949383a 	mul	r4,r15,r5
    7bb4:	9d29383a 	mul	r20,r19,r20
    7bb8:	8814d43a 	srli	r10,r17,16
    7bbc:	3012943a 	slli	r9,r6,16
    7bc0:	a129883a 	add	r20,r20,r4
    7bc4:	633fffcc 	andi	r12,r12,65535
    7bc8:	5515883a 	add	r10,r10,r20
    7bcc:	3006d43a 	srli	r3,r6,16
    7bd0:	4b13883a 	add	r9,r9,r12
    7bd4:	2ccb383a 	mul	r5,r5,r19
    7bd8:	5100022e 	bgeu	r10,r4,7be4 <__muldf3+0x3b8>
    7bdc:	01000074 	movhi	r4,1
    7be0:	290b883a 	add	r5,r5,r4
    7be4:	802ad43a 	srli	r21,r16,16
    7be8:	843fffcc 	andi	r16,r16,65535
    7bec:	440d383a 	mul	r6,r8,r16
    7bf0:	4565383a 	mul	r18,r8,r21
    7bf4:	8349383a 	mul	r4,r16,r13
    7bf8:	500e943a 	slli	r7,r10,16
    7bfc:	3010d43a 	srli	r8,r6,16
    7c00:	5028d43a 	srli	r20,r10,16
    7c04:	2489883a 	add	r4,r4,r18
    7c08:	8abfffcc 	andi	r10,r17,65535
    7c0c:	3a95883a 	add	r10,r7,r10
    7c10:	4119883a 	add	r12,r8,r4
    7c14:	a169883a 	add	r20,r20,r5
    7c18:	1a87883a 	add	r3,r3,r10
    7c1c:	6d5b383a 	mul	r13,r13,r21
    7c20:	6480022e 	bgeu	r12,r18,7c2c <__muldf3+0x400>
    7c24:	01000074 	movhi	r4,1
    7c28:	691b883a 	add	r13,r13,r4
    7c2c:	7c25383a 	mul	r18,r15,r16
    7c30:	7d4b383a 	mul	r5,r15,r21
    7c34:	84cf383a 	mul	r7,r16,r19
    7c38:	901ed43a 	srli	r15,r18,16
    7c3c:	6008d43a 	srli	r4,r12,16
    7c40:	6010943a 	slli	r8,r12,16
    7c44:	394f883a 	add	r7,r7,r5
    7c48:	333fffcc 	andi	r12,r6,65535
    7c4c:	79df883a 	add	r15,r15,r7
    7c50:	235b883a 	add	r13,r4,r13
    7c54:	9d63383a 	mul	r17,r19,r21
    7c58:	4309883a 	add	r4,r8,r12
    7c5c:	7940022e 	bgeu	r15,r5,7c68 <__muldf3+0x43c>
    7c60:	01400074 	movhi	r5,1
    7c64:	8963883a 	add	r17,r17,r5
    7c68:	780a943a 	slli	r5,r15,16
    7c6c:	91bfffcc 	andi	r6,r18,65535
    7c70:	70c7883a 	add	r3,r14,r3
    7c74:	298d883a 	add	r6,r5,r6
    7c78:	1a8f803a 	cmpltu	r7,r3,r10
    7c7c:	350b883a 	add	r5,r6,r20
    7c80:	20c7883a 	add	r3,r4,r3
    7c84:	3955883a 	add	r10,r7,r5
    7c88:	1909803a 	cmpltu	r4,r3,r4
    7c8c:	6a91883a 	add	r8,r13,r10
    7c90:	780cd43a 	srli	r6,r15,16
    7c94:	2219883a 	add	r12,r4,r8
    7c98:	2d0b803a 	cmpltu	r5,r5,r20
    7c9c:	51cf803a 	cmpltu	r7,r10,r7
    7ca0:	29ceb03a 	or	r7,r5,r7
    7ca4:	4351803a 	cmpltu	r8,r8,r13
    7ca8:	610b803a 	cmpltu	r5,r12,r4
    7cac:	4148b03a 	or	r4,r8,r5
    7cb0:	398f883a 	add	r7,r7,r6
    7cb4:	3909883a 	add	r4,r7,r4
    7cb8:	1810927a 	slli	r8,r3,9
    7cbc:	2449883a 	add	r4,r4,r17
    7cc0:	2008927a 	slli	r4,r4,9
    7cc4:	6022d5fa 	srli	r17,r12,23
    7cc8:	1806d5fa 	srli	r3,r3,23
    7ccc:	4252b03a 	or	r9,r8,r9
    7cd0:	600a927a 	slli	r5,r12,9
    7cd4:	4810c03a 	cmpne	r8,r9,zero
    7cd8:	2462b03a 	or	r17,r4,r17
    7cdc:	40c6b03a 	or	r3,r8,r3
    7ce0:	8900402c 	andhi	r4,r17,256
    7ce4:	1950b03a 	or	r8,r3,r5
    7ce8:	20000726 	beq	r4,zero,7d08 <__muldf3+0x4dc>
    7cec:	4006d07a 	srli	r3,r8,1
    7cf0:	880497fa 	slli	r2,r17,31
    7cf4:	4200004c 	andi	r8,r8,1
    7cf8:	8822d07a 	srli	r17,r17,1
    7cfc:	1a10b03a 	or	r8,r3,r8
    7d00:	1210b03a 	or	r8,r2,r8
    7d04:	5805883a 	mov	r2,r11
    7d08:	1140ffc4 	addi	r5,r2,1023
    7d0c:	0140440e 	bge	zero,r5,7e20 <__muldf3+0x5f4>
    7d10:	40c001cc 	andi	r3,r8,7
    7d14:	18000726 	beq	r3,zero,7d34 <__muldf3+0x508>
    7d18:	40c003cc 	andi	r3,r8,15
    7d1c:	01000104 	movi	r4,4
    7d20:	19000426 	beq	r3,r4,7d34 <__muldf3+0x508>
    7d24:	4107883a 	add	r3,r8,r4
    7d28:	1a11803a 	cmpltu	r8,r3,r8
    7d2c:	8a23883a 	add	r17,r17,r8
    7d30:	1811883a 	mov	r8,r3
    7d34:	88c0402c 	andhi	r3,r17,256
    7d38:	18000426 	beq	r3,zero,7d4c <__muldf3+0x520>
    7d3c:	11410004 	addi	r5,r2,1024
    7d40:	00bfc034 	movhi	r2,65280
    7d44:	10bfffc4 	addi	r2,r2,-1
    7d48:	88a2703a 	and	r17,r17,r2
    7d4c:	0081ff84 	movi	r2,2046
    7d50:	117f6416 	blt	r2,r5,7ae4 <__alt_data_end+0xf0007ae4>
    7d54:	8828977a 	slli	r20,r17,29
    7d58:	4010d0fa 	srli	r8,r8,3
    7d5c:	8822927a 	slli	r17,r17,9
    7d60:	2881ffcc 	andi	r2,r5,2047
    7d64:	a228b03a 	or	r20,r20,r8
    7d68:	880ad33a 	srli	r5,r17,12
    7d6c:	b02b883a 	mov	r21,r22
    7d70:	003f0d06 	br	79a8 <__alt_data_end+0xf00079a8>
    7d74:	8080022c 	andhi	r2,r16,8
    7d78:	10000926 	beq	r2,zero,7da0 <__muldf3+0x574>
    7d7c:	8880022c 	andhi	r2,r17,8
    7d80:	1000071e 	bne	r2,zero,7da0 <__muldf3+0x574>
    7d84:	00800434 	movhi	r2,16
    7d88:	89400234 	orhi	r5,r17,8
    7d8c:	10bfffc4 	addi	r2,r2,-1
    7d90:	b82b883a 	mov	r21,r23
    7d94:	288a703a 	and	r5,r5,r2
    7d98:	4029883a 	mov	r20,r8
    7d9c:	003f6806 	br	7b40 <__alt_data_end+0xf0007b40>
    7da0:	00800434 	movhi	r2,16
    7da4:	81400234 	orhi	r5,r16,8
    7da8:	10bfffc4 	addi	r2,r2,-1
    7dac:	288a703a 	and	r5,r5,r2
    7db0:	003f6306 	br	7b40 <__alt_data_end+0xf0007b40>
    7db4:	147ff604 	addi	r17,r2,-40
    7db8:	3462983a 	sll	r17,r6,r17
    7dbc:	0011883a 	mov	r8,zero
    7dc0:	003f4406 	br	7ad4 <__alt_data_end+0xf0007ad4>
    7dc4:	3009883a 	mov	r4,r6
    7dc8:	d9800215 	stw	r6,8(sp)
    7dcc:	da400115 	stw	r9,4(sp)
    7dd0:	da800015 	stw	r10,0(sp)
    7dd4:	000899c0 	call	899c <__clzsi2>
    7dd8:	10800804 	addi	r2,r2,32
    7ddc:	da800017 	ldw	r10,0(sp)
    7de0:	da400117 	ldw	r9,4(sp)
    7de4:	d9800217 	ldw	r6,8(sp)
    7de8:	003f3006 	br	7aac <__alt_data_end+0xf0007aac>
    7dec:	143ff604 	addi	r16,r2,-40
    7df0:	9c20983a 	sll	r16,r19,r16
    7df4:	0029883a 	mov	r20,zero
    7df8:	003f1606 	br	7a54 <__alt_data_end+0xf0007a54>
    7dfc:	d9800215 	stw	r6,8(sp)
    7e00:	d9c00015 	stw	r7,0(sp)
    7e04:	da400115 	stw	r9,4(sp)
    7e08:	000899c0 	call	899c <__clzsi2>
    7e0c:	10800804 	addi	r2,r2,32
    7e10:	da400117 	ldw	r9,4(sp)
    7e14:	d9c00017 	ldw	r7,0(sp)
    7e18:	d9800217 	ldw	r6,8(sp)
    7e1c:	003f0306 	br	7a2c <__alt_data_end+0xf0007a2c>
    7e20:	00c00044 	movi	r3,1
    7e24:	1947c83a 	sub	r3,r3,r5
    7e28:	00800e04 	movi	r2,56
    7e2c:	10feda16 	blt	r2,r3,7998 <__alt_data_end+0xf0007998>
    7e30:	008007c4 	movi	r2,31
    7e34:	10c01b16 	blt	r2,r3,7ea4 <__muldf3+0x678>
    7e38:	00800804 	movi	r2,32
    7e3c:	10c5c83a 	sub	r2,r2,r3
    7e40:	888a983a 	sll	r5,r17,r2
    7e44:	40c8d83a 	srl	r4,r8,r3
    7e48:	4084983a 	sll	r2,r8,r2
    7e4c:	88e2d83a 	srl	r17,r17,r3
    7e50:	2906b03a 	or	r3,r5,r4
    7e54:	1004c03a 	cmpne	r2,r2,zero
    7e58:	1886b03a 	or	r3,r3,r2
    7e5c:	188001cc 	andi	r2,r3,7
    7e60:	10000726 	beq	r2,zero,7e80 <__muldf3+0x654>
    7e64:	188003cc 	andi	r2,r3,15
    7e68:	01000104 	movi	r4,4
    7e6c:	11000426 	beq	r2,r4,7e80 <__muldf3+0x654>
    7e70:	1805883a 	mov	r2,r3
    7e74:	10c00104 	addi	r3,r2,4
    7e78:	1885803a 	cmpltu	r2,r3,r2
    7e7c:	88a3883a 	add	r17,r17,r2
    7e80:	8880202c 	andhi	r2,r17,128
    7e84:	10001c26 	beq	r2,zero,7ef8 <__muldf3+0x6cc>
    7e88:	b02b883a 	mov	r21,r22
    7e8c:	00800044 	movi	r2,1
    7e90:	000b883a 	mov	r5,zero
    7e94:	0029883a 	mov	r20,zero
    7e98:	003ec306 	br	79a8 <__alt_data_end+0xf00079a8>
    7e9c:	5805883a 	mov	r2,r11
    7ea0:	003f9906 	br	7d08 <__alt_data_end+0xf0007d08>
    7ea4:	00bff844 	movi	r2,-31
    7ea8:	1145c83a 	sub	r2,r2,r5
    7eac:	8888d83a 	srl	r4,r17,r2
    7eb0:	00800804 	movi	r2,32
    7eb4:	18801a26 	beq	r3,r2,7f20 <__muldf3+0x6f4>
    7eb8:	00801004 	movi	r2,64
    7ebc:	10c5c83a 	sub	r2,r2,r3
    7ec0:	8884983a 	sll	r2,r17,r2
    7ec4:	1204b03a 	or	r2,r2,r8
    7ec8:	1004c03a 	cmpne	r2,r2,zero
    7ecc:	2084b03a 	or	r2,r4,r2
    7ed0:	144001cc 	andi	r17,r2,7
    7ed4:	88000d1e 	bne	r17,zero,7f0c <__muldf3+0x6e0>
    7ed8:	000b883a 	mov	r5,zero
    7edc:	1028d0fa 	srli	r20,r2,3
    7ee0:	b02b883a 	mov	r21,r22
    7ee4:	0005883a 	mov	r2,zero
    7ee8:	a468b03a 	or	r20,r20,r17
    7eec:	003eae06 	br	79a8 <__alt_data_end+0xf00079a8>
    7ef0:	1007883a 	mov	r3,r2
    7ef4:	0023883a 	mov	r17,zero
    7ef8:	880a927a 	slli	r5,r17,9
    7efc:	1805883a 	mov	r2,r3
    7f00:	8822977a 	slli	r17,r17,29
    7f04:	280ad33a 	srli	r5,r5,12
    7f08:	003ff406 	br	7edc <__alt_data_end+0xf0007edc>
    7f0c:	10c003cc 	andi	r3,r2,15
    7f10:	01000104 	movi	r4,4
    7f14:	193ff626 	beq	r3,r4,7ef0 <__alt_data_end+0xf0007ef0>
    7f18:	0023883a 	mov	r17,zero
    7f1c:	003fd506 	br	7e74 <__alt_data_end+0xf0007e74>
    7f20:	0005883a 	mov	r2,zero
    7f24:	003fe706 	br	7ec4 <__alt_data_end+0xf0007ec4>
    7f28:	00800434 	movhi	r2,16
    7f2c:	89400234 	orhi	r5,r17,8
    7f30:	10bfffc4 	addi	r2,r2,-1
    7f34:	b02b883a 	mov	r21,r22
    7f38:	288a703a 	and	r5,r5,r2
    7f3c:	4029883a 	mov	r20,r8
    7f40:	003eff06 	br	7b40 <__alt_data_end+0xf0007b40>

00007f44 <__subdf3>:
    7f44:	02000434 	movhi	r8,16
    7f48:	423fffc4 	addi	r8,r8,-1
    7f4c:	defffb04 	addi	sp,sp,-20
    7f50:	2a14703a 	and	r10,r5,r8
    7f54:	3812d53a 	srli	r9,r7,20
    7f58:	3a10703a 	and	r8,r7,r8
    7f5c:	2006d77a 	srli	r3,r4,29
    7f60:	3004d77a 	srli	r2,r6,29
    7f64:	dc000015 	stw	r16,0(sp)
    7f68:	501490fa 	slli	r10,r10,3
    7f6c:	2820d53a 	srli	r16,r5,20
    7f70:	401090fa 	slli	r8,r8,3
    7f74:	dc800215 	stw	r18,8(sp)
    7f78:	dc400115 	stw	r17,4(sp)
    7f7c:	dfc00415 	stw	ra,16(sp)
    7f80:	202290fa 	slli	r17,r4,3
    7f84:	dcc00315 	stw	r19,12(sp)
    7f88:	4a41ffcc 	andi	r9,r9,2047
    7f8c:	0101ffc4 	movi	r4,2047
    7f90:	2824d7fa 	srli	r18,r5,31
    7f94:	8401ffcc 	andi	r16,r16,2047
    7f98:	50c6b03a 	or	r3,r10,r3
    7f9c:	380ed7fa 	srli	r7,r7,31
    7fa0:	408ab03a 	or	r5,r8,r2
    7fa4:	300c90fa 	slli	r6,r6,3
    7fa8:	49009626 	beq	r9,r4,8204 <__subdf3+0x2c0>
    7fac:	39c0005c 	xori	r7,r7,1
    7fb0:	8245c83a 	sub	r2,r16,r9
    7fb4:	3c807426 	beq	r7,r18,8188 <__subdf3+0x244>
    7fb8:	0080af0e 	bge	zero,r2,8278 <__subdf3+0x334>
    7fbc:	48002a1e 	bne	r9,zero,8068 <__subdf3+0x124>
    7fc0:	2988b03a 	or	r4,r5,r6
    7fc4:	20009a1e 	bne	r4,zero,8230 <__subdf3+0x2ec>
    7fc8:	888001cc 	andi	r2,r17,7
    7fcc:	10000726 	beq	r2,zero,7fec <__subdf3+0xa8>
    7fd0:	888003cc 	andi	r2,r17,15
    7fd4:	01000104 	movi	r4,4
    7fd8:	11000426 	beq	r2,r4,7fec <__subdf3+0xa8>
    7fdc:	890b883a 	add	r5,r17,r4
    7fe0:	2c63803a 	cmpltu	r17,r5,r17
    7fe4:	1c47883a 	add	r3,r3,r17
    7fe8:	2823883a 	mov	r17,r5
    7fec:	1880202c 	andhi	r2,r3,128
    7ff0:	10005926 	beq	r2,zero,8158 <__subdf3+0x214>
    7ff4:	84000044 	addi	r16,r16,1
    7ff8:	0081ffc4 	movi	r2,2047
    7ffc:	8080be26 	beq	r16,r2,82f8 <__subdf3+0x3b4>
    8000:	017fe034 	movhi	r5,65408
    8004:	297fffc4 	addi	r5,r5,-1
    8008:	1946703a 	and	r3,r3,r5
    800c:	1804977a 	slli	r2,r3,29
    8010:	1806927a 	slli	r3,r3,9
    8014:	8822d0fa 	srli	r17,r17,3
    8018:	8401ffcc 	andi	r16,r16,2047
    801c:	180ad33a 	srli	r5,r3,12
    8020:	9100004c 	andi	r4,r18,1
    8024:	1444b03a 	or	r2,r2,r17
    8028:	80c1ffcc 	andi	r3,r16,2047
    802c:	1820953a 	slli	r16,r3,20
    8030:	20c03fcc 	andi	r3,r4,255
    8034:	180897fa 	slli	r4,r3,31
    8038:	00c00434 	movhi	r3,16
    803c:	18ffffc4 	addi	r3,r3,-1
    8040:	28c6703a 	and	r3,r5,r3
    8044:	1c06b03a 	or	r3,r3,r16
    8048:	1906b03a 	or	r3,r3,r4
    804c:	dfc00417 	ldw	ra,16(sp)
    8050:	dcc00317 	ldw	r19,12(sp)
    8054:	dc800217 	ldw	r18,8(sp)
    8058:	dc400117 	ldw	r17,4(sp)
    805c:	dc000017 	ldw	r16,0(sp)
    8060:	dec00504 	addi	sp,sp,20
    8064:	f800283a 	ret
    8068:	0101ffc4 	movi	r4,2047
    806c:	813fd626 	beq	r16,r4,7fc8 <__alt_data_end+0xf0007fc8>
    8070:	29402034 	orhi	r5,r5,128
    8074:	01000e04 	movi	r4,56
    8078:	2080a316 	blt	r4,r2,8308 <__subdf3+0x3c4>
    807c:	010007c4 	movi	r4,31
    8080:	2080c616 	blt	r4,r2,839c <__subdf3+0x458>
    8084:	01000804 	movi	r4,32
    8088:	2089c83a 	sub	r4,r4,r2
    808c:	2910983a 	sll	r8,r5,r4
    8090:	308ed83a 	srl	r7,r6,r2
    8094:	3108983a 	sll	r4,r6,r4
    8098:	2884d83a 	srl	r2,r5,r2
    809c:	41ccb03a 	or	r6,r8,r7
    80a0:	2008c03a 	cmpne	r4,r4,zero
    80a4:	310cb03a 	or	r6,r6,r4
    80a8:	898dc83a 	sub	r6,r17,r6
    80ac:	89a3803a 	cmpltu	r17,r17,r6
    80b0:	1887c83a 	sub	r3,r3,r2
    80b4:	1c47c83a 	sub	r3,r3,r17
    80b8:	3023883a 	mov	r17,r6
    80bc:	1880202c 	andhi	r2,r3,128
    80c0:	10002326 	beq	r2,zero,8150 <__subdf3+0x20c>
    80c4:	04c02034 	movhi	r19,128
    80c8:	9cffffc4 	addi	r19,r19,-1
    80cc:	1ce6703a 	and	r19,r3,r19
    80d0:	98007a26 	beq	r19,zero,82bc <__subdf3+0x378>
    80d4:	9809883a 	mov	r4,r19
    80d8:	000899c0 	call	899c <__clzsi2>
    80dc:	113ffe04 	addi	r4,r2,-8
    80e0:	00c007c4 	movi	r3,31
    80e4:	19007b16 	blt	r3,r4,82d4 <__subdf3+0x390>
    80e8:	00800804 	movi	r2,32
    80ec:	1105c83a 	sub	r2,r2,r4
    80f0:	8884d83a 	srl	r2,r17,r2
    80f4:	9906983a 	sll	r3,r19,r4
    80f8:	8922983a 	sll	r17,r17,r4
    80fc:	10c4b03a 	or	r2,r2,r3
    8100:	24007816 	blt	r4,r16,82e4 <__subdf3+0x3a0>
    8104:	2421c83a 	sub	r16,r4,r16
    8108:	80c00044 	addi	r3,r16,1
    810c:	010007c4 	movi	r4,31
    8110:	20c09516 	blt	r4,r3,8368 <__subdf3+0x424>
    8114:	01400804 	movi	r5,32
    8118:	28cbc83a 	sub	r5,r5,r3
    811c:	88c8d83a 	srl	r4,r17,r3
    8120:	8962983a 	sll	r17,r17,r5
    8124:	114a983a 	sll	r5,r2,r5
    8128:	10c6d83a 	srl	r3,r2,r3
    812c:	8804c03a 	cmpne	r2,r17,zero
    8130:	290ab03a 	or	r5,r5,r4
    8134:	28a2b03a 	or	r17,r5,r2
    8138:	0021883a 	mov	r16,zero
    813c:	003fa206 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8140:	2090b03a 	or	r8,r4,r2
    8144:	40018e26 	beq	r8,zero,8780 <__subdf3+0x83c>
    8148:	1007883a 	mov	r3,r2
    814c:	2023883a 	mov	r17,r4
    8150:	888001cc 	andi	r2,r17,7
    8154:	103f9e1e 	bne	r2,zero,7fd0 <__alt_data_end+0xf0007fd0>
    8158:	1804977a 	slli	r2,r3,29
    815c:	8822d0fa 	srli	r17,r17,3
    8160:	1810d0fa 	srli	r8,r3,3
    8164:	9100004c 	andi	r4,r18,1
    8168:	1444b03a 	or	r2,r2,r17
    816c:	00c1ffc4 	movi	r3,2047
    8170:	80c02826 	beq	r16,r3,8214 <__subdf3+0x2d0>
    8174:	01400434 	movhi	r5,16
    8178:	297fffc4 	addi	r5,r5,-1
    817c:	80e0703a 	and	r16,r16,r3
    8180:	414a703a 	and	r5,r8,r5
    8184:	003fa806 	br	8028 <__alt_data_end+0xf0008028>
    8188:	0080630e 	bge	zero,r2,8318 <__subdf3+0x3d4>
    818c:	48003026 	beq	r9,zero,8250 <__subdf3+0x30c>
    8190:	0101ffc4 	movi	r4,2047
    8194:	813f8c26 	beq	r16,r4,7fc8 <__alt_data_end+0xf0007fc8>
    8198:	29402034 	orhi	r5,r5,128
    819c:	01000e04 	movi	r4,56
    81a0:	2080a90e 	bge	r4,r2,8448 <__subdf3+0x504>
    81a4:	298cb03a 	or	r6,r5,r6
    81a8:	3012c03a 	cmpne	r9,r6,zero
    81ac:	0005883a 	mov	r2,zero
    81b0:	4c53883a 	add	r9,r9,r17
    81b4:	4c63803a 	cmpltu	r17,r9,r17
    81b8:	10c7883a 	add	r3,r2,r3
    81bc:	88c7883a 	add	r3,r17,r3
    81c0:	4823883a 	mov	r17,r9
    81c4:	1880202c 	andhi	r2,r3,128
    81c8:	1000d026 	beq	r2,zero,850c <__subdf3+0x5c8>
    81cc:	84000044 	addi	r16,r16,1
    81d0:	0081ffc4 	movi	r2,2047
    81d4:	8080fe26 	beq	r16,r2,85d0 <__subdf3+0x68c>
    81d8:	00bfe034 	movhi	r2,65408
    81dc:	10bfffc4 	addi	r2,r2,-1
    81e0:	1886703a 	and	r3,r3,r2
    81e4:	880ad07a 	srli	r5,r17,1
    81e8:	180497fa 	slli	r2,r3,31
    81ec:	8900004c 	andi	r4,r17,1
    81f0:	2922b03a 	or	r17,r5,r4
    81f4:	1806d07a 	srli	r3,r3,1
    81f8:	1462b03a 	or	r17,r2,r17
    81fc:	3825883a 	mov	r18,r7
    8200:	003f7106 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8204:	2984b03a 	or	r2,r5,r6
    8208:	103f6826 	beq	r2,zero,7fac <__alt_data_end+0xf0007fac>
    820c:	39c03fcc 	andi	r7,r7,255
    8210:	003f6706 	br	7fb0 <__alt_data_end+0xf0007fb0>
    8214:	4086b03a 	or	r3,r8,r2
    8218:	18015226 	beq	r3,zero,8764 <__subdf3+0x820>
    821c:	00c00434 	movhi	r3,16
    8220:	41400234 	orhi	r5,r8,8
    8224:	18ffffc4 	addi	r3,r3,-1
    8228:	28ca703a 	and	r5,r5,r3
    822c:	003f7e06 	br	8028 <__alt_data_end+0xf0008028>
    8230:	10bfffc4 	addi	r2,r2,-1
    8234:	1000491e 	bne	r2,zero,835c <__subdf3+0x418>
    8238:	898fc83a 	sub	r7,r17,r6
    823c:	89e3803a 	cmpltu	r17,r17,r7
    8240:	1947c83a 	sub	r3,r3,r5
    8244:	1c47c83a 	sub	r3,r3,r17
    8248:	3823883a 	mov	r17,r7
    824c:	003f9b06 	br	80bc <__alt_data_end+0xf00080bc>
    8250:	2988b03a 	or	r4,r5,r6
    8254:	203f5c26 	beq	r4,zero,7fc8 <__alt_data_end+0xf0007fc8>
    8258:	10bfffc4 	addi	r2,r2,-1
    825c:	1000931e 	bne	r2,zero,84ac <__subdf3+0x568>
    8260:	898d883a 	add	r6,r17,r6
    8264:	3463803a 	cmpltu	r17,r6,r17
    8268:	1947883a 	add	r3,r3,r5
    826c:	88c7883a 	add	r3,r17,r3
    8270:	3023883a 	mov	r17,r6
    8274:	003fd306 	br	81c4 <__alt_data_end+0xf00081c4>
    8278:	1000541e 	bne	r2,zero,83cc <__subdf3+0x488>
    827c:	80800044 	addi	r2,r16,1
    8280:	1081ffcc 	andi	r2,r2,2047
    8284:	01000044 	movi	r4,1
    8288:	2080a20e 	bge	r4,r2,8514 <__subdf3+0x5d0>
    828c:	8989c83a 	sub	r4,r17,r6
    8290:	8905803a 	cmpltu	r2,r17,r4
    8294:	1967c83a 	sub	r19,r3,r5
    8298:	98a7c83a 	sub	r19,r19,r2
    829c:	9880202c 	andhi	r2,r19,128
    82a0:	10006326 	beq	r2,zero,8430 <__subdf3+0x4ec>
    82a4:	3463c83a 	sub	r17,r6,r17
    82a8:	28c7c83a 	sub	r3,r5,r3
    82ac:	344d803a 	cmpltu	r6,r6,r17
    82b0:	19a7c83a 	sub	r19,r3,r6
    82b4:	3825883a 	mov	r18,r7
    82b8:	983f861e 	bne	r19,zero,80d4 <__alt_data_end+0xf00080d4>
    82bc:	8809883a 	mov	r4,r17
    82c0:	000899c0 	call	899c <__clzsi2>
    82c4:	10800804 	addi	r2,r2,32
    82c8:	113ffe04 	addi	r4,r2,-8
    82cc:	00c007c4 	movi	r3,31
    82d0:	193f850e 	bge	r3,r4,80e8 <__alt_data_end+0xf00080e8>
    82d4:	10bff604 	addi	r2,r2,-40
    82d8:	8884983a 	sll	r2,r17,r2
    82dc:	0023883a 	mov	r17,zero
    82e0:	243f880e 	bge	r4,r16,8104 <__alt_data_end+0xf0008104>
    82e4:	00ffe034 	movhi	r3,65408
    82e8:	18ffffc4 	addi	r3,r3,-1
    82ec:	8121c83a 	sub	r16,r16,r4
    82f0:	10c6703a 	and	r3,r2,r3
    82f4:	003f3406 	br	7fc8 <__alt_data_end+0xf0007fc8>
    82f8:	9100004c 	andi	r4,r18,1
    82fc:	000b883a 	mov	r5,zero
    8300:	0005883a 	mov	r2,zero
    8304:	003f4806 	br	8028 <__alt_data_end+0xf0008028>
    8308:	298cb03a 	or	r6,r5,r6
    830c:	300cc03a 	cmpne	r6,r6,zero
    8310:	0005883a 	mov	r2,zero
    8314:	003f6406 	br	80a8 <__alt_data_end+0xf00080a8>
    8318:	10009a1e 	bne	r2,zero,8584 <__subdf3+0x640>
    831c:	82400044 	addi	r9,r16,1
    8320:	4881ffcc 	andi	r2,r9,2047
    8324:	02800044 	movi	r10,1
    8328:	5080670e 	bge	r10,r2,84c8 <__subdf3+0x584>
    832c:	0081ffc4 	movi	r2,2047
    8330:	4880af26 	beq	r9,r2,85f0 <__subdf3+0x6ac>
    8334:	898d883a 	add	r6,r17,r6
    8338:	1945883a 	add	r2,r3,r5
    833c:	3447803a 	cmpltu	r3,r6,r17
    8340:	1887883a 	add	r3,r3,r2
    8344:	182297fa 	slli	r17,r3,31
    8348:	300cd07a 	srli	r6,r6,1
    834c:	1806d07a 	srli	r3,r3,1
    8350:	4821883a 	mov	r16,r9
    8354:	89a2b03a 	or	r17,r17,r6
    8358:	003f1b06 	br	7fc8 <__alt_data_end+0xf0007fc8>
    835c:	0101ffc4 	movi	r4,2047
    8360:	813f441e 	bne	r16,r4,8074 <__alt_data_end+0xf0008074>
    8364:	003f1806 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8368:	843ff844 	addi	r16,r16,-31
    836c:	01400804 	movi	r5,32
    8370:	1408d83a 	srl	r4,r2,r16
    8374:	19405026 	beq	r3,r5,84b8 <__subdf3+0x574>
    8378:	01401004 	movi	r5,64
    837c:	28c7c83a 	sub	r3,r5,r3
    8380:	10c4983a 	sll	r2,r2,r3
    8384:	88a2b03a 	or	r17,r17,r2
    8388:	8822c03a 	cmpne	r17,r17,zero
    838c:	2462b03a 	or	r17,r4,r17
    8390:	0007883a 	mov	r3,zero
    8394:	0021883a 	mov	r16,zero
    8398:	003f6d06 	br	8150 <__alt_data_end+0xf0008150>
    839c:	11fff804 	addi	r7,r2,-32
    83a0:	01000804 	movi	r4,32
    83a4:	29ced83a 	srl	r7,r5,r7
    83a8:	11004526 	beq	r2,r4,84c0 <__subdf3+0x57c>
    83ac:	01001004 	movi	r4,64
    83b0:	2089c83a 	sub	r4,r4,r2
    83b4:	2904983a 	sll	r2,r5,r4
    83b8:	118cb03a 	or	r6,r2,r6
    83bc:	300cc03a 	cmpne	r6,r6,zero
    83c0:	398cb03a 	or	r6,r7,r6
    83c4:	0005883a 	mov	r2,zero
    83c8:	003f3706 	br	80a8 <__alt_data_end+0xf00080a8>
    83cc:	80002a26 	beq	r16,zero,8478 <__subdf3+0x534>
    83d0:	0101ffc4 	movi	r4,2047
    83d4:	49006626 	beq	r9,r4,8570 <__subdf3+0x62c>
    83d8:	0085c83a 	sub	r2,zero,r2
    83dc:	18c02034 	orhi	r3,r3,128
    83e0:	01000e04 	movi	r4,56
    83e4:	20807e16 	blt	r4,r2,85e0 <__subdf3+0x69c>
    83e8:	010007c4 	movi	r4,31
    83ec:	2080e716 	blt	r4,r2,878c <__subdf3+0x848>
    83f0:	01000804 	movi	r4,32
    83f4:	2089c83a 	sub	r4,r4,r2
    83f8:	1914983a 	sll	r10,r3,r4
    83fc:	8890d83a 	srl	r8,r17,r2
    8400:	8908983a 	sll	r4,r17,r4
    8404:	1884d83a 	srl	r2,r3,r2
    8408:	5222b03a 	or	r17,r10,r8
    840c:	2006c03a 	cmpne	r3,r4,zero
    8410:	88e2b03a 	or	r17,r17,r3
    8414:	3463c83a 	sub	r17,r6,r17
    8418:	2885c83a 	sub	r2,r5,r2
    841c:	344d803a 	cmpltu	r6,r6,r17
    8420:	1187c83a 	sub	r3,r2,r6
    8424:	4821883a 	mov	r16,r9
    8428:	3825883a 	mov	r18,r7
    842c:	003f2306 	br	80bc <__alt_data_end+0xf00080bc>
    8430:	24d0b03a 	or	r8,r4,r19
    8434:	40001b1e 	bne	r8,zero,84a4 <__subdf3+0x560>
    8438:	0005883a 	mov	r2,zero
    843c:	0009883a 	mov	r4,zero
    8440:	0021883a 	mov	r16,zero
    8444:	003f4906 	br	816c <__alt_data_end+0xf000816c>
    8448:	010007c4 	movi	r4,31
    844c:	20803a16 	blt	r4,r2,8538 <__subdf3+0x5f4>
    8450:	01000804 	movi	r4,32
    8454:	2089c83a 	sub	r4,r4,r2
    8458:	2912983a 	sll	r9,r5,r4
    845c:	3090d83a 	srl	r8,r6,r2
    8460:	3108983a 	sll	r4,r6,r4
    8464:	2884d83a 	srl	r2,r5,r2
    8468:	4a12b03a 	or	r9,r9,r8
    846c:	2008c03a 	cmpne	r4,r4,zero
    8470:	4912b03a 	or	r9,r9,r4
    8474:	003f4e06 	br	81b0 <__alt_data_end+0xf00081b0>
    8478:	1c48b03a 	or	r4,r3,r17
    847c:	20003c26 	beq	r4,zero,8570 <__subdf3+0x62c>
    8480:	0084303a 	nor	r2,zero,r2
    8484:	1000381e 	bne	r2,zero,8568 <__subdf3+0x624>
    8488:	3463c83a 	sub	r17,r6,r17
    848c:	28c5c83a 	sub	r2,r5,r3
    8490:	344d803a 	cmpltu	r6,r6,r17
    8494:	1187c83a 	sub	r3,r2,r6
    8498:	4821883a 	mov	r16,r9
    849c:	3825883a 	mov	r18,r7
    84a0:	003f0606 	br	80bc <__alt_data_end+0xf00080bc>
    84a4:	2023883a 	mov	r17,r4
    84a8:	003f0906 	br	80d0 <__alt_data_end+0xf00080d0>
    84ac:	0101ffc4 	movi	r4,2047
    84b0:	813f3a1e 	bne	r16,r4,819c <__alt_data_end+0xf000819c>
    84b4:	003ec406 	br	7fc8 <__alt_data_end+0xf0007fc8>
    84b8:	0005883a 	mov	r2,zero
    84bc:	003fb106 	br	8384 <__alt_data_end+0xf0008384>
    84c0:	0005883a 	mov	r2,zero
    84c4:	003fbc06 	br	83b8 <__alt_data_end+0xf00083b8>
    84c8:	1c44b03a 	or	r2,r3,r17
    84cc:	80008e1e 	bne	r16,zero,8708 <__subdf3+0x7c4>
    84d0:	1000c826 	beq	r2,zero,87f4 <__subdf3+0x8b0>
    84d4:	2984b03a 	or	r2,r5,r6
    84d8:	103ebb26 	beq	r2,zero,7fc8 <__alt_data_end+0xf0007fc8>
    84dc:	8989883a 	add	r4,r17,r6
    84e0:	1945883a 	add	r2,r3,r5
    84e4:	2447803a 	cmpltu	r3,r4,r17
    84e8:	1887883a 	add	r3,r3,r2
    84ec:	1880202c 	andhi	r2,r3,128
    84f0:	2023883a 	mov	r17,r4
    84f4:	103f1626 	beq	r2,zero,8150 <__alt_data_end+0xf0008150>
    84f8:	00bfe034 	movhi	r2,65408
    84fc:	10bfffc4 	addi	r2,r2,-1
    8500:	5021883a 	mov	r16,r10
    8504:	1886703a 	and	r3,r3,r2
    8508:	003eaf06 	br	7fc8 <__alt_data_end+0xf0007fc8>
    850c:	3825883a 	mov	r18,r7
    8510:	003f0f06 	br	8150 <__alt_data_end+0xf0008150>
    8514:	1c44b03a 	or	r2,r3,r17
    8518:	8000251e 	bne	r16,zero,85b0 <__subdf3+0x66c>
    851c:	1000661e 	bne	r2,zero,86b8 <__subdf3+0x774>
    8520:	2990b03a 	or	r8,r5,r6
    8524:	40009626 	beq	r8,zero,8780 <__subdf3+0x83c>
    8528:	2807883a 	mov	r3,r5
    852c:	3023883a 	mov	r17,r6
    8530:	3825883a 	mov	r18,r7
    8534:	003ea406 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8538:	127ff804 	addi	r9,r2,-32
    853c:	01000804 	movi	r4,32
    8540:	2a52d83a 	srl	r9,r5,r9
    8544:	11008c26 	beq	r2,r4,8778 <__subdf3+0x834>
    8548:	01001004 	movi	r4,64
    854c:	2085c83a 	sub	r2,r4,r2
    8550:	2884983a 	sll	r2,r5,r2
    8554:	118cb03a 	or	r6,r2,r6
    8558:	300cc03a 	cmpne	r6,r6,zero
    855c:	4992b03a 	or	r9,r9,r6
    8560:	0005883a 	mov	r2,zero
    8564:	003f1206 	br	81b0 <__alt_data_end+0xf00081b0>
    8568:	0101ffc4 	movi	r4,2047
    856c:	493f9c1e 	bne	r9,r4,83e0 <__alt_data_end+0xf00083e0>
    8570:	2807883a 	mov	r3,r5
    8574:	3023883a 	mov	r17,r6
    8578:	4821883a 	mov	r16,r9
    857c:	3825883a 	mov	r18,r7
    8580:	003e9106 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8584:	80001f1e 	bne	r16,zero,8604 <__subdf3+0x6c0>
    8588:	1c48b03a 	or	r4,r3,r17
    858c:	20005a26 	beq	r4,zero,86f8 <__subdf3+0x7b4>
    8590:	0084303a 	nor	r2,zero,r2
    8594:	1000561e 	bne	r2,zero,86f0 <__subdf3+0x7ac>
    8598:	89a3883a 	add	r17,r17,r6
    859c:	1945883a 	add	r2,r3,r5
    85a0:	898d803a 	cmpltu	r6,r17,r6
    85a4:	3087883a 	add	r3,r6,r2
    85a8:	4821883a 	mov	r16,r9
    85ac:	003f0506 	br	81c4 <__alt_data_end+0xf00081c4>
    85b0:	10002b1e 	bne	r2,zero,8660 <__subdf3+0x71c>
    85b4:	2984b03a 	or	r2,r5,r6
    85b8:	10008026 	beq	r2,zero,87bc <__subdf3+0x878>
    85bc:	2807883a 	mov	r3,r5
    85c0:	3023883a 	mov	r17,r6
    85c4:	3825883a 	mov	r18,r7
    85c8:	0401ffc4 	movi	r16,2047
    85cc:	003e7e06 	br	7fc8 <__alt_data_end+0xf0007fc8>
    85d0:	3809883a 	mov	r4,r7
    85d4:	0011883a 	mov	r8,zero
    85d8:	0005883a 	mov	r2,zero
    85dc:	003ee306 	br	816c <__alt_data_end+0xf000816c>
    85e0:	1c62b03a 	or	r17,r3,r17
    85e4:	8822c03a 	cmpne	r17,r17,zero
    85e8:	0005883a 	mov	r2,zero
    85ec:	003f8906 	br	8414 <__alt_data_end+0xf0008414>
    85f0:	3809883a 	mov	r4,r7
    85f4:	4821883a 	mov	r16,r9
    85f8:	0011883a 	mov	r8,zero
    85fc:	0005883a 	mov	r2,zero
    8600:	003eda06 	br	816c <__alt_data_end+0xf000816c>
    8604:	0101ffc4 	movi	r4,2047
    8608:	49003b26 	beq	r9,r4,86f8 <__subdf3+0x7b4>
    860c:	0085c83a 	sub	r2,zero,r2
    8610:	18c02034 	orhi	r3,r3,128
    8614:	01000e04 	movi	r4,56
    8618:	20806e16 	blt	r4,r2,87d4 <__subdf3+0x890>
    861c:	010007c4 	movi	r4,31
    8620:	20807716 	blt	r4,r2,8800 <__subdf3+0x8bc>
    8624:	01000804 	movi	r4,32
    8628:	2089c83a 	sub	r4,r4,r2
    862c:	1914983a 	sll	r10,r3,r4
    8630:	8890d83a 	srl	r8,r17,r2
    8634:	8908983a 	sll	r4,r17,r4
    8638:	1884d83a 	srl	r2,r3,r2
    863c:	5222b03a 	or	r17,r10,r8
    8640:	2006c03a 	cmpne	r3,r4,zero
    8644:	88e2b03a 	or	r17,r17,r3
    8648:	89a3883a 	add	r17,r17,r6
    864c:	1145883a 	add	r2,r2,r5
    8650:	898d803a 	cmpltu	r6,r17,r6
    8654:	3087883a 	add	r3,r6,r2
    8658:	4821883a 	mov	r16,r9
    865c:	003ed906 	br	81c4 <__alt_data_end+0xf00081c4>
    8660:	2984b03a 	or	r2,r5,r6
    8664:	10004226 	beq	r2,zero,8770 <__subdf3+0x82c>
    8668:	1808d0fa 	srli	r4,r3,3
    866c:	8822d0fa 	srli	r17,r17,3
    8670:	1806977a 	slli	r3,r3,29
    8674:	2080022c 	andhi	r2,r4,8
    8678:	1c62b03a 	or	r17,r3,r17
    867c:	10000826 	beq	r2,zero,86a0 <__subdf3+0x75c>
    8680:	2812d0fa 	srli	r9,r5,3
    8684:	4880022c 	andhi	r2,r9,8
    8688:	1000051e 	bne	r2,zero,86a0 <__subdf3+0x75c>
    868c:	300cd0fa 	srli	r6,r6,3
    8690:	2804977a 	slli	r2,r5,29
    8694:	4809883a 	mov	r4,r9
    8698:	3825883a 	mov	r18,r7
    869c:	11a2b03a 	or	r17,r2,r6
    86a0:	8806d77a 	srli	r3,r17,29
    86a4:	200890fa 	slli	r4,r4,3
    86a8:	882290fa 	slli	r17,r17,3
    86ac:	0401ffc4 	movi	r16,2047
    86b0:	1906b03a 	or	r3,r3,r4
    86b4:	003e4406 	br	7fc8 <__alt_data_end+0xf0007fc8>
    86b8:	2984b03a 	or	r2,r5,r6
    86bc:	103e4226 	beq	r2,zero,7fc8 <__alt_data_end+0xf0007fc8>
    86c0:	8989c83a 	sub	r4,r17,r6
    86c4:	8911803a 	cmpltu	r8,r17,r4
    86c8:	1945c83a 	sub	r2,r3,r5
    86cc:	1205c83a 	sub	r2,r2,r8
    86d0:	1200202c 	andhi	r8,r2,128
    86d4:	403e9a26 	beq	r8,zero,8140 <__alt_data_end+0xf0008140>
    86d8:	3463c83a 	sub	r17,r6,r17
    86dc:	28c5c83a 	sub	r2,r5,r3
    86e0:	344d803a 	cmpltu	r6,r6,r17
    86e4:	1187c83a 	sub	r3,r2,r6
    86e8:	3825883a 	mov	r18,r7
    86ec:	003e3606 	br	7fc8 <__alt_data_end+0xf0007fc8>
    86f0:	0101ffc4 	movi	r4,2047
    86f4:	493fc71e 	bne	r9,r4,8614 <__alt_data_end+0xf0008614>
    86f8:	2807883a 	mov	r3,r5
    86fc:	3023883a 	mov	r17,r6
    8700:	4821883a 	mov	r16,r9
    8704:	003e3006 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8708:	10003626 	beq	r2,zero,87e4 <__subdf3+0x8a0>
    870c:	2984b03a 	or	r2,r5,r6
    8710:	10001726 	beq	r2,zero,8770 <__subdf3+0x82c>
    8714:	1808d0fa 	srli	r4,r3,3
    8718:	8822d0fa 	srli	r17,r17,3
    871c:	1806977a 	slli	r3,r3,29
    8720:	2080022c 	andhi	r2,r4,8
    8724:	1c62b03a 	or	r17,r3,r17
    8728:	10000726 	beq	r2,zero,8748 <__subdf3+0x804>
    872c:	2812d0fa 	srli	r9,r5,3
    8730:	4880022c 	andhi	r2,r9,8
    8734:	1000041e 	bne	r2,zero,8748 <__subdf3+0x804>
    8738:	300cd0fa 	srli	r6,r6,3
    873c:	2804977a 	slli	r2,r5,29
    8740:	4809883a 	mov	r4,r9
    8744:	11a2b03a 	or	r17,r2,r6
    8748:	8806d77a 	srli	r3,r17,29
    874c:	200890fa 	slli	r4,r4,3
    8750:	882290fa 	slli	r17,r17,3
    8754:	3825883a 	mov	r18,r7
    8758:	1906b03a 	or	r3,r3,r4
    875c:	0401ffc4 	movi	r16,2047
    8760:	003e1906 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8764:	000b883a 	mov	r5,zero
    8768:	0005883a 	mov	r2,zero
    876c:	003e2e06 	br	8028 <__alt_data_end+0xf0008028>
    8770:	0401ffc4 	movi	r16,2047
    8774:	003e1406 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8778:	0005883a 	mov	r2,zero
    877c:	003f7506 	br	8554 <__alt_data_end+0xf0008554>
    8780:	0005883a 	mov	r2,zero
    8784:	0009883a 	mov	r4,zero
    8788:	003e7806 	br	816c <__alt_data_end+0xf000816c>
    878c:	123ff804 	addi	r8,r2,-32
    8790:	01000804 	movi	r4,32
    8794:	1a10d83a 	srl	r8,r3,r8
    8798:	11002526 	beq	r2,r4,8830 <__subdf3+0x8ec>
    879c:	01001004 	movi	r4,64
    87a0:	2085c83a 	sub	r2,r4,r2
    87a4:	1884983a 	sll	r2,r3,r2
    87a8:	1444b03a 	or	r2,r2,r17
    87ac:	1004c03a 	cmpne	r2,r2,zero
    87b0:	40a2b03a 	or	r17,r8,r2
    87b4:	0005883a 	mov	r2,zero
    87b8:	003f1606 	br	8414 <__alt_data_end+0xf0008414>
    87bc:	02000434 	movhi	r8,16
    87c0:	0009883a 	mov	r4,zero
    87c4:	423fffc4 	addi	r8,r8,-1
    87c8:	00bfffc4 	movi	r2,-1
    87cc:	0401ffc4 	movi	r16,2047
    87d0:	003e6606 	br	816c <__alt_data_end+0xf000816c>
    87d4:	1c62b03a 	or	r17,r3,r17
    87d8:	8822c03a 	cmpne	r17,r17,zero
    87dc:	0005883a 	mov	r2,zero
    87e0:	003f9906 	br	8648 <__alt_data_end+0xf0008648>
    87e4:	2807883a 	mov	r3,r5
    87e8:	3023883a 	mov	r17,r6
    87ec:	0401ffc4 	movi	r16,2047
    87f0:	003df506 	br	7fc8 <__alt_data_end+0xf0007fc8>
    87f4:	2807883a 	mov	r3,r5
    87f8:	3023883a 	mov	r17,r6
    87fc:	003df206 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8800:	123ff804 	addi	r8,r2,-32
    8804:	01000804 	movi	r4,32
    8808:	1a10d83a 	srl	r8,r3,r8
    880c:	11000a26 	beq	r2,r4,8838 <__subdf3+0x8f4>
    8810:	01001004 	movi	r4,64
    8814:	2085c83a 	sub	r2,r4,r2
    8818:	1884983a 	sll	r2,r3,r2
    881c:	1444b03a 	or	r2,r2,r17
    8820:	1004c03a 	cmpne	r2,r2,zero
    8824:	40a2b03a 	or	r17,r8,r2
    8828:	0005883a 	mov	r2,zero
    882c:	003f8606 	br	8648 <__alt_data_end+0xf0008648>
    8830:	0005883a 	mov	r2,zero
    8834:	003fdc06 	br	87a8 <__alt_data_end+0xf00087a8>
    8838:	0005883a 	mov	r2,zero
    883c:	003ff706 	br	881c <__alt_data_end+0xf000881c>

00008840 <__fixdfsi>:
    8840:	280cd53a 	srli	r6,r5,20
    8844:	00c00434 	movhi	r3,16
    8848:	18ffffc4 	addi	r3,r3,-1
    884c:	3181ffcc 	andi	r6,r6,2047
    8850:	01c0ff84 	movi	r7,1022
    8854:	28c6703a 	and	r3,r5,r3
    8858:	280ad7fa 	srli	r5,r5,31
    885c:	3980120e 	bge	r7,r6,88a8 <__fixdfsi+0x68>
    8860:	00810744 	movi	r2,1053
    8864:	11800c16 	blt	r2,r6,8898 <__fixdfsi+0x58>
    8868:	00810cc4 	movi	r2,1075
    886c:	1185c83a 	sub	r2,r2,r6
    8870:	01c007c4 	movi	r7,31
    8874:	18c00434 	orhi	r3,r3,16
    8878:	38800d16 	blt	r7,r2,88b0 <__fixdfsi+0x70>
    887c:	31befb44 	addi	r6,r6,-1043
    8880:	2084d83a 	srl	r2,r4,r2
    8884:	1986983a 	sll	r3,r3,r6
    8888:	1884b03a 	or	r2,r3,r2
    888c:	28000726 	beq	r5,zero,88ac <__fixdfsi+0x6c>
    8890:	0085c83a 	sub	r2,zero,r2
    8894:	f800283a 	ret
    8898:	00a00034 	movhi	r2,32768
    889c:	10bfffc4 	addi	r2,r2,-1
    88a0:	2885883a 	add	r2,r5,r2
    88a4:	f800283a 	ret
    88a8:	0005883a 	mov	r2,zero
    88ac:	f800283a 	ret
    88b0:	008104c4 	movi	r2,1043
    88b4:	1185c83a 	sub	r2,r2,r6
    88b8:	1884d83a 	srl	r2,r3,r2
    88bc:	003ff306 	br	888c <__alt_data_end+0xf000888c>

000088c0 <__floatsidf>:
    88c0:	defffd04 	addi	sp,sp,-12
    88c4:	dfc00215 	stw	ra,8(sp)
    88c8:	dc400115 	stw	r17,4(sp)
    88cc:	dc000015 	stw	r16,0(sp)
    88d0:	20002b26 	beq	r4,zero,8980 <__floatsidf+0xc0>
    88d4:	2023883a 	mov	r17,r4
    88d8:	2020d7fa 	srli	r16,r4,31
    88dc:	20002d16 	blt	r4,zero,8994 <__floatsidf+0xd4>
    88e0:	8809883a 	mov	r4,r17
    88e4:	000899c0 	call	899c <__clzsi2>
    88e8:	01410784 	movi	r5,1054
    88ec:	288bc83a 	sub	r5,r5,r2
    88f0:	01010cc4 	movi	r4,1075
    88f4:	2149c83a 	sub	r4,r4,r5
    88f8:	00c007c4 	movi	r3,31
    88fc:	1900160e 	bge	r3,r4,8958 <__floatsidf+0x98>
    8900:	00c104c4 	movi	r3,1043
    8904:	1947c83a 	sub	r3,r3,r5
    8908:	88c6983a 	sll	r3,r17,r3
    890c:	00800434 	movhi	r2,16
    8910:	10bfffc4 	addi	r2,r2,-1
    8914:	1886703a 	and	r3,r3,r2
    8918:	2941ffcc 	andi	r5,r5,2047
    891c:	800d883a 	mov	r6,r16
    8920:	0005883a 	mov	r2,zero
    8924:	280a953a 	slli	r5,r5,20
    8928:	31803fcc 	andi	r6,r6,255
    892c:	01000434 	movhi	r4,16
    8930:	300c97fa 	slli	r6,r6,31
    8934:	213fffc4 	addi	r4,r4,-1
    8938:	1906703a 	and	r3,r3,r4
    893c:	1946b03a 	or	r3,r3,r5
    8940:	1986b03a 	or	r3,r3,r6
    8944:	dfc00217 	ldw	ra,8(sp)
    8948:	dc400117 	ldw	r17,4(sp)
    894c:	dc000017 	ldw	r16,0(sp)
    8950:	dec00304 	addi	sp,sp,12
    8954:	f800283a 	ret
    8958:	00c002c4 	movi	r3,11
    895c:	1887c83a 	sub	r3,r3,r2
    8960:	88c6d83a 	srl	r3,r17,r3
    8964:	8904983a 	sll	r2,r17,r4
    8968:	01000434 	movhi	r4,16
    896c:	213fffc4 	addi	r4,r4,-1
    8970:	2941ffcc 	andi	r5,r5,2047
    8974:	1906703a 	and	r3,r3,r4
    8978:	800d883a 	mov	r6,r16
    897c:	003fe906 	br	8924 <__alt_data_end+0xf0008924>
    8980:	000d883a 	mov	r6,zero
    8984:	000b883a 	mov	r5,zero
    8988:	0007883a 	mov	r3,zero
    898c:	0005883a 	mov	r2,zero
    8990:	003fe406 	br	8924 <__alt_data_end+0xf0008924>
    8994:	0123c83a 	sub	r17,zero,r4
    8998:	003fd106 	br	88e0 <__alt_data_end+0xf00088e0>

0000899c <__clzsi2>:
    899c:	00bfffd4 	movui	r2,65535
    89a0:	11000536 	bltu	r2,r4,89b8 <__clzsi2+0x1c>
    89a4:	00803fc4 	movi	r2,255
    89a8:	11000f36 	bltu	r2,r4,89e8 <__clzsi2+0x4c>
    89ac:	00800804 	movi	r2,32
    89b0:	0007883a 	mov	r3,zero
    89b4:	00000506 	br	89cc <__clzsi2+0x30>
    89b8:	00804034 	movhi	r2,256
    89bc:	10bfffc4 	addi	r2,r2,-1
    89c0:	11000c2e 	bgeu	r2,r4,89f4 <__clzsi2+0x58>
    89c4:	00800204 	movi	r2,8
    89c8:	00c00604 	movi	r3,24
    89cc:	20c8d83a 	srl	r4,r4,r3
    89d0:	00c20034 	movhi	r3,2048
    89d4:	18c07084 	addi	r3,r3,450
    89d8:	1909883a 	add	r4,r3,r4
    89dc:	20c00003 	ldbu	r3,0(r4)
    89e0:	10c5c83a 	sub	r2,r2,r3
    89e4:	f800283a 	ret
    89e8:	00800604 	movi	r2,24
    89ec:	00c00204 	movi	r3,8
    89f0:	003ff606 	br	89cc <__alt_data_end+0xf00089cc>
    89f4:	00800404 	movi	r2,16
    89f8:	1007883a 	mov	r3,r2
    89fc:	003ff306 	br	89cc <__alt_data_end+0xf00089cc>

00008a00 <__divsi3>:
    8a00:	20001b16 	blt	r4,zero,8a70 <__divsi3+0x70>
    8a04:	000f883a 	mov	r7,zero
    8a08:	28001616 	blt	r5,zero,8a64 <__divsi3+0x64>
    8a0c:	200d883a 	mov	r6,r4
    8a10:	29001a2e 	bgeu	r5,r4,8a7c <__divsi3+0x7c>
    8a14:	00800804 	movi	r2,32
    8a18:	00c00044 	movi	r3,1
    8a1c:	00000106 	br	8a24 <__divsi3+0x24>
    8a20:	10000d26 	beq	r2,zero,8a58 <__divsi3+0x58>
    8a24:	294b883a 	add	r5,r5,r5
    8a28:	10bfffc4 	addi	r2,r2,-1
    8a2c:	18c7883a 	add	r3,r3,r3
    8a30:	293ffb36 	bltu	r5,r4,8a20 <__alt_data_end+0xf0008a20>
    8a34:	0005883a 	mov	r2,zero
    8a38:	18000726 	beq	r3,zero,8a58 <__divsi3+0x58>
    8a3c:	0005883a 	mov	r2,zero
    8a40:	31400236 	bltu	r6,r5,8a4c <__divsi3+0x4c>
    8a44:	314dc83a 	sub	r6,r6,r5
    8a48:	10c4b03a 	or	r2,r2,r3
    8a4c:	1806d07a 	srli	r3,r3,1
    8a50:	280ad07a 	srli	r5,r5,1
    8a54:	183ffa1e 	bne	r3,zero,8a40 <__alt_data_end+0xf0008a40>
    8a58:	38000126 	beq	r7,zero,8a60 <__divsi3+0x60>
    8a5c:	0085c83a 	sub	r2,zero,r2
    8a60:	f800283a 	ret
    8a64:	014bc83a 	sub	r5,zero,r5
    8a68:	39c0005c 	xori	r7,r7,1
    8a6c:	003fe706 	br	8a0c <__alt_data_end+0xf0008a0c>
    8a70:	0109c83a 	sub	r4,zero,r4
    8a74:	01c00044 	movi	r7,1
    8a78:	003fe306 	br	8a08 <__alt_data_end+0xf0008a08>
    8a7c:	00c00044 	movi	r3,1
    8a80:	003fee06 	br	8a3c <__alt_data_end+0xf0008a3c>

00008a84 <__modsi3>:
    8a84:	20001716 	blt	r4,zero,8ae4 <__modsi3+0x60>
    8a88:	000f883a 	mov	r7,zero
    8a8c:	2005883a 	mov	r2,r4
    8a90:	28001216 	blt	r5,zero,8adc <__modsi3+0x58>
    8a94:	2900162e 	bgeu	r5,r4,8af0 <__modsi3+0x6c>
    8a98:	01800804 	movi	r6,32
    8a9c:	00c00044 	movi	r3,1
    8aa0:	00000106 	br	8aa8 <__modsi3+0x24>
    8aa4:	30000a26 	beq	r6,zero,8ad0 <__modsi3+0x4c>
    8aa8:	294b883a 	add	r5,r5,r5
    8aac:	31bfffc4 	addi	r6,r6,-1
    8ab0:	18c7883a 	add	r3,r3,r3
    8ab4:	293ffb36 	bltu	r5,r4,8aa4 <__alt_data_end+0xf0008aa4>
    8ab8:	18000526 	beq	r3,zero,8ad0 <__modsi3+0x4c>
    8abc:	1806d07a 	srli	r3,r3,1
    8ac0:	11400136 	bltu	r2,r5,8ac8 <__modsi3+0x44>
    8ac4:	1145c83a 	sub	r2,r2,r5
    8ac8:	280ad07a 	srli	r5,r5,1
    8acc:	183ffb1e 	bne	r3,zero,8abc <__alt_data_end+0xf0008abc>
    8ad0:	38000126 	beq	r7,zero,8ad8 <__modsi3+0x54>
    8ad4:	0085c83a 	sub	r2,zero,r2
    8ad8:	f800283a 	ret
    8adc:	014bc83a 	sub	r5,zero,r5
    8ae0:	003fec06 	br	8a94 <__alt_data_end+0xf0008a94>
    8ae4:	0109c83a 	sub	r4,zero,r4
    8ae8:	01c00044 	movi	r7,1
    8aec:	003fe706 	br	8a8c <__alt_data_end+0xf0008a8c>
    8af0:	00c00044 	movi	r3,1
    8af4:	003ff106 	br	8abc <__alt_data_end+0xf0008abc>

00008af8 <__udivsi3>:
    8af8:	200d883a 	mov	r6,r4
    8afc:	2900152e 	bgeu	r5,r4,8b54 <__udivsi3+0x5c>
    8b00:	28001416 	blt	r5,zero,8b54 <__udivsi3+0x5c>
    8b04:	00800804 	movi	r2,32
    8b08:	00c00044 	movi	r3,1
    8b0c:	00000206 	br	8b18 <__udivsi3+0x20>
    8b10:	10000e26 	beq	r2,zero,8b4c <__udivsi3+0x54>
    8b14:	28000516 	blt	r5,zero,8b2c <__udivsi3+0x34>
    8b18:	294b883a 	add	r5,r5,r5
    8b1c:	10bfffc4 	addi	r2,r2,-1
    8b20:	18c7883a 	add	r3,r3,r3
    8b24:	293ffa36 	bltu	r5,r4,8b10 <__alt_data_end+0xf0008b10>
    8b28:	18000826 	beq	r3,zero,8b4c <__udivsi3+0x54>
    8b2c:	0005883a 	mov	r2,zero
    8b30:	31400236 	bltu	r6,r5,8b3c <__udivsi3+0x44>
    8b34:	314dc83a 	sub	r6,r6,r5
    8b38:	10c4b03a 	or	r2,r2,r3
    8b3c:	1806d07a 	srli	r3,r3,1
    8b40:	280ad07a 	srli	r5,r5,1
    8b44:	183ffa1e 	bne	r3,zero,8b30 <__alt_data_end+0xf0008b30>
    8b48:	f800283a 	ret
    8b4c:	0005883a 	mov	r2,zero
    8b50:	f800283a 	ret
    8b54:	00c00044 	movi	r3,1
    8b58:	003ff406 	br	8b2c <__alt_data_end+0xf0008b2c>

00008b5c <__umodsi3>:
    8b5c:	2005883a 	mov	r2,r4
    8b60:	2900122e 	bgeu	r5,r4,8bac <__umodsi3+0x50>
    8b64:	28001116 	blt	r5,zero,8bac <__umodsi3+0x50>
    8b68:	01800804 	movi	r6,32
    8b6c:	00c00044 	movi	r3,1
    8b70:	00000206 	br	8b7c <__umodsi3+0x20>
    8b74:	30000c26 	beq	r6,zero,8ba8 <__umodsi3+0x4c>
    8b78:	28000516 	blt	r5,zero,8b90 <__umodsi3+0x34>
    8b7c:	294b883a 	add	r5,r5,r5
    8b80:	31bfffc4 	addi	r6,r6,-1
    8b84:	18c7883a 	add	r3,r3,r3
    8b88:	293ffa36 	bltu	r5,r4,8b74 <__alt_data_end+0xf0008b74>
    8b8c:	18000626 	beq	r3,zero,8ba8 <__umodsi3+0x4c>
    8b90:	1806d07a 	srli	r3,r3,1
    8b94:	11400136 	bltu	r2,r5,8b9c <__umodsi3+0x40>
    8b98:	1145c83a 	sub	r2,r2,r5
    8b9c:	280ad07a 	srli	r5,r5,1
    8ba0:	183ffb1e 	bne	r3,zero,8b90 <__alt_data_end+0xf0008b90>
    8ba4:	f800283a 	ret
    8ba8:	f800283a 	ret
    8bac:	00c00044 	movi	r3,1
    8bb0:	003ff706 	br	8b90 <__alt_data_end+0xf0008b90>

00008bb4 <memcmp>:
    8bb4:	01c000c4 	movi	r7,3
    8bb8:	3980192e 	bgeu	r7,r6,8c20 <memcmp+0x6c>
    8bbc:	2144b03a 	or	r2,r4,r5
    8bc0:	11c4703a 	and	r2,r2,r7
    8bc4:	10000f26 	beq	r2,zero,8c04 <memcmp+0x50>
    8bc8:	20800003 	ldbu	r2,0(r4)
    8bcc:	28c00003 	ldbu	r3,0(r5)
    8bd0:	10c0151e 	bne	r2,r3,8c28 <memcmp+0x74>
    8bd4:	31bfff84 	addi	r6,r6,-2
    8bd8:	01ffffc4 	movi	r7,-1
    8bdc:	00000406 	br	8bf0 <memcmp+0x3c>
    8be0:	20800003 	ldbu	r2,0(r4)
    8be4:	28c00003 	ldbu	r3,0(r5)
    8be8:	31bfffc4 	addi	r6,r6,-1
    8bec:	10c00e1e 	bne	r2,r3,8c28 <memcmp+0x74>
    8bf0:	21000044 	addi	r4,r4,1
    8bf4:	29400044 	addi	r5,r5,1
    8bf8:	31fff91e 	bne	r6,r7,8be0 <__alt_data_end+0xf0008be0>
    8bfc:	0005883a 	mov	r2,zero
    8c00:	f800283a 	ret
    8c04:	20c00017 	ldw	r3,0(r4)
    8c08:	28800017 	ldw	r2,0(r5)
    8c0c:	18bfee1e 	bne	r3,r2,8bc8 <__alt_data_end+0xf0008bc8>
    8c10:	31bfff04 	addi	r6,r6,-4
    8c14:	21000104 	addi	r4,r4,4
    8c18:	29400104 	addi	r5,r5,4
    8c1c:	39bff936 	bltu	r7,r6,8c04 <__alt_data_end+0xf0008c04>
    8c20:	303fe91e 	bne	r6,zero,8bc8 <__alt_data_end+0xf0008bc8>
    8c24:	003ff506 	br	8bfc <__alt_data_end+0xf0008bfc>
    8c28:	10c5c83a 	sub	r2,r2,r3
    8c2c:	f800283a 	ret

00008c30 <memcpy>:
    8c30:	defffd04 	addi	sp,sp,-12
    8c34:	dfc00215 	stw	ra,8(sp)
    8c38:	dc400115 	stw	r17,4(sp)
    8c3c:	dc000015 	stw	r16,0(sp)
    8c40:	00c003c4 	movi	r3,15
    8c44:	2005883a 	mov	r2,r4
    8c48:	1980452e 	bgeu	r3,r6,8d60 <memcpy+0x130>
    8c4c:	2906b03a 	or	r3,r5,r4
    8c50:	18c000cc 	andi	r3,r3,3
    8c54:	1800441e 	bne	r3,zero,8d68 <memcpy+0x138>
    8c58:	347ffc04 	addi	r17,r6,-16
    8c5c:	8822d13a 	srli	r17,r17,4
    8c60:	28c00104 	addi	r3,r5,4
    8c64:	23400104 	addi	r13,r4,4
    8c68:	8820913a 	slli	r16,r17,4
    8c6c:	2b000204 	addi	r12,r5,8
    8c70:	22c00204 	addi	r11,r4,8
    8c74:	84000504 	addi	r16,r16,20
    8c78:	2a800304 	addi	r10,r5,12
    8c7c:	22400304 	addi	r9,r4,12
    8c80:	2c21883a 	add	r16,r5,r16
    8c84:	2811883a 	mov	r8,r5
    8c88:	200f883a 	mov	r7,r4
    8c8c:	41000017 	ldw	r4,0(r8)
    8c90:	1fc00017 	ldw	ra,0(r3)
    8c94:	63c00017 	ldw	r15,0(r12)
    8c98:	39000015 	stw	r4,0(r7)
    8c9c:	53800017 	ldw	r14,0(r10)
    8ca0:	6fc00015 	stw	ra,0(r13)
    8ca4:	5bc00015 	stw	r15,0(r11)
    8ca8:	4b800015 	stw	r14,0(r9)
    8cac:	18c00404 	addi	r3,r3,16
    8cb0:	39c00404 	addi	r7,r7,16
    8cb4:	42000404 	addi	r8,r8,16
    8cb8:	6b400404 	addi	r13,r13,16
    8cbc:	63000404 	addi	r12,r12,16
    8cc0:	5ac00404 	addi	r11,r11,16
    8cc4:	52800404 	addi	r10,r10,16
    8cc8:	4a400404 	addi	r9,r9,16
    8ccc:	1c3fef1e 	bne	r3,r16,8c8c <__alt_data_end+0xf0008c8c>
    8cd0:	89c00044 	addi	r7,r17,1
    8cd4:	380e913a 	slli	r7,r7,4
    8cd8:	310003cc 	andi	r4,r6,15
    8cdc:	02c000c4 	movi	r11,3
    8ce0:	11c7883a 	add	r3,r2,r7
    8ce4:	29cb883a 	add	r5,r5,r7
    8ce8:	5900212e 	bgeu	r11,r4,8d70 <memcpy+0x140>
    8cec:	1813883a 	mov	r9,r3
    8cf0:	2811883a 	mov	r8,r5
    8cf4:	200f883a 	mov	r7,r4
    8cf8:	42800017 	ldw	r10,0(r8)
    8cfc:	4a400104 	addi	r9,r9,4
    8d00:	39ffff04 	addi	r7,r7,-4
    8d04:	4abfff15 	stw	r10,-4(r9)
    8d08:	42000104 	addi	r8,r8,4
    8d0c:	59fffa36 	bltu	r11,r7,8cf8 <__alt_data_end+0xf0008cf8>
    8d10:	213fff04 	addi	r4,r4,-4
    8d14:	2008d0ba 	srli	r4,r4,2
    8d18:	318000cc 	andi	r6,r6,3
    8d1c:	21000044 	addi	r4,r4,1
    8d20:	2109883a 	add	r4,r4,r4
    8d24:	2109883a 	add	r4,r4,r4
    8d28:	1907883a 	add	r3,r3,r4
    8d2c:	290b883a 	add	r5,r5,r4
    8d30:	30000626 	beq	r6,zero,8d4c <memcpy+0x11c>
    8d34:	198d883a 	add	r6,r3,r6
    8d38:	29c00003 	ldbu	r7,0(r5)
    8d3c:	18c00044 	addi	r3,r3,1
    8d40:	29400044 	addi	r5,r5,1
    8d44:	19ffffc5 	stb	r7,-1(r3)
    8d48:	19bffb1e 	bne	r3,r6,8d38 <__alt_data_end+0xf0008d38>
    8d4c:	dfc00217 	ldw	ra,8(sp)
    8d50:	dc400117 	ldw	r17,4(sp)
    8d54:	dc000017 	ldw	r16,0(sp)
    8d58:	dec00304 	addi	sp,sp,12
    8d5c:	f800283a 	ret
    8d60:	2007883a 	mov	r3,r4
    8d64:	003ff206 	br	8d30 <__alt_data_end+0xf0008d30>
    8d68:	2007883a 	mov	r3,r4
    8d6c:	003ff106 	br	8d34 <__alt_data_end+0xf0008d34>
    8d70:	200d883a 	mov	r6,r4
    8d74:	003fee06 	br	8d30 <__alt_data_end+0xf0008d30>

00008d78 <memset>:
    8d78:	20c000cc 	andi	r3,r4,3
    8d7c:	2005883a 	mov	r2,r4
    8d80:	18004426 	beq	r3,zero,8e94 <memset+0x11c>
    8d84:	31ffffc4 	addi	r7,r6,-1
    8d88:	30004026 	beq	r6,zero,8e8c <memset+0x114>
    8d8c:	2813883a 	mov	r9,r5
    8d90:	200d883a 	mov	r6,r4
    8d94:	2007883a 	mov	r3,r4
    8d98:	00000406 	br	8dac <memset+0x34>
    8d9c:	3a3fffc4 	addi	r8,r7,-1
    8da0:	31800044 	addi	r6,r6,1
    8da4:	38003926 	beq	r7,zero,8e8c <memset+0x114>
    8da8:	400f883a 	mov	r7,r8
    8dac:	18c00044 	addi	r3,r3,1
    8db0:	32400005 	stb	r9,0(r6)
    8db4:	1a0000cc 	andi	r8,r3,3
    8db8:	403ff81e 	bne	r8,zero,8d9c <__alt_data_end+0xf0008d9c>
    8dbc:	010000c4 	movi	r4,3
    8dc0:	21c02d2e 	bgeu	r4,r7,8e78 <memset+0x100>
    8dc4:	29003fcc 	andi	r4,r5,255
    8dc8:	200c923a 	slli	r6,r4,8
    8dcc:	3108b03a 	or	r4,r6,r4
    8dd0:	200c943a 	slli	r6,r4,16
    8dd4:	218cb03a 	or	r6,r4,r6
    8dd8:	010003c4 	movi	r4,15
    8ddc:	21c0182e 	bgeu	r4,r7,8e40 <memset+0xc8>
    8de0:	3b3ffc04 	addi	r12,r7,-16
    8de4:	6018d13a 	srli	r12,r12,4
    8de8:	1a000104 	addi	r8,r3,4
    8dec:	1ac00204 	addi	r11,r3,8
    8df0:	6008913a 	slli	r4,r12,4
    8df4:	1a800304 	addi	r10,r3,12
    8df8:	1813883a 	mov	r9,r3
    8dfc:	21000504 	addi	r4,r4,20
    8e00:	1909883a 	add	r4,r3,r4
    8e04:	49800015 	stw	r6,0(r9)
    8e08:	41800015 	stw	r6,0(r8)
    8e0c:	59800015 	stw	r6,0(r11)
    8e10:	51800015 	stw	r6,0(r10)
    8e14:	42000404 	addi	r8,r8,16
    8e18:	4a400404 	addi	r9,r9,16
    8e1c:	5ac00404 	addi	r11,r11,16
    8e20:	52800404 	addi	r10,r10,16
    8e24:	413ff71e 	bne	r8,r4,8e04 <__alt_data_end+0xf0008e04>
    8e28:	63000044 	addi	r12,r12,1
    8e2c:	6018913a 	slli	r12,r12,4
    8e30:	39c003cc 	andi	r7,r7,15
    8e34:	010000c4 	movi	r4,3
    8e38:	1b07883a 	add	r3,r3,r12
    8e3c:	21c00e2e 	bgeu	r4,r7,8e78 <memset+0x100>
    8e40:	1813883a 	mov	r9,r3
    8e44:	3811883a 	mov	r8,r7
    8e48:	010000c4 	movi	r4,3
    8e4c:	49800015 	stw	r6,0(r9)
    8e50:	423fff04 	addi	r8,r8,-4
    8e54:	4a400104 	addi	r9,r9,4
    8e58:	223ffc36 	bltu	r4,r8,8e4c <__alt_data_end+0xf0008e4c>
    8e5c:	393fff04 	addi	r4,r7,-4
    8e60:	2008d0ba 	srli	r4,r4,2
    8e64:	39c000cc 	andi	r7,r7,3
    8e68:	21000044 	addi	r4,r4,1
    8e6c:	2109883a 	add	r4,r4,r4
    8e70:	2109883a 	add	r4,r4,r4
    8e74:	1907883a 	add	r3,r3,r4
    8e78:	38000526 	beq	r7,zero,8e90 <memset+0x118>
    8e7c:	19cf883a 	add	r7,r3,r7
    8e80:	19400005 	stb	r5,0(r3)
    8e84:	18c00044 	addi	r3,r3,1
    8e88:	38fffd1e 	bne	r7,r3,8e80 <__alt_data_end+0xf0008e80>
    8e8c:	f800283a 	ret
    8e90:	f800283a 	ret
    8e94:	2007883a 	mov	r3,r4
    8e98:	300f883a 	mov	r7,r6
    8e9c:	003fc706 	br	8dbc <__alt_data_end+0xf0008dbc>

00008ea0 <_printf_r>:
    8ea0:	defffd04 	addi	sp,sp,-12
    8ea4:	2805883a 	mov	r2,r5
    8ea8:	dfc00015 	stw	ra,0(sp)
    8eac:	d9800115 	stw	r6,4(sp)
    8eb0:	d9c00215 	stw	r7,8(sp)
    8eb4:	21400217 	ldw	r5,8(r4)
    8eb8:	d9c00104 	addi	r7,sp,4
    8ebc:	100d883a 	mov	r6,r2
    8ec0:	00090780 	call	9078 <___vfprintf_internal_r>
    8ec4:	dfc00017 	ldw	ra,0(sp)
    8ec8:	dec00304 	addi	sp,sp,12
    8ecc:	f800283a 	ret

00008ed0 <printf>:
    8ed0:	defffc04 	addi	sp,sp,-16
    8ed4:	dfc00015 	stw	ra,0(sp)
    8ed8:	d9400115 	stw	r5,4(sp)
    8edc:	d9800215 	stw	r6,8(sp)
    8ee0:	d9c00315 	stw	r7,12(sp)
    8ee4:	00820034 	movhi	r2,2048
    8ee8:	10899704 	addi	r2,r2,9820
    8eec:	10800017 	ldw	r2,0(r2)
    8ef0:	200b883a 	mov	r5,r4
    8ef4:	d9800104 	addi	r6,sp,4
    8ef8:	11000217 	ldw	r4,8(r2)
    8efc:	000b2700 	call	b270 <__vfprintf_internal>
    8f00:	dfc00017 	ldw	ra,0(sp)
    8f04:	dec00404 	addi	sp,sp,16
    8f08:	f800283a 	ret

00008f0c <_puts_r>:
    8f0c:	defff604 	addi	sp,sp,-40
    8f10:	dc000715 	stw	r16,28(sp)
    8f14:	2021883a 	mov	r16,r4
    8f18:	2809883a 	mov	r4,r5
    8f1c:	dc400815 	stw	r17,32(sp)
    8f20:	dfc00915 	stw	ra,36(sp)
    8f24:	2823883a 	mov	r17,r5
    8f28:	0008fe00 	call	8fe0 <strlen>
    8f2c:	10c00044 	addi	r3,r2,1
    8f30:	d8800115 	stw	r2,4(sp)
    8f34:	00820034 	movhi	r2,2048
    8f38:	1080b104 	addi	r2,r2,708
    8f3c:	d8800215 	stw	r2,8(sp)
    8f40:	00800044 	movi	r2,1
    8f44:	d8800315 	stw	r2,12(sp)
    8f48:	00800084 	movi	r2,2
    8f4c:	dc400015 	stw	r17,0(sp)
    8f50:	d8c00615 	stw	r3,24(sp)
    8f54:	dec00415 	stw	sp,16(sp)
    8f58:	d8800515 	stw	r2,20(sp)
    8f5c:	80000226 	beq	r16,zero,8f68 <_puts_r+0x5c>
    8f60:	80800e17 	ldw	r2,56(r16)
    8f64:	10001426 	beq	r2,zero,8fb8 <_puts_r+0xac>
    8f68:	81400217 	ldw	r5,8(r16)
    8f6c:	2880030b 	ldhu	r2,12(r5)
    8f70:	10c8000c 	andi	r3,r2,8192
    8f74:	1800061e 	bne	r3,zero,8f90 <_puts_r+0x84>
    8f78:	29001917 	ldw	r4,100(r5)
    8f7c:	00f7ffc4 	movi	r3,-8193
    8f80:	10880014 	ori	r2,r2,8192
    8f84:	20c6703a 	and	r3,r4,r3
    8f88:	2880030d 	sth	r2,12(r5)
    8f8c:	28c01915 	stw	r3,100(r5)
    8f90:	d9800404 	addi	r6,sp,16
    8f94:	8009883a 	mov	r4,r16
    8f98:	000d7a00 	call	d7a0 <__sfvwrite_r>
    8f9c:	1000091e 	bne	r2,zero,8fc4 <_puts_r+0xb8>
    8fa0:	00800284 	movi	r2,10
    8fa4:	dfc00917 	ldw	ra,36(sp)
    8fa8:	dc400817 	ldw	r17,32(sp)
    8fac:	dc000717 	ldw	r16,28(sp)
    8fb0:	dec00a04 	addi	sp,sp,40
    8fb4:	f800283a 	ret
    8fb8:	8009883a 	mov	r4,r16
    8fbc:	000d31c0 	call	d31c <__sinit>
    8fc0:	003fe906 	br	8f68 <__alt_data_end+0xf0008f68>
    8fc4:	00bfffc4 	movi	r2,-1
    8fc8:	003ff606 	br	8fa4 <__alt_data_end+0xf0008fa4>

00008fcc <puts>:
    8fcc:	00820034 	movhi	r2,2048
    8fd0:	10899704 	addi	r2,r2,9820
    8fd4:	200b883a 	mov	r5,r4
    8fd8:	11000017 	ldw	r4,0(r2)
    8fdc:	0008f0c1 	jmpi	8f0c <_puts_r>

00008fe0 <strlen>:
    8fe0:	208000cc 	andi	r2,r4,3
    8fe4:	10002026 	beq	r2,zero,9068 <strlen+0x88>
    8fe8:	20800007 	ldb	r2,0(r4)
    8fec:	10002026 	beq	r2,zero,9070 <strlen+0x90>
    8ff0:	2005883a 	mov	r2,r4
    8ff4:	00000206 	br	9000 <strlen+0x20>
    8ff8:	10c00007 	ldb	r3,0(r2)
    8ffc:	18001826 	beq	r3,zero,9060 <strlen+0x80>
    9000:	10800044 	addi	r2,r2,1
    9004:	10c000cc 	andi	r3,r2,3
    9008:	183ffb1e 	bne	r3,zero,8ff8 <__alt_data_end+0xf0008ff8>
    900c:	10c00017 	ldw	r3,0(r2)
    9010:	01ffbff4 	movhi	r7,65279
    9014:	39ffbfc4 	addi	r7,r7,-257
    9018:	00ca303a 	nor	r5,zero,r3
    901c:	01a02074 	movhi	r6,32897
    9020:	19c7883a 	add	r3,r3,r7
    9024:	31a02004 	addi	r6,r6,-32640
    9028:	1946703a 	and	r3,r3,r5
    902c:	1986703a 	and	r3,r3,r6
    9030:	1800091e 	bne	r3,zero,9058 <strlen+0x78>
    9034:	10800104 	addi	r2,r2,4
    9038:	10c00017 	ldw	r3,0(r2)
    903c:	19cb883a 	add	r5,r3,r7
    9040:	00c6303a 	nor	r3,zero,r3
    9044:	28c6703a 	and	r3,r5,r3
    9048:	1986703a 	and	r3,r3,r6
    904c:	183ff926 	beq	r3,zero,9034 <__alt_data_end+0xf0009034>
    9050:	00000106 	br	9058 <strlen+0x78>
    9054:	10800044 	addi	r2,r2,1
    9058:	10c00007 	ldb	r3,0(r2)
    905c:	183ffd1e 	bne	r3,zero,9054 <__alt_data_end+0xf0009054>
    9060:	1105c83a 	sub	r2,r2,r4
    9064:	f800283a 	ret
    9068:	2005883a 	mov	r2,r4
    906c:	003fe706 	br	900c <__alt_data_end+0xf000900c>
    9070:	0005883a 	mov	r2,zero
    9074:	f800283a 	ret

00009078 <___vfprintf_internal_r>:
    9078:	deffb804 	addi	sp,sp,-288
    907c:	dfc04715 	stw	ra,284(sp)
    9080:	ddc04515 	stw	r23,276(sp)
    9084:	dd404315 	stw	r21,268(sp)
    9088:	d9002c15 	stw	r4,176(sp)
    908c:	282f883a 	mov	r23,r5
    9090:	302b883a 	mov	r21,r6
    9094:	d9c02d15 	stw	r7,180(sp)
    9098:	df004615 	stw	fp,280(sp)
    909c:	dd804415 	stw	r22,272(sp)
    90a0:	dd004215 	stw	r20,264(sp)
    90a4:	dcc04115 	stw	r19,260(sp)
    90a8:	dc804015 	stw	r18,256(sp)
    90ac:	dc403f15 	stw	r17,252(sp)
    90b0:	dc003e15 	stw	r16,248(sp)
    90b4:	000de900 	call	de90 <_localeconv_r>
    90b8:	10800017 	ldw	r2,0(r2)
    90bc:	1009883a 	mov	r4,r2
    90c0:	d8803415 	stw	r2,208(sp)
    90c4:	0008fe00 	call	8fe0 <strlen>
    90c8:	d8803715 	stw	r2,220(sp)
    90cc:	d8802c17 	ldw	r2,176(sp)
    90d0:	10000226 	beq	r2,zero,90dc <___vfprintf_internal_r+0x64>
    90d4:	10800e17 	ldw	r2,56(r2)
    90d8:	1000f926 	beq	r2,zero,94c0 <___vfprintf_internal_r+0x448>
    90dc:	b880030b 	ldhu	r2,12(r23)
    90e0:	10c8000c 	andi	r3,r2,8192
    90e4:	1800061e 	bne	r3,zero,9100 <___vfprintf_internal_r+0x88>
    90e8:	b9001917 	ldw	r4,100(r23)
    90ec:	00f7ffc4 	movi	r3,-8193
    90f0:	10880014 	ori	r2,r2,8192
    90f4:	20c6703a 	and	r3,r4,r3
    90f8:	b880030d 	sth	r2,12(r23)
    90fc:	b8c01915 	stw	r3,100(r23)
    9100:	10c0020c 	andi	r3,r2,8
    9104:	1800c126 	beq	r3,zero,940c <___vfprintf_internal_r+0x394>
    9108:	b8c00417 	ldw	r3,16(r23)
    910c:	1800bf26 	beq	r3,zero,940c <___vfprintf_internal_r+0x394>
    9110:	1080068c 	andi	r2,r2,26
    9114:	00c00284 	movi	r3,10
    9118:	10c0c426 	beq	r2,r3,942c <___vfprintf_internal_r+0x3b4>
    911c:	d8c00404 	addi	r3,sp,16
    9120:	05020034 	movhi	r20,2048
    9124:	d9001e04 	addi	r4,sp,120
    9128:	a500c284 	addi	r20,r20,778
    912c:	d8c01e15 	stw	r3,120(sp)
    9130:	d8002015 	stw	zero,128(sp)
    9134:	d8001f15 	stw	zero,124(sp)
    9138:	d8003315 	stw	zero,204(sp)
    913c:	d8003615 	stw	zero,216(sp)
    9140:	d8003815 	stw	zero,224(sp)
    9144:	1811883a 	mov	r8,r3
    9148:	d8003915 	stw	zero,228(sp)
    914c:	d8003a15 	stw	zero,232(sp)
    9150:	d8002f15 	stw	zero,188(sp)
    9154:	d9002815 	stw	r4,160(sp)
    9158:	a8800007 	ldb	r2,0(r21)
    915c:	10027b26 	beq	r2,zero,9b4c <___vfprintf_internal_r+0xad4>
    9160:	00c00944 	movi	r3,37
    9164:	a821883a 	mov	r16,r21
    9168:	10c0021e 	bne	r2,r3,9174 <___vfprintf_internal_r+0xfc>
    916c:	00001406 	br	91c0 <___vfprintf_internal_r+0x148>
    9170:	10c00326 	beq	r2,r3,9180 <___vfprintf_internal_r+0x108>
    9174:	84000044 	addi	r16,r16,1
    9178:	80800007 	ldb	r2,0(r16)
    917c:	103ffc1e 	bne	r2,zero,9170 <__alt_data_end+0xf0009170>
    9180:	8563c83a 	sub	r17,r16,r21
    9184:	88000e26 	beq	r17,zero,91c0 <___vfprintf_internal_r+0x148>
    9188:	d8c02017 	ldw	r3,128(sp)
    918c:	d8801f17 	ldw	r2,124(sp)
    9190:	45400015 	stw	r21,0(r8)
    9194:	1c47883a 	add	r3,r3,r17
    9198:	10800044 	addi	r2,r2,1
    919c:	d8c02015 	stw	r3,128(sp)
    91a0:	44400115 	stw	r17,4(r8)
    91a4:	d8801f15 	stw	r2,124(sp)
    91a8:	00c001c4 	movi	r3,7
    91ac:	1880a716 	blt	r3,r2,944c <___vfprintf_internal_r+0x3d4>
    91b0:	42000204 	addi	r8,r8,8
    91b4:	d9402f17 	ldw	r5,188(sp)
    91b8:	2c4b883a 	add	r5,r5,r17
    91bc:	d9402f15 	stw	r5,188(sp)
    91c0:	80800007 	ldb	r2,0(r16)
    91c4:	1000a826 	beq	r2,zero,9468 <___vfprintf_internal_r+0x3f0>
    91c8:	84400047 	ldb	r17,1(r16)
    91cc:	00bfffc4 	movi	r2,-1
    91d0:	85400044 	addi	r21,r16,1
    91d4:	d8002785 	stb	zero,158(sp)
    91d8:	0007883a 	mov	r3,zero
    91dc:	000f883a 	mov	r7,zero
    91e0:	d8802915 	stw	r2,164(sp)
    91e4:	d8003115 	stw	zero,196(sp)
    91e8:	0025883a 	mov	r18,zero
    91ec:	01401604 	movi	r5,88
    91f0:	01800244 	movi	r6,9
    91f4:	02800a84 	movi	r10,42
    91f8:	02401b04 	movi	r9,108
    91fc:	ad400044 	addi	r21,r21,1
    9200:	88bff804 	addi	r2,r17,-32
    9204:	28830436 	bltu	r5,r2,9e18 <___vfprintf_internal_r+0xda0>
    9208:	100490ba 	slli	r2,r2,2
    920c:	01000074 	movhi	r4,1
    9210:	21248804 	addi	r4,r4,-28128
    9214:	1105883a 	add	r2,r2,r4
    9218:	10800017 	ldw	r2,0(r2)
    921c:	1000683a 	jmp	r2
    9220:	00009d38 	rdprs	zero,zero,628
    9224:	00009e18 	cmpnei	zero,zero,632
    9228:	00009e18 	cmpnei	zero,zero,632
    922c:	00009d58 	cmpnei	zero,zero,629
    9230:	00009e18 	cmpnei	zero,zero,632
    9234:	00009e18 	cmpnei	zero,zero,632
    9238:	00009e18 	cmpnei	zero,zero,632
    923c:	00009e18 	cmpnei	zero,zero,632
    9240:	00009e18 	cmpnei	zero,zero,632
    9244:	00009e18 	cmpnei	zero,zero,632
    9248:	000094cc 	andi	zero,zero,595
    924c:	00009c74 	movhi	zero,625
    9250:	00009e18 	cmpnei	zero,zero,632
    9254:	00009394 	movui	zero,590
    9258:	000094f4 	movhi	zero,595
    925c:	00009e18 	cmpnei	zero,zero,632
    9260:	00009534 	movhi	zero,596
    9264:	00009540 	call	954 <xEventGroupSync+0x1c>
    9268:	00009540 	call	954 <xEventGroupSync+0x1c>
    926c:	00009540 	call	954 <xEventGroupSync+0x1c>
    9270:	00009540 	call	954 <xEventGroupSync+0x1c>
    9274:	00009540 	call	954 <xEventGroupSync+0x1c>
    9278:	00009540 	call	954 <xEventGroupSync+0x1c>
    927c:	00009540 	call	954 <xEventGroupSync+0x1c>
    9280:	00009540 	call	954 <xEventGroupSync+0x1c>
    9284:	00009540 	call	954 <xEventGroupSync+0x1c>
    9288:	00009e18 	cmpnei	zero,zero,632
    928c:	00009e18 	cmpnei	zero,zero,632
    9290:	00009e18 	cmpnei	zero,zero,632
    9294:	00009e18 	cmpnei	zero,zero,632
    9298:	00009e18 	cmpnei	zero,zero,632
    929c:	00009e18 	cmpnei	zero,zero,632
    92a0:	00009e18 	cmpnei	zero,zero,632
    92a4:	00009e18 	cmpnei	zero,zero,632
    92a8:	00009e18 	cmpnei	zero,zero,632
    92ac:	00009e18 	cmpnei	zero,zero,632
    92b0:	00009574 	movhi	zero,597
    92b4:	00009630 	cmpltui	zero,zero,600
    92b8:	00009e18 	cmpnei	zero,zero,632
    92bc:	00009630 	cmpltui	zero,zero,600
    92c0:	00009e18 	cmpnei	zero,zero,632
    92c4:	00009e18 	cmpnei	zero,zero,632
    92c8:	00009e18 	cmpnei	zero,zero,632
    92cc:	00009e18 	cmpnei	zero,zero,632
    92d0:	000096d0 	cmplti	zero,zero,603
    92d4:	00009e18 	cmpnei	zero,zero,632
    92d8:	00009e18 	cmpnei	zero,zero,632
    92dc:	000096dc 	xori	zero,zero,603
    92e0:	00009e18 	cmpnei	zero,zero,632
    92e4:	00009e18 	cmpnei	zero,zero,632
    92e8:	00009e18 	cmpnei	zero,zero,632
    92ec:	00009e18 	cmpnei	zero,zero,632
    92f0:	00009e18 	cmpnei	zero,zero,632
    92f4:	00009b54 	movui	zero,621
    92f8:	00009e18 	cmpnei	zero,zero,632
    92fc:	00009e18 	cmpnei	zero,zero,632
    9300:	00009bb4 	movhi	zero,622
    9304:	00009e18 	cmpnei	zero,zero,632
    9308:	00009e18 	cmpnei	zero,zero,632
    930c:	00009e18 	cmpnei	zero,zero,632
    9310:	00009e18 	cmpnei	zero,zero,632
    9314:	00009e18 	cmpnei	zero,zero,632
    9318:	00009e18 	cmpnei	zero,zero,632
    931c:	00009e18 	cmpnei	zero,zero,632
    9320:	00009e18 	cmpnei	zero,zero,632
    9324:	00009e18 	cmpnei	zero,zero,632
    9328:	00009e18 	cmpnei	zero,zero,632
    932c:	00009dc4 	movi	zero,631
    9330:	00009d64 	muli	zero,zero,629
    9334:	00009630 	cmpltui	zero,zero,600
    9338:	00009630 	cmpltui	zero,zero,600
    933c:	00009630 	cmpltui	zero,zero,600
    9340:	00009d74 	movhi	zero,629
    9344:	00009d64 	muli	zero,zero,629
    9348:	00009e18 	cmpnei	zero,zero,632
    934c:	00009e18 	cmpnei	zero,zero,632
    9350:	00009d80 	call	9d8 <xEventGroupSync+0xa0>
    9354:	00009e18 	cmpnei	zero,zero,632
    9358:	00009d90 	cmplti	zero,zero,630
    935c:	00009c64 	muli	zero,zero,625
    9360:	000093a0 	cmpeqi	zero,zero,590
    9364:	00009c84 	movi	zero,626
    9368:	00009e18 	cmpnei	zero,zero,632
    936c:	00009c90 	cmplti	zero,zero,626
    9370:	00009e18 	cmpnei	zero,zero,632
    9374:	00009cec 	andhi	zero,zero,627
    9378:	00009e18 	cmpnei	zero,zero,632
    937c:	00009e18 	cmpnei	zero,zero,632
    9380:	00009cfc 	xorhi	zero,zero,627
    9384:	d9003117 	ldw	r4,196(sp)
    9388:	d8802d15 	stw	r2,180(sp)
    938c:	0109c83a 	sub	r4,zero,r4
    9390:	d9003115 	stw	r4,196(sp)
    9394:	94800114 	ori	r18,r18,4
    9398:	ac400007 	ldb	r17,0(r21)
    939c:	003f9706 	br	91fc <__alt_data_end+0xf00091fc>
    93a0:	00800c04 	movi	r2,48
    93a4:	d9002d17 	ldw	r4,180(sp)
    93a8:	d9402917 	ldw	r5,164(sp)
    93ac:	d8802705 	stb	r2,156(sp)
    93b0:	00801e04 	movi	r2,120
    93b4:	d8802745 	stb	r2,157(sp)
    93b8:	d8002785 	stb	zero,158(sp)
    93bc:	20c00104 	addi	r3,r4,4
    93c0:	24c00017 	ldw	r19,0(r4)
    93c4:	002d883a 	mov	r22,zero
    93c8:	90800094 	ori	r2,r18,2
    93cc:	28029a16 	blt	r5,zero,9e38 <___vfprintf_internal_r+0xdc0>
    93d0:	00bfdfc4 	movi	r2,-129
    93d4:	90a4703a 	and	r18,r18,r2
    93d8:	d8c02d15 	stw	r3,180(sp)
    93dc:	94800094 	ori	r18,r18,2
    93e0:	9802871e 	bne	r19,zero,9e00 <___vfprintf_internal_r+0xd88>
    93e4:	00820034 	movhi	r2,2048
    93e8:	1080bb04 	addi	r2,r2,748
    93ec:	d8803915 	stw	r2,228(sp)
    93f0:	04401e04 	movi	r17,120
    93f4:	d8802917 	ldw	r2,164(sp)
    93f8:	0039883a 	mov	fp,zero
    93fc:	1001e926 	beq	r2,zero,9ba4 <___vfprintf_internal_r+0xb2c>
    9400:	0027883a 	mov	r19,zero
    9404:	002d883a 	mov	r22,zero
    9408:	00020506 	br	9c20 <___vfprintf_internal_r+0xba8>
    940c:	d9002c17 	ldw	r4,176(sp)
    9410:	b80b883a 	mov	r5,r23
    9414:	000b3480 	call	b348 <__swsetup_r>
    9418:	1005ac1e 	bne	r2,zero,aacc <___vfprintf_internal_r+0x1a54>
    941c:	b880030b 	ldhu	r2,12(r23)
    9420:	00c00284 	movi	r3,10
    9424:	1080068c 	andi	r2,r2,26
    9428:	10ff3c1e 	bne	r2,r3,911c <__alt_data_end+0xf000911c>
    942c:	b880038f 	ldh	r2,14(r23)
    9430:	103f3a16 	blt	r2,zero,911c <__alt_data_end+0xf000911c>
    9434:	d9c02d17 	ldw	r7,180(sp)
    9438:	d9002c17 	ldw	r4,176(sp)
    943c:	a80d883a 	mov	r6,r21
    9440:	b80b883a 	mov	r5,r23
    9444:	000b28c0 	call	b28c <__sbprintf>
    9448:	00001106 	br	9490 <___vfprintf_internal_r+0x418>
    944c:	d9002c17 	ldw	r4,176(sp)
    9450:	d9801e04 	addi	r6,sp,120
    9454:	b80b883a 	mov	r5,r23
    9458:	00104040 	call	10404 <__sprint_r>
    945c:	1000081e 	bne	r2,zero,9480 <___vfprintf_internal_r+0x408>
    9460:	da000404 	addi	r8,sp,16
    9464:	003f5306 	br	91b4 <__alt_data_end+0xf00091b4>
    9468:	d8802017 	ldw	r2,128(sp)
    946c:	10000426 	beq	r2,zero,9480 <___vfprintf_internal_r+0x408>
    9470:	d9002c17 	ldw	r4,176(sp)
    9474:	d9801e04 	addi	r6,sp,120
    9478:	b80b883a 	mov	r5,r23
    947c:	00104040 	call	10404 <__sprint_r>
    9480:	b880030b 	ldhu	r2,12(r23)
    9484:	1080100c 	andi	r2,r2,64
    9488:	1005901e 	bne	r2,zero,aacc <___vfprintf_internal_r+0x1a54>
    948c:	d8802f17 	ldw	r2,188(sp)
    9490:	dfc04717 	ldw	ra,284(sp)
    9494:	df004617 	ldw	fp,280(sp)
    9498:	ddc04517 	ldw	r23,276(sp)
    949c:	dd804417 	ldw	r22,272(sp)
    94a0:	dd404317 	ldw	r21,268(sp)
    94a4:	dd004217 	ldw	r20,264(sp)
    94a8:	dcc04117 	ldw	r19,260(sp)
    94ac:	dc804017 	ldw	r18,256(sp)
    94b0:	dc403f17 	ldw	r17,252(sp)
    94b4:	dc003e17 	ldw	r16,248(sp)
    94b8:	dec04804 	addi	sp,sp,288
    94bc:	f800283a 	ret
    94c0:	d9002c17 	ldw	r4,176(sp)
    94c4:	000d31c0 	call	d31c <__sinit>
    94c8:	003f0406 	br	90dc <__alt_data_end+0xf00090dc>
    94cc:	d8802d17 	ldw	r2,180(sp)
    94d0:	d9002d17 	ldw	r4,180(sp)
    94d4:	10800017 	ldw	r2,0(r2)
    94d8:	d8803115 	stw	r2,196(sp)
    94dc:	20800104 	addi	r2,r4,4
    94e0:	d9003117 	ldw	r4,196(sp)
    94e4:	203fa716 	blt	r4,zero,9384 <__alt_data_end+0xf0009384>
    94e8:	d8802d15 	stw	r2,180(sp)
    94ec:	ac400007 	ldb	r17,0(r21)
    94f0:	003f4206 	br	91fc <__alt_data_end+0xf00091fc>
    94f4:	ac400007 	ldb	r17,0(r21)
    94f8:	aac00044 	addi	r11,r21,1
    94fc:	8a872826 	beq	r17,r10,b1a0 <___vfprintf_internal_r+0x2128>
    9500:	88bff404 	addi	r2,r17,-48
    9504:	0009883a 	mov	r4,zero
    9508:	30867d36 	bltu	r6,r2,af00 <___vfprintf_internal_r+0x1e88>
    950c:	5c400007 	ldb	r17,0(r11)
    9510:	210002a4 	muli	r4,r4,10
    9514:	5d400044 	addi	r21,r11,1
    9518:	a817883a 	mov	r11,r21
    951c:	2089883a 	add	r4,r4,r2
    9520:	88bff404 	addi	r2,r17,-48
    9524:	30bff92e 	bgeu	r6,r2,950c <__alt_data_end+0xf000950c>
    9528:	2005c916 	blt	r4,zero,ac50 <___vfprintf_internal_r+0x1bd8>
    952c:	d9002915 	stw	r4,164(sp)
    9530:	003f3306 	br	9200 <__alt_data_end+0xf0009200>
    9534:	94802014 	ori	r18,r18,128
    9538:	ac400007 	ldb	r17,0(r21)
    953c:	003f2f06 	br	91fc <__alt_data_end+0xf00091fc>
    9540:	a809883a 	mov	r4,r21
    9544:	d8003115 	stw	zero,196(sp)
    9548:	88bff404 	addi	r2,r17,-48
    954c:	0017883a 	mov	r11,zero
    9550:	24400007 	ldb	r17,0(r4)
    9554:	5ac002a4 	muli	r11,r11,10
    9558:	ad400044 	addi	r21,r21,1
    955c:	a809883a 	mov	r4,r21
    9560:	12d7883a 	add	r11,r2,r11
    9564:	88bff404 	addi	r2,r17,-48
    9568:	30bff92e 	bgeu	r6,r2,9550 <__alt_data_end+0xf0009550>
    956c:	dac03115 	stw	r11,196(sp)
    9570:	003f2306 	br	9200 <__alt_data_end+0xf0009200>
    9574:	18c03fcc 	andi	r3,r3,255
    9578:	18072b1e 	bne	r3,zero,b228 <___vfprintf_internal_r+0x21b0>
    957c:	94800414 	ori	r18,r18,16
    9580:	9080080c 	andi	r2,r18,32
    9584:	10037b26 	beq	r2,zero,a374 <___vfprintf_internal_r+0x12fc>
    9588:	d9402d17 	ldw	r5,180(sp)
    958c:	28800117 	ldw	r2,4(r5)
    9590:	2cc00017 	ldw	r19,0(r5)
    9594:	29400204 	addi	r5,r5,8
    9598:	d9402d15 	stw	r5,180(sp)
    959c:	102d883a 	mov	r22,r2
    95a0:	10044b16 	blt	r2,zero,a6d0 <___vfprintf_internal_r+0x1658>
    95a4:	d9402917 	ldw	r5,164(sp)
    95a8:	df002783 	ldbu	fp,158(sp)
    95ac:	2803bc16 	blt	r5,zero,a4a0 <___vfprintf_internal_r+0x1428>
    95b0:	00ffdfc4 	movi	r3,-129
    95b4:	9d84b03a 	or	r2,r19,r22
    95b8:	90e4703a 	and	r18,r18,r3
    95bc:	10017726 	beq	r2,zero,9b9c <___vfprintf_internal_r+0xb24>
    95c0:	b0038326 	beq	r22,zero,a3d0 <___vfprintf_internal_r+0x1358>
    95c4:	dc402a15 	stw	r17,168(sp)
    95c8:	dc001e04 	addi	r16,sp,120
    95cc:	b023883a 	mov	r17,r22
    95d0:	402d883a 	mov	r22,r8
    95d4:	9809883a 	mov	r4,r19
    95d8:	880b883a 	mov	r5,r17
    95dc:	01800284 	movi	r6,10
    95e0:	000f883a 	mov	r7,zero
    95e4:	00127fc0 	call	127fc <__umoddi3>
    95e8:	10800c04 	addi	r2,r2,48
    95ec:	843fffc4 	addi	r16,r16,-1
    95f0:	9809883a 	mov	r4,r19
    95f4:	880b883a 	mov	r5,r17
    95f8:	80800005 	stb	r2,0(r16)
    95fc:	01800284 	movi	r6,10
    9600:	000f883a 	mov	r7,zero
    9604:	00122840 	call	12284 <__udivdi3>
    9608:	1027883a 	mov	r19,r2
    960c:	10c4b03a 	or	r2,r2,r3
    9610:	1823883a 	mov	r17,r3
    9614:	103fef1e 	bne	r2,zero,95d4 <__alt_data_end+0xf00095d4>
    9618:	d8c02817 	ldw	r3,160(sp)
    961c:	dc402a17 	ldw	r17,168(sp)
    9620:	b011883a 	mov	r8,r22
    9624:	1c07c83a 	sub	r3,r3,r16
    9628:	d8c02e15 	stw	r3,184(sp)
    962c:	00005906 	br	9794 <___vfprintf_internal_r+0x71c>
    9630:	18c03fcc 	andi	r3,r3,255
    9634:	1806fa1e 	bne	r3,zero,b220 <___vfprintf_internal_r+0x21a8>
    9638:	9080020c 	andi	r2,r18,8
    963c:	10048a26 	beq	r2,zero,a868 <___vfprintf_internal_r+0x17f0>
    9640:	d8c02d17 	ldw	r3,180(sp)
    9644:	d9002d17 	ldw	r4,180(sp)
    9648:	d9402d17 	ldw	r5,180(sp)
    964c:	18c00017 	ldw	r3,0(r3)
    9650:	21000117 	ldw	r4,4(r4)
    9654:	29400204 	addi	r5,r5,8
    9658:	d8c03615 	stw	r3,216(sp)
    965c:	d9003815 	stw	r4,224(sp)
    9660:	d9402d15 	stw	r5,180(sp)
    9664:	d9003617 	ldw	r4,216(sp)
    9668:	d9403817 	ldw	r5,224(sp)
    966c:	da003d15 	stw	r8,244(sp)
    9670:	04000044 	movi	r16,1
    9674:	00100280 	call	10028 <__fpclassifyd>
    9678:	da003d17 	ldw	r8,244(sp)
    967c:	14041f1e 	bne	r2,r16,a6fc <___vfprintf_internal_r+0x1684>
    9680:	d9003617 	ldw	r4,216(sp)
    9684:	d9403817 	ldw	r5,224(sp)
    9688:	000d883a 	mov	r6,zero
    968c:	000f883a 	mov	r7,zero
    9690:	00077380 	call	7738 <__ledf2>
    9694:	da003d17 	ldw	r8,244(sp)
    9698:	1005be16 	blt	r2,zero,ad94 <___vfprintf_internal_r+0x1d1c>
    969c:	df002783 	ldbu	fp,158(sp)
    96a0:	008011c4 	movi	r2,71
    96a4:	1445330e 	bge	r2,r17,ab74 <___vfprintf_internal_r+0x1afc>
    96a8:	04020034 	movhi	r16,2048
    96ac:	8400b304 	addi	r16,r16,716
    96b0:	00c000c4 	movi	r3,3
    96b4:	00bfdfc4 	movi	r2,-129
    96b8:	d8c02a15 	stw	r3,168(sp)
    96bc:	90a4703a 	and	r18,r18,r2
    96c0:	d8c02e15 	stw	r3,184(sp)
    96c4:	d8002915 	stw	zero,164(sp)
    96c8:	d8003215 	stw	zero,200(sp)
    96cc:	00003706 	br	97ac <___vfprintf_internal_r+0x734>
    96d0:	94800214 	ori	r18,r18,8
    96d4:	ac400007 	ldb	r17,0(r21)
    96d8:	003ec806 	br	91fc <__alt_data_end+0xf00091fc>
    96dc:	18c03fcc 	andi	r3,r3,255
    96e0:	1806db1e 	bne	r3,zero,b250 <___vfprintf_internal_r+0x21d8>
    96e4:	94800414 	ori	r18,r18,16
    96e8:	9080080c 	andi	r2,r18,32
    96ec:	1002d826 	beq	r2,zero,a250 <___vfprintf_internal_r+0x11d8>
    96f0:	d9402d17 	ldw	r5,180(sp)
    96f4:	d8c02917 	ldw	r3,164(sp)
    96f8:	d8002785 	stb	zero,158(sp)
    96fc:	28800204 	addi	r2,r5,8
    9700:	2cc00017 	ldw	r19,0(r5)
    9704:	2d800117 	ldw	r22,4(r5)
    9708:	18048f16 	blt	r3,zero,a948 <___vfprintf_internal_r+0x18d0>
    970c:	013fdfc4 	movi	r4,-129
    9710:	9d86b03a 	or	r3,r19,r22
    9714:	d8802d15 	stw	r2,180(sp)
    9718:	9124703a 	and	r18,r18,r4
    971c:	1802d91e 	bne	r3,zero,a284 <___vfprintf_internal_r+0x120c>
    9720:	d8c02917 	ldw	r3,164(sp)
    9724:	0039883a 	mov	fp,zero
    9728:	1805c326 	beq	r3,zero,ae38 <___vfprintf_internal_r+0x1dc0>
    972c:	0027883a 	mov	r19,zero
    9730:	002d883a 	mov	r22,zero
    9734:	dc001e04 	addi	r16,sp,120
    9738:	9806d0fa 	srli	r3,r19,3
    973c:	b008977a 	slli	r4,r22,29
    9740:	b02cd0fa 	srli	r22,r22,3
    9744:	9cc001cc 	andi	r19,r19,7
    9748:	98800c04 	addi	r2,r19,48
    974c:	843fffc4 	addi	r16,r16,-1
    9750:	20e6b03a 	or	r19,r4,r3
    9754:	80800005 	stb	r2,0(r16)
    9758:	9d86b03a 	or	r3,r19,r22
    975c:	183ff61e 	bne	r3,zero,9738 <__alt_data_end+0xf0009738>
    9760:	90c0004c 	andi	r3,r18,1
    9764:	18013b26 	beq	r3,zero,9c54 <___vfprintf_internal_r+0xbdc>
    9768:	10803fcc 	andi	r2,r2,255
    976c:	1080201c 	xori	r2,r2,128
    9770:	10bfe004 	addi	r2,r2,-128
    9774:	00c00c04 	movi	r3,48
    9778:	10c13626 	beq	r2,r3,9c54 <___vfprintf_internal_r+0xbdc>
    977c:	80ffffc5 	stb	r3,-1(r16)
    9780:	d8c02817 	ldw	r3,160(sp)
    9784:	80bfffc4 	addi	r2,r16,-1
    9788:	1021883a 	mov	r16,r2
    978c:	1887c83a 	sub	r3,r3,r2
    9790:	d8c02e15 	stw	r3,184(sp)
    9794:	d8802e17 	ldw	r2,184(sp)
    9798:	d9002917 	ldw	r4,164(sp)
    979c:	1100010e 	bge	r2,r4,97a4 <___vfprintf_internal_r+0x72c>
    97a0:	2005883a 	mov	r2,r4
    97a4:	d8802a15 	stw	r2,168(sp)
    97a8:	d8003215 	stw	zero,200(sp)
    97ac:	e7003fcc 	andi	fp,fp,255
    97b0:	e700201c 	xori	fp,fp,128
    97b4:	e73fe004 	addi	fp,fp,-128
    97b8:	e0000326 	beq	fp,zero,97c8 <___vfprintf_internal_r+0x750>
    97bc:	d8c02a17 	ldw	r3,168(sp)
    97c0:	18c00044 	addi	r3,r3,1
    97c4:	d8c02a15 	stw	r3,168(sp)
    97c8:	90c0008c 	andi	r3,r18,2
    97cc:	d8c02b15 	stw	r3,172(sp)
    97d0:	18000326 	beq	r3,zero,97e0 <___vfprintf_internal_r+0x768>
    97d4:	d8c02a17 	ldw	r3,168(sp)
    97d8:	18c00084 	addi	r3,r3,2
    97dc:	d8c02a15 	stw	r3,168(sp)
    97e0:	90c0210c 	andi	r3,r18,132
    97e4:	d8c03015 	stw	r3,192(sp)
    97e8:	1801a31e 	bne	r3,zero,9e78 <___vfprintf_internal_r+0xe00>
    97ec:	d9003117 	ldw	r4,196(sp)
    97f0:	d8c02a17 	ldw	r3,168(sp)
    97f4:	20e7c83a 	sub	r19,r4,r3
    97f8:	04c19f0e 	bge	zero,r19,9e78 <___vfprintf_internal_r+0xe00>
    97fc:	02400404 	movi	r9,16
    9800:	d8c02017 	ldw	r3,128(sp)
    9804:	d8801f17 	ldw	r2,124(sp)
    9808:	4cc50d0e 	bge	r9,r19,ac40 <___vfprintf_internal_r+0x1bc8>
    980c:	01420034 	movhi	r5,2048
    9810:	2940c684 	addi	r5,r5,794
    9814:	dc403b15 	stw	r17,236(sp)
    9818:	d9403515 	stw	r5,212(sp)
    981c:	9823883a 	mov	r17,r19
    9820:	482d883a 	mov	r22,r9
    9824:	9027883a 	mov	r19,r18
    9828:	070001c4 	movi	fp,7
    982c:	8025883a 	mov	r18,r16
    9830:	dc002c17 	ldw	r16,176(sp)
    9834:	00000306 	br	9844 <___vfprintf_internal_r+0x7cc>
    9838:	8c7ffc04 	addi	r17,r17,-16
    983c:	42000204 	addi	r8,r8,8
    9840:	b440130e 	bge	r22,r17,9890 <___vfprintf_internal_r+0x818>
    9844:	01020034 	movhi	r4,2048
    9848:	18c00404 	addi	r3,r3,16
    984c:	10800044 	addi	r2,r2,1
    9850:	2100c684 	addi	r4,r4,794
    9854:	41000015 	stw	r4,0(r8)
    9858:	45800115 	stw	r22,4(r8)
    985c:	d8c02015 	stw	r3,128(sp)
    9860:	d8801f15 	stw	r2,124(sp)
    9864:	e0bff40e 	bge	fp,r2,9838 <__alt_data_end+0xf0009838>
    9868:	d9801e04 	addi	r6,sp,120
    986c:	b80b883a 	mov	r5,r23
    9870:	8009883a 	mov	r4,r16
    9874:	00104040 	call	10404 <__sprint_r>
    9878:	103f011e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    987c:	8c7ffc04 	addi	r17,r17,-16
    9880:	d8c02017 	ldw	r3,128(sp)
    9884:	d8801f17 	ldw	r2,124(sp)
    9888:	da000404 	addi	r8,sp,16
    988c:	b47fed16 	blt	r22,r17,9844 <__alt_data_end+0xf0009844>
    9890:	9021883a 	mov	r16,r18
    9894:	9825883a 	mov	r18,r19
    9898:	8827883a 	mov	r19,r17
    989c:	dc403b17 	ldw	r17,236(sp)
    98a0:	d9403517 	ldw	r5,212(sp)
    98a4:	98c7883a 	add	r3,r19,r3
    98a8:	10800044 	addi	r2,r2,1
    98ac:	41400015 	stw	r5,0(r8)
    98b0:	44c00115 	stw	r19,4(r8)
    98b4:	d8c02015 	stw	r3,128(sp)
    98b8:	d8801f15 	stw	r2,124(sp)
    98bc:	010001c4 	movi	r4,7
    98c0:	2082a316 	blt	r4,r2,a350 <___vfprintf_internal_r+0x12d8>
    98c4:	df002787 	ldb	fp,158(sp)
    98c8:	42000204 	addi	r8,r8,8
    98cc:	e0000c26 	beq	fp,zero,9900 <___vfprintf_internal_r+0x888>
    98d0:	d8801f17 	ldw	r2,124(sp)
    98d4:	d9002784 	addi	r4,sp,158
    98d8:	18c00044 	addi	r3,r3,1
    98dc:	10800044 	addi	r2,r2,1
    98e0:	41000015 	stw	r4,0(r8)
    98e4:	01000044 	movi	r4,1
    98e8:	41000115 	stw	r4,4(r8)
    98ec:	d8c02015 	stw	r3,128(sp)
    98f0:	d8801f15 	stw	r2,124(sp)
    98f4:	010001c4 	movi	r4,7
    98f8:	20823c16 	blt	r4,r2,a1ec <___vfprintf_internal_r+0x1174>
    98fc:	42000204 	addi	r8,r8,8
    9900:	d8802b17 	ldw	r2,172(sp)
    9904:	10000c26 	beq	r2,zero,9938 <___vfprintf_internal_r+0x8c0>
    9908:	d8801f17 	ldw	r2,124(sp)
    990c:	d9002704 	addi	r4,sp,156
    9910:	18c00084 	addi	r3,r3,2
    9914:	10800044 	addi	r2,r2,1
    9918:	41000015 	stw	r4,0(r8)
    991c:	01000084 	movi	r4,2
    9920:	41000115 	stw	r4,4(r8)
    9924:	d8c02015 	stw	r3,128(sp)
    9928:	d8801f15 	stw	r2,124(sp)
    992c:	010001c4 	movi	r4,7
    9930:	20823616 	blt	r4,r2,a20c <___vfprintf_internal_r+0x1194>
    9934:	42000204 	addi	r8,r8,8
    9938:	d9003017 	ldw	r4,192(sp)
    993c:	00802004 	movi	r2,128
    9940:	20819926 	beq	r4,r2,9fa8 <___vfprintf_internal_r+0xf30>
    9944:	d9402917 	ldw	r5,164(sp)
    9948:	d8802e17 	ldw	r2,184(sp)
    994c:	28adc83a 	sub	r22,r5,r2
    9950:	0580310e 	bge	zero,r22,9a18 <___vfprintf_internal_r+0x9a0>
    9954:	07000404 	movi	fp,16
    9958:	d8801f17 	ldw	r2,124(sp)
    995c:	e584140e 	bge	fp,r22,a9b0 <___vfprintf_internal_r+0x1938>
    9960:	01420034 	movhi	r5,2048
    9964:	2940c284 	addi	r5,r5,778
    9968:	dc402915 	stw	r17,164(sp)
    996c:	d9402b15 	stw	r5,172(sp)
    9970:	b023883a 	mov	r17,r22
    9974:	04c001c4 	movi	r19,7
    9978:	a82d883a 	mov	r22,r21
    997c:	902b883a 	mov	r21,r18
    9980:	8025883a 	mov	r18,r16
    9984:	dc002c17 	ldw	r16,176(sp)
    9988:	00000306 	br	9998 <___vfprintf_internal_r+0x920>
    998c:	8c7ffc04 	addi	r17,r17,-16
    9990:	42000204 	addi	r8,r8,8
    9994:	e440110e 	bge	fp,r17,99dc <___vfprintf_internal_r+0x964>
    9998:	18c00404 	addi	r3,r3,16
    999c:	10800044 	addi	r2,r2,1
    99a0:	45000015 	stw	r20,0(r8)
    99a4:	47000115 	stw	fp,4(r8)
    99a8:	d8c02015 	stw	r3,128(sp)
    99ac:	d8801f15 	stw	r2,124(sp)
    99b0:	98bff60e 	bge	r19,r2,998c <__alt_data_end+0xf000998c>
    99b4:	d9801e04 	addi	r6,sp,120
    99b8:	b80b883a 	mov	r5,r23
    99bc:	8009883a 	mov	r4,r16
    99c0:	00104040 	call	10404 <__sprint_r>
    99c4:	103eae1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    99c8:	8c7ffc04 	addi	r17,r17,-16
    99cc:	d8c02017 	ldw	r3,128(sp)
    99d0:	d8801f17 	ldw	r2,124(sp)
    99d4:	da000404 	addi	r8,sp,16
    99d8:	e47fef16 	blt	fp,r17,9998 <__alt_data_end+0xf0009998>
    99dc:	9021883a 	mov	r16,r18
    99e0:	a825883a 	mov	r18,r21
    99e4:	b02b883a 	mov	r21,r22
    99e8:	882d883a 	mov	r22,r17
    99ec:	dc402917 	ldw	r17,164(sp)
    99f0:	d9002b17 	ldw	r4,172(sp)
    99f4:	1d87883a 	add	r3,r3,r22
    99f8:	10800044 	addi	r2,r2,1
    99fc:	41000015 	stw	r4,0(r8)
    9a00:	45800115 	stw	r22,4(r8)
    9a04:	d8c02015 	stw	r3,128(sp)
    9a08:	d8801f15 	stw	r2,124(sp)
    9a0c:	010001c4 	movi	r4,7
    9a10:	2081ee16 	blt	r4,r2,a1cc <___vfprintf_internal_r+0x1154>
    9a14:	42000204 	addi	r8,r8,8
    9a18:	9080400c 	andi	r2,r18,256
    9a1c:	1001181e 	bne	r2,zero,9e80 <___vfprintf_internal_r+0xe08>
    9a20:	d9402e17 	ldw	r5,184(sp)
    9a24:	d8801f17 	ldw	r2,124(sp)
    9a28:	44000015 	stw	r16,0(r8)
    9a2c:	1947883a 	add	r3,r3,r5
    9a30:	10800044 	addi	r2,r2,1
    9a34:	41400115 	stw	r5,4(r8)
    9a38:	d8c02015 	stw	r3,128(sp)
    9a3c:	d8801f15 	stw	r2,124(sp)
    9a40:	010001c4 	movi	r4,7
    9a44:	2081d316 	blt	r4,r2,a194 <___vfprintf_internal_r+0x111c>
    9a48:	42000204 	addi	r8,r8,8
    9a4c:	9480010c 	andi	r18,r18,4
    9a50:	90003226 	beq	r18,zero,9b1c <___vfprintf_internal_r+0xaa4>
    9a54:	d9403117 	ldw	r5,196(sp)
    9a58:	d8802a17 	ldw	r2,168(sp)
    9a5c:	28a1c83a 	sub	r16,r5,r2
    9a60:	04002e0e 	bge	zero,r16,9b1c <___vfprintf_internal_r+0xaa4>
    9a64:	04400404 	movi	r17,16
    9a68:	d8801f17 	ldw	r2,124(sp)
    9a6c:	8c04a20e 	bge	r17,r16,acf8 <___vfprintf_internal_r+0x1c80>
    9a70:	01420034 	movhi	r5,2048
    9a74:	2940c684 	addi	r5,r5,794
    9a78:	d9403515 	stw	r5,212(sp)
    9a7c:	048001c4 	movi	r18,7
    9a80:	dcc02c17 	ldw	r19,176(sp)
    9a84:	00000306 	br	9a94 <___vfprintf_internal_r+0xa1c>
    9a88:	843ffc04 	addi	r16,r16,-16
    9a8c:	42000204 	addi	r8,r8,8
    9a90:	8c00130e 	bge	r17,r16,9ae0 <___vfprintf_internal_r+0xa68>
    9a94:	01020034 	movhi	r4,2048
    9a98:	18c00404 	addi	r3,r3,16
    9a9c:	10800044 	addi	r2,r2,1
    9aa0:	2100c684 	addi	r4,r4,794
    9aa4:	41000015 	stw	r4,0(r8)
    9aa8:	44400115 	stw	r17,4(r8)
    9aac:	d8c02015 	stw	r3,128(sp)
    9ab0:	d8801f15 	stw	r2,124(sp)
    9ab4:	90bff40e 	bge	r18,r2,9a88 <__alt_data_end+0xf0009a88>
    9ab8:	d9801e04 	addi	r6,sp,120
    9abc:	b80b883a 	mov	r5,r23
    9ac0:	9809883a 	mov	r4,r19
    9ac4:	00104040 	call	10404 <__sprint_r>
    9ac8:	103e6d1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    9acc:	843ffc04 	addi	r16,r16,-16
    9ad0:	d8c02017 	ldw	r3,128(sp)
    9ad4:	d8801f17 	ldw	r2,124(sp)
    9ad8:	da000404 	addi	r8,sp,16
    9adc:	8c3fed16 	blt	r17,r16,9a94 <__alt_data_end+0xf0009a94>
    9ae0:	d9403517 	ldw	r5,212(sp)
    9ae4:	1c07883a 	add	r3,r3,r16
    9ae8:	10800044 	addi	r2,r2,1
    9aec:	41400015 	stw	r5,0(r8)
    9af0:	44000115 	stw	r16,4(r8)
    9af4:	d8c02015 	stw	r3,128(sp)
    9af8:	d8801f15 	stw	r2,124(sp)
    9afc:	010001c4 	movi	r4,7
    9b00:	2080060e 	bge	r4,r2,9b1c <___vfprintf_internal_r+0xaa4>
    9b04:	d9002c17 	ldw	r4,176(sp)
    9b08:	d9801e04 	addi	r6,sp,120
    9b0c:	b80b883a 	mov	r5,r23
    9b10:	00104040 	call	10404 <__sprint_r>
    9b14:	103e5a1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    9b18:	d8c02017 	ldw	r3,128(sp)
    9b1c:	d8803117 	ldw	r2,196(sp)
    9b20:	d9002a17 	ldw	r4,168(sp)
    9b24:	1100010e 	bge	r2,r4,9b2c <___vfprintf_internal_r+0xab4>
    9b28:	2005883a 	mov	r2,r4
    9b2c:	d9402f17 	ldw	r5,188(sp)
    9b30:	288b883a 	add	r5,r5,r2
    9b34:	d9402f15 	stw	r5,188(sp)
    9b38:	18019e1e 	bne	r3,zero,a1b4 <___vfprintf_internal_r+0x113c>
    9b3c:	a8800007 	ldb	r2,0(r21)
    9b40:	d8001f15 	stw	zero,124(sp)
    9b44:	da000404 	addi	r8,sp,16
    9b48:	103d851e 	bne	r2,zero,9160 <__alt_data_end+0xf0009160>
    9b4c:	a821883a 	mov	r16,r21
    9b50:	003d9b06 	br	91c0 <__alt_data_end+0xf00091c0>
    9b54:	18c03fcc 	andi	r3,r3,255
    9b58:	1805c11e 	bne	r3,zero,b260 <___vfprintf_internal_r+0x21e8>
    9b5c:	94800414 	ori	r18,r18,16
    9b60:	9080080c 	andi	r2,r18,32
    9b64:	10020c26 	beq	r2,zero,a398 <___vfprintf_internal_r+0x1320>
    9b68:	d8802d17 	ldw	r2,180(sp)
    9b6c:	d9002917 	ldw	r4,164(sp)
    9b70:	d8002785 	stb	zero,158(sp)
    9b74:	10c00204 	addi	r3,r2,8
    9b78:	14c00017 	ldw	r19,0(r2)
    9b7c:	15800117 	ldw	r22,4(r2)
    9b80:	20040f16 	blt	r4,zero,abc0 <___vfprintf_internal_r+0x1b48>
    9b84:	013fdfc4 	movi	r4,-129
    9b88:	9d84b03a 	or	r2,r19,r22
    9b8c:	d8c02d15 	stw	r3,180(sp)
    9b90:	9124703a 	and	r18,r18,r4
    9b94:	0039883a 	mov	fp,zero
    9b98:	103e891e 	bne	r2,zero,95c0 <__alt_data_end+0xf00095c0>
    9b9c:	d9002917 	ldw	r4,164(sp)
    9ba0:	2002c11e 	bne	r4,zero,a6a8 <___vfprintf_internal_r+0x1630>
    9ba4:	d8002915 	stw	zero,164(sp)
    9ba8:	d8002e15 	stw	zero,184(sp)
    9bac:	dc001e04 	addi	r16,sp,120
    9bb0:	003ef806 	br	9794 <__alt_data_end+0xf0009794>
    9bb4:	18c03fcc 	andi	r3,r3,255
    9bb8:	18059d1e 	bne	r3,zero,b230 <___vfprintf_internal_r+0x21b8>
    9bbc:	01420034 	movhi	r5,2048
    9bc0:	2940b604 	addi	r5,r5,728
    9bc4:	d9403915 	stw	r5,228(sp)
    9bc8:	9080080c 	andi	r2,r18,32
    9bcc:	10005226 	beq	r2,zero,9d18 <___vfprintf_internal_r+0xca0>
    9bd0:	d8802d17 	ldw	r2,180(sp)
    9bd4:	14c00017 	ldw	r19,0(r2)
    9bd8:	15800117 	ldw	r22,4(r2)
    9bdc:	10800204 	addi	r2,r2,8
    9be0:	d8802d15 	stw	r2,180(sp)
    9be4:	9080004c 	andi	r2,r18,1
    9be8:	10019026 	beq	r2,zero,a22c <___vfprintf_internal_r+0x11b4>
    9bec:	9d84b03a 	or	r2,r19,r22
    9bf0:	10036926 	beq	r2,zero,a998 <___vfprintf_internal_r+0x1920>
    9bf4:	d8c02917 	ldw	r3,164(sp)
    9bf8:	00800c04 	movi	r2,48
    9bfc:	d8802705 	stb	r2,156(sp)
    9c00:	dc402745 	stb	r17,157(sp)
    9c04:	d8002785 	stb	zero,158(sp)
    9c08:	90800094 	ori	r2,r18,2
    9c0c:	18045d16 	blt	r3,zero,ad84 <___vfprintf_internal_r+0x1d0c>
    9c10:	00bfdfc4 	movi	r2,-129
    9c14:	90a4703a 	and	r18,r18,r2
    9c18:	94800094 	ori	r18,r18,2
    9c1c:	0039883a 	mov	fp,zero
    9c20:	d9003917 	ldw	r4,228(sp)
    9c24:	dc001e04 	addi	r16,sp,120
    9c28:	988003cc 	andi	r2,r19,15
    9c2c:	b006973a 	slli	r3,r22,28
    9c30:	2085883a 	add	r2,r4,r2
    9c34:	9826d13a 	srli	r19,r19,4
    9c38:	10800003 	ldbu	r2,0(r2)
    9c3c:	b02cd13a 	srli	r22,r22,4
    9c40:	843fffc4 	addi	r16,r16,-1
    9c44:	1ce6b03a 	or	r19,r3,r19
    9c48:	80800005 	stb	r2,0(r16)
    9c4c:	9d84b03a 	or	r2,r19,r22
    9c50:	103ff51e 	bne	r2,zero,9c28 <__alt_data_end+0xf0009c28>
    9c54:	d8c02817 	ldw	r3,160(sp)
    9c58:	1c07c83a 	sub	r3,r3,r16
    9c5c:	d8c02e15 	stw	r3,184(sp)
    9c60:	003ecc06 	br	9794 <__alt_data_end+0xf0009794>
    9c64:	18c03fcc 	andi	r3,r3,255
    9c68:	183e9f26 	beq	r3,zero,96e8 <__alt_data_end+0xf00096e8>
    9c6c:	d9c02785 	stb	r7,158(sp)
    9c70:	003e9d06 	br	96e8 <__alt_data_end+0xf00096e8>
    9c74:	00c00044 	movi	r3,1
    9c78:	01c00ac4 	movi	r7,43
    9c7c:	ac400007 	ldb	r17,0(r21)
    9c80:	003d5e06 	br	91fc <__alt_data_end+0xf00091fc>
    9c84:	94800814 	ori	r18,r18,32
    9c88:	ac400007 	ldb	r17,0(r21)
    9c8c:	003d5b06 	br	91fc <__alt_data_end+0xf00091fc>
    9c90:	d8c02d17 	ldw	r3,180(sp)
    9c94:	d8002785 	stb	zero,158(sp)
    9c98:	1c000017 	ldw	r16,0(r3)
    9c9c:	1cc00104 	addi	r19,r3,4
    9ca0:	80041926 	beq	r16,zero,ad08 <___vfprintf_internal_r+0x1c90>
    9ca4:	d9002917 	ldw	r4,164(sp)
    9ca8:	2003d016 	blt	r4,zero,abec <___vfprintf_internal_r+0x1b74>
    9cac:	200d883a 	mov	r6,r4
    9cb0:	000b883a 	mov	r5,zero
    9cb4:	8009883a 	mov	r4,r16
    9cb8:	da003d15 	stw	r8,244(sp)
    9cbc:	000e8880 	call	e888 <memchr>
    9cc0:	da003d17 	ldw	r8,244(sp)
    9cc4:	10045426 	beq	r2,zero,ae18 <___vfprintf_internal_r+0x1da0>
    9cc8:	1405c83a 	sub	r2,r2,r16
    9ccc:	d8802e15 	stw	r2,184(sp)
    9cd0:	1003cc16 	blt	r2,zero,ac04 <___vfprintf_internal_r+0x1b8c>
    9cd4:	df002783 	ldbu	fp,158(sp)
    9cd8:	d8802a15 	stw	r2,168(sp)
    9cdc:	dcc02d15 	stw	r19,180(sp)
    9ce0:	d8002915 	stw	zero,164(sp)
    9ce4:	d8003215 	stw	zero,200(sp)
    9ce8:	003eb006 	br	97ac <__alt_data_end+0xf00097ac>
    9cec:	18c03fcc 	andi	r3,r3,255
    9cf0:	183f9b26 	beq	r3,zero,9b60 <__alt_data_end+0xf0009b60>
    9cf4:	d9c02785 	stb	r7,158(sp)
    9cf8:	003f9906 	br	9b60 <__alt_data_end+0xf0009b60>
    9cfc:	18c03fcc 	andi	r3,r3,255
    9d00:	1805551e 	bne	r3,zero,b258 <___vfprintf_internal_r+0x21e0>
    9d04:	01420034 	movhi	r5,2048
    9d08:	2940bb04 	addi	r5,r5,748
    9d0c:	d9403915 	stw	r5,228(sp)
    9d10:	9080080c 	andi	r2,r18,32
    9d14:	103fae1e 	bne	r2,zero,9bd0 <__alt_data_end+0xf0009bd0>
    9d18:	9080040c 	andi	r2,r18,16
    9d1c:	1002de26 	beq	r2,zero,a898 <___vfprintf_internal_r+0x1820>
    9d20:	d8c02d17 	ldw	r3,180(sp)
    9d24:	002d883a 	mov	r22,zero
    9d28:	1cc00017 	ldw	r19,0(r3)
    9d2c:	18c00104 	addi	r3,r3,4
    9d30:	d8c02d15 	stw	r3,180(sp)
    9d34:	003fab06 	br	9be4 <__alt_data_end+0xf0009be4>
    9d38:	38803fcc 	andi	r2,r7,255
    9d3c:	1080201c 	xori	r2,r2,128
    9d40:	10bfe004 	addi	r2,r2,-128
    9d44:	1002d21e 	bne	r2,zero,a890 <___vfprintf_internal_r+0x1818>
    9d48:	00c00044 	movi	r3,1
    9d4c:	01c00804 	movi	r7,32
    9d50:	ac400007 	ldb	r17,0(r21)
    9d54:	003d2906 	br	91fc <__alt_data_end+0xf00091fc>
    9d58:	94800054 	ori	r18,r18,1
    9d5c:	ac400007 	ldb	r17,0(r21)
    9d60:	003d2606 	br	91fc <__alt_data_end+0xf00091fc>
    9d64:	18c03fcc 	andi	r3,r3,255
    9d68:	183e0526 	beq	r3,zero,9580 <__alt_data_end+0xf0009580>
    9d6c:	d9c02785 	stb	r7,158(sp)
    9d70:	003e0306 	br	9580 <__alt_data_end+0xf0009580>
    9d74:	94801014 	ori	r18,r18,64
    9d78:	ac400007 	ldb	r17,0(r21)
    9d7c:	003d1f06 	br	91fc <__alt_data_end+0xf00091fc>
    9d80:	ac400007 	ldb	r17,0(r21)
    9d84:	8a438726 	beq	r17,r9,aba4 <___vfprintf_internal_r+0x1b2c>
    9d88:	94800414 	ori	r18,r18,16
    9d8c:	003d1b06 	br	91fc <__alt_data_end+0xf00091fc>
    9d90:	18c03fcc 	andi	r3,r3,255
    9d94:	1805341e 	bne	r3,zero,b268 <___vfprintf_internal_r+0x21f0>
    9d98:	9080080c 	andi	r2,r18,32
    9d9c:	1002cd26 	beq	r2,zero,a8d4 <___vfprintf_internal_r+0x185c>
    9da0:	d9402d17 	ldw	r5,180(sp)
    9da4:	d9002f17 	ldw	r4,188(sp)
    9da8:	28800017 	ldw	r2,0(r5)
    9dac:	2007d7fa 	srai	r3,r4,31
    9db0:	29400104 	addi	r5,r5,4
    9db4:	d9402d15 	stw	r5,180(sp)
    9db8:	11000015 	stw	r4,0(r2)
    9dbc:	10c00115 	stw	r3,4(r2)
    9dc0:	003ce506 	br	9158 <__alt_data_end+0xf0009158>
    9dc4:	d8c02d17 	ldw	r3,180(sp)
    9dc8:	d9002d17 	ldw	r4,180(sp)
    9dcc:	d8002785 	stb	zero,158(sp)
    9dd0:	18800017 	ldw	r2,0(r3)
    9dd4:	21000104 	addi	r4,r4,4
    9dd8:	00c00044 	movi	r3,1
    9ddc:	d8c02a15 	stw	r3,168(sp)
    9de0:	d8801405 	stb	r2,80(sp)
    9de4:	d9002d15 	stw	r4,180(sp)
    9de8:	d8c02e15 	stw	r3,184(sp)
    9dec:	d8002915 	stw	zero,164(sp)
    9df0:	d8003215 	stw	zero,200(sp)
    9df4:	dc001404 	addi	r16,sp,80
    9df8:	0039883a 	mov	fp,zero
    9dfc:	003e7206 	br	97c8 <__alt_data_end+0xf00097c8>
    9e00:	01020034 	movhi	r4,2048
    9e04:	2100bb04 	addi	r4,r4,748
    9e08:	0039883a 	mov	fp,zero
    9e0c:	d9003915 	stw	r4,228(sp)
    9e10:	04401e04 	movi	r17,120
    9e14:	003f8206 	br	9c20 <__alt_data_end+0xf0009c20>
    9e18:	18c03fcc 	andi	r3,r3,255
    9e1c:	1805061e 	bne	r3,zero,b238 <___vfprintf_internal_r+0x21c0>
    9e20:	883d9126 	beq	r17,zero,9468 <__alt_data_end+0xf0009468>
    9e24:	00c00044 	movi	r3,1
    9e28:	d8c02a15 	stw	r3,168(sp)
    9e2c:	dc401405 	stb	r17,80(sp)
    9e30:	d8002785 	stb	zero,158(sp)
    9e34:	003fec06 	br	9de8 <__alt_data_end+0xf0009de8>
    9e38:	01420034 	movhi	r5,2048
    9e3c:	2940bb04 	addi	r5,r5,748
    9e40:	d9403915 	stw	r5,228(sp)
    9e44:	d8c02d15 	stw	r3,180(sp)
    9e48:	1025883a 	mov	r18,r2
    9e4c:	04401e04 	movi	r17,120
    9e50:	9d84b03a 	or	r2,r19,r22
    9e54:	1000fc1e 	bne	r2,zero,a248 <___vfprintf_internal_r+0x11d0>
    9e58:	0039883a 	mov	fp,zero
    9e5c:	00800084 	movi	r2,2
    9e60:	10803fcc 	andi	r2,r2,255
    9e64:	00c00044 	movi	r3,1
    9e68:	10c20f26 	beq	r2,r3,a6a8 <___vfprintf_internal_r+0x1630>
    9e6c:	00c00084 	movi	r3,2
    9e70:	10fd6326 	beq	r2,r3,9400 <__alt_data_end+0xf0009400>
    9e74:	003e2d06 	br	972c <__alt_data_end+0xf000972c>
    9e78:	d8c02017 	ldw	r3,128(sp)
    9e7c:	003e9306 	br	98cc <__alt_data_end+0xf00098cc>
    9e80:	00801944 	movi	r2,101
    9e84:	14407e0e 	bge	r2,r17,a080 <___vfprintf_internal_r+0x1008>
    9e88:	d9003617 	ldw	r4,216(sp)
    9e8c:	d9403817 	ldw	r5,224(sp)
    9e90:	000d883a 	mov	r6,zero
    9e94:	000f883a 	mov	r7,zero
    9e98:	d8c03c15 	stw	r3,240(sp)
    9e9c:	da003d15 	stw	r8,244(sp)
    9ea0:	0012d340 	call	12d34 <__eqdf2>
    9ea4:	d8c03c17 	ldw	r3,240(sp)
    9ea8:	da003d17 	ldw	r8,244(sp)
    9eac:	1000f71e 	bne	r2,zero,a28c <___vfprintf_internal_r+0x1214>
    9eb0:	d8801f17 	ldw	r2,124(sp)
    9eb4:	01020034 	movhi	r4,2048
    9eb8:	2100c204 	addi	r4,r4,776
    9ebc:	18c00044 	addi	r3,r3,1
    9ec0:	10800044 	addi	r2,r2,1
    9ec4:	41000015 	stw	r4,0(r8)
    9ec8:	01000044 	movi	r4,1
    9ecc:	41000115 	stw	r4,4(r8)
    9ed0:	d8c02015 	stw	r3,128(sp)
    9ed4:	d8801f15 	stw	r2,124(sp)
    9ed8:	010001c4 	movi	r4,7
    9edc:	2082b816 	blt	r4,r2,a9c0 <___vfprintf_internal_r+0x1948>
    9ee0:	42000204 	addi	r8,r8,8
    9ee4:	d8802617 	ldw	r2,152(sp)
    9ee8:	d9403317 	ldw	r5,204(sp)
    9eec:	11400216 	blt	r2,r5,9ef8 <___vfprintf_internal_r+0xe80>
    9ef0:	9080004c 	andi	r2,r18,1
    9ef4:	103ed526 	beq	r2,zero,9a4c <__alt_data_end+0xf0009a4c>
    9ef8:	d8803717 	ldw	r2,220(sp)
    9efc:	d9003417 	ldw	r4,208(sp)
    9f00:	d9403717 	ldw	r5,220(sp)
    9f04:	1887883a 	add	r3,r3,r2
    9f08:	d8801f17 	ldw	r2,124(sp)
    9f0c:	41000015 	stw	r4,0(r8)
    9f10:	41400115 	stw	r5,4(r8)
    9f14:	10800044 	addi	r2,r2,1
    9f18:	d8c02015 	stw	r3,128(sp)
    9f1c:	d8801f15 	stw	r2,124(sp)
    9f20:	010001c4 	movi	r4,7
    9f24:	20832916 	blt	r4,r2,abcc <___vfprintf_internal_r+0x1b54>
    9f28:	42000204 	addi	r8,r8,8
    9f2c:	d8803317 	ldw	r2,204(sp)
    9f30:	143fffc4 	addi	r16,r2,-1
    9f34:	043ec50e 	bge	zero,r16,9a4c <__alt_data_end+0xf0009a4c>
    9f38:	04400404 	movi	r17,16
    9f3c:	d8801f17 	ldw	r2,124(sp)
    9f40:	8c00880e 	bge	r17,r16,a164 <___vfprintf_internal_r+0x10ec>
    9f44:	01420034 	movhi	r5,2048
    9f48:	2940c284 	addi	r5,r5,778
    9f4c:	d9402b15 	stw	r5,172(sp)
    9f50:	058001c4 	movi	r22,7
    9f54:	dcc02c17 	ldw	r19,176(sp)
    9f58:	00000306 	br	9f68 <___vfprintf_internal_r+0xef0>
    9f5c:	42000204 	addi	r8,r8,8
    9f60:	843ffc04 	addi	r16,r16,-16
    9f64:	8c00820e 	bge	r17,r16,a170 <___vfprintf_internal_r+0x10f8>
    9f68:	18c00404 	addi	r3,r3,16
    9f6c:	10800044 	addi	r2,r2,1
    9f70:	45000015 	stw	r20,0(r8)
    9f74:	44400115 	stw	r17,4(r8)
    9f78:	d8c02015 	stw	r3,128(sp)
    9f7c:	d8801f15 	stw	r2,124(sp)
    9f80:	b0bff60e 	bge	r22,r2,9f5c <__alt_data_end+0xf0009f5c>
    9f84:	d9801e04 	addi	r6,sp,120
    9f88:	b80b883a 	mov	r5,r23
    9f8c:	9809883a 	mov	r4,r19
    9f90:	00104040 	call	10404 <__sprint_r>
    9f94:	103d3a1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    9f98:	d8c02017 	ldw	r3,128(sp)
    9f9c:	d8801f17 	ldw	r2,124(sp)
    9fa0:	da000404 	addi	r8,sp,16
    9fa4:	003fee06 	br	9f60 <__alt_data_end+0xf0009f60>
    9fa8:	d9403117 	ldw	r5,196(sp)
    9fac:	d8802a17 	ldw	r2,168(sp)
    9fb0:	28adc83a 	sub	r22,r5,r2
    9fb4:	05be630e 	bge	zero,r22,9944 <__alt_data_end+0xf0009944>
    9fb8:	07000404 	movi	fp,16
    9fbc:	d8801f17 	ldw	r2,124(sp)
    9fc0:	e5838f0e 	bge	fp,r22,ae00 <___vfprintf_internal_r+0x1d88>
    9fc4:	01420034 	movhi	r5,2048
    9fc8:	2940c284 	addi	r5,r5,778
    9fcc:	dc403015 	stw	r17,192(sp)
    9fd0:	d9402b15 	stw	r5,172(sp)
    9fd4:	b023883a 	mov	r17,r22
    9fd8:	04c001c4 	movi	r19,7
    9fdc:	a82d883a 	mov	r22,r21
    9fe0:	902b883a 	mov	r21,r18
    9fe4:	8025883a 	mov	r18,r16
    9fe8:	dc002c17 	ldw	r16,176(sp)
    9fec:	00000306 	br	9ffc <___vfprintf_internal_r+0xf84>
    9ff0:	8c7ffc04 	addi	r17,r17,-16
    9ff4:	42000204 	addi	r8,r8,8
    9ff8:	e440110e 	bge	fp,r17,a040 <___vfprintf_internal_r+0xfc8>
    9ffc:	18c00404 	addi	r3,r3,16
    a000:	10800044 	addi	r2,r2,1
    a004:	45000015 	stw	r20,0(r8)
    a008:	47000115 	stw	fp,4(r8)
    a00c:	d8c02015 	stw	r3,128(sp)
    a010:	d8801f15 	stw	r2,124(sp)
    a014:	98bff60e 	bge	r19,r2,9ff0 <__alt_data_end+0xf0009ff0>
    a018:	d9801e04 	addi	r6,sp,120
    a01c:	b80b883a 	mov	r5,r23
    a020:	8009883a 	mov	r4,r16
    a024:	00104040 	call	10404 <__sprint_r>
    a028:	103d151e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a02c:	8c7ffc04 	addi	r17,r17,-16
    a030:	d8c02017 	ldw	r3,128(sp)
    a034:	d8801f17 	ldw	r2,124(sp)
    a038:	da000404 	addi	r8,sp,16
    a03c:	e47fef16 	blt	fp,r17,9ffc <__alt_data_end+0xf0009ffc>
    a040:	9021883a 	mov	r16,r18
    a044:	a825883a 	mov	r18,r21
    a048:	b02b883a 	mov	r21,r22
    a04c:	882d883a 	mov	r22,r17
    a050:	dc403017 	ldw	r17,192(sp)
    a054:	d9002b17 	ldw	r4,172(sp)
    a058:	1d87883a 	add	r3,r3,r22
    a05c:	10800044 	addi	r2,r2,1
    a060:	41000015 	stw	r4,0(r8)
    a064:	45800115 	stw	r22,4(r8)
    a068:	d8c02015 	stw	r3,128(sp)
    a06c:	d8801f15 	stw	r2,124(sp)
    a070:	010001c4 	movi	r4,7
    a074:	20818e16 	blt	r4,r2,a6b0 <___vfprintf_internal_r+0x1638>
    a078:	42000204 	addi	r8,r8,8
    a07c:	003e3106 	br	9944 <__alt_data_end+0xf0009944>
    a080:	d9403317 	ldw	r5,204(sp)
    a084:	00800044 	movi	r2,1
    a088:	18c00044 	addi	r3,r3,1
    a08c:	1141530e 	bge	r2,r5,a5dc <___vfprintf_internal_r+0x1564>
    a090:	dc401f17 	ldw	r17,124(sp)
    a094:	00800044 	movi	r2,1
    a098:	40800115 	stw	r2,4(r8)
    a09c:	8c400044 	addi	r17,r17,1
    a0a0:	44000015 	stw	r16,0(r8)
    a0a4:	d8c02015 	stw	r3,128(sp)
    a0a8:	dc401f15 	stw	r17,124(sp)
    a0ac:	008001c4 	movi	r2,7
    a0b0:	14416b16 	blt	r2,r17,a660 <___vfprintf_internal_r+0x15e8>
    a0b4:	42000204 	addi	r8,r8,8
    a0b8:	d8803717 	ldw	r2,220(sp)
    a0bc:	d9003417 	ldw	r4,208(sp)
    a0c0:	8c400044 	addi	r17,r17,1
    a0c4:	10c7883a 	add	r3,r2,r3
    a0c8:	40800115 	stw	r2,4(r8)
    a0cc:	41000015 	stw	r4,0(r8)
    a0d0:	d8c02015 	stw	r3,128(sp)
    a0d4:	dc401f15 	stw	r17,124(sp)
    a0d8:	008001c4 	movi	r2,7
    a0dc:	14416916 	blt	r2,r17,a684 <___vfprintf_internal_r+0x160c>
    a0e0:	45800204 	addi	r22,r8,8
    a0e4:	d9003617 	ldw	r4,216(sp)
    a0e8:	d9403817 	ldw	r5,224(sp)
    a0ec:	000d883a 	mov	r6,zero
    a0f0:	000f883a 	mov	r7,zero
    a0f4:	d8c03c15 	stw	r3,240(sp)
    a0f8:	0012d340 	call	12d34 <__eqdf2>
    a0fc:	d8c03c17 	ldw	r3,240(sp)
    a100:	1000bc26 	beq	r2,zero,a3f4 <___vfprintf_internal_r+0x137c>
    a104:	d9403317 	ldw	r5,204(sp)
    a108:	84000044 	addi	r16,r16,1
    a10c:	8c400044 	addi	r17,r17,1
    a110:	28bfffc4 	addi	r2,r5,-1
    a114:	1887883a 	add	r3,r3,r2
    a118:	b0800115 	stw	r2,4(r22)
    a11c:	b4000015 	stw	r16,0(r22)
    a120:	d8c02015 	stw	r3,128(sp)
    a124:	dc401f15 	stw	r17,124(sp)
    a128:	008001c4 	movi	r2,7
    a12c:	14414316 	blt	r2,r17,a63c <___vfprintf_internal_r+0x15c4>
    a130:	b5800204 	addi	r22,r22,8
    a134:	d9003a17 	ldw	r4,232(sp)
    a138:	df0022c4 	addi	fp,sp,139
    a13c:	8c400044 	addi	r17,r17,1
    a140:	20c7883a 	add	r3,r4,r3
    a144:	b7000015 	stw	fp,0(r22)
    a148:	b1000115 	stw	r4,4(r22)
    a14c:	d8c02015 	stw	r3,128(sp)
    a150:	dc401f15 	stw	r17,124(sp)
    a154:	008001c4 	movi	r2,7
    a158:	14400e16 	blt	r2,r17,a194 <___vfprintf_internal_r+0x111c>
    a15c:	b2000204 	addi	r8,r22,8
    a160:	003e3a06 	br	9a4c <__alt_data_end+0xf0009a4c>
    a164:	01020034 	movhi	r4,2048
    a168:	2100c284 	addi	r4,r4,778
    a16c:	d9002b15 	stw	r4,172(sp)
    a170:	d9002b17 	ldw	r4,172(sp)
    a174:	1c07883a 	add	r3,r3,r16
    a178:	44000115 	stw	r16,4(r8)
    a17c:	41000015 	stw	r4,0(r8)
    a180:	10800044 	addi	r2,r2,1
    a184:	d8c02015 	stw	r3,128(sp)
    a188:	d8801f15 	stw	r2,124(sp)
    a18c:	010001c4 	movi	r4,7
    a190:	20be2d0e 	bge	r4,r2,9a48 <__alt_data_end+0xf0009a48>
    a194:	d9002c17 	ldw	r4,176(sp)
    a198:	d9801e04 	addi	r6,sp,120
    a19c:	b80b883a 	mov	r5,r23
    a1a0:	00104040 	call	10404 <__sprint_r>
    a1a4:	103cb61e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a1a8:	d8c02017 	ldw	r3,128(sp)
    a1ac:	da000404 	addi	r8,sp,16
    a1b0:	003e2606 	br	9a4c <__alt_data_end+0xf0009a4c>
    a1b4:	d9002c17 	ldw	r4,176(sp)
    a1b8:	d9801e04 	addi	r6,sp,120
    a1bc:	b80b883a 	mov	r5,r23
    a1c0:	00104040 	call	10404 <__sprint_r>
    a1c4:	103e5d26 	beq	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a1c8:	003cad06 	br	9480 <__alt_data_end+0xf0009480>
    a1cc:	d9002c17 	ldw	r4,176(sp)
    a1d0:	d9801e04 	addi	r6,sp,120
    a1d4:	b80b883a 	mov	r5,r23
    a1d8:	00104040 	call	10404 <__sprint_r>
    a1dc:	103ca81e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a1e0:	d8c02017 	ldw	r3,128(sp)
    a1e4:	da000404 	addi	r8,sp,16
    a1e8:	003e0b06 	br	9a18 <__alt_data_end+0xf0009a18>
    a1ec:	d9002c17 	ldw	r4,176(sp)
    a1f0:	d9801e04 	addi	r6,sp,120
    a1f4:	b80b883a 	mov	r5,r23
    a1f8:	00104040 	call	10404 <__sprint_r>
    a1fc:	103ca01e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a200:	d8c02017 	ldw	r3,128(sp)
    a204:	da000404 	addi	r8,sp,16
    a208:	003dbd06 	br	9900 <__alt_data_end+0xf0009900>
    a20c:	d9002c17 	ldw	r4,176(sp)
    a210:	d9801e04 	addi	r6,sp,120
    a214:	b80b883a 	mov	r5,r23
    a218:	00104040 	call	10404 <__sprint_r>
    a21c:	103c981e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a220:	d8c02017 	ldw	r3,128(sp)
    a224:	da000404 	addi	r8,sp,16
    a228:	003dc306 	br	9938 <__alt_data_end+0xf0009938>
    a22c:	d8802917 	ldw	r2,164(sp)
    a230:	d8002785 	stb	zero,158(sp)
    a234:	103f0616 	blt	r2,zero,9e50 <__alt_data_end+0xf0009e50>
    a238:	00ffdfc4 	movi	r3,-129
    a23c:	9d84b03a 	or	r2,r19,r22
    a240:	90e4703a 	and	r18,r18,r3
    a244:	103c6b26 	beq	r2,zero,93f4 <__alt_data_end+0xf00093f4>
    a248:	0039883a 	mov	fp,zero
    a24c:	003e7406 	br	9c20 <__alt_data_end+0xf0009c20>
    a250:	9080040c 	andi	r2,r18,16
    a254:	1001b326 	beq	r2,zero,a924 <___vfprintf_internal_r+0x18ac>
    a258:	d9002d17 	ldw	r4,180(sp)
    a25c:	d9402917 	ldw	r5,164(sp)
    a260:	d8002785 	stb	zero,158(sp)
    a264:	20800104 	addi	r2,r4,4
    a268:	24c00017 	ldw	r19,0(r4)
    a26c:	002d883a 	mov	r22,zero
    a270:	2801b516 	blt	r5,zero,a948 <___vfprintf_internal_r+0x18d0>
    a274:	00ffdfc4 	movi	r3,-129
    a278:	d8802d15 	stw	r2,180(sp)
    a27c:	90e4703a 	and	r18,r18,r3
    a280:	983d2726 	beq	r19,zero,9720 <__alt_data_end+0xf0009720>
    a284:	0039883a 	mov	fp,zero
    a288:	003d2a06 	br	9734 <__alt_data_end+0xf0009734>
    a28c:	dc402617 	ldw	r17,152(sp)
    a290:	0441d30e 	bge	zero,r17,a9e0 <___vfprintf_internal_r+0x1968>
    a294:	dc403217 	ldw	r17,200(sp)
    a298:	d8803317 	ldw	r2,204(sp)
    a29c:	1440010e 	bge	r2,r17,a2a4 <___vfprintf_internal_r+0x122c>
    a2a0:	1023883a 	mov	r17,r2
    a2a4:	04400a0e 	bge	zero,r17,a2d0 <___vfprintf_internal_r+0x1258>
    a2a8:	d8801f17 	ldw	r2,124(sp)
    a2ac:	1c47883a 	add	r3,r3,r17
    a2b0:	44000015 	stw	r16,0(r8)
    a2b4:	10800044 	addi	r2,r2,1
    a2b8:	44400115 	stw	r17,4(r8)
    a2bc:	d8c02015 	stw	r3,128(sp)
    a2c0:	d8801f15 	stw	r2,124(sp)
    a2c4:	010001c4 	movi	r4,7
    a2c8:	20826516 	blt	r4,r2,ac60 <___vfprintf_internal_r+0x1be8>
    a2cc:	42000204 	addi	r8,r8,8
    a2d0:	88026116 	blt	r17,zero,ac58 <___vfprintf_internal_r+0x1be0>
    a2d4:	d9003217 	ldw	r4,200(sp)
    a2d8:	2463c83a 	sub	r17,r4,r17
    a2dc:	04407b0e 	bge	zero,r17,a4cc <___vfprintf_internal_r+0x1454>
    a2e0:	05800404 	movi	r22,16
    a2e4:	d8801f17 	ldw	r2,124(sp)
    a2e8:	b4419d0e 	bge	r22,r17,a960 <___vfprintf_internal_r+0x18e8>
    a2ec:	01020034 	movhi	r4,2048
    a2f0:	2100c284 	addi	r4,r4,778
    a2f4:	d9002b15 	stw	r4,172(sp)
    a2f8:	070001c4 	movi	fp,7
    a2fc:	dcc02c17 	ldw	r19,176(sp)
    a300:	00000306 	br	a310 <___vfprintf_internal_r+0x1298>
    a304:	42000204 	addi	r8,r8,8
    a308:	8c7ffc04 	addi	r17,r17,-16
    a30c:	b441970e 	bge	r22,r17,a96c <___vfprintf_internal_r+0x18f4>
    a310:	18c00404 	addi	r3,r3,16
    a314:	10800044 	addi	r2,r2,1
    a318:	45000015 	stw	r20,0(r8)
    a31c:	45800115 	stw	r22,4(r8)
    a320:	d8c02015 	stw	r3,128(sp)
    a324:	d8801f15 	stw	r2,124(sp)
    a328:	e0bff60e 	bge	fp,r2,a304 <__alt_data_end+0xf000a304>
    a32c:	d9801e04 	addi	r6,sp,120
    a330:	b80b883a 	mov	r5,r23
    a334:	9809883a 	mov	r4,r19
    a338:	00104040 	call	10404 <__sprint_r>
    a33c:	103c501e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a340:	d8c02017 	ldw	r3,128(sp)
    a344:	d8801f17 	ldw	r2,124(sp)
    a348:	da000404 	addi	r8,sp,16
    a34c:	003fee06 	br	a308 <__alt_data_end+0xf000a308>
    a350:	d9002c17 	ldw	r4,176(sp)
    a354:	d9801e04 	addi	r6,sp,120
    a358:	b80b883a 	mov	r5,r23
    a35c:	00104040 	call	10404 <__sprint_r>
    a360:	103c471e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a364:	d8c02017 	ldw	r3,128(sp)
    a368:	df002787 	ldb	fp,158(sp)
    a36c:	da000404 	addi	r8,sp,16
    a370:	003d5606 	br	98cc <__alt_data_end+0xf00098cc>
    a374:	9080040c 	andi	r2,r18,16
    a378:	10016126 	beq	r2,zero,a900 <___vfprintf_internal_r+0x1888>
    a37c:	d8802d17 	ldw	r2,180(sp)
    a380:	14c00017 	ldw	r19,0(r2)
    a384:	10800104 	addi	r2,r2,4
    a388:	d8802d15 	stw	r2,180(sp)
    a38c:	982dd7fa 	srai	r22,r19,31
    a390:	b005883a 	mov	r2,r22
    a394:	003c8206 	br	95a0 <__alt_data_end+0xf00095a0>
    a398:	9080040c 	andi	r2,r18,16
    a39c:	10003526 	beq	r2,zero,a474 <___vfprintf_internal_r+0x13fc>
    a3a0:	d9402d17 	ldw	r5,180(sp)
    a3a4:	d8c02917 	ldw	r3,164(sp)
    a3a8:	d8002785 	stb	zero,158(sp)
    a3ac:	28800104 	addi	r2,r5,4
    a3b0:	2cc00017 	ldw	r19,0(r5)
    a3b4:	002d883a 	mov	r22,zero
    a3b8:	18003716 	blt	r3,zero,a498 <___vfprintf_internal_r+0x1420>
    a3bc:	00ffdfc4 	movi	r3,-129
    a3c0:	d8802d15 	stw	r2,180(sp)
    a3c4:	90e4703a 	and	r18,r18,r3
    a3c8:	0039883a 	mov	fp,zero
    a3cc:	983df326 	beq	r19,zero,9b9c <__alt_data_end+0xf0009b9c>
    a3d0:	00800244 	movi	r2,9
    a3d4:	14fc7b36 	bltu	r2,r19,95c4 <__alt_data_end+0xf00095c4>
    a3d8:	d8c02817 	ldw	r3,160(sp)
    a3dc:	dc001dc4 	addi	r16,sp,119
    a3e0:	9cc00c04 	addi	r19,r19,48
    a3e4:	1c07c83a 	sub	r3,r3,r16
    a3e8:	dcc01dc5 	stb	r19,119(sp)
    a3ec:	d8c02e15 	stw	r3,184(sp)
    a3f0:	003ce806 	br	9794 <__alt_data_end+0xf0009794>
    a3f4:	d8803317 	ldw	r2,204(sp)
    a3f8:	143fffc4 	addi	r16,r2,-1
    a3fc:	043f4d0e 	bge	zero,r16,a134 <__alt_data_end+0xf000a134>
    a400:	07000404 	movi	fp,16
    a404:	e400810e 	bge	fp,r16,a60c <___vfprintf_internal_r+0x1594>
    a408:	01420034 	movhi	r5,2048
    a40c:	2940c284 	addi	r5,r5,778
    a410:	d9402b15 	stw	r5,172(sp)
    a414:	01c001c4 	movi	r7,7
    a418:	dcc02c17 	ldw	r19,176(sp)
    a41c:	00000306 	br	a42c <___vfprintf_internal_r+0x13b4>
    a420:	b5800204 	addi	r22,r22,8
    a424:	843ffc04 	addi	r16,r16,-16
    a428:	e4007b0e 	bge	fp,r16,a618 <___vfprintf_internal_r+0x15a0>
    a42c:	18c00404 	addi	r3,r3,16
    a430:	8c400044 	addi	r17,r17,1
    a434:	b5000015 	stw	r20,0(r22)
    a438:	b7000115 	stw	fp,4(r22)
    a43c:	d8c02015 	stw	r3,128(sp)
    a440:	dc401f15 	stw	r17,124(sp)
    a444:	3c7ff60e 	bge	r7,r17,a420 <__alt_data_end+0xf000a420>
    a448:	d9801e04 	addi	r6,sp,120
    a44c:	b80b883a 	mov	r5,r23
    a450:	9809883a 	mov	r4,r19
    a454:	d9c03c15 	stw	r7,240(sp)
    a458:	00104040 	call	10404 <__sprint_r>
    a45c:	d9c03c17 	ldw	r7,240(sp)
    a460:	103c071e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a464:	d8c02017 	ldw	r3,128(sp)
    a468:	dc401f17 	ldw	r17,124(sp)
    a46c:	dd800404 	addi	r22,sp,16
    a470:	003fec06 	br	a424 <__alt_data_end+0xf000a424>
    a474:	9080100c 	andi	r2,r18,64
    a478:	d8002785 	stb	zero,158(sp)
    a47c:	10010e26 	beq	r2,zero,a8b8 <___vfprintf_internal_r+0x1840>
    a480:	d9002d17 	ldw	r4,180(sp)
    a484:	d9402917 	ldw	r5,164(sp)
    a488:	002d883a 	mov	r22,zero
    a48c:	20800104 	addi	r2,r4,4
    a490:	24c0000b 	ldhu	r19,0(r4)
    a494:	283fc90e 	bge	r5,zero,a3bc <__alt_data_end+0xf000a3bc>
    a498:	d8802d15 	stw	r2,180(sp)
    a49c:	0039883a 	mov	fp,zero
    a4a0:	9d84b03a 	or	r2,r19,r22
    a4a4:	103c461e 	bne	r2,zero,95c0 <__alt_data_end+0xf00095c0>
    a4a8:	00800044 	movi	r2,1
    a4ac:	003e6c06 	br	9e60 <__alt_data_end+0xf0009e60>
    a4b0:	d9002c17 	ldw	r4,176(sp)
    a4b4:	d9801e04 	addi	r6,sp,120
    a4b8:	b80b883a 	mov	r5,r23
    a4bc:	00104040 	call	10404 <__sprint_r>
    a4c0:	103bef1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a4c4:	d8c02017 	ldw	r3,128(sp)
    a4c8:	da000404 	addi	r8,sp,16
    a4cc:	d9003217 	ldw	r4,200(sp)
    a4d0:	d8802617 	ldw	r2,152(sp)
    a4d4:	d9403317 	ldw	r5,204(sp)
    a4d8:	8123883a 	add	r17,r16,r4
    a4dc:	11400216 	blt	r2,r5,a4e8 <___vfprintf_internal_r+0x1470>
    a4e0:	9100004c 	andi	r4,r18,1
    a4e4:	20000d26 	beq	r4,zero,a51c <___vfprintf_internal_r+0x14a4>
    a4e8:	d9003717 	ldw	r4,220(sp)
    a4ec:	d9403417 	ldw	r5,208(sp)
    a4f0:	1907883a 	add	r3,r3,r4
    a4f4:	d9001f17 	ldw	r4,124(sp)
    a4f8:	41400015 	stw	r5,0(r8)
    a4fc:	d9403717 	ldw	r5,220(sp)
    a500:	21000044 	addi	r4,r4,1
    a504:	d8c02015 	stw	r3,128(sp)
    a508:	41400115 	stw	r5,4(r8)
    a50c:	d9001f15 	stw	r4,124(sp)
    a510:	014001c4 	movi	r5,7
    a514:	2901e816 	blt	r5,r4,acb8 <___vfprintf_internal_r+0x1c40>
    a518:	42000204 	addi	r8,r8,8
    a51c:	d9003317 	ldw	r4,204(sp)
    a520:	8121883a 	add	r16,r16,r4
    a524:	2085c83a 	sub	r2,r4,r2
    a528:	8461c83a 	sub	r16,r16,r17
    a52c:	1400010e 	bge	r2,r16,a534 <___vfprintf_internal_r+0x14bc>
    a530:	1021883a 	mov	r16,r2
    a534:	04000a0e 	bge	zero,r16,a560 <___vfprintf_internal_r+0x14e8>
    a538:	d9001f17 	ldw	r4,124(sp)
    a53c:	1c07883a 	add	r3,r3,r16
    a540:	44400015 	stw	r17,0(r8)
    a544:	21000044 	addi	r4,r4,1
    a548:	44000115 	stw	r16,4(r8)
    a54c:	d8c02015 	stw	r3,128(sp)
    a550:	d9001f15 	stw	r4,124(sp)
    a554:	014001c4 	movi	r5,7
    a558:	2901fb16 	blt	r5,r4,ad48 <___vfprintf_internal_r+0x1cd0>
    a55c:	42000204 	addi	r8,r8,8
    a560:	8001f716 	blt	r16,zero,ad40 <___vfprintf_internal_r+0x1cc8>
    a564:	1421c83a 	sub	r16,r2,r16
    a568:	043d380e 	bge	zero,r16,9a4c <__alt_data_end+0xf0009a4c>
    a56c:	04400404 	movi	r17,16
    a570:	d8801f17 	ldw	r2,124(sp)
    a574:	8c3efb0e 	bge	r17,r16,a164 <__alt_data_end+0xf000a164>
    a578:	01420034 	movhi	r5,2048
    a57c:	2940c284 	addi	r5,r5,778
    a580:	d9402b15 	stw	r5,172(sp)
    a584:	058001c4 	movi	r22,7
    a588:	dcc02c17 	ldw	r19,176(sp)
    a58c:	00000306 	br	a59c <___vfprintf_internal_r+0x1524>
    a590:	42000204 	addi	r8,r8,8
    a594:	843ffc04 	addi	r16,r16,-16
    a598:	8c3ef50e 	bge	r17,r16,a170 <__alt_data_end+0xf000a170>
    a59c:	18c00404 	addi	r3,r3,16
    a5a0:	10800044 	addi	r2,r2,1
    a5a4:	45000015 	stw	r20,0(r8)
    a5a8:	44400115 	stw	r17,4(r8)
    a5ac:	d8c02015 	stw	r3,128(sp)
    a5b0:	d8801f15 	stw	r2,124(sp)
    a5b4:	b0bff60e 	bge	r22,r2,a590 <__alt_data_end+0xf000a590>
    a5b8:	d9801e04 	addi	r6,sp,120
    a5bc:	b80b883a 	mov	r5,r23
    a5c0:	9809883a 	mov	r4,r19
    a5c4:	00104040 	call	10404 <__sprint_r>
    a5c8:	103bad1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a5cc:	d8c02017 	ldw	r3,128(sp)
    a5d0:	d8801f17 	ldw	r2,124(sp)
    a5d4:	da000404 	addi	r8,sp,16
    a5d8:	003fee06 	br	a594 <__alt_data_end+0xf000a594>
    a5dc:	9088703a 	and	r4,r18,r2
    a5e0:	203eab1e 	bne	r4,zero,a090 <__alt_data_end+0xf000a090>
    a5e4:	dc401f17 	ldw	r17,124(sp)
    a5e8:	40800115 	stw	r2,4(r8)
    a5ec:	44000015 	stw	r16,0(r8)
    a5f0:	8c400044 	addi	r17,r17,1
    a5f4:	d8c02015 	stw	r3,128(sp)
    a5f8:	dc401f15 	stw	r17,124(sp)
    a5fc:	008001c4 	movi	r2,7
    a600:	14400e16 	blt	r2,r17,a63c <___vfprintf_internal_r+0x15c4>
    a604:	45800204 	addi	r22,r8,8
    a608:	003eca06 	br	a134 <__alt_data_end+0xf000a134>
    a60c:	01020034 	movhi	r4,2048
    a610:	2100c284 	addi	r4,r4,778
    a614:	d9002b15 	stw	r4,172(sp)
    a618:	d8802b17 	ldw	r2,172(sp)
    a61c:	1c07883a 	add	r3,r3,r16
    a620:	8c400044 	addi	r17,r17,1
    a624:	b0800015 	stw	r2,0(r22)
    a628:	b4000115 	stw	r16,4(r22)
    a62c:	d8c02015 	stw	r3,128(sp)
    a630:	dc401f15 	stw	r17,124(sp)
    a634:	008001c4 	movi	r2,7
    a638:	147ebd0e 	bge	r2,r17,a130 <__alt_data_end+0xf000a130>
    a63c:	d9002c17 	ldw	r4,176(sp)
    a640:	d9801e04 	addi	r6,sp,120
    a644:	b80b883a 	mov	r5,r23
    a648:	00104040 	call	10404 <__sprint_r>
    a64c:	103b8c1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a650:	d8c02017 	ldw	r3,128(sp)
    a654:	dc401f17 	ldw	r17,124(sp)
    a658:	dd800404 	addi	r22,sp,16
    a65c:	003eb506 	br	a134 <__alt_data_end+0xf000a134>
    a660:	d9002c17 	ldw	r4,176(sp)
    a664:	d9801e04 	addi	r6,sp,120
    a668:	b80b883a 	mov	r5,r23
    a66c:	00104040 	call	10404 <__sprint_r>
    a670:	103b831e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a674:	d8c02017 	ldw	r3,128(sp)
    a678:	dc401f17 	ldw	r17,124(sp)
    a67c:	da000404 	addi	r8,sp,16
    a680:	003e8d06 	br	a0b8 <__alt_data_end+0xf000a0b8>
    a684:	d9002c17 	ldw	r4,176(sp)
    a688:	d9801e04 	addi	r6,sp,120
    a68c:	b80b883a 	mov	r5,r23
    a690:	00104040 	call	10404 <__sprint_r>
    a694:	103b7a1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a698:	d8c02017 	ldw	r3,128(sp)
    a69c:	dc401f17 	ldw	r17,124(sp)
    a6a0:	dd800404 	addi	r22,sp,16
    a6a4:	003e8f06 	br	a0e4 <__alt_data_end+0xf000a0e4>
    a6a8:	0027883a 	mov	r19,zero
    a6ac:	003f4a06 	br	a3d8 <__alt_data_end+0xf000a3d8>
    a6b0:	d9002c17 	ldw	r4,176(sp)
    a6b4:	d9801e04 	addi	r6,sp,120
    a6b8:	b80b883a 	mov	r5,r23
    a6bc:	00104040 	call	10404 <__sprint_r>
    a6c0:	103b6f1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a6c4:	d8c02017 	ldw	r3,128(sp)
    a6c8:	da000404 	addi	r8,sp,16
    a6cc:	003c9d06 	br	9944 <__alt_data_end+0xf0009944>
    a6d0:	04e7c83a 	sub	r19,zero,r19
    a6d4:	9804c03a 	cmpne	r2,r19,zero
    a6d8:	05adc83a 	sub	r22,zero,r22
    a6dc:	b0adc83a 	sub	r22,r22,r2
    a6e0:	d8802917 	ldw	r2,164(sp)
    a6e4:	07000b44 	movi	fp,45
    a6e8:	df002785 	stb	fp,158(sp)
    a6ec:	10017b16 	blt	r2,zero,acdc <___vfprintf_internal_r+0x1c64>
    a6f0:	00bfdfc4 	movi	r2,-129
    a6f4:	90a4703a 	and	r18,r18,r2
    a6f8:	003bb106 	br	95c0 <__alt_data_end+0xf00095c0>
    a6fc:	d9003617 	ldw	r4,216(sp)
    a700:	d9403817 	ldw	r5,224(sp)
    a704:	da003d15 	stw	r8,244(sp)
    a708:	00100280 	call	10028 <__fpclassifyd>
    a70c:	da003d17 	ldw	r8,244(sp)
    a710:	1000f026 	beq	r2,zero,aad4 <___vfprintf_internal_r+0x1a5c>
    a714:	d9002917 	ldw	r4,164(sp)
    a718:	05bff7c4 	movi	r22,-33
    a71c:	00bfffc4 	movi	r2,-1
    a720:	8dac703a 	and	r22,r17,r22
    a724:	20820026 	beq	r4,r2,af28 <___vfprintf_internal_r+0x1eb0>
    a728:	008011c4 	movi	r2,71
    a72c:	b081f726 	beq	r22,r2,af0c <___vfprintf_internal_r+0x1e94>
    a730:	d9003817 	ldw	r4,224(sp)
    a734:	90c04014 	ori	r3,r18,256
    a738:	d8c02b15 	stw	r3,172(sp)
    a73c:	20021516 	blt	r4,zero,af94 <___vfprintf_internal_r+0x1f1c>
    a740:	dcc03817 	ldw	r19,224(sp)
    a744:	d8002a05 	stb	zero,168(sp)
    a748:	00801984 	movi	r2,102
    a74c:	8881f926 	beq	r17,r2,af34 <___vfprintf_internal_r+0x1ebc>
    a750:	00801184 	movi	r2,70
    a754:	88821c26 	beq	r17,r2,afc8 <___vfprintf_internal_r+0x1f50>
    a758:	00801144 	movi	r2,69
    a75c:	b081ef26 	beq	r22,r2,af1c <___vfprintf_internal_r+0x1ea4>
    a760:	d8c02917 	ldw	r3,164(sp)
    a764:	d8802104 	addi	r2,sp,132
    a768:	d8800315 	stw	r2,12(sp)
    a76c:	d9403617 	ldw	r5,216(sp)
    a770:	d8802504 	addi	r2,sp,148
    a774:	d9002c17 	ldw	r4,176(sp)
    a778:	d8800215 	stw	r2,8(sp)
    a77c:	d8802604 	addi	r2,sp,152
    a780:	d8c00015 	stw	r3,0(sp)
    a784:	d8800115 	stw	r2,4(sp)
    a788:	01c00084 	movi	r7,2
    a78c:	980d883a 	mov	r6,r19
    a790:	d8c03c15 	stw	r3,240(sp)
    a794:	da003d15 	stw	r8,244(sp)
    a798:	000b69c0 	call	b69c <_dtoa_r>
    a79c:	1021883a 	mov	r16,r2
    a7a0:	008019c4 	movi	r2,103
    a7a4:	d8c03c17 	ldw	r3,240(sp)
    a7a8:	da003d17 	ldw	r8,244(sp)
    a7ac:	88817126 	beq	r17,r2,ad74 <___vfprintf_internal_r+0x1cfc>
    a7b0:	008011c4 	movi	r2,71
    a7b4:	88829226 	beq	r17,r2,b200 <___vfprintf_internal_r+0x2188>
    a7b8:	80f9883a 	add	fp,r16,r3
    a7bc:	d9003617 	ldw	r4,216(sp)
    a7c0:	000d883a 	mov	r6,zero
    a7c4:	000f883a 	mov	r7,zero
    a7c8:	980b883a 	mov	r5,r19
    a7cc:	da003d15 	stw	r8,244(sp)
    a7d0:	0012d340 	call	12d34 <__eqdf2>
    a7d4:	da003d17 	ldw	r8,244(sp)
    a7d8:	10018d26 	beq	r2,zero,ae10 <___vfprintf_internal_r+0x1d98>
    a7dc:	d8802117 	ldw	r2,132(sp)
    a7e0:	1700062e 	bgeu	r2,fp,a7fc <___vfprintf_internal_r+0x1784>
    a7e4:	01000c04 	movi	r4,48
    a7e8:	10c00044 	addi	r3,r2,1
    a7ec:	d8c02115 	stw	r3,132(sp)
    a7f0:	11000005 	stb	r4,0(r2)
    a7f4:	d8802117 	ldw	r2,132(sp)
    a7f8:	173ffb36 	bltu	r2,fp,a7e8 <__alt_data_end+0xf000a7e8>
    a7fc:	1405c83a 	sub	r2,r2,r16
    a800:	d8803315 	stw	r2,204(sp)
    a804:	008011c4 	movi	r2,71
    a808:	b0817626 	beq	r22,r2,ade4 <___vfprintf_internal_r+0x1d6c>
    a80c:	00801944 	movi	r2,101
    a810:	1442810e 	bge	r2,r17,b218 <___vfprintf_internal_r+0x21a0>
    a814:	d8c02617 	ldw	r3,152(sp)
    a818:	00801984 	movi	r2,102
    a81c:	d8c03215 	stw	r3,200(sp)
    a820:	8881fe26 	beq	r17,r2,b01c <___vfprintf_internal_r+0x1fa4>
    a824:	d8c03217 	ldw	r3,200(sp)
    a828:	d9003317 	ldw	r4,204(sp)
    a82c:	1901dd16 	blt	r3,r4,afa4 <___vfprintf_internal_r+0x1f2c>
    a830:	9480004c 	andi	r18,r18,1
    a834:	90022b1e 	bne	r18,zero,b0e4 <___vfprintf_internal_r+0x206c>
    a838:	1805883a 	mov	r2,r3
    a83c:	18028016 	blt	r3,zero,b240 <___vfprintf_internal_r+0x21c8>
    a840:	d8c03217 	ldw	r3,200(sp)
    a844:	044019c4 	movi	r17,103
    a848:	d8c02e15 	stw	r3,184(sp)
    a84c:	df002a07 	ldb	fp,168(sp)
    a850:	e001531e 	bne	fp,zero,ada0 <___vfprintf_internal_r+0x1d28>
    a854:	df002783 	ldbu	fp,158(sp)
    a858:	d8802a15 	stw	r2,168(sp)
    a85c:	dc802b17 	ldw	r18,172(sp)
    a860:	d8002915 	stw	zero,164(sp)
    a864:	003bd106 	br	97ac <__alt_data_end+0xf00097ac>
    a868:	d8802d17 	ldw	r2,180(sp)
    a86c:	d8c02d17 	ldw	r3,180(sp)
    a870:	d9002d17 	ldw	r4,180(sp)
    a874:	10800017 	ldw	r2,0(r2)
    a878:	18c00117 	ldw	r3,4(r3)
    a87c:	21000204 	addi	r4,r4,8
    a880:	d8803615 	stw	r2,216(sp)
    a884:	d8c03815 	stw	r3,224(sp)
    a888:	d9002d15 	stw	r4,180(sp)
    a88c:	003b7506 	br	9664 <__alt_data_end+0xf0009664>
    a890:	ac400007 	ldb	r17,0(r21)
    a894:	003a5906 	br	91fc <__alt_data_end+0xf00091fc>
    a898:	9080100c 	andi	r2,r18,64
    a89c:	1000a826 	beq	r2,zero,ab40 <___vfprintf_internal_r+0x1ac8>
    a8a0:	d9002d17 	ldw	r4,180(sp)
    a8a4:	002d883a 	mov	r22,zero
    a8a8:	24c0000b 	ldhu	r19,0(r4)
    a8ac:	21000104 	addi	r4,r4,4
    a8b0:	d9002d15 	stw	r4,180(sp)
    a8b4:	003ccb06 	br	9be4 <__alt_data_end+0xf0009be4>
    a8b8:	d8c02d17 	ldw	r3,180(sp)
    a8bc:	d9002917 	ldw	r4,164(sp)
    a8c0:	002d883a 	mov	r22,zero
    a8c4:	18800104 	addi	r2,r3,4
    a8c8:	1cc00017 	ldw	r19,0(r3)
    a8cc:	203ebb0e 	bge	r4,zero,a3bc <__alt_data_end+0xf000a3bc>
    a8d0:	003ef106 	br	a498 <__alt_data_end+0xf000a498>
    a8d4:	9080040c 	andi	r2,r18,16
    a8d8:	1000921e 	bne	r2,zero,ab24 <___vfprintf_internal_r+0x1aac>
    a8dc:	9480100c 	andi	r18,r18,64
    a8e0:	90013926 	beq	r18,zero,adc8 <___vfprintf_internal_r+0x1d50>
    a8e4:	d9002d17 	ldw	r4,180(sp)
    a8e8:	d9402f17 	ldw	r5,188(sp)
    a8ec:	20800017 	ldw	r2,0(r4)
    a8f0:	21000104 	addi	r4,r4,4
    a8f4:	d9002d15 	stw	r4,180(sp)
    a8f8:	1140000d 	sth	r5,0(r2)
    a8fc:	003a1606 	br	9158 <__alt_data_end+0xf0009158>
    a900:	9080100c 	andi	r2,r18,64
    a904:	10008026 	beq	r2,zero,ab08 <___vfprintf_internal_r+0x1a90>
    a908:	d8c02d17 	ldw	r3,180(sp)
    a90c:	1cc0000f 	ldh	r19,0(r3)
    a910:	18c00104 	addi	r3,r3,4
    a914:	d8c02d15 	stw	r3,180(sp)
    a918:	982dd7fa 	srai	r22,r19,31
    a91c:	b005883a 	mov	r2,r22
    a920:	003b1f06 	br	95a0 <__alt_data_end+0xf00095a0>
    a924:	9080100c 	andi	r2,r18,64
    a928:	d8002785 	stb	zero,158(sp)
    a92c:	10008a1e 	bne	r2,zero,ab58 <___vfprintf_internal_r+0x1ae0>
    a930:	d9402d17 	ldw	r5,180(sp)
    a934:	d8c02917 	ldw	r3,164(sp)
    a938:	002d883a 	mov	r22,zero
    a93c:	28800104 	addi	r2,r5,4
    a940:	2cc00017 	ldw	r19,0(r5)
    a944:	183e4b0e 	bge	r3,zero,a274 <__alt_data_end+0xf000a274>
    a948:	9d86b03a 	or	r3,r19,r22
    a94c:	d8802d15 	stw	r2,180(sp)
    a950:	183e4c1e 	bne	r3,zero,a284 <__alt_data_end+0xf000a284>
    a954:	0039883a 	mov	fp,zero
    a958:	0005883a 	mov	r2,zero
    a95c:	003d4006 	br	9e60 <__alt_data_end+0xf0009e60>
    a960:	01420034 	movhi	r5,2048
    a964:	2940c284 	addi	r5,r5,778
    a968:	d9402b15 	stw	r5,172(sp)
    a96c:	d9402b17 	ldw	r5,172(sp)
    a970:	1c47883a 	add	r3,r3,r17
    a974:	10800044 	addi	r2,r2,1
    a978:	41400015 	stw	r5,0(r8)
    a97c:	44400115 	stw	r17,4(r8)
    a980:	d8c02015 	stw	r3,128(sp)
    a984:	d8801f15 	stw	r2,124(sp)
    a988:	010001c4 	movi	r4,7
    a98c:	20bec816 	blt	r4,r2,a4b0 <__alt_data_end+0xf000a4b0>
    a990:	42000204 	addi	r8,r8,8
    a994:	003ecd06 	br	a4cc <__alt_data_end+0xf000a4cc>
    a998:	d9002917 	ldw	r4,164(sp)
    a99c:	d8002785 	stb	zero,158(sp)
    a9a0:	203d2d16 	blt	r4,zero,9e58 <__alt_data_end+0xf0009e58>
    a9a4:	00bfdfc4 	movi	r2,-129
    a9a8:	90a4703a 	and	r18,r18,r2
    a9ac:	003a9106 	br	93f4 <__alt_data_end+0xf00093f4>
    a9b0:	01020034 	movhi	r4,2048
    a9b4:	2100c284 	addi	r4,r4,778
    a9b8:	d9002b15 	stw	r4,172(sp)
    a9bc:	003c0c06 	br	99f0 <__alt_data_end+0xf00099f0>
    a9c0:	d9002c17 	ldw	r4,176(sp)
    a9c4:	d9801e04 	addi	r6,sp,120
    a9c8:	b80b883a 	mov	r5,r23
    a9cc:	00104040 	call	10404 <__sprint_r>
    a9d0:	103aab1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    a9d4:	d8c02017 	ldw	r3,128(sp)
    a9d8:	da000404 	addi	r8,sp,16
    a9dc:	003d4106 	br	9ee4 <__alt_data_end+0xf0009ee4>
    a9e0:	d8801f17 	ldw	r2,124(sp)
    a9e4:	01420034 	movhi	r5,2048
    a9e8:	01000044 	movi	r4,1
    a9ec:	18c00044 	addi	r3,r3,1
    a9f0:	10800044 	addi	r2,r2,1
    a9f4:	2940c204 	addi	r5,r5,776
    a9f8:	41000115 	stw	r4,4(r8)
    a9fc:	41400015 	stw	r5,0(r8)
    aa00:	d8c02015 	stw	r3,128(sp)
    aa04:	d8801f15 	stw	r2,124(sp)
    aa08:	010001c4 	movi	r4,7
    aa0c:	20805c16 	blt	r4,r2,ab80 <___vfprintf_internal_r+0x1b08>
    aa10:	42000204 	addi	r8,r8,8
    aa14:	8800041e 	bne	r17,zero,aa28 <___vfprintf_internal_r+0x19b0>
    aa18:	d8803317 	ldw	r2,204(sp)
    aa1c:	1000021e 	bne	r2,zero,aa28 <___vfprintf_internal_r+0x19b0>
    aa20:	9080004c 	andi	r2,r18,1
    aa24:	103c0926 	beq	r2,zero,9a4c <__alt_data_end+0xf0009a4c>
    aa28:	d9003717 	ldw	r4,220(sp)
    aa2c:	d8801f17 	ldw	r2,124(sp)
    aa30:	d9403417 	ldw	r5,208(sp)
    aa34:	20c7883a 	add	r3,r4,r3
    aa38:	10800044 	addi	r2,r2,1
    aa3c:	41000115 	stw	r4,4(r8)
    aa40:	41400015 	stw	r5,0(r8)
    aa44:	d8c02015 	stw	r3,128(sp)
    aa48:	d8801f15 	stw	r2,124(sp)
    aa4c:	010001c4 	movi	r4,7
    aa50:	20812116 	blt	r4,r2,aed8 <___vfprintf_internal_r+0x1e60>
    aa54:	42000204 	addi	r8,r8,8
    aa58:	0463c83a 	sub	r17,zero,r17
    aa5c:	0440730e 	bge	zero,r17,ac2c <___vfprintf_internal_r+0x1bb4>
    aa60:	05800404 	movi	r22,16
    aa64:	b440860e 	bge	r22,r17,ac80 <___vfprintf_internal_r+0x1c08>
    aa68:	01420034 	movhi	r5,2048
    aa6c:	2940c284 	addi	r5,r5,778
    aa70:	d9402b15 	stw	r5,172(sp)
    aa74:	070001c4 	movi	fp,7
    aa78:	dcc02c17 	ldw	r19,176(sp)
    aa7c:	00000306 	br	aa8c <___vfprintf_internal_r+0x1a14>
    aa80:	42000204 	addi	r8,r8,8
    aa84:	8c7ffc04 	addi	r17,r17,-16
    aa88:	b440800e 	bge	r22,r17,ac8c <___vfprintf_internal_r+0x1c14>
    aa8c:	18c00404 	addi	r3,r3,16
    aa90:	10800044 	addi	r2,r2,1
    aa94:	45000015 	stw	r20,0(r8)
    aa98:	45800115 	stw	r22,4(r8)
    aa9c:	d8c02015 	stw	r3,128(sp)
    aaa0:	d8801f15 	stw	r2,124(sp)
    aaa4:	e0bff60e 	bge	fp,r2,aa80 <__alt_data_end+0xf000aa80>
    aaa8:	d9801e04 	addi	r6,sp,120
    aaac:	b80b883a 	mov	r5,r23
    aab0:	9809883a 	mov	r4,r19
    aab4:	00104040 	call	10404 <__sprint_r>
    aab8:	103a711e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    aabc:	d8c02017 	ldw	r3,128(sp)
    aac0:	d8801f17 	ldw	r2,124(sp)
    aac4:	da000404 	addi	r8,sp,16
    aac8:	003fee06 	br	aa84 <__alt_data_end+0xf000aa84>
    aacc:	00bfffc4 	movi	r2,-1
    aad0:	003a6f06 	br	9490 <__alt_data_end+0xf0009490>
    aad4:	008011c4 	movi	r2,71
    aad8:	1440b816 	blt	r2,r17,adbc <___vfprintf_internal_r+0x1d44>
    aadc:	04020034 	movhi	r16,2048
    aae0:	8400b404 	addi	r16,r16,720
    aae4:	00c000c4 	movi	r3,3
    aae8:	00bfdfc4 	movi	r2,-129
    aaec:	d8c02a15 	stw	r3,168(sp)
    aaf0:	90a4703a 	and	r18,r18,r2
    aaf4:	df002783 	ldbu	fp,158(sp)
    aaf8:	d8c02e15 	stw	r3,184(sp)
    aafc:	d8002915 	stw	zero,164(sp)
    ab00:	d8003215 	stw	zero,200(sp)
    ab04:	003b2906 	br	97ac <__alt_data_end+0xf00097ac>
    ab08:	d9002d17 	ldw	r4,180(sp)
    ab0c:	24c00017 	ldw	r19,0(r4)
    ab10:	21000104 	addi	r4,r4,4
    ab14:	d9002d15 	stw	r4,180(sp)
    ab18:	982dd7fa 	srai	r22,r19,31
    ab1c:	b005883a 	mov	r2,r22
    ab20:	003a9f06 	br	95a0 <__alt_data_end+0xf00095a0>
    ab24:	d9402d17 	ldw	r5,180(sp)
    ab28:	d8c02f17 	ldw	r3,188(sp)
    ab2c:	28800017 	ldw	r2,0(r5)
    ab30:	29400104 	addi	r5,r5,4
    ab34:	d9402d15 	stw	r5,180(sp)
    ab38:	10c00015 	stw	r3,0(r2)
    ab3c:	00398606 	br	9158 <__alt_data_end+0xf0009158>
    ab40:	d9402d17 	ldw	r5,180(sp)
    ab44:	002d883a 	mov	r22,zero
    ab48:	2cc00017 	ldw	r19,0(r5)
    ab4c:	29400104 	addi	r5,r5,4
    ab50:	d9402d15 	stw	r5,180(sp)
    ab54:	003c2306 	br	9be4 <__alt_data_end+0xf0009be4>
    ab58:	d8c02d17 	ldw	r3,180(sp)
    ab5c:	d9002917 	ldw	r4,164(sp)
    ab60:	002d883a 	mov	r22,zero
    ab64:	18800104 	addi	r2,r3,4
    ab68:	1cc0000b 	ldhu	r19,0(r3)
    ab6c:	203dc10e 	bge	r4,zero,a274 <__alt_data_end+0xf000a274>
    ab70:	003f7506 	br	a948 <__alt_data_end+0xf000a948>
    ab74:	04020034 	movhi	r16,2048
    ab78:	8400b204 	addi	r16,r16,712
    ab7c:	003acc06 	br	96b0 <__alt_data_end+0xf00096b0>
    ab80:	d9002c17 	ldw	r4,176(sp)
    ab84:	d9801e04 	addi	r6,sp,120
    ab88:	b80b883a 	mov	r5,r23
    ab8c:	00104040 	call	10404 <__sprint_r>
    ab90:	103a3b1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    ab94:	dc402617 	ldw	r17,152(sp)
    ab98:	d8c02017 	ldw	r3,128(sp)
    ab9c:	da000404 	addi	r8,sp,16
    aba0:	003f9c06 	br	aa14 <__alt_data_end+0xf000aa14>
    aba4:	ac400043 	ldbu	r17,1(r21)
    aba8:	94800814 	ori	r18,r18,32
    abac:	ad400044 	addi	r21,r21,1
    abb0:	8c403fcc 	andi	r17,r17,255
    abb4:	8c40201c 	xori	r17,r17,128
    abb8:	8c7fe004 	addi	r17,r17,-128
    abbc:	00398f06 	br	91fc <__alt_data_end+0xf00091fc>
    abc0:	d8c02d15 	stw	r3,180(sp)
    abc4:	0039883a 	mov	fp,zero
    abc8:	003e3506 	br	a4a0 <__alt_data_end+0xf000a4a0>
    abcc:	d9002c17 	ldw	r4,176(sp)
    abd0:	d9801e04 	addi	r6,sp,120
    abd4:	b80b883a 	mov	r5,r23
    abd8:	00104040 	call	10404 <__sprint_r>
    abdc:	103a281e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    abe0:	d8c02017 	ldw	r3,128(sp)
    abe4:	da000404 	addi	r8,sp,16
    abe8:	003cd006 	br	9f2c <__alt_data_end+0xf0009f2c>
    abec:	8009883a 	mov	r4,r16
    abf0:	da003d15 	stw	r8,244(sp)
    abf4:	0008fe00 	call	8fe0 <strlen>
    abf8:	d8802e15 	stw	r2,184(sp)
    abfc:	da003d17 	ldw	r8,244(sp)
    ac00:	103c340e 	bge	r2,zero,9cd4 <__alt_data_end+0xf0009cd4>
    ac04:	0005883a 	mov	r2,zero
    ac08:	003c3206 	br	9cd4 <__alt_data_end+0xf0009cd4>
    ac0c:	d9002c17 	ldw	r4,176(sp)
    ac10:	d9801e04 	addi	r6,sp,120
    ac14:	b80b883a 	mov	r5,r23
    ac18:	00104040 	call	10404 <__sprint_r>
    ac1c:	103a181e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    ac20:	d8c02017 	ldw	r3,128(sp)
    ac24:	d8801f17 	ldw	r2,124(sp)
    ac28:	da000404 	addi	r8,sp,16
    ac2c:	d9403317 	ldw	r5,204(sp)
    ac30:	10800044 	addi	r2,r2,1
    ac34:	44000015 	stw	r16,0(r8)
    ac38:	28c7883a 	add	r3,r5,r3
    ac3c:	003b7d06 	br	9a34 <__alt_data_end+0xf0009a34>
    ac40:	01020034 	movhi	r4,2048
    ac44:	2100c684 	addi	r4,r4,794
    ac48:	d9003515 	stw	r4,212(sp)
    ac4c:	003b1406 	br	98a0 <__alt_data_end+0xf00098a0>
    ac50:	013fffc4 	movi	r4,-1
    ac54:	003a3506 	br	952c <__alt_data_end+0xf000952c>
    ac58:	0023883a 	mov	r17,zero
    ac5c:	003d9d06 	br	a2d4 <__alt_data_end+0xf000a2d4>
    ac60:	d9002c17 	ldw	r4,176(sp)
    ac64:	d9801e04 	addi	r6,sp,120
    ac68:	b80b883a 	mov	r5,r23
    ac6c:	00104040 	call	10404 <__sprint_r>
    ac70:	103a031e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    ac74:	d8c02017 	ldw	r3,128(sp)
    ac78:	da000404 	addi	r8,sp,16
    ac7c:	003d9406 	br	a2d0 <__alt_data_end+0xf000a2d0>
    ac80:	01020034 	movhi	r4,2048
    ac84:	2100c284 	addi	r4,r4,778
    ac88:	d9002b15 	stw	r4,172(sp)
    ac8c:	d9002b17 	ldw	r4,172(sp)
    ac90:	1c47883a 	add	r3,r3,r17
    ac94:	10800044 	addi	r2,r2,1
    ac98:	41000015 	stw	r4,0(r8)
    ac9c:	44400115 	stw	r17,4(r8)
    aca0:	d8c02015 	stw	r3,128(sp)
    aca4:	d8801f15 	stw	r2,124(sp)
    aca8:	010001c4 	movi	r4,7
    acac:	20bfd716 	blt	r4,r2,ac0c <__alt_data_end+0xf000ac0c>
    acb0:	42000204 	addi	r8,r8,8
    acb4:	003fdd06 	br	ac2c <__alt_data_end+0xf000ac2c>
    acb8:	d9002c17 	ldw	r4,176(sp)
    acbc:	d9801e04 	addi	r6,sp,120
    acc0:	b80b883a 	mov	r5,r23
    acc4:	00104040 	call	10404 <__sprint_r>
    acc8:	1039ed1e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    accc:	d8802617 	ldw	r2,152(sp)
    acd0:	d8c02017 	ldw	r3,128(sp)
    acd4:	da000404 	addi	r8,sp,16
    acd8:	003e1006 	br	a51c <__alt_data_end+0xf000a51c>
    acdc:	00800044 	movi	r2,1
    ace0:	10803fcc 	andi	r2,r2,255
    ace4:	00c00044 	movi	r3,1
    ace8:	10fa3526 	beq	r2,r3,95c0 <__alt_data_end+0xf00095c0>
    acec:	00c00084 	movi	r3,2
    acf0:	10fbcb26 	beq	r2,r3,9c20 <__alt_data_end+0xf0009c20>
    acf4:	003a8f06 	br	9734 <__alt_data_end+0xf0009734>
    acf8:	01020034 	movhi	r4,2048
    acfc:	2100c684 	addi	r4,r4,794
    ad00:	d9003515 	stw	r4,212(sp)
    ad04:	003b7606 	br	9ae0 <__alt_data_end+0xf0009ae0>
    ad08:	d8802917 	ldw	r2,164(sp)
    ad0c:	00c00184 	movi	r3,6
    ad10:	1880012e 	bgeu	r3,r2,ad18 <___vfprintf_internal_r+0x1ca0>
    ad14:	1805883a 	mov	r2,r3
    ad18:	d8802e15 	stw	r2,184(sp)
    ad1c:	1000ef16 	blt	r2,zero,b0dc <___vfprintf_internal_r+0x2064>
    ad20:	04020034 	movhi	r16,2048
    ad24:	d8802a15 	stw	r2,168(sp)
    ad28:	dcc02d15 	stw	r19,180(sp)
    ad2c:	d8002915 	stw	zero,164(sp)
    ad30:	d8003215 	stw	zero,200(sp)
    ad34:	8400c004 	addi	r16,r16,768
    ad38:	0039883a 	mov	fp,zero
    ad3c:	003aa206 	br	97c8 <__alt_data_end+0xf00097c8>
    ad40:	0021883a 	mov	r16,zero
    ad44:	003e0706 	br	a564 <__alt_data_end+0xf000a564>
    ad48:	d9002c17 	ldw	r4,176(sp)
    ad4c:	d9801e04 	addi	r6,sp,120
    ad50:	b80b883a 	mov	r5,r23
    ad54:	00104040 	call	10404 <__sprint_r>
    ad58:	1039c91e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    ad5c:	d8802617 	ldw	r2,152(sp)
    ad60:	d9403317 	ldw	r5,204(sp)
    ad64:	d8c02017 	ldw	r3,128(sp)
    ad68:	da000404 	addi	r8,sp,16
    ad6c:	2885c83a 	sub	r2,r5,r2
    ad70:	003dfb06 	br	a560 <__alt_data_end+0xf000a560>
    ad74:	9080004c 	andi	r2,r18,1
    ad78:	103e8f1e 	bne	r2,zero,a7b8 <__alt_data_end+0xf000a7b8>
    ad7c:	d8802117 	ldw	r2,132(sp)
    ad80:	003e9e06 	br	a7fc <__alt_data_end+0xf000a7fc>
    ad84:	1025883a 	mov	r18,r2
    ad88:	0039883a 	mov	fp,zero
    ad8c:	00800084 	movi	r2,2
    ad90:	003fd306 	br	ace0 <__alt_data_end+0xf000ace0>
    ad94:	07000b44 	movi	fp,45
    ad98:	df002785 	stb	fp,158(sp)
    ad9c:	003a4006 	br	96a0 <__alt_data_end+0xf00096a0>
    ada0:	00c00b44 	movi	r3,45
    ada4:	d8c02785 	stb	r3,158(sp)
    ada8:	d8802a15 	stw	r2,168(sp)
    adac:	dc802b17 	ldw	r18,172(sp)
    adb0:	d8002915 	stw	zero,164(sp)
    adb4:	07000b44 	movi	fp,45
    adb8:	003a8006 	br	97bc <__alt_data_end+0xf00097bc>
    adbc:	04020034 	movhi	r16,2048
    adc0:	8400b504 	addi	r16,r16,724
    adc4:	003f4706 	br	aae4 <__alt_data_end+0xf000aae4>
    adc8:	d8c02d17 	ldw	r3,180(sp)
    adcc:	d9002f17 	ldw	r4,188(sp)
    add0:	18800017 	ldw	r2,0(r3)
    add4:	18c00104 	addi	r3,r3,4
    add8:	d8c02d15 	stw	r3,180(sp)
    addc:	11000015 	stw	r4,0(r2)
    ade0:	0038dd06 	br	9158 <__alt_data_end+0xf0009158>
    ade4:	dd802617 	ldw	r22,152(sp)
    ade8:	00bfff44 	movi	r2,-3
    adec:	b0801c16 	blt	r22,r2,ae60 <___vfprintf_internal_r+0x1de8>
    adf0:	d9402917 	ldw	r5,164(sp)
    adf4:	2d801a16 	blt	r5,r22,ae60 <___vfprintf_internal_r+0x1de8>
    adf8:	dd803215 	stw	r22,200(sp)
    adfc:	003e8906 	br	a824 <__alt_data_end+0xf000a824>
    ae00:	01020034 	movhi	r4,2048
    ae04:	2100c284 	addi	r4,r4,778
    ae08:	d9002b15 	stw	r4,172(sp)
    ae0c:	003c9106 	br	a054 <__alt_data_end+0xf000a054>
    ae10:	e005883a 	mov	r2,fp
    ae14:	003e7906 	br	a7fc <__alt_data_end+0xf000a7fc>
    ae18:	d9402917 	ldw	r5,164(sp)
    ae1c:	df002783 	ldbu	fp,158(sp)
    ae20:	dcc02d15 	stw	r19,180(sp)
    ae24:	d9402a15 	stw	r5,168(sp)
    ae28:	d9402e15 	stw	r5,184(sp)
    ae2c:	d8002915 	stw	zero,164(sp)
    ae30:	d8003215 	stw	zero,200(sp)
    ae34:	003a5d06 	br	97ac <__alt_data_end+0xf00097ac>
    ae38:	9080004c 	andi	r2,r18,1
    ae3c:	0039883a 	mov	fp,zero
    ae40:	10000426 	beq	r2,zero,ae54 <___vfprintf_internal_r+0x1ddc>
    ae44:	00800c04 	movi	r2,48
    ae48:	dc001dc4 	addi	r16,sp,119
    ae4c:	d8801dc5 	stb	r2,119(sp)
    ae50:	003b8006 	br	9c54 <__alt_data_end+0xf0009c54>
    ae54:	d8002e15 	stw	zero,184(sp)
    ae58:	dc001e04 	addi	r16,sp,120
    ae5c:	003a4d06 	br	9794 <__alt_data_end+0xf0009794>
    ae60:	8c7fff84 	addi	r17,r17,-2
    ae64:	b5bfffc4 	addi	r22,r22,-1
    ae68:	dd802615 	stw	r22,152(sp)
    ae6c:	dc4022c5 	stb	r17,139(sp)
    ae70:	b000bf16 	blt	r22,zero,b170 <___vfprintf_internal_r+0x20f8>
    ae74:	00800ac4 	movi	r2,43
    ae78:	d8802305 	stb	r2,140(sp)
    ae7c:	00800244 	movi	r2,9
    ae80:	15807016 	blt	r2,r22,b044 <___vfprintf_internal_r+0x1fcc>
    ae84:	00800c04 	movi	r2,48
    ae88:	b5800c04 	addi	r22,r22,48
    ae8c:	d8802345 	stb	r2,141(sp)
    ae90:	dd802385 	stb	r22,142(sp)
    ae94:	d88023c4 	addi	r2,sp,143
    ae98:	df0022c4 	addi	fp,sp,139
    ae9c:	d8c03317 	ldw	r3,204(sp)
    aea0:	1739c83a 	sub	fp,r2,fp
    aea4:	d9003317 	ldw	r4,204(sp)
    aea8:	e0c7883a 	add	r3,fp,r3
    aeac:	df003a15 	stw	fp,232(sp)
    aeb0:	d8c02e15 	stw	r3,184(sp)
    aeb4:	00800044 	movi	r2,1
    aeb8:	1100b30e 	bge	r2,r4,b188 <___vfprintf_internal_r+0x2110>
    aebc:	d8c02e17 	ldw	r3,184(sp)
    aec0:	18c00044 	addi	r3,r3,1
    aec4:	d8c02e15 	stw	r3,184(sp)
    aec8:	1805883a 	mov	r2,r3
    aecc:	1800ac16 	blt	r3,zero,b180 <___vfprintf_internal_r+0x2108>
    aed0:	d8003215 	stw	zero,200(sp)
    aed4:	003e5d06 	br	a84c <__alt_data_end+0xf000a84c>
    aed8:	d9002c17 	ldw	r4,176(sp)
    aedc:	d9801e04 	addi	r6,sp,120
    aee0:	b80b883a 	mov	r5,r23
    aee4:	00104040 	call	10404 <__sprint_r>
    aee8:	1039651e 	bne	r2,zero,9480 <__alt_data_end+0xf0009480>
    aeec:	dc402617 	ldw	r17,152(sp)
    aef0:	d8c02017 	ldw	r3,128(sp)
    aef4:	d8801f17 	ldw	r2,124(sp)
    aef8:	da000404 	addi	r8,sp,16
    aefc:	003ed606 	br	aa58 <__alt_data_end+0xf000aa58>
    af00:	582b883a 	mov	r21,r11
    af04:	d8002915 	stw	zero,164(sp)
    af08:	0038bd06 	br	9200 <__alt_data_end+0xf0009200>
    af0c:	d8802917 	ldw	r2,164(sp)
    af10:	103e071e 	bne	r2,zero,a730 <__alt_data_end+0xf000a730>
    af14:	dc002915 	stw	r16,164(sp)
    af18:	003e0506 	br	a730 <__alt_data_end+0xf000a730>
    af1c:	d9002917 	ldw	r4,164(sp)
    af20:	20c00044 	addi	r3,r4,1
    af24:	003e0f06 	br	a764 <__alt_data_end+0xf000a764>
    af28:	01400184 	movi	r5,6
    af2c:	d9402915 	stw	r5,164(sp)
    af30:	003dff06 	br	a730 <__alt_data_end+0xf000a730>
    af34:	d8802104 	addi	r2,sp,132
    af38:	d8800315 	stw	r2,12(sp)
    af3c:	d8802504 	addi	r2,sp,148
    af40:	d8800215 	stw	r2,8(sp)
    af44:	d8802604 	addi	r2,sp,152
    af48:	d8800115 	stw	r2,4(sp)
    af4c:	d8802917 	ldw	r2,164(sp)
    af50:	d9403617 	ldw	r5,216(sp)
    af54:	d9002c17 	ldw	r4,176(sp)
    af58:	d8800015 	stw	r2,0(sp)
    af5c:	01c000c4 	movi	r7,3
    af60:	980d883a 	mov	r6,r19
    af64:	da003d15 	stw	r8,244(sp)
    af68:	000b69c0 	call	b69c <_dtoa_r>
    af6c:	d8c02917 	ldw	r3,164(sp)
    af70:	da003d17 	ldw	r8,244(sp)
    af74:	1021883a 	mov	r16,r2
    af78:	10f9883a 	add	fp,r2,r3
    af7c:	81000007 	ldb	r4,0(r16)
    af80:	00800c04 	movi	r2,48
    af84:	20805e26 	beq	r4,r2,b100 <___vfprintf_internal_r+0x2088>
    af88:	d8c02617 	ldw	r3,152(sp)
    af8c:	e0f9883a 	add	fp,fp,r3
    af90:	003e0a06 	br	a7bc <__alt_data_end+0xf000a7bc>
    af94:	00c00b44 	movi	r3,45
    af98:	24e0003c 	xorhi	r19,r4,32768
    af9c:	d8c02a05 	stb	r3,168(sp)
    afa0:	003de906 	br	a748 <__alt_data_end+0xf000a748>
    afa4:	d8c03217 	ldw	r3,200(sp)
    afa8:	00c07a0e 	bge	zero,r3,b194 <___vfprintf_internal_r+0x211c>
    afac:	00800044 	movi	r2,1
    afb0:	d9003317 	ldw	r4,204(sp)
    afb4:	1105883a 	add	r2,r2,r4
    afb8:	d8802e15 	stw	r2,184(sp)
    afbc:	10004e16 	blt	r2,zero,b0f8 <___vfprintf_internal_r+0x2080>
    afc0:	044019c4 	movi	r17,103
    afc4:	003e2106 	br	a84c <__alt_data_end+0xf000a84c>
    afc8:	d9002917 	ldw	r4,164(sp)
    afcc:	d8802104 	addi	r2,sp,132
    afd0:	d8800315 	stw	r2,12(sp)
    afd4:	d9000015 	stw	r4,0(sp)
    afd8:	d8802504 	addi	r2,sp,148
    afdc:	d9403617 	ldw	r5,216(sp)
    afe0:	d9002c17 	ldw	r4,176(sp)
    afe4:	d8800215 	stw	r2,8(sp)
    afe8:	d8802604 	addi	r2,sp,152
    afec:	d8800115 	stw	r2,4(sp)
    aff0:	01c000c4 	movi	r7,3
    aff4:	980d883a 	mov	r6,r19
    aff8:	da003d15 	stw	r8,244(sp)
    affc:	000b69c0 	call	b69c <_dtoa_r>
    b000:	d8c02917 	ldw	r3,164(sp)
    b004:	da003d17 	ldw	r8,244(sp)
    b008:	1021883a 	mov	r16,r2
    b00c:	00801184 	movi	r2,70
    b010:	80f9883a 	add	fp,r16,r3
    b014:	88bfd926 	beq	r17,r2,af7c <__alt_data_end+0xf000af7c>
    b018:	003de806 	br	a7bc <__alt_data_end+0xf000a7bc>
    b01c:	d9002917 	ldw	r4,164(sp)
    b020:	00c04d0e 	bge	zero,r3,b158 <___vfprintf_internal_r+0x20e0>
    b024:	2000441e 	bne	r4,zero,b138 <___vfprintf_internal_r+0x20c0>
    b028:	9480004c 	andi	r18,r18,1
    b02c:	9000421e 	bne	r18,zero,b138 <___vfprintf_internal_r+0x20c0>
    b030:	1805883a 	mov	r2,r3
    b034:	18007016 	blt	r3,zero,b1f8 <___vfprintf_internal_r+0x2180>
    b038:	d8c03217 	ldw	r3,200(sp)
    b03c:	d8c02e15 	stw	r3,184(sp)
    b040:	003e0206 	br	a84c <__alt_data_end+0xf000a84c>
    b044:	df0022c4 	addi	fp,sp,139
    b048:	dc002915 	stw	r16,164(sp)
    b04c:	4027883a 	mov	r19,r8
    b050:	e021883a 	mov	r16,fp
    b054:	b009883a 	mov	r4,r22
    b058:	01400284 	movi	r5,10
    b05c:	0008a840 	call	8a84 <__modsi3>
    b060:	10800c04 	addi	r2,r2,48
    b064:	843fffc4 	addi	r16,r16,-1
    b068:	b009883a 	mov	r4,r22
    b06c:	01400284 	movi	r5,10
    b070:	80800005 	stb	r2,0(r16)
    b074:	0008a000 	call	8a00 <__divsi3>
    b078:	102d883a 	mov	r22,r2
    b07c:	00800244 	movi	r2,9
    b080:	15bff416 	blt	r2,r22,b054 <__alt_data_end+0xf000b054>
    b084:	9811883a 	mov	r8,r19
    b088:	b0800c04 	addi	r2,r22,48
    b08c:	8027883a 	mov	r19,r16
    b090:	997fffc4 	addi	r5,r19,-1
    b094:	98bfffc5 	stb	r2,-1(r19)
    b098:	dc002917 	ldw	r16,164(sp)
    b09c:	2f006a2e 	bgeu	r5,fp,b248 <___vfprintf_internal_r+0x21d0>
    b0a0:	d9c02384 	addi	r7,sp,142
    b0a4:	3ccfc83a 	sub	r7,r7,r19
    b0a8:	d9002344 	addi	r4,sp,141
    b0ac:	e1cf883a 	add	r7,fp,r7
    b0b0:	00000106 	br	b0b8 <___vfprintf_internal_r+0x2040>
    b0b4:	28800003 	ldbu	r2,0(r5)
    b0b8:	20800005 	stb	r2,0(r4)
    b0bc:	21000044 	addi	r4,r4,1
    b0c0:	29400044 	addi	r5,r5,1
    b0c4:	393ffb1e 	bne	r7,r4,b0b4 <__alt_data_end+0xf000b0b4>
    b0c8:	d8802304 	addi	r2,sp,140
    b0cc:	14c5c83a 	sub	r2,r2,r19
    b0d0:	d8c02344 	addi	r3,sp,141
    b0d4:	1885883a 	add	r2,r3,r2
    b0d8:	003f7006 	br	ae9c <__alt_data_end+0xf000ae9c>
    b0dc:	0005883a 	mov	r2,zero
    b0e0:	003f0f06 	br	ad20 <__alt_data_end+0xf000ad20>
    b0e4:	d8c03217 	ldw	r3,200(sp)
    b0e8:	18c00044 	addi	r3,r3,1
    b0ec:	d8c02e15 	stw	r3,184(sp)
    b0f0:	1805883a 	mov	r2,r3
    b0f4:	183fb20e 	bge	r3,zero,afc0 <__alt_data_end+0xf000afc0>
    b0f8:	0005883a 	mov	r2,zero
    b0fc:	003fb006 	br	afc0 <__alt_data_end+0xf000afc0>
    b100:	d9003617 	ldw	r4,216(sp)
    b104:	000d883a 	mov	r6,zero
    b108:	000f883a 	mov	r7,zero
    b10c:	980b883a 	mov	r5,r19
    b110:	d8c03c15 	stw	r3,240(sp)
    b114:	da003d15 	stw	r8,244(sp)
    b118:	0012d340 	call	12d34 <__eqdf2>
    b11c:	d8c03c17 	ldw	r3,240(sp)
    b120:	da003d17 	ldw	r8,244(sp)
    b124:	103f9826 	beq	r2,zero,af88 <__alt_data_end+0xf000af88>
    b128:	00800044 	movi	r2,1
    b12c:	10c7c83a 	sub	r3,r2,r3
    b130:	d8c02615 	stw	r3,152(sp)
    b134:	003f9506 	br	af8c <__alt_data_end+0xf000af8c>
    b138:	d9002917 	ldw	r4,164(sp)
    b13c:	d8c03217 	ldw	r3,200(sp)
    b140:	20800044 	addi	r2,r4,1
    b144:	1885883a 	add	r2,r3,r2
    b148:	d8802e15 	stw	r2,184(sp)
    b14c:	103dbf0e 	bge	r2,zero,a84c <__alt_data_end+0xf000a84c>
    b150:	0005883a 	mov	r2,zero
    b154:	003dbd06 	br	a84c <__alt_data_end+0xf000a84c>
    b158:	2000211e 	bne	r4,zero,b1e0 <___vfprintf_internal_r+0x2168>
    b15c:	9480004c 	andi	r18,r18,1
    b160:	90001f1e 	bne	r18,zero,b1e0 <___vfprintf_internal_r+0x2168>
    b164:	00800044 	movi	r2,1
    b168:	d8802e15 	stw	r2,184(sp)
    b16c:	003db706 	br	a84c <__alt_data_end+0xf000a84c>
    b170:	00800b44 	movi	r2,45
    b174:	05adc83a 	sub	r22,zero,r22
    b178:	d8802305 	stb	r2,140(sp)
    b17c:	003f3f06 	br	ae7c <__alt_data_end+0xf000ae7c>
    b180:	0005883a 	mov	r2,zero
    b184:	003f5206 	br	aed0 <__alt_data_end+0xf000aed0>
    b188:	90a4703a 	and	r18,r18,r2
    b18c:	903f4e26 	beq	r18,zero,aec8 <__alt_data_end+0xf000aec8>
    b190:	003f4a06 	br	aebc <__alt_data_end+0xf000aebc>
    b194:	00800084 	movi	r2,2
    b198:	10c5c83a 	sub	r2,r2,r3
    b19c:	003f8406 	br	afb0 <__alt_data_end+0xf000afb0>
    b1a0:	d8802d17 	ldw	r2,180(sp)
    b1a4:	d9002d17 	ldw	r4,180(sp)
    b1a8:	ac400043 	ldbu	r17,1(r21)
    b1ac:	10800017 	ldw	r2,0(r2)
    b1b0:	582b883a 	mov	r21,r11
    b1b4:	d8802915 	stw	r2,164(sp)
    b1b8:	20800104 	addi	r2,r4,4
    b1bc:	d9002917 	ldw	r4,164(sp)
    b1c0:	d8802d15 	stw	r2,180(sp)
    b1c4:	203e7a0e 	bge	r4,zero,abb0 <__alt_data_end+0xf000abb0>
    b1c8:	8c403fcc 	andi	r17,r17,255
    b1cc:	00bfffc4 	movi	r2,-1
    b1d0:	8c40201c 	xori	r17,r17,128
    b1d4:	d8802915 	stw	r2,164(sp)
    b1d8:	8c7fe004 	addi	r17,r17,-128
    b1dc:	00380706 	br	91fc <__alt_data_end+0xf00091fc>
    b1e0:	d8c02917 	ldw	r3,164(sp)
    b1e4:	18c00084 	addi	r3,r3,2
    b1e8:	d8c02e15 	stw	r3,184(sp)
    b1ec:	1805883a 	mov	r2,r3
    b1f0:	183d960e 	bge	r3,zero,a84c <__alt_data_end+0xf000a84c>
    b1f4:	003fd606 	br	b150 <__alt_data_end+0xf000b150>
    b1f8:	0005883a 	mov	r2,zero
    b1fc:	003f8e06 	br	b038 <__alt_data_end+0xf000b038>
    b200:	9080004c 	andi	r2,r18,1
    b204:	103f811e 	bne	r2,zero,b00c <__alt_data_end+0xf000b00c>
    b208:	d8802117 	ldw	r2,132(sp)
    b20c:	1405c83a 	sub	r2,r2,r16
    b210:	d8803315 	stw	r2,204(sp)
    b214:	b47ef326 	beq	r22,r17,ade4 <__alt_data_end+0xf000ade4>
    b218:	dd802617 	ldw	r22,152(sp)
    b21c:	003f1106 	br	ae64 <__alt_data_end+0xf000ae64>
    b220:	d9c02785 	stb	r7,158(sp)
    b224:	00390406 	br	9638 <__alt_data_end+0xf0009638>
    b228:	d9c02785 	stb	r7,158(sp)
    b22c:	0038d306 	br	957c <__alt_data_end+0xf000957c>
    b230:	d9c02785 	stb	r7,158(sp)
    b234:	003a6106 	br	9bbc <__alt_data_end+0xf0009bbc>
    b238:	d9c02785 	stb	r7,158(sp)
    b23c:	003af806 	br	9e20 <__alt_data_end+0xf0009e20>
    b240:	0005883a 	mov	r2,zero
    b244:	003d7e06 	br	a840 <__alt_data_end+0xf000a840>
    b248:	d8802344 	addi	r2,sp,141
    b24c:	003f1306 	br	ae9c <__alt_data_end+0xf000ae9c>
    b250:	d9c02785 	stb	r7,158(sp)
    b254:	00392306 	br	96e4 <__alt_data_end+0xf00096e4>
    b258:	d9c02785 	stb	r7,158(sp)
    b25c:	003aa906 	br	9d04 <__alt_data_end+0xf0009d04>
    b260:	d9c02785 	stb	r7,158(sp)
    b264:	003a3d06 	br	9b5c <__alt_data_end+0xf0009b5c>
    b268:	d9c02785 	stb	r7,158(sp)
    b26c:	003aca06 	br	9d98 <__alt_data_end+0xf0009d98>

0000b270 <__vfprintf_internal>:
    b270:	00820034 	movhi	r2,2048
    b274:	10899704 	addi	r2,r2,9820
    b278:	300f883a 	mov	r7,r6
    b27c:	280d883a 	mov	r6,r5
    b280:	200b883a 	mov	r5,r4
    b284:	11000017 	ldw	r4,0(r2)
    b288:	00090781 	jmpi	9078 <___vfprintf_internal_r>

0000b28c <__sbprintf>:
    b28c:	2880030b 	ldhu	r2,12(r5)
    b290:	2ac01917 	ldw	r11,100(r5)
    b294:	2a80038b 	ldhu	r10,14(r5)
    b298:	2a400717 	ldw	r9,28(r5)
    b29c:	2a000917 	ldw	r8,36(r5)
    b2a0:	defee204 	addi	sp,sp,-1144
    b2a4:	00c10004 	movi	r3,1024
    b2a8:	dc011a15 	stw	r16,1128(sp)
    b2ac:	10bfff4c 	andi	r2,r2,65533
    b2b0:	2821883a 	mov	r16,r5
    b2b4:	d8cb883a 	add	r5,sp,r3
    b2b8:	dc811c15 	stw	r18,1136(sp)
    b2bc:	dc411b15 	stw	r17,1132(sp)
    b2c0:	dfc11d15 	stw	ra,1140(sp)
    b2c4:	2025883a 	mov	r18,r4
    b2c8:	d881030d 	sth	r2,1036(sp)
    b2cc:	dac11915 	stw	r11,1124(sp)
    b2d0:	da81038d 	sth	r10,1038(sp)
    b2d4:	da410715 	stw	r9,1052(sp)
    b2d8:	da010915 	stw	r8,1060(sp)
    b2dc:	dec10015 	stw	sp,1024(sp)
    b2e0:	dec10415 	stw	sp,1040(sp)
    b2e4:	d8c10215 	stw	r3,1032(sp)
    b2e8:	d8c10515 	stw	r3,1044(sp)
    b2ec:	d8010615 	stw	zero,1048(sp)
    b2f0:	00090780 	call	9078 <___vfprintf_internal_r>
    b2f4:	1023883a 	mov	r17,r2
    b2f8:	10000416 	blt	r2,zero,b30c <__sbprintf+0x80>
    b2fc:	d9410004 	addi	r5,sp,1024
    b300:	9009883a 	mov	r4,r18
    b304:	000cf400 	call	cf40 <_fflush_r>
    b308:	10000d1e 	bne	r2,zero,b340 <__sbprintf+0xb4>
    b30c:	d881030b 	ldhu	r2,1036(sp)
    b310:	1080100c 	andi	r2,r2,64
    b314:	10000326 	beq	r2,zero,b324 <__sbprintf+0x98>
    b318:	8080030b 	ldhu	r2,12(r16)
    b31c:	10801014 	ori	r2,r2,64
    b320:	8080030d 	sth	r2,12(r16)
    b324:	8805883a 	mov	r2,r17
    b328:	dfc11d17 	ldw	ra,1140(sp)
    b32c:	dc811c17 	ldw	r18,1136(sp)
    b330:	dc411b17 	ldw	r17,1132(sp)
    b334:	dc011a17 	ldw	r16,1128(sp)
    b338:	dec11e04 	addi	sp,sp,1144
    b33c:	f800283a 	ret
    b340:	047fffc4 	movi	r17,-1
    b344:	003ff106 	br	b30c <__alt_data_end+0xf000b30c>

0000b348 <__swsetup_r>:
    b348:	00820034 	movhi	r2,2048
    b34c:	defffd04 	addi	sp,sp,-12
    b350:	10899704 	addi	r2,r2,9820
    b354:	dc400115 	stw	r17,4(sp)
    b358:	2023883a 	mov	r17,r4
    b35c:	11000017 	ldw	r4,0(r2)
    b360:	dc000015 	stw	r16,0(sp)
    b364:	dfc00215 	stw	ra,8(sp)
    b368:	2821883a 	mov	r16,r5
    b36c:	20000226 	beq	r4,zero,b378 <__swsetup_r+0x30>
    b370:	20800e17 	ldw	r2,56(r4)
    b374:	10003126 	beq	r2,zero,b43c <__swsetup_r+0xf4>
    b378:	8080030b 	ldhu	r2,12(r16)
    b37c:	10c0020c 	andi	r3,r2,8
    b380:	1009883a 	mov	r4,r2
    b384:	18000f26 	beq	r3,zero,b3c4 <__swsetup_r+0x7c>
    b388:	80c00417 	ldw	r3,16(r16)
    b38c:	18001526 	beq	r3,zero,b3e4 <__swsetup_r+0x9c>
    b390:	1100004c 	andi	r4,r2,1
    b394:	20001c1e 	bne	r4,zero,b408 <__swsetup_r+0xc0>
    b398:	1080008c 	andi	r2,r2,2
    b39c:	1000291e 	bne	r2,zero,b444 <__swsetup_r+0xfc>
    b3a0:	80800517 	ldw	r2,20(r16)
    b3a4:	80800215 	stw	r2,8(r16)
    b3a8:	18001c26 	beq	r3,zero,b41c <__swsetup_r+0xd4>
    b3ac:	0005883a 	mov	r2,zero
    b3b0:	dfc00217 	ldw	ra,8(sp)
    b3b4:	dc400117 	ldw	r17,4(sp)
    b3b8:	dc000017 	ldw	r16,0(sp)
    b3bc:	dec00304 	addi	sp,sp,12
    b3c0:	f800283a 	ret
    b3c4:	2080040c 	andi	r2,r4,16
    b3c8:	10002e26 	beq	r2,zero,b484 <__swsetup_r+0x13c>
    b3cc:	2080010c 	andi	r2,r4,4
    b3d0:	10001e1e 	bne	r2,zero,b44c <__swsetup_r+0x104>
    b3d4:	80c00417 	ldw	r3,16(r16)
    b3d8:	20800214 	ori	r2,r4,8
    b3dc:	8080030d 	sth	r2,12(r16)
    b3e0:	183feb1e 	bne	r3,zero,b390 <__alt_data_end+0xf000b390>
    b3e4:	1100a00c 	andi	r4,r2,640
    b3e8:	01408004 	movi	r5,512
    b3ec:	217fe826 	beq	r4,r5,b390 <__alt_data_end+0xf000b390>
    b3f0:	800b883a 	mov	r5,r16
    b3f4:	8809883a 	mov	r4,r17
    b3f8:	000dec00 	call	dec0 <__smakebuf_r>
    b3fc:	8080030b 	ldhu	r2,12(r16)
    b400:	80c00417 	ldw	r3,16(r16)
    b404:	003fe206 	br	b390 <__alt_data_end+0xf000b390>
    b408:	80800517 	ldw	r2,20(r16)
    b40c:	80000215 	stw	zero,8(r16)
    b410:	0085c83a 	sub	r2,zero,r2
    b414:	80800615 	stw	r2,24(r16)
    b418:	183fe41e 	bne	r3,zero,b3ac <__alt_data_end+0xf000b3ac>
    b41c:	80c0030b 	ldhu	r3,12(r16)
    b420:	0005883a 	mov	r2,zero
    b424:	1900200c 	andi	r4,r3,128
    b428:	203fe126 	beq	r4,zero,b3b0 <__alt_data_end+0xf000b3b0>
    b42c:	18c01014 	ori	r3,r3,64
    b430:	80c0030d 	sth	r3,12(r16)
    b434:	00bfffc4 	movi	r2,-1
    b438:	003fdd06 	br	b3b0 <__alt_data_end+0xf000b3b0>
    b43c:	000d31c0 	call	d31c <__sinit>
    b440:	003fcd06 	br	b378 <__alt_data_end+0xf000b378>
    b444:	0005883a 	mov	r2,zero
    b448:	003fd606 	br	b3a4 <__alt_data_end+0xf000b3a4>
    b44c:	81400c17 	ldw	r5,48(r16)
    b450:	28000626 	beq	r5,zero,b46c <__swsetup_r+0x124>
    b454:	80801004 	addi	r2,r16,64
    b458:	28800326 	beq	r5,r2,b468 <__swsetup_r+0x120>
    b45c:	8809883a 	mov	r4,r17
    b460:	000d4900 	call	d490 <_free_r>
    b464:	8100030b 	ldhu	r4,12(r16)
    b468:	80000c15 	stw	zero,48(r16)
    b46c:	80c00417 	ldw	r3,16(r16)
    b470:	00bff6c4 	movi	r2,-37
    b474:	1108703a 	and	r4,r2,r4
    b478:	80000115 	stw	zero,4(r16)
    b47c:	80c00015 	stw	r3,0(r16)
    b480:	003fd506 	br	b3d8 <__alt_data_end+0xf000b3d8>
    b484:	00800244 	movi	r2,9
    b488:	88800015 	stw	r2,0(r17)
    b48c:	20801014 	ori	r2,r4,64
    b490:	8080030d 	sth	r2,12(r16)
    b494:	00bfffc4 	movi	r2,-1
    b498:	003fc506 	br	b3b0 <__alt_data_end+0xf000b3b0>

0000b49c <quorem>:
    b49c:	defff704 	addi	sp,sp,-36
    b4a0:	dc800215 	stw	r18,8(sp)
    b4a4:	20800417 	ldw	r2,16(r4)
    b4a8:	2c800417 	ldw	r18,16(r5)
    b4ac:	dfc00815 	stw	ra,32(sp)
    b4b0:	ddc00715 	stw	r23,28(sp)
    b4b4:	dd800615 	stw	r22,24(sp)
    b4b8:	dd400515 	stw	r21,20(sp)
    b4bc:	dd000415 	stw	r20,16(sp)
    b4c0:	dcc00315 	stw	r19,12(sp)
    b4c4:	dc400115 	stw	r17,4(sp)
    b4c8:	dc000015 	stw	r16,0(sp)
    b4cc:	14807116 	blt	r2,r18,b694 <quorem+0x1f8>
    b4d0:	94bfffc4 	addi	r18,r18,-1
    b4d4:	94ad883a 	add	r22,r18,r18
    b4d8:	b5ad883a 	add	r22,r22,r22
    b4dc:	2c400504 	addi	r17,r5,20
    b4e0:	8da9883a 	add	r20,r17,r22
    b4e4:	25400504 	addi	r21,r4,20
    b4e8:	282f883a 	mov	r23,r5
    b4ec:	adad883a 	add	r22,r21,r22
    b4f0:	a1400017 	ldw	r5,0(r20)
    b4f4:	2021883a 	mov	r16,r4
    b4f8:	b1000017 	ldw	r4,0(r22)
    b4fc:	29400044 	addi	r5,r5,1
    b500:	0008af80 	call	8af8 <__udivsi3>
    b504:	1027883a 	mov	r19,r2
    b508:	10002c26 	beq	r2,zero,b5bc <quorem+0x120>
    b50c:	a813883a 	mov	r9,r21
    b510:	880b883a 	mov	r5,r17
    b514:	0009883a 	mov	r4,zero
    b518:	000d883a 	mov	r6,zero
    b51c:	2a000017 	ldw	r8,0(r5)
    b520:	49c00017 	ldw	r7,0(r9)
    b524:	29400104 	addi	r5,r5,4
    b528:	40bfffcc 	andi	r2,r8,65535
    b52c:	14c5383a 	mul	r2,r2,r19
    b530:	4010d43a 	srli	r8,r8,16
    b534:	38ffffcc 	andi	r3,r7,65535
    b538:	1105883a 	add	r2,r2,r4
    b53c:	1008d43a 	srli	r4,r2,16
    b540:	44d1383a 	mul	r8,r8,r19
    b544:	198d883a 	add	r6,r3,r6
    b548:	10ffffcc 	andi	r3,r2,65535
    b54c:	30c7c83a 	sub	r3,r6,r3
    b550:	380ed43a 	srli	r7,r7,16
    b554:	4105883a 	add	r2,r8,r4
    b558:	180dd43a 	srai	r6,r3,16
    b55c:	113fffcc 	andi	r4,r2,65535
    b560:	390fc83a 	sub	r7,r7,r4
    b564:	398d883a 	add	r6,r7,r6
    b568:	300e943a 	slli	r7,r6,16
    b56c:	18ffffcc 	andi	r3,r3,65535
    b570:	1008d43a 	srli	r4,r2,16
    b574:	38ceb03a 	or	r7,r7,r3
    b578:	49c00015 	stw	r7,0(r9)
    b57c:	300dd43a 	srai	r6,r6,16
    b580:	4a400104 	addi	r9,r9,4
    b584:	a17fe52e 	bgeu	r20,r5,b51c <__alt_data_end+0xf000b51c>
    b588:	b0800017 	ldw	r2,0(r22)
    b58c:	10000b1e 	bne	r2,zero,b5bc <quorem+0x120>
    b590:	b0bfff04 	addi	r2,r22,-4
    b594:	a880082e 	bgeu	r21,r2,b5b8 <quorem+0x11c>
    b598:	b0ffff17 	ldw	r3,-4(r22)
    b59c:	18000326 	beq	r3,zero,b5ac <quorem+0x110>
    b5a0:	00000506 	br	b5b8 <quorem+0x11c>
    b5a4:	10c00017 	ldw	r3,0(r2)
    b5a8:	1800031e 	bne	r3,zero,b5b8 <quorem+0x11c>
    b5ac:	10bfff04 	addi	r2,r2,-4
    b5b0:	94bfffc4 	addi	r18,r18,-1
    b5b4:	a8bffb36 	bltu	r21,r2,b5a4 <__alt_data_end+0xf000b5a4>
    b5b8:	84800415 	stw	r18,16(r16)
    b5bc:	b80b883a 	mov	r5,r23
    b5c0:	8009883a 	mov	r4,r16
    b5c4:	000f3900 	call	f390 <__mcmp>
    b5c8:	10002616 	blt	r2,zero,b664 <quorem+0x1c8>
    b5cc:	9cc00044 	addi	r19,r19,1
    b5d0:	a805883a 	mov	r2,r21
    b5d4:	000b883a 	mov	r5,zero
    b5d8:	11000017 	ldw	r4,0(r2)
    b5dc:	89800017 	ldw	r6,0(r17)
    b5e0:	10800104 	addi	r2,r2,4
    b5e4:	20ffffcc 	andi	r3,r4,65535
    b5e8:	194b883a 	add	r5,r3,r5
    b5ec:	30ffffcc 	andi	r3,r6,65535
    b5f0:	28c7c83a 	sub	r3,r5,r3
    b5f4:	300cd43a 	srli	r6,r6,16
    b5f8:	2008d43a 	srli	r4,r4,16
    b5fc:	180bd43a 	srai	r5,r3,16
    b600:	18ffffcc 	andi	r3,r3,65535
    b604:	2189c83a 	sub	r4,r4,r6
    b608:	2149883a 	add	r4,r4,r5
    b60c:	200c943a 	slli	r6,r4,16
    b610:	8c400104 	addi	r17,r17,4
    b614:	200bd43a 	srai	r5,r4,16
    b618:	30c6b03a 	or	r3,r6,r3
    b61c:	10ffff15 	stw	r3,-4(r2)
    b620:	a47fed2e 	bgeu	r20,r17,b5d8 <__alt_data_end+0xf000b5d8>
    b624:	9485883a 	add	r2,r18,r18
    b628:	1085883a 	add	r2,r2,r2
    b62c:	a887883a 	add	r3,r21,r2
    b630:	18800017 	ldw	r2,0(r3)
    b634:	10000b1e 	bne	r2,zero,b664 <quorem+0x1c8>
    b638:	18bfff04 	addi	r2,r3,-4
    b63c:	a880082e 	bgeu	r21,r2,b660 <quorem+0x1c4>
    b640:	18ffff17 	ldw	r3,-4(r3)
    b644:	18000326 	beq	r3,zero,b654 <quorem+0x1b8>
    b648:	00000506 	br	b660 <quorem+0x1c4>
    b64c:	10c00017 	ldw	r3,0(r2)
    b650:	1800031e 	bne	r3,zero,b660 <quorem+0x1c4>
    b654:	10bfff04 	addi	r2,r2,-4
    b658:	94bfffc4 	addi	r18,r18,-1
    b65c:	a8bffb36 	bltu	r21,r2,b64c <__alt_data_end+0xf000b64c>
    b660:	84800415 	stw	r18,16(r16)
    b664:	9805883a 	mov	r2,r19
    b668:	dfc00817 	ldw	ra,32(sp)
    b66c:	ddc00717 	ldw	r23,28(sp)
    b670:	dd800617 	ldw	r22,24(sp)
    b674:	dd400517 	ldw	r21,20(sp)
    b678:	dd000417 	ldw	r20,16(sp)
    b67c:	dcc00317 	ldw	r19,12(sp)
    b680:	dc800217 	ldw	r18,8(sp)
    b684:	dc400117 	ldw	r17,4(sp)
    b688:	dc000017 	ldw	r16,0(sp)
    b68c:	dec00904 	addi	sp,sp,36
    b690:	f800283a 	ret
    b694:	0005883a 	mov	r2,zero
    b698:	003ff306 	br	b668 <__alt_data_end+0xf000b668>

0000b69c <_dtoa_r>:
    b69c:	20801017 	ldw	r2,64(r4)
    b6a0:	deffde04 	addi	sp,sp,-136
    b6a4:	df002015 	stw	fp,128(sp)
    b6a8:	dcc01b15 	stw	r19,108(sp)
    b6ac:	dc801a15 	stw	r18,104(sp)
    b6b0:	dc401915 	stw	r17,100(sp)
    b6b4:	dc001815 	stw	r16,96(sp)
    b6b8:	dfc02115 	stw	ra,132(sp)
    b6bc:	ddc01f15 	stw	r23,124(sp)
    b6c0:	dd801e15 	stw	r22,120(sp)
    b6c4:	dd401d15 	stw	r21,116(sp)
    b6c8:	dd001c15 	stw	r20,112(sp)
    b6cc:	d9c00315 	stw	r7,12(sp)
    b6d0:	2039883a 	mov	fp,r4
    b6d4:	3023883a 	mov	r17,r6
    b6d8:	2825883a 	mov	r18,r5
    b6dc:	dc002417 	ldw	r16,144(sp)
    b6e0:	3027883a 	mov	r19,r6
    b6e4:	10000826 	beq	r2,zero,b708 <_dtoa_r+0x6c>
    b6e8:	21801117 	ldw	r6,68(r4)
    b6ec:	00c00044 	movi	r3,1
    b6f0:	100b883a 	mov	r5,r2
    b6f4:	1986983a 	sll	r3,r3,r6
    b6f8:	11800115 	stw	r6,4(r2)
    b6fc:	10c00215 	stw	r3,8(r2)
    b700:	000eb700 	call	eb70 <_Bfree>
    b704:	e0001015 	stw	zero,64(fp)
    b708:	88002e16 	blt	r17,zero,b7c4 <_dtoa_r+0x128>
    b70c:	80000015 	stw	zero,0(r16)
    b710:	889ffc2c 	andhi	r2,r17,32752
    b714:	00dffc34 	movhi	r3,32752
    b718:	10c01c26 	beq	r2,r3,b78c <_dtoa_r+0xf0>
    b71c:	000d883a 	mov	r6,zero
    b720:	000f883a 	mov	r7,zero
    b724:	9009883a 	mov	r4,r18
    b728:	980b883a 	mov	r5,r19
    b72c:	0012d340 	call	12d34 <__eqdf2>
    b730:	10002b1e 	bne	r2,zero,b7e0 <_dtoa_r+0x144>
    b734:	d9c02317 	ldw	r7,140(sp)
    b738:	00800044 	movi	r2,1
    b73c:	38800015 	stw	r2,0(r7)
    b740:	d8802517 	ldw	r2,148(sp)
    b744:	10019e26 	beq	r2,zero,bdc0 <_dtoa_r+0x724>
    b748:	d8c02517 	ldw	r3,148(sp)
    b74c:	00820034 	movhi	r2,2048
    b750:	1080c244 	addi	r2,r2,777
    b754:	18800015 	stw	r2,0(r3)
    b758:	10bfffc4 	addi	r2,r2,-1
    b75c:	dfc02117 	ldw	ra,132(sp)
    b760:	df002017 	ldw	fp,128(sp)
    b764:	ddc01f17 	ldw	r23,124(sp)
    b768:	dd801e17 	ldw	r22,120(sp)
    b76c:	dd401d17 	ldw	r21,116(sp)
    b770:	dd001c17 	ldw	r20,112(sp)
    b774:	dcc01b17 	ldw	r19,108(sp)
    b778:	dc801a17 	ldw	r18,104(sp)
    b77c:	dc401917 	ldw	r17,100(sp)
    b780:	dc001817 	ldw	r16,96(sp)
    b784:	dec02204 	addi	sp,sp,136
    b788:	f800283a 	ret
    b78c:	d8c02317 	ldw	r3,140(sp)
    b790:	0089c3c4 	movi	r2,9999
    b794:	18800015 	stw	r2,0(r3)
    b798:	90017726 	beq	r18,zero,bd78 <_dtoa_r+0x6dc>
    b79c:	00820034 	movhi	r2,2048
    b7a0:	1080ce04 	addi	r2,r2,824
    b7a4:	d9002517 	ldw	r4,148(sp)
    b7a8:	203fec26 	beq	r4,zero,b75c <__alt_data_end+0xf000b75c>
    b7ac:	10c000c7 	ldb	r3,3(r2)
    b7b0:	1801781e 	bne	r3,zero,bd94 <_dtoa_r+0x6f8>
    b7b4:	10c000c4 	addi	r3,r2,3
    b7b8:	d9802517 	ldw	r6,148(sp)
    b7bc:	30c00015 	stw	r3,0(r6)
    b7c0:	003fe606 	br	b75c <__alt_data_end+0xf000b75c>
    b7c4:	04e00034 	movhi	r19,32768
    b7c8:	9cffffc4 	addi	r19,r19,-1
    b7cc:	00800044 	movi	r2,1
    b7d0:	8ce6703a 	and	r19,r17,r19
    b7d4:	80800015 	stw	r2,0(r16)
    b7d8:	9823883a 	mov	r17,r19
    b7dc:	003fcc06 	br	b710 <__alt_data_end+0xf000b710>
    b7e0:	d8800204 	addi	r2,sp,8
    b7e4:	d8800015 	stw	r2,0(sp)
    b7e8:	d9c00104 	addi	r7,sp,4
    b7ec:	900b883a 	mov	r5,r18
    b7f0:	980d883a 	mov	r6,r19
    b7f4:	e009883a 	mov	r4,fp
    b7f8:	8820d53a 	srli	r16,r17,20
    b7fc:	000f75c0 	call	f75c <__d2b>
    b800:	d8800915 	stw	r2,36(sp)
    b804:	8001651e 	bne	r16,zero,bd9c <_dtoa_r+0x700>
    b808:	dd800217 	ldw	r22,8(sp)
    b80c:	dc000117 	ldw	r16,4(sp)
    b810:	00800804 	movi	r2,32
    b814:	b421883a 	add	r16,r22,r16
    b818:	80c10c84 	addi	r3,r16,1074
    b81c:	10c2d10e 	bge	r2,r3,c364 <_dtoa_r+0xcc8>
    b820:	00801004 	movi	r2,64
    b824:	81010484 	addi	r4,r16,1042
    b828:	10c7c83a 	sub	r3,r2,r3
    b82c:	9108d83a 	srl	r4,r18,r4
    b830:	88e2983a 	sll	r17,r17,r3
    b834:	2448b03a 	or	r4,r4,r17
    b838:	0012dbc0 	call	12dbc <__floatunsidf>
    b83c:	017f8434 	movhi	r5,65040
    b840:	01800044 	movi	r6,1
    b844:	1009883a 	mov	r4,r2
    b848:	194b883a 	add	r5,r3,r5
    b84c:	843fffc4 	addi	r16,r16,-1
    b850:	d9801115 	stw	r6,68(sp)
    b854:	000d883a 	mov	r6,zero
    b858:	01cffe34 	movhi	r7,16376
    b85c:	0007f440 	call	7f44 <__subdf3>
    b860:	0198dbf4 	movhi	r6,25455
    b864:	01cff4f4 	movhi	r7,16339
    b868:	3190d844 	addi	r6,r6,17249
    b86c:	39e1e9c4 	addi	r7,r7,-30809
    b870:	1009883a 	mov	r4,r2
    b874:	180b883a 	mov	r5,r3
    b878:	000782c0 	call	782c <__muldf3>
    b87c:	01a2d874 	movhi	r6,35681
    b880:	01cff1f4 	movhi	r7,16327
    b884:	31b22cc4 	addi	r6,r6,-14157
    b888:	39e28a04 	addi	r7,r7,-30168
    b88c:	180b883a 	mov	r5,r3
    b890:	1009883a 	mov	r4,r2
    b894:	00064c80 	call	64c8 <__adddf3>
    b898:	8009883a 	mov	r4,r16
    b89c:	1029883a 	mov	r20,r2
    b8a0:	1823883a 	mov	r17,r3
    b8a4:	00088c00 	call	88c0 <__floatsidf>
    b8a8:	019427f4 	movhi	r6,20639
    b8ac:	01cff4f4 	movhi	r7,16339
    b8b0:	319e7ec4 	addi	r6,r6,31227
    b8b4:	39d104c4 	addi	r7,r7,17427
    b8b8:	1009883a 	mov	r4,r2
    b8bc:	180b883a 	mov	r5,r3
    b8c0:	000782c0 	call	782c <__muldf3>
    b8c4:	100d883a 	mov	r6,r2
    b8c8:	180f883a 	mov	r7,r3
    b8cc:	a009883a 	mov	r4,r20
    b8d0:	880b883a 	mov	r5,r17
    b8d4:	00064c80 	call	64c8 <__adddf3>
    b8d8:	1009883a 	mov	r4,r2
    b8dc:	180b883a 	mov	r5,r3
    b8e0:	1029883a 	mov	r20,r2
    b8e4:	1823883a 	mov	r17,r3
    b8e8:	00088400 	call	8840 <__fixdfsi>
    b8ec:	000d883a 	mov	r6,zero
    b8f0:	000f883a 	mov	r7,zero
    b8f4:	a009883a 	mov	r4,r20
    b8f8:	880b883a 	mov	r5,r17
    b8fc:	d8800515 	stw	r2,20(sp)
    b900:	00077380 	call	7738 <__ledf2>
    b904:	10028716 	blt	r2,zero,c324 <_dtoa_r+0xc88>
    b908:	d8c00517 	ldw	r3,20(sp)
    b90c:	00800584 	movi	r2,22
    b910:	10c27536 	bltu	r2,r3,c2e8 <_dtoa_r+0xc4c>
    b914:	180490fa 	slli	r2,r3,3
    b918:	00c20034 	movhi	r3,2048
    b91c:	18c0ea04 	addi	r3,r3,936
    b920:	1885883a 	add	r2,r3,r2
    b924:	11000017 	ldw	r4,0(r2)
    b928:	11400117 	ldw	r5,4(r2)
    b92c:	900d883a 	mov	r6,r18
    b930:	980f883a 	mov	r7,r19
    b934:	000765c0 	call	765c <__gedf2>
    b938:	00828d0e 	bge	zero,r2,c370 <_dtoa_r+0xcd4>
    b93c:	d9000517 	ldw	r4,20(sp)
    b940:	d8000e15 	stw	zero,56(sp)
    b944:	213fffc4 	addi	r4,r4,-1
    b948:	d9000515 	stw	r4,20(sp)
    b94c:	b42dc83a 	sub	r22,r22,r16
    b950:	b5bfffc4 	addi	r22,r22,-1
    b954:	b0026f16 	blt	r22,zero,c314 <_dtoa_r+0xc78>
    b958:	d8000815 	stw	zero,32(sp)
    b95c:	d9c00517 	ldw	r7,20(sp)
    b960:	38026416 	blt	r7,zero,c2f4 <_dtoa_r+0xc58>
    b964:	b1ed883a 	add	r22,r22,r7
    b968:	d9c00d15 	stw	r7,52(sp)
    b96c:	d8000a15 	stw	zero,40(sp)
    b970:	d9800317 	ldw	r6,12(sp)
    b974:	00800244 	movi	r2,9
    b978:	11811436 	bltu	r2,r6,bdcc <_dtoa_r+0x730>
    b97c:	00800144 	movi	r2,5
    b980:	1184e10e 	bge	r2,r6,cd08 <_dtoa_r+0x166c>
    b984:	31bfff04 	addi	r6,r6,-4
    b988:	d9800315 	stw	r6,12(sp)
    b98c:	0023883a 	mov	r17,zero
    b990:	d9800317 	ldw	r6,12(sp)
    b994:	008000c4 	movi	r2,3
    b998:	30836726 	beq	r6,r2,c738 <_dtoa_r+0x109c>
    b99c:	1183410e 	bge	r2,r6,c6a4 <_dtoa_r+0x1008>
    b9a0:	d9c00317 	ldw	r7,12(sp)
    b9a4:	00800104 	movi	r2,4
    b9a8:	38827c26 	beq	r7,r2,c39c <_dtoa_r+0xd00>
    b9ac:	00800144 	movi	r2,5
    b9b0:	3884c41e 	bne	r7,r2,ccc4 <_dtoa_r+0x1628>
    b9b4:	00800044 	movi	r2,1
    b9b8:	d8800b15 	stw	r2,44(sp)
    b9bc:	d8c00517 	ldw	r3,20(sp)
    b9c0:	d9002217 	ldw	r4,136(sp)
    b9c4:	1907883a 	add	r3,r3,r4
    b9c8:	19800044 	addi	r6,r3,1
    b9cc:	d8c00c15 	stw	r3,48(sp)
    b9d0:	d9800615 	stw	r6,24(sp)
    b9d4:	0183a40e 	bge	zero,r6,c868 <_dtoa_r+0x11cc>
    b9d8:	d9800617 	ldw	r6,24(sp)
    b9dc:	3021883a 	mov	r16,r6
    b9e0:	e0001115 	stw	zero,68(fp)
    b9e4:	008005c4 	movi	r2,23
    b9e8:	1184c92e 	bgeu	r2,r6,cd10 <_dtoa_r+0x1674>
    b9ec:	00c00044 	movi	r3,1
    b9f0:	00800104 	movi	r2,4
    b9f4:	1085883a 	add	r2,r2,r2
    b9f8:	11000504 	addi	r4,r2,20
    b9fc:	180b883a 	mov	r5,r3
    ba00:	18c00044 	addi	r3,r3,1
    ba04:	313ffb2e 	bgeu	r6,r4,b9f4 <__alt_data_end+0xf000b9f4>
    ba08:	e1401115 	stw	r5,68(fp)
    ba0c:	e009883a 	mov	r4,fp
    ba10:	000eac80 	call	eac8 <_Balloc>
    ba14:	d8800715 	stw	r2,28(sp)
    ba18:	e0801015 	stw	r2,64(fp)
    ba1c:	00800384 	movi	r2,14
    ba20:	1400f736 	bltu	r2,r16,be00 <_dtoa_r+0x764>
    ba24:	8800f626 	beq	r17,zero,be00 <_dtoa_r+0x764>
    ba28:	d9c00517 	ldw	r7,20(sp)
    ba2c:	01c39a0e 	bge	zero,r7,c898 <_dtoa_r+0x11fc>
    ba30:	388003cc 	andi	r2,r7,15
    ba34:	100490fa 	slli	r2,r2,3
    ba38:	382bd13a 	srai	r21,r7,4
    ba3c:	00c20034 	movhi	r3,2048
    ba40:	18c0ea04 	addi	r3,r3,936
    ba44:	1885883a 	add	r2,r3,r2
    ba48:	a8c0040c 	andi	r3,r21,16
    ba4c:	12400017 	ldw	r9,0(r2)
    ba50:	12000117 	ldw	r8,4(r2)
    ba54:	18037926 	beq	r3,zero,c83c <_dtoa_r+0x11a0>
    ba58:	00820034 	movhi	r2,2048
    ba5c:	1080e004 	addi	r2,r2,896
    ba60:	11800817 	ldw	r6,32(r2)
    ba64:	11c00917 	ldw	r7,36(r2)
    ba68:	9009883a 	mov	r4,r18
    ba6c:	980b883a 	mov	r5,r19
    ba70:	da001715 	stw	r8,92(sp)
    ba74:	da401615 	stw	r9,88(sp)
    ba78:	0006d740 	call	6d74 <__divdf3>
    ba7c:	da001717 	ldw	r8,92(sp)
    ba80:	da401617 	ldw	r9,88(sp)
    ba84:	ad4003cc 	andi	r21,r21,15
    ba88:	040000c4 	movi	r16,3
    ba8c:	1023883a 	mov	r17,r2
    ba90:	1829883a 	mov	r20,r3
    ba94:	a8001126 	beq	r21,zero,badc <_dtoa_r+0x440>
    ba98:	05c20034 	movhi	r23,2048
    ba9c:	bdc0e004 	addi	r23,r23,896
    baa0:	4805883a 	mov	r2,r9
    baa4:	4007883a 	mov	r3,r8
    baa8:	a980004c 	andi	r6,r21,1
    baac:	1009883a 	mov	r4,r2
    bab0:	a82bd07a 	srai	r21,r21,1
    bab4:	180b883a 	mov	r5,r3
    bab8:	30000426 	beq	r6,zero,bacc <_dtoa_r+0x430>
    babc:	b9800017 	ldw	r6,0(r23)
    bac0:	b9c00117 	ldw	r7,4(r23)
    bac4:	84000044 	addi	r16,r16,1
    bac8:	000782c0 	call	782c <__muldf3>
    bacc:	bdc00204 	addi	r23,r23,8
    bad0:	a83ff51e 	bne	r21,zero,baa8 <__alt_data_end+0xf000baa8>
    bad4:	1013883a 	mov	r9,r2
    bad8:	1811883a 	mov	r8,r3
    badc:	480d883a 	mov	r6,r9
    bae0:	400f883a 	mov	r7,r8
    bae4:	8809883a 	mov	r4,r17
    bae8:	a00b883a 	mov	r5,r20
    baec:	0006d740 	call	6d74 <__divdf3>
    baf0:	d8800f15 	stw	r2,60(sp)
    baf4:	d8c01015 	stw	r3,64(sp)
    baf8:	d8c00e17 	ldw	r3,56(sp)
    bafc:	18000626 	beq	r3,zero,bb18 <_dtoa_r+0x47c>
    bb00:	d9000f17 	ldw	r4,60(sp)
    bb04:	d9401017 	ldw	r5,64(sp)
    bb08:	000d883a 	mov	r6,zero
    bb0c:	01cffc34 	movhi	r7,16368
    bb10:	00077380 	call	7738 <__ledf2>
    bb14:	10040b16 	blt	r2,zero,cb44 <_dtoa_r+0x14a8>
    bb18:	8009883a 	mov	r4,r16
    bb1c:	00088c00 	call	88c0 <__floatsidf>
    bb20:	d9800f17 	ldw	r6,60(sp)
    bb24:	d9c01017 	ldw	r7,64(sp)
    bb28:	1009883a 	mov	r4,r2
    bb2c:	180b883a 	mov	r5,r3
    bb30:	000782c0 	call	782c <__muldf3>
    bb34:	000d883a 	mov	r6,zero
    bb38:	01d00734 	movhi	r7,16412
    bb3c:	1009883a 	mov	r4,r2
    bb40:	180b883a 	mov	r5,r3
    bb44:	00064c80 	call	64c8 <__adddf3>
    bb48:	1021883a 	mov	r16,r2
    bb4c:	d8800617 	ldw	r2,24(sp)
    bb50:	047f3034 	movhi	r17,64704
    bb54:	1c63883a 	add	r17,r3,r17
    bb58:	10031826 	beq	r2,zero,c7bc <_dtoa_r+0x1120>
    bb5c:	d8c00517 	ldw	r3,20(sp)
    bb60:	db000617 	ldw	r12,24(sp)
    bb64:	d8c01315 	stw	r3,76(sp)
    bb68:	d9000b17 	ldw	r4,44(sp)
    bb6c:	20038f26 	beq	r4,zero,c9ac <_dtoa_r+0x1310>
    bb70:	60bfffc4 	addi	r2,r12,-1
    bb74:	100490fa 	slli	r2,r2,3
    bb78:	00c20034 	movhi	r3,2048
    bb7c:	18c0ea04 	addi	r3,r3,936
    bb80:	1885883a 	add	r2,r3,r2
    bb84:	11800017 	ldw	r6,0(r2)
    bb88:	11c00117 	ldw	r7,4(r2)
    bb8c:	d8800717 	ldw	r2,28(sp)
    bb90:	0009883a 	mov	r4,zero
    bb94:	014ff834 	movhi	r5,16352
    bb98:	db001615 	stw	r12,88(sp)
    bb9c:	15c00044 	addi	r23,r2,1
    bba0:	0006d740 	call	6d74 <__divdf3>
    bba4:	800d883a 	mov	r6,r16
    bba8:	880f883a 	mov	r7,r17
    bbac:	1009883a 	mov	r4,r2
    bbb0:	180b883a 	mov	r5,r3
    bbb4:	0007f440 	call	7f44 <__subdf3>
    bbb8:	d9401017 	ldw	r5,64(sp)
    bbbc:	d9000f17 	ldw	r4,60(sp)
    bbc0:	102b883a 	mov	r21,r2
    bbc4:	d8c01215 	stw	r3,72(sp)
    bbc8:	00088400 	call	8840 <__fixdfsi>
    bbcc:	1009883a 	mov	r4,r2
    bbd0:	1029883a 	mov	r20,r2
    bbd4:	00088c00 	call	88c0 <__floatsidf>
    bbd8:	d9000f17 	ldw	r4,60(sp)
    bbdc:	d9401017 	ldw	r5,64(sp)
    bbe0:	100d883a 	mov	r6,r2
    bbe4:	180f883a 	mov	r7,r3
    bbe8:	0007f440 	call	7f44 <__subdf3>
    bbec:	1823883a 	mov	r17,r3
    bbf0:	d8c00717 	ldw	r3,28(sp)
    bbf4:	d9401217 	ldw	r5,72(sp)
    bbf8:	a2000c04 	addi	r8,r20,48
    bbfc:	1021883a 	mov	r16,r2
    bc00:	1a000005 	stb	r8,0(r3)
    bc04:	800d883a 	mov	r6,r16
    bc08:	880f883a 	mov	r7,r17
    bc0c:	a809883a 	mov	r4,r21
    bc10:	4029883a 	mov	r20,r8
    bc14:	000765c0 	call	765c <__gedf2>
    bc18:	00841d16 	blt	zero,r2,cc90 <_dtoa_r+0x15f4>
    bc1c:	800d883a 	mov	r6,r16
    bc20:	880f883a 	mov	r7,r17
    bc24:	0009883a 	mov	r4,zero
    bc28:	014ffc34 	movhi	r5,16368
    bc2c:	0007f440 	call	7f44 <__subdf3>
    bc30:	d9401217 	ldw	r5,72(sp)
    bc34:	100d883a 	mov	r6,r2
    bc38:	180f883a 	mov	r7,r3
    bc3c:	a809883a 	mov	r4,r21
    bc40:	000765c0 	call	765c <__gedf2>
    bc44:	db001617 	ldw	r12,88(sp)
    bc48:	00840e16 	blt	zero,r2,cc84 <_dtoa_r+0x15e8>
    bc4c:	00800044 	movi	r2,1
    bc50:	13006b0e 	bge	r2,r12,be00 <_dtoa_r+0x764>
    bc54:	d9000717 	ldw	r4,28(sp)
    bc58:	dd800f15 	stw	r22,60(sp)
    bc5c:	dcc01015 	stw	r19,64(sp)
    bc60:	2319883a 	add	r12,r4,r12
    bc64:	dcc01217 	ldw	r19,72(sp)
    bc68:	602d883a 	mov	r22,r12
    bc6c:	dc801215 	stw	r18,72(sp)
    bc70:	b825883a 	mov	r18,r23
    bc74:	00000906 	br	bc9c <_dtoa_r+0x600>
    bc78:	0007f440 	call	7f44 <__subdf3>
    bc7c:	a80d883a 	mov	r6,r21
    bc80:	980f883a 	mov	r7,r19
    bc84:	1009883a 	mov	r4,r2
    bc88:	180b883a 	mov	r5,r3
    bc8c:	00077380 	call	7738 <__ledf2>
    bc90:	1003e816 	blt	r2,zero,cc34 <_dtoa_r+0x1598>
    bc94:	b825883a 	mov	r18,r23
    bc98:	bd83e926 	beq	r23,r22,cc40 <_dtoa_r+0x15a4>
    bc9c:	a809883a 	mov	r4,r21
    bca0:	980b883a 	mov	r5,r19
    bca4:	000d883a 	mov	r6,zero
    bca8:	01d00934 	movhi	r7,16420
    bcac:	000782c0 	call	782c <__muldf3>
    bcb0:	000d883a 	mov	r6,zero
    bcb4:	01d00934 	movhi	r7,16420
    bcb8:	8009883a 	mov	r4,r16
    bcbc:	880b883a 	mov	r5,r17
    bcc0:	102b883a 	mov	r21,r2
    bcc4:	1827883a 	mov	r19,r3
    bcc8:	000782c0 	call	782c <__muldf3>
    bccc:	180b883a 	mov	r5,r3
    bcd0:	1009883a 	mov	r4,r2
    bcd4:	1821883a 	mov	r16,r3
    bcd8:	1023883a 	mov	r17,r2
    bcdc:	00088400 	call	8840 <__fixdfsi>
    bce0:	1009883a 	mov	r4,r2
    bce4:	1029883a 	mov	r20,r2
    bce8:	00088c00 	call	88c0 <__floatsidf>
    bcec:	8809883a 	mov	r4,r17
    bcf0:	800b883a 	mov	r5,r16
    bcf4:	100d883a 	mov	r6,r2
    bcf8:	180f883a 	mov	r7,r3
    bcfc:	0007f440 	call	7f44 <__subdf3>
    bd00:	a5000c04 	addi	r20,r20,48
    bd04:	a80d883a 	mov	r6,r21
    bd08:	980f883a 	mov	r7,r19
    bd0c:	1009883a 	mov	r4,r2
    bd10:	180b883a 	mov	r5,r3
    bd14:	95000005 	stb	r20,0(r18)
    bd18:	1021883a 	mov	r16,r2
    bd1c:	1823883a 	mov	r17,r3
    bd20:	00077380 	call	7738 <__ledf2>
    bd24:	bdc00044 	addi	r23,r23,1
    bd28:	800d883a 	mov	r6,r16
    bd2c:	880f883a 	mov	r7,r17
    bd30:	0009883a 	mov	r4,zero
    bd34:	014ffc34 	movhi	r5,16368
    bd38:	103fcf0e 	bge	r2,zero,bc78 <__alt_data_end+0xf000bc78>
    bd3c:	d8c01317 	ldw	r3,76(sp)
    bd40:	d8c00515 	stw	r3,20(sp)
    bd44:	d9400917 	ldw	r5,36(sp)
    bd48:	e009883a 	mov	r4,fp
    bd4c:	000eb700 	call	eb70 <_Bfree>
    bd50:	d9000517 	ldw	r4,20(sp)
    bd54:	d9802317 	ldw	r6,140(sp)
    bd58:	d9c02517 	ldw	r7,148(sp)
    bd5c:	b8000005 	stb	zero,0(r23)
    bd60:	20800044 	addi	r2,r4,1
    bd64:	30800015 	stw	r2,0(r6)
    bd68:	3802aa26 	beq	r7,zero,c814 <_dtoa_r+0x1178>
    bd6c:	3dc00015 	stw	r23,0(r7)
    bd70:	d8800717 	ldw	r2,28(sp)
    bd74:	003e7906 	br	b75c <__alt_data_end+0xf000b75c>
    bd78:	00800434 	movhi	r2,16
    bd7c:	10bfffc4 	addi	r2,r2,-1
    bd80:	88a2703a 	and	r17,r17,r2
    bd84:	883e851e 	bne	r17,zero,b79c <__alt_data_end+0xf000b79c>
    bd88:	00820034 	movhi	r2,2048
    bd8c:	1080cb04 	addi	r2,r2,812
    bd90:	003e8406 	br	b7a4 <__alt_data_end+0xf000b7a4>
    bd94:	10c00204 	addi	r3,r2,8
    bd98:	003e8706 	br	b7b8 <__alt_data_end+0xf000b7b8>
    bd9c:	01400434 	movhi	r5,16
    bda0:	297fffc4 	addi	r5,r5,-1
    bda4:	994a703a 	and	r5,r19,r5
    bda8:	9009883a 	mov	r4,r18
    bdac:	843f0044 	addi	r16,r16,-1023
    bdb0:	294ffc34 	orhi	r5,r5,16368
    bdb4:	dd800217 	ldw	r22,8(sp)
    bdb8:	d8001115 	stw	zero,68(sp)
    bdbc:	003ea506 	br	b854 <__alt_data_end+0xf000b854>
    bdc0:	00820034 	movhi	r2,2048
    bdc4:	1080c204 	addi	r2,r2,776
    bdc8:	003e6406 	br	b75c <__alt_data_end+0xf000b75c>
    bdcc:	e0001115 	stw	zero,68(fp)
    bdd0:	000b883a 	mov	r5,zero
    bdd4:	e009883a 	mov	r4,fp
    bdd8:	000eac80 	call	eac8 <_Balloc>
    bddc:	01bfffc4 	movi	r6,-1
    bde0:	01c00044 	movi	r7,1
    bde4:	d8800715 	stw	r2,28(sp)
    bde8:	d9800c15 	stw	r6,48(sp)
    bdec:	e0801015 	stw	r2,64(fp)
    bdf0:	d8000315 	stw	zero,12(sp)
    bdf4:	d9c00b15 	stw	r7,44(sp)
    bdf8:	d9800615 	stw	r6,24(sp)
    bdfc:	d8002215 	stw	zero,136(sp)
    be00:	d8800117 	ldw	r2,4(sp)
    be04:	10008916 	blt	r2,zero,c02c <_dtoa_r+0x990>
    be08:	d9000517 	ldw	r4,20(sp)
    be0c:	00c00384 	movi	r3,14
    be10:	19008616 	blt	r3,r4,c02c <_dtoa_r+0x990>
    be14:	200490fa 	slli	r2,r4,3
    be18:	00c20034 	movhi	r3,2048
    be1c:	d9802217 	ldw	r6,136(sp)
    be20:	18c0ea04 	addi	r3,r3,936
    be24:	1885883a 	add	r2,r3,r2
    be28:	14000017 	ldw	r16,0(r2)
    be2c:	14400117 	ldw	r17,4(r2)
    be30:	30016316 	blt	r6,zero,c3c0 <_dtoa_r+0xd24>
    be34:	800d883a 	mov	r6,r16
    be38:	880f883a 	mov	r7,r17
    be3c:	9009883a 	mov	r4,r18
    be40:	980b883a 	mov	r5,r19
    be44:	0006d740 	call	6d74 <__divdf3>
    be48:	180b883a 	mov	r5,r3
    be4c:	1009883a 	mov	r4,r2
    be50:	00088400 	call	8840 <__fixdfsi>
    be54:	1009883a 	mov	r4,r2
    be58:	102b883a 	mov	r21,r2
    be5c:	00088c00 	call	88c0 <__floatsidf>
    be60:	800d883a 	mov	r6,r16
    be64:	880f883a 	mov	r7,r17
    be68:	1009883a 	mov	r4,r2
    be6c:	180b883a 	mov	r5,r3
    be70:	000782c0 	call	782c <__muldf3>
    be74:	100d883a 	mov	r6,r2
    be78:	180f883a 	mov	r7,r3
    be7c:	9009883a 	mov	r4,r18
    be80:	980b883a 	mov	r5,r19
    be84:	0007f440 	call	7f44 <__subdf3>
    be88:	d9c00717 	ldw	r7,28(sp)
    be8c:	1009883a 	mov	r4,r2
    be90:	a8800c04 	addi	r2,r21,48
    be94:	38800005 	stb	r2,0(r7)
    be98:	3dc00044 	addi	r23,r7,1
    be9c:	d9c00617 	ldw	r7,24(sp)
    bea0:	01800044 	movi	r6,1
    bea4:	180b883a 	mov	r5,r3
    bea8:	2005883a 	mov	r2,r4
    beac:	39803826 	beq	r7,r6,bf90 <_dtoa_r+0x8f4>
    beb0:	000d883a 	mov	r6,zero
    beb4:	01d00934 	movhi	r7,16420
    beb8:	000782c0 	call	782c <__muldf3>
    bebc:	000d883a 	mov	r6,zero
    bec0:	000f883a 	mov	r7,zero
    bec4:	1009883a 	mov	r4,r2
    bec8:	180b883a 	mov	r5,r3
    becc:	1025883a 	mov	r18,r2
    bed0:	1827883a 	mov	r19,r3
    bed4:	0012d340 	call	12d34 <__eqdf2>
    bed8:	103f9a26 	beq	r2,zero,bd44 <__alt_data_end+0xf000bd44>
    bedc:	d9c00617 	ldw	r7,24(sp)
    bee0:	d8c00717 	ldw	r3,28(sp)
    bee4:	b829883a 	mov	r20,r23
    bee8:	38bfffc4 	addi	r2,r7,-1
    beec:	18ad883a 	add	r22,r3,r2
    bef0:	00000a06 	br	bf1c <_dtoa_r+0x880>
    bef4:	000782c0 	call	782c <__muldf3>
    bef8:	000d883a 	mov	r6,zero
    befc:	000f883a 	mov	r7,zero
    bf00:	1009883a 	mov	r4,r2
    bf04:	180b883a 	mov	r5,r3
    bf08:	1025883a 	mov	r18,r2
    bf0c:	1827883a 	mov	r19,r3
    bf10:	b829883a 	mov	r20,r23
    bf14:	0012d340 	call	12d34 <__eqdf2>
    bf18:	103f8a26 	beq	r2,zero,bd44 <__alt_data_end+0xf000bd44>
    bf1c:	800d883a 	mov	r6,r16
    bf20:	880f883a 	mov	r7,r17
    bf24:	9009883a 	mov	r4,r18
    bf28:	980b883a 	mov	r5,r19
    bf2c:	0006d740 	call	6d74 <__divdf3>
    bf30:	180b883a 	mov	r5,r3
    bf34:	1009883a 	mov	r4,r2
    bf38:	00088400 	call	8840 <__fixdfsi>
    bf3c:	1009883a 	mov	r4,r2
    bf40:	102b883a 	mov	r21,r2
    bf44:	00088c00 	call	88c0 <__floatsidf>
    bf48:	800d883a 	mov	r6,r16
    bf4c:	880f883a 	mov	r7,r17
    bf50:	1009883a 	mov	r4,r2
    bf54:	180b883a 	mov	r5,r3
    bf58:	000782c0 	call	782c <__muldf3>
    bf5c:	100d883a 	mov	r6,r2
    bf60:	180f883a 	mov	r7,r3
    bf64:	9009883a 	mov	r4,r18
    bf68:	980b883a 	mov	r5,r19
    bf6c:	0007f440 	call	7f44 <__subdf3>
    bf70:	aa000c04 	addi	r8,r21,48
    bf74:	a2000005 	stb	r8,0(r20)
    bf78:	000d883a 	mov	r6,zero
    bf7c:	01d00934 	movhi	r7,16420
    bf80:	1009883a 	mov	r4,r2
    bf84:	180b883a 	mov	r5,r3
    bf88:	a5c00044 	addi	r23,r20,1
    bf8c:	b53fd91e 	bne	r22,r20,bef4 <__alt_data_end+0xf000bef4>
    bf90:	100d883a 	mov	r6,r2
    bf94:	180f883a 	mov	r7,r3
    bf98:	1009883a 	mov	r4,r2
    bf9c:	180b883a 	mov	r5,r3
    bfa0:	00064c80 	call	64c8 <__adddf3>
    bfa4:	100d883a 	mov	r6,r2
    bfa8:	180f883a 	mov	r7,r3
    bfac:	8009883a 	mov	r4,r16
    bfb0:	880b883a 	mov	r5,r17
    bfb4:	1027883a 	mov	r19,r2
    bfb8:	1825883a 	mov	r18,r3
    bfbc:	00077380 	call	7738 <__ledf2>
    bfc0:	10000816 	blt	r2,zero,bfe4 <_dtoa_r+0x948>
    bfc4:	980d883a 	mov	r6,r19
    bfc8:	900f883a 	mov	r7,r18
    bfcc:	8009883a 	mov	r4,r16
    bfd0:	880b883a 	mov	r5,r17
    bfd4:	0012d340 	call	12d34 <__eqdf2>
    bfd8:	103f5a1e 	bne	r2,zero,bd44 <__alt_data_end+0xf000bd44>
    bfdc:	ad40004c 	andi	r21,r21,1
    bfe0:	a83f5826 	beq	r21,zero,bd44 <__alt_data_end+0xf000bd44>
    bfe4:	bd3fffc3 	ldbu	r20,-1(r23)
    bfe8:	b8bfffc4 	addi	r2,r23,-1
    bfec:	1007883a 	mov	r3,r2
    bff0:	01400e44 	movi	r5,57
    bff4:	d9800717 	ldw	r6,28(sp)
    bff8:	00000506 	br	c010 <_dtoa_r+0x974>
    bffc:	18ffffc4 	addi	r3,r3,-1
    c000:	11824726 	beq	r2,r6,c920 <_dtoa_r+0x1284>
    c004:	1d000003 	ldbu	r20,0(r3)
    c008:	102f883a 	mov	r23,r2
    c00c:	10bfffc4 	addi	r2,r2,-1
    c010:	a1003fcc 	andi	r4,r20,255
    c014:	2100201c 	xori	r4,r4,128
    c018:	213fe004 	addi	r4,r4,-128
    c01c:	217ff726 	beq	r4,r5,bffc <__alt_data_end+0xf000bffc>
    c020:	a2000044 	addi	r8,r20,1
    c024:	12000005 	stb	r8,0(r2)
    c028:	003f4606 	br	bd44 <__alt_data_end+0xf000bd44>
    c02c:	d9000b17 	ldw	r4,44(sp)
    c030:	2000c826 	beq	r4,zero,c354 <_dtoa_r+0xcb8>
    c034:	d9800317 	ldw	r6,12(sp)
    c038:	00c00044 	movi	r3,1
    c03c:	1980f90e 	bge	r3,r6,c424 <_dtoa_r+0xd88>
    c040:	d8800617 	ldw	r2,24(sp)
    c044:	d8c00a17 	ldw	r3,40(sp)
    c048:	157fffc4 	addi	r21,r2,-1
    c04c:	1d41f316 	blt	r3,r21,c81c <_dtoa_r+0x1180>
    c050:	1d6bc83a 	sub	r21,r3,r21
    c054:	d9c00617 	ldw	r7,24(sp)
    c058:	3802aa16 	blt	r7,zero,cb04 <_dtoa_r+0x1468>
    c05c:	dd000817 	ldw	r20,32(sp)
    c060:	d8800617 	ldw	r2,24(sp)
    c064:	d8c00817 	ldw	r3,32(sp)
    c068:	01400044 	movi	r5,1
    c06c:	e009883a 	mov	r4,fp
    c070:	1887883a 	add	r3,r3,r2
    c074:	d8c00815 	stw	r3,32(sp)
    c078:	b0ad883a 	add	r22,r22,r2
    c07c:	000eed40 	call	eed4 <__i2b>
    c080:	1023883a 	mov	r17,r2
    c084:	a0000826 	beq	r20,zero,c0a8 <_dtoa_r+0xa0c>
    c088:	0580070e 	bge	zero,r22,c0a8 <_dtoa_r+0xa0c>
    c08c:	a005883a 	mov	r2,r20
    c090:	b500b916 	blt	r22,r20,c378 <_dtoa_r+0xcdc>
    c094:	d9000817 	ldw	r4,32(sp)
    c098:	a0a9c83a 	sub	r20,r20,r2
    c09c:	b0adc83a 	sub	r22,r22,r2
    c0a0:	2089c83a 	sub	r4,r4,r2
    c0a4:	d9000815 	stw	r4,32(sp)
    c0a8:	d9800a17 	ldw	r6,40(sp)
    c0ac:	0181810e 	bge	zero,r6,c6b4 <_dtoa_r+0x1018>
    c0b0:	d9c00b17 	ldw	r7,44(sp)
    c0b4:	3800b326 	beq	r7,zero,c384 <_dtoa_r+0xce8>
    c0b8:	a800b226 	beq	r21,zero,c384 <_dtoa_r+0xce8>
    c0bc:	880b883a 	mov	r5,r17
    c0c0:	a80d883a 	mov	r6,r21
    c0c4:	e009883a 	mov	r4,fp
    c0c8:	000f1080 	call	f108 <__pow5mult>
    c0cc:	d9800917 	ldw	r6,36(sp)
    c0d0:	100b883a 	mov	r5,r2
    c0d4:	e009883a 	mov	r4,fp
    c0d8:	1023883a 	mov	r17,r2
    c0dc:	000ef100 	call	ef10 <__multiply>
    c0e0:	1021883a 	mov	r16,r2
    c0e4:	d8800a17 	ldw	r2,40(sp)
    c0e8:	d9400917 	ldw	r5,36(sp)
    c0ec:	e009883a 	mov	r4,fp
    c0f0:	1545c83a 	sub	r2,r2,r21
    c0f4:	d8800a15 	stw	r2,40(sp)
    c0f8:	000eb700 	call	eb70 <_Bfree>
    c0fc:	d8c00a17 	ldw	r3,40(sp)
    c100:	18009f1e 	bne	r3,zero,c380 <_dtoa_r+0xce4>
    c104:	05c00044 	movi	r23,1
    c108:	e009883a 	mov	r4,fp
    c10c:	b80b883a 	mov	r5,r23
    c110:	000eed40 	call	eed4 <__i2b>
    c114:	d9000d17 	ldw	r4,52(sp)
    c118:	102b883a 	mov	r21,r2
    c11c:	2000ce26 	beq	r4,zero,c458 <_dtoa_r+0xdbc>
    c120:	200d883a 	mov	r6,r4
    c124:	100b883a 	mov	r5,r2
    c128:	e009883a 	mov	r4,fp
    c12c:	000f1080 	call	f108 <__pow5mult>
    c130:	d9800317 	ldw	r6,12(sp)
    c134:	102b883a 	mov	r21,r2
    c138:	b981810e 	bge	r23,r6,c740 <_dtoa_r+0x10a4>
    c13c:	0027883a 	mov	r19,zero
    c140:	a8800417 	ldw	r2,16(r21)
    c144:	05c00804 	movi	r23,32
    c148:	10800104 	addi	r2,r2,4
    c14c:	1085883a 	add	r2,r2,r2
    c150:	1085883a 	add	r2,r2,r2
    c154:	a885883a 	add	r2,r21,r2
    c158:	11000017 	ldw	r4,0(r2)
    c15c:	000edbc0 	call	edbc <__hi0bits>
    c160:	b885c83a 	sub	r2,r23,r2
    c164:	1585883a 	add	r2,r2,r22
    c168:	108007cc 	andi	r2,r2,31
    c16c:	1000b326 	beq	r2,zero,c43c <_dtoa_r+0xda0>
    c170:	00c00804 	movi	r3,32
    c174:	1887c83a 	sub	r3,r3,r2
    c178:	01000104 	movi	r4,4
    c17c:	20c2cd0e 	bge	r4,r3,ccb4 <_dtoa_r+0x1618>
    c180:	00c00704 	movi	r3,28
    c184:	1885c83a 	sub	r2,r3,r2
    c188:	d8c00817 	ldw	r3,32(sp)
    c18c:	a0a9883a 	add	r20,r20,r2
    c190:	b0ad883a 	add	r22,r22,r2
    c194:	1887883a 	add	r3,r3,r2
    c198:	d8c00815 	stw	r3,32(sp)
    c19c:	d9800817 	ldw	r6,32(sp)
    c1a0:	0180040e 	bge	zero,r6,c1b4 <_dtoa_r+0xb18>
    c1a4:	800b883a 	mov	r5,r16
    c1a8:	e009883a 	mov	r4,fp
    c1ac:	000f2480 	call	f248 <__lshift>
    c1b0:	1021883a 	mov	r16,r2
    c1b4:	0580050e 	bge	zero,r22,c1cc <_dtoa_r+0xb30>
    c1b8:	a80b883a 	mov	r5,r21
    c1bc:	b00d883a 	mov	r6,r22
    c1c0:	e009883a 	mov	r4,fp
    c1c4:	000f2480 	call	f248 <__lshift>
    c1c8:	102b883a 	mov	r21,r2
    c1cc:	d9c00e17 	ldw	r7,56(sp)
    c1d0:	3801211e 	bne	r7,zero,c658 <_dtoa_r+0xfbc>
    c1d4:	d9800617 	ldw	r6,24(sp)
    c1d8:	0181380e 	bge	zero,r6,c6bc <_dtoa_r+0x1020>
    c1dc:	d8c00b17 	ldw	r3,44(sp)
    c1e0:	1800ab1e 	bne	r3,zero,c490 <_dtoa_r+0xdf4>
    c1e4:	dc800717 	ldw	r18,28(sp)
    c1e8:	dcc00617 	ldw	r19,24(sp)
    c1ec:	9029883a 	mov	r20,r18
    c1f0:	00000206 	br	c1fc <_dtoa_r+0xb60>
    c1f4:	000eb980 	call	eb98 <__multadd>
    c1f8:	1021883a 	mov	r16,r2
    c1fc:	a80b883a 	mov	r5,r21
    c200:	8009883a 	mov	r4,r16
    c204:	000b49c0 	call	b49c <quorem>
    c208:	10800c04 	addi	r2,r2,48
    c20c:	90800005 	stb	r2,0(r18)
    c210:	94800044 	addi	r18,r18,1
    c214:	9507c83a 	sub	r3,r18,r20
    c218:	000f883a 	mov	r7,zero
    c21c:	01800284 	movi	r6,10
    c220:	800b883a 	mov	r5,r16
    c224:	e009883a 	mov	r4,fp
    c228:	1cfff216 	blt	r3,r19,c1f4 <__alt_data_end+0xf000c1f4>
    c22c:	1011883a 	mov	r8,r2
    c230:	d8800617 	ldw	r2,24(sp)
    c234:	0082370e 	bge	zero,r2,cb14 <_dtoa_r+0x1478>
    c238:	d9000717 	ldw	r4,28(sp)
    c23c:	0025883a 	mov	r18,zero
    c240:	20af883a 	add	r23,r4,r2
    c244:	01800044 	movi	r6,1
    c248:	800b883a 	mov	r5,r16
    c24c:	e009883a 	mov	r4,fp
    c250:	da001715 	stw	r8,92(sp)
    c254:	000f2480 	call	f248 <__lshift>
    c258:	a80b883a 	mov	r5,r21
    c25c:	1009883a 	mov	r4,r2
    c260:	d8800915 	stw	r2,36(sp)
    c264:	000f3900 	call	f390 <__mcmp>
    c268:	da001717 	ldw	r8,92(sp)
    c26c:	0081800e 	bge	zero,r2,c870 <_dtoa_r+0x11d4>
    c270:	b93fffc3 	ldbu	r4,-1(r23)
    c274:	b8bfffc4 	addi	r2,r23,-1
    c278:	1007883a 	mov	r3,r2
    c27c:	01800e44 	movi	r6,57
    c280:	d9c00717 	ldw	r7,28(sp)
    c284:	00000506 	br	c29c <_dtoa_r+0xc00>
    c288:	18ffffc4 	addi	r3,r3,-1
    c28c:	11c12326 	beq	r2,r7,c71c <_dtoa_r+0x1080>
    c290:	19000003 	ldbu	r4,0(r3)
    c294:	102f883a 	mov	r23,r2
    c298:	10bfffc4 	addi	r2,r2,-1
    c29c:	21403fcc 	andi	r5,r4,255
    c2a0:	2940201c 	xori	r5,r5,128
    c2a4:	297fe004 	addi	r5,r5,-128
    c2a8:	29bff726 	beq	r5,r6,c288 <__alt_data_end+0xf000c288>
    c2ac:	21000044 	addi	r4,r4,1
    c2b0:	11000005 	stb	r4,0(r2)
    c2b4:	a80b883a 	mov	r5,r21
    c2b8:	e009883a 	mov	r4,fp
    c2bc:	000eb700 	call	eb70 <_Bfree>
    c2c0:	883ea026 	beq	r17,zero,bd44 <__alt_data_end+0xf000bd44>
    c2c4:	90000426 	beq	r18,zero,c2d8 <_dtoa_r+0xc3c>
    c2c8:	94400326 	beq	r18,r17,c2d8 <_dtoa_r+0xc3c>
    c2cc:	900b883a 	mov	r5,r18
    c2d0:	e009883a 	mov	r4,fp
    c2d4:	000eb700 	call	eb70 <_Bfree>
    c2d8:	880b883a 	mov	r5,r17
    c2dc:	e009883a 	mov	r4,fp
    c2e0:	000eb700 	call	eb70 <_Bfree>
    c2e4:	003e9706 	br	bd44 <__alt_data_end+0xf000bd44>
    c2e8:	01800044 	movi	r6,1
    c2ec:	d9800e15 	stw	r6,56(sp)
    c2f0:	003d9606 	br	b94c <__alt_data_end+0xf000b94c>
    c2f4:	d8800817 	ldw	r2,32(sp)
    c2f8:	d8c00517 	ldw	r3,20(sp)
    c2fc:	d8000d15 	stw	zero,52(sp)
    c300:	10c5c83a 	sub	r2,r2,r3
    c304:	00c9c83a 	sub	r4,zero,r3
    c308:	d8800815 	stw	r2,32(sp)
    c30c:	d9000a15 	stw	r4,40(sp)
    c310:	003d9706 	br	b970 <__alt_data_end+0xf000b970>
    c314:	05adc83a 	sub	r22,zero,r22
    c318:	dd800815 	stw	r22,32(sp)
    c31c:	002d883a 	mov	r22,zero
    c320:	003d8e06 	br	b95c <__alt_data_end+0xf000b95c>
    c324:	d9000517 	ldw	r4,20(sp)
    c328:	00088c00 	call	88c0 <__floatsidf>
    c32c:	100d883a 	mov	r6,r2
    c330:	180f883a 	mov	r7,r3
    c334:	a009883a 	mov	r4,r20
    c338:	880b883a 	mov	r5,r17
    c33c:	0012d340 	call	12d34 <__eqdf2>
    c340:	103d7126 	beq	r2,zero,b908 <__alt_data_end+0xf000b908>
    c344:	d9c00517 	ldw	r7,20(sp)
    c348:	39ffffc4 	addi	r7,r7,-1
    c34c:	d9c00515 	stw	r7,20(sp)
    c350:	003d6d06 	br	b908 <__alt_data_end+0xf000b908>
    c354:	dd400a17 	ldw	r21,40(sp)
    c358:	dd000817 	ldw	r20,32(sp)
    c35c:	0023883a 	mov	r17,zero
    c360:	003f4806 	br	c084 <__alt_data_end+0xf000c084>
    c364:	10e3c83a 	sub	r17,r2,r3
    c368:	9448983a 	sll	r4,r18,r17
    c36c:	003d3206 	br	b838 <__alt_data_end+0xf000b838>
    c370:	d8000e15 	stw	zero,56(sp)
    c374:	003d7506 	br	b94c <__alt_data_end+0xf000b94c>
    c378:	b005883a 	mov	r2,r22
    c37c:	003f4506 	br	c094 <__alt_data_end+0xf000c094>
    c380:	dc000915 	stw	r16,36(sp)
    c384:	d9800a17 	ldw	r6,40(sp)
    c388:	d9400917 	ldw	r5,36(sp)
    c38c:	e009883a 	mov	r4,fp
    c390:	000f1080 	call	f108 <__pow5mult>
    c394:	1021883a 	mov	r16,r2
    c398:	003f5a06 	br	c104 <__alt_data_end+0xf000c104>
    c39c:	01c00044 	movi	r7,1
    c3a0:	d9c00b15 	stw	r7,44(sp)
    c3a4:	d8802217 	ldw	r2,136(sp)
    c3a8:	0081280e 	bge	zero,r2,c84c <_dtoa_r+0x11b0>
    c3ac:	100d883a 	mov	r6,r2
    c3b0:	1021883a 	mov	r16,r2
    c3b4:	d8800c15 	stw	r2,48(sp)
    c3b8:	d8800615 	stw	r2,24(sp)
    c3bc:	003d8806 	br	b9e0 <__alt_data_end+0xf000b9e0>
    c3c0:	d8800617 	ldw	r2,24(sp)
    c3c4:	00be9b16 	blt	zero,r2,be34 <__alt_data_end+0xf000be34>
    c3c8:	10010f1e 	bne	r2,zero,c808 <_dtoa_r+0x116c>
    c3cc:	880b883a 	mov	r5,r17
    c3d0:	000d883a 	mov	r6,zero
    c3d4:	01d00534 	movhi	r7,16404
    c3d8:	8009883a 	mov	r4,r16
    c3dc:	000782c0 	call	782c <__muldf3>
    c3e0:	900d883a 	mov	r6,r18
    c3e4:	980f883a 	mov	r7,r19
    c3e8:	1009883a 	mov	r4,r2
    c3ec:	180b883a 	mov	r5,r3
    c3f0:	000765c0 	call	765c <__gedf2>
    c3f4:	002b883a 	mov	r21,zero
    c3f8:	0023883a 	mov	r17,zero
    c3fc:	1000bf16 	blt	r2,zero,c6fc <_dtoa_r+0x1060>
    c400:	d9802217 	ldw	r6,136(sp)
    c404:	ddc00717 	ldw	r23,28(sp)
    c408:	018c303a 	nor	r6,zero,r6
    c40c:	d9800515 	stw	r6,20(sp)
    c410:	a80b883a 	mov	r5,r21
    c414:	e009883a 	mov	r4,fp
    c418:	000eb700 	call	eb70 <_Bfree>
    c41c:	883e4926 	beq	r17,zero,bd44 <__alt_data_end+0xf000bd44>
    c420:	003fad06 	br	c2d8 <__alt_data_end+0xf000c2d8>
    c424:	d9c01117 	ldw	r7,68(sp)
    c428:	3801bc26 	beq	r7,zero,cb1c <_dtoa_r+0x1480>
    c42c:	10810cc4 	addi	r2,r2,1075
    c430:	dd400a17 	ldw	r21,40(sp)
    c434:	dd000817 	ldw	r20,32(sp)
    c438:	003f0a06 	br	c064 <__alt_data_end+0xf000c064>
    c43c:	00800704 	movi	r2,28
    c440:	d9000817 	ldw	r4,32(sp)
    c444:	a0a9883a 	add	r20,r20,r2
    c448:	b0ad883a 	add	r22,r22,r2
    c44c:	2089883a 	add	r4,r4,r2
    c450:	d9000815 	stw	r4,32(sp)
    c454:	003f5106 	br	c19c <__alt_data_end+0xf000c19c>
    c458:	d8c00317 	ldw	r3,12(sp)
    c45c:	b8c1fc0e 	bge	r23,r3,cc50 <_dtoa_r+0x15b4>
    c460:	0027883a 	mov	r19,zero
    c464:	b805883a 	mov	r2,r23
    c468:	003f3e06 	br	c164 <__alt_data_end+0xf000c164>
    c46c:	880b883a 	mov	r5,r17
    c470:	e009883a 	mov	r4,fp
    c474:	000f883a 	mov	r7,zero
    c478:	01800284 	movi	r6,10
    c47c:	000eb980 	call	eb98 <__multadd>
    c480:	d9000c17 	ldw	r4,48(sp)
    c484:	1023883a 	mov	r17,r2
    c488:	0102040e 	bge	zero,r4,cc9c <_dtoa_r+0x1600>
    c48c:	d9000615 	stw	r4,24(sp)
    c490:	0500050e 	bge	zero,r20,c4a8 <_dtoa_r+0xe0c>
    c494:	880b883a 	mov	r5,r17
    c498:	a00d883a 	mov	r6,r20
    c49c:	e009883a 	mov	r4,fp
    c4a0:	000f2480 	call	f248 <__lshift>
    c4a4:	1023883a 	mov	r17,r2
    c4a8:	9801241e 	bne	r19,zero,c93c <_dtoa_r+0x12a0>
    c4ac:	8829883a 	mov	r20,r17
    c4b0:	d9000617 	ldw	r4,24(sp)
    c4b4:	dcc00717 	ldw	r19,28(sp)
    c4b8:	9480004c 	andi	r18,r18,1
    c4bc:	20bfffc4 	addi	r2,r4,-1
    c4c0:	9885883a 	add	r2,r19,r2
    c4c4:	d8800415 	stw	r2,16(sp)
    c4c8:	dc800615 	stw	r18,24(sp)
    c4cc:	a80b883a 	mov	r5,r21
    c4d0:	8009883a 	mov	r4,r16
    c4d4:	000b49c0 	call	b49c <quorem>
    c4d8:	880b883a 	mov	r5,r17
    c4dc:	8009883a 	mov	r4,r16
    c4e0:	102f883a 	mov	r23,r2
    c4e4:	000f3900 	call	f390 <__mcmp>
    c4e8:	a80b883a 	mov	r5,r21
    c4ec:	a00d883a 	mov	r6,r20
    c4f0:	e009883a 	mov	r4,fp
    c4f4:	102d883a 	mov	r22,r2
    c4f8:	000f3f00 	call	f3f0 <__mdiff>
    c4fc:	1007883a 	mov	r3,r2
    c500:	10800317 	ldw	r2,12(r2)
    c504:	bc800c04 	addi	r18,r23,48
    c508:	180b883a 	mov	r5,r3
    c50c:	10004e1e 	bne	r2,zero,c648 <_dtoa_r+0xfac>
    c510:	8009883a 	mov	r4,r16
    c514:	d8c01615 	stw	r3,88(sp)
    c518:	000f3900 	call	f390 <__mcmp>
    c51c:	d8c01617 	ldw	r3,88(sp)
    c520:	e009883a 	mov	r4,fp
    c524:	d8801615 	stw	r2,88(sp)
    c528:	180b883a 	mov	r5,r3
    c52c:	000eb700 	call	eb70 <_Bfree>
    c530:	d8801617 	ldw	r2,88(sp)
    c534:	1000041e 	bne	r2,zero,c548 <_dtoa_r+0xeac>
    c538:	d9800317 	ldw	r6,12(sp)
    c53c:	3000021e 	bne	r6,zero,c548 <_dtoa_r+0xeac>
    c540:	d8c00617 	ldw	r3,24(sp)
    c544:	18003726 	beq	r3,zero,c624 <_dtoa_r+0xf88>
    c548:	b0002016 	blt	r22,zero,c5cc <_dtoa_r+0xf30>
    c54c:	b000041e 	bne	r22,zero,c560 <_dtoa_r+0xec4>
    c550:	d9000317 	ldw	r4,12(sp)
    c554:	2000021e 	bne	r4,zero,c560 <_dtoa_r+0xec4>
    c558:	d8c00617 	ldw	r3,24(sp)
    c55c:	18001b26 	beq	r3,zero,c5cc <_dtoa_r+0xf30>
    c560:	00810716 	blt	zero,r2,c980 <_dtoa_r+0x12e4>
    c564:	d8c00417 	ldw	r3,16(sp)
    c568:	9d800044 	addi	r22,r19,1
    c56c:	9c800005 	stb	r18,0(r19)
    c570:	b02f883a 	mov	r23,r22
    c574:	98c10626 	beq	r19,r3,c990 <_dtoa_r+0x12f4>
    c578:	800b883a 	mov	r5,r16
    c57c:	000f883a 	mov	r7,zero
    c580:	01800284 	movi	r6,10
    c584:	e009883a 	mov	r4,fp
    c588:	000eb980 	call	eb98 <__multadd>
    c58c:	1021883a 	mov	r16,r2
    c590:	000f883a 	mov	r7,zero
    c594:	01800284 	movi	r6,10
    c598:	880b883a 	mov	r5,r17
    c59c:	e009883a 	mov	r4,fp
    c5a0:	8d002526 	beq	r17,r20,c638 <_dtoa_r+0xf9c>
    c5a4:	000eb980 	call	eb98 <__multadd>
    c5a8:	a00b883a 	mov	r5,r20
    c5ac:	000f883a 	mov	r7,zero
    c5b0:	01800284 	movi	r6,10
    c5b4:	e009883a 	mov	r4,fp
    c5b8:	1023883a 	mov	r17,r2
    c5bc:	000eb980 	call	eb98 <__multadd>
    c5c0:	1029883a 	mov	r20,r2
    c5c4:	b027883a 	mov	r19,r22
    c5c8:	003fc006 	br	c4cc <__alt_data_end+0xf000c4cc>
    c5cc:	9011883a 	mov	r8,r18
    c5d0:	00800e0e 	bge	zero,r2,c60c <_dtoa_r+0xf70>
    c5d4:	800b883a 	mov	r5,r16
    c5d8:	01800044 	movi	r6,1
    c5dc:	e009883a 	mov	r4,fp
    c5e0:	da001715 	stw	r8,92(sp)
    c5e4:	000f2480 	call	f248 <__lshift>
    c5e8:	a80b883a 	mov	r5,r21
    c5ec:	1009883a 	mov	r4,r2
    c5f0:	1021883a 	mov	r16,r2
    c5f4:	000f3900 	call	f390 <__mcmp>
    c5f8:	da001717 	ldw	r8,92(sp)
    c5fc:	0081960e 	bge	zero,r2,cc58 <_dtoa_r+0x15bc>
    c600:	00800e44 	movi	r2,57
    c604:	40817026 	beq	r8,r2,cbc8 <_dtoa_r+0x152c>
    c608:	ba000c44 	addi	r8,r23,49
    c60c:	8825883a 	mov	r18,r17
    c610:	9dc00044 	addi	r23,r19,1
    c614:	9a000005 	stb	r8,0(r19)
    c618:	a023883a 	mov	r17,r20
    c61c:	dc000915 	stw	r16,36(sp)
    c620:	003f2406 	br	c2b4 <__alt_data_end+0xf000c2b4>
    c624:	00800e44 	movi	r2,57
    c628:	9011883a 	mov	r8,r18
    c62c:	90816626 	beq	r18,r2,cbc8 <_dtoa_r+0x152c>
    c630:	05bff516 	blt	zero,r22,c608 <__alt_data_end+0xf000c608>
    c634:	003ff506 	br	c60c <__alt_data_end+0xf000c60c>
    c638:	000eb980 	call	eb98 <__multadd>
    c63c:	1023883a 	mov	r17,r2
    c640:	1029883a 	mov	r20,r2
    c644:	003fdf06 	br	c5c4 <__alt_data_end+0xf000c5c4>
    c648:	e009883a 	mov	r4,fp
    c64c:	000eb700 	call	eb70 <_Bfree>
    c650:	00800044 	movi	r2,1
    c654:	003fbc06 	br	c548 <__alt_data_end+0xf000c548>
    c658:	a80b883a 	mov	r5,r21
    c65c:	8009883a 	mov	r4,r16
    c660:	000f3900 	call	f390 <__mcmp>
    c664:	103edb0e 	bge	r2,zero,c1d4 <__alt_data_end+0xf000c1d4>
    c668:	800b883a 	mov	r5,r16
    c66c:	000f883a 	mov	r7,zero
    c670:	01800284 	movi	r6,10
    c674:	e009883a 	mov	r4,fp
    c678:	000eb980 	call	eb98 <__multadd>
    c67c:	1021883a 	mov	r16,r2
    c680:	d8800517 	ldw	r2,20(sp)
    c684:	d8c00b17 	ldw	r3,44(sp)
    c688:	10bfffc4 	addi	r2,r2,-1
    c68c:	d8800515 	stw	r2,20(sp)
    c690:	183f761e 	bne	r3,zero,c46c <__alt_data_end+0xf000c46c>
    c694:	d9000c17 	ldw	r4,48(sp)
    c698:	0101730e 	bge	zero,r4,cc68 <_dtoa_r+0x15cc>
    c69c:	d9000615 	stw	r4,24(sp)
    c6a0:	003ed006 	br	c1e4 <__alt_data_end+0xf000c1e4>
    c6a4:	00800084 	movi	r2,2
    c6a8:	3081861e 	bne	r6,r2,ccc4 <_dtoa_r+0x1628>
    c6ac:	d8000b15 	stw	zero,44(sp)
    c6b0:	003f3c06 	br	c3a4 <__alt_data_end+0xf000c3a4>
    c6b4:	dc000917 	ldw	r16,36(sp)
    c6b8:	003e9206 	br	c104 <__alt_data_end+0xf000c104>
    c6bc:	d9c00317 	ldw	r7,12(sp)
    c6c0:	00800084 	movi	r2,2
    c6c4:	11fec50e 	bge	r2,r7,c1dc <__alt_data_end+0xf000c1dc>
    c6c8:	d9000617 	ldw	r4,24(sp)
    c6cc:	20013c1e 	bne	r4,zero,cbc0 <_dtoa_r+0x1524>
    c6d0:	a80b883a 	mov	r5,r21
    c6d4:	000f883a 	mov	r7,zero
    c6d8:	01800144 	movi	r6,5
    c6dc:	e009883a 	mov	r4,fp
    c6e0:	000eb980 	call	eb98 <__multadd>
    c6e4:	100b883a 	mov	r5,r2
    c6e8:	8009883a 	mov	r4,r16
    c6ec:	102b883a 	mov	r21,r2
    c6f0:	000f3900 	call	f390 <__mcmp>
    c6f4:	dc000915 	stw	r16,36(sp)
    c6f8:	00bf410e 	bge	zero,r2,c400 <__alt_data_end+0xf000c400>
    c6fc:	d9c00717 	ldw	r7,28(sp)
    c700:	00800c44 	movi	r2,49
    c704:	38800005 	stb	r2,0(r7)
    c708:	d8800517 	ldw	r2,20(sp)
    c70c:	3dc00044 	addi	r23,r7,1
    c710:	10800044 	addi	r2,r2,1
    c714:	d8800515 	stw	r2,20(sp)
    c718:	003f3d06 	br	c410 <__alt_data_end+0xf000c410>
    c71c:	d9800517 	ldw	r6,20(sp)
    c720:	d9c00717 	ldw	r7,28(sp)
    c724:	00800c44 	movi	r2,49
    c728:	31800044 	addi	r6,r6,1
    c72c:	d9800515 	stw	r6,20(sp)
    c730:	38800005 	stb	r2,0(r7)
    c734:	003edf06 	br	c2b4 <__alt_data_end+0xf000c2b4>
    c738:	d8000b15 	stw	zero,44(sp)
    c73c:	003c9f06 	br	b9bc <__alt_data_end+0xf000b9bc>
    c740:	903e7e1e 	bne	r18,zero,c13c <__alt_data_end+0xf000c13c>
    c744:	00800434 	movhi	r2,16
    c748:	10bfffc4 	addi	r2,r2,-1
    c74c:	9884703a 	and	r2,r19,r2
    c750:	1000ea1e 	bne	r2,zero,cafc <_dtoa_r+0x1460>
    c754:	9cdffc2c 	andhi	r19,r19,32752
    c758:	9800e826 	beq	r19,zero,cafc <_dtoa_r+0x1460>
    c75c:	d9c00817 	ldw	r7,32(sp)
    c760:	b5800044 	addi	r22,r22,1
    c764:	04c00044 	movi	r19,1
    c768:	39c00044 	addi	r7,r7,1
    c76c:	d9c00815 	stw	r7,32(sp)
    c770:	d8800d17 	ldw	r2,52(sp)
    c774:	103e721e 	bne	r2,zero,c140 <__alt_data_end+0xf000c140>
    c778:	00800044 	movi	r2,1
    c77c:	003e7906 	br	c164 <__alt_data_end+0xf000c164>
    c780:	8009883a 	mov	r4,r16
    c784:	00088c00 	call	88c0 <__floatsidf>
    c788:	d9800f17 	ldw	r6,60(sp)
    c78c:	d9c01017 	ldw	r7,64(sp)
    c790:	1009883a 	mov	r4,r2
    c794:	180b883a 	mov	r5,r3
    c798:	000782c0 	call	782c <__muldf3>
    c79c:	000d883a 	mov	r6,zero
    c7a0:	01d00734 	movhi	r7,16412
    c7a4:	1009883a 	mov	r4,r2
    c7a8:	180b883a 	mov	r5,r3
    c7ac:	00064c80 	call	64c8 <__adddf3>
    c7b0:	047f3034 	movhi	r17,64704
    c7b4:	1021883a 	mov	r16,r2
    c7b8:	1c63883a 	add	r17,r3,r17
    c7bc:	d9000f17 	ldw	r4,60(sp)
    c7c0:	d9401017 	ldw	r5,64(sp)
    c7c4:	000d883a 	mov	r6,zero
    c7c8:	01d00534 	movhi	r7,16404
    c7cc:	0007f440 	call	7f44 <__subdf3>
    c7d0:	800d883a 	mov	r6,r16
    c7d4:	880f883a 	mov	r7,r17
    c7d8:	1009883a 	mov	r4,r2
    c7dc:	180b883a 	mov	r5,r3
    c7e0:	102b883a 	mov	r21,r2
    c7e4:	1829883a 	mov	r20,r3
    c7e8:	000765c0 	call	765c <__gedf2>
    c7ec:	00806c16 	blt	zero,r2,c9a0 <_dtoa_r+0x1304>
    c7f0:	89e0003c 	xorhi	r7,r17,32768
    c7f4:	800d883a 	mov	r6,r16
    c7f8:	a809883a 	mov	r4,r21
    c7fc:	a00b883a 	mov	r5,r20
    c800:	00077380 	call	7738 <__ledf2>
    c804:	103d7e0e 	bge	r2,zero,be00 <__alt_data_end+0xf000be00>
    c808:	002b883a 	mov	r21,zero
    c80c:	0023883a 	mov	r17,zero
    c810:	003efb06 	br	c400 <__alt_data_end+0xf000c400>
    c814:	d8800717 	ldw	r2,28(sp)
    c818:	003bd006 	br	b75c <__alt_data_end+0xf000b75c>
    c81c:	d9000a17 	ldw	r4,40(sp)
    c820:	d9800d17 	ldw	r6,52(sp)
    c824:	dd400a15 	stw	r21,40(sp)
    c828:	a905c83a 	sub	r2,r21,r4
    c82c:	308d883a 	add	r6,r6,r2
    c830:	d9800d15 	stw	r6,52(sp)
    c834:	002b883a 	mov	r21,zero
    c838:	003e0606 	br	c054 <__alt_data_end+0xf000c054>
    c83c:	9023883a 	mov	r17,r18
    c840:	9829883a 	mov	r20,r19
    c844:	04000084 	movi	r16,2
    c848:	003c9206 	br	ba94 <__alt_data_end+0xf000ba94>
    c84c:	04000044 	movi	r16,1
    c850:	dc000c15 	stw	r16,48(sp)
    c854:	dc000615 	stw	r16,24(sp)
    c858:	dc002215 	stw	r16,136(sp)
    c85c:	e0001115 	stw	zero,68(fp)
    c860:	000b883a 	mov	r5,zero
    c864:	003c6906 	br	ba0c <__alt_data_end+0xf000ba0c>
    c868:	3021883a 	mov	r16,r6
    c86c:	003ffb06 	br	c85c <__alt_data_end+0xf000c85c>
    c870:	1000021e 	bne	r2,zero,c87c <_dtoa_r+0x11e0>
    c874:	4200004c 	andi	r8,r8,1
    c878:	403e7d1e 	bne	r8,zero,c270 <__alt_data_end+0xf000c270>
    c87c:	01000c04 	movi	r4,48
    c880:	00000106 	br	c888 <_dtoa_r+0x11ec>
    c884:	102f883a 	mov	r23,r2
    c888:	b8bfffc4 	addi	r2,r23,-1
    c88c:	10c00007 	ldb	r3,0(r2)
    c890:	193ffc26 	beq	r3,r4,c884 <__alt_data_end+0xf000c884>
    c894:	003e8706 	br	c2b4 <__alt_data_end+0xf000c2b4>
    c898:	d8800517 	ldw	r2,20(sp)
    c89c:	00a3c83a 	sub	r17,zero,r2
    c8a0:	8800a426 	beq	r17,zero,cb34 <_dtoa_r+0x1498>
    c8a4:	888003cc 	andi	r2,r17,15
    c8a8:	100490fa 	slli	r2,r2,3
    c8ac:	00c20034 	movhi	r3,2048
    c8b0:	18c0ea04 	addi	r3,r3,936
    c8b4:	1885883a 	add	r2,r3,r2
    c8b8:	11800017 	ldw	r6,0(r2)
    c8bc:	11c00117 	ldw	r7,4(r2)
    c8c0:	9009883a 	mov	r4,r18
    c8c4:	980b883a 	mov	r5,r19
    c8c8:	8823d13a 	srai	r17,r17,4
    c8cc:	000782c0 	call	782c <__muldf3>
    c8d0:	d8800f15 	stw	r2,60(sp)
    c8d4:	d8c01015 	stw	r3,64(sp)
    c8d8:	8800e826 	beq	r17,zero,cc7c <_dtoa_r+0x15e0>
    c8dc:	05020034 	movhi	r20,2048
    c8e0:	a500e004 	addi	r20,r20,896
    c8e4:	04000084 	movi	r16,2
    c8e8:	8980004c 	andi	r6,r17,1
    c8ec:	1009883a 	mov	r4,r2
    c8f0:	8823d07a 	srai	r17,r17,1
    c8f4:	180b883a 	mov	r5,r3
    c8f8:	30000426 	beq	r6,zero,c90c <_dtoa_r+0x1270>
    c8fc:	a1800017 	ldw	r6,0(r20)
    c900:	a1c00117 	ldw	r7,4(r20)
    c904:	84000044 	addi	r16,r16,1
    c908:	000782c0 	call	782c <__muldf3>
    c90c:	a5000204 	addi	r20,r20,8
    c910:	883ff51e 	bne	r17,zero,c8e8 <__alt_data_end+0xf000c8e8>
    c914:	d8800f15 	stw	r2,60(sp)
    c918:	d8c01015 	stw	r3,64(sp)
    c91c:	003c7606 	br	baf8 <__alt_data_end+0xf000baf8>
    c920:	00c00c04 	movi	r3,48
    c924:	10c00005 	stb	r3,0(r2)
    c928:	d8c00517 	ldw	r3,20(sp)
    c92c:	bd3fffc3 	ldbu	r20,-1(r23)
    c930:	18c00044 	addi	r3,r3,1
    c934:	d8c00515 	stw	r3,20(sp)
    c938:	003db906 	br	c020 <__alt_data_end+0xf000c020>
    c93c:	89400117 	ldw	r5,4(r17)
    c940:	e009883a 	mov	r4,fp
    c944:	000eac80 	call	eac8 <_Balloc>
    c948:	89800417 	ldw	r6,16(r17)
    c94c:	89400304 	addi	r5,r17,12
    c950:	11000304 	addi	r4,r2,12
    c954:	31800084 	addi	r6,r6,2
    c958:	318d883a 	add	r6,r6,r6
    c95c:	318d883a 	add	r6,r6,r6
    c960:	1027883a 	mov	r19,r2
    c964:	0008c300 	call	8c30 <memcpy>
    c968:	01800044 	movi	r6,1
    c96c:	980b883a 	mov	r5,r19
    c970:	e009883a 	mov	r4,fp
    c974:	000f2480 	call	f248 <__lshift>
    c978:	1029883a 	mov	r20,r2
    c97c:	003ecc06 	br	c4b0 <__alt_data_end+0xf000c4b0>
    c980:	00800e44 	movi	r2,57
    c984:	90809026 	beq	r18,r2,cbc8 <_dtoa_r+0x152c>
    c988:	92000044 	addi	r8,r18,1
    c98c:	003f1f06 	br	c60c <__alt_data_end+0xf000c60c>
    c990:	9011883a 	mov	r8,r18
    c994:	8825883a 	mov	r18,r17
    c998:	a023883a 	mov	r17,r20
    c99c:	003e2906 	br	c244 <__alt_data_end+0xf000c244>
    c9a0:	002b883a 	mov	r21,zero
    c9a4:	0023883a 	mov	r17,zero
    c9a8:	003f5406 	br	c6fc <__alt_data_end+0xf000c6fc>
    c9ac:	61bfffc4 	addi	r6,r12,-1
    c9b0:	300490fa 	slli	r2,r6,3
    c9b4:	00c20034 	movhi	r3,2048
    c9b8:	18c0ea04 	addi	r3,r3,936
    c9bc:	1885883a 	add	r2,r3,r2
    c9c0:	11000017 	ldw	r4,0(r2)
    c9c4:	11400117 	ldw	r5,4(r2)
    c9c8:	d8800717 	ldw	r2,28(sp)
    c9cc:	880f883a 	mov	r7,r17
    c9d0:	d9801215 	stw	r6,72(sp)
    c9d4:	800d883a 	mov	r6,r16
    c9d8:	db001615 	stw	r12,88(sp)
    c9dc:	15c00044 	addi	r23,r2,1
    c9e0:	000782c0 	call	782c <__muldf3>
    c9e4:	d9401017 	ldw	r5,64(sp)
    c9e8:	d9000f17 	ldw	r4,60(sp)
    c9ec:	d8c01515 	stw	r3,84(sp)
    c9f0:	d8801415 	stw	r2,80(sp)
    c9f4:	00088400 	call	8840 <__fixdfsi>
    c9f8:	1009883a 	mov	r4,r2
    c9fc:	1021883a 	mov	r16,r2
    ca00:	00088c00 	call	88c0 <__floatsidf>
    ca04:	d9000f17 	ldw	r4,60(sp)
    ca08:	d9401017 	ldw	r5,64(sp)
    ca0c:	100d883a 	mov	r6,r2
    ca10:	180f883a 	mov	r7,r3
    ca14:	0007f440 	call	7f44 <__subdf3>
    ca18:	1829883a 	mov	r20,r3
    ca1c:	d8c00717 	ldw	r3,28(sp)
    ca20:	84000c04 	addi	r16,r16,48
    ca24:	1023883a 	mov	r17,r2
    ca28:	1c000005 	stb	r16,0(r3)
    ca2c:	db001617 	ldw	r12,88(sp)
    ca30:	00800044 	movi	r2,1
    ca34:	60802226 	beq	r12,r2,cac0 <_dtoa_r+0x1424>
    ca38:	d9c00717 	ldw	r7,28(sp)
    ca3c:	8805883a 	mov	r2,r17
    ca40:	b82b883a 	mov	r21,r23
    ca44:	3b19883a 	add	r12,r7,r12
    ca48:	6023883a 	mov	r17,r12
    ca4c:	a007883a 	mov	r3,r20
    ca50:	dc800f15 	stw	r18,60(sp)
    ca54:	000d883a 	mov	r6,zero
    ca58:	01d00934 	movhi	r7,16420
    ca5c:	1009883a 	mov	r4,r2
    ca60:	180b883a 	mov	r5,r3
    ca64:	000782c0 	call	782c <__muldf3>
    ca68:	180b883a 	mov	r5,r3
    ca6c:	1009883a 	mov	r4,r2
    ca70:	1829883a 	mov	r20,r3
    ca74:	1025883a 	mov	r18,r2
    ca78:	00088400 	call	8840 <__fixdfsi>
    ca7c:	1009883a 	mov	r4,r2
    ca80:	1021883a 	mov	r16,r2
    ca84:	00088c00 	call	88c0 <__floatsidf>
    ca88:	100d883a 	mov	r6,r2
    ca8c:	180f883a 	mov	r7,r3
    ca90:	9009883a 	mov	r4,r18
    ca94:	a00b883a 	mov	r5,r20
    ca98:	84000c04 	addi	r16,r16,48
    ca9c:	0007f440 	call	7f44 <__subdf3>
    caa0:	ad400044 	addi	r21,r21,1
    caa4:	ac3fffc5 	stb	r16,-1(r21)
    caa8:	ac7fea1e 	bne	r21,r17,ca54 <__alt_data_end+0xf000ca54>
    caac:	1023883a 	mov	r17,r2
    cab0:	d8801217 	ldw	r2,72(sp)
    cab4:	dc800f17 	ldw	r18,60(sp)
    cab8:	1829883a 	mov	r20,r3
    cabc:	b8af883a 	add	r23,r23,r2
    cac0:	d9001417 	ldw	r4,80(sp)
    cac4:	d9401517 	ldw	r5,84(sp)
    cac8:	000d883a 	mov	r6,zero
    cacc:	01cff834 	movhi	r7,16352
    cad0:	00064c80 	call	64c8 <__adddf3>
    cad4:	880d883a 	mov	r6,r17
    cad8:	a00f883a 	mov	r7,r20
    cadc:	1009883a 	mov	r4,r2
    cae0:	180b883a 	mov	r5,r3
    cae4:	00077380 	call	7738 <__ledf2>
    cae8:	10003e0e 	bge	r2,zero,cbe4 <_dtoa_r+0x1548>
    caec:	d9001317 	ldw	r4,76(sp)
    caf0:	bd3fffc3 	ldbu	r20,-1(r23)
    caf4:	d9000515 	stw	r4,20(sp)
    caf8:	003d3b06 	br	bfe8 <__alt_data_end+0xf000bfe8>
    cafc:	0027883a 	mov	r19,zero
    cb00:	003f1b06 	br	c770 <__alt_data_end+0xf000c770>
    cb04:	d8800817 	ldw	r2,32(sp)
    cb08:	11e9c83a 	sub	r20,r2,r7
    cb0c:	0005883a 	mov	r2,zero
    cb10:	003d5406 	br	c064 <__alt_data_end+0xf000c064>
    cb14:	00800044 	movi	r2,1
    cb18:	003dc706 	br	c238 <__alt_data_end+0xf000c238>
    cb1c:	d8c00217 	ldw	r3,8(sp)
    cb20:	00800d84 	movi	r2,54
    cb24:	dd400a17 	ldw	r21,40(sp)
    cb28:	10c5c83a 	sub	r2,r2,r3
    cb2c:	dd000817 	ldw	r20,32(sp)
    cb30:	003d4c06 	br	c064 <__alt_data_end+0xf000c064>
    cb34:	dc800f15 	stw	r18,60(sp)
    cb38:	dcc01015 	stw	r19,64(sp)
    cb3c:	04000084 	movi	r16,2
    cb40:	003bed06 	br	baf8 <__alt_data_end+0xf000baf8>
    cb44:	d9000617 	ldw	r4,24(sp)
    cb48:	203f0d26 	beq	r4,zero,c780 <__alt_data_end+0xf000c780>
    cb4c:	d9800c17 	ldw	r6,48(sp)
    cb50:	01bcab0e 	bge	zero,r6,be00 <__alt_data_end+0xf000be00>
    cb54:	d9401017 	ldw	r5,64(sp)
    cb58:	d9000f17 	ldw	r4,60(sp)
    cb5c:	000d883a 	mov	r6,zero
    cb60:	01d00934 	movhi	r7,16420
    cb64:	000782c0 	call	782c <__muldf3>
    cb68:	81000044 	addi	r4,r16,1
    cb6c:	d8800f15 	stw	r2,60(sp)
    cb70:	d8c01015 	stw	r3,64(sp)
    cb74:	00088c00 	call	88c0 <__floatsidf>
    cb78:	d9800f17 	ldw	r6,60(sp)
    cb7c:	d9c01017 	ldw	r7,64(sp)
    cb80:	1009883a 	mov	r4,r2
    cb84:	180b883a 	mov	r5,r3
    cb88:	000782c0 	call	782c <__muldf3>
    cb8c:	01d00734 	movhi	r7,16412
    cb90:	000d883a 	mov	r6,zero
    cb94:	1009883a 	mov	r4,r2
    cb98:	180b883a 	mov	r5,r3
    cb9c:	00064c80 	call	64c8 <__adddf3>
    cba0:	d9c00517 	ldw	r7,20(sp)
    cba4:	047f3034 	movhi	r17,64704
    cba8:	1021883a 	mov	r16,r2
    cbac:	39ffffc4 	addi	r7,r7,-1
    cbb0:	d9c01315 	stw	r7,76(sp)
    cbb4:	1c63883a 	add	r17,r3,r17
    cbb8:	db000c17 	ldw	r12,48(sp)
    cbbc:	003bea06 	br	bb68 <__alt_data_end+0xf000bb68>
    cbc0:	dc000915 	stw	r16,36(sp)
    cbc4:	003e0e06 	br	c400 <__alt_data_end+0xf000c400>
    cbc8:	01000e44 	movi	r4,57
    cbcc:	8825883a 	mov	r18,r17
    cbd0:	9dc00044 	addi	r23,r19,1
    cbd4:	99000005 	stb	r4,0(r19)
    cbd8:	a023883a 	mov	r17,r20
    cbdc:	dc000915 	stw	r16,36(sp)
    cbe0:	003da406 	br	c274 <__alt_data_end+0xf000c274>
    cbe4:	d9801417 	ldw	r6,80(sp)
    cbe8:	d9c01517 	ldw	r7,84(sp)
    cbec:	0009883a 	mov	r4,zero
    cbf0:	014ff834 	movhi	r5,16352
    cbf4:	0007f440 	call	7f44 <__subdf3>
    cbf8:	880d883a 	mov	r6,r17
    cbfc:	a00f883a 	mov	r7,r20
    cc00:	1009883a 	mov	r4,r2
    cc04:	180b883a 	mov	r5,r3
    cc08:	000765c0 	call	765c <__gedf2>
    cc0c:	00bc7c0e 	bge	zero,r2,be00 <__alt_data_end+0xf000be00>
    cc10:	01000c04 	movi	r4,48
    cc14:	00000106 	br	cc1c <_dtoa_r+0x1580>
    cc18:	102f883a 	mov	r23,r2
    cc1c:	b8bfffc4 	addi	r2,r23,-1
    cc20:	10c00007 	ldb	r3,0(r2)
    cc24:	193ffc26 	beq	r3,r4,cc18 <__alt_data_end+0xf000cc18>
    cc28:	d9801317 	ldw	r6,76(sp)
    cc2c:	d9800515 	stw	r6,20(sp)
    cc30:	003c4406 	br	bd44 <__alt_data_end+0xf000bd44>
    cc34:	d9801317 	ldw	r6,76(sp)
    cc38:	d9800515 	stw	r6,20(sp)
    cc3c:	003cea06 	br	bfe8 <__alt_data_end+0xf000bfe8>
    cc40:	dd800f17 	ldw	r22,60(sp)
    cc44:	dcc01017 	ldw	r19,64(sp)
    cc48:	dc801217 	ldw	r18,72(sp)
    cc4c:	003c6c06 	br	be00 <__alt_data_end+0xf000be00>
    cc50:	903e031e 	bne	r18,zero,c460 <__alt_data_end+0xf000c460>
    cc54:	003ebb06 	br	c744 <__alt_data_end+0xf000c744>
    cc58:	103e6c1e 	bne	r2,zero,c60c <__alt_data_end+0xf000c60c>
    cc5c:	4080004c 	andi	r2,r8,1
    cc60:	103e6a26 	beq	r2,zero,c60c <__alt_data_end+0xf000c60c>
    cc64:	003e6606 	br	c600 <__alt_data_end+0xf000c600>
    cc68:	d8c00317 	ldw	r3,12(sp)
    cc6c:	00800084 	movi	r2,2
    cc70:	10c02916 	blt	r2,r3,cd18 <_dtoa_r+0x167c>
    cc74:	d9000c17 	ldw	r4,48(sp)
    cc78:	003e8806 	br	c69c <__alt_data_end+0xf000c69c>
    cc7c:	04000084 	movi	r16,2
    cc80:	003b9d06 	br	baf8 <__alt_data_end+0xf000baf8>
    cc84:	d9001317 	ldw	r4,76(sp)
    cc88:	d9000515 	stw	r4,20(sp)
    cc8c:	003cd606 	br	bfe8 <__alt_data_end+0xf000bfe8>
    cc90:	d8801317 	ldw	r2,76(sp)
    cc94:	d8800515 	stw	r2,20(sp)
    cc98:	003c2a06 	br	bd44 <__alt_data_end+0xf000bd44>
    cc9c:	d9800317 	ldw	r6,12(sp)
    cca0:	00800084 	movi	r2,2
    cca4:	11801516 	blt	r2,r6,ccfc <_dtoa_r+0x1660>
    cca8:	d9c00c17 	ldw	r7,48(sp)
    ccac:	d9c00615 	stw	r7,24(sp)
    ccb0:	003df706 	br	c490 <__alt_data_end+0xf000c490>
    ccb4:	193d3926 	beq	r3,r4,c19c <__alt_data_end+0xf000c19c>
    ccb8:	00c00f04 	movi	r3,60
    ccbc:	1885c83a 	sub	r2,r3,r2
    ccc0:	003ddf06 	br	c440 <__alt_data_end+0xf000c440>
    ccc4:	e009883a 	mov	r4,fp
    ccc8:	e0001115 	stw	zero,68(fp)
    cccc:	000b883a 	mov	r5,zero
    ccd0:	000eac80 	call	eac8 <_Balloc>
    ccd4:	d8800715 	stw	r2,28(sp)
    ccd8:	d8c00717 	ldw	r3,28(sp)
    ccdc:	00bfffc4 	movi	r2,-1
    cce0:	01000044 	movi	r4,1
    cce4:	d8800c15 	stw	r2,48(sp)
    cce8:	e0c01015 	stw	r3,64(fp)
    ccec:	d9000b15 	stw	r4,44(sp)
    ccf0:	d8800615 	stw	r2,24(sp)
    ccf4:	d8002215 	stw	zero,136(sp)
    ccf8:	003c4106 	br	be00 <__alt_data_end+0xf000be00>
    ccfc:	d8c00c17 	ldw	r3,48(sp)
    cd00:	d8c00615 	stw	r3,24(sp)
    cd04:	003e7006 	br	c6c8 <__alt_data_end+0xf000c6c8>
    cd08:	04400044 	movi	r17,1
    cd0c:	003b2006 	br	b990 <__alt_data_end+0xf000b990>
    cd10:	000b883a 	mov	r5,zero
    cd14:	003b3d06 	br	ba0c <__alt_data_end+0xf000ba0c>
    cd18:	d8800c17 	ldw	r2,48(sp)
    cd1c:	d8800615 	stw	r2,24(sp)
    cd20:	003e6906 	br	c6c8 <__alt_data_end+0xf000c6c8>

0000cd24 <__sflush_r>:
    cd24:	2880030b 	ldhu	r2,12(r5)
    cd28:	defffb04 	addi	sp,sp,-20
    cd2c:	dcc00315 	stw	r19,12(sp)
    cd30:	dc400115 	stw	r17,4(sp)
    cd34:	dfc00415 	stw	ra,16(sp)
    cd38:	dc800215 	stw	r18,8(sp)
    cd3c:	dc000015 	stw	r16,0(sp)
    cd40:	10c0020c 	andi	r3,r2,8
    cd44:	2823883a 	mov	r17,r5
    cd48:	2027883a 	mov	r19,r4
    cd4c:	1800311e 	bne	r3,zero,ce14 <__sflush_r+0xf0>
    cd50:	28c00117 	ldw	r3,4(r5)
    cd54:	10820014 	ori	r2,r2,2048
    cd58:	2880030d 	sth	r2,12(r5)
    cd5c:	00c04b0e 	bge	zero,r3,ce8c <__sflush_r+0x168>
    cd60:	8a000a17 	ldw	r8,40(r17)
    cd64:	40002326 	beq	r8,zero,cdf4 <__sflush_r+0xd0>
    cd68:	9c000017 	ldw	r16,0(r19)
    cd6c:	10c4000c 	andi	r3,r2,4096
    cd70:	98000015 	stw	zero,0(r19)
    cd74:	18004826 	beq	r3,zero,ce98 <__sflush_r+0x174>
    cd78:	89801417 	ldw	r6,80(r17)
    cd7c:	10c0010c 	andi	r3,r2,4
    cd80:	18000626 	beq	r3,zero,cd9c <__sflush_r+0x78>
    cd84:	88c00117 	ldw	r3,4(r17)
    cd88:	88800c17 	ldw	r2,48(r17)
    cd8c:	30cdc83a 	sub	r6,r6,r3
    cd90:	10000226 	beq	r2,zero,cd9c <__sflush_r+0x78>
    cd94:	88800f17 	ldw	r2,60(r17)
    cd98:	308dc83a 	sub	r6,r6,r2
    cd9c:	89400717 	ldw	r5,28(r17)
    cda0:	000f883a 	mov	r7,zero
    cda4:	9809883a 	mov	r4,r19
    cda8:	403ee83a 	callr	r8
    cdac:	00ffffc4 	movi	r3,-1
    cdb0:	10c04426 	beq	r2,r3,cec4 <__sflush_r+0x1a0>
    cdb4:	88c0030b 	ldhu	r3,12(r17)
    cdb8:	89000417 	ldw	r4,16(r17)
    cdbc:	88000115 	stw	zero,4(r17)
    cdc0:	197dffcc 	andi	r5,r3,63487
    cdc4:	8940030d 	sth	r5,12(r17)
    cdc8:	89000015 	stw	r4,0(r17)
    cdcc:	18c4000c 	andi	r3,r3,4096
    cdd0:	18002c1e 	bne	r3,zero,ce84 <__sflush_r+0x160>
    cdd4:	89400c17 	ldw	r5,48(r17)
    cdd8:	9c000015 	stw	r16,0(r19)
    cddc:	28000526 	beq	r5,zero,cdf4 <__sflush_r+0xd0>
    cde0:	88801004 	addi	r2,r17,64
    cde4:	28800226 	beq	r5,r2,cdf0 <__sflush_r+0xcc>
    cde8:	9809883a 	mov	r4,r19
    cdec:	000d4900 	call	d490 <_free_r>
    cdf0:	88000c15 	stw	zero,48(r17)
    cdf4:	0005883a 	mov	r2,zero
    cdf8:	dfc00417 	ldw	ra,16(sp)
    cdfc:	dcc00317 	ldw	r19,12(sp)
    ce00:	dc800217 	ldw	r18,8(sp)
    ce04:	dc400117 	ldw	r17,4(sp)
    ce08:	dc000017 	ldw	r16,0(sp)
    ce0c:	dec00504 	addi	sp,sp,20
    ce10:	f800283a 	ret
    ce14:	2c800417 	ldw	r18,16(r5)
    ce18:	903ff626 	beq	r18,zero,cdf4 <__alt_data_end+0xf000cdf4>
    ce1c:	2c000017 	ldw	r16,0(r5)
    ce20:	108000cc 	andi	r2,r2,3
    ce24:	2c800015 	stw	r18,0(r5)
    ce28:	84a1c83a 	sub	r16,r16,r18
    ce2c:	1000131e 	bne	r2,zero,ce7c <__sflush_r+0x158>
    ce30:	28800517 	ldw	r2,20(r5)
    ce34:	88800215 	stw	r2,8(r17)
    ce38:	04000316 	blt	zero,r16,ce48 <__sflush_r+0x124>
    ce3c:	003fed06 	br	cdf4 <__alt_data_end+0xf000cdf4>
    ce40:	90a5883a 	add	r18,r18,r2
    ce44:	043feb0e 	bge	zero,r16,cdf4 <__alt_data_end+0xf000cdf4>
    ce48:	88800917 	ldw	r2,36(r17)
    ce4c:	89400717 	ldw	r5,28(r17)
    ce50:	800f883a 	mov	r7,r16
    ce54:	900d883a 	mov	r6,r18
    ce58:	9809883a 	mov	r4,r19
    ce5c:	103ee83a 	callr	r2
    ce60:	80a1c83a 	sub	r16,r16,r2
    ce64:	00bff616 	blt	zero,r2,ce40 <__alt_data_end+0xf000ce40>
    ce68:	88c0030b 	ldhu	r3,12(r17)
    ce6c:	00bfffc4 	movi	r2,-1
    ce70:	18c01014 	ori	r3,r3,64
    ce74:	88c0030d 	sth	r3,12(r17)
    ce78:	003fdf06 	br	cdf8 <__alt_data_end+0xf000cdf8>
    ce7c:	0005883a 	mov	r2,zero
    ce80:	003fec06 	br	ce34 <__alt_data_end+0xf000ce34>
    ce84:	88801415 	stw	r2,80(r17)
    ce88:	003fd206 	br	cdd4 <__alt_data_end+0xf000cdd4>
    ce8c:	28c00f17 	ldw	r3,60(r5)
    ce90:	00ffb316 	blt	zero,r3,cd60 <__alt_data_end+0xf000cd60>
    ce94:	003fd706 	br	cdf4 <__alt_data_end+0xf000cdf4>
    ce98:	89400717 	ldw	r5,28(r17)
    ce9c:	000d883a 	mov	r6,zero
    cea0:	01c00044 	movi	r7,1
    cea4:	9809883a 	mov	r4,r19
    cea8:	403ee83a 	callr	r8
    ceac:	100d883a 	mov	r6,r2
    ceb0:	00bfffc4 	movi	r2,-1
    ceb4:	30801426 	beq	r6,r2,cf08 <__sflush_r+0x1e4>
    ceb8:	8880030b 	ldhu	r2,12(r17)
    cebc:	8a000a17 	ldw	r8,40(r17)
    cec0:	003fae06 	br	cd7c <__alt_data_end+0xf000cd7c>
    cec4:	98c00017 	ldw	r3,0(r19)
    cec8:	183fba26 	beq	r3,zero,cdb4 <__alt_data_end+0xf000cdb4>
    cecc:	01000744 	movi	r4,29
    ced0:	19000626 	beq	r3,r4,ceec <__sflush_r+0x1c8>
    ced4:	01000584 	movi	r4,22
    ced8:	19000426 	beq	r3,r4,ceec <__sflush_r+0x1c8>
    cedc:	88c0030b 	ldhu	r3,12(r17)
    cee0:	18c01014 	ori	r3,r3,64
    cee4:	88c0030d 	sth	r3,12(r17)
    cee8:	003fc306 	br	cdf8 <__alt_data_end+0xf000cdf8>
    ceec:	8880030b 	ldhu	r2,12(r17)
    cef0:	88c00417 	ldw	r3,16(r17)
    cef4:	88000115 	stw	zero,4(r17)
    cef8:	10bdffcc 	andi	r2,r2,63487
    cefc:	8880030d 	sth	r2,12(r17)
    cf00:	88c00015 	stw	r3,0(r17)
    cf04:	003fb306 	br	cdd4 <__alt_data_end+0xf000cdd4>
    cf08:	98800017 	ldw	r2,0(r19)
    cf0c:	103fea26 	beq	r2,zero,ceb8 <__alt_data_end+0xf000ceb8>
    cf10:	00c00744 	movi	r3,29
    cf14:	10c00226 	beq	r2,r3,cf20 <__sflush_r+0x1fc>
    cf18:	00c00584 	movi	r3,22
    cf1c:	10c0031e 	bne	r2,r3,cf2c <__sflush_r+0x208>
    cf20:	9c000015 	stw	r16,0(r19)
    cf24:	0005883a 	mov	r2,zero
    cf28:	003fb306 	br	cdf8 <__alt_data_end+0xf000cdf8>
    cf2c:	88c0030b 	ldhu	r3,12(r17)
    cf30:	3005883a 	mov	r2,r6
    cf34:	18c01014 	ori	r3,r3,64
    cf38:	88c0030d 	sth	r3,12(r17)
    cf3c:	003fae06 	br	cdf8 <__alt_data_end+0xf000cdf8>

0000cf40 <_fflush_r>:
    cf40:	defffd04 	addi	sp,sp,-12
    cf44:	dc000115 	stw	r16,4(sp)
    cf48:	dfc00215 	stw	ra,8(sp)
    cf4c:	2021883a 	mov	r16,r4
    cf50:	20000226 	beq	r4,zero,cf5c <_fflush_r+0x1c>
    cf54:	20800e17 	ldw	r2,56(r4)
    cf58:	10000c26 	beq	r2,zero,cf8c <_fflush_r+0x4c>
    cf5c:	2880030f 	ldh	r2,12(r5)
    cf60:	1000051e 	bne	r2,zero,cf78 <_fflush_r+0x38>
    cf64:	0005883a 	mov	r2,zero
    cf68:	dfc00217 	ldw	ra,8(sp)
    cf6c:	dc000117 	ldw	r16,4(sp)
    cf70:	dec00304 	addi	sp,sp,12
    cf74:	f800283a 	ret
    cf78:	8009883a 	mov	r4,r16
    cf7c:	dfc00217 	ldw	ra,8(sp)
    cf80:	dc000117 	ldw	r16,4(sp)
    cf84:	dec00304 	addi	sp,sp,12
    cf88:	000cd241 	jmpi	cd24 <__sflush_r>
    cf8c:	d9400015 	stw	r5,0(sp)
    cf90:	000d31c0 	call	d31c <__sinit>
    cf94:	d9400017 	ldw	r5,0(sp)
    cf98:	003ff006 	br	cf5c <__alt_data_end+0xf000cf5c>

0000cf9c <fflush>:
    cf9c:	20000526 	beq	r4,zero,cfb4 <fflush+0x18>
    cfa0:	00820034 	movhi	r2,2048
    cfa4:	10899704 	addi	r2,r2,9820
    cfa8:	200b883a 	mov	r5,r4
    cfac:	11000017 	ldw	r4,0(r2)
    cfb0:	000cf401 	jmpi	cf40 <_fflush_r>
    cfb4:	00820034 	movhi	r2,2048
    cfb8:	10899604 	addi	r2,r2,9816
    cfbc:	11000017 	ldw	r4,0(r2)
    cfc0:	01400074 	movhi	r5,1
    cfc4:	2973d004 	addi	r5,r5,-12480
    cfc8:	000dd201 	jmpi	dd20 <_fwalk_reent>

0000cfcc <__fp_unlock>:
    cfcc:	0005883a 	mov	r2,zero
    cfd0:	f800283a 	ret

0000cfd4 <_cleanup_r>:
    cfd4:	01400074 	movhi	r5,1
    cfd8:	2946b204 	addi	r5,r5,6856
    cfdc:	000dd201 	jmpi	dd20 <_fwalk_reent>

0000cfe0 <__sinit.part.1>:
    cfe0:	defff704 	addi	sp,sp,-36
    cfe4:	00c00074 	movhi	r3,1
    cfe8:	dfc00815 	stw	ra,32(sp)
    cfec:	ddc00715 	stw	r23,28(sp)
    cff0:	dd800615 	stw	r22,24(sp)
    cff4:	dd400515 	stw	r21,20(sp)
    cff8:	dd000415 	stw	r20,16(sp)
    cffc:	dcc00315 	stw	r19,12(sp)
    d000:	dc800215 	stw	r18,8(sp)
    d004:	dc400115 	stw	r17,4(sp)
    d008:	dc000015 	stw	r16,0(sp)
    d00c:	18f3f504 	addi	r3,r3,-12332
    d010:	24000117 	ldw	r16,4(r4)
    d014:	20c00f15 	stw	r3,60(r4)
    d018:	2080bb04 	addi	r2,r4,748
    d01c:	00c000c4 	movi	r3,3
    d020:	20c0b915 	stw	r3,740(r4)
    d024:	2080ba15 	stw	r2,744(r4)
    d028:	2000b815 	stw	zero,736(r4)
    d02c:	05c00204 	movi	r23,8
    d030:	00800104 	movi	r2,4
    d034:	2025883a 	mov	r18,r4
    d038:	b80d883a 	mov	r6,r23
    d03c:	81001704 	addi	r4,r16,92
    d040:	000b883a 	mov	r5,zero
    d044:	80000015 	stw	zero,0(r16)
    d048:	80000115 	stw	zero,4(r16)
    d04c:	80000215 	stw	zero,8(r16)
    d050:	8080030d 	sth	r2,12(r16)
    d054:	80001915 	stw	zero,100(r16)
    d058:	8000038d 	sth	zero,14(r16)
    d05c:	80000415 	stw	zero,16(r16)
    d060:	80000515 	stw	zero,20(r16)
    d064:	80000615 	stw	zero,24(r16)
    d068:	0008d780 	call	8d78 <memset>
    d06c:	05800074 	movhi	r22,1
    d070:	94400217 	ldw	r17,8(r18)
    d074:	05400074 	movhi	r21,1
    d078:	05000074 	movhi	r20,1
    d07c:	04c00074 	movhi	r19,1
    d080:	b5803c04 	addi	r22,r22,240
    d084:	ad405304 	addi	r21,r21,332
    d088:	a5007204 	addi	r20,r20,456
    d08c:	9cc08904 	addi	r19,r19,548
    d090:	85800815 	stw	r22,32(r16)
    d094:	85400915 	stw	r21,36(r16)
    d098:	85000a15 	stw	r20,40(r16)
    d09c:	84c00b15 	stw	r19,44(r16)
    d0a0:	84000715 	stw	r16,28(r16)
    d0a4:	00800284 	movi	r2,10
    d0a8:	8880030d 	sth	r2,12(r17)
    d0ac:	00800044 	movi	r2,1
    d0b0:	b80d883a 	mov	r6,r23
    d0b4:	89001704 	addi	r4,r17,92
    d0b8:	000b883a 	mov	r5,zero
    d0bc:	88000015 	stw	zero,0(r17)
    d0c0:	88000115 	stw	zero,4(r17)
    d0c4:	88000215 	stw	zero,8(r17)
    d0c8:	88001915 	stw	zero,100(r17)
    d0cc:	8880038d 	sth	r2,14(r17)
    d0d0:	88000415 	stw	zero,16(r17)
    d0d4:	88000515 	stw	zero,20(r17)
    d0d8:	88000615 	stw	zero,24(r17)
    d0dc:	0008d780 	call	8d78 <memset>
    d0e0:	94000317 	ldw	r16,12(r18)
    d0e4:	00800484 	movi	r2,18
    d0e8:	8c400715 	stw	r17,28(r17)
    d0ec:	8d800815 	stw	r22,32(r17)
    d0f0:	8d400915 	stw	r21,36(r17)
    d0f4:	8d000a15 	stw	r20,40(r17)
    d0f8:	8cc00b15 	stw	r19,44(r17)
    d0fc:	8080030d 	sth	r2,12(r16)
    d100:	00800084 	movi	r2,2
    d104:	80000015 	stw	zero,0(r16)
    d108:	80000115 	stw	zero,4(r16)
    d10c:	80000215 	stw	zero,8(r16)
    d110:	80001915 	stw	zero,100(r16)
    d114:	8080038d 	sth	r2,14(r16)
    d118:	80000415 	stw	zero,16(r16)
    d11c:	80000515 	stw	zero,20(r16)
    d120:	80000615 	stw	zero,24(r16)
    d124:	b80d883a 	mov	r6,r23
    d128:	000b883a 	mov	r5,zero
    d12c:	81001704 	addi	r4,r16,92
    d130:	0008d780 	call	8d78 <memset>
    d134:	00800044 	movi	r2,1
    d138:	84000715 	stw	r16,28(r16)
    d13c:	85800815 	stw	r22,32(r16)
    d140:	85400915 	stw	r21,36(r16)
    d144:	85000a15 	stw	r20,40(r16)
    d148:	84c00b15 	stw	r19,44(r16)
    d14c:	90800e15 	stw	r2,56(r18)
    d150:	dfc00817 	ldw	ra,32(sp)
    d154:	ddc00717 	ldw	r23,28(sp)
    d158:	dd800617 	ldw	r22,24(sp)
    d15c:	dd400517 	ldw	r21,20(sp)
    d160:	dd000417 	ldw	r20,16(sp)
    d164:	dcc00317 	ldw	r19,12(sp)
    d168:	dc800217 	ldw	r18,8(sp)
    d16c:	dc400117 	ldw	r17,4(sp)
    d170:	dc000017 	ldw	r16,0(sp)
    d174:	dec00904 	addi	sp,sp,36
    d178:	f800283a 	ret

0000d17c <__fp_lock>:
    d17c:	0005883a 	mov	r2,zero
    d180:	f800283a 	ret

0000d184 <__sfmoreglue>:
    d184:	defffc04 	addi	sp,sp,-16
    d188:	dc400115 	stw	r17,4(sp)
    d18c:	2c7fffc4 	addi	r17,r5,-1
    d190:	8c401a24 	muli	r17,r17,104
    d194:	dc800215 	stw	r18,8(sp)
    d198:	2825883a 	mov	r18,r5
    d19c:	89401d04 	addi	r5,r17,116
    d1a0:	dc000015 	stw	r16,0(sp)
    d1a4:	dfc00315 	stw	ra,12(sp)
    d1a8:	000e07c0 	call	e07c <_malloc_r>
    d1ac:	1021883a 	mov	r16,r2
    d1b0:	10000726 	beq	r2,zero,d1d0 <__sfmoreglue+0x4c>
    d1b4:	11000304 	addi	r4,r2,12
    d1b8:	10000015 	stw	zero,0(r2)
    d1bc:	14800115 	stw	r18,4(r2)
    d1c0:	11000215 	stw	r4,8(r2)
    d1c4:	89801a04 	addi	r6,r17,104
    d1c8:	000b883a 	mov	r5,zero
    d1cc:	0008d780 	call	8d78 <memset>
    d1d0:	8005883a 	mov	r2,r16
    d1d4:	dfc00317 	ldw	ra,12(sp)
    d1d8:	dc800217 	ldw	r18,8(sp)
    d1dc:	dc400117 	ldw	r17,4(sp)
    d1e0:	dc000017 	ldw	r16,0(sp)
    d1e4:	dec00404 	addi	sp,sp,16
    d1e8:	f800283a 	ret

0000d1ec <__sfp>:
    d1ec:	defffb04 	addi	sp,sp,-20
    d1f0:	dc000015 	stw	r16,0(sp)
    d1f4:	04020034 	movhi	r16,2048
    d1f8:	84099604 	addi	r16,r16,9816
    d1fc:	dcc00315 	stw	r19,12(sp)
    d200:	2027883a 	mov	r19,r4
    d204:	81000017 	ldw	r4,0(r16)
    d208:	dfc00415 	stw	ra,16(sp)
    d20c:	dc800215 	stw	r18,8(sp)
    d210:	20800e17 	ldw	r2,56(r4)
    d214:	dc400115 	stw	r17,4(sp)
    d218:	1000021e 	bne	r2,zero,d224 <__sfp+0x38>
    d21c:	000cfe00 	call	cfe0 <__sinit.part.1>
    d220:	81000017 	ldw	r4,0(r16)
    d224:	2480b804 	addi	r18,r4,736
    d228:	047fffc4 	movi	r17,-1
    d22c:	91000117 	ldw	r4,4(r18)
    d230:	94000217 	ldw	r16,8(r18)
    d234:	213fffc4 	addi	r4,r4,-1
    d238:	20000a16 	blt	r4,zero,d264 <__sfp+0x78>
    d23c:	8080030f 	ldh	r2,12(r16)
    d240:	10000c26 	beq	r2,zero,d274 <__sfp+0x88>
    d244:	80c01d04 	addi	r3,r16,116
    d248:	00000206 	br	d254 <__sfp+0x68>
    d24c:	18bfe60f 	ldh	r2,-104(r3)
    d250:	10000826 	beq	r2,zero,d274 <__sfp+0x88>
    d254:	213fffc4 	addi	r4,r4,-1
    d258:	1c3ffd04 	addi	r16,r3,-12
    d25c:	18c01a04 	addi	r3,r3,104
    d260:	247ffa1e 	bne	r4,r17,d24c <__alt_data_end+0xf000d24c>
    d264:	90800017 	ldw	r2,0(r18)
    d268:	10001d26 	beq	r2,zero,d2e0 <__sfp+0xf4>
    d26c:	1025883a 	mov	r18,r2
    d270:	003fee06 	br	d22c <__alt_data_end+0xf000d22c>
    d274:	00bfffc4 	movi	r2,-1
    d278:	8080038d 	sth	r2,14(r16)
    d27c:	00800044 	movi	r2,1
    d280:	8080030d 	sth	r2,12(r16)
    d284:	80001915 	stw	zero,100(r16)
    d288:	80000015 	stw	zero,0(r16)
    d28c:	80000215 	stw	zero,8(r16)
    d290:	80000115 	stw	zero,4(r16)
    d294:	80000415 	stw	zero,16(r16)
    d298:	80000515 	stw	zero,20(r16)
    d29c:	80000615 	stw	zero,24(r16)
    d2a0:	01800204 	movi	r6,8
    d2a4:	000b883a 	mov	r5,zero
    d2a8:	81001704 	addi	r4,r16,92
    d2ac:	0008d780 	call	8d78 <memset>
    d2b0:	8005883a 	mov	r2,r16
    d2b4:	80000c15 	stw	zero,48(r16)
    d2b8:	80000d15 	stw	zero,52(r16)
    d2bc:	80001115 	stw	zero,68(r16)
    d2c0:	80001215 	stw	zero,72(r16)
    d2c4:	dfc00417 	ldw	ra,16(sp)
    d2c8:	dcc00317 	ldw	r19,12(sp)
    d2cc:	dc800217 	ldw	r18,8(sp)
    d2d0:	dc400117 	ldw	r17,4(sp)
    d2d4:	dc000017 	ldw	r16,0(sp)
    d2d8:	dec00504 	addi	sp,sp,20
    d2dc:	f800283a 	ret
    d2e0:	01400104 	movi	r5,4
    d2e4:	9809883a 	mov	r4,r19
    d2e8:	000d1840 	call	d184 <__sfmoreglue>
    d2ec:	90800015 	stw	r2,0(r18)
    d2f0:	103fde1e 	bne	r2,zero,d26c <__alt_data_end+0xf000d26c>
    d2f4:	00800304 	movi	r2,12
    d2f8:	98800015 	stw	r2,0(r19)
    d2fc:	0005883a 	mov	r2,zero
    d300:	003ff006 	br	d2c4 <__alt_data_end+0xf000d2c4>

0000d304 <_cleanup>:
    d304:	00820034 	movhi	r2,2048
    d308:	10899604 	addi	r2,r2,9816
    d30c:	11000017 	ldw	r4,0(r2)
    d310:	01400074 	movhi	r5,1
    d314:	2946b204 	addi	r5,r5,6856
    d318:	000dd201 	jmpi	dd20 <_fwalk_reent>

0000d31c <__sinit>:
    d31c:	20800e17 	ldw	r2,56(r4)
    d320:	10000126 	beq	r2,zero,d328 <__sinit+0xc>
    d324:	f800283a 	ret
    d328:	000cfe01 	jmpi	cfe0 <__sinit.part.1>

0000d32c <__sfp_lock_acquire>:
    d32c:	f800283a 	ret

0000d330 <__sfp_lock_release>:
    d330:	f800283a 	ret

0000d334 <__sinit_lock_acquire>:
    d334:	f800283a 	ret

0000d338 <__sinit_lock_release>:
    d338:	f800283a 	ret

0000d33c <__fp_lock_all>:
    d33c:	00820034 	movhi	r2,2048
    d340:	10899704 	addi	r2,r2,9820
    d344:	11000017 	ldw	r4,0(r2)
    d348:	01400074 	movhi	r5,1
    d34c:	29745f04 	addi	r5,r5,-11908
    d350:	000dc5c1 	jmpi	dc5c <_fwalk>

0000d354 <__fp_unlock_all>:
    d354:	00820034 	movhi	r2,2048
    d358:	10899704 	addi	r2,r2,9820
    d35c:	11000017 	ldw	r4,0(r2)
    d360:	01400074 	movhi	r5,1
    d364:	2973f304 	addi	r5,r5,-12340
    d368:	000dc5c1 	jmpi	dc5c <_fwalk>

0000d36c <_malloc_trim_r>:
    d36c:	defffb04 	addi	sp,sp,-20
    d370:	dcc00315 	stw	r19,12(sp)
    d374:	04c20034 	movhi	r19,2048
    d378:	dc800215 	stw	r18,8(sp)
    d37c:	dc400115 	stw	r17,4(sp)
    d380:	dc000015 	stw	r16,0(sp)
    d384:	dfc00415 	stw	ra,16(sp)
    d388:	2821883a 	mov	r16,r5
    d38c:	9cc32504 	addi	r19,r19,3220
    d390:	2025883a 	mov	r18,r4
    d394:	00132f40 	call	132f4 <__malloc_lock>
    d398:	98800217 	ldw	r2,8(r19)
    d39c:	14400117 	ldw	r17,4(r2)
    d3a0:	00bfff04 	movi	r2,-4
    d3a4:	88a2703a 	and	r17,r17,r2
    d3a8:	8c21c83a 	sub	r16,r17,r16
    d3ac:	8403fbc4 	addi	r16,r16,4079
    d3b0:	8020d33a 	srli	r16,r16,12
    d3b4:	0083ffc4 	movi	r2,4095
    d3b8:	843fffc4 	addi	r16,r16,-1
    d3bc:	8020933a 	slli	r16,r16,12
    d3c0:	1400060e 	bge	r2,r16,d3dc <_malloc_trim_r+0x70>
    d3c4:	000b883a 	mov	r5,zero
    d3c8:	9009883a 	mov	r4,r18
    d3cc:	001009c0 	call	1009c <_sbrk_r>
    d3d0:	98c00217 	ldw	r3,8(r19)
    d3d4:	1c47883a 	add	r3,r3,r17
    d3d8:	10c00a26 	beq	r2,r3,d404 <_malloc_trim_r+0x98>
    d3dc:	9009883a 	mov	r4,r18
    d3e0:	00133180 	call	13318 <__malloc_unlock>
    d3e4:	0005883a 	mov	r2,zero
    d3e8:	dfc00417 	ldw	ra,16(sp)
    d3ec:	dcc00317 	ldw	r19,12(sp)
    d3f0:	dc800217 	ldw	r18,8(sp)
    d3f4:	dc400117 	ldw	r17,4(sp)
    d3f8:	dc000017 	ldw	r16,0(sp)
    d3fc:	dec00504 	addi	sp,sp,20
    d400:	f800283a 	ret
    d404:	040bc83a 	sub	r5,zero,r16
    d408:	9009883a 	mov	r4,r18
    d40c:	001009c0 	call	1009c <_sbrk_r>
    d410:	00ffffc4 	movi	r3,-1
    d414:	10c00d26 	beq	r2,r3,d44c <_malloc_trim_r+0xe0>
    d418:	00c20234 	movhi	r3,2056
    d41c:	18fe5b04 	addi	r3,r3,-1684
    d420:	18800017 	ldw	r2,0(r3)
    d424:	99000217 	ldw	r4,8(r19)
    d428:	8c23c83a 	sub	r17,r17,r16
    d42c:	8c400054 	ori	r17,r17,1
    d430:	1421c83a 	sub	r16,r2,r16
    d434:	24400115 	stw	r17,4(r4)
    d438:	9009883a 	mov	r4,r18
    d43c:	1c000015 	stw	r16,0(r3)
    d440:	00133180 	call	13318 <__malloc_unlock>
    d444:	00800044 	movi	r2,1
    d448:	003fe706 	br	d3e8 <__alt_data_end+0xf000d3e8>
    d44c:	000b883a 	mov	r5,zero
    d450:	9009883a 	mov	r4,r18
    d454:	001009c0 	call	1009c <_sbrk_r>
    d458:	99000217 	ldw	r4,8(r19)
    d45c:	014003c4 	movi	r5,15
    d460:	1107c83a 	sub	r3,r2,r4
    d464:	28ffdd0e 	bge	r5,r3,d3dc <__alt_data_end+0xf000d3dc>
    d468:	01420034 	movhi	r5,2048
    d46c:	29499904 	addi	r5,r5,9828
    d470:	29400017 	ldw	r5,0(r5)
    d474:	18c00054 	ori	r3,r3,1
    d478:	20c00115 	stw	r3,4(r4)
    d47c:	00c20234 	movhi	r3,2056
    d480:	1145c83a 	sub	r2,r2,r5
    d484:	18fe5b04 	addi	r3,r3,-1684
    d488:	18800015 	stw	r2,0(r3)
    d48c:	003fd306 	br	d3dc <__alt_data_end+0xf000d3dc>

0000d490 <_free_r>:
    d490:	28004126 	beq	r5,zero,d598 <_free_r+0x108>
    d494:	defffd04 	addi	sp,sp,-12
    d498:	dc400115 	stw	r17,4(sp)
    d49c:	dc000015 	stw	r16,0(sp)
    d4a0:	2023883a 	mov	r17,r4
    d4a4:	2821883a 	mov	r16,r5
    d4a8:	dfc00215 	stw	ra,8(sp)
    d4ac:	00132f40 	call	132f4 <__malloc_lock>
    d4b0:	81ffff17 	ldw	r7,-4(r16)
    d4b4:	00bfff84 	movi	r2,-2
    d4b8:	01020034 	movhi	r4,2048
    d4bc:	81bffe04 	addi	r6,r16,-8
    d4c0:	3884703a 	and	r2,r7,r2
    d4c4:	21032504 	addi	r4,r4,3220
    d4c8:	308b883a 	add	r5,r6,r2
    d4cc:	2a400117 	ldw	r9,4(r5)
    d4d0:	22000217 	ldw	r8,8(r4)
    d4d4:	00ffff04 	movi	r3,-4
    d4d8:	48c6703a 	and	r3,r9,r3
    d4dc:	2a005726 	beq	r5,r8,d63c <_free_r+0x1ac>
    d4e0:	28c00115 	stw	r3,4(r5)
    d4e4:	39c0004c 	andi	r7,r7,1
    d4e8:	3800091e 	bne	r7,zero,d510 <_free_r+0x80>
    d4ec:	823ffe17 	ldw	r8,-8(r16)
    d4f0:	22400204 	addi	r9,r4,8
    d4f4:	320dc83a 	sub	r6,r6,r8
    d4f8:	31c00217 	ldw	r7,8(r6)
    d4fc:	1205883a 	add	r2,r2,r8
    d500:	3a406526 	beq	r7,r9,d698 <_free_r+0x208>
    d504:	32000317 	ldw	r8,12(r6)
    d508:	3a000315 	stw	r8,12(r7)
    d50c:	41c00215 	stw	r7,8(r8)
    d510:	28cf883a 	add	r7,r5,r3
    d514:	39c00117 	ldw	r7,4(r7)
    d518:	39c0004c 	andi	r7,r7,1
    d51c:	38003a26 	beq	r7,zero,d608 <_free_r+0x178>
    d520:	10c00054 	ori	r3,r2,1
    d524:	30c00115 	stw	r3,4(r6)
    d528:	3087883a 	add	r3,r6,r2
    d52c:	18800015 	stw	r2,0(r3)
    d530:	00c07fc4 	movi	r3,511
    d534:	18801936 	bltu	r3,r2,d59c <_free_r+0x10c>
    d538:	1004d0fa 	srli	r2,r2,3
    d53c:	01c00044 	movi	r7,1
    d540:	21400117 	ldw	r5,4(r4)
    d544:	10c00044 	addi	r3,r2,1
    d548:	18c7883a 	add	r3,r3,r3
    d54c:	1005d0ba 	srai	r2,r2,2
    d550:	18c7883a 	add	r3,r3,r3
    d554:	18c7883a 	add	r3,r3,r3
    d558:	1907883a 	add	r3,r3,r4
    d55c:	3884983a 	sll	r2,r7,r2
    d560:	19c00017 	ldw	r7,0(r3)
    d564:	1a3ffe04 	addi	r8,r3,-8
    d568:	1144b03a 	or	r2,r2,r5
    d56c:	32000315 	stw	r8,12(r6)
    d570:	31c00215 	stw	r7,8(r6)
    d574:	20800115 	stw	r2,4(r4)
    d578:	19800015 	stw	r6,0(r3)
    d57c:	39800315 	stw	r6,12(r7)
    d580:	8809883a 	mov	r4,r17
    d584:	dfc00217 	ldw	ra,8(sp)
    d588:	dc400117 	ldw	r17,4(sp)
    d58c:	dc000017 	ldw	r16,0(sp)
    d590:	dec00304 	addi	sp,sp,12
    d594:	00133181 	jmpi	13318 <__malloc_unlock>
    d598:	f800283a 	ret
    d59c:	100ad27a 	srli	r5,r2,9
    d5a0:	00c00104 	movi	r3,4
    d5a4:	19404a36 	bltu	r3,r5,d6d0 <_free_r+0x240>
    d5a8:	100ad1ba 	srli	r5,r2,6
    d5ac:	28c00e44 	addi	r3,r5,57
    d5b0:	18c7883a 	add	r3,r3,r3
    d5b4:	29400e04 	addi	r5,r5,56
    d5b8:	18c7883a 	add	r3,r3,r3
    d5bc:	18c7883a 	add	r3,r3,r3
    d5c0:	1909883a 	add	r4,r3,r4
    d5c4:	20c00017 	ldw	r3,0(r4)
    d5c8:	01c20034 	movhi	r7,2048
    d5cc:	213ffe04 	addi	r4,r4,-8
    d5d0:	39c32504 	addi	r7,r7,3220
    d5d4:	20c04426 	beq	r4,r3,d6e8 <_free_r+0x258>
    d5d8:	01ffff04 	movi	r7,-4
    d5dc:	19400117 	ldw	r5,4(r3)
    d5e0:	29ca703a 	and	r5,r5,r7
    d5e4:	1140022e 	bgeu	r2,r5,d5f0 <_free_r+0x160>
    d5e8:	18c00217 	ldw	r3,8(r3)
    d5ec:	20fffb1e 	bne	r4,r3,d5dc <__alt_data_end+0xf000d5dc>
    d5f0:	19000317 	ldw	r4,12(r3)
    d5f4:	31000315 	stw	r4,12(r6)
    d5f8:	30c00215 	stw	r3,8(r6)
    d5fc:	21800215 	stw	r6,8(r4)
    d600:	19800315 	stw	r6,12(r3)
    d604:	003fde06 	br	d580 <__alt_data_end+0xf000d580>
    d608:	29c00217 	ldw	r7,8(r5)
    d60c:	10c5883a 	add	r2,r2,r3
    d610:	00c20034 	movhi	r3,2048
    d614:	18c32704 	addi	r3,r3,3228
    d618:	38c03b26 	beq	r7,r3,d708 <_free_r+0x278>
    d61c:	2a000317 	ldw	r8,12(r5)
    d620:	11400054 	ori	r5,r2,1
    d624:	3087883a 	add	r3,r6,r2
    d628:	3a000315 	stw	r8,12(r7)
    d62c:	41c00215 	stw	r7,8(r8)
    d630:	31400115 	stw	r5,4(r6)
    d634:	18800015 	stw	r2,0(r3)
    d638:	003fbd06 	br	d530 <__alt_data_end+0xf000d530>
    d63c:	39c0004c 	andi	r7,r7,1
    d640:	10c5883a 	add	r2,r2,r3
    d644:	3800071e 	bne	r7,zero,d664 <_free_r+0x1d4>
    d648:	81fffe17 	ldw	r7,-8(r16)
    d64c:	31cdc83a 	sub	r6,r6,r7
    d650:	30c00317 	ldw	r3,12(r6)
    d654:	31400217 	ldw	r5,8(r6)
    d658:	11c5883a 	add	r2,r2,r7
    d65c:	28c00315 	stw	r3,12(r5)
    d660:	19400215 	stw	r5,8(r3)
    d664:	10c00054 	ori	r3,r2,1
    d668:	30c00115 	stw	r3,4(r6)
    d66c:	00c20034 	movhi	r3,2048
    d670:	18c99a04 	addi	r3,r3,9832
    d674:	18c00017 	ldw	r3,0(r3)
    d678:	21800215 	stw	r6,8(r4)
    d67c:	10ffc036 	bltu	r2,r3,d580 <__alt_data_end+0xf000d580>
    d680:	00820034 	movhi	r2,2048
    d684:	1089e004 	addi	r2,r2,10112
    d688:	11400017 	ldw	r5,0(r2)
    d68c:	8809883a 	mov	r4,r17
    d690:	000d36c0 	call	d36c <_malloc_trim_r>
    d694:	003fba06 	br	d580 <__alt_data_end+0xf000d580>
    d698:	28c9883a 	add	r4,r5,r3
    d69c:	21000117 	ldw	r4,4(r4)
    d6a0:	2100004c 	andi	r4,r4,1
    d6a4:	2000391e 	bne	r4,zero,d78c <_free_r+0x2fc>
    d6a8:	29c00217 	ldw	r7,8(r5)
    d6ac:	29000317 	ldw	r4,12(r5)
    d6b0:	1885883a 	add	r2,r3,r2
    d6b4:	10c00054 	ori	r3,r2,1
    d6b8:	39000315 	stw	r4,12(r7)
    d6bc:	21c00215 	stw	r7,8(r4)
    d6c0:	30c00115 	stw	r3,4(r6)
    d6c4:	308d883a 	add	r6,r6,r2
    d6c8:	30800015 	stw	r2,0(r6)
    d6cc:	003fac06 	br	d580 <__alt_data_end+0xf000d580>
    d6d0:	00c00504 	movi	r3,20
    d6d4:	19401536 	bltu	r3,r5,d72c <_free_r+0x29c>
    d6d8:	28c01704 	addi	r3,r5,92
    d6dc:	18c7883a 	add	r3,r3,r3
    d6e0:	294016c4 	addi	r5,r5,91
    d6e4:	003fb406 	br	d5b8 <__alt_data_end+0xf000d5b8>
    d6e8:	280bd0ba 	srai	r5,r5,2
    d6ec:	00c00044 	movi	r3,1
    d6f0:	38800117 	ldw	r2,4(r7)
    d6f4:	194a983a 	sll	r5,r3,r5
    d6f8:	2007883a 	mov	r3,r4
    d6fc:	2884b03a 	or	r2,r5,r2
    d700:	38800115 	stw	r2,4(r7)
    d704:	003fbb06 	br	d5f4 <__alt_data_end+0xf000d5f4>
    d708:	21800515 	stw	r6,20(r4)
    d70c:	21800415 	stw	r6,16(r4)
    d710:	10c00054 	ori	r3,r2,1
    d714:	31c00315 	stw	r7,12(r6)
    d718:	31c00215 	stw	r7,8(r6)
    d71c:	30c00115 	stw	r3,4(r6)
    d720:	308d883a 	add	r6,r6,r2
    d724:	30800015 	stw	r2,0(r6)
    d728:	003f9506 	br	d580 <__alt_data_end+0xf000d580>
    d72c:	00c01504 	movi	r3,84
    d730:	19400536 	bltu	r3,r5,d748 <_free_r+0x2b8>
    d734:	100ad33a 	srli	r5,r2,12
    d738:	28c01bc4 	addi	r3,r5,111
    d73c:	18c7883a 	add	r3,r3,r3
    d740:	29401b84 	addi	r5,r5,110
    d744:	003f9c06 	br	d5b8 <__alt_data_end+0xf000d5b8>
    d748:	00c05504 	movi	r3,340
    d74c:	19400536 	bltu	r3,r5,d764 <_free_r+0x2d4>
    d750:	100ad3fa 	srli	r5,r2,15
    d754:	28c01e04 	addi	r3,r5,120
    d758:	18c7883a 	add	r3,r3,r3
    d75c:	29401dc4 	addi	r5,r5,119
    d760:	003f9506 	br	d5b8 <__alt_data_end+0xf000d5b8>
    d764:	00c15504 	movi	r3,1364
    d768:	19400536 	bltu	r3,r5,d780 <_free_r+0x2f0>
    d76c:	100ad4ba 	srli	r5,r2,18
    d770:	28c01f44 	addi	r3,r5,125
    d774:	18c7883a 	add	r3,r3,r3
    d778:	29401f04 	addi	r5,r5,124
    d77c:	003f8e06 	br	d5b8 <__alt_data_end+0xf000d5b8>
    d780:	00c03f84 	movi	r3,254
    d784:	01401f84 	movi	r5,126
    d788:	003f8b06 	br	d5b8 <__alt_data_end+0xf000d5b8>
    d78c:	10c00054 	ori	r3,r2,1
    d790:	30c00115 	stw	r3,4(r6)
    d794:	308d883a 	add	r6,r6,r2
    d798:	30800015 	stw	r2,0(r6)
    d79c:	003f7806 	br	d580 <__alt_data_end+0xf000d580>

0000d7a0 <__sfvwrite_r>:
    d7a0:	30800217 	ldw	r2,8(r6)
    d7a4:	10006726 	beq	r2,zero,d944 <__sfvwrite_r+0x1a4>
    d7a8:	28c0030b 	ldhu	r3,12(r5)
    d7ac:	defff404 	addi	sp,sp,-48
    d7b0:	dd400715 	stw	r21,28(sp)
    d7b4:	dd000615 	stw	r20,24(sp)
    d7b8:	dc000215 	stw	r16,8(sp)
    d7bc:	dfc00b15 	stw	ra,44(sp)
    d7c0:	df000a15 	stw	fp,40(sp)
    d7c4:	ddc00915 	stw	r23,36(sp)
    d7c8:	dd800815 	stw	r22,32(sp)
    d7cc:	dcc00515 	stw	r19,20(sp)
    d7d0:	dc800415 	stw	r18,16(sp)
    d7d4:	dc400315 	stw	r17,12(sp)
    d7d8:	1880020c 	andi	r2,r3,8
    d7dc:	2821883a 	mov	r16,r5
    d7e0:	202b883a 	mov	r21,r4
    d7e4:	3029883a 	mov	r20,r6
    d7e8:	10002726 	beq	r2,zero,d888 <__sfvwrite_r+0xe8>
    d7ec:	28800417 	ldw	r2,16(r5)
    d7f0:	10002526 	beq	r2,zero,d888 <__sfvwrite_r+0xe8>
    d7f4:	1880008c 	andi	r2,r3,2
    d7f8:	a4400017 	ldw	r17,0(r20)
    d7fc:	10002a26 	beq	r2,zero,d8a8 <__sfvwrite_r+0x108>
    d800:	05a00034 	movhi	r22,32768
    d804:	0027883a 	mov	r19,zero
    d808:	0025883a 	mov	r18,zero
    d80c:	b5bf0004 	addi	r22,r22,-1024
    d810:	980d883a 	mov	r6,r19
    d814:	a809883a 	mov	r4,r21
    d818:	90004626 	beq	r18,zero,d934 <__sfvwrite_r+0x194>
    d81c:	900f883a 	mov	r7,r18
    d820:	b480022e 	bgeu	r22,r18,d82c <__sfvwrite_r+0x8c>
    d824:	01e00034 	movhi	r7,32768
    d828:	39ff0004 	addi	r7,r7,-1024
    d82c:	80800917 	ldw	r2,36(r16)
    d830:	81400717 	ldw	r5,28(r16)
    d834:	103ee83a 	callr	r2
    d838:	0080570e 	bge	zero,r2,d998 <__sfvwrite_r+0x1f8>
    d83c:	a0c00217 	ldw	r3,8(r20)
    d840:	98a7883a 	add	r19,r19,r2
    d844:	90a5c83a 	sub	r18,r18,r2
    d848:	1885c83a 	sub	r2,r3,r2
    d84c:	a0800215 	stw	r2,8(r20)
    d850:	103fef1e 	bne	r2,zero,d810 <__alt_data_end+0xf000d810>
    d854:	0005883a 	mov	r2,zero
    d858:	dfc00b17 	ldw	ra,44(sp)
    d85c:	df000a17 	ldw	fp,40(sp)
    d860:	ddc00917 	ldw	r23,36(sp)
    d864:	dd800817 	ldw	r22,32(sp)
    d868:	dd400717 	ldw	r21,28(sp)
    d86c:	dd000617 	ldw	r20,24(sp)
    d870:	dcc00517 	ldw	r19,20(sp)
    d874:	dc800417 	ldw	r18,16(sp)
    d878:	dc400317 	ldw	r17,12(sp)
    d87c:	dc000217 	ldw	r16,8(sp)
    d880:	dec00c04 	addi	sp,sp,48
    d884:	f800283a 	ret
    d888:	800b883a 	mov	r5,r16
    d88c:	a809883a 	mov	r4,r21
    d890:	000b3480 	call	b348 <__swsetup_r>
    d894:	1000eb1e 	bne	r2,zero,dc44 <__sfvwrite_r+0x4a4>
    d898:	80c0030b 	ldhu	r3,12(r16)
    d89c:	a4400017 	ldw	r17,0(r20)
    d8a0:	1880008c 	andi	r2,r3,2
    d8a4:	103fd61e 	bne	r2,zero,d800 <__alt_data_end+0xf000d800>
    d8a8:	1880004c 	andi	r2,r3,1
    d8ac:	10003f1e 	bne	r2,zero,d9ac <__sfvwrite_r+0x20c>
    d8b0:	0039883a 	mov	fp,zero
    d8b4:	0025883a 	mov	r18,zero
    d8b8:	90001a26 	beq	r18,zero,d924 <__sfvwrite_r+0x184>
    d8bc:	1880800c 	andi	r2,r3,512
    d8c0:	84c00217 	ldw	r19,8(r16)
    d8c4:	10002126 	beq	r2,zero,d94c <__sfvwrite_r+0x1ac>
    d8c8:	982f883a 	mov	r23,r19
    d8cc:	94c09336 	bltu	r18,r19,db1c <__sfvwrite_r+0x37c>
    d8d0:	1881200c 	andi	r2,r3,1152
    d8d4:	10009e1e 	bne	r2,zero,db50 <__sfvwrite_r+0x3b0>
    d8d8:	81000017 	ldw	r4,0(r16)
    d8dc:	b80d883a 	mov	r6,r23
    d8e0:	e00b883a 	mov	r5,fp
    d8e4:	000e96c0 	call	e96c <memmove>
    d8e8:	80c00217 	ldw	r3,8(r16)
    d8ec:	81000017 	ldw	r4,0(r16)
    d8f0:	9005883a 	mov	r2,r18
    d8f4:	1ce7c83a 	sub	r19,r3,r19
    d8f8:	25cf883a 	add	r7,r4,r23
    d8fc:	84c00215 	stw	r19,8(r16)
    d900:	81c00015 	stw	r7,0(r16)
    d904:	a0c00217 	ldw	r3,8(r20)
    d908:	e0b9883a 	add	fp,fp,r2
    d90c:	90a5c83a 	sub	r18,r18,r2
    d910:	18a7c83a 	sub	r19,r3,r2
    d914:	a4c00215 	stw	r19,8(r20)
    d918:	983fce26 	beq	r19,zero,d854 <__alt_data_end+0xf000d854>
    d91c:	80c0030b 	ldhu	r3,12(r16)
    d920:	903fe61e 	bne	r18,zero,d8bc <__alt_data_end+0xf000d8bc>
    d924:	8f000017 	ldw	fp,0(r17)
    d928:	8c800117 	ldw	r18,4(r17)
    d92c:	8c400204 	addi	r17,r17,8
    d930:	003fe106 	br	d8b8 <__alt_data_end+0xf000d8b8>
    d934:	8cc00017 	ldw	r19,0(r17)
    d938:	8c800117 	ldw	r18,4(r17)
    d93c:	8c400204 	addi	r17,r17,8
    d940:	003fb306 	br	d810 <__alt_data_end+0xf000d810>
    d944:	0005883a 	mov	r2,zero
    d948:	f800283a 	ret
    d94c:	81000017 	ldw	r4,0(r16)
    d950:	80800417 	ldw	r2,16(r16)
    d954:	11005736 	bltu	r2,r4,dab4 <__sfvwrite_r+0x314>
    d958:	85c00517 	ldw	r23,20(r16)
    d95c:	95c05536 	bltu	r18,r23,dab4 <__sfvwrite_r+0x314>
    d960:	00a00034 	movhi	r2,32768
    d964:	10bfffc4 	addi	r2,r2,-1
    d968:	9009883a 	mov	r4,r18
    d96c:	1480012e 	bgeu	r2,r18,d974 <__sfvwrite_r+0x1d4>
    d970:	1009883a 	mov	r4,r2
    d974:	b80b883a 	mov	r5,r23
    d978:	0008a000 	call	8a00 <__divsi3>
    d97c:	15cf383a 	mul	r7,r2,r23
    d980:	81400717 	ldw	r5,28(r16)
    d984:	80800917 	ldw	r2,36(r16)
    d988:	e00d883a 	mov	r6,fp
    d98c:	a809883a 	mov	r4,r21
    d990:	103ee83a 	callr	r2
    d994:	00bfdb16 	blt	zero,r2,d904 <__alt_data_end+0xf000d904>
    d998:	8080030b 	ldhu	r2,12(r16)
    d99c:	10801014 	ori	r2,r2,64
    d9a0:	8080030d 	sth	r2,12(r16)
    d9a4:	00bfffc4 	movi	r2,-1
    d9a8:	003fab06 	br	d858 <__alt_data_end+0xf000d858>
    d9ac:	0027883a 	mov	r19,zero
    d9b0:	0011883a 	mov	r8,zero
    d9b4:	0039883a 	mov	fp,zero
    d9b8:	0025883a 	mov	r18,zero
    d9bc:	90001f26 	beq	r18,zero,da3c <__sfvwrite_r+0x29c>
    d9c0:	40005a26 	beq	r8,zero,db2c <__sfvwrite_r+0x38c>
    d9c4:	982d883a 	mov	r22,r19
    d9c8:	94c0012e 	bgeu	r18,r19,d9d0 <__sfvwrite_r+0x230>
    d9cc:	902d883a 	mov	r22,r18
    d9d0:	81000017 	ldw	r4,0(r16)
    d9d4:	80800417 	ldw	r2,16(r16)
    d9d8:	b02f883a 	mov	r23,r22
    d9dc:	81c00517 	ldw	r7,20(r16)
    d9e0:	1100032e 	bgeu	r2,r4,d9f0 <__sfvwrite_r+0x250>
    d9e4:	80c00217 	ldw	r3,8(r16)
    d9e8:	38c7883a 	add	r3,r7,r3
    d9ec:	1d801816 	blt	r3,r22,da50 <__sfvwrite_r+0x2b0>
    d9f0:	b1c03e16 	blt	r22,r7,daec <__sfvwrite_r+0x34c>
    d9f4:	80800917 	ldw	r2,36(r16)
    d9f8:	81400717 	ldw	r5,28(r16)
    d9fc:	e00d883a 	mov	r6,fp
    da00:	da000115 	stw	r8,4(sp)
    da04:	a809883a 	mov	r4,r21
    da08:	103ee83a 	callr	r2
    da0c:	102f883a 	mov	r23,r2
    da10:	da000117 	ldw	r8,4(sp)
    da14:	00bfe00e 	bge	zero,r2,d998 <__alt_data_end+0xf000d998>
    da18:	9de7c83a 	sub	r19,r19,r23
    da1c:	98001f26 	beq	r19,zero,da9c <__sfvwrite_r+0x2fc>
    da20:	a0800217 	ldw	r2,8(r20)
    da24:	e5f9883a 	add	fp,fp,r23
    da28:	95e5c83a 	sub	r18,r18,r23
    da2c:	15efc83a 	sub	r23,r2,r23
    da30:	a5c00215 	stw	r23,8(r20)
    da34:	b83f8726 	beq	r23,zero,d854 <__alt_data_end+0xf000d854>
    da38:	903fe11e 	bne	r18,zero,d9c0 <__alt_data_end+0xf000d9c0>
    da3c:	8f000017 	ldw	fp,0(r17)
    da40:	8c800117 	ldw	r18,4(r17)
    da44:	0011883a 	mov	r8,zero
    da48:	8c400204 	addi	r17,r17,8
    da4c:	003fdb06 	br	d9bc <__alt_data_end+0xf000d9bc>
    da50:	180d883a 	mov	r6,r3
    da54:	e00b883a 	mov	r5,fp
    da58:	da000115 	stw	r8,4(sp)
    da5c:	d8c00015 	stw	r3,0(sp)
    da60:	000e96c0 	call	e96c <memmove>
    da64:	d8c00017 	ldw	r3,0(sp)
    da68:	80800017 	ldw	r2,0(r16)
    da6c:	800b883a 	mov	r5,r16
    da70:	a809883a 	mov	r4,r21
    da74:	10c5883a 	add	r2,r2,r3
    da78:	80800015 	stw	r2,0(r16)
    da7c:	d8c00015 	stw	r3,0(sp)
    da80:	000cf400 	call	cf40 <_fflush_r>
    da84:	d8c00017 	ldw	r3,0(sp)
    da88:	da000117 	ldw	r8,4(sp)
    da8c:	103fc21e 	bne	r2,zero,d998 <__alt_data_end+0xf000d998>
    da90:	182f883a 	mov	r23,r3
    da94:	9de7c83a 	sub	r19,r19,r23
    da98:	983fe11e 	bne	r19,zero,da20 <__alt_data_end+0xf000da20>
    da9c:	800b883a 	mov	r5,r16
    daa0:	a809883a 	mov	r4,r21
    daa4:	000cf400 	call	cf40 <_fflush_r>
    daa8:	103fbb1e 	bne	r2,zero,d998 <__alt_data_end+0xf000d998>
    daac:	0011883a 	mov	r8,zero
    dab0:	003fdb06 	br	da20 <__alt_data_end+0xf000da20>
    dab4:	94c0012e 	bgeu	r18,r19,dabc <__sfvwrite_r+0x31c>
    dab8:	9027883a 	mov	r19,r18
    dabc:	980d883a 	mov	r6,r19
    dac0:	e00b883a 	mov	r5,fp
    dac4:	000e96c0 	call	e96c <memmove>
    dac8:	80800217 	ldw	r2,8(r16)
    dacc:	80c00017 	ldw	r3,0(r16)
    dad0:	14c5c83a 	sub	r2,r2,r19
    dad4:	1cc7883a 	add	r3,r3,r19
    dad8:	80800215 	stw	r2,8(r16)
    dadc:	80c00015 	stw	r3,0(r16)
    dae0:	10004326 	beq	r2,zero,dbf0 <__sfvwrite_r+0x450>
    dae4:	9805883a 	mov	r2,r19
    dae8:	003f8606 	br	d904 <__alt_data_end+0xf000d904>
    daec:	b00d883a 	mov	r6,r22
    daf0:	e00b883a 	mov	r5,fp
    daf4:	da000115 	stw	r8,4(sp)
    daf8:	000e96c0 	call	e96c <memmove>
    dafc:	80800217 	ldw	r2,8(r16)
    db00:	80c00017 	ldw	r3,0(r16)
    db04:	da000117 	ldw	r8,4(sp)
    db08:	1585c83a 	sub	r2,r2,r22
    db0c:	1dad883a 	add	r22,r3,r22
    db10:	80800215 	stw	r2,8(r16)
    db14:	85800015 	stw	r22,0(r16)
    db18:	003fbf06 	br	da18 <__alt_data_end+0xf000da18>
    db1c:	81000017 	ldw	r4,0(r16)
    db20:	9027883a 	mov	r19,r18
    db24:	902f883a 	mov	r23,r18
    db28:	003f6c06 	br	d8dc <__alt_data_end+0xf000d8dc>
    db2c:	900d883a 	mov	r6,r18
    db30:	01400284 	movi	r5,10
    db34:	e009883a 	mov	r4,fp
    db38:	000e8880 	call	e888 <memchr>
    db3c:	10003e26 	beq	r2,zero,dc38 <__sfvwrite_r+0x498>
    db40:	10800044 	addi	r2,r2,1
    db44:	1727c83a 	sub	r19,r2,fp
    db48:	02000044 	movi	r8,1
    db4c:	003f9d06 	br	d9c4 <__alt_data_end+0xf000d9c4>
    db50:	80800517 	ldw	r2,20(r16)
    db54:	81400417 	ldw	r5,16(r16)
    db58:	81c00017 	ldw	r7,0(r16)
    db5c:	10a7883a 	add	r19,r2,r2
    db60:	9885883a 	add	r2,r19,r2
    db64:	1026d7fa 	srli	r19,r2,31
    db68:	396dc83a 	sub	r22,r7,r5
    db6c:	b1000044 	addi	r4,r22,1
    db70:	9885883a 	add	r2,r19,r2
    db74:	1027d07a 	srai	r19,r2,1
    db78:	2485883a 	add	r2,r4,r18
    db7c:	980d883a 	mov	r6,r19
    db80:	9880022e 	bgeu	r19,r2,db8c <__sfvwrite_r+0x3ec>
    db84:	1027883a 	mov	r19,r2
    db88:	100d883a 	mov	r6,r2
    db8c:	18c1000c 	andi	r3,r3,1024
    db90:	18001c26 	beq	r3,zero,dc04 <__sfvwrite_r+0x464>
    db94:	300b883a 	mov	r5,r6
    db98:	a809883a 	mov	r4,r21
    db9c:	000e07c0 	call	e07c <_malloc_r>
    dba0:	102f883a 	mov	r23,r2
    dba4:	10002926 	beq	r2,zero,dc4c <__sfvwrite_r+0x4ac>
    dba8:	81400417 	ldw	r5,16(r16)
    dbac:	b00d883a 	mov	r6,r22
    dbb0:	1009883a 	mov	r4,r2
    dbb4:	0008c300 	call	8c30 <memcpy>
    dbb8:	8080030b 	ldhu	r2,12(r16)
    dbbc:	00fedfc4 	movi	r3,-1153
    dbc0:	10c4703a 	and	r2,r2,r3
    dbc4:	10802014 	ori	r2,r2,128
    dbc8:	8080030d 	sth	r2,12(r16)
    dbcc:	bd89883a 	add	r4,r23,r22
    dbd0:	9d8fc83a 	sub	r7,r19,r22
    dbd4:	85c00415 	stw	r23,16(r16)
    dbd8:	84c00515 	stw	r19,20(r16)
    dbdc:	81000015 	stw	r4,0(r16)
    dbe0:	9027883a 	mov	r19,r18
    dbe4:	81c00215 	stw	r7,8(r16)
    dbe8:	902f883a 	mov	r23,r18
    dbec:	003f3b06 	br	d8dc <__alt_data_end+0xf000d8dc>
    dbf0:	800b883a 	mov	r5,r16
    dbf4:	a809883a 	mov	r4,r21
    dbf8:	000cf400 	call	cf40 <_fflush_r>
    dbfc:	103fb926 	beq	r2,zero,dae4 <__alt_data_end+0xf000dae4>
    dc00:	003f6506 	br	d998 <__alt_data_end+0xf000d998>
    dc04:	a809883a 	mov	r4,r21
    dc08:	000fac40 	call	fac4 <_realloc_r>
    dc0c:	102f883a 	mov	r23,r2
    dc10:	103fee1e 	bne	r2,zero,dbcc <__alt_data_end+0xf000dbcc>
    dc14:	81400417 	ldw	r5,16(r16)
    dc18:	a809883a 	mov	r4,r21
    dc1c:	000d4900 	call	d490 <_free_r>
    dc20:	8080030b 	ldhu	r2,12(r16)
    dc24:	00ffdfc4 	movi	r3,-129
    dc28:	1884703a 	and	r2,r3,r2
    dc2c:	00c00304 	movi	r3,12
    dc30:	a8c00015 	stw	r3,0(r21)
    dc34:	003f5906 	br	d99c <__alt_data_end+0xf000d99c>
    dc38:	94c00044 	addi	r19,r18,1
    dc3c:	02000044 	movi	r8,1
    dc40:	003f6006 	br	d9c4 <__alt_data_end+0xf000d9c4>
    dc44:	00bfffc4 	movi	r2,-1
    dc48:	003f0306 	br	d858 <__alt_data_end+0xf000d858>
    dc4c:	00800304 	movi	r2,12
    dc50:	a8800015 	stw	r2,0(r21)
    dc54:	8080030b 	ldhu	r2,12(r16)
    dc58:	003f5006 	br	d99c <__alt_data_end+0xf000d99c>

0000dc5c <_fwalk>:
    dc5c:	defff704 	addi	sp,sp,-36
    dc60:	dd000415 	stw	r20,16(sp)
    dc64:	dfc00815 	stw	ra,32(sp)
    dc68:	ddc00715 	stw	r23,28(sp)
    dc6c:	dd800615 	stw	r22,24(sp)
    dc70:	dd400515 	stw	r21,20(sp)
    dc74:	dcc00315 	stw	r19,12(sp)
    dc78:	dc800215 	stw	r18,8(sp)
    dc7c:	dc400115 	stw	r17,4(sp)
    dc80:	dc000015 	stw	r16,0(sp)
    dc84:	2500b804 	addi	r20,r4,736
    dc88:	a0002326 	beq	r20,zero,dd18 <_fwalk+0xbc>
    dc8c:	282b883a 	mov	r21,r5
    dc90:	002f883a 	mov	r23,zero
    dc94:	05800044 	movi	r22,1
    dc98:	04ffffc4 	movi	r19,-1
    dc9c:	a4400117 	ldw	r17,4(r20)
    dca0:	a4800217 	ldw	r18,8(r20)
    dca4:	8c7fffc4 	addi	r17,r17,-1
    dca8:	88000d16 	blt	r17,zero,dce0 <_fwalk+0x84>
    dcac:	94000304 	addi	r16,r18,12
    dcb0:	94800384 	addi	r18,r18,14
    dcb4:	8080000b 	ldhu	r2,0(r16)
    dcb8:	8c7fffc4 	addi	r17,r17,-1
    dcbc:	813ffd04 	addi	r4,r16,-12
    dcc0:	b080042e 	bgeu	r22,r2,dcd4 <_fwalk+0x78>
    dcc4:	9080000f 	ldh	r2,0(r18)
    dcc8:	14c00226 	beq	r2,r19,dcd4 <_fwalk+0x78>
    dccc:	a83ee83a 	callr	r21
    dcd0:	b8aeb03a 	or	r23,r23,r2
    dcd4:	84001a04 	addi	r16,r16,104
    dcd8:	94801a04 	addi	r18,r18,104
    dcdc:	8cfff51e 	bne	r17,r19,dcb4 <__alt_data_end+0xf000dcb4>
    dce0:	a5000017 	ldw	r20,0(r20)
    dce4:	a03fed1e 	bne	r20,zero,dc9c <__alt_data_end+0xf000dc9c>
    dce8:	b805883a 	mov	r2,r23
    dcec:	dfc00817 	ldw	ra,32(sp)
    dcf0:	ddc00717 	ldw	r23,28(sp)
    dcf4:	dd800617 	ldw	r22,24(sp)
    dcf8:	dd400517 	ldw	r21,20(sp)
    dcfc:	dd000417 	ldw	r20,16(sp)
    dd00:	dcc00317 	ldw	r19,12(sp)
    dd04:	dc800217 	ldw	r18,8(sp)
    dd08:	dc400117 	ldw	r17,4(sp)
    dd0c:	dc000017 	ldw	r16,0(sp)
    dd10:	dec00904 	addi	sp,sp,36
    dd14:	f800283a 	ret
    dd18:	002f883a 	mov	r23,zero
    dd1c:	003ff206 	br	dce8 <__alt_data_end+0xf000dce8>

0000dd20 <_fwalk_reent>:
    dd20:	defff704 	addi	sp,sp,-36
    dd24:	dd000415 	stw	r20,16(sp)
    dd28:	dfc00815 	stw	ra,32(sp)
    dd2c:	ddc00715 	stw	r23,28(sp)
    dd30:	dd800615 	stw	r22,24(sp)
    dd34:	dd400515 	stw	r21,20(sp)
    dd38:	dcc00315 	stw	r19,12(sp)
    dd3c:	dc800215 	stw	r18,8(sp)
    dd40:	dc400115 	stw	r17,4(sp)
    dd44:	dc000015 	stw	r16,0(sp)
    dd48:	2500b804 	addi	r20,r4,736
    dd4c:	a0002326 	beq	r20,zero,dddc <_fwalk_reent+0xbc>
    dd50:	282b883a 	mov	r21,r5
    dd54:	2027883a 	mov	r19,r4
    dd58:	002f883a 	mov	r23,zero
    dd5c:	05800044 	movi	r22,1
    dd60:	04bfffc4 	movi	r18,-1
    dd64:	a4400117 	ldw	r17,4(r20)
    dd68:	a4000217 	ldw	r16,8(r20)
    dd6c:	8c7fffc4 	addi	r17,r17,-1
    dd70:	88000c16 	blt	r17,zero,dda4 <_fwalk_reent+0x84>
    dd74:	84000304 	addi	r16,r16,12
    dd78:	8080000b 	ldhu	r2,0(r16)
    dd7c:	8c7fffc4 	addi	r17,r17,-1
    dd80:	817ffd04 	addi	r5,r16,-12
    dd84:	b080052e 	bgeu	r22,r2,dd9c <_fwalk_reent+0x7c>
    dd88:	8080008f 	ldh	r2,2(r16)
    dd8c:	9809883a 	mov	r4,r19
    dd90:	14800226 	beq	r2,r18,dd9c <_fwalk_reent+0x7c>
    dd94:	a83ee83a 	callr	r21
    dd98:	b8aeb03a 	or	r23,r23,r2
    dd9c:	84001a04 	addi	r16,r16,104
    dda0:	8cbff51e 	bne	r17,r18,dd78 <__alt_data_end+0xf000dd78>
    dda4:	a5000017 	ldw	r20,0(r20)
    dda8:	a03fee1e 	bne	r20,zero,dd64 <__alt_data_end+0xf000dd64>
    ddac:	b805883a 	mov	r2,r23
    ddb0:	dfc00817 	ldw	ra,32(sp)
    ddb4:	ddc00717 	ldw	r23,28(sp)
    ddb8:	dd800617 	ldw	r22,24(sp)
    ddbc:	dd400517 	ldw	r21,20(sp)
    ddc0:	dd000417 	ldw	r20,16(sp)
    ddc4:	dcc00317 	ldw	r19,12(sp)
    ddc8:	dc800217 	ldw	r18,8(sp)
    ddcc:	dc400117 	ldw	r17,4(sp)
    ddd0:	dc000017 	ldw	r16,0(sp)
    ddd4:	dec00904 	addi	sp,sp,36
    ddd8:	f800283a 	ret
    dddc:	002f883a 	mov	r23,zero
    dde0:	003ff206 	br	ddac <__alt_data_end+0xf000ddac>

0000dde4 <_setlocale_r>:
    dde4:	30001b26 	beq	r6,zero,de54 <_setlocale_r+0x70>
    dde8:	01420034 	movhi	r5,2048
    ddec:	defffe04 	addi	sp,sp,-8
    ddf0:	2940d004 	addi	r5,r5,832
    ddf4:	3009883a 	mov	r4,r6
    ddf8:	dc000015 	stw	r16,0(sp)
    ddfc:	dfc00115 	stw	ra,4(sp)
    de00:	3021883a 	mov	r16,r6
    de04:	001022c0 	call	1022c <strcmp>
    de08:	1000061e 	bne	r2,zero,de24 <_setlocale_r+0x40>
    de0c:	00820034 	movhi	r2,2048
    de10:	1080cf04 	addi	r2,r2,828
    de14:	dfc00117 	ldw	ra,4(sp)
    de18:	dc000017 	ldw	r16,0(sp)
    de1c:	dec00204 	addi	sp,sp,8
    de20:	f800283a 	ret
    de24:	01420034 	movhi	r5,2048
    de28:	2940cf04 	addi	r5,r5,828
    de2c:	8009883a 	mov	r4,r16
    de30:	001022c0 	call	1022c <strcmp>
    de34:	103ff526 	beq	r2,zero,de0c <__alt_data_end+0xf000de0c>
    de38:	01420034 	movhi	r5,2048
    de3c:	2940ba04 	addi	r5,r5,744
    de40:	8009883a 	mov	r4,r16
    de44:	001022c0 	call	1022c <strcmp>
    de48:	103ff026 	beq	r2,zero,de0c <__alt_data_end+0xf000de0c>
    de4c:	0005883a 	mov	r2,zero
    de50:	003ff006 	br	de14 <__alt_data_end+0xf000de14>
    de54:	00820034 	movhi	r2,2048
    de58:	1080cf04 	addi	r2,r2,828
    de5c:	f800283a 	ret

0000de60 <__locale_charset>:
    de60:	00820034 	movhi	r2,2048
    de64:	10830f04 	addi	r2,r2,3132
    de68:	f800283a 	ret

0000de6c <__locale_mb_cur_max>:
    de6c:	00820034 	movhi	r2,2048
    de70:	10899804 	addi	r2,r2,9824
    de74:	10800017 	ldw	r2,0(r2)
    de78:	f800283a 	ret

0000de7c <__locale_msgcharset>:
    de7c:	00820034 	movhi	r2,2048
    de80:	10830704 	addi	r2,r2,3100
    de84:	f800283a 	ret

0000de88 <__locale_cjk_lang>:
    de88:	0005883a 	mov	r2,zero
    de8c:	f800283a 	ret

0000de90 <_localeconv_r>:
    de90:	00820034 	movhi	r2,2048
    de94:	10831704 	addi	r2,r2,3164
    de98:	f800283a 	ret

0000de9c <setlocale>:
    de9c:	00820034 	movhi	r2,2048
    dea0:	10899704 	addi	r2,r2,9820
    dea4:	280d883a 	mov	r6,r5
    dea8:	200b883a 	mov	r5,r4
    deac:	11000017 	ldw	r4,0(r2)
    deb0:	000dde41 	jmpi	dde4 <_setlocale_r>

0000deb4 <localeconv>:
    deb4:	00820034 	movhi	r2,2048
    deb8:	10831704 	addi	r2,r2,3164
    debc:	f800283a 	ret

0000dec0 <__smakebuf_r>:
    dec0:	2880030b 	ldhu	r2,12(r5)
    dec4:	10c0008c 	andi	r3,r2,2
    dec8:	1800411e 	bne	r3,zero,dfd0 <__smakebuf_r+0x110>
    decc:	deffec04 	addi	sp,sp,-80
    ded0:	dc000f15 	stw	r16,60(sp)
    ded4:	2821883a 	mov	r16,r5
    ded8:	2940038f 	ldh	r5,14(r5)
    dedc:	dc401015 	stw	r17,64(sp)
    dee0:	dfc01315 	stw	ra,76(sp)
    dee4:	dcc01215 	stw	r19,72(sp)
    dee8:	dc801115 	stw	r18,68(sp)
    deec:	2023883a 	mov	r17,r4
    def0:	28001c16 	blt	r5,zero,df64 <__smakebuf_r+0xa4>
    def4:	d80d883a 	mov	r6,sp
    def8:	0011dd40 	call	11dd4 <_fstat_r>
    defc:	10001816 	blt	r2,zero,df60 <__smakebuf_r+0xa0>
    df00:	d8800117 	ldw	r2,4(sp)
    df04:	00e00014 	movui	r3,32768
    df08:	10bc000c 	andi	r2,r2,61440
    df0c:	14c80020 	cmpeqi	r19,r2,8192
    df10:	10c03726 	beq	r2,r3,dff0 <__smakebuf_r+0x130>
    df14:	80c0030b 	ldhu	r3,12(r16)
    df18:	18c20014 	ori	r3,r3,2048
    df1c:	80c0030d 	sth	r3,12(r16)
    df20:	00c80004 	movi	r3,8192
    df24:	10c0521e 	bne	r2,r3,e070 <__smakebuf_r+0x1b0>
    df28:	8140038f 	ldh	r5,14(r16)
    df2c:	8809883a 	mov	r4,r17
    df30:	0011e300 	call	11e30 <_isatty_r>
    df34:	10004c26 	beq	r2,zero,e068 <__smakebuf_r+0x1a8>
    df38:	8080030b 	ldhu	r2,12(r16)
    df3c:	80c010c4 	addi	r3,r16,67
    df40:	80c00015 	stw	r3,0(r16)
    df44:	10800054 	ori	r2,r2,1
    df48:	8080030d 	sth	r2,12(r16)
    df4c:	00800044 	movi	r2,1
    df50:	80c00415 	stw	r3,16(r16)
    df54:	80800515 	stw	r2,20(r16)
    df58:	04810004 	movi	r18,1024
    df5c:	00000706 	br	df7c <__smakebuf_r+0xbc>
    df60:	8080030b 	ldhu	r2,12(r16)
    df64:	10c0200c 	andi	r3,r2,128
    df68:	18001f1e 	bne	r3,zero,dfe8 <__smakebuf_r+0x128>
    df6c:	04810004 	movi	r18,1024
    df70:	10820014 	ori	r2,r2,2048
    df74:	8080030d 	sth	r2,12(r16)
    df78:	0027883a 	mov	r19,zero
    df7c:	900b883a 	mov	r5,r18
    df80:	8809883a 	mov	r4,r17
    df84:	000e07c0 	call	e07c <_malloc_r>
    df88:	10002c26 	beq	r2,zero,e03c <__smakebuf_r+0x17c>
    df8c:	80c0030b 	ldhu	r3,12(r16)
    df90:	01000074 	movhi	r4,1
    df94:	2133f504 	addi	r4,r4,-12332
    df98:	89000f15 	stw	r4,60(r17)
    df9c:	18c02014 	ori	r3,r3,128
    dfa0:	80c0030d 	sth	r3,12(r16)
    dfa4:	80800015 	stw	r2,0(r16)
    dfa8:	80800415 	stw	r2,16(r16)
    dfac:	84800515 	stw	r18,20(r16)
    dfb0:	98001a1e 	bne	r19,zero,e01c <__smakebuf_r+0x15c>
    dfb4:	dfc01317 	ldw	ra,76(sp)
    dfb8:	dcc01217 	ldw	r19,72(sp)
    dfbc:	dc801117 	ldw	r18,68(sp)
    dfc0:	dc401017 	ldw	r17,64(sp)
    dfc4:	dc000f17 	ldw	r16,60(sp)
    dfc8:	dec01404 	addi	sp,sp,80
    dfcc:	f800283a 	ret
    dfd0:	288010c4 	addi	r2,r5,67
    dfd4:	28800015 	stw	r2,0(r5)
    dfd8:	28800415 	stw	r2,16(r5)
    dfdc:	00800044 	movi	r2,1
    dfe0:	28800515 	stw	r2,20(r5)
    dfe4:	f800283a 	ret
    dfe8:	04801004 	movi	r18,64
    dfec:	003fe006 	br	df70 <__alt_data_end+0xf000df70>
    dff0:	81000a17 	ldw	r4,40(r16)
    dff4:	00c00074 	movhi	r3,1
    dff8:	18c07204 	addi	r3,r3,456
    dffc:	20ffc51e 	bne	r4,r3,df14 <__alt_data_end+0xf000df14>
    e000:	8080030b 	ldhu	r2,12(r16)
    e004:	04810004 	movi	r18,1024
    e008:	84801315 	stw	r18,76(r16)
    e00c:	1484b03a 	or	r2,r2,r18
    e010:	8080030d 	sth	r2,12(r16)
    e014:	0027883a 	mov	r19,zero
    e018:	003fd806 	br	df7c <__alt_data_end+0xf000df7c>
    e01c:	8140038f 	ldh	r5,14(r16)
    e020:	8809883a 	mov	r4,r17
    e024:	0011e300 	call	11e30 <_isatty_r>
    e028:	103fe226 	beq	r2,zero,dfb4 <__alt_data_end+0xf000dfb4>
    e02c:	8080030b 	ldhu	r2,12(r16)
    e030:	10800054 	ori	r2,r2,1
    e034:	8080030d 	sth	r2,12(r16)
    e038:	003fde06 	br	dfb4 <__alt_data_end+0xf000dfb4>
    e03c:	8080030b 	ldhu	r2,12(r16)
    e040:	10c0800c 	andi	r3,r2,512
    e044:	183fdb1e 	bne	r3,zero,dfb4 <__alt_data_end+0xf000dfb4>
    e048:	10800094 	ori	r2,r2,2
    e04c:	80c010c4 	addi	r3,r16,67
    e050:	8080030d 	sth	r2,12(r16)
    e054:	00800044 	movi	r2,1
    e058:	80c00015 	stw	r3,0(r16)
    e05c:	80c00415 	stw	r3,16(r16)
    e060:	80800515 	stw	r2,20(r16)
    e064:	003fd306 	br	dfb4 <__alt_data_end+0xf000dfb4>
    e068:	04810004 	movi	r18,1024
    e06c:	003fc306 	br	df7c <__alt_data_end+0xf000df7c>
    e070:	0027883a 	mov	r19,zero
    e074:	04810004 	movi	r18,1024
    e078:	003fc006 	br	df7c <__alt_data_end+0xf000df7c>

0000e07c <_malloc_r>:
    e07c:	defff504 	addi	sp,sp,-44
    e080:	dc800315 	stw	r18,12(sp)
    e084:	dfc00a15 	stw	ra,40(sp)
    e088:	df000915 	stw	fp,36(sp)
    e08c:	ddc00815 	stw	r23,32(sp)
    e090:	dd800715 	stw	r22,28(sp)
    e094:	dd400615 	stw	r21,24(sp)
    e098:	dd000515 	stw	r20,20(sp)
    e09c:	dcc00415 	stw	r19,16(sp)
    e0a0:	dc400215 	stw	r17,8(sp)
    e0a4:	dc000115 	stw	r16,4(sp)
    e0a8:	288002c4 	addi	r2,r5,11
    e0ac:	00c00584 	movi	r3,22
    e0b0:	2025883a 	mov	r18,r4
    e0b4:	18807f2e 	bgeu	r3,r2,e2b4 <_malloc_r+0x238>
    e0b8:	047ffe04 	movi	r17,-8
    e0bc:	1462703a 	and	r17,r2,r17
    e0c0:	8800a316 	blt	r17,zero,e350 <_malloc_r+0x2d4>
    e0c4:	8940a236 	bltu	r17,r5,e350 <_malloc_r+0x2d4>
    e0c8:	00132f40 	call	132f4 <__malloc_lock>
    e0cc:	00807dc4 	movi	r2,503
    e0d0:	1441e92e 	bgeu	r2,r17,e878 <_malloc_r+0x7fc>
    e0d4:	8804d27a 	srli	r2,r17,9
    e0d8:	1000a126 	beq	r2,zero,e360 <_malloc_r+0x2e4>
    e0dc:	00c00104 	movi	r3,4
    e0e0:	18811e36 	bltu	r3,r2,e55c <_malloc_r+0x4e0>
    e0e4:	8804d1ba 	srli	r2,r17,6
    e0e8:	12000e44 	addi	r8,r2,57
    e0ec:	11c00e04 	addi	r7,r2,56
    e0f0:	4209883a 	add	r4,r8,r8
    e0f4:	04c20034 	movhi	r19,2048
    e0f8:	2109883a 	add	r4,r4,r4
    e0fc:	9cc32504 	addi	r19,r19,3220
    e100:	2109883a 	add	r4,r4,r4
    e104:	9909883a 	add	r4,r19,r4
    e108:	24000117 	ldw	r16,4(r4)
    e10c:	213ffe04 	addi	r4,r4,-8
    e110:	24009726 	beq	r4,r16,e370 <_malloc_r+0x2f4>
    e114:	80800117 	ldw	r2,4(r16)
    e118:	01bfff04 	movi	r6,-4
    e11c:	014003c4 	movi	r5,15
    e120:	1184703a 	and	r2,r2,r6
    e124:	1447c83a 	sub	r3,r2,r17
    e128:	28c00716 	blt	r5,r3,e148 <_malloc_r+0xcc>
    e12c:	1800920e 	bge	r3,zero,e378 <_malloc_r+0x2fc>
    e130:	84000317 	ldw	r16,12(r16)
    e134:	24008e26 	beq	r4,r16,e370 <_malloc_r+0x2f4>
    e138:	80800117 	ldw	r2,4(r16)
    e13c:	1184703a 	and	r2,r2,r6
    e140:	1447c83a 	sub	r3,r2,r17
    e144:	28fff90e 	bge	r5,r3,e12c <__alt_data_end+0xf000e12c>
    e148:	3809883a 	mov	r4,r7
    e14c:	01820034 	movhi	r6,2048
    e150:	9c000417 	ldw	r16,16(r19)
    e154:	31832504 	addi	r6,r6,3220
    e158:	32000204 	addi	r8,r6,8
    e15c:	82013426 	beq	r16,r8,e630 <_malloc_r+0x5b4>
    e160:	80c00117 	ldw	r3,4(r16)
    e164:	00bfff04 	movi	r2,-4
    e168:	188e703a 	and	r7,r3,r2
    e16c:	3c45c83a 	sub	r2,r7,r17
    e170:	00c003c4 	movi	r3,15
    e174:	18811f16 	blt	r3,r2,e5f4 <_malloc_r+0x578>
    e178:	32000515 	stw	r8,20(r6)
    e17c:	32000415 	stw	r8,16(r6)
    e180:	10007f0e 	bge	r2,zero,e380 <_malloc_r+0x304>
    e184:	00807fc4 	movi	r2,511
    e188:	11c0fd36 	bltu	r2,r7,e580 <_malloc_r+0x504>
    e18c:	3806d0fa 	srli	r3,r7,3
    e190:	01c00044 	movi	r7,1
    e194:	30800117 	ldw	r2,4(r6)
    e198:	19400044 	addi	r5,r3,1
    e19c:	294b883a 	add	r5,r5,r5
    e1a0:	1807d0ba 	srai	r3,r3,2
    e1a4:	294b883a 	add	r5,r5,r5
    e1a8:	294b883a 	add	r5,r5,r5
    e1ac:	298b883a 	add	r5,r5,r6
    e1b0:	38c6983a 	sll	r3,r7,r3
    e1b4:	29c00017 	ldw	r7,0(r5)
    e1b8:	2a7ffe04 	addi	r9,r5,-8
    e1bc:	1886b03a 	or	r3,r3,r2
    e1c0:	82400315 	stw	r9,12(r16)
    e1c4:	81c00215 	stw	r7,8(r16)
    e1c8:	30c00115 	stw	r3,4(r6)
    e1cc:	2c000015 	stw	r16,0(r5)
    e1d0:	3c000315 	stw	r16,12(r7)
    e1d4:	2005d0ba 	srai	r2,r4,2
    e1d8:	01400044 	movi	r5,1
    e1dc:	288a983a 	sll	r5,r5,r2
    e1e0:	19406f36 	bltu	r3,r5,e3a0 <_malloc_r+0x324>
    e1e4:	28c4703a 	and	r2,r5,r3
    e1e8:	10000a1e 	bne	r2,zero,e214 <_malloc_r+0x198>
    e1ec:	00bfff04 	movi	r2,-4
    e1f0:	294b883a 	add	r5,r5,r5
    e1f4:	2088703a 	and	r4,r4,r2
    e1f8:	28c4703a 	and	r2,r5,r3
    e1fc:	21000104 	addi	r4,r4,4
    e200:	1000041e 	bne	r2,zero,e214 <_malloc_r+0x198>
    e204:	294b883a 	add	r5,r5,r5
    e208:	28c4703a 	and	r2,r5,r3
    e20c:	21000104 	addi	r4,r4,4
    e210:	103ffc26 	beq	r2,zero,e204 <__alt_data_end+0xf000e204>
    e214:	02bfff04 	movi	r10,-4
    e218:	024003c4 	movi	r9,15
    e21c:	21800044 	addi	r6,r4,1
    e220:	318d883a 	add	r6,r6,r6
    e224:	318d883a 	add	r6,r6,r6
    e228:	318d883a 	add	r6,r6,r6
    e22c:	998d883a 	add	r6,r19,r6
    e230:	333ffe04 	addi	r12,r6,-8
    e234:	2017883a 	mov	r11,r4
    e238:	31800104 	addi	r6,r6,4
    e23c:	34000017 	ldw	r16,0(r6)
    e240:	31fffd04 	addi	r7,r6,-12
    e244:	81c0041e 	bne	r16,r7,e258 <_malloc_r+0x1dc>
    e248:	0000fb06 	br	e638 <_malloc_r+0x5bc>
    e24c:	1801030e 	bge	r3,zero,e65c <_malloc_r+0x5e0>
    e250:	84000317 	ldw	r16,12(r16)
    e254:	81c0f826 	beq	r16,r7,e638 <_malloc_r+0x5bc>
    e258:	80800117 	ldw	r2,4(r16)
    e25c:	1284703a 	and	r2,r2,r10
    e260:	1447c83a 	sub	r3,r2,r17
    e264:	48fff90e 	bge	r9,r3,e24c <__alt_data_end+0xf000e24c>
    e268:	80800317 	ldw	r2,12(r16)
    e26c:	81000217 	ldw	r4,8(r16)
    e270:	89400054 	ori	r5,r17,1
    e274:	81400115 	stw	r5,4(r16)
    e278:	20800315 	stw	r2,12(r4)
    e27c:	11000215 	stw	r4,8(r2)
    e280:	8463883a 	add	r17,r16,r17
    e284:	9c400515 	stw	r17,20(r19)
    e288:	9c400415 	stw	r17,16(r19)
    e28c:	18800054 	ori	r2,r3,1
    e290:	88800115 	stw	r2,4(r17)
    e294:	8a000315 	stw	r8,12(r17)
    e298:	8a000215 	stw	r8,8(r17)
    e29c:	88e3883a 	add	r17,r17,r3
    e2a0:	88c00015 	stw	r3,0(r17)
    e2a4:	9009883a 	mov	r4,r18
    e2a8:	00133180 	call	13318 <__malloc_unlock>
    e2ac:	80800204 	addi	r2,r16,8
    e2b0:	00001b06 	br	e320 <_malloc_r+0x2a4>
    e2b4:	04400404 	movi	r17,16
    e2b8:	89402536 	bltu	r17,r5,e350 <_malloc_r+0x2d4>
    e2bc:	00132f40 	call	132f4 <__malloc_lock>
    e2c0:	00800184 	movi	r2,6
    e2c4:	01000084 	movi	r4,2
    e2c8:	04c20034 	movhi	r19,2048
    e2cc:	1085883a 	add	r2,r2,r2
    e2d0:	9cc32504 	addi	r19,r19,3220
    e2d4:	1085883a 	add	r2,r2,r2
    e2d8:	9885883a 	add	r2,r19,r2
    e2dc:	14000117 	ldw	r16,4(r2)
    e2e0:	10fffe04 	addi	r3,r2,-8
    e2e4:	80c0d926 	beq	r16,r3,e64c <_malloc_r+0x5d0>
    e2e8:	80c00117 	ldw	r3,4(r16)
    e2ec:	81000317 	ldw	r4,12(r16)
    e2f0:	00bfff04 	movi	r2,-4
    e2f4:	1884703a 	and	r2,r3,r2
    e2f8:	81400217 	ldw	r5,8(r16)
    e2fc:	8085883a 	add	r2,r16,r2
    e300:	10c00117 	ldw	r3,4(r2)
    e304:	29000315 	stw	r4,12(r5)
    e308:	21400215 	stw	r5,8(r4)
    e30c:	18c00054 	ori	r3,r3,1
    e310:	10c00115 	stw	r3,4(r2)
    e314:	9009883a 	mov	r4,r18
    e318:	00133180 	call	13318 <__malloc_unlock>
    e31c:	80800204 	addi	r2,r16,8
    e320:	dfc00a17 	ldw	ra,40(sp)
    e324:	df000917 	ldw	fp,36(sp)
    e328:	ddc00817 	ldw	r23,32(sp)
    e32c:	dd800717 	ldw	r22,28(sp)
    e330:	dd400617 	ldw	r21,24(sp)
    e334:	dd000517 	ldw	r20,20(sp)
    e338:	dcc00417 	ldw	r19,16(sp)
    e33c:	dc800317 	ldw	r18,12(sp)
    e340:	dc400217 	ldw	r17,8(sp)
    e344:	dc000117 	ldw	r16,4(sp)
    e348:	dec00b04 	addi	sp,sp,44
    e34c:	f800283a 	ret
    e350:	00800304 	movi	r2,12
    e354:	90800015 	stw	r2,0(r18)
    e358:	0005883a 	mov	r2,zero
    e35c:	003ff006 	br	e320 <__alt_data_end+0xf000e320>
    e360:	01002004 	movi	r4,128
    e364:	02001004 	movi	r8,64
    e368:	01c00fc4 	movi	r7,63
    e36c:	003f6106 	br	e0f4 <__alt_data_end+0xf000e0f4>
    e370:	4009883a 	mov	r4,r8
    e374:	003f7506 	br	e14c <__alt_data_end+0xf000e14c>
    e378:	81000317 	ldw	r4,12(r16)
    e37c:	003fde06 	br	e2f8 <__alt_data_end+0xf000e2f8>
    e380:	81c5883a 	add	r2,r16,r7
    e384:	11400117 	ldw	r5,4(r2)
    e388:	9009883a 	mov	r4,r18
    e38c:	29400054 	ori	r5,r5,1
    e390:	11400115 	stw	r5,4(r2)
    e394:	00133180 	call	13318 <__malloc_unlock>
    e398:	80800204 	addi	r2,r16,8
    e39c:	003fe006 	br	e320 <__alt_data_end+0xf000e320>
    e3a0:	9c000217 	ldw	r16,8(r19)
    e3a4:	00bfff04 	movi	r2,-4
    e3a8:	85800117 	ldw	r22,4(r16)
    e3ac:	b0ac703a 	and	r22,r22,r2
    e3b0:	b4400336 	bltu	r22,r17,e3c0 <_malloc_r+0x344>
    e3b4:	b445c83a 	sub	r2,r22,r17
    e3b8:	00c003c4 	movi	r3,15
    e3bc:	18805d16 	blt	r3,r2,e534 <_malloc_r+0x4b8>
    e3c0:	05c20034 	movhi	r23,2048
    e3c4:	00820034 	movhi	r2,2048
    e3c8:	1089e004 	addi	r2,r2,10112
    e3cc:	bdc99904 	addi	r23,r23,9828
    e3d0:	15400017 	ldw	r21,0(r2)
    e3d4:	b8c00017 	ldw	r3,0(r23)
    e3d8:	00bfffc4 	movi	r2,-1
    e3dc:	858d883a 	add	r6,r16,r22
    e3e0:	8d6b883a 	add	r21,r17,r21
    e3e4:	1880ea26 	beq	r3,r2,e790 <_malloc_r+0x714>
    e3e8:	ad4403c4 	addi	r21,r21,4111
    e3ec:	00bc0004 	movi	r2,-4096
    e3f0:	a8aa703a 	and	r21,r21,r2
    e3f4:	a80b883a 	mov	r5,r21
    e3f8:	9009883a 	mov	r4,r18
    e3fc:	d9800015 	stw	r6,0(sp)
    e400:	001009c0 	call	1009c <_sbrk_r>
    e404:	1029883a 	mov	r20,r2
    e408:	00bfffc4 	movi	r2,-1
    e40c:	d9800017 	ldw	r6,0(sp)
    e410:	a080e826 	beq	r20,r2,e7b4 <_malloc_r+0x738>
    e414:	a180a636 	bltu	r20,r6,e6b0 <_malloc_r+0x634>
    e418:	07020234 	movhi	fp,2056
    e41c:	e73e5b04 	addi	fp,fp,-1684
    e420:	e0800017 	ldw	r2,0(fp)
    e424:	a887883a 	add	r3,r21,r2
    e428:	e0c00015 	stw	r3,0(fp)
    e42c:	3500e626 	beq	r6,r20,e7c8 <_malloc_r+0x74c>
    e430:	b9000017 	ldw	r4,0(r23)
    e434:	00bfffc4 	movi	r2,-1
    e438:	2080ee26 	beq	r4,r2,e7f4 <_malloc_r+0x778>
    e43c:	a185c83a 	sub	r2,r20,r6
    e440:	10c5883a 	add	r2,r2,r3
    e444:	e0800015 	stw	r2,0(fp)
    e448:	a0c001cc 	andi	r3,r20,7
    e44c:	1800bc26 	beq	r3,zero,e740 <_malloc_r+0x6c4>
    e450:	a0e9c83a 	sub	r20,r20,r3
    e454:	00840204 	movi	r2,4104
    e458:	a5000204 	addi	r20,r20,8
    e45c:	10c7c83a 	sub	r3,r2,r3
    e460:	a545883a 	add	r2,r20,r21
    e464:	1083ffcc 	andi	r2,r2,4095
    e468:	18abc83a 	sub	r21,r3,r2
    e46c:	a80b883a 	mov	r5,r21
    e470:	9009883a 	mov	r4,r18
    e474:	001009c0 	call	1009c <_sbrk_r>
    e478:	00ffffc4 	movi	r3,-1
    e47c:	10c0e126 	beq	r2,r3,e804 <_malloc_r+0x788>
    e480:	1505c83a 	sub	r2,r2,r20
    e484:	1545883a 	add	r2,r2,r21
    e488:	10800054 	ori	r2,r2,1
    e48c:	e0c00017 	ldw	r3,0(fp)
    e490:	9d000215 	stw	r20,8(r19)
    e494:	a0800115 	stw	r2,4(r20)
    e498:	a8c7883a 	add	r3,r21,r3
    e49c:	e0c00015 	stw	r3,0(fp)
    e4a0:	84c00e26 	beq	r16,r19,e4dc <_malloc_r+0x460>
    e4a4:	018003c4 	movi	r6,15
    e4a8:	3580a72e 	bgeu	r6,r22,e748 <_malloc_r+0x6cc>
    e4ac:	81400117 	ldw	r5,4(r16)
    e4b0:	013ffe04 	movi	r4,-8
    e4b4:	b0bffd04 	addi	r2,r22,-12
    e4b8:	1104703a 	and	r2,r2,r4
    e4bc:	2900004c 	andi	r4,r5,1
    e4c0:	2088b03a 	or	r4,r4,r2
    e4c4:	81000115 	stw	r4,4(r16)
    e4c8:	01400144 	movi	r5,5
    e4cc:	8089883a 	add	r4,r16,r2
    e4d0:	21400115 	stw	r5,4(r4)
    e4d4:	21400215 	stw	r5,8(r4)
    e4d8:	3080cd36 	bltu	r6,r2,e810 <_malloc_r+0x794>
    e4dc:	00820034 	movhi	r2,2048
    e4e0:	1089df04 	addi	r2,r2,10108
    e4e4:	11000017 	ldw	r4,0(r2)
    e4e8:	20c0012e 	bgeu	r4,r3,e4f0 <_malloc_r+0x474>
    e4ec:	10c00015 	stw	r3,0(r2)
    e4f0:	00820034 	movhi	r2,2048
    e4f4:	1089de04 	addi	r2,r2,10104
    e4f8:	11000017 	ldw	r4,0(r2)
    e4fc:	9c000217 	ldw	r16,8(r19)
    e500:	20c0012e 	bgeu	r4,r3,e508 <_malloc_r+0x48c>
    e504:	10c00015 	stw	r3,0(r2)
    e508:	80c00117 	ldw	r3,4(r16)
    e50c:	00bfff04 	movi	r2,-4
    e510:	1886703a 	and	r3,r3,r2
    e514:	1c45c83a 	sub	r2,r3,r17
    e518:	1c400236 	bltu	r3,r17,e524 <_malloc_r+0x4a8>
    e51c:	00c003c4 	movi	r3,15
    e520:	18800416 	blt	r3,r2,e534 <_malloc_r+0x4b8>
    e524:	9009883a 	mov	r4,r18
    e528:	00133180 	call	13318 <__malloc_unlock>
    e52c:	0005883a 	mov	r2,zero
    e530:	003f7b06 	br	e320 <__alt_data_end+0xf000e320>
    e534:	88c00054 	ori	r3,r17,1
    e538:	80c00115 	stw	r3,4(r16)
    e53c:	8463883a 	add	r17,r16,r17
    e540:	10800054 	ori	r2,r2,1
    e544:	9c400215 	stw	r17,8(r19)
    e548:	88800115 	stw	r2,4(r17)
    e54c:	9009883a 	mov	r4,r18
    e550:	00133180 	call	13318 <__malloc_unlock>
    e554:	80800204 	addi	r2,r16,8
    e558:	003f7106 	br	e320 <__alt_data_end+0xf000e320>
    e55c:	00c00504 	movi	r3,20
    e560:	18804a2e 	bgeu	r3,r2,e68c <_malloc_r+0x610>
    e564:	00c01504 	movi	r3,84
    e568:	18806e36 	bltu	r3,r2,e724 <_malloc_r+0x6a8>
    e56c:	8804d33a 	srli	r2,r17,12
    e570:	12001bc4 	addi	r8,r2,111
    e574:	11c01b84 	addi	r7,r2,110
    e578:	4209883a 	add	r4,r8,r8
    e57c:	003edd06 	br	e0f4 <__alt_data_end+0xf000e0f4>
    e580:	3804d27a 	srli	r2,r7,9
    e584:	00c00104 	movi	r3,4
    e588:	1880442e 	bgeu	r3,r2,e69c <_malloc_r+0x620>
    e58c:	00c00504 	movi	r3,20
    e590:	18808136 	bltu	r3,r2,e798 <_malloc_r+0x71c>
    e594:	11401704 	addi	r5,r2,92
    e598:	10c016c4 	addi	r3,r2,91
    e59c:	294b883a 	add	r5,r5,r5
    e5a0:	294b883a 	add	r5,r5,r5
    e5a4:	294b883a 	add	r5,r5,r5
    e5a8:	994b883a 	add	r5,r19,r5
    e5ac:	28800017 	ldw	r2,0(r5)
    e5b0:	01820034 	movhi	r6,2048
    e5b4:	297ffe04 	addi	r5,r5,-8
    e5b8:	31832504 	addi	r6,r6,3220
    e5bc:	28806526 	beq	r5,r2,e754 <_malloc_r+0x6d8>
    e5c0:	01bfff04 	movi	r6,-4
    e5c4:	10c00117 	ldw	r3,4(r2)
    e5c8:	1986703a 	and	r3,r3,r6
    e5cc:	38c0022e 	bgeu	r7,r3,e5d8 <_malloc_r+0x55c>
    e5d0:	10800217 	ldw	r2,8(r2)
    e5d4:	28bffb1e 	bne	r5,r2,e5c4 <__alt_data_end+0xf000e5c4>
    e5d8:	11400317 	ldw	r5,12(r2)
    e5dc:	98c00117 	ldw	r3,4(r19)
    e5e0:	81400315 	stw	r5,12(r16)
    e5e4:	80800215 	stw	r2,8(r16)
    e5e8:	2c000215 	stw	r16,8(r5)
    e5ec:	14000315 	stw	r16,12(r2)
    e5f0:	003ef806 	br	e1d4 <__alt_data_end+0xf000e1d4>
    e5f4:	88c00054 	ori	r3,r17,1
    e5f8:	80c00115 	stw	r3,4(r16)
    e5fc:	8463883a 	add	r17,r16,r17
    e600:	34400515 	stw	r17,20(r6)
    e604:	34400415 	stw	r17,16(r6)
    e608:	10c00054 	ori	r3,r2,1
    e60c:	8a000315 	stw	r8,12(r17)
    e610:	8a000215 	stw	r8,8(r17)
    e614:	88c00115 	stw	r3,4(r17)
    e618:	88a3883a 	add	r17,r17,r2
    e61c:	88800015 	stw	r2,0(r17)
    e620:	9009883a 	mov	r4,r18
    e624:	00133180 	call	13318 <__malloc_unlock>
    e628:	80800204 	addi	r2,r16,8
    e62c:	003f3c06 	br	e320 <__alt_data_end+0xf000e320>
    e630:	30c00117 	ldw	r3,4(r6)
    e634:	003ee706 	br	e1d4 <__alt_data_end+0xf000e1d4>
    e638:	5ac00044 	addi	r11,r11,1
    e63c:	588000cc 	andi	r2,r11,3
    e640:	31800204 	addi	r6,r6,8
    e644:	103efd1e 	bne	r2,zero,e23c <__alt_data_end+0xf000e23c>
    e648:	00002406 	br	e6dc <_malloc_r+0x660>
    e64c:	14000317 	ldw	r16,12(r2)
    e650:	143f251e 	bne	r2,r16,e2e8 <__alt_data_end+0xf000e2e8>
    e654:	21000084 	addi	r4,r4,2
    e658:	003ebc06 	br	e14c <__alt_data_end+0xf000e14c>
    e65c:	8085883a 	add	r2,r16,r2
    e660:	10c00117 	ldw	r3,4(r2)
    e664:	81000317 	ldw	r4,12(r16)
    e668:	81400217 	ldw	r5,8(r16)
    e66c:	18c00054 	ori	r3,r3,1
    e670:	10c00115 	stw	r3,4(r2)
    e674:	29000315 	stw	r4,12(r5)
    e678:	21400215 	stw	r5,8(r4)
    e67c:	9009883a 	mov	r4,r18
    e680:	00133180 	call	13318 <__malloc_unlock>
    e684:	80800204 	addi	r2,r16,8
    e688:	003f2506 	br	e320 <__alt_data_end+0xf000e320>
    e68c:	12001704 	addi	r8,r2,92
    e690:	11c016c4 	addi	r7,r2,91
    e694:	4209883a 	add	r4,r8,r8
    e698:	003e9606 	br	e0f4 <__alt_data_end+0xf000e0f4>
    e69c:	3804d1ba 	srli	r2,r7,6
    e6a0:	11400e44 	addi	r5,r2,57
    e6a4:	10c00e04 	addi	r3,r2,56
    e6a8:	294b883a 	add	r5,r5,r5
    e6ac:	003fbc06 	br	e5a0 <__alt_data_end+0xf000e5a0>
    e6b0:	84ff5926 	beq	r16,r19,e418 <__alt_data_end+0xf000e418>
    e6b4:	00820034 	movhi	r2,2048
    e6b8:	10832504 	addi	r2,r2,3220
    e6bc:	14000217 	ldw	r16,8(r2)
    e6c0:	00bfff04 	movi	r2,-4
    e6c4:	80c00117 	ldw	r3,4(r16)
    e6c8:	1886703a 	and	r3,r3,r2
    e6cc:	003f9106 	br	e514 <__alt_data_end+0xf000e514>
    e6d0:	60800217 	ldw	r2,8(r12)
    e6d4:	213fffc4 	addi	r4,r4,-1
    e6d8:	1300651e 	bne	r2,r12,e870 <_malloc_r+0x7f4>
    e6dc:	208000cc 	andi	r2,r4,3
    e6e0:	633ffe04 	addi	r12,r12,-8
    e6e4:	103ffa1e 	bne	r2,zero,e6d0 <__alt_data_end+0xf000e6d0>
    e6e8:	98800117 	ldw	r2,4(r19)
    e6ec:	0146303a 	nor	r3,zero,r5
    e6f0:	1884703a 	and	r2,r3,r2
    e6f4:	98800115 	stw	r2,4(r19)
    e6f8:	294b883a 	add	r5,r5,r5
    e6fc:	117f2836 	bltu	r2,r5,e3a0 <__alt_data_end+0xf000e3a0>
    e700:	283f2726 	beq	r5,zero,e3a0 <__alt_data_end+0xf000e3a0>
    e704:	2886703a 	and	r3,r5,r2
    e708:	5809883a 	mov	r4,r11
    e70c:	183ec31e 	bne	r3,zero,e21c <__alt_data_end+0xf000e21c>
    e710:	294b883a 	add	r5,r5,r5
    e714:	2886703a 	and	r3,r5,r2
    e718:	21000104 	addi	r4,r4,4
    e71c:	183ffc26 	beq	r3,zero,e710 <__alt_data_end+0xf000e710>
    e720:	003ebe06 	br	e21c <__alt_data_end+0xf000e21c>
    e724:	00c05504 	movi	r3,340
    e728:	18801236 	bltu	r3,r2,e774 <_malloc_r+0x6f8>
    e72c:	8804d3fa 	srli	r2,r17,15
    e730:	12001e04 	addi	r8,r2,120
    e734:	11c01dc4 	addi	r7,r2,119
    e738:	4209883a 	add	r4,r8,r8
    e73c:	003e6d06 	br	e0f4 <__alt_data_end+0xf000e0f4>
    e740:	00c40004 	movi	r3,4096
    e744:	003f4606 	br	e460 <__alt_data_end+0xf000e460>
    e748:	00800044 	movi	r2,1
    e74c:	a0800115 	stw	r2,4(r20)
    e750:	003f7406 	br	e524 <__alt_data_end+0xf000e524>
    e754:	1805d0ba 	srai	r2,r3,2
    e758:	01c00044 	movi	r7,1
    e75c:	30c00117 	ldw	r3,4(r6)
    e760:	388e983a 	sll	r7,r7,r2
    e764:	2805883a 	mov	r2,r5
    e768:	38c6b03a 	or	r3,r7,r3
    e76c:	30c00115 	stw	r3,4(r6)
    e770:	003f9b06 	br	e5e0 <__alt_data_end+0xf000e5e0>
    e774:	00c15504 	movi	r3,1364
    e778:	18801a36 	bltu	r3,r2,e7e4 <_malloc_r+0x768>
    e77c:	8804d4ba 	srli	r2,r17,18
    e780:	12001f44 	addi	r8,r2,125
    e784:	11c01f04 	addi	r7,r2,124
    e788:	4209883a 	add	r4,r8,r8
    e78c:	003e5906 	br	e0f4 <__alt_data_end+0xf000e0f4>
    e790:	ad400404 	addi	r21,r21,16
    e794:	003f1706 	br	e3f4 <__alt_data_end+0xf000e3f4>
    e798:	00c01504 	movi	r3,84
    e79c:	18802336 	bltu	r3,r2,e82c <_malloc_r+0x7b0>
    e7a0:	3804d33a 	srli	r2,r7,12
    e7a4:	11401bc4 	addi	r5,r2,111
    e7a8:	10c01b84 	addi	r3,r2,110
    e7ac:	294b883a 	add	r5,r5,r5
    e7b0:	003f7b06 	br	e5a0 <__alt_data_end+0xf000e5a0>
    e7b4:	9c000217 	ldw	r16,8(r19)
    e7b8:	00bfff04 	movi	r2,-4
    e7bc:	80c00117 	ldw	r3,4(r16)
    e7c0:	1886703a 	and	r3,r3,r2
    e7c4:	003f5306 	br	e514 <__alt_data_end+0xf000e514>
    e7c8:	3083ffcc 	andi	r2,r6,4095
    e7cc:	103f181e 	bne	r2,zero,e430 <__alt_data_end+0xf000e430>
    e7d0:	99000217 	ldw	r4,8(r19)
    e7d4:	b545883a 	add	r2,r22,r21
    e7d8:	10800054 	ori	r2,r2,1
    e7dc:	20800115 	stw	r2,4(r4)
    e7e0:	003f3e06 	br	e4dc <__alt_data_end+0xf000e4dc>
    e7e4:	01003f84 	movi	r4,254
    e7e8:	02001fc4 	movi	r8,127
    e7ec:	01c01f84 	movi	r7,126
    e7f0:	003e4006 	br	e0f4 <__alt_data_end+0xf000e0f4>
    e7f4:	00820034 	movhi	r2,2048
    e7f8:	10899904 	addi	r2,r2,9828
    e7fc:	15000015 	stw	r20,0(r2)
    e800:	003f1106 	br	e448 <__alt_data_end+0xf000e448>
    e804:	00800044 	movi	r2,1
    e808:	002b883a 	mov	r21,zero
    e80c:	003f1f06 	br	e48c <__alt_data_end+0xf000e48c>
    e810:	81400204 	addi	r5,r16,8
    e814:	9009883a 	mov	r4,r18
    e818:	000d4900 	call	d490 <_free_r>
    e81c:	00820234 	movhi	r2,2056
    e820:	10be5b04 	addi	r2,r2,-1684
    e824:	10c00017 	ldw	r3,0(r2)
    e828:	003f2c06 	br	e4dc <__alt_data_end+0xf000e4dc>
    e82c:	00c05504 	movi	r3,340
    e830:	18800536 	bltu	r3,r2,e848 <_malloc_r+0x7cc>
    e834:	3804d3fa 	srli	r2,r7,15
    e838:	11401e04 	addi	r5,r2,120
    e83c:	10c01dc4 	addi	r3,r2,119
    e840:	294b883a 	add	r5,r5,r5
    e844:	003f5606 	br	e5a0 <__alt_data_end+0xf000e5a0>
    e848:	00c15504 	movi	r3,1364
    e84c:	18800536 	bltu	r3,r2,e864 <_malloc_r+0x7e8>
    e850:	3804d4ba 	srli	r2,r7,18
    e854:	11401f44 	addi	r5,r2,125
    e858:	10c01f04 	addi	r3,r2,124
    e85c:	294b883a 	add	r5,r5,r5
    e860:	003f4f06 	br	e5a0 <__alt_data_end+0xf000e5a0>
    e864:	01403f84 	movi	r5,254
    e868:	00c01f84 	movi	r3,126
    e86c:	003f4c06 	br	e5a0 <__alt_data_end+0xf000e5a0>
    e870:	98800117 	ldw	r2,4(r19)
    e874:	003fa006 	br	e6f8 <__alt_data_end+0xf000e6f8>
    e878:	8808d0fa 	srli	r4,r17,3
    e87c:	20800044 	addi	r2,r4,1
    e880:	1085883a 	add	r2,r2,r2
    e884:	003e9006 	br	e2c8 <__alt_data_end+0xf000e2c8>

0000e888 <memchr>:
    e888:	208000cc 	andi	r2,r4,3
    e88c:	280f883a 	mov	r7,r5
    e890:	10003426 	beq	r2,zero,e964 <memchr+0xdc>
    e894:	30bfffc4 	addi	r2,r6,-1
    e898:	30001a26 	beq	r6,zero,e904 <memchr+0x7c>
    e89c:	20c00003 	ldbu	r3,0(r4)
    e8a0:	29803fcc 	andi	r6,r5,255
    e8a4:	30c0051e 	bne	r6,r3,e8bc <memchr+0x34>
    e8a8:	00001806 	br	e90c <memchr+0x84>
    e8ac:	10001526 	beq	r2,zero,e904 <memchr+0x7c>
    e8b0:	20c00003 	ldbu	r3,0(r4)
    e8b4:	10bfffc4 	addi	r2,r2,-1
    e8b8:	30c01426 	beq	r6,r3,e90c <memchr+0x84>
    e8bc:	21000044 	addi	r4,r4,1
    e8c0:	20c000cc 	andi	r3,r4,3
    e8c4:	183ff91e 	bne	r3,zero,e8ac <__alt_data_end+0xf000e8ac>
    e8c8:	020000c4 	movi	r8,3
    e8cc:	40801136 	bltu	r8,r2,e914 <memchr+0x8c>
    e8d0:	10000c26 	beq	r2,zero,e904 <memchr+0x7c>
    e8d4:	20c00003 	ldbu	r3,0(r4)
    e8d8:	29403fcc 	andi	r5,r5,255
    e8dc:	28c00b26 	beq	r5,r3,e90c <memchr+0x84>
    e8e0:	20c00044 	addi	r3,r4,1
    e8e4:	39803fcc 	andi	r6,r7,255
    e8e8:	2089883a 	add	r4,r4,r2
    e8ec:	00000306 	br	e8fc <memchr+0x74>
    e8f0:	18c00044 	addi	r3,r3,1
    e8f4:	197fffc3 	ldbu	r5,-1(r3)
    e8f8:	31400526 	beq	r6,r5,e910 <memchr+0x88>
    e8fc:	1805883a 	mov	r2,r3
    e900:	20fffb1e 	bne	r4,r3,e8f0 <__alt_data_end+0xf000e8f0>
    e904:	0005883a 	mov	r2,zero
    e908:	f800283a 	ret
    e90c:	2005883a 	mov	r2,r4
    e910:	f800283a 	ret
    e914:	28c03fcc 	andi	r3,r5,255
    e918:	1812923a 	slli	r9,r3,8
    e91c:	02ffbff4 	movhi	r11,65279
    e920:	02a02074 	movhi	r10,32897
    e924:	48d2b03a 	or	r9,r9,r3
    e928:	4806943a 	slli	r3,r9,16
    e92c:	5affbfc4 	addi	r11,r11,-257
    e930:	52a02004 	addi	r10,r10,-32640
    e934:	48d2b03a 	or	r9,r9,r3
    e938:	20c00017 	ldw	r3,0(r4)
    e93c:	48c6f03a 	xor	r3,r9,r3
    e940:	1acd883a 	add	r6,r3,r11
    e944:	00c6303a 	nor	r3,zero,r3
    e948:	30c6703a 	and	r3,r6,r3
    e94c:	1a86703a 	and	r3,r3,r10
    e950:	183fe01e 	bne	r3,zero,e8d4 <__alt_data_end+0xf000e8d4>
    e954:	10bfff04 	addi	r2,r2,-4
    e958:	21000104 	addi	r4,r4,4
    e95c:	40bff636 	bltu	r8,r2,e938 <__alt_data_end+0xf000e938>
    e960:	003fdb06 	br	e8d0 <__alt_data_end+0xf000e8d0>
    e964:	3005883a 	mov	r2,r6
    e968:	003fd706 	br	e8c8 <__alt_data_end+0xf000e8c8>

0000e96c <memmove>:
    e96c:	2005883a 	mov	r2,r4
    e970:	29000b2e 	bgeu	r5,r4,e9a0 <memmove+0x34>
    e974:	298f883a 	add	r7,r5,r6
    e978:	21c0092e 	bgeu	r4,r7,e9a0 <memmove+0x34>
    e97c:	2187883a 	add	r3,r4,r6
    e980:	198bc83a 	sub	r5,r3,r6
    e984:	30004826 	beq	r6,zero,eaa8 <memmove+0x13c>
    e988:	39ffffc4 	addi	r7,r7,-1
    e98c:	39000003 	ldbu	r4,0(r7)
    e990:	18ffffc4 	addi	r3,r3,-1
    e994:	19000005 	stb	r4,0(r3)
    e998:	28fffb1e 	bne	r5,r3,e988 <__alt_data_end+0xf000e988>
    e99c:	f800283a 	ret
    e9a0:	00c003c4 	movi	r3,15
    e9a4:	1980412e 	bgeu	r3,r6,eaac <memmove+0x140>
    e9a8:	2886b03a 	or	r3,r5,r2
    e9ac:	18c000cc 	andi	r3,r3,3
    e9b0:	1800401e 	bne	r3,zero,eab4 <memmove+0x148>
    e9b4:	33fffc04 	addi	r15,r6,-16
    e9b8:	781ed13a 	srli	r15,r15,4
    e9bc:	28c00104 	addi	r3,r5,4
    e9c0:	13400104 	addi	r13,r2,4
    e9c4:	781c913a 	slli	r14,r15,4
    e9c8:	2b000204 	addi	r12,r5,8
    e9cc:	12c00204 	addi	r11,r2,8
    e9d0:	73800504 	addi	r14,r14,20
    e9d4:	2a800304 	addi	r10,r5,12
    e9d8:	12400304 	addi	r9,r2,12
    e9dc:	2b9d883a 	add	r14,r5,r14
    e9e0:	2811883a 	mov	r8,r5
    e9e4:	100f883a 	mov	r7,r2
    e9e8:	41000017 	ldw	r4,0(r8)
    e9ec:	39c00404 	addi	r7,r7,16
    e9f0:	18c00404 	addi	r3,r3,16
    e9f4:	393ffc15 	stw	r4,-16(r7)
    e9f8:	193ffc17 	ldw	r4,-16(r3)
    e9fc:	6b400404 	addi	r13,r13,16
    ea00:	5ac00404 	addi	r11,r11,16
    ea04:	693ffc15 	stw	r4,-16(r13)
    ea08:	61000017 	ldw	r4,0(r12)
    ea0c:	4a400404 	addi	r9,r9,16
    ea10:	42000404 	addi	r8,r8,16
    ea14:	593ffc15 	stw	r4,-16(r11)
    ea18:	51000017 	ldw	r4,0(r10)
    ea1c:	63000404 	addi	r12,r12,16
    ea20:	52800404 	addi	r10,r10,16
    ea24:	493ffc15 	stw	r4,-16(r9)
    ea28:	1bbfef1e 	bne	r3,r14,e9e8 <__alt_data_end+0xf000e9e8>
    ea2c:	79000044 	addi	r4,r15,1
    ea30:	2008913a 	slli	r4,r4,4
    ea34:	328003cc 	andi	r10,r6,15
    ea38:	02c000c4 	movi	r11,3
    ea3c:	1107883a 	add	r3,r2,r4
    ea40:	290b883a 	add	r5,r5,r4
    ea44:	5a801e2e 	bgeu	r11,r10,eac0 <memmove+0x154>
    ea48:	1813883a 	mov	r9,r3
    ea4c:	2811883a 	mov	r8,r5
    ea50:	500f883a 	mov	r7,r10
    ea54:	41000017 	ldw	r4,0(r8)
    ea58:	4a400104 	addi	r9,r9,4
    ea5c:	39ffff04 	addi	r7,r7,-4
    ea60:	493fff15 	stw	r4,-4(r9)
    ea64:	42000104 	addi	r8,r8,4
    ea68:	59fffa36 	bltu	r11,r7,ea54 <__alt_data_end+0xf000ea54>
    ea6c:	513fff04 	addi	r4,r10,-4
    ea70:	2008d0ba 	srli	r4,r4,2
    ea74:	318000cc 	andi	r6,r6,3
    ea78:	21000044 	addi	r4,r4,1
    ea7c:	2109883a 	add	r4,r4,r4
    ea80:	2109883a 	add	r4,r4,r4
    ea84:	1907883a 	add	r3,r3,r4
    ea88:	290b883a 	add	r5,r5,r4
    ea8c:	30000b26 	beq	r6,zero,eabc <memmove+0x150>
    ea90:	198d883a 	add	r6,r3,r6
    ea94:	29c00003 	ldbu	r7,0(r5)
    ea98:	18c00044 	addi	r3,r3,1
    ea9c:	29400044 	addi	r5,r5,1
    eaa0:	19ffffc5 	stb	r7,-1(r3)
    eaa4:	19bffb1e 	bne	r3,r6,ea94 <__alt_data_end+0xf000ea94>
    eaa8:	f800283a 	ret
    eaac:	1007883a 	mov	r3,r2
    eab0:	003ff606 	br	ea8c <__alt_data_end+0xf000ea8c>
    eab4:	1007883a 	mov	r3,r2
    eab8:	003ff506 	br	ea90 <__alt_data_end+0xf000ea90>
    eabc:	f800283a 	ret
    eac0:	500d883a 	mov	r6,r10
    eac4:	003ff106 	br	ea8c <__alt_data_end+0xf000ea8c>

0000eac8 <_Balloc>:
    eac8:	20801317 	ldw	r2,76(r4)
    eacc:	defffc04 	addi	sp,sp,-16
    ead0:	dc400115 	stw	r17,4(sp)
    ead4:	dc000015 	stw	r16,0(sp)
    ead8:	dfc00315 	stw	ra,12(sp)
    eadc:	dc800215 	stw	r18,8(sp)
    eae0:	2023883a 	mov	r17,r4
    eae4:	2821883a 	mov	r16,r5
    eae8:	10000f26 	beq	r2,zero,eb28 <_Balloc+0x60>
    eaec:	8407883a 	add	r3,r16,r16
    eaf0:	18c7883a 	add	r3,r3,r3
    eaf4:	10c7883a 	add	r3,r2,r3
    eaf8:	18800017 	ldw	r2,0(r3)
    eafc:	10001126 	beq	r2,zero,eb44 <_Balloc+0x7c>
    eb00:	11000017 	ldw	r4,0(r2)
    eb04:	19000015 	stw	r4,0(r3)
    eb08:	10000415 	stw	zero,16(r2)
    eb0c:	10000315 	stw	zero,12(r2)
    eb10:	dfc00317 	ldw	ra,12(sp)
    eb14:	dc800217 	ldw	r18,8(sp)
    eb18:	dc400117 	ldw	r17,4(sp)
    eb1c:	dc000017 	ldw	r16,0(sp)
    eb20:	dec00404 	addi	sp,sp,16
    eb24:	f800283a 	ret
    eb28:	01800844 	movi	r6,33
    eb2c:	01400104 	movi	r5,4
    eb30:	0011a040 	call	11a04 <_calloc_r>
    eb34:	88801315 	stw	r2,76(r17)
    eb38:	103fec1e 	bne	r2,zero,eaec <__alt_data_end+0xf000eaec>
    eb3c:	0005883a 	mov	r2,zero
    eb40:	003ff306 	br	eb10 <__alt_data_end+0xf000eb10>
    eb44:	01400044 	movi	r5,1
    eb48:	2c24983a 	sll	r18,r5,r16
    eb4c:	8809883a 	mov	r4,r17
    eb50:	91800144 	addi	r6,r18,5
    eb54:	318d883a 	add	r6,r6,r6
    eb58:	318d883a 	add	r6,r6,r6
    eb5c:	0011a040 	call	11a04 <_calloc_r>
    eb60:	103ff626 	beq	r2,zero,eb3c <__alt_data_end+0xf000eb3c>
    eb64:	14000115 	stw	r16,4(r2)
    eb68:	14800215 	stw	r18,8(r2)
    eb6c:	003fe606 	br	eb08 <__alt_data_end+0xf000eb08>

0000eb70 <_Bfree>:
    eb70:	28000826 	beq	r5,zero,eb94 <_Bfree+0x24>
    eb74:	28c00117 	ldw	r3,4(r5)
    eb78:	20801317 	ldw	r2,76(r4)
    eb7c:	18c7883a 	add	r3,r3,r3
    eb80:	18c7883a 	add	r3,r3,r3
    eb84:	10c5883a 	add	r2,r2,r3
    eb88:	10c00017 	ldw	r3,0(r2)
    eb8c:	28c00015 	stw	r3,0(r5)
    eb90:	11400015 	stw	r5,0(r2)
    eb94:	f800283a 	ret

0000eb98 <__multadd>:
    eb98:	defffa04 	addi	sp,sp,-24
    eb9c:	dc800315 	stw	r18,12(sp)
    eba0:	dc400215 	stw	r17,8(sp)
    eba4:	dc000115 	stw	r16,4(sp)
    eba8:	2823883a 	mov	r17,r5
    ebac:	2c000417 	ldw	r16,16(r5)
    ebb0:	dfc00515 	stw	ra,20(sp)
    ebb4:	dcc00415 	stw	r19,16(sp)
    ebb8:	2025883a 	mov	r18,r4
    ebbc:	29400504 	addi	r5,r5,20
    ebc0:	0011883a 	mov	r8,zero
    ebc4:	28c00017 	ldw	r3,0(r5)
    ebc8:	29400104 	addi	r5,r5,4
    ebcc:	42000044 	addi	r8,r8,1
    ebd0:	18bfffcc 	andi	r2,r3,65535
    ebd4:	1185383a 	mul	r2,r2,r6
    ebd8:	1806d43a 	srli	r3,r3,16
    ebdc:	11cf883a 	add	r7,r2,r7
    ebe0:	3808d43a 	srli	r4,r7,16
    ebe4:	1987383a 	mul	r3,r3,r6
    ebe8:	38bfffcc 	andi	r2,r7,65535
    ebec:	1907883a 	add	r3,r3,r4
    ebf0:	1808943a 	slli	r4,r3,16
    ebf4:	180ed43a 	srli	r7,r3,16
    ebf8:	2085883a 	add	r2,r4,r2
    ebfc:	28bfff15 	stw	r2,-4(r5)
    ec00:	443ff016 	blt	r8,r16,ebc4 <__alt_data_end+0xf000ebc4>
    ec04:	38000926 	beq	r7,zero,ec2c <__multadd+0x94>
    ec08:	88800217 	ldw	r2,8(r17)
    ec0c:	80800f0e 	bge	r16,r2,ec4c <__multadd+0xb4>
    ec10:	80800144 	addi	r2,r16,5
    ec14:	1085883a 	add	r2,r2,r2
    ec18:	1085883a 	add	r2,r2,r2
    ec1c:	8885883a 	add	r2,r17,r2
    ec20:	11c00015 	stw	r7,0(r2)
    ec24:	84000044 	addi	r16,r16,1
    ec28:	8c000415 	stw	r16,16(r17)
    ec2c:	8805883a 	mov	r2,r17
    ec30:	dfc00517 	ldw	ra,20(sp)
    ec34:	dcc00417 	ldw	r19,16(sp)
    ec38:	dc800317 	ldw	r18,12(sp)
    ec3c:	dc400217 	ldw	r17,8(sp)
    ec40:	dc000117 	ldw	r16,4(sp)
    ec44:	dec00604 	addi	sp,sp,24
    ec48:	f800283a 	ret
    ec4c:	89400117 	ldw	r5,4(r17)
    ec50:	9009883a 	mov	r4,r18
    ec54:	d9c00015 	stw	r7,0(sp)
    ec58:	29400044 	addi	r5,r5,1
    ec5c:	000eac80 	call	eac8 <_Balloc>
    ec60:	89800417 	ldw	r6,16(r17)
    ec64:	89400304 	addi	r5,r17,12
    ec68:	11000304 	addi	r4,r2,12
    ec6c:	31800084 	addi	r6,r6,2
    ec70:	318d883a 	add	r6,r6,r6
    ec74:	318d883a 	add	r6,r6,r6
    ec78:	1027883a 	mov	r19,r2
    ec7c:	0008c300 	call	8c30 <memcpy>
    ec80:	d9c00017 	ldw	r7,0(sp)
    ec84:	88000a26 	beq	r17,zero,ecb0 <__multadd+0x118>
    ec88:	88c00117 	ldw	r3,4(r17)
    ec8c:	90801317 	ldw	r2,76(r18)
    ec90:	18c7883a 	add	r3,r3,r3
    ec94:	18c7883a 	add	r3,r3,r3
    ec98:	10c5883a 	add	r2,r2,r3
    ec9c:	10c00017 	ldw	r3,0(r2)
    eca0:	88c00015 	stw	r3,0(r17)
    eca4:	14400015 	stw	r17,0(r2)
    eca8:	9823883a 	mov	r17,r19
    ecac:	003fd806 	br	ec10 <__alt_data_end+0xf000ec10>
    ecb0:	9823883a 	mov	r17,r19
    ecb4:	003fd606 	br	ec10 <__alt_data_end+0xf000ec10>

0000ecb8 <__s2b>:
    ecb8:	defff904 	addi	sp,sp,-28
    ecbc:	dc400115 	stw	r17,4(sp)
    ecc0:	dc000015 	stw	r16,0(sp)
    ecc4:	2023883a 	mov	r17,r4
    ecc8:	2821883a 	mov	r16,r5
    eccc:	39000204 	addi	r4,r7,8
    ecd0:	01400244 	movi	r5,9
    ecd4:	dcc00315 	stw	r19,12(sp)
    ecd8:	dc800215 	stw	r18,8(sp)
    ecdc:	dfc00615 	stw	ra,24(sp)
    ece0:	dd400515 	stw	r21,20(sp)
    ece4:	dd000415 	stw	r20,16(sp)
    ece8:	3825883a 	mov	r18,r7
    ecec:	3027883a 	mov	r19,r6
    ecf0:	0008a000 	call	8a00 <__divsi3>
    ecf4:	00c00044 	movi	r3,1
    ecf8:	000b883a 	mov	r5,zero
    ecfc:	1880030e 	bge	r3,r2,ed0c <__s2b+0x54>
    ed00:	18c7883a 	add	r3,r3,r3
    ed04:	29400044 	addi	r5,r5,1
    ed08:	18bffd16 	blt	r3,r2,ed00 <__alt_data_end+0xf000ed00>
    ed0c:	8809883a 	mov	r4,r17
    ed10:	000eac80 	call	eac8 <_Balloc>
    ed14:	d8c00717 	ldw	r3,28(sp)
    ed18:	10c00515 	stw	r3,20(r2)
    ed1c:	00c00044 	movi	r3,1
    ed20:	10c00415 	stw	r3,16(r2)
    ed24:	00c00244 	movi	r3,9
    ed28:	1cc0210e 	bge	r3,r19,edb0 <__s2b+0xf8>
    ed2c:	80eb883a 	add	r21,r16,r3
    ed30:	a829883a 	mov	r20,r21
    ed34:	84e1883a 	add	r16,r16,r19
    ed38:	a1c00007 	ldb	r7,0(r20)
    ed3c:	01800284 	movi	r6,10
    ed40:	a5000044 	addi	r20,r20,1
    ed44:	100b883a 	mov	r5,r2
    ed48:	39fff404 	addi	r7,r7,-48
    ed4c:	8809883a 	mov	r4,r17
    ed50:	000eb980 	call	eb98 <__multadd>
    ed54:	a43ff81e 	bne	r20,r16,ed38 <__alt_data_end+0xf000ed38>
    ed58:	ace1883a 	add	r16,r21,r19
    ed5c:	843ffe04 	addi	r16,r16,-8
    ed60:	9c800a0e 	bge	r19,r18,ed8c <__s2b+0xd4>
    ed64:	94e5c83a 	sub	r18,r18,r19
    ed68:	84a5883a 	add	r18,r16,r18
    ed6c:	81c00007 	ldb	r7,0(r16)
    ed70:	01800284 	movi	r6,10
    ed74:	84000044 	addi	r16,r16,1
    ed78:	100b883a 	mov	r5,r2
    ed7c:	39fff404 	addi	r7,r7,-48
    ed80:	8809883a 	mov	r4,r17
    ed84:	000eb980 	call	eb98 <__multadd>
    ed88:	84bff81e 	bne	r16,r18,ed6c <__alt_data_end+0xf000ed6c>
    ed8c:	dfc00617 	ldw	ra,24(sp)
    ed90:	dd400517 	ldw	r21,20(sp)
    ed94:	dd000417 	ldw	r20,16(sp)
    ed98:	dcc00317 	ldw	r19,12(sp)
    ed9c:	dc800217 	ldw	r18,8(sp)
    eda0:	dc400117 	ldw	r17,4(sp)
    eda4:	dc000017 	ldw	r16,0(sp)
    eda8:	dec00704 	addi	sp,sp,28
    edac:	f800283a 	ret
    edb0:	84000284 	addi	r16,r16,10
    edb4:	1827883a 	mov	r19,r3
    edb8:	003fe906 	br	ed60 <__alt_data_end+0xf000ed60>

0000edbc <__hi0bits>:
    edbc:	20bfffec 	andhi	r2,r4,65535
    edc0:	1000141e 	bne	r2,zero,ee14 <__hi0bits+0x58>
    edc4:	2008943a 	slli	r4,r4,16
    edc8:	00800404 	movi	r2,16
    edcc:	20ffc02c 	andhi	r3,r4,65280
    edd0:	1800021e 	bne	r3,zero,eddc <__hi0bits+0x20>
    edd4:	2008923a 	slli	r4,r4,8
    edd8:	10800204 	addi	r2,r2,8
    eddc:	20fc002c 	andhi	r3,r4,61440
    ede0:	1800021e 	bne	r3,zero,edec <__hi0bits+0x30>
    ede4:	2008913a 	slli	r4,r4,4
    ede8:	10800104 	addi	r2,r2,4
    edec:	20f0002c 	andhi	r3,r4,49152
    edf0:	1800031e 	bne	r3,zero,ee00 <__hi0bits+0x44>
    edf4:	2109883a 	add	r4,r4,r4
    edf8:	10800084 	addi	r2,r2,2
    edfc:	2109883a 	add	r4,r4,r4
    ee00:	20000316 	blt	r4,zero,ee10 <__hi0bits+0x54>
    ee04:	2110002c 	andhi	r4,r4,16384
    ee08:	2000041e 	bne	r4,zero,ee1c <__hi0bits+0x60>
    ee0c:	00800804 	movi	r2,32
    ee10:	f800283a 	ret
    ee14:	0005883a 	mov	r2,zero
    ee18:	003fec06 	br	edcc <__alt_data_end+0xf000edcc>
    ee1c:	10800044 	addi	r2,r2,1
    ee20:	f800283a 	ret

0000ee24 <__lo0bits>:
    ee24:	20c00017 	ldw	r3,0(r4)
    ee28:	188001cc 	andi	r2,r3,7
    ee2c:	10000826 	beq	r2,zero,ee50 <__lo0bits+0x2c>
    ee30:	1880004c 	andi	r2,r3,1
    ee34:	1000211e 	bne	r2,zero,eebc <__lo0bits+0x98>
    ee38:	1880008c 	andi	r2,r3,2
    ee3c:	1000211e 	bne	r2,zero,eec4 <__lo0bits+0xa0>
    ee40:	1806d0ba 	srli	r3,r3,2
    ee44:	00800084 	movi	r2,2
    ee48:	20c00015 	stw	r3,0(r4)
    ee4c:	f800283a 	ret
    ee50:	18bfffcc 	andi	r2,r3,65535
    ee54:	10001326 	beq	r2,zero,eea4 <__lo0bits+0x80>
    ee58:	0005883a 	mov	r2,zero
    ee5c:	19403fcc 	andi	r5,r3,255
    ee60:	2800021e 	bne	r5,zero,ee6c <__lo0bits+0x48>
    ee64:	1806d23a 	srli	r3,r3,8
    ee68:	10800204 	addi	r2,r2,8
    ee6c:	194003cc 	andi	r5,r3,15
    ee70:	2800021e 	bne	r5,zero,ee7c <__lo0bits+0x58>
    ee74:	1806d13a 	srli	r3,r3,4
    ee78:	10800104 	addi	r2,r2,4
    ee7c:	194000cc 	andi	r5,r3,3
    ee80:	2800021e 	bne	r5,zero,ee8c <__lo0bits+0x68>
    ee84:	1806d0ba 	srli	r3,r3,2
    ee88:	10800084 	addi	r2,r2,2
    ee8c:	1940004c 	andi	r5,r3,1
    ee90:	2800081e 	bne	r5,zero,eeb4 <__lo0bits+0x90>
    ee94:	1806d07a 	srli	r3,r3,1
    ee98:	1800051e 	bne	r3,zero,eeb0 <__lo0bits+0x8c>
    ee9c:	00800804 	movi	r2,32
    eea0:	f800283a 	ret
    eea4:	1806d43a 	srli	r3,r3,16
    eea8:	00800404 	movi	r2,16
    eeac:	003feb06 	br	ee5c <__alt_data_end+0xf000ee5c>
    eeb0:	10800044 	addi	r2,r2,1
    eeb4:	20c00015 	stw	r3,0(r4)
    eeb8:	f800283a 	ret
    eebc:	0005883a 	mov	r2,zero
    eec0:	f800283a 	ret
    eec4:	1806d07a 	srli	r3,r3,1
    eec8:	00800044 	movi	r2,1
    eecc:	20c00015 	stw	r3,0(r4)
    eed0:	f800283a 	ret

0000eed4 <__i2b>:
    eed4:	defffd04 	addi	sp,sp,-12
    eed8:	dc000015 	stw	r16,0(sp)
    eedc:	04000044 	movi	r16,1
    eee0:	dc400115 	stw	r17,4(sp)
    eee4:	2823883a 	mov	r17,r5
    eee8:	800b883a 	mov	r5,r16
    eeec:	dfc00215 	stw	ra,8(sp)
    eef0:	000eac80 	call	eac8 <_Balloc>
    eef4:	14400515 	stw	r17,20(r2)
    eef8:	14000415 	stw	r16,16(r2)
    eefc:	dfc00217 	ldw	ra,8(sp)
    ef00:	dc400117 	ldw	r17,4(sp)
    ef04:	dc000017 	ldw	r16,0(sp)
    ef08:	dec00304 	addi	sp,sp,12
    ef0c:	f800283a 	ret

0000ef10 <__multiply>:
    ef10:	defffa04 	addi	sp,sp,-24
    ef14:	dcc00315 	stw	r19,12(sp)
    ef18:	dc800215 	stw	r18,8(sp)
    ef1c:	34c00417 	ldw	r19,16(r6)
    ef20:	2c800417 	ldw	r18,16(r5)
    ef24:	dd000415 	stw	r20,16(sp)
    ef28:	dc400115 	stw	r17,4(sp)
    ef2c:	dfc00515 	stw	ra,20(sp)
    ef30:	dc000015 	stw	r16,0(sp)
    ef34:	2829883a 	mov	r20,r5
    ef38:	3023883a 	mov	r17,r6
    ef3c:	94c0050e 	bge	r18,r19,ef54 <__multiply+0x44>
    ef40:	9007883a 	mov	r3,r18
    ef44:	3029883a 	mov	r20,r6
    ef48:	9825883a 	mov	r18,r19
    ef4c:	2823883a 	mov	r17,r5
    ef50:	1827883a 	mov	r19,r3
    ef54:	a0800217 	ldw	r2,8(r20)
    ef58:	94e1883a 	add	r16,r18,r19
    ef5c:	a1400117 	ldw	r5,4(r20)
    ef60:	1400010e 	bge	r2,r16,ef68 <__multiply+0x58>
    ef64:	29400044 	addi	r5,r5,1
    ef68:	000eac80 	call	eac8 <_Balloc>
    ef6c:	8415883a 	add	r10,r16,r16
    ef70:	12c00504 	addi	r11,r2,20
    ef74:	5295883a 	add	r10,r10,r10
    ef78:	5a95883a 	add	r10,r11,r10
    ef7c:	5807883a 	mov	r3,r11
    ef80:	5a80032e 	bgeu	r11,r10,ef90 <__multiply+0x80>
    ef84:	18000015 	stw	zero,0(r3)
    ef88:	18c00104 	addi	r3,r3,4
    ef8c:	1abffd36 	bltu	r3,r10,ef84 <__alt_data_end+0xf000ef84>
    ef90:	9ce7883a 	add	r19,r19,r19
    ef94:	94a5883a 	add	r18,r18,r18
    ef98:	89800504 	addi	r6,r17,20
    ef9c:	9ce7883a 	add	r19,r19,r19
    efa0:	a3400504 	addi	r13,r20,20
    efa4:	94a5883a 	add	r18,r18,r18
    efa8:	34d9883a 	add	r12,r6,r19
    efac:	6c93883a 	add	r9,r13,r18
    efb0:	3300422e 	bgeu	r6,r12,f0bc <__multiply+0x1ac>
    efb4:	37c00017 	ldw	ra,0(r6)
    efb8:	fbffffcc 	andi	r15,ra,65535
    efbc:	78001b26 	beq	r15,zero,f02c <__multiply+0x11c>
    efc0:	5811883a 	mov	r8,r11
    efc4:	681d883a 	mov	r14,r13
    efc8:	000f883a 	mov	r7,zero
    efcc:	71000017 	ldw	r4,0(r14)
    efd0:	40c00017 	ldw	r3,0(r8)
    efd4:	73800104 	addi	r14,r14,4
    efd8:	217fffcc 	andi	r5,r4,65535
    efdc:	2bcb383a 	mul	r5,r5,r15
    efe0:	2008d43a 	srli	r4,r4,16
    efe4:	1c7fffcc 	andi	r17,r3,65535
    efe8:	2c4b883a 	add	r5,r5,r17
    efec:	29cb883a 	add	r5,r5,r7
    eff0:	23c9383a 	mul	r4,r4,r15
    eff4:	1806d43a 	srli	r3,r3,16
    eff8:	280ed43a 	srli	r7,r5,16
    effc:	297fffcc 	andi	r5,r5,65535
    f000:	20c7883a 	add	r3,r4,r3
    f004:	19c7883a 	add	r3,r3,r7
    f008:	1808943a 	slli	r4,r3,16
    f00c:	4023883a 	mov	r17,r8
    f010:	180ed43a 	srli	r7,r3,16
    f014:	214ab03a 	or	r5,r4,r5
    f018:	41400015 	stw	r5,0(r8)
    f01c:	42000104 	addi	r8,r8,4
    f020:	727fea36 	bltu	r14,r9,efcc <__alt_data_end+0xf000efcc>
    f024:	89c00115 	stw	r7,4(r17)
    f028:	37c00017 	ldw	ra,0(r6)
    f02c:	f83ed43a 	srli	ra,ra,16
    f030:	f8001f26 	beq	ra,zero,f0b0 <__multiply+0x1a0>
    f034:	58c00017 	ldw	r3,0(r11)
    f038:	681d883a 	mov	r14,r13
    f03c:	581f883a 	mov	r15,r11
    f040:	1811883a 	mov	r8,r3
    f044:	5825883a 	mov	r18,r11
    f048:	000f883a 	mov	r7,zero
    f04c:	00000106 	br	f054 <__multiply+0x144>
    f050:	8825883a 	mov	r18,r17
    f054:	7140000b 	ldhu	r5,0(r14)
    f058:	4010d43a 	srli	r8,r8,16
    f05c:	193fffcc 	andi	r4,r3,65535
    f060:	2fcb383a 	mul	r5,r5,ra
    f064:	7bc00104 	addi	r15,r15,4
    f068:	73800104 	addi	r14,r14,4
    f06c:	2a0b883a 	add	r5,r5,r8
    f070:	29cb883a 	add	r5,r5,r7
    f074:	2806943a 	slli	r3,r5,16
    f078:	94400104 	addi	r17,r18,4
    f07c:	280ad43a 	srli	r5,r5,16
    f080:	1908b03a 	or	r4,r3,r4
    f084:	793fff15 	stw	r4,-4(r15)
    f088:	70ffff17 	ldw	r3,-4(r14)
    f08c:	8a000017 	ldw	r8,0(r17)
    f090:	1806d43a 	srli	r3,r3,16
    f094:	413fffcc 	andi	r4,r8,65535
    f098:	1fc7383a 	mul	r3,r3,ra
    f09c:	1907883a 	add	r3,r3,r4
    f0a0:	1947883a 	add	r3,r3,r5
    f0a4:	180ed43a 	srli	r7,r3,16
    f0a8:	727fe936 	bltu	r14,r9,f050 <__alt_data_end+0xf000f050>
    f0ac:	90c00115 	stw	r3,4(r18)
    f0b0:	31800104 	addi	r6,r6,4
    f0b4:	5ac00104 	addi	r11,r11,4
    f0b8:	333fbe36 	bltu	r6,r12,efb4 <__alt_data_end+0xf000efb4>
    f0bc:	0400090e 	bge	zero,r16,f0e4 <__multiply+0x1d4>
    f0c0:	50ffff17 	ldw	r3,-4(r10)
    f0c4:	52bfff04 	addi	r10,r10,-4
    f0c8:	18000326 	beq	r3,zero,f0d8 <__multiply+0x1c8>
    f0cc:	00000506 	br	f0e4 <__multiply+0x1d4>
    f0d0:	50c00017 	ldw	r3,0(r10)
    f0d4:	1800031e 	bne	r3,zero,f0e4 <__multiply+0x1d4>
    f0d8:	843fffc4 	addi	r16,r16,-1
    f0dc:	52bfff04 	addi	r10,r10,-4
    f0e0:	803ffb1e 	bne	r16,zero,f0d0 <__alt_data_end+0xf000f0d0>
    f0e4:	14000415 	stw	r16,16(r2)
    f0e8:	dfc00517 	ldw	ra,20(sp)
    f0ec:	dd000417 	ldw	r20,16(sp)
    f0f0:	dcc00317 	ldw	r19,12(sp)
    f0f4:	dc800217 	ldw	r18,8(sp)
    f0f8:	dc400117 	ldw	r17,4(sp)
    f0fc:	dc000017 	ldw	r16,0(sp)
    f100:	dec00604 	addi	sp,sp,24
    f104:	f800283a 	ret

0000f108 <__pow5mult>:
    f108:	defffa04 	addi	sp,sp,-24
    f10c:	dcc00315 	stw	r19,12(sp)
    f110:	dc000015 	stw	r16,0(sp)
    f114:	dfc00515 	stw	ra,20(sp)
    f118:	dd000415 	stw	r20,16(sp)
    f11c:	dc800215 	stw	r18,8(sp)
    f120:	dc400115 	stw	r17,4(sp)
    f124:	308000cc 	andi	r2,r6,3
    f128:	3021883a 	mov	r16,r6
    f12c:	2027883a 	mov	r19,r4
    f130:	10002f1e 	bne	r2,zero,f1f0 <__pow5mult+0xe8>
    f134:	2825883a 	mov	r18,r5
    f138:	8021d0ba 	srai	r16,r16,2
    f13c:	80001a26 	beq	r16,zero,f1a8 <__pow5mult+0xa0>
    f140:	9c401217 	ldw	r17,72(r19)
    f144:	8800061e 	bne	r17,zero,f160 <__pow5mult+0x58>
    f148:	00003406 	br	f21c <__pow5mult+0x114>
    f14c:	8021d07a 	srai	r16,r16,1
    f150:	80001526 	beq	r16,zero,f1a8 <__pow5mult+0xa0>
    f154:	88800017 	ldw	r2,0(r17)
    f158:	10001c26 	beq	r2,zero,f1cc <__pow5mult+0xc4>
    f15c:	1023883a 	mov	r17,r2
    f160:	8080004c 	andi	r2,r16,1
    f164:	103ff926 	beq	r2,zero,f14c <__alt_data_end+0xf000f14c>
    f168:	880d883a 	mov	r6,r17
    f16c:	900b883a 	mov	r5,r18
    f170:	9809883a 	mov	r4,r19
    f174:	000ef100 	call	ef10 <__multiply>
    f178:	90001b26 	beq	r18,zero,f1e8 <__pow5mult+0xe0>
    f17c:	91000117 	ldw	r4,4(r18)
    f180:	98c01317 	ldw	r3,76(r19)
    f184:	8021d07a 	srai	r16,r16,1
    f188:	2109883a 	add	r4,r4,r4
    f18c:	2109883a 	add	r4,r4,r4
    f190:	1907883a 	add	r3,r3,r4
    f194:	19000017 	ldw	r4,0(r3)
    f198:	91000015 	stw	r4,0(r18)
    f19c:	1c800015 	stw	r18,0(r3)
    f1a0:	1025883a 	mov	r18,r2
    f1a4:	803feb1e 	bne	r16,zero,f154 <__alt_data_end+0xf000f154>
    f1a8:	9005883a 	mov	r2,r18
    f1ac:	dfc00517 	ldw	ra,20(sp)
    f1b0:	dd000417 	ldw	r20,16(sp)
    f1b4:	dcc00317 	ldw	r19,12(sp)
    f1b8:	dc800217 	ldw	r18,8(sp)
    f1bc:	dc400117 	ldw	r17,4(sp)
    f1c0:	dc000017 	ldw	r16,0(sp)
    f1c4:	dec00604 	addi	sp,sp,24
    f1c8:	f800283a 	ret
    f1cc:	880d883a 	mov	r6,r17
    f1d0:	880b883a 	mov	r5,r17
    f1d4:	9809883a 	mov	r4,r19
    f1d8:	000ef100 	call	ef10 <__multiply>
    f1dc:	88800015 	stw	r2,0(r17)
    f1e0:	10000015 	stw	zero,0(r2)
    f1e4:	003fdd06 	br	f15c <__alt_data_end+0xf000f15c>
    f1e8:	1025883a 	mov	r18,r2
    f1ec:	003fd706 	br	f14c <__alt_data_end+0xf000f14c>
    f1f0:	10bfffc4 	addi	r2,r2,-1
    f1f4:	1085883a 	add	r2,r2,r2
    f1f8:	00c20034 	movhi	r3,2048
    f1fc:	18c0d304 	addi	r3,r3,844
    f200:	1085883a 	add	r2,r2,r2
    f204:	1885883a 	add	r2,r3,r2
    f208:	11800017 	ldw	r6,0(r2)
    f20c:	000f883a 	mov	r7,zero
    f210:	000eb980 	call	eb98 <__multadd>
    f214:	1025883a 	mov	r18,r2
    f218:	003fc706 	br	f138 <__alt_data_end+0xf000f138>
    f21c:	05000044 	movi	r20,1
    f220:	a00b883a 	mov	r5,r20
    f224:	9809883a 	mov	r4,r19
    f228:	000eac80 	call	eac8 <_Balloc>
    f22c:	1023883a 	mov	r17,r2
    f230:	00809c44 	movi	r2,625
    f234:	88800515 	stw	r2,20(r17)
    f238:	8d000415 	stw	r20,16(r17)
    f23c:	9c401215 	stw	r17,72(r19)
    f240:	88000015 	stw	zero,0(r17)
    f244:	003fc606 	br	f160 <__alt_data_end+0xf000f160>

0000f248 <__lshift>:
    f248:	defff904 	addi	sp,sp,-28
    f24c:	dd400515 	stw	r21,20(sp)
    f250:	dcc00315 	stw	r19,12(sp)
    f254:	302bd17a 	srai	r21,r6,5
    f258:	2cc00417 	ldw	r19,16(r5)
    f25c:	28800217 	ldw	r2,8(r5)
    f260:	dd000415 	stw	r20,16(sp)
    f264:	ace7883a 	add	r19,r21,r19
    f268:	dc800215 	stw	r18,8(sp)
    f26c:	dc400115 	stw	r17,4(sp)
    f270:	dc000015 	stw	r16,0(sp)
    f274:	dfc00615 	stw	ra,24(sp)
    f278:	9c000044 	addi	r16,r19,1
    f27c:	2823883a 	mov	r17,r5
    f280:	3029883a 	mov	r20,r6
    f284:	2025883a 	mov	r18,r4
    f288:	29400117 	ldw	r5,4(r5)
    f28c:	1400030e 	bge	r2,r16,f29c <__lshift+0x54>
    f290:	1085883a 	add	r2,r2,r2
    f294:	29400044 	addi	r5,r5,1
    f298:	143ffd16 	blt	r2,r16,f290 <__alt_data_end+0xf000f290>
    f29c:	9009883a 	mov	r4,r18
    f2a0:	000eac80 	call	eac8 <_Balloc>
    f2a4:	10c00504 	addi	r3,r2,20
    f2a8:	0540070e 	bge	zero,r21,f2c8 <__lshift+0x80>
    f2ac:	ad6b883a 	add	r21,r21,r21
    f2b0:	ad6b883a 	add	r21,r21,r21
    f2b4:	1809883a 	mov	r4,r3
    f2b8:	1d47883a 	add	r3,r3,r21
    f2bc:	20000015 	stw	zero,0(r4)
    f2c0:	21000104 	addi	r4,r4,4
    f2c4:	193ffd1e 	bne	r3,r4,f2bc <__alt_data_end+0xf000f2bc>
    f2c8:	8a000417 	ldw	r8,16(r17)
    f2cc:	89000504 	addi	r4,r17,20
    f2d0:	a18007cc 	andi	r6,r20,31
    f2d4:	4211883a 	add	r8,r8,r8
    f2d8:	4211883a 	add	r8,r8,r8
    f2dc:	2211883a 	add	r8,r4,r8
    f2e0:	30002326 	beq	r6,zero,f370 <__lshift+0x128>
    f2e4:	02400804 	movi	r9,32
    f2e8:	4993c83a 	sub	r9,r9,r6
    f2ec:	000b883a 	mov	r5,zero
    f2f0:	21c00017 	ldw	r7,0(r4)
    f2f4:	1815883a 	mov	r10,r3
    f2f8:	18c00104 	addi	r3,r3,4
    f2fc:	398e983a 	sll	r7,r7,r6
    f300:	21000104 	addi	r4,r4,4
    f304:	394ab03a 	or	r5,r7,r5
    f308:	197fff15 	stw	r5,-4(r3)
    f30c:	217fff17 	ldw	r5,-4(r4)
    f310:	2a4ad83a 	srl	r5,r5,r9
    f314:	223ff636 	bltu	r4,r8,f2f0 <__alt_data_end+0xf000f2f0>
    f318:	51400115 	stw	r5,4(r10)
    f31c:	28001a1e 	bne	r5,zero,f388 <__lshift+0x140>
    f320:	843fffc4 	addi	r16,r16,-1
    f324:	14000415 	stw	r16,16(r2)
    f328:	88000826 	beq	r17,zero,f34c <__lshift+0x104>
    f32c:	89000117 	ldw	r4,4(r17)
    f330:	90c01317 	ldw	r3,76(r18)
    f334:	2109883a 	add	r4,r4,r4
    f338:	2109883a 	add	r4,r4,r4
    f33c:	1907883a 	add	r3,r3,r4
    f340:	19000017 	ldw	r4,0(r3)
    f344:	89000015 	stw	r4,0(r17)
    f348:	1c400015 	stw	r17,0(r3)
    f34c:	dfc00617 	ldw	ra,24(sp)
    f350:	dd400517 	ldw	r21,20(sp)
    f354:	dd000417 	ldw	r20,16(sp)
    f358:	dcc00317 	ldw	r19,12(sp)
    f35c:	dc800217 	ldw	r18,8(sp)
    f360:	dc400117 	ldw	r17,4(sp)
    f364:	dc000017 	ldw	r16,0(sp)
    f368:	dec00704 	addi	sp,sp,28
    f36c:	f800283a 	ret
    f370:	21400017 	ldw	r5,0(r4)
    f374:	18c00104 	addi	r3,r3,4
    f378:	21000104 	addi	r4,r4,4
    f37c:	197fff15 	stw	r5,-4(r3)
    f380:	223ffb36 	bltu	r4,r8,f370 <__alt_data_end+0xf000f370>
    f384:	003fe606 	br	f320 <__alt_data_end+0xf000f320>
    f388:	9c000084 	addi	r16,r19,2
    f38c:	003fe406 	br	f320 <__alt_data_end+0xf000f320>

0000f390 <__mcmp>:
    f390:	20800417 	ldw	r2,16(r4)
    f394:	28c00417 	ldw	r3,16(r5)
    f398:	10c5c83a 	sub	r2,r2,r3
    f39c:	1000111e 	bne	r2,zero,f3e4 <__mcmp+0x54>
    f3a0:	18c7883a 	add	r3,r3,r3
    f3a4:	18c7883a 	add	r3,r3,r3
    f3a8:	21000504 	addi	r4,r4,20
    f3ac:	29400504 	addi	r5,r5,20
    f3b0:	20c5883a 	add	r2,r4,r3
    f3b4:	28cb883a 	add	r5,r5,r3
    f3b8:	00000106 	br	f3c0 <__mcmp+0x30>
    f3bc:	20800a2e 	bgeu	r4,r2,f3e8 <__mcmp+0x58>
    f3c0:	10bfff04 	addi	r2,r2,-4
    f3c4:	297fff04 	addi	r5,r5,-4
    f3c8:	11800017 	ldw	r6,0(r2)
    f3cc:	28c00017 	ldw	r3,0(r5)
    f3d0:	30fffa26 	beq	r6,r3,f3bc <__alt_data_end+0xf000f3bc>
    f3d4:	30c00236 	bltu	r6,r3,f3e0 <__mcmp+0x50>
    f3d8:	00800044 	movi	r2,1
    f3dc:	f800283a 	ret
    f3e0:	00bfffc4 	movi	r2,-1
    f3e4:	f800283a 	ret
    f3e8:	0005883a 	mov	r2,zero
    f3ec:	f800283a 	ret

0000f3f0 <__mdiff>:
    f3f0:	28c00417 	ldw	r3,16(r5)
    f3f4:	30800417 	ldw	r2,16(r6)
    f3f8:	defffa04 	addi	sp,sp,-24
    f3fc:	dcc00315 	stw	r19,12(sp)
    f400:	dc800215 	stw	r18,8(sp)
    f404:	dfc00515 	stw	ra,20(sp)
    f408:	dd000415 	stw	r20,16(sp)
    f40c:	dc400115 	stw	r17,4(sp)
    f410:	dc000015 	stw	r16,0(sp)
    f414:	1887c83a 	sub	r3,r3,r2
    f418:	2825883a 	mov	r18,r5
    f41c:	3027883a 	mov	r19,r6
    f420:	1800141e 	bne	r3,zero,f474 <__mdiff+0x84>
    f424:	1085883a 	add	r2,r2,r2
    f428:	1085883a 	add	r2,r2,r2
    f42c:	2a000504 	addi	r8,r5,20
    f430:	34000504 	addi	r16,r6,20
    f434:	4087883a 	add	r3,r8,r2
    f438:	8085883a 	add	r2,r16,r2
    f43c:	00000106 	br	f444 <__mdiff+0x54>
    f440:	40c0592e 	bgeu	r8,r3,f5a8 <__mdiff+0x1b8>
    f444:	18ffff04 	addi	r3,r3,-4
    f448:	10bfff04 	addi	r2,r2,-4
    f44c:	19c00017 	ldw	r7,0(r3)
    f450:	11400017 	ldw	r5,0(r2)
    f454:	397ffa26 	beq	r7,r5,f440 <__alt_data_end+0xf000f440>
    f458:	3940592e 	bgeu	r7,r5,f5c0 <__mdiff+0x1d0>
    f45c:	9005883a 	mov	r2,r18
    f460:	4023883a 	mov	r17,r8
    f464:	9825883a 	mov	r18,r19
    f468:	05000044 	movi	r20,1
    f46c:	1027883a 	mov	r19,r2
    f470:	00000406 	br	f484 <__mdiff+0x94>
    f474:	18005616 	blt	r3,zero,f5d0 <__mdiff+0x1e0>
    f478:	34400504 	addi	r17,r6,20
    f47c:	2c000504 	addi	r16,r5,20
    f480:	0029883a 	mov	r20,zero
    f484:	91400117 	ldw	r5,4(r18)
    f488:	000eac80 	call	eac8 <_Balloc>
    f48c:	92400417 	ldw	r9,16(r18)
    f490:	9b000417 	ldw	r12,16(r19)
    f494:	12c00504 	addi	r11,r2,20
    f498:	4a51883a 	add	r8,r9,r9
    f49c:	6319883a 	add	r12,r12,r12
    f4a0:	4211883a 	add	r8,r8,r8
    f4a4:	6319883a 	add	r12,r12,r12
    f4a8:	15000315 	stw	r20,12(r2)
    f4ac:	8211883a 	add	r8,r16,r8
    f4b0:	8b19883a 	add	r12,r17,r12
    f4b4:	0007883a 	mov	r3,zero
    f4b8:	81400017 	ldw	r5,0(r16)
    f4bc:	89c00017 	ldw	r7,0(r17)
    f4c0:	59800104 	addi	r6,r11,4
    f4c4:	293fffcc 	andi	r4,r5,65535
    f4c8:	20c7883a 	add	r3,r4,r3
    f4cc:	393fffcc 	andi	r4,r7,65535
    f4d0:	1909c83a 	sub	r4,r3,r4
    f4d4:	280ad43a 	srli	r5,r5,16
    f4d8:	380ed43a 	srli	r7,r7,16
    f4dc:	2007d43a 	srai	r3,r4,16
    f4e0:	213fffcc 	andi	r4,r4,65535
    f4e4:	29cbc83a 	sub	r5,r5,r7
    f4e8:	28c7883a 	add	r3,r5,r3
    f4ec:	180a943a 	slli	r5,r3,16
    f4f0:	8c400104 	addi	r17,r17,4
    f4f4:	84000104 	addi	r16,r16,4
    f4f8:	2908b03a 	or	r4,r5,r4
    f4fc:	59000015 	stw	r4,0(r11)
    f500:	1807d43a 	srai	r3,r3,16
    f504:	3015883a 	mov	r10,r6
    f508:	3017883a 	mov	r11,r6
    f50c:	8b3fea36 	bltu	r17,r12,f4b8 <__alt_data_end+0xf000f4b8>
    f510:	8200162e 	bgeu	r16,r8,f56c <__mdiff+0x17c>
    f514:	8017883a 	mov	r11,r16
    f518:	59400017 	ldw	r5,0(r11)
    f51c:	31800104 	addi	r6,r6,4
    f520:	5ac00104 	addi	r11,r11,4
    f524:	293fffcc 	andi	r4,r5,65535
    f528:	20c7883a 	add	r3,r4,r3
    f52c:	280ed43a 	srli	r7,r5,16
    f530:	180bd43a 	srai	r5,r3,16
    f534:	193fffcc 	andi	r4,r3,65535
    f538:	3947883a 	add	r3,r7,r5
    f53c:	180a943a 	slli	r5,r3,16
    f540:	1807d43a 	srai	r3,r3,16
    f544:	2908b03a 	or	r4,r5,r4
    f548:	313fff15 	stw	r4,-4(r6)
    f54c:	5a3ff236 	bltu	r11,r8,f518 <__alt_data_end+0xf000f518>
    f550:	0406303a 	nor	r3,zero,r16
    f554:	1a07883a 	add	r3,r3,r8
    f558:	1806d0ba 	srli	r3,r3,2
    f55c:	18c00044 	addi	r3,r3,1
    f560:	18c7883a 	add	r3,r3,r3
    f564:	18c7883a 	add	r3,r3,r3
    f568:	50d5883a 	add	r10,r10,r3
    f56c:	50ffff04 	addi	r3,r10,-4
    f570:	2000041e 	bne	r4,zero,f584 <__mdiff+0x194>
    f574:	18ffff04 	addi	r3,r3,-4
    f578:	19000017 	ldw	r4,0(r3)
    f57c:	4a7fffc4 	addi	r9,r9,-1
    f580:	203ffc26 	beq	r4,zero,f574 <__alt_data_end+0xf000f574>
    f584:	12400415 	stw	r9,16(r2)
    f588:	dfc00517 	ldw	ra,20(sp)
    f58c:	dd000417 	ldw	r20,16(sp)
    f590:	dcc00317 	ldw	r19,12(sp)
    f594:	dc800217 	ldw	r18,8(sp)
    f598:	dc400117 	ldw	r17,4(sp)
    f59c:	dc000017 	ldw	r16,0(sp)
    f5a0:	dec00604 	addi	sp,sp,24
    f5a4:	f800283a 	ret
    f5a8:	000b883a 	mov	r5,zero
    f5ac:	000eac80 	call	eac8 <_Balloc>
    f5b0:	00c00044 	movi	r3,1
    f5b4:	10c00415 	stw	r3,16(r2)
    f5b8:	10000515 	stw	zero,20(r2)
    f5bc:	003ff206 	br	f588 <__alt_data_end+0xf000f588>
    f5c0:	8023883a 	mov	r17,r16
    f5c4:	0029883a 	mov	r20,zero
    f5c8:	4021883a 	mov	r16,r8
    f5cc:	003fad06 	br	f484 <__alt_data_end+0xf000f484>
    f5d0:	9005883a 	mov	r2,r18
    f5d4:	94400504 	addi	r17,r18,20
    f5d8:	9c000504 	addi	r16,r19,20
    f5dc:	9825883a 	mov	r18,r19
    f5e0:	05000044 	movi	r20,1
    f5e4:	1027883a 	mov	r19,r2
    f5e8:	003fa606 	br	f484 <__alt_data_end+0xf000f484>

0000f5ec <__ulp>:
    f5ec:	295ffc2c 	andhi	r5,r5,32752
    f5f0:	00bf3034 	movhi	r2,64704
    f5f4:	2887883a 	add	r3,r5,r2
    f5f8:	00c0020e 	bge	zero,r3,f604 <__ulp+0x18>
    f5fc:	0005883a 	mov	r2,zero
    f600:	f800283a 	ret
    f604:	00c7c83a 	sub	r3,zero,r3
    f608:	1807d53a 	srai	r3,r3,20
    f60c:	008004c4 	movi	r2,19
    f610:	10c00b0e 	bge	r2,r3,f640 <__ulp+0x54>
    f614:	18bffb04 	addi	r2,r3,-20
    f618:	01000784 	movi	r4,30
    f61c:	0007883a 	mov	r3,zero
    f620:	20800516 	blt	r4,r2,f638 <__ulp+0x4c>
    f624:	010007c4 	movi	r4,31
    f628:	2089c83a 	sub	r4,r4,r2
    f62c:	00800044 	movi	r2,1
    f630:	1104983a 	sll	r2,r2,r4
    f634:	f800283a 	ret
    f638:	00800044 	movi	r2,1
    f63c:	f800283a 	ret
    f640:	01400234 	movhi	r5,8
    f644:	28c7d83a 	sra	r3,r5,r3
    f648:	0005883a 	mov	r2,zero
    f64c:	f800283a 	ret

0000f650 <__b2d>:
    f650:	defffa04 	addi	sp,sp,-24
    f654:	dc000015 	stw	r16,0(sp)
    f658:	24000417 	ldw	r16,16(r4)
    f65c:	dc400115 	stw	r17,4(sp)
    f660:	24400504 	addi	r17,r4,20
    f664:	8421883a 	add	r16,r16,r16
    f668:	8421883a 	add	r16,r16,r16
    f66c:	8c21883a 	add	r16,r17,r16
    f670:	dc800215 	stw	r18,8(sp)
    f674:	84bfff17 	ldw	r18,-4(r16)
    f678:	dd000415 	stw	r20,16(sp)
    f67c:	dcc00315 	stw	r19,12(sp)
    f680:	9009883a 	mov	r4,r18
    f684:	2829883a 	mov	r20,r5
    f688:	dfc00515 	stw	ra,20(sp)
    f68c:	000edbc0 	call	edbc <__hi0bits>
    f690:	00c00804 	movi	r3,32
    f694:	1889c83a 	sub	r4,r3,r2
    f698:	a1000015 	stw	r4,0(r20)
    f69c:	01000284 	movi	r4,10
    f6a0:	84ffff04 	addi	r19,r16,-4
    f6a4:	20801216 	blt	r4,r2,f6f0 <__b2d+0xa0>
    f6a8:	018002c4 	movi	r6,11
    f6ac:	308dc83a 	sub	r6,r6,r2
    f6b0:	9186d83a 	srl	r3,r18,r6
    f6b4:	18cffc34 	orhi	r3,r3,16368
    f6b8:	8cc0212e 	bgeu	r17,r19,f740 <__b2d+0xf0>
    f6bc:	813ffe17 	ldw	r4,-8(r16)
    f6c0:	218cd83a 	srl	r6,r4,r6
    f6c4:	10800544 	addi	r2,r2,21
    f6c8:	9084983a 	sll	r2,r18,r2
    f6cc:	1184b03a 	or	r2,r2,r6
    f6d0:	dfc00517 	ldw	ra,20(sp)
    f6d4:	dd000417 	ldw	r20,16(sp)
    f6d8:	dcc00317 	ldw	r19,12(sp)
    f6dc:	dc800217 	ldw	r18,8(sp)
    f6e0:	dc400117 	ldw	r17,4(sp)
    f6e4:	dc000017 	ldw	r16,0(sp)
    f6e8:	dec00604 	addi	sp,sp,24
    f6ec:	f800283a 	ret
    f6f0:	8cc00f2e 	bgeu	r17,r19,f730 <__b2d+0xe0>
    f6f4:	117ffd44 	addi	r5,r2,-11
    f6f8:	80bffe17 	ldw	r2,-8(r16)
    f6fc:	28000e26 	beq	r5,zero,f738 <__b2d+0xe8>
    f700:	1949c83a 	sub	r4,r3,r5
    f704:	9164983a 	sll	r18,r18,r5
    f708:	1106d83a 	srl	r3,r2,r4
    f70c:	81bffe04 	addi	r6,r16,-8
    f710:	948ffc34 	orhi	r18,r18,16368
    f714:	90c6b03a 	or	r3,r18,r3
    f718:	89800e2e 	bgeu	r17,r6,f754 <__b2d+0x104>
    f71c:	81bffd17 	ldw	r6,-12(r16)
    f720:	1144983a 	sll	r2,r2,r5
    f724:	310ad83a 	srl	r5,r6,r4
    f728:	2884b03a 	or	r2,r5,r2
    f72c:	003fe806 	br	f6d0 <__alt_data_end+0xf000f6d0>
    f730:	10bffd44 	addi	r2,r2,-11
    f734:	1000041e 	bne	r2,zero,f748 <__b2d+0xf8>
    f738:	90cffc34 	orhi	r3,r18,16368
    f73c:	003fe406 	br	f6d0 <__alt_data_end+0xf000f6d0>
    f740:	000d883a 	mov	r6,zero
    f744:	003fdf06 	br	f6c4 <__alt_data_end+0xf000f6c4>
    f748:	90a4983a 	sll	r18,r18,r2
    f74c:	0005883a 	mov	r2,zero
    f750:	003ff906 	br	f738 <__alt_data_end+0xf000f738>
    f754:	1144983a 	sll	r2,r2,r5
    f758:	003fdd06 	br	f6d0 <__alt_data_end+0xf000f6d0>

0000f75c <__d2b>:
    f75c:	defff804 	addi	sp,sp,-32
    f760:	dc000215 	stw	r16,8(sp)
    f764:	3021883a 	mov	r16,r6
    f768:	dc400315 	stw	r17,12(sp)
    f76c:	8022907a 	slli	r17,r16,1
    f770:	dd000615 	stw	r20,24(sp)
    f774:	2829883a 	mov	r20,r5
    f778:	01400044 	movi	r5,1
    f77c:	dcc00515 	stw	r19,20(sp)
    f780:	dc800415 	stw	r18,16(sp)
    f784:	dfc00715 	stw	ra,28(sp)
    f788:	3825883a 	mov	r18,r7
    f78c:	8822d57a 	srli	r17,r17,21
    f790:	000eac80 	call	eac8 <_Balloc>
    f794:	1027883a 	mov	r19,r2
    f798:	00800434 	movhi	r2,16
    f79c:	10bfffc4 	addi	r2,r2,-1
    f7a0:	808c703a 	and	r6,r16,r2
    f7a4:	88000126 	beq	r17,zero,f7ac <__d2b+0x50>
    f7a8:	31800434 	orhi	r6,r6,16
    f7ac:	d9800015 	stw	r6,0(sp)
    f7b0:	a0002426 	beq	r20,zero,f844 <__d2b+0xe8>
    f7b4:	d9000104 	addi	r4,sp,4
    f7b8:	dd000115 	stw	r20,4(sp)
    f7bc:	000ee240 	call	ee24 <__lo0bits>
    f7c0:	d8c00017 	ldw	r3,0(sp)
    f7c4:	10002f1e 	bne	r2,zero,f884 <__d2b+0x128>
    f7c8:	d9000117 	ldw	r4,4(sp)
    f7cc:	99000515 	stw	r4,20(r19)
    f7d0:	1821003a 	cmpeq	r16,r3,zero
    f7d4:	01000084 	movi	r4,2
    f7d8:	2421c83a 	sub	r16,r4,r16
    f7dc:	98c00615 	stw	r3,24(r19)
    f7e0:	9c000415 	stw	r16,16(r19)
    f7e4:	88001f1e 	bne	r17,zero,f864 <__d2b+0x108>
    f7e8:	10bef384 	addi	r2,r2,-1074
    f7ec:	90800015 	stw	r2,0(r18)
    f7f0:	00900034 	movhi	r2,16384
    f7f4:	10bfffc4 	addi	r2,r2,-1
    f7f8:	8085883a 	add	r2,r16,r2
    f7fc:	1085883a 	add	r2,r2,r2
    f800:	1085883a 	add	r2,r2,r2
    f804:	9885883a 	add	r2,r19,r2
    f808:	11000517 	ldw	r4,20(r2)
    f80c:	8020917a 	slli	r16,r16,5
    f810:	000edbc0 	call	edbc <__hi0bits>
    f814:	d8c00817 	ldw	r3,32(sp)
    f818:	8085c83a 	sub	r2,r16,r2
    f81c:	18800015 	stw	r2,0(r3)
    f820:	9805883a 	mov	r2,r19
    f824:	dfc00717 	ldw	ra,28(sp)
    f828:	dd000617 	ldw	r20,24(sp)
    f82c:	dcc00517 	ldw	r19,20(sp)
    f830:	dc800417 	ldw	r18,16(sp)
    f834:	dc400317 	ldw	r17,12(sp)
    f838:	dc000217 	ldw	r16,8(sp)
    f83c:	dec00804 	addi	sp,sp,32
    f840:	f800283a 	ret
    f844:	d809883a 	mov	r4,sp
    f848:	000ee240 	call	ee24 <__lo0bits>
    f84c:	d8c00017 	ldw	r3,0(sp)
    f850:	04000044 	movi	r16,1
    f854:	9c000415 	stw	r16,16(r19)
    f858:	98c00515 	stw	r3,20(r19)
    f85c:	10800804 	addi	r2,r2,32
    f860:	883fe126 	beq	r17,zero,f7e8 <__alt_data_end+0xf000f7e8>
    f864:	00c00d44 	movi	r3,53
    f868:	8c7ef344 	addi	r17,r17,-1075
    f86c:	88a3883a 	add	r17,r17,r2
    f870:	1885c83a 	sub	r2,r3,r2
    f874:	d8c00817 	ldw	r3,32(sp)
    f878:	94400015 	stw	r17,0(r18)
    f87c:	18800015 	stw	r2,0(r3)
    f880:	003fe706 	br	f820 <__alt_data_end+0xf000f820>
    f884:	01000804 	movi	r4,32
    f888:	2089c83a 	sub	r4,r4,r2
    f88c:	1908983a 	sll	r4,r3,r4
    f890:	d9400117 	ldw	r5,4(sp)
    f894:	1886d83a 	srl	r3,r3,r2
    f898:	2148b03a 	or	r4,r4,r5
    f89c:	99000515 	stw	r4,20(r19)
    f8a0:	d8c00015 	stw	r3,0(sp)
    f8a4:	003fca06 	br	f7d0 <__alt_data_end+0xf000f7d0>

0000f8a8 <__ratio>:
    f8a8:	defff904 	addi	sp,sp,-28
    f8ac:	dc400315 	stw	r17,12(sp)
    f8b0:	2823883a 	mov	r17,r5
    f8b4:	d9400104 	addi	r5,sp,4
    f8b8:	dfc00615 	stw	ra,24(sp)
    f8bc:	dcc00515 	stw	r19,20(sp)
    f8c0:	dc800415 	stw	r18,16(sp)
    f8c4:	2027883a 	mov	r19,r4
    f8c8:	dc000215 	stw	r16,8(sp)
    f8cc:	000f6500 	call	f650 <__b2d>
    f8d0:	d80b883a 	mov	r5,sp
    f8d4:	8809883a 	mov	r4,r17
    f8d8:	1025883a 	mov	r18,r2
    f8dc:	1821883a 	mov	r16,r3
    f8e0:	000f6500 	call	f650 <__b2d>
    f8e4:	8a000417 	ldw	r8,16(r17)
    f8e8:	99000417 	ldw	r4,16(r19)
    f8ec:	d9400117 	ldw	r5,4(sp)
    f8f0:	2209c83a 	sub	r4,r4,r8
    f8f4:	2010917a 	slli	r8,r4,5
    f8f8:	d9000017 	ldw	r4,0(sp)
    f8fc:	2909c83a 	sub	r4,r5,r4
    f900:	4109883a 	add	r4,r8,r4
    f904:	01000e0e 	bge	zero,r4,f940 <__ratio+0x98>
    f908:	2008953a 	slli	r4,r4,20
    f90c:	2421883a 	add	r16,r4,r16
    f910:	100d883a 	mov	r6,r2
    f914:	180f883a 	mov	r7,r3
    f918:	9009883a 	mov	r4,r18
    f91c:	800b883a 	mov	r5,r16
    f920:	0006d740 	call	6d74 <__divdf3>
    f924:	dfc00617 	ldw	ra,24(sp)
    f928:	dcc00517 	ldw	r19,20(sp)
    f92c:	dc800417 	ldw	r18,16(sp)
    f930:	dc400317 	ldw	r17,12(sp)
    f934:	dc000217 	ldw	r16,8(sp)
    f938:	dec00704 	addi	sp,sp,28
    f93c:	f800283a 	ret
    f940:	2008953a 	slli	r4,r4,20
    f944:	1907c83a 	sub	r3,r3,r4
    f948:	003ff106 	br	f910 <__alt_data_end+0xf000f910>

0000f94c <_mprec_log10>:
    f94c:	defffe04 	addi	sp,sp,-8
    f950:	dc000015 	stw	r16,0(sp)
    f954:	dfc00115 	stw	ra,4(sp)
    f958:	008005c4 	movi	r2,23
    f95c:	2021883a 	mov	r16,r4
    f960:	11000d0e 	bge	r2,r4,f998 <_mprec_log10+0x4c>
    f964:	0005883a 	mov	r2,zero
    f968:	00cffc34 	movhi	r3,16368
    f96c:	843fffc4 	addi	r16,r16,-1
    f970:	000d883a 	mov	r6,zero
    f974:	01d00934 	movhi	r7,16420
    f978:	1009883a 	mov	r4,r2
    f97c:	180b883a 	mov	r5,r3
    f980:	000782c0 	call	782c <__muldf3>
    f984:	803ff91e 	bne	r16,zero,f96c <__alt_data_end+0xf000f96c>
    f988:	dfc00117 	ldw	ra,4(sp)
    f98c:	dc000017 	ldw	r16,0(sp)
    f990:	dec00204 	addi	sp,sp,8
    f994:	f800283a 	ret
    f998:	202090fa 	slli	r16,r4,3
    f99c:	00820034 	movhi	r2,2048
    f9a0:	1080ea04 	addi	r2,r2,936
    f9a4:	1421883a 	add	r16,r2,r16
    f9a8:	80800017 	ldw	r2,0(r16)
    f9ac:	80c00117 	ldw	r3,4(r16)
    f9b0:	dfc00117 	ldw	ra,4(sp)
    f9b4:	dc000017 	ldw	r16,0(sp)
    f9b8:	dec00204 	addi	sp,sp,8
    f9bc:	f800283a 	ret

0000f9c0 <__copybits>:
    f9c0:	297fffc4 	addi	r5,r5,-1
    f9c4:	280fd17a 	srai	r7,r5,5
    f9c8:	30c00417 	ldw	r3,16(r6)
    f9cc:	30800504 	addi	r2,r6,20
    f9d0:	39c00044 	addi	r7,r7,1
    f9d4:	18c7883a 	add	r3,r3,r3
    f9d8:	39cf883a 	add	r7,r7,r7
    f9dc:	18c7883a 	add	r3,r3,r3
    f9e0:	39cf883a 	add	r7,r7,r7
    f9e4:	10c7883a 	add	r3,r2,r3
    f9e8:	21cf883a 	add	r7,r4,r7
    f9ec:	10c00d2e 	bgeu	r2,r3,fa24 <__copybits+0x64>
    f9f0:	200b883a 	mov	r5,r4
    f9f4:	12000017 	ldw	r8,0(r2)
    f9f8:	29400104 	addi	r5,r5,4
    f9fc:	10800104 	addi	r2,r2,4
    fa00:	2a3fff15 	stw	r8,-4(r5)
    fa04:	10fffb36 	bltu	r2,r3,f9f4 <__alt_data_end+0xf000f9f4>
    fa08:	1985c83a 	sub	r2,r3,r6
    fa0c:	10bffac4 	addi	r2,r2,-21
    fa10:	1004d0ba 	srli	r2,r2,2
    fa14:	10800044 	addi	r2,r2,1
    fa18:	1085883a 	add	r2,r2,r2
    fa1c:	1085883a 	add	r2,r2,r2
    fa20:	2089883a 	add	r4,r4,r2
    fa24:	21c0032e 	bgeu	r4,r7,fa34 <__copybits+0x74>
    fa28:	20000015 	stw	zero,0(r4)
    fa2c:	21000104 	addi	r4,r4,4
    fa30:	21fffd36 	bltu	r4,r7,fa28 <__alt_data_end+0xf000fa28>
    fa34:	f800283a 	ret

0000fa38 <__any_on>:
    fa38:	20c00417 	ldw	r3,16(r4)
    fa3c:	2805d17a 	srai	r2,r5,5
    fa40:	21000504 	addi	r4,r4,20
    fa44:	18800d0e 	bge	r3,r2,fa7c <__any_on+0x44>
    fa48:	18c7883a 	add	r3,r3,r3
    fa4c:	18c7883a 	add	r3,r3,r3
    fa50:	20c7883a 	add	r3,r4,r3
    fa54:	20c0192e 	bgeu	r4,r3,fabc <__any_on+0x84>
    fa58:	18bfff17 	ldw	r2,-4(r3)
    fa5c:	18ffff04 	addi	r3,r3,-4
    fa60:	1000041e 	bne	r2,zero,fa74 <__any_on+0x3c>
    fa64:	20c0142e 	bgeu	r4,r3,fab8 <__any_on+0x80>
    fa68:	18ffff04 	addi	r3,r3,-4
    fa6c:	19400017 	ldw	r5,0(r3)
    fa70:	283ffc26 	beq	r5,zero,fa64 <__alt_data_end+0xf000fa64>
    fa74:	00800044 	movi	r2,1
    fa78:	f800283a 	ret
    fa7c:	10c00a0e 	bge	r2,r3,faa8 <__any_on+0x70>
    fa80:	1085883a 	add	r2,r2,r2
    fa84:	1085883a 	add	r2,r2,r2
    fa88:	294007cc 	andi	r5,r5,31
    fa8c:	2087883a 	add	r3,r4,r2
    fa90:	283ff026 	beq	r5,zero,fa54 <__alt_data_end+0xf000fa54>
    fa94:	19800017 	ldw	r6,0(r3)
    fa98:	3144d83a 	srl	r2,r6,r5
    fa9c:	114a983a 	sll	r5,r2,r5
    faa0:	317ff41e 	bne	r6,r5,fa74 <__alt_data_end+0xf000fa74>
    faa4:	003feb06 	br	fa54 <__alt_data_end+0xf000fa54>
    faa8:	1085883a 	add	r2,r2,r2
    faac:	1085883a 	add	r2,r2,r2
    fab0:	2087883a 	add	r3,r4,r2
    fab4:	003fe706 	br	fa54 <__alt_data_end+0xf000fa54>
    fab8:	f800283a 	ret
    fabc:	0005883a 	mov	r2,zero
    fac0:	f800283a 	ret

0000fac4 <_realloc_r>:
    fac4:	defff604 	addi	sp,sp,-40
    fac8:	dc800215 	stw	r18,8(sp)
    facc:	dfc00915 	stw	ra,36(sp)
    fad0:	df000815 	stw	fp,32(sp)
    fad4:	ddc00715 	stw	r23,28(sp)
    fad8:	dd800615 	stw	r22,24(sp)
    fadc:	dd400515 	stw	r21,20(sp)
    fae0:	dd000415 	stw	r20,16(sp)
    fae4:	dcc00315 	stw	r19,12(sp)
    fae8:	dc400115 	stw	r17,4(sp)
    faec:	dc000015 	stw	r16,0(sp)
    faf0:	3025883a 	mov	r18,r6
    faf4:	2800b726 	beq	r5,zero,fdd4 <_realloc_r+0x310>
    faf8:	282b883a 	mov	r21,r5
    fafc:	2029883a 	mov	r20,r4
    fb00:	00132f40 	call	132f4 <__malloc_lock>
    fb04:	a8bfff17 	ldw	r2,-4(r21)
    fb08:	043fff04 	movi	r16,-4
    fb0c:	90c002c4 	addi	r3,r18,11
    fb10:	01000584 	movi	r4,22
    fb14:	acfffe04 	addi	r19,r21,-8
    fb18:	1420703a 	and	r16,r2,r16
    fb1c:	20c0332e 	bgeu	r4,r3,fbec <_realloc_r+0x128>
    fb20:	047ffe04 	movi	r17,-8
    fb24:	1c62703a 	and	r17,r3,r17
    fb28:	8807883a 	mov	r3,r17
    fb2c:	88005816 	blt	r17,zero,fc90 <_realloc_r+0x1cc>
    fb30:	8c805736 	bltu	r17,r18,fc90 <_realloc_r+0x1cc>
    fb34:	80c0300e 	bge	r16,r3,fbf8 <_realloc_r+0x134>
    fb38:	07020034 	movhi	fp,2048
    fb3c:	e7032504 	addi	fp,fp,3220
    fb40:	e1c00217 	ldw	r7,8(fp)
    fb44:	9c09883a 	add	r4,r19,r16
    fb48:	22000117 	ldw	r8,4(r4)
    fb4c:	21c06326 	beq	r4,r7,fcdc <_realloc_r+0x218>
    fb50:	017fff84 	movi	r5,-2
    fb54:	414a703a 	and	r5,r8,r5
    fb58:	214b883a 	add	r5,r4,r5
    fb5c:	29800117 	ldw	r6,4(r5)
    fb60:	3180004c 	andi	r6,r6,1
    fb64:	30003f26 	beq	r6,zero,fc64 <_realloc_r+0x1a0>
    fb68:	1080004c 	andi	r2,r2,1
    fb6c:	10008326 	beq	r2,zero,fd7c <_realloc_r+0x2b8>
    fb70:	900b883a 	mov	r5,r18
    fb74:	a009883a 	mov	r4,r20
    fb78:	000e07c0 	call	e07c <_malloc_r>
    fb7c:	1025883a 	mov	r18,r2
    fb80:	10011e26 	beq	r2,zero,fffc <_realloc_r+0x538>
    fb84:	a93fff17 	ldw	r4,-4(r21)
    fb88:	10fffe04 	addi	r3,r2,-8
    fb8c:	00bfff84 	movi	r2,-2
    fb90:	2084703a 	and	r2,r4,r2
    fb94:	9885883a 	add	r2,r19,r2
    fb98:	1880ee26 	beq	r3,r2,ff54 <_realloc_r+0x490>
    fb9c:	81bfff04 	addi	r6,r16,-4
    fba0:	00800904 	movi	r2,36
    fba4:	1180b836 	bltu	r2,r6,fe88 <_realloc_r+0x3c4>
    fba8:	00c004c4 	movi	r3,19
    fbac:	19809636 	bltu	r3,r6,fe08 <_realloc_r+0x344>
    fbb0:	9005883a 	mov	r2,r18
    fbb4:	a807883a 	mov	r3,r21
    fbb8:	19000017 	ldw	r4,0(r3)
    fbbc:	11000015 	stw	r4,0(r2)
    fbc0:	19000117 	ldw	r4,4(r3)
    fbc4:	11000115 	stw	r4,4(r2)
    fbc8:	18c00217 	ldw	r3,8(r3)
    fbcc:	10c00215 	stw	r3,8(r2)
    fbd0:	a80b883a 	mov	r5,r21
    fbd4:	a009883a 	mov	r4,r20
    fbd8:	000d4900 	call	d490 <_free_r>
    fbdc:	a009883a 	mov	r4,r20
    fbe0:	00133180 	call	13318 <__malloc_unlock>
    fbe4:	9005883a 	mov	r2,r18
    fbe8:	00001206 	br	fc34 <_realloc_r+0x170>
    fbec:	00c00404 	movi	r3,16
    fbf0:	1823883a 	mov	r17,r3
    fbf4:	003fce06 	br	fb30 <__alt_data_end+0xf000fb30>
    fbf8:	a825883a 	mov	r18,r21
    fbfc:	8445c83a 	sub	r2,r16,r17
    fc00:	00c003c4 	movi	r3,15
    fc04:	18802636 	bltu	r3,r2,fca0 <_realloc_r+0x1dc>
    fc08:	99800117 	ldw	r6,4(r19)
    fc0c:	9c07883a 	add	r3,r19,r16
    fc10:	3180004c 	andi	r6,r6,1
    fc14:	3420b03a 	or	r16,r6,r16
    fc18:	9c000115 	stw	r16,4(r19)
    fc1c:	18800117 	ldw	r2,4(r3)
    fc20:	10800054 	ori	r2,r2,1
    fc24:	18800115 	stw	r2,4(r3)
    fc28:	a009883a 	mov	r4,r20
    fc2c:	00133180 	call	13318 <__malloc_unlock>
    fc30:	9005883a 	mov	r2,r18
    fc34:	dfc00917 	ldw	ra,36(sp)
    fc38:	df000817 	ldw	fp,32(sp)
    fc3c:	ddc00717 	ldw	r23,28(sp)
    fc40:	dd800617 	ldw	r22,24(sp)
    fc44:	dd400517 	ldw	r21,20(sp)
    fc48:	dd000417 	ldw	r20,16(sp)
    fc4c:	dcc00317 	ldw	r19,12(sp)
    fc50:	dc800217 	ldw	r18,8(sp)
    fc54:	dc400117 	ldw	r17,4(sp)
    fc58:	dc000017 	ldw	r16,0(sp)
    fc5c:	dec00a04 	addi	sp,sp,40
    fc60:	f800283a 	ret
    fc64:	017fff04 	movi	r5,-4
    fc68:	414a703a 	and	r5,r8,r5
    fc6c:	814d883a 	add	r6,r16,r5
    fc70:	30c01f16 	blt	r6,r3,fcf0 <_realloc_r+0x22c>
    fc74:	20800317 	ldw	r2,12(r4)
    fc78:	20c00217 	ldw	r3,8(r4)
    fc7c:	a825883a 	mov	r18,r21
    fc80:	3021883a 	mov	r16,r6
    fc84:	18800315 	stw	r2,12(r3)
    fc88:	10c00215 	stw	r3,8(r2)
    fc8c:	003fdb06 	br	fbfc <__alt_data_end+0xf000fbfc>
    fc90:	00800304 	movi	r2,12
    fc94:	a0800015 	stw	r2,0(r20)
    fc98:	0005883a 	mov	r2,zero
    fc9c:	003fe506 	br	fc34 <__alt_data_end+0xf000fc34>
    fca0:	98c00117 	ldw	r3,4(r19)
    fca4:	9c4b883a 	add	r5,r19,r17
    fca8:	11000054 	ori	r4,r2,1
    fcac:	18c0004c 	andi	r3,r3,1
    fcb0:	1c62b03a 	or	r17,r3,r17
    fcb4:	9c400115 	stw	r17,4(r19)
    fcb8:	29000115 	stw	r4,4(r5)
    fcbc:	2885883a 	add	r2,r5,r2
    fcc0:	10c00117 	ldw	r3,4(r2)
    fcc4:	29400204 	addi	r5,r5,8
    fcc8:	a009883a 	mov	r4,r20
    fccc:	18c00054 	ori	r3,r3,1
    fcd0:	10c00115 	stw	r3,4(r2)
    fcd4:	000d4900 	call	d490 <_free_r>
    fcd8:	003fd306 	br	fc28 <__alt_data_end+0xf000fc28>
    fcdc:	017fff04 	movi	r5,-4
    fce0:	414a703a 	and	r5,r8,r5
    fce4:	89800404 	addi	r6,r17,16
    fce8:	8151883a 	add	r8,r16,r5
    fcec:	4180590e 	bge	r8,r6,fe54 <_realloc_r+0x390>
    fcf0:	1080004c 	andi	r2,r2,1
    fcf4:	103f9e1e 	bne	r2,zero,fb70 <__alt_data_end+0xf000fb70>
    fcf8:	adbffe17 	ldw	r22,-8(r21)
    fcfc:	00bfff04 	movi	r2,-4
    fd00:	9dadc83a 	sub	r22,r19,r22
    fd04:	b1800117 	ldw	r6,4(r22)
    fd08:	3084703a 	and	r2,r6,r2
    fd0c:	20002026 	beq	r4,zero,fd90 <_realloc_r+0x2cc>
    fd10:	80af883a 	add	r23,r16,r2
    fd14:	b96f883a 	add	r23,r23,r5
    fd18:	21c05f26 	beq	r4,r7,fe98 <_realloc_r+0x3d4>
    fd1c:	b8c01c16 	blt	r23,r3,fd90 <_realloc_r+0x2cc>
    fd20:	20800317 	ldw	r2,12(r4)
    fd24:	20c00217 	ldw	r3,8(r4)
    fd28:	81bfff04 	addi	r6,r16,-4
    fd2c:	01000904 	movi	r4,36
    fd30:	18800315 	stw	r2,12(r3)
    fd34:	10c00215 	stw	r3,8(r2)
    fd38:	b0c00217 	ldw	r3,8(r22)
    fd3c:	b0800317 	ldw	r2,12(r22)
    fd40:	b4800204 	addi	r18,r22,8
    fd44:	18800315 	stw	r2,12(r3)
    fd48:	10c00215 	stw	r3,8(r2)
    fd4c:	21801b36 	bltu	r4,r6,fdbc <_realloc_r+0x2f8>
    fd50:	008004c4 	movi	r2,19
    fd54:	1180352e 	bgeu	r2,r6,fe2c <_realloc_r+0x368>
    fd58:	a8800017 	ldw	r2,0(r21)
    fd5c:	b0800215 	stw	r2,8(r22)
    fd60:	a8800117 	ldw	r2,4(r21)
    fd64:	b0800315 	stw	r2,12(r22)
    fd68:	008006c4 	movi	r2,27
    fd6c:	11807f36 	bltu	r2,r6,ff6c <_realloc_r+0x4a8>
    fd70:	b0800404 	addi	r2,r22,16
    fd74:	ad400204 	addi	r21,r21,8
    fd78:	00002d06 	br	fe30 <_realloc_r+0x36c>
    fd7c:	adbffe17 	ldw	r22,-8(r21)
    fd80:	00bfff04 	movi	r2,-4
    fd84:	9dadc83a 	sub	r22,r19,r22
    fd88:	b1000117 	ldw	r4,4(r22)
    fd8c:	2084703a 	and	r2,r4,r2
    fd90:	b03f7726 	beq	r22,zero,fb70 <__alt_data_end+0xf000fb70>
    fd94:	80af883a 	add	r23,r16,r2
    fd98:	b8ff7516 	blt	r23,r3,fb70 <__alt_data_end+0xf000fb70>
    fd9c:	b0800317 	ldw	r2,12(r22)
    fda0:	b0c00217 	ldw	r3,8(r22)
    fda4:	81bfff04 	addi	r6,r16,-4
    fda8:	01000904 	movi	r4,36
    fdac:	18800315 	stw	r2,12(r3)
    fdb0:	10c00215 	stw	r3,8(r2)
    fdb4:	b4800204 	addi	r18,r22,8
    fdb8:	21bfe52e 	bgeu	r4,r6,fd50 <__alt_data_end+0xf000fd50>
    fdbc:	a80b883a 	mov	r5,r21
    fdc0:	9009883a 	mov	r4,r18
    fdc4:	000e96c0 	call	e96c <memmove>
    fdc8:	b821883a 	mov	r16,r23
    fdcc:	b027883a 	mov	r19,r22
    fdd0:	003f8a06 	br	fbfc <__alt_data_end+0xf000fbfc>
    fdd4:	300b883a 	mov	r5,r6
    fdd8:	dfc00917 	ldw	ra,36(sp)
    fddc:	df000817 	ldw	fp,32(sp)
    fde0:	ddc00717 	ldw	r23,28(sp)
    fde4:	dd800617 	ldw	r22,24(sp)
    fde8:	dd400517 	ldw	r21,20(sp)
    fdec:	dd000417 	ldw	r20,16(sp)
    fdf0:	dcc00317 	ldw	r19,12(sp)
    fdf4:	dc800217 	ldw	r18,8(sp)
    fdf8:	dc400117 	ldw	r17,4(sp)
    fdfc:	dc000017 	ldw	r16,0(sp)
    fe00:	dec00a04 	addi	sp,sp,40
    fe04:	000e07c1 	jmpi	e07c <_malloc_r>
    fe08:	a8c00017 	ldw	r3,0(r21)
    fe0c:	90c00015 	stw	r3,0(r18)
    fe10:	a8c00117 	ldw	r3,4(r21)
    fe14:	90c00115 	stw	r3,4(r18)
    fe18:	00c006c4 	movi	r3,27
    fe1c:	19804536 	bltu	r3,r6,ff34 <_realloc_r+0x470>
    fe20:	90800204 	addi	r2,r18,8
    fe24:	a8c00204 	addi	r3,r21,8
    fe28:	003f6306 	br	fbb8 <__alt_data_end+0xf000fbb8>
    fe2c:	9005883a 	mov	r2,r18
    fe30:	a8c00017 	ldw	r3,0(r21)
    fe34:	b821883a 	mov	r16,r23
    fe38:	b027883a 	mov	r19,r22
    fe3c:	10c00015 	stw	r3,0(r2)
    fe40:	a8c00117 	ldw	r3,4(r21)
    fe44:	10c00115 	stw	r3,4(r2)
    fe48:	a8c00217 	ldw	r3,8(r21)
    fe4c:	10c00215 	stw	r3,8(r2)
    fe50:	003f6a06 	br	fbfc <__alt_data_end+0xf000fbfc>
    fe54:	9c67883a 	add	r19,r19,r17
    fe58:	4445c83a 	sub	r2,r8,r17
    fe5c:	e4c00215 	stw	r19,8(fp)
    fe60:	10800054 	ori	r2,r2,1
    fe64:	98800115 	stw	r2,4(r19)
    fe68:	a8bfff17 	ldw	r2,-4(r21)
    fe6c:	a009883a 	mov	r4,r20
    fe70:	1080004c 	andi	r2,r2,1
    fe74:	1462b03a 	or	r17,r2,r17
    fe78:	ac7fff15 	stw	r17,-4(r21)
    fe7c:	00133180 	call	13318 <__malloc_unlock>
    fe80:	a805883a 	mov	r2,r21
    fe84:	003f6b06 	br	fc34 <__alt_data_end+0xf000fc34>
    fe88:	a80b883a 	mov	r5,r21
    fe8c:	9009883a 	mov	r4,r18
    fe90:	000e96c0 	call	e96c <memmove>
    fe94:	003f4e06 	br	fbd0 <__alt_data_end+0xf000fbd0>
    fe98:	89000404 	addi	r4,r17,16
    fe9c:	b93fbc16 	blt	r23,r4,fd90 <__alt_data_end+0xf000fd90>
    fea0:	b0800317 	ldw	r2,12(r22)
    fea4:	b0c00217 	ldw	r3,8(r22)
    fea8:	81bfff04 	addi	r6,r16,-4
    feac:	01000904 	movi	r4,36
    feb0:	18800315 	stw	r2,12(r3)
    feb4:	10c00215 	stw	r3,8(r2)
    feb8:	b4800204 	addi	r18,r22,8
    febc:	21804336 	bltu	r4,r6,ffcc <_realloc_r+0x508>
    fec0:	008004c4 	movi	r2,19
    fec4:	11803f2e 	bgeu	r2,r6,ffc4 <_realloc_r+0x500>
    fec8:	a8800017 	ldw	r2,0(r21)
    fecc:	b0800215 	stw	r2,8(r22)
    fed0:	a8800117 	ldw	r2,4(r21)
    fed4:	b0800315 	stw	r2,12(r22)
    fed8:	008006c4 	movi	r2,27
    fedc:	11803f36 	bltu	r2,r6,ffdc <_realloc_r+0x518>
    fee0:	b0800404 	addi	r2,r22,16
    fee4:	ad400204 	addi	r21,r21,8
    fee8:	a8c00017 	ldw	r3,0(r21)
    feec:	10c00015 	stw	r3,0(r2)
    fef0:	a8c00117 	ldw	r3,4(r21)
    fef4:	10c00115 	stw	r3,4(r2)
    fef8:	a8c00217 	ldw	r3,8(r21)
    fefc:	10c00215 	stw	r3,8(r2)
    ff00:	b447883a 	add	r3,r22,r17
    ff04:	bc45c83a 	sub	r2,r23,r17
    ff08:	e0c00215 	stw	r3,8(fp)
    ff0c:	10800054 	ori	r2,r2,1
    ff10:	18800115 	stw	r2,4(r3)
    ff14:	b0800117 	ldw	r2,4(r22)
    ff18:	a009883a 	mov	r4,r20
    ff1c:	1080004c 	andi	r2,r2,1
    ff20:	1462b03a 	or	r17,r2,r17
    ff24:	b4400115 	stw	r17,4(r22)
    ff28:	00133180 	call	13318 <__malloc_unlock>
    ff2c:	9005883a 	mov	r2,r18
    ff30:	003f4006 	br	fc34 <__alt_data_end+0xf000fc34>
    ff34:	a8c00217 	ldw	r3,8(r21)
    ff38:	90c00215 	stw	r3,8(r18)
    ff3c:	a8c00317 	ldw	r3,12(r21)
    ff40:	90c00315 	stw	r3,12(r18)
    ff44:	30801126 	beq	r6,r2,ff8c <_realloc_r+0x4c8>
    ff48:	90800404 	addi	r2,r18,16
    ff4c:	a8c00404 	addi	r3,r21,16
    ff50:	003f1906 	br	fbb8 <__alt_data_end+0xf000fbb8>
    ff54:	90ffff17 	ldw	r3,-4(r18)
    ff58:	00bfff04 	movi	r2,-4
    ff5c:	a825883a 	mov	r18,r21
    ff60:	1884703a 	and	r2,r3,r2
    ff64:	80a1883a 	add	r16,r16,r2
    ff68:	003f2406 	br	fbfc <__alt_data_end+0xf000fbfc>
    ff6c:	a8800217 	ldw	r2,8(r21)
    ff70:	b0800415 	stw	r2,16(r22)
    ff74:	a8800317 	ldw	r2,12(r21)
    ff78:	b0800515 	stw	r2,20(r22)
    ff7c:	31000a26 	beq	r6,r4,ffa8 <_realloc_r+0x4e4>
    ff80:	b0800604 	addi	r2,r22,24
    ff84:	ad400404 	addi	r21,r21,16
    ff88:	003fa906 	br	fe30 <__alt_data_end+0xf000fe30>
    ff8c:	a9000417 	ldw	r4,16(r21)
    ff90:	90800604 	addi	r2,r18,24
    ff94:	a8c00604 	addi	r3,r21,24
    ff98:	91000415 	stw	r4,16(r18)
    ff9c:	a9000517 	ldw	r4,20(r21)
    ffa0:	91000515 	stw	r4,20(r18)
    ffa4:	003f0406 	br	fbb8 <__alt_data_end+0xf000fbb8>
    ffa8:	a8c00417 	ldw	r3,16(r21)
    ffac:	ad400604 	addi	r21,r21,24
    ffb0:	b0800804 	addi	r2,r22,32
    ffb4:	b0c00615 	stw	r3,24(r22)
    ffb8:	a8ffff17 	ldw	r3,-4(r21)
    ffbc:	b0c00715 	stw	r3,28(r22)
    ffc0:	003f9b06 	br	fe30 <__alt_data_end+0xf000fe30>
    ffc4:	9005883a 	mov	r2,r18
    ffc8:	003fc706 	br	fee8 <__alt_data_end+0xf000fee8>
    ffcc:	a80b883a 	mov	r5,r21
    ffd0:	9009883a 	mov	r4,r18
    ffd4:	000e96c0 	call	e96c <memmove>
    ffd8:	003fc906 	br	ff00 <__alt_data_end+0xf000ff00>
    ffdc:	a8800217 	ldw	r2,8(r21)
    ffe0:	b0800415 	stw	r2,16(r22)
    ffe4:	a8800317 	ldw	r2,12(r21)
    ffe8:	b0800515 	stw	r2,20(r22)
    ffec:	31000726 	beq	r6,r4,1000c <_realloc_r+0x548>
    fff0:	b0800604 	addi	r2,r22,24
    fff4:	ad400404 	addi	r21,r21,16
    fff8:	003fbb06 	br	fee8 <__alt_data_end+0xf000fee8>
    fffc:	a009883a 	mov	r4,r20
   10000:	00133180 	call	13318 <__malloc_unlock>
   10004:	0005883a 	mov	r2,zero
   10008:	003f0a06 	br	fc34 <__alt_data_end+0xf000fc34>
   1000c:	a8c00417 	ldw	r3,16(r21)
   10010:	ad400604 	addi	r21,r21,24
   10014:	b0800804 	addi	r2,r22,32
   10018:	b0c00615 	stw	r3,24(r22)
   1001c:	a8ffff17 	ldw	r3,-4(r21)
   10020:	b0c00715 	stw	r3,28(r22)
   10024:	003fb006 	br	fee8 <__alt_data_end+0xf000fee8>

00010028 <__fpclassifyd>:
   10028:	00a00034 	movhi	r2,32768
   1002c:	10bfffc4 	addi	r2,r2,-1
   10030:	2884703a 	and	r2,r5,r2
   10034:	10000726 	beq	r2,zero,10054 <__fpclassifyd+0x2c>
   10038:	00fffc34 	movhi	r3,65520
   1003c:	019ff834 	movhi	r6,32736
   10040:	28c7883a 	add	r3,r5,r3
   10044:	31bfffc4 	addi	r6,r6,-1
   10048:	30c00536 	bltu	r6,r3,10060 <__fpclassifyd+0x38>
   1004c:	00800104 	movi	r2,4
   10050:	f800283a 	ret
   10054:	2000021e 	bne	r4,zero,10060 <__fpclassifyd+0x38>
   10058:	00800084 	movi	r2,2
   1005c:	f800283a 	ret
   10060:	00dffc34 	movhi	r3,32752
   10064:	019ff834 	movhi	r6,32736
   10068:	28cb883a 	add	r5,r5,r3
   1006c:	31bfffc4 	addi	r6,r6,-1
   10070:	317ff62e 	bgeu	r6,r5,1004c <__alt_data_end+0xf001004c>
   10074:	01400434 	movhi	r5,16
   10078:	297fffc4 	addi	r5,r5,-1
   1007c:	28800236 	bltu	r5,r2,10088 <__fpclassifyd+0x60>
   10080:	008000c4 	movi	r2,3
   10084:	f800283a 	ret
   10088:	10c00226 	beq	r2,r3,10094 <__fpclassifyd+0x6c>
   1008c:	0005883a 	mov	r2,zero
   10090:	f800283a 	ret
   10094:	2005003a 	cmpeq	r2,r4,zero
   10098:	f800283a 	ret

0001009c <_sbrk_r>:
   1009c:	defffd04 	addi	sp,sp,-12
   100a0:	dc000015 	stw	r16,0(sp)
   100a4:	04020034 	movhi	r16,2048
   100a8:	dc400115 	stw	r17,4(sp)
   100ac:	8409e104 	addi	r16,r16,10116
   100b0:	2023883a 	mov	r17,r4
   100b4:	2809883a 	mov	r4,r5
   100b8:	dfc00215 	stw	ra,8(sp)
   100bc:	80000015 	stw	zero,0(r16)
   100c0:	00134d80 	call	134d8 <sbrk>
   100c4:	00ffffc4 	movi	r3,-1
   100c8:	10c00526 	beq	r2,r3,100e0 <_sbrk_r+0x44>
   100cc:	dfc00217 	ldw	ra,8(sp)
   100d0:	dc400117 	ldw	r17,4(sp)
   100d4:	dc000017 	ldw	r16,0(sp)
   100d8:	dec00304 	addi	sp,sp,12
   100dc:	f800283a 	ret
   100e0:	80c00017 	ldw	r3,0(r16)
   100e4:	183ff926 	beq	r3,zero,100cc <__alt_data_end+0xf00100cc>
   100e8:	88c00015 	stw	r3,0(r17)
   100ec:	003ff706 	br	100cc <__alt_data_end+0xf00100cc>

000100f0 <__sread>:
   100f0:	defffe04 	addi	sp,sp,-8
   100f4:	dc000015 	stw	r16,0(sp)
   100f8:	2821883a 	mov	r16,r5
   100fc:	2940038f 	ldh	r5,14(r5)
   10100:	dfc00115 	stw	ra,4(sp)
   10104:	0011ee40 	call	11ee4 <_read_r>
   10108:	10000716 	blt	r2,zero,10128 <__sread+0x38>
   1010c:	80c01417 	ldw	r3,80(r16)
   10110:	1887883a 	add	r3,r3,r2
   10114:	80c01415 	stw	r3,80(r16)
   10118:	dfc00117 	ldw	ra,4(sp)
   1011c:	dc000017 	ldw	r16,0(sp)
   10120:	dec00204 	addi	sp,sp,8
   10124:	f800283a 	ret
   10128:	80c0030b 	ldhu	r3,12(r16)
   1012c:	18fbffcc 	andi	r3,r3,61439
   10130:	80c0030d 	sth	r3,12(r16)
   10134:	dfc00117 	ldw	ra,4(sp)
   10138:	dc000017 	ldw	r16,0(sp)
   1013c:	dec00204 	addi	sp,sp,8
   10140:	f800283a 	ret

00010144 <__seofread>:
   10144:	0005883a 	mov	r2,zero
   10148:	f800283a 	ret

0001014c <__swrite>:
   1014c:	2880030b 	ldhu	r2,12(r5)
   10150:	defffb04 	addi	sp,sp,-20
   10154:	dcc00315 	stw	r19,12(sp)
   10158:	dc800215 	stw	r18,8(sp)
   1015c:	dc400115 	stw	r17,4(sp)
   10160:	dc000015 	stw	r16,0(sp)
   10164:	dfc00415 	stw	ra,16(sp)
   10168:	10c0400c 	andi	r3,r2,256
   1016c:	2821883a 	mov	r16,r5
   10170:	2023883a 	mov	r17,r4
   10174:	3025883a 	mov	r18,r6
   10178:	3827883a 	mov	r19,r7
   1017c:	18000526 	beq	r3,zero,10194 <__swrite+0x48>
   10180:	2940038f 	ldh	r5,14(r5)
   10184:	01c00084 	movi	r7,2
   10188:	000d883a 	mov	r6,zero
   1018c:	0011e840 	call	11e84 <_lseek_r>
   10190:	8080030b 	ldhu	r2,12(r16)
   10194:	8140038f 	ldh	r5,14(r16)
   10198:	10bbffcc 	andi	r2,r2,61439
   1019c:	980f883a 	mov	r7,r19
   101a0:	900d883a 	mov	r6,r18
   101a4:	8809883a 	mov	r4,r17
   101a8:	8080030d 	sth	r2,12(r16)
   101ac:	dfc00417 	ldw	ra,16(sp)
   101b0:	dcc00317 	ldw	r19,12(sp)
   101b4:	dc800217 	ldw	r18,8(sp)
   101b8:	dc400117 	ldw	r17,4(sp)
   101bc:	dc000017 	ldw	r16,0(sp)
   101c0:	dec00504 	addi	sp,sp,20
   101c4:	00119501 	jmpi	11950 <_write_r>

000101c8 <__sseek>:
   101c8:	defffe04 	addi	sp,sp,-8
   101cc:	dc000015 	stw	r16,0(sp)
   101d0:	2821883a 	mov	r16,r5
   101d4:	2940038f 	ldh	r5,14(r5)
   101d8:	dfc00115 	stw	ra,4(sp)
   101dc:	0011e840 	call	11e84 <_lseek_r>
   101e0:	00ffffc4 	movi	r3,-1
   101e4:	10c00826 	beq	r2,r3,10208 <__sseek+0x40>
   101e8:	80c0030b 	ldhu	r3,12(r16)
   101ec:	80801415 	stw	r2,80(r16)
   101f0:	18c40014 	ori	r3,r3,4096
   101f4:	80c0030d 	sth	r3,12(r16)
   101f8:	dfc00117 	ldw	ra,4(sp)
   101fc:	dc000017 	ldw	r16,0(sp)
   10200:	dec00204 	addi	sp,sp,8
   10204:	f800283a 	ret
   10208:	80c0030b 	ldhu	r3,12(r16)
   1020c:	18fbffcc 	andi	r3,r3,61439
   10210:	80c0030d 	sth	r3,12(r16)
   10214:	dfc00117 	ldw	ra,4(sp)
   10218:	dc000017 	ldw	r16,0(sp)
   1021c:	dec00204 	addi	sp,sp,8
   10220:	f800283a 	ret

00010224 <__sclose>:
   10224:	2940038f 	ldh	r5,14(r5)
   10228:	00119b01 	jmpi	119b0 <_close_r>

0001022c <strcmp>:
   1022c:	2144b03a 	or	r2,r4,r5
   10230:	108000cc 	andi	r2,r2,3
   10234:	1000171e 	bne	r2,zero,10294 <strcmp+0x68>
   10238:	20800017 	ldw	r2,0(r4)
   1023c:	28c00017 	ldw	r3,0(r5)
   10240:	10c0141e 	bne	r2,r3,10294 <strcmp+0x68>
   10244:	027fbff4 	movhi	r9,65279
   10248:	4a7fbfc4 	addi	r9,r9,-257
   1024c:	0086303a 	nor	r3,zero,r2
   10250:	02202074 	movhi	r8,32897
   10254:	1245883a 	add	r2,r2,r9
   10258:	42202004 	addi	r8,r8,-32640
   1025c:	10c4703a 	and	r2,r2,r3
   10260:	1204703a 	and	r2,r2,r8
   10264:	10000226 	beq	r2,zero,10270 <strcmp+0x44>
   10268:	00002306 	br	102f8 <strcmp+0xcc>
   1026c:	1000221e 	bne	r2,zero,102f8 <strcmp+0xcc>
   10270:	21000104 	addi	r4,r4,4
   10274:	20c00017 	ldw	r3,0(r4)
   10278:	29400104 	addi	r5,r5,4
   1027c:	29800017 	ldw	r6,0(r5)
   10280:	1a4f883a 	add	r7,r3,r9
   10284:	00c4303a 	nor	r2,zero,r3
   10288:	3884703a 	and	r2,r7,r2
   1028c:	1204703a 	and	r2,r2,r8
   10290:	19bff626 	beq	r3,r6,1026c <__alt_data_end+0xf001026c>
   10294:	20800003 	ldbu	r2,0(r4)
   10298:	10c03fcc 	andi	r3,r2,255
   1029c:	18c0201c 	xori	r3,r3,128
   102a0:	18ffe004 	addi	r3,r3,-128
   102a4:	18000c26 	beq	r3,zero,102d8 <strcmp+0xac>
   102a8:	29800007 	ldb	r6,0(r5)
   102ac:	19800326 	beq	r3,r6,102bc <strcmp+0x90>
   102b0:	00001306 	br	10300 <strcmp+0xd4>
   102b4:	29800007 	ldb	r6,0(r5)
   102b8:	11800b1e 	bne	r2,r6,102e8 <strcmp+0xbc>
   102bc:	21000044 	addi	r4,r4,1
   102c0:	20c00003 	ldbu	r3,0(r4)
   102c4:	29400044 	addi	r5,r5,1
   102c8:	18803fcc 	andi	r2,r3,255
   102cc:	1080201c 	xori	r2,r2,128
   102d0:	10bfe004 	addi	r2,r2,-128
   102d4:	103ff71e 	bne	r2,zero,102b4 <__alt_data_end+0xf00102b4>
   102d8:	0007883a 	mov	r3,zero
   102dc:	28800003 	ldbu	r2,0(r5)
   102e0:	1885c83a 	sub	r2,r3,r2
   102e4:	f800283a 	ret
   102e8:	28800003 	ldbu	r2,0(r5)
   102ec:	18c03fcc 	andi	r3,r3,255
   102f0:	1885c83a 	sub	r2,r3,r2
   102f4:	f800283a 	ret
   102f8:	0005883a 	mov	r2,zero
   102fc:	f800283a 	ret
   10300:	10c03fcc 	andi	r3,r2,255
   10304:	003ff506 	br	102dc <__alt_data_end+0xf00102dc>

00010308 <__sprint_r.part.0>:
   10308:	28801917 	ldw	r2,100(r5)
   1030c:	defff604 	addi	sp,sp,-40
   10310:	dd400515 	stw	r21,20(sp)
   10314:	dfc00915 	stw	ra,36(sp)
   10318:	df000815 	stw	fp,32(sp)
   1031c:	ddc00715 	stw	r23,28(sp)
   10320:	dd800615 	stw	r22,24(sp)
   10324:	dd000415 	stw	r20,16(sp)
   10328:	dcc00315 	stw	r19,12(sp)
   1032c:	dc800215 	stw	r18,8(sp)
   10330:	dc400115 	stw	r17,4(sp)
   10334:	dc000015 	stw	r16,0(sp)
   10338:	1088000c 	andi	r2,r2,8192
   1033c:	302b883a 	mov	r21,r6
   10340:	10002e26 	beq	r2,zero,103fc <__sprint_r.part.0+0xf4>
   10344:	30800217 	ldw	r2,8(r6)
   10348:	35800017 	ldw	r22,0(r6)
   1034c:	10002926 	beq	r2,zero,103f4 <__sprint_r.part.0+0xec>
   10350:	2827883a 	mov	r19,r5
   10354:	2029883a 	mov	r20,r4
   10358:	b5c00104 	addi	r23,r22,4
   1035c:	04bfffc4 	movi	r18,-1
   10360:	bc400017 	ldw	r17,0(r23)
   10364:	b4000017 	ldw	r16,0(r22)
   10368:	0039883a 	mov	fp,zero
   1036c:	8822d0ba 	srli	r17,r17,2
   10370:	8800031e 	bne	r17,zero,10380 <__sprint_r.part.0+0x78>
   10374:	00001806 	br	103d8 <__sprint_r.part.0+0xd0>
   10378:	84000104 	addi	r16,r16,4
   1037c:	8f001526 	beq	r17,fp,103d4 <__sprint_r.part.0+0xcc>
   10380:	81400017 	ldw	r5,0(r16)
   10384:	980d883a 	mov	r6,r19
   10388:	a009883a 	mov	r4,r20
   1038c:	0011d300 	call	11d30 <_fputwc_r>
   10390:	e7000044 	addi	fp,fp,1
   10394:	14bff81e 	bne	r2,r18,10378 <__alt_data_end+0xf0010378>
   10398:	9005883a 	mov	r2,r18
   1039c:	a8000215 	stw	zero,8(r21)
   103a0:	a8000115 	stw	zero,4(r21)
   103a4:	dfc00917 	ldw	ra,36(sp)
   103a8:	df000817 	ldw	fp,32(sp)
   103ac:	ddc00717 	ldw	r23,28(sp)
   103b0:	dd800617 	ldw	r22,24(sp)
   103b4:	dd400517 	ldw	r21,20(sp)
   103b8:	dd000417 	ldw	r20,16(sp)
   103bc:	dcc00317 	ldw	r19,12(sp)
   103c0:	dc800217 	ldw	r18,8(sp)
   103c4:	dc400117 	ldw	r17,4(sp)
   103c8:	dc000017 	ldw	r16,0(sp)
   103cc:	dec00a04 	addi	sp,sp,40
   103d0:	f800283a 	ret
   103d4:	a8800217 	ldw	r2,8(r21)
   103d8:	8c63883a 	add	r17,r17,r17
   103dc:	8c63883a 	add	r17,r17,r17
   103e0:	1445c83a 	sub	r2,r2,r17
   103e4:	a8800215 	stw	r2,8(r21)
   103e8:	b5800204 	addi	r22,r22,8
   103ec:	bdc00204 	addi	r23,r23,8
   103f0:	103fdb1e 	bne	r2,zero,10360 <__alt_data_end+0xf0010360>
   103f4:	0005883a 	mov	r2,zero
   103f8:	003fe806 	br	1039c <__alt_data_end+0xf001039c>
   103fc:	000d7a00 	call	d7a0 <__sfvwrite_r>
   10400:	003fe606 	br	1039c <__alt_data_end+0xf001039c>

00010404 <__sprint_r>:
   10404:	30c00217 	ldw	r3,8(r6)
   10408:	18000126 	beq	r3,zero,10410 <__sprint_r+0xc>
   1040c:	00103081 	jmpi	10308 <__sprint_r.part.0>
   10410:	30000115 	stw	zero,4(r6)
   10414:	0005883a 	mov	r2,zero
   10418:	f800283a 	ret

0001041c <___vfiprintf_internal_r>:
   1041c:	deffc904 	addi	sp,sp,-220
   10420:	df003515 	stw	fp,212(sp)
   10424:	dd003115 	stw	r20,196(sp)
   10428:	dfc03615 	stw	ra,216(sp)
   1042c:	ddc03415 	stw	r23,208(sp)
   10430:	dd803315 	stw	r22,204(sp)
   10434:	dd403215 	stw	r21,200(sp)
   10438:	dcc03015 	stw	r19,192(sp)
   1043c:	dc802f15 	stw	r18,188(sp)
   10440:	dc402e15 	stw	r17,184(sp)
   10444:	dc002d15 	stw	r16,180(sp)
   10448:	d9002015 	stw	r4,128(sp)
   1044c:	d9c02215 	stw	r7,136(sp)
   10450:	2829883a 	mov	r20,r5
   10454:	3039883a 	mov	fp,r6
   10458:	20000226 	beq	r4,zero,10464 <___vfiprintf_internal_r+0x48>
   1045c:	20800e17 	ldw	r2,56(r4)
   10460:	1000cf26 	beq	r2,zero,107a0 <___vfiprintf_internal_r+0x384>
   10464:	a080030b 	ldhu	r2,12(r20)
   10468:	10c8000c 	andi	r3,r2,8192
   1046c:	1800061e 	bne	r3,zero,10488 <___vfiprintf_internal_r+0x6c>
   10470:	a1001917 	ldw	r4,100(r20)
   10474:	00f7ffc4 	movi	r3,-8193
   10478:	10880014 	ori	r2,r2,8192
   1047c:	20c6703a 	and	r3,r4,r3
   10480:	a080030d 	sth	r2,12(r20)
   10484:	a0c01915 	stw	r3,100(r20)
   10488:	10c0020c 	andi	r3,r2,8
   1048c:	1800a926 	beq	r3,zero,10734 <___vfiprintf_internal_r+0x318>
   10490:	a0c00417 	ldw	r3,16(r20)
   10494:	1800a726 	beq	r3,zero,10734 <___vfiprintf_internal_r+0x318>
   10498:	1080068c 	andi	r2,r2,26
   1049c:	00c00284 	movi	r3,10
   104a0:	10c0ac26 	beq	r2,r3,10754 <___vfiprintf_internal_r+0x338>
   104a4:	da801a04 	addi	r10,sp,104
   104a8:	da801e15 	stw	r10,120(sp)
   104ac:	d8801e17 	ldw	r2,120(sp)
   104b0:	da8019c4 	addi	r10,sp,103
   104b4:	05820034 	movhi	r22,2048
   104b8:	05c20034 	movhi	r23,2048
   104bc:	da801f15 	stw	r10,124(sp)
   104c0:	1295c83a 	sub	r10,r2,r10
   104c4:	b5812004 	addi	r22,r22,1152
   104c8:	bdc11c04 	addi	r23,r23,1136
   104cc:	dec01a15 	stw	sp,104(sp)
   104d0:	d8001c15 	stw	zero,112(sp)
   104d4:	d8001b15 	stw	zero,108(sp)
   104d8:	d8002615 	stw	zero,152(sp)
   104dc:	d8002315 	stw	zero,140(sp)
   104e0:	da802715 	stw	r10,156(sp)
   104e4:	d811883a 	mov	r8,sp
   104e8:	dd002115 	stw	r20,132(sp)
   104ec:	e021883a 	mov	r16,fp
   104f0:	80800007 	ldb	r2,0(r16)
   104f4:	1003ea26 	beq	r2,zero,114a0 <___vfiprintf_internal_r+0x1084>
   104f8:	00c00944 	movi	r3,37
   104fc:	8025883a 	mov	r18,r16
   10500:	10c0021e 	bne	r2,r3,1050c <___vfiprintf_internal_r+0xf0>
   10504:	00001606 	br	10560 <___vfiprintf_internal_r+0x144>
   10508:	10c00326 	beq	r2,r3,10518 <___vfiprintf_internal_r+0xfc>
   1050c:	94800044 	addi	r18,r18,1
   10510:	90800007 	ldb	r2,0(r18)
   10514:	103ffc1e 	bne	r2,zero,10508 <__alt_data_end+0xf0010508>
   10518:	9423c83a 	sub	r17,r18,r16
   1051c:	88001026 	beq	r17,zero,10560 <___vfiprintf_internal_r+0x144>
   10520:	d8c01c17 	ldw	r3,112(sp)
   10524:	d8801b17 	ldw	r2,108(sp)
   10528:	44000015 	stw	r16,0(r8)
   1052c:	88c7883a 	add	r3,r17,r3
   10530:	10800044 	addi	r2,r2,1
   10534:	44400115 	stw	r17,4(r8)
   10538:	d8c01c15 	stw	r3,112(sp)
   1053c:	d8801b15 	stw	r2,108(sp)
   10540:	010001c4 	movi	r4,7
   10544:	2080760e 	bge	r4,r2,10720 <___vfiprintf_internal_r+0x304>
   10548:	1803821e 	bne	r3,zero,11354 <___vfiprintf_internal_r+0xf38>
   1054c:	da802317 	ldw	r10,140(sp)
   10550:	d8001b15 	stw	zero,108(sp)
   10554:	d811883a 	mov	r8,sp
   10558:	5455883a 	add	r10,r10,r17
   1055c:	da802315 	stw	r10,140(sp)
   10560:	90800007 	ldb	r2,0(r18)
   10564:	10044626 	beq	r2,zero,11680 <___vfiprintf_internal_r+0x1264>
   10568:	90c00047 	ldb	r3,1(r18)
   1056c:	94000044 	addi	r16,r18,1
   10570:	d8001d85 	stb	zero,118(sp)
   10574:	0009883a 	mov	r4,zero
   10578:	000f883a 	mov	r7,zero
   1057c:	027fffc4 	movi	r9,-1
   10580:	0023883a 	mov	r17,zero
   10584:	0029883a 	mov	r20,zero
   10588:	01401604 	movi	r5,88
   1058c:	01800244 	movi	r6,9
   10590:	03400a84 	movi	r13,42
   10594:	03001b04 	movi	r12,108
   10598:	84000044 	addi	r16,r16,1
   1059c:	18bff804 	addi	r2,r3,-32
   105a0:	28827336 	bltu	r5,r2,10f70 <___vfiprintf_internal_r+0xb54>
   105a4:	100490ba 	slli	r2,r2,2
   105a8:	02800074 	movhi	r10,1
   105ac:	52816f04 	addi	r10,r10,1468
   105b0:	1285883a 	add	r2,r2,r10
   105b4:	10800017 	ldw	r2,0(r2)
   105b8:	1000683a 	jmp	r2
   105bc:	00010ca4 	muli	zero,zero,1074
   105c0:	00010f70 	cmpltui	zero,zero,1085
   105c4:	00010f70 	cmpltui	zero,zero,1085
   105c8:	00010cc4 	movi	zero,1075
   105cc:	00010f70 	cmpltui	zero,zero,1085
   105d0:	00010f70 	cmpltui	zero,zero,1085
   105d4:	00010f70 	cmpltui	zero,zero,1085
   105d8:	00010f70 	cmpltui	zero,zero,1085
   105dc:	00010f70 	cmpltui	zero,zero,1085
   105e0:	00010f70 	cmpltui	zero,zero,1085
   105e4:	00010eac 	andhi	zero,zero,1082
   105e8:	00010ec8 	cmpgei	zero,zero,1083
   105ec:	00010f70 	cmpltui	zero,zero,1085
   105f0:	000107b0 	cmpltui	zero,zero,1054
   105f4:	00010ed8 	cmpnei	zero,zero,1083
   105f8:	00010f70 	cmpltui	zero,zero,1085
   105fc:	00010cd0 	cmplti	zero,zero,1075
   10600:	00010cdc 	xori	zero,zero,1075
   10604:	00010cdc 	xori	zero,zero,1075
   10608:	00010cdc 	xori	zero,zero,1075
   1060c:	00010cdc 	xori	zero,zero,1075
   10610:	00010cdc 	xori	zero,zero,1075
   10614:	00010cdc 	xori	zero,zero,1075
   10618:	00010cdc 	xori	zero,zero,1075
   1061c:	00010cdc 	xori	zero,zero,1075
   10620:	00010cdc 	xori	zero,zero,1075
   10624:	00010f70 	cmpltui	zero,zero,1085
   10628:	00010f70 	cmpltui	zero,zero,1085
   1062c:	00010f70 	cmpltui	zero,zero,1085
   10630:	00010f70 	cmpltui	zero,zero,1085
   10634:	00010f70 	cmpltui	zero,zero,1085
   10638:	00010f70 	cmpltui	zero,zero,1085
   1063c:	00010f70 	cmpltui	zero,zero,1085
   10640:	00010f70 	cmpltui	zero,zero,1085
   10644:	00010f70 	cmpltui	zero,zero,1085
   10648:	00010f70 	cmpltui	zero,zero,1085
   1064c:	00010d08 	cmpgei	zero,zero,1076
   10650:	00010f70 	cmpltui	zero,zero,1085
   10654:	00010f70 	cmpltui	zero,zero,1085
   10658:	00010f70 	cmpltui	zero,zero,1085
   1065c:	00010f70 	cmpltui	zero,zero,1085
   10660:	00010f70 	cmpltui	zero,zero,1085
   10664:	00010f70 	cmpltui	zero,zero,1085
   10668:	00010f70 	cmpltui	zero,zero,1085
   1066c:	00010f70 	cmpltui	zero,zero,1085
   10670:	00010f70 	cmpltui	zero,zero,1085
   10674:	00010f70 	cmpltui	zero,zero,1085
   10678:	00010d40 	call	10d4 <pvPortMalloc+0x104>
   1067c:	00010f70 	cmpltui	zero,zero,1085
   10680:	00010f70 	cmpltui	zero,zero,1085
   10684:	00010f70 	cmpltui	zero,zero,1085
   10688:	00010f70 	cmpltui	zero,zero,1085
   1068c:	00010f70 	cmpltui	zero,zero,1085
   10690:	00010d98 	cmpnei	zero,zero,1078
   10694:	00010f70 	cmpltui	zero,zero,1085
   10698:	00010f70 	cmpltui	zero,zero,1085
   1069c:	00010e08 	cmpgei	zero,zero,1080
   106a0:	00010f70 	cmpltui	zero,zero,1085
   106a4:	00010f70 	cmpltui	zero,zero,1085
   106a8:	00010f70 	cmpltui	zero,zero,1085
   106ac:	00010f70 	cmpltui	zero,zero,1085
   106b0:	00010f70 	cmpltui	zero,zero,1085
   106b4:	00010f70 	cmpltui	zero,zero,1085
   106b8:	00010f70 	cmpltui	zero,zero,1085
   106bc:	00010f70 	cmpltui	zero,zero,1085
   106c0:	00010f70 	cmpltui	zero,zero,1085
   106c4:	00010f70 	cmpltui	zero,zero,1085
   106c8:	00010bb4 	movhi	zero,1070
   106cc:	00010be0 	cmpeqi	zero,zero,1071
   106d0:	00010f70 	cmpltui	zero,zero,1085
   106d4:	00010f70 	cmpltui	zero,zero,1085
   106d8:	00010f70 	cmpltui	zero,zero,1085
   106dc:	00010f18 	cmpnei	zero,zero,1084
   106e0:	00010be0 	cmpeqi	zero,zero,1071
   106e4:	00010f70 	cmpltui	zero,zero,1085
   106e8:	00010f70 	cmpltui	zero,zero,1085
   106ec:	00010a74 	movhi	zero,1065
   106f0:	00010f70 	cmpltui	zero,zero,1085
   106f4:	00010a84 	movi	zero,1066
   106f8:	00010ac0 	call	10ac <pvPortMalloc+0xdc>
   106fc:	000107bc 	xorhi	zero,zero,1054
   10700:	00010a68 	cmpgeui	zero,zero,1065
   10704:	00010f70 	cmpltui	zero,zero,1085
   10708:	00010e44 	movi	zero,1081
   1070c:	00010f70 	cmpltui	zero,zero,1085
   10710:	00010e9c 	xori	zero,zero,1082
   10714:	00010f70 	cmpltui	zero,zero,1085
   10718:	00010f70 	cmpltui	zero,zero,1085
   1071c:	00010b60 	cmpeqi	zero,zero,1069
   10720:	42000204 	addi	r8,r8,8
   10724:	da802317 	ldw	r10,140(sp)
   10728:	5455883a 	add	r10,r10,r17
   1072c:	da802315 	stw	r10,140(sp)
   10730:	003f8b06 	br	10560 <__alt_data_end+0xf0010560>
   10734:	d9002017 	ldw	r4,128(sp)
   10738:	a00b883a 	mov	r5,r20
   1073c:	000b3480 	call	b348 <__swsetup_r>
   10740:	1003b11e 	bne	r2,zero,11608 <___vfiprintf_internal_r+0x11ec>
   10744:	a080030b 	ldhu	r2,12(r20)
   10748:	00c00284 	movi	r3,10
   1074c:	1080068c 	andi	r2,r2,26
   10750:	10ff541e 	bne	r2,r3,104a4 <__alt_data_end+0xf00104a4>
   10754:	a080038f 	ldh	r2,14(r20)
   10758:	103f5216 	blt	r2,zero,104a4 <__alt_data_end+0xf00104a4>
   1075c:	d9c02217 	ldw	r7,136(sp)
   10760:	d9002017 	ldw	r4,128(sp)
   10764:	e00d883a 	mov	r6,fp
   10768:	a00b883a 	mov	r5,r20
   1076c:	00118940 	call	11894 <__sbprintf>
   10770:	dfc03617 	ldw	ra,216(sp)
   10774:	df003517 	ldw	fp,212(sp)
   10778:	ddc03417 	ldw	r23,208(sp)
   1077c:	dd803317 	ldw	r22,204(sp)
   10780:	dd403217 	ldw	r21,200(sp)
   10784:	dd003117 	ldw	r20,196(sp)
   10788:	dcc03017 	ldw	r19,192(sp)
   1078c:	dc802f17 	ldw	r18,188(sp)
   10790:	dc402e17 	ldw	r17,184(sp)
   10794:	dc002d17 	ldw	r16,180(sp)
   10798:	dec03704 	addi	sp,sp,220
   1079c:	f800283a 	ret
   107a0:	000d31c0 	call	d31c <__sinit>
   107a4:	003f2f06 	br	10464 <__alt_data_end+0xf0010464>
   107a8:	0463c83a 	sub	r17,zero,r17
   107ac:	d8802215 	stw	r2,136(sp)
   107b0:	a5000114 	ori	r20,r20,4
   107b4:	80c00007 	ldb	r3,0(r16)
   107b8:	003f7706 	br	10598 <__alt_data_end+0xf0010598>
   107bc:	00800c04 	movi	r2,48
   107c0:	da802217 	ldw	r10,136(sp)
   107c4:	d8801d05 	stb	r2,116(sp)
   107c8:	00801e04 	movi	r2,120
   107cc:	d8801d45 	stb	r2,117(sp)
   107d0:	d8001d85 	stb	zero,118(sp)
   107d4:	50c00104 	addi	r3,r10,4
   107d8:	54800017 	ldw	r18,0(r10)
   107dc:	0027883a 	mov	r19,zero
   107e0:	a0800094 	ori	r2,r20,2
   107e4:	48030b16 	blt	r9,zero,11414 <___vfiprintf_internal_r+0xff8>
   107e8:	00bfdfc4 	movi	r2,-129
   107ec:	a096703a 	and	r11,r20,r2
   107f0:	d8c02215 	stw	r3,136(sp)
   107f4:	5d000094 	ori	r20,r11,2
   107f8:	90032b1e 	bne	r18,zero,114a8 <___vfiprintf_internal_r+0x108c>
   107fc:	00820034 	movhi	r2,2048
   10800:	1080bb04 	addi	r2,r2,748
   10804:	d8802615 	stw	r2,152(sp)
   10808:	0039883a 	mov	fp,zero
   1080c:	48017b1e 	bne	r9,zero,10dfc <___vfiprintf_internal_r+0x9e0>
   10810:	0013883a 	mov	r9,zero
   10814:	0027883a 	mov	r19,zero
   10818:	dd401a04 	addi	r21,sp,104
   1081c:	4825883a 	mov	r18,r9
   10820:	4cc0010e 	bge	r9,r19,10828 <___vfiprintf_internal_r+0x40c>
   10824:	9825883a 	mov	r18,r19
   10828:	e7003fcc 	andi	fp,fp,255
   1082c:	e700201c 	xori	fp,fp,128
   10830:	e73fe004 	addi	fp,fp,-128
   10834:	e0000126 	beq	fp,zero,1083c <___vfiprintf_internal_r+0x420>
   10838:	94800044 	addi	r18,r18,1
   1083c:	a380008c 	andi	r14,r20,2
   10840:	70000126 	beq	r14,zero,10848 <___vfiprintf_internal_r+0x42c>
   10844:	94800084 	addi	r18,r18,2
   10848:	a700210c 	andi	fp,r20,132
   1084c:	e001df1e 	bne	fp,zero,10fcc <___vfiprintf_internal_r+0xbb0>
   10850:	8c87c83a 	sub	r3,r17,r18
   10854:	00c1dd0e 	bge	zero,r3,10fcc <___vfiprintf_internal_r+0xbb0>
   10858:	01c00404 	movi	r7,16
   1085c:	d8801c17 	ldw	r2,112(sp)
   10860:	38c3ad0e 	bge	r7,r3,11718 <___vfiprintf_internal_r+0x12fc>
   10864:	02820034 	movhi	r10,2048
   10868:	52812004 	addi	r10,r10,1152
   1086c:	dc002915 	stw	r16,164(sp)
   10870:	d9801b17 	ldw	r6,108(sp)
   10874:	da802415 	stw	r10,144(sp)
   10878:	03c001c4 	movi	r15,7
   1087c:	da402515 	stw	r9,148(sp)
   10880:	db802815 	stw	r14,160(sp)
   10884:	1821883a 	mov	r16,r3
   10888:	00000506 	br	108a0 <___vfiprintf_internal_r+0x484>
   1088c:	31400084 	addi	r5,r6,2
   10890:	42000204 	addi	r8,r8,8
   10894:	200d883a 	mov	r6,r4
   10898:	843ffc04 	addi	r16,r16,-16
   1089c:	3c000d0e 	bge	r7,r16,108d4 <___vfiprintf_internal_r+0x4b8>
   108a0:	10800404 	addi	r2,r2,16
   108a4:	31000044 	addi	r4,r6,1
   108a8:	45800015 	stw	r22,0(r8)
   108ac:	41c00115 	stw	r7,4(r8)
   108b0:	d8801c15 	stw	r2,112(sp)
   108b4:	d9001b15 	stw	r4,108(sp)
   108b8:	793ff40e 	bge	r15,r4,1088c <__alt_data_end+0xf001088c>
   108bc:	1001b51e 	bne	r2,zero,10f94 <___vfiprintf_internal_r+0xb78>
   108c0:	843ffc04 	addi	r16,r16,-16
   108c4:	000d883a 	mov	r6,zero
   108c8:	01400044 	movi	r5,1
   108cc:	d811883a 	mov	r8,sp
   108d0:	3c3ff316 	blt	r7,r16,108a0 <__alt_data_end+0xf00108a0>
   108d4:	8007883a 	mov	r3,r16
   108d8:	da402517 	ldw	r9,148(sp)
   108dc:	db802817 	ldw	r14,160(sp)
   108e0:	dc002917 	ldw	r16,164(sp)
   108e4:	da802417 	ldw	r10,144(sp)
   108e8:	1885883a 	add	r2,r3,r2
   108ec:	40c00115 	stw	r3,4(r8)
   108f0:	42800015 	stw	r10,0(r8)
   108f4:	d8801c15 	stw	r2,112(sp)
   108f8:	d9401b15 	stw	r5,108(sp)
   108fc:	00c001c4 	movi	r3,7
   10900:	19426016 	blt	r3,r5,11284 <___vfiprintf_internal_r+0xe68>
   10904:	d8c01d87 	ldb	r3,118(sp)
   10908:	42000204 	addi	r8,r8,8
   1090c:	29000044 	addi	r4,r5,1
   10910:	1801b31e 	bne	r3,zero,10fe0 <___vfiprintf_internal_r+0xbc4>
   10914:	7001c026 	beq	r14,zero,11018 <___vfiprintf_internal_r+0xbfc>
   10918:	d8c01d04 	addi	r3,sp,116
   1091c:	10800084 	addi	r2,r2,2
   10920:	40c00015 	stw	r3,0(r8)
   10924:	00c00084 	movi	r3,2
   10928:	40c00115 	stw	r3,4(r8)
   1092c:	d8801c15 	stw	r2,112(sp)
   10930:	d9001b15 	stw	r4,108(sp)
   10934:	00c001c4 	movi	r3,7
   10938:	1902650e 	bge	r3,r4,112d0 <___vfiprintf_internal_r+0xeb4>
   1093c:	10029a1e 	bne	r2,zero,113a8 <___vfiprintf_internal_r+0xf8c>
   10940:	00c02004 	movi	r3,128
   10944:	01000044 	movi	r4,1
   10948:	000b883a 	mov	r5,zero
   1094c:	d811883a 	mov	r8,sp
   10950:	e0c1b31e 	bne	fp,r3,11020 <___vfiprintf_internal_r+0xc04>
   10954:	8cb9c83a 	sub	fp,r17,r18
   10958:	0701b10e 	bge	zero,fp,11020 <___vfiprintf_internal_r+0xc04>
   1095c:	01c00404 	movi	r7,16
   10960:	3f03890e 	bge	r7,fp,11788 <___vfiprintf_internal_r+0x136c>
   10964:	00c20034 	movhi	r3,2048
   10968:	18c11c04 	addi	r3,r3,1136
   1096c:	d8c02415 	stw	r3,144(sp)
   10970:	8007883a 	mov	r3,r16
   10974:	034001c4 	movi	r13,7
   10978:	e021883a 	mov	r16,fp
   1097c:	da402515 	stw	r9,148(sp)
   10980:	1839883a 	mov	fp,r3
   10984:	00000506 	br	1099c <___vfiprintf_internal_r+0x580>
   10988:	29800084 	addi	r6,r5,2
   1098c:	42000204 	addi	r8,r8,8
   10990:	180b883a 	mov	r5,r3
   10994:	843ffc04 	addi	r16,r16,-16
   10998:	3c000d0e 	bge	r7,r16,109d0 <___vfiprintf_internal_r+0x5b4>
   1099c:	10800404 	addi	r2,r2,16
   109a0:	28c00044 	addi	r3,r5,1
   109a4:	45c00015 	stw	r23,0(r8)
   109a8:	41c00115 	stw	r7,4(r8)
   109ac:	d8801c15 	stw	r2,112(sp)
   109b0:	d8c01b15 	stw	r3,108(sp)
   109b4:	68fff40e 	bge	r13,r3,10988 <__alt_data_end+0xf0010988>
   109b8:	1002241e 	bne	r2,zero,1124c <___vfiprintf_internal_r+0xe30>
   109bc:	843ffc04 	addi	r16,r16,-16
   109c0:	01800044 	movi	r6,1
   109c4:	000b883a 	mov	r5,zero
   109c8:	d811883a 	mov	r8,sp
   109cc:	3c3ff316 	blt	r7,r16,1099c <__alt_data_end+0xf001099c>
   109d0:	da402517 	ldw	r9,148(sp)
   109d4:	e007883a 	mov	r3,fp
   109d8:	8039883a 	mov	fp,r16
   109dc:	1821883a 	mov	r16,r3
   109e0:	d8c02417 	ldw	r3,144(sp)
   109e4:	1705883a 	add	r2,r2,fp
   109e8:	47000115 	stw	fp,4(r8)
   109ec:	40c00015 	stw	r3,0(r8)
   109f0:	d8801c15 	stw	r2,112(sp)
   109f4:	d9801b15 	stw	r6,108(sp)
   109f8:	00c001c4 	movi	r3,7
   109fc:	19827616 	blt	r3,r6,113d8 <___vfiprintf_internal_r+0xfbc>
   10a00:	4cf9c83a 	sub	fp,r9,r19
   10a04:	42000204 	addi	r8,r8,8
   10a08:	31000044 	addi	r4,r6,1
   10a0c:	300b883a 	mov	r5,r6
   10a10:	07018516 	blt	zero,fp,11028 <___vfiprintf_internal_r+0xc0c>
   10a14:	9885883a 	add	r2,r19,r2
   10a18:	45400015 	stw	r21,0(r8)
   10a1c:	44c00115 	stw	r19,4(r8)
   10a20:	d8801c15 	stw	r2,112(sp)
   10a24:	d9001b15 	stw	r4,108(sp)
   10a28:	00c001c4 	movi	r3,7
   10a2c:	1901dd0e 	bge	r3,r4,111a4 <___vfiprintf_internal_r+0xd88>
   10a30:	1002401e 	bne	r2,zero,11334 <___vfiprintf_internal_r+0xf18>
   10a34:	d8001b15 	stw	zero,108(sp)
   10a38:	a2c0010c 	andi	r11,r20,4
   10a3c:	58000226 	beq	r11,zero,10a48 <___vfiprintf_internal_r+0x62c>
   10a40:	8ca7c83a 	sub	r19,r17,r18
   10a44:	04c2f216 	blt	zero,r19,11610 <___vfiprintf_internal_r+0x11f4>
   10a48:	8c80010e 	bge	r17,r18,10a50 <___vfiprintf_internal_r+0x634>
   10a4c:	9023883a 	mov	r17,r18
   10a50:	da802317 	ldw	r10,140(sp)
   10a54:	5455883a 	add	r10,r10,r17
   10a58:	da802315 	stw	r10,140(sp)
   10a5c:	d8001b15 	stw	zero,108(sp)
   10a60:	d811883a 	mov	r8,sp
   10a64:	003ea206 	br	104f0 <__alt_data_end+0xf00104f0>
   10a68:	a5000814 	ori	r20,r20,32
   10a6c:	80c00007 	ldb	r3,0(r16)
   10a70:	003ec906 	br	10598 <__alt_data_end+0xf0010598>
   10a74:	80c00007 	ldb	r3,0(r16)
   10a78:	1b030926 	beq	r3,r12,116a0 <___vfiprintf_internal_r+0x1284>
   10a7c:	a5000414 	ori	r20,r20,16
   10a80:	003ec506 	br	10598 <__alt_data_end+0xf0010598>
   10a84:	21003fcc 	andi	r4,r4,255
   10a88:	20035e1e 	bne	r4,zero,11804 <___vfiprintf_internal_r+0x13e8>
   10a8c:	a080080c 	andi	r2,r20,32
   10a90:	1002a526 	beq	r2,zero,11528 <___vfiprintf_internal_r+0x110c>
   10a94:	da802217 	ldw	r10,136(sp)
   10a98:	50800017 	ldw	r2,0(r10)
   10a9c:	da802317 	ldw	r10,140(sp)
   10aa0:	5007d7fa 	srai	r3,r10,31
   10aa4:	da802217 	ldw	r10,136(sp)
   10aa8:	10c00115 	stw	r3,4(r2)
   10aac:	52800104 	addi	r10,r10,4
   10ab0:	da802215 	stw	r10,136(sp)
   10ab4:	da802317 	ldw	r10,140(sp)
   10ab8:	12800015 	stw	r10,0(r2)
   10abc:	003e8c06 	br	104f0 <__alt_data_end+0xf00104f0>
   10ac0:	21003fcc 	andi	r4,r4,255
   10ac4:	2003511e 	bne	r4,zero,1180c <___vfiprintf_internal_r+0x13f0>
   10ac8:	a080080c 	andi	r2,r20,32
   10acc:	1000a126 	beq	r2,zero,10d54 <___vfiprintf_internal_r+0x938>
   10ad0:	da802217 	ldw	r10,136(sp)
   10ad4:	d8001d85 	stb	zero,118(sp)
   10ad8:	50800204 	addi	r2,r10,8
   10adc:	54800017 	ldw	r18,0(r10)
   10ae0:	54c00117 	ldw	r19,4(r10)
   10ae4:	4802b416 	blt	r9,zero,115b8 <___vfiprintf_internal_r+0x119c>
   10ae8:	013fdfc4 	movi	r4,-129
   10aec:	94c6b03a 	or	r3,r18,r19
   10af0:	d8802215 	stw	r2,136(sp)
   10af4:	a128703a 	and	r20,r20,r4
   10af8:	1800a226 	beq	r3,zero,10d84 <___vfiprintf_internal_r+0x968>
   10afc:	0039883a 	mov	fp,zero
   10b00:	dd401a04 	addi	r21,sp,104
   10b04:	9006d0fa 	srli	r3,r18,3
   10b08:	9808977a 	slli	r4,r19,29
   10b0c:	9826d0fa 	srli	r19,r19,3
   10b10:	948001cc 	andi	r18,r18,7
   10b14:	90800c04 	addi	r2,r18,48
   10b18:	ad7fffc4 	addi	r21,r21,-1
   10b1c:	20e4b03a 	or	r18,r4,r3
   10b20:	a8800005 	stb	r2,0(r21)
   10b24:	94c6b03a 	or	r3,r18,r19
   10b28:	183ff61e 	bne	r3,zero,10b04 <__alt_data_end+0xf0010b04>
   10b2c:	a0c0004c 	andi	r3,r20,1
   10b30:	18005926 	beq	r3,zero,10c98 <___vfiprintf_internal_r+0x87c>
   10b34:	10803fcc 	andi	r2,r2,255
   10b38:	1080201c 	xori	r2,r2,128
   10b3c:	10bfe004 	addi	r2,r2,-128
   10b40:	00c00c04 	movi	r3,48
   10b44:	10c05426 	beq	r2,r3,10c98 <___vfiprintf_internal_r+0x87c>
   10b48:	da801e17 	ldw	r10,120(sp)
   10b4c:	a8bfffc4 	addi	r2,r21,-1
   10b50:	a8ffffc5 	stb	r3,-1(r21)
   10b54:	50a7c83a 	sub	r19,r10,r2
   10b58:	102b883a 	mov	r21,r2
   10b5c:	003f2f06 	br	1081c <__alt_data_end+0xf001081c>
   10b60:	21003fcc 	andi	r4,r4,255
   10b64:	2003421e 	bne	r4,zero,11870 <___vfiprintf_internal_r+0x1454>
   10b68:	00820034 	movhi	r2,2048
   10b6c:	1080bb04 	addi	r2,r2,748
   10b70:	d8802615 	stw	r2,152(sp)
   10b74:	a080080c 	andi	r2,r20,32
   10b78:	1000aa26 	beq	r2,zero,10e24 <___vfiprintf_internal_r+0xa08>
   10b7c:	da802217 	ldw	r10,136(sp)
   10b80:	54800017 	ldw	r18,0(r10)
   10b84:	54c00117 	ldw	r19,4(r10)
   10b88:	52800204 	addi	r10,r10,8
   10b8c:	da802215 	stw	r10,136(sp)
   10b90:	a080004c 	andi	r2,r20,1
   10b94:	1001d226 	beq	r2,zero,112e0 <___vfiprintf_internal_r+0xec4>
   10b98:	94c4b03a 	or	r2,r18,r19
   10b9c:	1002351e 	bne	r2,zero,11474 <___vfiprintf_internal_r+0x1058>
   10ba0:	d8001d85 	stb	zero,118(sp)
   10ba4:	48022216 	blt	r9,zero,11430 <___vfiprintf_internal_r+0x1014>
   10ba8:	00bfdfc4 	movi	r2,-129
   10bac:	a0a8703a 	and	r20,r20,r2
   10bb0:	003f1506 	br	10808 <__alt_data_end+0xf0010808>
   10bb4:	da802217 	ldw	r10,136(sp)
   10bb8:	04800044 	movi	r18,1
   10bbc:	d8001d85 	stb	zero,118(sp)
   10bc0:	50800017 	ldw	r2,0(r10)
   10bc4:	52800104 	addi	r10,r10,4
   10bc8:	da802215 	stw	r10,136(sp)
   10bcc:	d8801005 	stb	r2,64(sp)
   10bd0:	9027883a 	mov	r19,r18
   10bd4:	dd401004 	addi	r21,sp,64
   10bd8:	0013883a 	mov	r9,zero
   10bdc:	003f1706 	br	1083c <__alt_data_end+0xf001083c>
   10be0:	21003fcc 	andi	r4,r4,255
   10be4:	2003201e 	bne	r4,zero,11868 <___vfiprintf_internal_r+0x144c>
   10be8:	a080080c 	andi	r2,r20,32
   10bec:	10004b26 	beq	r2,zero,10d1c <___vfiprintf_internal_r+0x900>
   10bf0:	da802217 	ldw	r10,136(sp)
   10bf4:	50800117 	ldw	r2,4(r10)
   10bf8:	54800017 	ldw	r18,0(r10)
   10bfc:	52800204 	addi	r10,r10,8
   10c00:	da802215 	stw	r10,136(sp)
   10c04:	1027883a 	mov	r19,r2
   10c08:	10022c16 	blt	r2,zero,114bc <___vfiprintf_internal_r+0x10a0>
   10c0c:	df001d83 	ldbu	fp,118(sp)
   10c10:	48007216 	blt	r9,zero,10ddc <___vfiprintf_internal_r+0x9c0>
   10c14:	00ffdfc4 	movi	r3,-129
   10c18:	94c4b03a 	or	r2,r18,r19
   10c1c:	a0e8703a 	and	r20,r20,r3
   10c20:	1000cc26 	beq	r2,zero,10f54 <___vfiprintf_internal_r+0xb38>
   10c24:	98021026 	beq	r19,zero,11468 <___vfiprintf_internal_r+0x104c>
   10c28:	dc402415 	stw	r17,144(sp)
   10c2c:	dc002515 	stw	r16,148(sp)
   10c30:	9823883a 	mov	r17,r19
   10c34:	9021883a 	mov	r16,r18
   10c38:	dd401a04 	addi	r21,sp,104
   10c3c:	4825883a 	mov	r18,r9
   10c40:	4027883a 	mov	r19,r8
   10c44:	8009883a 	mov	r4,r16
   10c48:	880b883a 	mov	r5,r17
   10c4c:	01800284 	movi	r6,10
   10c50:	000f883a 	mov	r7,zero
   10c54:	00127fc0 	call	127fc <__umoddi3>
   10c58:	10800c04 	addi	r2,r2,48
   10c5c:	ad7fffc4 	addi	r21,r21,-1
   10c60:	8009883a 	mov	r4,r16
   10c64:	880b883a 	mov	r5,r17
   10c68:	a8800005 	stb	r2,0(r21)
   10c6c:	01800284 	movi	r6,10
   10c70:	000f883a 	mov	r7,zero
   10c74:	00122840 	call	12284 <__udivdi3>
   10c78:	1021883a 	mov	r16,r2
   10c7c:	10c4b03a 	or	r2,r2,r3
   10c80:	1823883a 	mov	r17,r3
   10c84:	103fef1e 	bne	r2,zero,10c44 <__alt_data_end+0xf0010c44>
   10c88:	dc402417 	ldw	r17,144(sp)
   10c8c:	dc002517 	ldw	r16,148(sp)
   10c90:	9013883a 	mov	r9,r18
   10c94:	9811883a 	mov	r8,r19
   10c98:	da801e17 	ldw	r10,120(sp)
   10c9c:	5567c83a 	sub	r19,r10,r21
   10ca0:	003ede06 	br	1081c <__alt_data_end+0xf001081c>
   10ca4:	38803fcc 	andi	r2,r7,255
   10ca8:	1080201c 	xori	r2,r2,128
   10cac:	10bfe004 	addi	r2,r2,-128
   10cb0:	1002371e 	bne	r2,zero,11590 <___vfiprintf_internal_r+0x1174>
   10cb4:	01000044 	movi	r4,1
   10cb8:	01c00804 	movi	r7,32
   10cbc:	80c00007 	ldb	r3,0(r16)
   10cc0:	003e3506 	br	10598 <__alt_data_end+0xf0010598>
   10cc4:	a5000054 	ori	r20,r20,1
   10cc8:	80c00007 	ldb	r3,0(r16)
   10ccc:	003e3206 	br	10598 <__alt_data_end+0xf0010598>
   10cd0:	a5002014 	ori	r20,r20,128
   10cd4:	80c00007 	ldb	r3,0(r16)
   10cd8:	003e2f06 	br	10598 <__alt_data_end+0xf0010598>
   10cdc:	8015883a 	mov	r10,r16
   10ce0:	0023883a 	mov	r17,zero
   10ce4:	18bff404 	addi	r2,r3,-48
   10ce8:	50c00007 	ldb	r3,0(r10)
   10cec:	8c4002a4 	muli	r17,r17,10
   10cf0:	84000044 	addi	r16,r16,1
   10cf4:	8015883a 	mov	r10,r16
   10cf8:	1463883a 	add	r17,r2,r17
   10cfc:	18bff404 	addi	r2,r3,-48
   10d00:	30bff92e 	bgeu	r6,r2,10ce8 <__alt_data_end+0xf0010ce8>
   10d04:	003e2506 	br	1059c <__alt_data_end+0xf001059c>
   10d08:	21003fcc 	andi	r4,r4,255
   10d0c:	2002d41e 	bne	r4,zero,11860 <___vfiprintf_internal_r+0x1444>
   10d10:	a5000414 	ori	r20,r20,16
   10d14:	a080080c 	andi	r2,r20,32
   10d18:	103fb51e 	bne	r2,zero,10bf0 <__alt_data_end+0xf0010bf0>
   10d1c:	a080040c 	andi	r2,r20,16
   10d20:	1001f826 	beq	r2,zero,11504 <___vfiprintf_internal_r+0x10e8>
   10d24:	da802217 	ldw	r10,136(sp)
   10d28:	54800017 	ldw	r18,0(r10)
   10d2c:	52800104 	addi	r10,r10,4
   10d30:	da802215 	stw	r10,136(sp)
   10d34:	9027d7fa 	srai	r19,r18,31
   10d38:	9805883a 	mov	r2,r19
   10d3c:	003fb206 	br	10c08 <__alt_data_end+0xf0010c08>
   10d40:	21003fcc 	andi	r4,r4,255
   10d44:	2002c41e 	bne	r4,zero,11858 <___vfiprintf_internal_r+0x143c>
   10d48:	a5000414 	ori	r20,r20,16
   10d4c:	a080080c 	andi	r2,r20,32
   10d50:	103f5f1e 	bne	r2,zero,10ad0 <__alt_data_end+0xf0010ad0>
   10d54:	a080040c 	andi	r2,r20,16
   10d58:	10020f26 	beq	r2,zero,11598 <___vfiprintf_internal_r+0x117c>
   10d5c:	da802217 	ldw	r10,136(sp)
   10d60:	d8001d85 	stb	zero,118(sp)
   10d64:	0027883a 	mov	r19,zero
   10d68:	50800104 	addi	r2,r10,4
   10d6c:	54800017 	ldw	r18,0(r10)
   10d70:	48021116 	blt	r9,zero,115b8 <___vfiprintf_internal_r+0x119c>
   10d74:	00ffdfc4 	movi	r3,-129
   10d78:	d8802215 	stw	r2,136(sp)
   10d7c:	a0e8703a 	and	r20,r20,r3
   10d80:	903f5e1e 	bne	r18,zero,10afc <__alt_data_end+0xf0010afc>
   10d84:	0039883a 	mov	fp,zero
   10d88:	4802a626 	beq	r9,zero,11824 <___vfiprintf_internal_r+0x1408>
   10d8c:	0025883a 	mov	r18,zero
   10d90:	0027883a 	mov	r19,zero
   10d94:	003f5a06 	br	10b00 <__alt_data_end+0xf0010b00>
   10d98:	21003fcc 	andi	r4,r4,255
   10d9c:	20029f1e 	bne	r4,zero,1181c <___vfiprintf_internal_r+0x1400>
   10da0:	a5000414 	ori	r20,r20,16
   10da4:	a080080c 	andi	r2,r20,32
   10da8:	10005e1e 	bne	r2,zero,10f24 <___vfiprintf_internal_r+0xb08>
   10dac:	a080040c 	andi	r2,r20,16
   10db0:	1001a21e 	bne	r2,zero,1143c <___vfiprintf_internal_r+0x1020>
   10db4:	a080100c 	andi	r2,r20,64
   10db8:	d8001d85 	stb	zero,118(sp)
   10dbc:	da802217 	ldw	r10,136(sp)
   10dc0:	1002231e 	bne	r2,zero,11650 <___vfiprintf_internal_r+0x1234>
   10dc4:	50800104 	addi	r2,r10,4
   10dc8:	54800017 	ldw	r18,0(r10)
   10dcc:	0027883a 	mov	r19,zero
   10dd0:	4801a00e 	bge	r9,zero,11454 <___vfiprintf_internal_r+0x1038>
   10dd4:	d8802215 	stw	r2,136(sp)
   10dd8:	0039883a 	mov	fp,zero
   10ddc:	94c4b03a 	or	r2,r18,r19
   10de0:	103f901e 	bne	r2,zero,10c24 <__alt_data_end+0xf0010c24>
   10de4:	00800044 	movi	r2,1
   10de8:	10803fcc 	andi	r2,r2,255
   10dec:	00c00044 	movi	r3,1
   10df0:	10c05926 	beq	r2,r3,10f58 <___vfiprintf_internal_r+0xb3c>
   10df4:	00c00084 	movi	r3,2
   10df8:	10ffe41e 	bne	r2,r3,10d8c <__alt_data_end+0xf0010d8c>
   10dfc:	0025883a 	mov	r18,zero
   10e00:	0027883a 	mov	r19,zero
   10e04:	00013d06 	br	112fc <___vfiprintf_internal_r+0xee0>
   10e08:	21003fcc 	andi	r4,r4,255
   10e0c:	2002811e 	bne	r4,zero,11814 <___vfiprintf_internal_r+0x13f8>
   10e10:	00820034 	movhi	r2,2048
   10e14:	1080b604 	addi	r2,r2,728
   10e18:	d8802615 	stw	r2,152(sp)
   10e1c:	a080080c 	andi	r2,r20,32
   10e20:	103f561e 	bne	r2,zero,10b7c <__alt_data_end+0xf0010b7c>
   10e24:	a080040c 	andi	r2,r20,16
   10e28:	1001d126 	beq	r2,zero,11570 <___vfiprintf_internal_r+0x1154>
   10e2c:	da802217 	ldw	r10,136(sp)
   10e30:	0027883a 	mov	r19,zero
   10e34:	54800017 	ldw	r18,0(r10)
   10e38:	52800104 	addi	r10,r10,4
   10e3c:	da802215 	stw	r10,136(sp)
   10e40:	003f5306 	br	10b90 <__alt_data_end+0xf0010b90>
   10e44:	da802217 	ldw	r10,136(sp)
   10e48:	d8001d85 	stb	zero,118(sp)
   10e4c:	55400017 	ldw	r21,0(r10)
   10e50:	50c00104 	addi	r3,r10,4
   10e54:	a8024226 	beq	r21,zero,11760 <___vfiprintf_internal_r+0x1344>
   10e58:	48021816 	blt	r9,zero,116bc <___vfiprintf_internal_r+0x12a0>
   10e5c:	480d883a 	mov	r6,r9
   10e60:	000b883a 	mov	r5,zero
   10e64:	a809883a 	mov	r4,r21
   10e68:	d8c02a15 	stw	r3,168(sp)
   10e6c:	da002b15 	stw	r8,172(sp)
   10e70:	da402c15 	stw	r9,176(sp)
   10e74:	000e8880 	call	e888 <memchr>
   10e78:	d8c02a17 	ldw	r3,168(sp)
   10e7c:	da002b17 	ldw	r8,172(sp)
   10e80:	da402c17 	ldw	r9,176(sp)
   10e84:	10024826 	beq	r2,zero,117a8 <___vfiprintf_internal_r+0x138c>
   10e88:	1567c83a 	sub	r19,r2,r21
   10e8c:	df001d83 	ldbu	fp,118(sp)
   10e90:	d8c02215 	stw	r3,136(sp)
   10e94:	0013883a 	mov	r9,zero
   10e98:	003e6006 	br	1081c <__alt_data_end+0xf001081c>
   10e9c:	21003fcc 	andi	r4,r4,255
   10ea0:	203fc026 	beq	r4,zero,10da4 <__alt_data_end+0xf0010da4>
   10ea4:	d9c01d85 	stb	r7,118(sp)
   10ea8:	003fbe06 	br	10da4 <__alt_data_end+0xf0010da4>
   10eac:	da802217 	ldw	r10,136(sp)
   10eb0:	54400017 	ldw	r17,0(r10)
   10eb4:	50800104 	addi	r2,r10,4
   10eb8:	883e3b16 	blt	r17,zero,107a8 <__alt_data_end+0xf00107a8>
   10ebc:	d8802215 	stw	r2,136(sp)
   10ec0:	80c00007 	ldb	r3,0(r16)
   10ec4:	003db406 	br	10598 <__alt_data_end+0xf0010598>
   10ec8:	01000044 	movi	r4,1
   10ecc:	01c00ac4 	movi	r7,43
   10ed0:	80c00007 	ldb	r3,0(r16)
   10ed4:	003db006 	br	10598 <__alt_data_end+0xf0010598>
   10ed8:	80c00007 	ldb	r3,0(r16)
   10edc:	82800044 	addi	r10,r16,1
   10ee0:	1b423c26 	beq	r3,r13,117d4 <___vfiprintf_internal_r+0x13b8>
   10ee4:	18bff404 	addi	r2,r3,-48
   10ee8:	0013883a 	mov	r9,zero
   10eec:	30822b36 	bltu	r6,r2,1179c <___vfiprintf_internal_r+0x1380>
   10ef0:	50c00007 	ldb	r3,0(r10)
   10ef4:	4a4002a4 	muli	r9,r9,10
   10ef8:	54000044 	addi	r16,r10,1
   10efc:	8015883a 	mov	r10,r16
   10f00:	4893883a 	add	r9,r9,r2
   10f04:	18bff404 	addi	r2,r3,-48
   10f08:	30bff92e 	bgeu	r6,r2,10ef0 <__alt_data_end+0xf0010ef0>
   10f0c:	483da30e 	bge	r9,zero,1059c <__alt_data_end+0xf001059c>
   10f10:	027fffc4 	movi	r9,-1
   10f14:	003da106 	br	1059c <__alt_data_end+0xf001059c>
   10f18:	a5001014 	ori	r20,r20,64
   10f1c:	80c00007 	ldb	r3,0(r16)
   10f20:	003d9d06 	br	10598 <__alt_data_end+0xf0010598>
   10f24:	da802217 	ldw	r10,136(sp)
   10f28:	d8001d85 	stb	zero,118(sp)
   10f2c:	50c00204 	addi	r3,r10,8
   10f30:	54800017 	ldw	r18,0(r10)
   10f34:	54c00117 	ldw	r19,4(r10)
   10f38:	4801ca16 	blt	r9,zero,11664 <___vfiprintf_internal_r+0x1248>
   10f3c:	013fdfc4 	movi	r4,-129
   10f40:	94c4b03a 	or	r2,r18,r19
   10f44:	d8c02215 	stw	r3,136(sp)
   10f48:	a128703a 	and	r20,r20,r4
   10f4c:	0039883a 	mov	fp,zero
   10f50:	103f341e 	bne	r2,zero,10c24 <__alt_data_end+0xf0010c24>
   10f54:	483e2e26 	beq	r9,zero,10810 <__alt_data_end+0xf0010810>
   10f58:	0025883a 	mov	r18,zero
   10f5c:	94800c04 	addi	r18,r18,48
   10f60:	dc8019c5 	stb	r18,103(sp)
   10f64:	dcc02717 	ldw	r19,156(sp)
   10f68:	dd4019c4 	addi	r21,sp,103
   10f6c:	003e2b06 	br	1081c <__alt_data_end+0xf001081c>
   10f70:	21003fcc 	andi	r4,r4,255
   10f74:	2002361e 	bne	r4,zero,11850 <___vfiprintf_internal_r+0x1434>
   10f78:	1801c126 	beq	r3,zero,11680 <___vfiprintf_internal_r+0x1264>
   10f7c:	04800044 	movi	r18,1
   10f80:	d8c01005 	stb	r3,64(sp)
   10f84:	d8001d85 	stb	zero,118(sp)
   10f88:	9027883a 	mov	r19,r18
   10f8c:	dd401004 	addi	r21,sp,64
   10f90:	003f1106 	br	10bd8 <__alt_data_end+0xf0010bd8>
   10f94:	d9402117 	ldw	r5,132(sp)
   10f98:	d9002017 	ldw	r4,128(sp)
   10f9c:	d9801a04 	addi	r6,sp,104
   10fa0:	d9c02b15 	stw	r7,172(sp)
   10fa4:	dbc02a15 	stw	r15,168(sp)
   10fa8:	00103080 	call	10308 <__sprint_r.part.0>
   10fac:	d9c02b17 	ldw	r7,172(sp)
   10fb0:	dbc02a17 	ldw	r15,168(sp)
   10fb4:	10006d1e 	bne	r2,zero,1116c <___vfiprintf_internal_r+0xd50>
   10fb8:	d9801b17 	ldw	r6,108(sp)
   10fbc:	d8801c17 	ldw	r2,112(sp)
   10fc0:	d811883a 	mov	r8,sp
   10fc4:	31400044 	addi	r5,r6,1
   10fc8:	003e3306 	br	10898 <__alt_data_end+0xf0010898>
   10fcc:	d9401b17 	ldw	r5,108(sp)
   10fd0:	d8801c17 	ldw	r2,112(sp)
   10fd4:	29000044 	addi	r4,r5,1
   10fd8:	d8c01d87 	ldb	r3,118(sp)
   10fdc:	183e4d26 	beq	r3,zero,10914 <__alt_data_end+0xf0010914>
   10fe0:	00c00044 	movi	r3,1
   10fe4:	d9401d84 	addi	r5,sp,118
   10fe8:	10c5883a 	add	r2,r2,r3
   10fec:	41400015 	stw	r5,0(r8)
   10ff0:	40c00115 	stw	r3,4(r8)
   10ff4:	d8801c15 	stw	r2,112(sp)
   10ff8:	d9001b15 	stw	r4,108(sp)
   10ffc:	014001c4 	movi	r5,7
   11000:	2900a90e 	bge	r5,r4,112a8 <___vfiprintf_internal_r+0xe8c>
   11004:	1000da1e 	bne	r2,zero,11370 <___vfiprintf_internal_r+0xf54>
   11008:	7000ab1e 	bne	r14,zero,112b8 <___vfiprintf_internal_r+0xe9c>
   1100c:	000b883a 	mov	r5,zero
   11010:	1809883a 	mov	r4,r3
   11014:	d811883a 	mov	r8,sp
   11018:	00c02004 	movi	r3,128
   1101c:	e0fe4d26 	beq	fp,r3,10954 <__alt_data_end+0xf0010954>
   11020:	4cf9c83a 	sub	fp,r9,r19
   11024:	073e7b0e 	bge	zero,fp,10a14 <__alt_data_end+0xf0010a14>
   11028:	01c00404 	movi	r7,16
   1102c:	3f01900e 	bge	r7,fp,11670 <___vfiprintf_internal_r+0x1254>
   11030:	00c20034 	movhi	r3,2048
   11034:	18c11c04 	addi	r3,r3,1136
   11038:	d8c02415 	stw	r3,144(sp)
   1103c:	034001c4 	movi	r13,7
   11040:	00000506 	br	11058 <___vfiprintf_internal_r+0xc3c>
   11044:	29000084 	addi	r4,r5,2
   11048:	42000204 	addi	r8,r8,8
   1104c:	180b883a 	mov	r5,r3
   11050:	e73ffc04 	addi	fp,fp,-16
   11054:	3f000d0e 	bge	r7,fp,1108c <___vfiprintf_internal_r+0xc70>
   11058:	10800404 	addi	r2,r2,16
   1105c:	28c00044 	addi	r3,r5,1
   11060:	45c00015 	stw	r23,0(r8)
   11064:	41c00115 	stw	r7,4(r8)
   11068:	d8801c15 	stw	r2,112(sp)
   1106c:	d8c01b15 	stw	r3,108(sp)
   11070:	68fff40e 	bge	r13,r3,11044 <__alt_data_end+0xf0011044>
   11074:	1000101e 	bne	r2,zero,110b8 <___vfiprintf_internal_r+0xc9c>
   11078:	e73ffc04 	addi	fp,fp,-16
   1107c:	01000044 	movi	r4,1
   11080:	000b883a 	mov	r5,zero
   11084:	d811883a 	mov	r8,sp
   11088:	3f3ff316 	blt	r7,fp,11058 <__alt_data_end+0xf0011058>
   1108c:	da802417 	ldw	r10,144(sp)
   11090:	1705883a 	add	r2,r2,fp
   11094:	47000115 	stw	fp,4(r8)
   11098:	42800015 	stw	r10,0(r8)
   1109c:	d8801c15 	stw	r2,112(sp)
   110a0:	d9001b15 	stw	r4,108(sp)
   110a4:	00c001c4 	movi	r3,7
   110a8:	19003616 	blt	r3,r4,11184 <___vfiprintf_internal_r+0xd68>
   110ac:	42000204 	addi	r8,r8,8
   110b0:	21000044 	addi	r4,r4,1
   110b4:	003e5706 	br	10a14 <__alt_data_end+0xf0010a14>
   110b8:	d9402117 	ldw	r5,132(sp)
   110bc:	d9002017 	ldw	r4,128(sp)
   110c0:	d9801a04 	addi	r6,sp,104
   110c4:	d9c02b15 	stw	r7,172(sp)
   110c8:	db402a15 	stw	r13,168(sp)
   110cc:	00103080 	call	10308 <__sprint_r.part.0>
   110d0:	d9c02b17 	ldw	r7,172(sp)
   110d4:	db402a17 	ldw	r13,168(sp)
   110d8:	1000241e 	bne	r2,zero,1116c <___vfiprintf_internal_r+0xd50>
   110dc:	d9401b17 	ldw	r5,108(sp)
   110e0:	d8801c17 	ldw	r2,112(sp)
   110e4:	d811883a 	mov	r8,sp
   110e8:	29000044 	addi	r4,r5,1
   110ec:	003fd806 	br	11050 <__alt_data_end+0xf0011050>
   110f0:	d9401b17 	ldw	r5,108(sp)
   110f4:	00c20034 	movhi	r3,2048
   110f8:	18c12004 	addi	r3,r3,1152
   110fc:	d8c02415 	stw	r3,144(sp)
   11100:	29400044 	addi	r5,r5,1
   11104:	d8c02417 	ldw	r3,144(sp)
   11108:	14c5883a 	add	r2,r2,r19
   1110c:	44c00115 	stw	r19,4(r8)
   11110:	40c00015 	stw	r3,0(r8)
   11114:	d8801c15 	stw	r2,112(sp)
   11118:	d9401b15 	stw	r5,108(sp)
   1111c:	00c001c4 	movi	r3,7
   11120:	1940070e 	bge	r3,r5,11140 <___vfiprintf_internal_r+0xd24>
   11124:	103e4826 	beq	r2,zero,10a48 <__alt_data_end+0xf0010a48>
   11128:	d9402117 	ldw	r5,132(sp)
   1112c:	d9002017 	ldw	r4,128(sp)
   11130:	d9801a04 	addi	r6,sp,104
   11134:	00103080 	call	10308 <__sprint_r.part.0>
   11138:	10000c1e 	bne	r2,zero,1116c <___vfiprintf_internal_r+0xd50>
   1113c:	d8801c17 	ldw	r2,112(sp)
   11140:	8c80010e 	bge	r17,r18,11148 <___vfiprintf_internal_r+0xd2c>
   11144:	9023883a 	mov	r17,r18
   11148:	da802317 	ldw	r10,140(sp)
   1114c:	5455883a 	add	r10,r10,r17
   11150:	da802315 	stw	r10,140(sp)
   11154:	103e4126 	beq	r2,zero,10a5c <__alt_data_end+0xf0010a5c>
   11158:	d9402117 	ldw	r5,132(sp)
   1115c:	d9002017 	ldw	r4,128(sp)
   11160:	d9801a04 	addi	r6,sp,104
   11164:	00103080 	call	10308 <__sprint_r.part.0>
   11168:	103e3c26 	beq	r2,zero,10a5c <__alt_data_end+0xf0010a5c>
   1116c:	dd002117 	ldw	r20,132(sp)
   11170:	a080030b 	ldhu	r2,12(r20)
   11174:	1080100c 	andi	r2,r2,64
   11178:	1001231e 	bne	r2,zero,11608 <___vfiprintf_internal_r+0x11ec>
   1117c:	d8802317 	ldw	r2,140(sp)
   11180:	003d7b06 	br	10770 <__alt_data_end+0xf0010770>
   11184:	1000991e 	bne	r2,zero,113ec <___vfiprintf_internal_r+0xfd0>
   11188:	00c00044 	movi	r3,1
   1118c:	9805883a 	mov	r2,r19
   11190:	dd400015 	stw	r21,0(sp)
   11194:	dcc00115 	stw	r19,4(sp)
   11198:	dcc01c15 	stw	r19,112(sp)
   1119c:	d8c01b15 	stw	r3,108(sp)
   111a0:	d811883a 	mov	r8,sp
   111a4:	42000204 	addi	r8,r8,8
   111a8:	a2c0010c 	andi	r11,r20,4
   111ac:	583fe426 	beq	r11,zero,11140 <__alt_data_end+0xf0011140>
   111b0:	8ca7c83a 	sub	r19,r17,r18
   111b4:	04ffe20e 	bge	zero,r19,11140 <__alt_data_end+0xf0011140>
   111b8:	01c00404 	movi	r7,16
   111bc:	3cffcc0e 	bge	r7,r19,110f0 <__alt_data_end+0xf00110f0>
   111c0:	02820034 	movhi	r10,2048
   111c4:	52812004 	addi	r10,r10,1152
   111c8:	d9001b17 	ldw	r4,108(sp)
   111cc:	da802415 	stw	r10,144(sp)
   111d0:	382b883a 	mov	r21,r7
   111d4:	050001c4 	movi	r20,7
   111d8:	df002017 	ldw	fp,128(sp)
   111dc:	00000506 	br	111f4 <___vfiprintf_internal_r+0xdd8>
   111e0:	21400084 	addi	r5,r4,2
   111e4:	42000204 	addi	r8,r8,8
   111e8:	1809883a 	mov	r4,r3
   111ec:	9cfffc04 	addi	r19,r19,-16
   111f0:	acffc40e 	bge	r21,r19,11104 <__alt_data_end+0xf0011104>
   111f4:	10800404 	addi	r2,r2,16
   111f8:	20c00044 	addi	r3,r4,1
   111fc:	45800015 	stw	r22,0(r8)
   11200:	45400115 	stw	r21,4(r8)
   11204:	d8801c15 	stw	r2,112(sp)
   11208:	d8c01b15 	stw	r3,108(sp)
   1120c:	a0fff40e 	bge	r20,r3,111e0 <__alt_data_end+0xf00111e0>
   11210:	1000041e 	bne	r2,zero,11224 <___vfiprintf_internal_r+0xe08>
   11214:	01400044 	movi	r5,1
   11218:	0009883a 	mov	r4,zero
   1121c:	d811883a 	mov	r8,sp
   11220:	003ff206 	br	111ec <__alt_data_end+0xf00111ec>
   11224:	d9402117 	ldw	r5,132(sp)
   11228:	d9801a04 	addi	r6,sp,104
   1122c:	e009883a 	mov	r4,fp
   11230:	00103080 	call	10308 <__sprint_r.part.0>
   11234:	103fcd1e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11238:	d9001b17 	ldw	r4,108(sp)
   1123c:	d8801c17 	ldw	r2,112(sp)
   11240:	d811883a 	mov	r8,sp
   11244:	21400044 	addi	r5,r4,1
   11248:	003fe806 	br	111ec <__alt_data_end+0xf00111ec>
   1124c:	d9402117 	ldw	r5,132(sp)
   11250:	d9002017 	ldw	r4,128(sp)
   11254:	d9801a04 	addi	r6,sp,104
   11258:	d9c02b15 	stw	r7,172(sp)
   1125c:	db402a15 	stw	r13,168(sp)
   11260:	00103080 	call	10308 <__sprint_r.part.0>
   11264:	d9c02b17 	ldw	r7,172(sp)
   11268:	db402a17 	ldw	r13,168(sp)
   1126c:	103fbf1e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11270:	d9401b17 	ldw	r5,108(sp)
   11274:	d8801c17 	ldw	r2,112(sp)
   11278:	d811883a 	mov	r8,sp
   1127c:	29800044 	addi	r6,r5,1
   11280:	003dc406 	br	10994 <__alt_data_end+0xf0010994>
   11284:	1000d21e 	bne	r2,zero,115d0 <___vfiprintf_internal_r+0x11b4>
   11288:	d8c01d87 	ldb	r3,118(sp)
   1128c:	18009526 	beq	r3,zero,114e4 <___vfiprintf_internal_r+0x10c8>
   11290:	00800044 	movi	r2,1
   11294:	d8c01d84 	addi	r3,sp,118
   11298:	1009883a 	mov	r4,r2
   1129c:	d8c00015 	stw	r3,0(sp)
   112a0:	d8800115 	stw	r2,4(sp)
   112a4:	d811883a 	mov	r8,sp
   112a8:	200b883a 	mov	r5,r4
   112ac:	42000204 	addi	r8,r8,8
   112b0:	21000044 	addi	r4,r4,1
   112b4:	003d9706 	br	10914 <__alt_data_end+0xf0010914>
   112b8:	d9001d04 	addi	r4,sp,116
   112bc:	00800084 	movi	r2,2
   112c0:	d9000015 	stw	r4,0(sp)
   112c4:	d8800115 	stw	r2,4(sp)
   112c8:	1809883a 	mov	r4,r3
   112cc:	d811883a 	mov	r8,sp
   112d0:	200b883a 	mov	r5,r4
   112d4:	42000204 	addi	r8,r8,8
   112d8:	21000044 	addi	r4,r4,1
   112dc:	003f4e06 	br	11018 <__alt_data_end+0xf0011018>
   112e0:	d8001d85 	stb	zero,118(sp)
   112e4:	48005016 	blt	r9,zero,11428 <___vfiprintf_internal_r+0x100c>
   112e8:	00ffdfc4 	movi	r3,-129
   112ec:	94c4b03a 	or	r2,r18,r19
   112f0:	a0e8703a 	and	r20,r20,r3
   112f4:	103d4426 	beq	r2,zero,10808 <__alt_data_end+0xf0010808>
   112f8:	0039883a 	mov	fp,zero
   112fc:	d9002617 	ldw	r4,152(sp)
   11300:	dd401a04 	addi	r21,sp,104
   11304:	908003cc 	andi	r2,r18,15
   11308:	9806973a 	slli	r3,r19,28
   1130c:	2085883a 	add	r2,r4,r2
   11310:	9024d13a 	srli	r18,r18,4
   11314:	10800003 	ldbu	r2,0(r2)
   11318:	9826d13a 	srli	r19,r19,4
   1131c:	ad7fffc4 	addi	r21,r21,-1
   11320:	1ca4b03a 	or	r18,r3,r18
   11324:	a8800005 	stb	r2,0(r21)
   11328:	94c4b03a 	or	r2,r18,r19
   1132c:	103ff51e 	bne	r2,zero,11304 <__alt_data_end+0xf0011304>
   11330:	003e5906 	br	10c98 <__alt_data_end+0xf0010c98>
   11334:	d9402117 	ldw	r5,132(sp)
   11338:	d9002017 	ldw	r4,128(sp)
   1133c:	d9801a04 	addi	r6,sp,104
   11340:	00103080 	call	10308 <__sprint_r.part.0>
   11344:	103f891e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11348:	d8801c17 	ldw	r2,112(sp)
   1134c:	d811883a 	mov	r8,sp
   11350:	003f9506 	br	111a8 <__alt_data_end+0xf00111a8>
   11354:	d9402117 	ldw	r5,132(sp)
   11358:	d9002017 	ldw	r4,128(sp)
   1135c:	d9801a04 	addi	r6,sp,104
   11360:	00103080 	call	10308 <__sprint_r.part.0>
   11364:	103f811e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11368:	d811883a 	mov	r8,sp
   1136c:	003ced06 	br	10724 <__alt_data_end+0xf0010724>
   11370:	d9402117 	ldw	r5,132(sp)
   11374:	d9002017 	ldw	r4,128(sp)
   11378:	d9801a04 	addi	r6,sp,104
   1137c:	da402c15 	stw	r9,176(sp)
   11380:	db802a15 	stw	r14,168(sp)
   11384:	00103080 	call	10308 <__sprint_r.part.0>
   11388:	da402c17 	ldw	r9,176(sp)
   1138c:	db802a17 	ldw	r14,168(sp)
   11390:	103f761e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11394:	d9401b17 	ldw	r5,108(sp)
   11398:	d8801c17 	ldw	r2,112(sp)
   1139c:	d811883a 	mov	r8,sp
   113a0:	29000044 	addi	r4,r5,1
   113a4:	003d5b06 	br	10914 <__alt_data_end+0xf0010914>
   113a8:	d9402117 	ldw	r5,132(sp)
   113ac:	d9002017 	ldw	r4,128(sp)
   113b0:	d9801a04 	addi	r6,sp,104
   113b4:	da402c15 	stw	r9,176(sp)
   113b8:	00103080 	call	10308 <__sprint_r.part.0>
   113bc:	da402c17 	ldw	r9,176(sp)
   113c0:	103f6a1e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   113c4:	d9401b17 	ldw	r5,108(sp)
   113c8:	d8801c17 	ldw	r2,112(sp)
   113cc:	d811883a 	mov	r8,sp
   113d0:	29000044 	addi	r4,r5,1
   113d4:	003f1006 	br	11018 <__alt_data_end+0xf0011018>
   113d8:	1000c31e 	bne	r2,zero,116e8 <___vfiprintf_internal_r+0x12cc>
   113dc:	01000044 	movi	r4,1
   113e0:	000b883a 	mov	r5,zero
   113e4:	d811883a 	mov	r8,sp
   113e8:	003f0d06 	br	11020 <__alt_data_end+0xf0011020>
   113ec:	d9402117 	ldw	r5,132(sp)
   113f0:	d9002017 	ldw	r4,128(sp)
   113f4:	d9801a04 	addi	r6,sp,104
   113f8:	00103080 	call	10308 <__sprint_r.part.0>
   113fc:	103f5b1e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11400:	d9001b17 	ldw	r4,108(sp)
   11404:	d8801c17 	ldw	r2,112(sp)
   11408:	d811883a 	mov	r8,sp
   1140c:	21000044 	addi	r4,r4,1
   11410:	003d8006 	br	10a14 <__alt_data_end+0xf0010a14>
   11414:	01020034 	movhi	r4,2048
   11418:	2100bb04 	addi	r4,r4,748
   1141c:	d9002615 	stw	r4,152(sp)
   11420:	d8c02215 	stw	r3,136(sp)
   11424:	1029883a 	mov	r20,r2
   11428:	94c4b03a 	or	r2,r18,r19
   1142c:	103fb21e 	bne	r2,zero,112f8 <__alt_data_end+0xf00112f8>
   11430:	0039883a 	mov	fp,zero
   11434:	00800084 	movi	r2,2
   11438:	003e6b06 	br	10de8 <__alt_data_end+0xf0010de8>
   1143c:	da802217 	ldw	r10,136(sp)
   11440:	d8001d85 	stb	zero,118(sp)
   11444:	0027883a 	mov	r19,zero
   11448:	50800104 	addi	r2,r10,4
   1144c:	54800017 	ldw	r18,0(r10)
   11450:	483e6016 	blt	r9,zero,10dd4 <__alt_data_end+0xf0010dd4>
   11454:	00ffdfc4 	movi	r3,-129
   11458:	d8802215 	stw	r2,136(sp)
   1145c:	a0e8703a 	and	r20,r20,r3
   11460:	0039883a 	mov	fp,zero
   11464:	903ebb26 	beq	r18,zero,10f54 <__alt_data_end+0xf0010f54>
   11468:	00800244 	movi	r2,9
   1146c:	14bdee36 	bltu	r2,r18,10c28 <__alt_data_end+0xf0010c28>
   11470:	003eba06 	br	10f5c <__alt_data_end+0xf0010f5c>
   11474:	00800c04 	movi	r2,48
   11478:	d8c01d45 	stb	r3,117(sp)
   1147c:	d8801d05 	stb	r2,116(sp)
   11480:	d8001d85 	stb	zero,118(sp)
   11484:	a0c00094 	ori	r3,r20,2
   11488:	4800a916 	blt	r9,zero,11730 <___vfiprintf_internal_r+0x1314>
   1148c:	00bfdfc4 	movi	r2,-129
   11490:	a096703a 	and	r11,r20,r2
   11494:	5d000094 	ori	r20,r11,2
   11498:	0039883a 	mov	fp,zero
   1149c:	003f9706 	br	112fc <__alt_data_end+0xf00112fc>
   114a0:	8025883a 	mov	r18,r16
   114a4:	003c2e06 	br	10560 <__alt_data_end+0xf0010560>
   114a8:	00820034 	movhi	r2,2048
   114ac:	1080bb04 	addi	r2,r2,748
   114b0:	0039883a 	mov	fp,zero
   114b4:	d8802615 	stw	r2,152(sp)
   114b8:	003f9006 	br	112fc <__alt_data_end+0xf00112fc>
   114bc:	04a5c83a 	sub	r18,zero,r18
   114c0:	07000b44 	movi	fp,45
   114c4:	9004c03a 	cmpne	r2,r18,zero
   114c8:	04e7c83a 	sub	r19,zero,r19
   114cc:	df001d85 	stb	fp,118(sp)
   114d0:	98a7c83a 	sub	r19,r19,r2
   114d4:	48009f16 	blt	r9,zero,11754 <___vfiprintf_internal_r+0x1338>
   114d8:	00bfdfc4 	movi	r2,-129
   114dc:	a0a8703a 	and	r20,r20,r2
   114e0:	003dd006 	br	10c24 <__alt_data_end+0xf0010c24>
   114e4:	70004c26 	beq	r14,zero,11618 <___vfiprintf_internal_r+0x11fc>
   114e8:	00800084 	movi	r2,2
   114ec:	d8c01d04 	addi	r3,sp,116
   114f0:	d8c00015 	stw	r3,0(sp)
   114f4:	d8800115 	stw	r2,4(sp)
   114f8:	01000044 	movi	r4,1
   114fc:	d811883a 	mov	r8,sp
   11500:	003f7306 	br	112d0 <__alt_data_end+0xf00112d0>
   11504:	a080100c 	andi	r2,r20,64
   11508:	da802217 	ldw	r10,136(sp)
   1150c:	103e0626 	beq	r2,zero,10d28 <__alt_data_end+0xf0010d28>
   11510:	5480000f 	ldh	r18,0(r10)
   11514:	52800104 	addi	r10,r10,4
   11518:	da802215 	stw	r10,136(sp)
   1151c:	9027d7fa 	srai	r19,r18,31
   11520:	9805883a 	mov	r2,r19
   11524:	003db806 	br	10c08 <__alt_data_end+0xf0010c08>
   11528:	a080040c 	andi	r2,r20,16
   1152c:	1000091e 	bne	r2,zero,11554 <___vfiprintf_internal_r+0x1138>
   11530:	a2c0100c 	andi	r11,r20,64
   11534:	58000726 	beq	r11,zero,11554 <___vfiprintf_internal_r+0x1138>
   11538:	da802217 	ldw	r10,136(sp)
   1153c:	50800017 	ldw	r2,0(r10)
   11540:	52800104 	addi	r10,r10,4
   11544:	da802215 	stw	r10,136(sp)
   11548:	da802317 	ldw	r10,140(sp)
   1154c:	1280000d 	sth	r10,0(r2)
   11550:	003be706 	br	104f0 <__alt_data_end+0xf00104f0>
   11554:	da802217 	ldw	r10,136(sp)
   11558:	50800017 	ldw	r2,0(r10)
   1155c:	52800104 	addi	r10,r10,4
   11560:	da802215 	stw	r10,136(sp)
   11564:	da802317 	ldw	r10,140(sp)
   11568:	12800015 	stw	r10,0(r2)
   1156c:	003be006 	br	104f0 <__alt_data_end+0xf00104f0>
   11570:	a080100c 	andi	r2,r20,64
   11574:	da802217 	ldw	r10,136(sp)
   11578:	10003026 	beq	r2,zero,1163c <___vfiprintf_internal_r+0x1220>
   1157c:	5480000b 	ldhu	r18,0(r10)
   11580:	52800104 	addi	r10,r10,4
   11584:	0027883a 	mov	r19,zero
   11588:	da802215 	stw	r10,136(sp)
   1158c:	003d8006 	br	10b90 <__alt_data_end+0xf0010b90>
   11590:	80c00007 	ldb	r3,0(r16)
   11594:	003c0006 	br	10598 <__alt_data_end+0xf0010598>
   11598:	a080100c 	andi	r2,r20,64
   1159c:	d8001d85 	stb	zero,118(sp)
   115a0:	da802217 	ldw	r10,136(sp)
   115a4:	1000201e 	bne	r2,zero,11628 <___vfiprintf_internal_r+0x120c>
   115a8:	50800104 	addi	r2,r10,4
   115ac:	54800017 	ldw	r18,0(r10)
   115b0:	0027883a 	mov	r19,zero
   115b4:	483def0e 	bge	r9,zero,10d74 <__alt_data_end+0xf0010d74>
   115b8:	94c6b03a 	or	r3,r18,r19
   115bc:	d8802215 	stw	r2,136(sp)
   115c0:	183d4e1e 	bne	r3,zero,10afc <__alt_data_end+0xf0010afc>
   115c4:	0039883a 	mov	fp,zero
   115c8:	0005883a 	mov	r2,zero
   115cc:	003e0606 	br	10de8 <__alt_data_end+0xf0010de8>
   115d0:	d9402117 	ldw	r5,132(sp)
   115d4:	d9002017 	ldw	r4,128(sp)
   115d8:	d9801a04 	addi	r6,sp,104
   115dc:	da402c15 	stw	r9,176(sp)
   115e0:	db802a15 	stw	r14,168(sp)
   115e4:	00103080 	call	10308 <__sprint_r.part.0>
   115e8:	da402c17 	ldw	r9,176(sp)
   115ec:	db802a17 	ldw	r14,168(sp)
   115f0:	103ede1e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   115f4:	d9401b17 	ldw	r5,108(sp)
   115f8:	d8801c17 	ldw	r2,112(sp)
   115fc:	d811883a 	mov	r8,sp
   11600:	29000044 	addi	r4,r5,1
   11604:	003e7406 	br	10fd8 <__alt_data_end+0xf0010fd8>
   11608:	00bfffc4 	movi	r2,-1
   1160c:	003c5806 	br	10770 <__alt_data_end+0xf0010770>
   11610:	d811883a 	mov	r8,sp
   11614:	003ee806 	br	111b8 <__alt_data_end+0xf00111b8>
   11618:	000b883a 	mov	r5,zero
   1161c:	01000044 	movi	r4,1
   11620:	d811883a 	mov	r8,sp
   11624:	003e7c06 	br	11018 <__alt_data_end+0xf0011018>
   11628:	50800104 	addi	r2,r10,4
   1162c:	5480000b 	ldhu	r18,0(r10)
   11630:	0027883a 	mov	r19,zero
   11634:	483dcf0e 	bge	r9,zero,10d74 <__alt_data_end+0xf0010d74>
   11638:	003fdf06 	br	115b8 <__alt_data_end+0xf00115b8>
   1163c:	54800017 	ldw	r18,0(r10)
   11640:	52800104 	addi	r10,r10,4
   11644:	0027883a 	mov	r19,zero
   11648:	da802215 	stw	r10,136(sp)
   1164c:	003d5006 	br	10b90 <__alt_data_end+0xf0010b90>
   11650:	50800104 	addi	r2,r10,4
   11654:	5480000b 	ldhu	r18,0(r10)
   11658:	0027883a 	mov	r19,zero
   1165c:	483f7d0e 	bge	r9,zero,11454 <__alt_data_end+0xf0011454>
   11660:	003ddc06 	br	10dd4 <__alt_data_end+0xf0010dd4>
   11664:	d8c02215 	stw	r3,136(sp)
   11668:	0039883a 	mov	fp,zero
   1166c:	003ddb06 	br	10ddc <__alt_data_end+0xf0010ddc>
   11670:	02820034 	movhi	r10,2048
   11674:	52811c04 	addi	r10,r10,1136
   11678:	da802415 	stw	r10,144(sp)
   1167c:	003e8306 	br	1108c <__alt_data_end+0xf001108c>
   11680:	d8801c17 	ldw	r2,112(sp)
   11684:	dd002117 	ldw	r20,132(sp)
   11688:	103eb926 	beq	r2,zero,11170 <__alt_data_end+0xf0011170>
   1168c:	d9002017 	ldw	r4,128(sp)
   11690:	d9801a04 	addi	r6,sp,104
   11694:	a00b883a 	mov	r5,r20
   11698:	00103080 	call	10308 <__sprint_r.part.0>
   1169c:	003eb406 	br	11170 <__alt_data_end+0xf0011170>
   116a0:	80c00043 	ldbu	r3,1(r16)
   116a4:	a5000814 	ori	r20,r20,32
   116a8:	84000044 	addi	r16,r16,1
   116ac:	18c03fcc 	andi	r3,r3,255
   116b0:	18c0201c 	xori	r3,r3,128
   116b4:	18ffe004 	addi	r3,r3,-128
   116b8:	003bb706 	br	10598 <__alt_data_end+0xf0010598>
   116bc:	a809883a 	mov	r4,r21
   116c0:	d8c02a15 	stw	r3,168(sp)
   116c4:	da002b15 	stw	r8,172(sp)
   116c8:	0008fe00 	call	8fe0 <strlen>
   116cc:	d8c02a17 	ldw	r3,168(sp)
   116d0:	1027883a 	mov	r19,r2
   116d4:	df001d83 	ldbu	fp,118(sp)
   116d8:	d8c02215 	stw	r3,136(sp)
   116dc:	0013883a 	mov	r9,zero
   116e0:	da002b17 	ldw	r8,172(sp)
   116e4:	003c4d06 	br	1081c <__alt_data_end+0xf001081c>
   116e8:	d9402117 	ldw	r5,132(sp)
   116ec:	d9002017 	ldw	r4,128(sp)
   116f0:	d9801a04 	addi	r6,sp,104
   116f4:	da402c15 	stw	r9,176(sp)
   116f8:	00103080 	call	10308 <__sprint_r.part.0>
   116fc:	da402c17 	ldw	r9,176(sp)
   11700:	103e9a1e 	bne	r2,zero,1116c <__alt_data_end+0xf001116c>
   11704:	d9401b17 	ldw	r5,108(sp)
   11708:	d8801c17 	ldw	r2,112(sp)
   1170c:	d811883a 	mov	r8,sp
   11710:	29000044 	addi	r4,r5,1
   11714:	003e4206 	br	11020 <__alt_data_end+0xf0011020>
   11718:	d9401b17 	ldw	r5,108(sp)
   1171c:	01020034 	movhi	r4,2048
   11720:	21012004 	addi	r4,r4,1152
   11724:	d9002415 	stw	r4,144(sp)
   11728:	29400044 	addi	r5,r5,1
   1172c:	003c6d06 	br	108e4 <__alt_data_end+0xf00108e4>
   11730:	0039883a 	mov	fp,zero
   11734:	00800084 	movi	r2,2
   11738:	10803fcc 	andi	r2,r2,255
   1173c:	01000044 	movi	r4,1
   11740:	11001e26 	beq	r2,r4,117bc <___vfiprintf_internal_r+0x13a0>
   11744:	01000084 	movi	r4,2
   11748:	11001e1e 	bne	r2,r4,117c4 <___vfiprintf_internal_r+0x13a8>
   1174c:	1829883a 	mov	r20,r3
   11750:	003eea06 	br	112fc <__alt_data_end+0xf00112fc>
   11754:	a007883a 	mov	r3,r20
   11758:	00800044 	movi	r2,1
   1175c:	003ff606 	br	11738 <__alt_data_end+0xf0011738>
   11760:	00800184 	movi	r2,6
   11764:	1240012e 	bgeu	r2,r9,1176c <___vfiprintf_internal_r+0x1350>
   11768:	1013883a 	mov	r9,r2
   1176c:	4827883a 	mov	r19,r9
   11770:	4825883a 	mov	r18,r9
   11774:	48001516 	blt	r9,zero,117cc <___vfiprintf_internal_r+0x13b0>
   11778:	05420034 	movhi	r21,2048
   1177c:	d8c02215 	stw	r3,136(sp)
   11780:	ad40c004 	addi	r21,r21,768
   11784:	003d1406 	br	10bd8 <__alt_data_end+0xf0010bd8>
   11788:	02820034 	movhi	r10,2048
   1178c:	52811c04 	addi	r10,r10,1136
   11790:	da802415 	stw	r10,144(sp)
   11794:	200d883a 	mov	r6,r4
   11798:	003c9106 	br	109e0 <__alt_data_end+0xf00109e0>
   1179c:	5021883a 	mov	r16,r10
   117a0:	0013883a 	mov	r9,zero
   117a4:	003b7d06 	br	1059c <__alt_data_end+0xf001059c>
   117a8:	4827883a 	mov	r19,r9
   117ac:	df001d83 	ldbu	fp,118(sp)
   117b0:	d8c02215 	stw	r3,136(sp)
   117b4:	0013883a 	mov	r9,zero
   117b8:	003c1806 	br	1081c <__alt_data_end+0xf001081c>
   117bc:	1829883a 	mov	r20,r3
   117c0:	003d1806 	br	10c24 <__alt_data_end+0xf0010c24>
   117c4:	1829883a 	mov	r20,r3
   117c8:	003ccd06 	br	10b00 <__alt_data_end+0xf0010b00>
   117cc:	0025883a 	mov	r18,zero
   117d0:	003fe906 	br	11778 <__alt_data_end+0xf0011778>
   117d4:	d8802217 	ldw	r2,136(sp)
   117d8:	80c00043 	ldbu	r3,1(r16)
   117dc:	5021883a 	mov	r16,r10
   117e0:	12400017 	ldw	r9,0(r2)
   117e4:	10800104 	addi	r2,r2,4
   117e8:	d8802215 	stw	r2,136(sp)
   117ec:	483faf0e 	bge	r9,zero,116ac <__alt_data_end+0xf00116ac>
   117f0:	18c03fcc 	andi	r3,r3,255
   117f4:	18c0201c 	xori	r3,r3,128
   117f8:	027fffc4 	movi	r9,-1
   117fc:	18ffe004 	addi	r3,r3,-128
   11800:	003b6506 	br	10598 <__alt_data_end+0xf0010598>
   11804:	d9c01d85 	stb	r7,118(sp)
   11808:	003ca006 	br	10a8c <__alt_data_end+0xf0010a8c>
   1180c:	d9c01d85 	stb	r7,118(sp)
   11810:	003cad06 	br	10ac8 <__alt_data_end+0xf0010ac8>
   11814:	d9c01d85 	stb	r7,118(sp)
   11818:	003d7d06 	br	10e10 <__alt_data_end+0xf0010e10>
   1181c:	d9c01d85 	stb	r7,118(sp)
   11820:	003d5f06 	br	10da0 <__alt_data_end+0xf0010da0>
   11824:	a080004c 	andi	r2,r20,1
   11828:	0039883a 	mov	fp,zero
   1182c:	10000526 	beq	r2,zero,11844 <___vfiprintf_internal_r+0x1428>
   11830:	00800c04 	movi	r2,48
   11834:	d88019c5 	stb	r2,103(sp)
   11838:	dcc02717 	ldw	r19,156(sp)
   1183c:	dd4019c4 	addi	r21,sp,103
   11840:	003bf606 	br	1081c <__alt_data_end+0xf001081c>
   11844:	0027883a 	mov	r19,zero
   11848:	dd401a04 	addi	r21,sp,104
   1184c:	003bf306 	br	1081c <__alt_data_end+0xf001081c>
   11850:	d9c01d85 	stb	r7,118(sp)
   11854:	003dc806 	br	10f78 <__alt_data_end+0xf0010f78>
   11858:	d9c01d85 	stb	r7,118(sp)
   1185c:	003d3a06 	br	10d48 <__alt_data_end+0xf0010d48>
   11860:	d9c01d85 	stb	r7,118(sp)
   11864:	003d2a06 	br	10d10 <__alt_data_end+0xf0010d10>
   11868:	d9c01d85 	stb	r7,118(sp)
   1186c:	003cde06 	br	10be8 <__alt_data_end+0xf0010be8>
   11870:	d9c01d85 	stb	r7,118(sp)
   11874:	003cbc06 	br	10b68 <__alt_data_end+0xf0010b68>

00011878 <__vfiprintf_internal>:
   11878:	00820034 	movhi	r2,2048
   1187c:	10899704 	addi	r2,r2,9820
   11880:	300f883a 	mov	r7,r6
   11884:	280d883a 	mov	r6,r5
   11888:	200b883a 	mov	r5,r4
   1188c:	11000017 	ldw	r4,0(r2)
   11890:	001041c1 	jmpi	1041c <___vfiprintf_internal_r>

00011894 <__sbprintf>:
   11894:	2880030b 	ldhu	r2,12(r5)
   11898:	2ac01917 	ldw	r11,100(r5)
   1189c:	2a80038b 	ldhu	r10,14(r5)
   118a0:	2a400717 	ldw	r9,28(r5)
   118a4:	2a000917 	ldw	r8,36(r5)
   118a8:	defee204 	addi	sp,sp,-1144
   118ac:	00c10004 	movi	r3,1024
   118b0:	dc011a15 	stw	r16,1128(sp)
   118b4:	10bfff4c 	andi	r2,r2,65533
   118b8:	2821883a 	mov	r16,r5
   118bc:	d8cb883a 	add	r5,sp,r3
   118c0:	dc811c15 	stw	r18,1136(sp)
   118c4:	dc411b15 	stw	r17,1132(sp)
   118c8:	dfc11d15 	stw	ra,1140(sp)
   118cc:	2025883a 	mov	r18,r4
   118d0:	d881030d 	sth	r2,1036(sp)
   118d4:	dac11915 	stw	r11,1124(sp)
   118d8:	da81038d 	sth	r10,1038(sp)
   118dc:	da410715 	stw	r9,1052(sp)
   118e0:	da010915 	stw	r8,1060(sp)
   118e4:	dec10015 	stw	sp,1024(sp)
   118e8:	dec10415 	stw	sp,1040(sp)
   118ec:	d8c10215 	stw	r3,1032(sp)
   118f0:	d8c10515 	stw	r3,1044(sp)
   118f4:	d8010615 	stw	zero,1048(sp)
   118f8:	001041c0 	call	1041c <___vfiprintf_internal_r>
   118fc:	1023883a 	mov	r17,r2
   11900:	10000416 	blt	r2,zero,11914 <__sbprintf+0x80>
   11904:	d9410004 	addi	r5,sp,1024
   11908:	9009883a 	mov	r4,r18
   1190c:	000cf400 	call	cf40 <_fflush_r>
   11910:	10000d1e 	bne	r2,zero,11948 <__sbprintf+0xb4>
   11914:	d881030b 	ldhu	r2,1036(sp)
   11918:	1080100c 	andi	r2,r2,64
   1191c:	10000326 	beq	r2,zero,1192c <__sbprintf+0x98>
   11920:	8080030b 	ldhu	r2,12(r16)
   11924:	10801014 	ori	r2,r2,64
   11928:	8080030d 	sth	r2,12(r16)
   1192c:	8805883a 	mov	r2,r17
   11930:	dfc11d17 	ldw	ra,1140(sp)
   11934:	dc811c17 	ldw	r18,1136(sp)
   11938:	dc411b17 	ldw	r17,1132(sp)
   1193c:	dc011a17 	ldw	r16,1128(sp)
   11940:	dec11e04 	addi	sp,sp,1144
   11944:	f800283a 	ret
   11948:	047fffc4 	movi	r17,-1
   1194c:	003ff106 	br	11914 <__alt_data_end+0xf0011914>

00011950 <_write_r>:
   11950:	defffd04 	addi	sp,sp,-12
   11954:	2805883a 	mov	r2,r5
   11958:	dc000015 	stw	r16,0(sp)
   1195c:	04020034 	movhi	r16,2048
   11960:	dc400115 	stw	r17,4(sp)
   11964:	300b883a 	mov	r5,r6
   11968:	8409e104 	addi	r16,r16,10116
   1196c:	2023883a 	mov	r17,r4
   11970:	380d883a 	mov	r6,r7
   11974:	1009883a 	mov	r4,r2
   11978:	dfc00215 	stw	ra,8(sp)
   1197c:	80000015 	stw	zero,0(r16)
   11980:	00135c40 	call	135c4 <write>
   11984:	00ffffc4 	movi	r3,-1
   11988:	10c00526 	beq	r2,r3,119a0 <_write_r+0x50>
   1198c:	dfc00217 	ldw	ra,8(sp)
   11990:	dc400117 	ldw	r17,4(sp)
   11994:	dc000017 	ldw	r16,0(sp)
   11998:	dec00304 	addi	sp,sp,12
   1199c:	f800283a 	ret
   119a0:	80c00017 	ldw	r3,0(r16)
   119a4:	183ff926 	beq	r3,zero,1198c <__alt_data_end+0xf001198c>
   119a8:	88c00015 	stw	r3,0(r17)
   119ac:	003ff706 	br	1198c <__alt_data_end+0xf001198c>

000119b0 <_close_r>:
   119b0:	defffd04 	addi	sp,sp,-12
   119b4:	dc000015 	stw	r16,0(sp)
   119b8:	04020034 	movhi	r16,2048
   119bc:	dc400115 	stw	r17,4(sp)
   119c0:	8409e104 	addi	r16,r16,10116
   119c4:	2023883a 	mov	r17,r4
   119c8:	2809883a 	mov	r4,r5
   119cc:	dfc00215 	stw	ra,8(sp)
   119d0:	80000015 	stw	zero,0(r16)
   119d4:	0012ea00 	call	12ea0 <close>
   119d8:	00ffffc4 	movi	r3,-1
   119dc:	10c00526 	beq	r2,r3,119f4 <_close_r+0x44>
   119e0:	dfc00217 	ldw	ra,8(sp)
   119e4:	dc400117 	ldw	r17,4(sp)
   119e8:	dc000017 	ldw	r16,0(sp)
   119ec:	dec00304 	addi	sp,sp,12
   119f0:	f800283a 	ret
   119f4:	80c00017 	ldw	r3,0(r16)
   119f8:	183ff926 	beq	r3,zero,119e0 <__alt_data_end+0xf00119e0>
   119fc:	88c00015 	stw	r3,0(r17)
   11a00:	003ff706 	br	119e0 <__alt_data_end+0xf00119e0>

00011a04 <_calloc_r>:
   11a04:	298b383a 	mul	r5,r5,r6
   11a08:	defffe04 	addi	sp,sp,-8
   11a0c:	dfc00115 	stw	ra,4(sp)
   11a10:	dc000015 	stw	r16,0(sp)
   11a14:	000e07c0 	call	e07c <_malloc_r>
   11a18:	10002926 	beq	r2,zero,11ac0 <_calloc_r+0xbc>
   11a1c:	11bfff17 	ldw	r6,-4(r2)
   11a20:	1021883a 	mov	r16,r2
   11a24:	00bfff04 	movi	r2,-4
   11a28:	308c703a 	and	r6,r6,r2
   11a2c:	00c00904 	movi	r3,36
   11a30:	308d883a 	add	r6,r6,r2
   11a34:	19801636 	bltu	r3,r6,11a90 <_calloc_r+0x8c>
   11a38:	008004c4 	movi	r2,19
   11a3c:	11800b2e 	bgeu	r2,r6,11a6c <_calloc_r+0x68>
   11a40:	80000015 	stw	zero,0(r16)
   11a44:	80000115 	stw	zero,4(r16)
   11a48:	008006c4 	movi	r2,27
   11a4c:	11801a2e 	bgeu	r2,r6,11ab8 <_calloc_r+0xb4>
   11a50:	80000215 	stw	zero,8(r16)
   11a54:	80000315 	stw	zero,12(r16)
   11a58:	30c0151e 	bne	r6,r3,11ab0 <_calloc_r+0xac>
   11a5c:	80000415 	stw	zero,16(r16)
   11a60:	80800604 	addi	r2,r16,24
   11a64:	80000515 	stw	zero,20(r16)
   11a68:	00000106 	br	11a70 <_calloc_r+0x6c>
   11a6c:	8005883a 	mov	r2,r16
   11a70:	10000015 	stw	zero,0(r2)
   11a74:	10000115 	stw	zero,4(r2)
   11a78:	10000215 	stw	zero,8(r2)
   11a7c:	8005883a 	mov	r2,r16
   11a80:	dfc00117 	ldw	ra,4(sp)
   11a84:	dc000017 	ldw	r16,0(sp)
   11a88:	dec00204 	addi	sp,sp,8
   11a8c:	f800283a 	ret
   11a90:	000b883a 	mov	r5,zero
   11a94:	8009883a 	mov	r4,r16
   11a98:	0008d780 	call	8d78 <memset>
   11a9c:	8005883a 	mov	r2,r16
   11aa0:	dfc00117 	ldw	ra,4(sp)
   11aa4:	dc000017 	ldw	r16,0(sp)
   11aa8:	dec00204 	addi	sp,sp,8
   11aac:	f800283a 	ret
   11ab0:	80800404 	addi	r2,r16,16
   11ab4:	003fee06 	br	11a70 <__alt_data_end+0xf0011a70>
   11ab8:	80800204 	addi	r2,r16,8
   11abc:	003fec06 	br	11a70 <__alt_data_end+0xf0011a70>
   11ac0:	0005883a 	mov	r2,zero
   11ac4:	003fee06 	br	11a80 <__alt_data_end+0xf0011a80>

00011ac8 <_fclose_r>:
   11ac8:	28003926 	beq	r5,zero,11bb0 <_fclose_r+0xe8>
   11acc:	defffc04 	addi	sp,sp,-16
   11ad0:	dc400115 	stw	r17,4(sp)
   11ad4:	dc000015 	stw	r16,0(sp)
   11ad8:	dfc00315 	stw	ra,12(sp)
   11adc:	dc800215 	stw	r18,8(sp)
   11ae0:	2023883a 	mov	r17,r4
   11ae4:	2821883a 	mov	r16,r5
   11ae8:	20000226 	beq	r4,zero,11af4 <_fclose_r+0x2c>
   11aec:	20800e17 	ldw	r2,56(r4)
   11af0:	10002726 	beq	r2,zero,11b90 <_fclose_r+0xc8>
   11af4:	8080030f 	ldh	r2,12(r16)
   11af8:	1000071e 	bne	r2,zero,11b18 <_fclose_r+0x50>
   11afc:	0005883a 	mov	r2,zero
   11b00:	dfc00317 	ldw	ra,12(sp)
   11b04:	dc800217 	ldw	r18,8(sp)
   11b08:	dc400117 	ldw	r17,4(sp)
   11b0c:	dc000017 	ldw	r16,0(sp)
   11b10:	dec00404 	addi	sp,sp,16
   11b14:	f800283a 	ret
   11b18:	800b883a 	mov	r5,r16
   11b1c:	8809883a 	mov	r4,r17
   11b20:	000cd240 	call	cd24 <__sflush_r>
   11b24:	1025883a 	mov	r18,r2
   11b28:	80800b17 	ldw	r2,44(r16)
   11b2c:	10000426 	beq	r2,zero,11b40 <_fclose_r+0x78>
   11b30:	81400717 	ldw	r5,28(r16)
   11b34:	8809883a 	mov	r4,r17
   11b38:	103ee83a 	callr	r2
   11b3c:	10001616 	blt	r2,zero,11b98 <_fclose_r+0xd0>
   11b40:	8080030b 	ldhu	r2,12(r16)
   11b44:	1080200c 	andi	r2,r2,128
   11b48:	1000151e 	bne	r2,zero,11ba0 <_fclose_r+0xd8>
   11b4c:	81400c17 	ldw	r5,48(r16)
   11b50:	28000526 	beq	r5,zero,11b68 <_fclose_r+0xa0>
   11b54:	80801004 	addi	r2,r16,64
   11b58:	28800226 	beq	r5,r2,11b64 <_fclose_r+0x9c>
   11b5c:	8809883a 	mov	r4,r17
   11b60:	000d4900 	call	d490 <_free_r>
   11b64:	80000c15 	stw	zero,48(r16)
   11b68:	81401117 	ldw	r5,68(r16)
   11b6c:	28000326 	beq	r5,zero,11b7c <_fclose_r+0xb4>
   11b70:	8809883a 	mov	r4,r17
   11b74:	000d4900 	call	d490 <_free_r>
   11b78:	80001115 	stw	zero,68(r16)
   11b7c:	000d32c0 	call	d32c <__sfp_lock_acquire>
   11b80:	8000030d 	sth	zero,12(r16)
   11b84:	000d3300 	call	d330 <__sfp_lock_release>
   11b88:	9005883a 	mov	r2,r18
   11b8c:	003fdc06 	br	11b00 <__alt_data_end+0xf0011b00>
   11b90:	000d31c0 	call	d31c <__sinit>
   11b94:	003fd706 	br	11af4 <__alt_data_end+0xf0011af4>
   11b98:	04bfffc4 	movi	r18,-1
   11b9c:	003fe806 	br	11b40 <__alt_data_end+0xf0011b40>
   11ba0:	81400417 	ldw	r5,16(r16)
   11ba4:	8809883a 	mov	r4,r17
   11ba8:	000d4900 	call	d490 <_free_r>
   11bac:	003fe706 	br	11b4c <__alt_data_end+0xf0011b4c>
   11bb0:	0005883a 	mov	r2,zero
   11bb4:	f800283a 	ret

00011bb8 <fclose>:
   11bb8:	00820034 	movhi	r2,2048
   11bbc:	10899704 	addi	r2,r2,9820
   11bc0:	200b883a 	mov	r5,r4
   11bc4:	11000017 	ldw	r4,0(r2)
   11bc8:	0011ac81 	jmpi	11ac8 <_fclose_r>

00011bcc <__fputwc>:
   11bcc:	defff804 	addi	sp,sp,-32
   11bd0:	dcc00415 	stw	r19,16(sp)
   11bd4:	dc800315 	stw	r18,12(sp)
   11bd8:	dc000115 	stw	r16,4(sp)
   11bdc:	dfc00715 	stw	ra,28(sp)
   11be0:	dd400615 	stw	r21,24(sp)
   11be4:	dd000515 	stw	r20,20(sp)
   11be8:	dc400215 	stw	r17,8(sp)
   11bec:	2027883a 	mov	r19,r4
   11bf0:	2825883a 	mov	r18,r5
   11bf4:	3021883a 	mov	r16,r6
   11bf8:	000de6c0 	call	de6c <__locale_mb_cur_max>
   11bfc:	00c00044 	movi	r3,1
   11c00:	10c03e26 	beq	r2,r3,11cfc <__fputwc+0x130>
   11c04:	81c01704 	addi	r7,r16,92
   11c08:	900d883a 	mov	r6,r18
   11c0c:	d80b883a 	mov	r5,sp
   11c10:	9809883a 	mov	r4,r19
   11c14:	001209c0 	call	1209c <_wcrtomb_r>
   11c18:	1029883a 	mov	r20,r2
   11c1c:	00bfffc4 	movi	r2,-1
   11c20:	a0802026 	beq	r20,r2,11ca4 <__fputwc+0xd8>
   11c24:	d9400003 	ldbu	r5,0(sp)
   11c28:	a0001c26 	beq	r20,zero,11c9c <__fputwc+0xd0>
   11c2c:	0023883a 	mov	r17,zero
   11c30:	05400284 	movi	r21,10
   11c34:	00000906 	br	11c5c <__fputwc+0x90>
   11c38:	80800017 	ldw	r2,0(r16)
   11c3c:	11400005 	stb	r5,0(r2)
   11c40:	80c00017 	ldw	r3,0(r16)
   11c44:	18c00044 	addi	r3,r3,1
   11c48:	80c00015 	stw	r3,0(r16)
   11c4c:	8c400044 	addi	r17,r17,1
   11c50:	dc45883a 	add	r2,sp,r17
   11c54:	8d00112e 	bgeu	r17,r20,11c9c <__fputwc+0xd0>
   11c58:	11400003 	ldbu	r5,0(r2)
   11c5c:	80c00217 	ldw	r3,8(r16)
   11c60:	18ffffc4 	addi	r3,r3,-1
   11c64:	80c00215 	stw	r3,8(r16)
   11c68:	183ff30e 	bge	r3,zero,11c38 <__alt_data_end+0xf0011c38>
   11c6c:	80800617 	ldw	r2,24(r16)
   11c70:	18801916 	blt	r3,r2,11cd8 <__fputwc+0x10c>
   11c74:	80800017 	ldw	r2,0(r16)
   11c78:	11400005 	stb	r5,0(r2)
   11c7c:	80800017 	ldw	r2,0(r16)
   11c80:	10c00003 	ldbu	r3,0(r2)
   11c84:	10800044 	addi	r2,r2,1
   11c88:	1d402326 	beq	r3,r21,11d18 <__fputwc+0x14c>
   11c8c:	80800015 	stw	r2,0(r16)
   11c90:	8c400044 	addi	r17,r17,1
   11c94:	dc45883a 	add	r2,sp,r17
   11c98:	8d3fef36 	bltu	r17,r20,11c58 <__alt_data_end+0xf0011c58>
   11c9c:	9005883a 	mov	r2,r18
   11ca0:	00000406 	br	11cb4 <__fputwc+0xe8>
   11ca4:	80c0030b 	ldhu	r3,12(r16)
   11ca8:	a005883a 	mov	r2,r20
   11cac:	18c01014 	ori	r3,r3,64
   11cb0:	80c0030d 	sth	r3,12(r16)
   11cb4:	dfc00717 	ldw	ra,28(sp)
   11cb8:	dd400617 	ldw	r21,24(sp)
   11cbc:	dd000517 	ldw	r20,20(sp)
   11cc0:	dcc00417 	ldw	r19,16(sp)
   11cc4:	dc800317 	ldw	r18,12(sp)
   11cc8:	dc400217 	ldw	r17,8(sp)
   11ccc:	dc000117 	ldw	r16,4(sp)
   11cd0:	dec00804 	addi	sp,sp,32
   11cd4:	f800283a 	ret
   11cd8:	800d883a 	mov	r6,r16
   11cdc:	29403fcc 	andi	r5,r5,255
   11ce0:	9809883a 	mov	r4,r19
   11ce4:	0011f440 	call	11f44 <__swbuf_r>
   11ce8:	10bfffe0 	cmpeqi	r2,r2,-1
   11cec:	10803fcc 	andi	r2,r2,255
   11cf0:	103fd626 	beq	r2,zero,11c4c <__alt_data_end+0xf0011c4c>
   11cf4:	00bfffc4 	movi	r2,-1
   11cf8:	003fee06 	br	11cb4 <__alt_data_end+0xf0011cb4>
   11cfc:	90ffffc4 	addi	r3,r18,-1
   11d00:	01003f84 	movi	r4,254
   11d04:	20ffbf36 	bltu	r4,r3,11c04 <__alt_data_end+0xf0011c04>
   11d08:	900b883a 	mov	r5,r18
   11d0c:	dc800005 	stb	r18,0(sp)
   11d10:	1029883a 	mov	r20,r2
   11d14:	003fc506 	br	11c2c <__alt_data_end+0xf0011c2c>
   11d18:	800d883a 	mov	r6,r16
   11d1c:	a80b883a 	mov	r5,r21
   11d20:	9809883a 	mov	r4,r19
   11d24:	0011f440 	call	11f44 <__swbuf_r>
   11d28:	10bfffe0 	cmpeqi	r2,r2,-1
   11d2c:	003fef06 	br	11cec <__alt_data_end+0xf0011cec>

00011d30 <_fputwc_r>:
   11d30:	3080030b 	ldhu	r2,12(r6)
   11d34:	10c8000c 	andi	r3,r2,8192
   11d38:	1800051e 	bne	r3,zero,11d50 <_fputwc_r+0x20>
   11d3c:	30c01917 	ldw	r3,100(r6)
   11d40:	10880014 	ori	r2,r2,8192
   11d44:	3080030d 	sth	r2,12(r6)
   11d48:	18880014 	ori	r2,r3,8192
   11d4c:	30801915 	stw	r2,100(r6)
   11d50:	0011bcc1 	jmpi	11bcc <__fputwc>

00011d54 <fputwc>:
   11d54:	00820034 	movhi	r2,2048
   11d58:	defffc04 	addi	sp,sp,-16
   11d5c:	10899704 	addi	r2,r2,9820
   11d60:	dc000115 	stw	r16,4(sp)
   11d64:	14000017 	ldw	r16,0(r2)
   11d68:	dc400215 	stw	r17,8(sp)
   11d6c:	dfc00315 	stw	ra,12(sp)
   11d70:	2023883a 	mov	r17,r4
   11d74:	80000226 	beq	r16,zero,11d80 <fputwc+0x2c>
   11d78:	80800e17 	ldw	r2,56(r16)
   11d7c:	10001026 	beq	r2,zero,11dc0 <fputwc+0x6c>
   11d80:	2880030b 	ldhu	r2,12(r5)
   11d84:	10c8000c 	andi	r3,r2,8192
   11d88:	1800051e 	bne	r3,zero,11da0 <fputwc+0x4c>
   11d8c:	28c01917 	ldw	r3,100(r5)
   11d90:	10880014 	ori	r2,r2,8192
   11d94:	2880030d 	sth	r2,12(r5)
   11d98:	18880014 	ori	r2,r3,8192
   11d9c:	28801915 	stw	r2,100(r5)
   11da0:	280d883a 	mov	r6,r5
   11da4:	8009883a 	mov	r4,r16
   11da8:	880b883a 	mov	r5,r17
   11dac:	dfc00317 	ldw	ra,12(sp)
   11db0:	dc400217 	ldw	r17,8(sp)
   11db4:	dc000117 	ldw	r16,4(sp)
   11db8:	dec00404 	addi	sp,sp,16
   11dbc:	0011bcc1 	jmpi	11bcc <__fputwc>
   11dc0:	8009883a 	mov	r4,r16
   11dc4:	d9400015 	stw	r5,0(sp)
   11dc8:	000d31c0 	call	d31c <__sinit>
   11dcc:	d9400017 	ldw	r5,0(sp)
   11dd0:	003feb06 	br	11d80 <__alt_data_end+0xf0011d80>

00011dd4 <_fstat_r>:
   11dd4:	defffd04 	addi	sp,sp,-12
   11dd8:	2805883a 	mov	r2,r5
   11ddc:	dc000015 	stw	r16,0(sp)
   11de0:	04020034 	movhi	r16,2048
   11de4:	dc400115 	stw	r17,4(sp)
   11de8:	8409e104 	addi	r16,r16,10116
   11dec:	2023883a 	mov	r17,r4
   11df0:	300b883a 	mov	r5,r6
   11df4:	1009883a 	mov	r4,r2
   11df8:	dfc00215 	stw	ra,8(sp)
   11dfc:	80000015 	stw	zero,0(r16)
   11e00:	0012fd80 	call	12fd8 <fstat>
   11e04:	00ffffc4 	movi	r3,-1
   11e08:	10c00526 	beq	r2,r3,11e20 <_fstat_r+0x4c>
   11e0c:	dfc00217 	ldw	ra,8(sp)
   11e10:	dc400117 	ldw	r17,4(sp)
   11e14:	dc000017 	ldw	r16,0(sp)
   11e18:	dec00304 	addi	sp,sp,12
   11e1c:	f800283a 	ret
   11e20:	80c00017 	ldw	r3,0(r16)
   11e24:	183ff926 	beq	r3,zero,11e0c <__alt_data_end+0xf0011e0c>
   11e28:	88c00015 	stw	r3,0(r17)
   11e2c:	003ff706 	br	11e0c <__alt_data_end+0xf0011e0c>

00011e30 <_isatty_r>:
   11e30:	defffd04 	addi	sp,sp,-12
   11e34:	dc000015 	stw	r16,0(sp)
   11e38:	04020034 	movhi	r16,2048
   11e3c:	dc400115 	stw	r17,4(sp)
   11e40:	8409e104 	addi	r16,r16,10116
   11e44:	2023883a 	mov	r17,r4
   11e48:	2809883a 	mov	r4,r5
   11e4c:	dfc00215 	stw	ra,8(sp)
   11e50:	80000015 	stw	zero,0(r16)
   11e54:	00130c40 	call	130c4 <isatty>
   11e58:	00ffffc4 	movi	r3,-1
   11e5c:	10c00526 	beq	r2,r3,11e74 <_isatty_r+0x44>
   11e60:	dfc00217 	ldw	ra,8(sp)
   11e64:	dc400117 	ldw	r17,4(sp)
   11e68:	dc000017 	ldw	r16,0(sp)
   11e6c:	dec00304 	addi	sp,sp,12
   11e70:	f800283a 	ret
   11e74:	80c00017 	ldw	r3,0(r16)
   11e78:	183ff926 	beq	r3,zero,11e60 <__alt_data_end+0xf0011e60>
   11e7c:	88c00015 	stw	r3,0(r17)
   11e80:	003ff706 	br	11e60 <__alt_data_end+0xf0011e60>

00011e84 <_lseek_r>:
   11e84:	defffd04 	addi	sp,sp,-12
   11e88:	2805883a 	mov	r2,r5
   11e8c:	dc000015 	stw	r16,0(sp)
   11e90:	04020034 	movhi	r16,2048
   11e94:	dc400115 	stw	r17,4(sp)
   11e98:	300b883a 	mov	r5,r6
   11e9c:	8409e104 	addi	r16,r16,10116
   11ea0:	2023883a 	mov	r17,r4
   11ea4:	380d883a 	mov	r6,r7
   11ea8:	1009883a 	mov	r4,r2
   11eac:	dfc00215 	stw	ra,8(sp)
   11eb0:	80000015 	stw	zero,0(r16)
   11eb4:	00131a40 	call	131a4 <lseek>
   11eb8:	00ffffc4 	movi	r3,-1
   11ebc:	10c00526 	beq	r2,r3,11ed4 <_lseek_r+0x50>
   11ec0:	dfc00217 	ldw	ra,8(sp)
   11ec4:	dc400117 	ldw	r17,4(sp)
   11ec8:	dc000017 	ldw	r16,0(sp)
   11ecc:	dec00304 	addi	sp,sp,12
   11ed0:	f800283a 	ret
   11ed4:	80c00017 	ldw	r3,0(r16)
   11ed8:	183ff926 	beq	r3,zero,11ec0 <__alt_data_end+0xf0011ec0>
   11edc:	88c00015 	stw	r3,0(r17)
   11ee0:	003ff706 	br	11ec0 <__alt_data_end+0xf0011ec0>

00011ee4 <_read_r>:
   11ee4:	defffd04 	addi	sp,sp,-12
   11ee8:	2805883a 	mov	r2,r5
   11eec:	dc000015 	stw	r16,0(sp)
   11ef0:	04020034 	movhi	r16,2048
   11ef4:	dc400115 	stw	r17,4(sp)
   11ef8:	300b883a 	mov	r5,r6
   11efc:	8409e104 	addi	r16,r16,10116
   11f00:	2023883a 	mov	r17,r4
   11f04:	380d883a 	mov	r6,r7
   11f08:	1009883a 	mov	r4,r2
   11f0c:	dfc00215 	stw	ra,8(sp)
   11f10:	80000015 	stw	zero,0(r16)
   11f14:	00133780 	call	13378 <read>
   11f18:	00ffffc4 	movi	r3,-1
   11f1c:	10c00526 	beq	r2,r3,11f34 <_read_r+0x50>
   11f20:	dfc00217 	ldw	ra,8(sp)
   11f24:	dc400117 	ldw	r17,4(sp)
   11f28:	dc000017 	ldw	r16,0(sp)
   11f2c:	dec00304 	addi	sp,sp,12
   11f30:	f800283a 	ret
   11f34:	80c00017 	ldw	r3,0(r16)
   11f38:	183ff926 	beq	r3,zero,11f20 <__alt_data_end+0xf0011f20>
   11f3c:	88c00015 	stw	r3,0(r17)
   11f40:	003ff706 	br	11f20 <__alt_data_end+0xf0011f20>

00011f44 <__swbuf_r>:
   11f44:	defffb04 	addi	sp,sp,-20
   11f48:	dcc00315 	stw	r19,12(sp)
   11f4c:	dc800215 	stw	r18,8(sp)
   11f50:	dc000015 	stw	r16,0(sp)
   11f54:	dfc00415 	stw	ra,16(sp)
   11f58:	dc400115 	stw	r17,4(sp)
   11f5c:	2025883a 	mov	r18,r4
   11f60:	2827883a 	mov	r19,r5
   11f64:	3021883a 	mov	r16,r6
   11f68:	20000226 	beq	r4,zero,11f74 <__swbuf_r+0x30>
   11f6c:	20800e17 	ldw	r2,56(r4)
   11f70:	10004226 	beq	r2,zero,1207c <__swbuf_r+0x138>
   11f74:	80800617 	ldw	r2,24(r16)
   11f78:	8100030b 	ldhu	r4,12(r16)
   11f7c:	80800215 	stw	r2,8(r16)
   11f80:	2080020c 	andi	r2,r4,8
   11f84:	10003626 	beq	r2,zero,12060 <__swbuf_r+0x11c>
   11f88:	80c00417 	ldw	r3,16(r16)
   11f8c:	18003426 	beq	r3,zero,12060 <__swbuf_r+0x11c>
   11f90:	2088000c 	andi	r2,r4,8192
   11f94:	9c403fcc 	andi	r17,r19,255
   11f98:	10001a26 	beq	r2,zero,12004 <__swbuf_r+0xc0>
   11f9c:	80800017 	ldw	r2,0(r16)
   11fa0:	81000517 	ldw	r4,20(r16)
   11fa4:	10c7c83a 	sub	r3,r2,r3
   11fa8:	1900200e 	bge	r3,r4,1202c <__swbuf_r+0xe8>
   11fac:	18c00044 	addi	r3,r3,1
   11fb0:	81000217 	ldw	r4,8(r16)
   11fb4:	11400044 	addi	r5,r2,1
   11fb8:	81400015 	stw	r5,0(r16)
   11fbc:	213fffc4 	addi	r4,r4,-1
   11fc0:	81000215 	stw	r4,8(r16)
   11fc4:	14c00005 	stb	r19,0(r2)
   11fc8:	80800517 	ldw	r2,20(r16)
   11fcc:	10c01e26 	beq	r2,r3,12048 <__swbuf_r+0x104>
   11fd0:	8080030b 	ldhu	r2,12(r16)
   11fd4:	1080004c 	andi	r2,r2,1
   11fd8:	10000226 	beq	r2,zero,11fe4 <__swbuf_r+0xa0>
   11fdc:	00800284 	movi	r2,10
   11fe0:	88801926 	beq	r17,r2,12048 <__swbuf_r+0x104>
   11fe4:	8805883a 	mov	r2,r17
   11fe8:	dfc00417 	ldw	ra,16(sp)
   11fec:	dcc00317 	ldw	r19,12(sp)
   11ff0:	dc800217 	ldw	r18,8(sp)
   11ff4:	dc400117 	ldw	r17,4(sp)
   11ff8:	dc000017 	ldw	r16,0(sp)
   11ffc:	dec00504 	addi	sp,sp,20
   12000:	f800283a 	ret
   12004:	81401917 	ldw	r5,100(r16)
   12008:	00b7ffc4 	movi	r2,-8193
   1200c:	21080014 	ori	r4,r4,8192
   12010:	2884703a 	and	r2,r5,r2
   12014:	80801915 	stw	r2,100(r16)
   12018:	80800017 	ldw	r2,0(r16)
   1201c:	8100030d 	sth	r4,12(r16)
   12020:	81000517 	ldw	r4,20(r16)
   12024:	10c7c83a 	sub	r3,r2,r3
   12028:	193fe016 	blt	r3,r4,11fac <__alt_data_end+0xf0011fac>
   1202c:	800b883a 	mov	r5,r16
   12030:	9009883a 	mov	r4,r18
   12034:	000cf400 	call	cf40 <_fflush_r>
   12038:	1000071e 	bne	r2,zero,12058 <__swbuf_r+0x114>
   1203c:	80800017 	ldw	r2,0(r16)
   12040:	00c00044 	movi	r3,1
   12044:	003fda06 	br	11fb0 <__alt_data_end+0xf0011fb0>
   12048:	800b883a 	mov	r5,r16
   1204c:	9009883a 	mov	r4,r18
   12050:	000cf400 	call	cf40 <_fflush_r>
   12054:	103fe326 	beq	r2,zero,11fe4 <__alt_data_end+0xf0011fe4>
   12058:	00bfffc4 	movi	r2,-1
   1205c:	003fe206 	br	11fe8 <__alt_data_end+0xf0011fe8>
   12060:	800b883a 	mov	r5,r16
   12064:	9009883a 	mov	r4,r18
   12068:	000b3480 	call	b348 <__swsetup_r>
   1206c:	103ffa1e 	bne	r2,zero,12058 <__alt_data_end+0xf0012058>
   12070:	8100030b 	ldhu	r4,12(r16)
   12074:	80c00417 	ldw	r3,16(r16)
   12078:	003fc506 	br	11f90 <__alt_data_end+0xf0011f90>
   1207c:	000d31c0 	call	d31c <__sinit>
   12080:	003fbc06 	br	11f74 <__alt_data_end+0xf0011f74>

00012084 <__swbuf>:
   12084:	00820034 	movhi	r2,2048
   12088:	10899704 	addi	r2,r2,9820
   1208c:	280d883a 	mov	r6,r5
   12090:	200b883a 	mov	r5,r4
   12094:	11000017 	ldw	r4,0(r2)
   12098:	0011f441 	jmpi	11f44 <__swbuf_r>

0001209c <_wcrtomb_r>:
   1209c:	defff604 	addi	sp,sp,-40
   120a0:	00820034 	movhi	r2,2048
   120a4:	dc800815 	stw	r18,32(sp)
   120a8:	dc400715 	stw	r17,28(sp)
   120ac:	dc000615 	stw	r16,24(sp)
   120b0:	10899b04 	addi	r2,r2,9836
   120b4:	dfc00915 	stw	ra,36(sp)
   120b8:	2021883a 	mov	r16,r4
   120bc:	3823883a 	mov	r17,r7
   120c0:	14800017 	ldw	r18,0(r2)
   120c4:	28001426 	beq	r5,zero,12118 <_wcrtomb_r+0x7c>
   120c8:	d9400415 	stw	r5,16(sp)
   120cc:	d9800515 	stw	r6,20(sp)
   120d0:	000de600 	call	de60 <__locale_charset>
   120d4:	d9800517 	ldw	r6,20(sp)
   120d8:	d9400417 	ldw	r5,16(sp)
   120dc:	100f883a 	mov	r7,r2
   120e0:	dc400015 	stw	r17,0(sp)
   120e4:	8009883a 	mov	r4,r16
   120e8:	903ee83a 	callr	r18
   120ec:	00ffffc4 	movi	r3,-1
   120f0:	10c0031e 	bne	r2,r3,12100 <_wcrtomb_r+0x64>
   120f4:	88000015 	stw	zero,0(r17)
   120f8:	00c02284 	movi	r3,138
   120fc:	80c00015 	stw	r3,0(r16)
   12100:	dfc00917 	ldw	ra,36(sp)
   12104:	dc800817 	ldw	r18,32(sp)
   12108:	dc400717 	ldw	r17,28(sp)
   1210c:	dc000617 	ldw	r16,24(sp)
   12110:	dec00a04 	addi	sp,sp,40
   12114:	f800283a 	ret
   12118:	000de600 	call	de60 <__locale_charset>
   1211c:	100f883a 	mov	r7,r2
   12120:	dc400015 	stw	r17,0(sp)
   12124:	000d883a 	mov	r6,zero
   12128:	d9400104 	addi	r5,sp,4
   1212c:	8009883a 	mov	r4,r16
   12130:	903ee83a 	callr	r18
   12134:	003fed06 	br	120ec <__alt_data_end+0xf00120ec>

00012138 <wcrtomb>:
   12138:	defff604 	addi	sp,sp,-40
   1213c:	00820034 	movhi	r2,2048
   12140:	dc800615 	stw	r18,24(sp)
   12144:	dc400515 	stw	r17,20(sp)
   12148:	10899704 	addi	r2,r2,9820
   1214c:	dfc00915 	stw	ra,36(sp)
   12150:	dd000815 	stw	r20,32(sp)
   12154:	dcc00715 	stw	r19,28(sp)
   12158:	dc000415 	stw	r16,16(sp)
   1215c:	3025883a 	mov	r18,r6
   12160:	14400017 	ldw	r17,0(r2)
   12164:	20001926 	beq	r4,zero,121cc <wcrtomb+0x94>
   12168:	00820034 	movhi	r2,2048
   1216c:	10899b04 	addi	r2,r2,9836
   12170:	15000017 	ldw	r20,0(r2)
   12174:	2021883a 	mov	r16,r4
   12178:	2827883a 	mov	r19,r5
   1217c:	000de600 	call	de60 <__locale_charset>
   12180:	100f883a 	mov	r7,r2
   12184:	dc800015 	stw	r18,0(sp)
   12188:	980d883a 	mov	r6,r19
   1218c:	800b883a 	mov	r5,r16
   12190:	8809883a 	mov	r4,r17
   12194:	a03ee83a 	callr	r20
   12198:	00ffffc4 	movi	r3,-1
   1219c:	10c0031e 	bne	r2,r3,121ac <wcrtomb+0x74>
   121a0:	90000015 	stw	zero,0(r18)
   121a4:	00c02284 	movi	r3,138
   121a8:	88c00015 	stw	r3,0(r17)
   121ac:	dfc00917 	ldw	ra,36(sp)
   121b0:	dd000817 	ldw	r20,32(sp)
   121b4:	dcc00717 	ldw	r19,28(sp)
   121b8:	dc800617 	ldw	r18,24(sp)
   121bc:	dc400517 	ldw	r17,20(sp)
   121c0:	dc000417 	ldw	r16,16(sp)
   121c4:	dec00a04 	addi	sp,sp,40
   121c8:	f800283a 	ret
   121cc:	00820034 	movhi	r2,2048
   121d0:	10899b04 	addi	r2,r2,9836
   121d4:	14000017 	ldw	r16,0(r2)
   121d8:	000de600 	call	de60 <__locale_charset>
   121dc:	100f883a 	mov	r7,r2
   121e0:	dc800015 	stw	r18,0(sp)
   121e4:	000d883a 	mov	r6,zero
   121e8:	d9400104 	addi	r5,sp,4
   121ec:	8809883a 	mov	r4,r17
   121f0:	803ee83a 	callr	r16
   121f4:	003fe806 	br	12198 <__alt_data_end+0xf0012198>

000121f8 <__ascii_wctomb>:
   121f8:	28000526 	beq	r5,zero,12210 <__ascii_wctomb+0x18>
   121fc:	00803fc4 	movi	r2,255
   12200:	11800536 	bltu	r2,r6,12218 <__ascii_wctomb+0x20>
   12204:	29800005 	stb	r6,0(r5)
   12208:	00800044 	movi	r2,1
   1220c:	f800283a 	ret
   12210:	0005883a 	mov	r2,zero
   12214:	f800283a 	ret
   12218:	00802284 	movi	r2,138
   1221c:	20800015 	stw	r2,0(r4)
   12220:	00bfffc4 	movi	r2,-1
   12224:	f800283a 	ret

00012228 <_wctomb_r>:
   12228:	00820034 	movhi	r2,2048
   1222c:	defff904 	addi	sp,sp,-28
   12230:	10899b04 	addi	r2,r2,9836
   12234:	dfc00615 	stw	ra,24(sp)
   12238:	dc400515 	stw	r17,20(sp)
   1223c:	dc000415 	stw	r16,16(sp)
   12240:	3823883a 	mov	r17,r7
   12244:	14000017 	ldw	r16,0(r2)
   12248:	d9000115 	stw	r4,4(sp)
   1224c:	d9400215 	stw	r5,8(sp)
   12250:	d9800315 	stw	r6,12(sp)
   12254:	000de600 	call	de60 <__locale_charset>
   12258:	d9800317 	ldw	r6,12(sp)
   1225c:	d9400217 	ldw	r5,8(sp)
   12260:	d9000117 	ldw	r4,4(sp)
   12264:	100f883a 	mov	r7,r2
   12268:	dc400015 	stw	r17,0(sp)
   1226c:	803ee83a 	callr	r16
   12270:	dfc00617 	ldw	ra,24(sp)
   12274:	dc400517 	ldw	r17,20(sp)
   12278:	dc000417 	ldw	r16,16(sp)
   1227c:	dec00704 	addi	sp,sp,28
   12280:	f800283a 	ret

00012284 <__udivdi3>:
   12284:	defff504 	addi	sp,sp,-44
   12288:	dcc00415 	stw	r19,16(sp)
   1228c:	dc000115 	stw	r16,4(sp)
   12290:	dfc00a15 	stw	ra,40(sp)
   12294:	df000915 	stw	fp,36(sp)
   12298:	ddc00815 	stw	r23,32(sp)
   1229c:	dd800715 	stw	r22,28(sp)
   122a0:	dd400615 	stw	r21,24(sp)
   122a4:	dd000515 	stw	r20,20(sp)
   122a8:	dc800315 	stw	r18,12(sp)
   122ac:	dc400215 	stw	r17,8(sp)
   122b0:	2027883a 	mov	r19,r4
   122b4:	2821883a 	mov	r16,r5
   122b8:	3800411e 	bne	r7,zero,123c0 <__udivdi3+0x13c>
   122bc:	3023883a 	mov	r17,r6
   122c0:	2025883a 	mov	r18,r4
   122c4:	2980522e 	bgeu	r5,r6,12410 <__udivdi3+0x18c>
   122c8:	00bfffd4 	movui	r2,65535
   122cc:	282d883a 	mov	r22,r5
   122d0:	1180a836 	bltu	r2,r6,12574 <__udivdi3+0x2f0>
   122d4:	00803fc4 	movi	r2,255
   122d8:	1185803a 	cmpltu	r2,r2,r6
   122dc:	100490fa 	slli	r2,r2,3
   122e0:	3086d83a 	srl	r3,r6,r2
   122e4:	01020034 	movhi	r4,2048
   122e8:	21007084 	addi	r4,r4,450
   122ec:	20c7883a 	add	r3,r4,r3
   122f0:	18c00003 	ldbu	r3,0(r3)
   122f4:	1885883a 	add	r2,r3,r2
   122f8:	00c00804 	movi	r3,32
   122fc:	1887c83a 	sub	r3,r3,r2
   12300:	18000526 	beq	r3,zero,12318 <__udivdi3+0x94>
   12304:	80e0983a 	sll	r16,r16,r3
   12308:	9884d83a 	srl	r2,r19,r2
   1230c:	30e2983a 	sll	r17,r6,r3
   12310:	98e4983a 	sll	r18,r19,r3
   12314:	142cb03a 	or	r22,r2,r16
   12318:	882ad43a 	srli	r21,r17,16
   1231c:	b009883a 	mov	r4,r22
   12320:	8d3fffcc 	andi	r20,r17,65535
   12324:	a80b883a 	mov	r5,r21
   12328:	0008b5c0 	call	8b5c <__umodsi3>
   1232c:	b009883a 	mov	r4,r22
   12330:	a80b883a 	mov	r5,r21
   12334:	1027883a 	mov	r19,r2
   12338:	0008af80 	call	8af8 <__udivsi3>
   1233c:	102d883a 	mov	r22,r2
   12340:	9826943a 	slli	r19,r19,16
   12344:	9004d43a 	srli	r2,r18,16
   12348:	a5a1383a 	mul	r16,r20,r22
   1234c:	14c4b03a 	or	r2,r2,r19
   12350:	1400052e 	bgeu	r2,r16,12368 <__udivdi3+0xe4>
   12354:	1445883a 	add	r2,r2,r17
   12358:	b0ffffc4 	addi	r3,r22,-1
   1235c:	14400136 	bltu	r2,r17,12364 <__udivdi3+0xe0>
   12360:	14012336 	bltu	r2,r16,127f0 <__udivdi3+0x56c>
   12364:	182d883a 	mov	r22,r3
   12368:	1421c83a 	sub	r16,r2,r16
   1236c:	a80b883a 	mov	r5,r21
   12370:	8009883a 	mov	r4,r16
   12374:	0008b5c0 	call	8b5c <__umodsi3>
   12378:	1027883a 	mov	r19,r2
   1237c:	a80b883a 	mov	r5,r21
   12380:	8009883a 	mov	r4,r16
   12384:	0008af80 	call	8af8 <__udivsi3>
   12388:	9826943a 	slli	r19,r19,16
   1238c:	a0a9383a 	mul	r20,r20,r2
   12390:	94bfffcc 	andi	r18,r18,65535
   12394:	94e4b03a 	or	r18,r18,r19
   12398:	9500052e 	bgeu	r18,r20,123b0 <__udivdi3+0x12c>
   1239c:	8ca5883a 	add	r18,r17,r18
   123a0:	10ffffc4 	addi	r3,r2,-1
   123a4:	9440f136 	bltu	r18,r17,1276c <__udivdi3+0x4e8>
   123a8:	9500f02e 	bgeu	r18,r20,1276c <__udivdi3+0x4e8>
   123ac:	10bfff84 	addi	r2,r2,-2
   123b0:	b00c943a 	slli	r6,r22,16
   123b4:	0007883a 	mov	r3,zero
   123b8:	3084b03a 	or	r2,r6,r2
   123bc:	00005906 	br	12524 <__udivdi3+0x2a0>
   123c0:	29c05636 	bltu	r5,r7,1251c <__udivdi3+0x298>
   123c4:	00bfffd4 	movui	r2,65535
   123c8:	11c0622e 	bgeu	r2,r7,12554 <__udivdi3+0x2d0>
   123cc:	00804034 	movhi	r2,256
   123d0:	10bfffc4 	addi	r2,r2,-1
   123d4:	11c0ee36 	bltu	r2,r7,12790 <__udivdi3+0x50c>
   123d8:	00800404 	movi	r2,16
   123dc:	3886d83a 	srl	r3,r7,r2
   123e0:	01020034 	movhi	r4,2048
   123e4:	21007084 	addi	r4,r4,450
   123e8:	20c7883a 	add	r3,r4,r3
   123ec:	18c00003 	ldbu	r3,0(r3)
   123f0:	05400804 	movi	r21,32
   123f4:	1885883a 	add	r2,r3,r2
   123f8:	a8abc83a 	sub	r21,r21,r2
   123fc:	a800621e 	bne	r21,zero,12588 <__udivdi3+0x304>
   12400:	3c00e936 	bltu	r7,r16,127a8 <__udivdi3+0x524>
   12404:	9985403a 	cmpgeu	r2,r19,r6
   12408:	0007883a 	mov	r3,zero
   1240c:	00004506 	br	12524 <__udivdi3+0x2a0>
   12410:	3000041e 	bne	r6,zero,12424 <__udivdi3+0x1a0>
   12414:	000b883a 	mov	r5,zero
   12418:	01000044 	movi	r4,1
   1241c:	0008af80 	call	8af8 <__udivsi3>
   12420:	1023883a 	mov	r17,r2
   12424:	00bfffd4 	movui	r2,65535
   12428:	14404e2e 	bgeu	r2,r17,12564 <__udivdi3+0x2e0>
   1242c:	00804034 	movhi	r2,256
   12430:	10bfffc4 	addi	r2,r2,-1
   12434:	1440d836 	bltu	r2,r17,12798 <__udivdi3+0x514>
   12438:	00800404 	movi	r2,16
   1243c:	8886d83a 	srl	r3,r17,r2
   12440:	01020034 	movhi	r4,2048
   12444:	21007084 	addi	r4,r4,450
   12448:	20c7883a 	add	r3,r4,r3
   1244c:	18c00003 	ldbu	r3,0(r3)
   12450:	1885883a 	add	r2,r3,r2
   12454:	00c00804 	movi	r3,32
   12458:	1887c83a 	sub	r3,r3,r2
   1245c:	18008f1e 	bne	r3,zero,1269c <__udivdi3+0x418>
   12460:	882ad43a 	srli	r21,r17,16
   12464:	8461c83a 	sub	r16,r16,r17
   12468:	8d3fffcc 	andi	r20,r17,65535
   1246c:	00c00044 	movi	r3,1
   12470:	8009883a 	mov	r4,r16
   12474:	a80b883a 	mov	r5,r21
   12478:	d8c00015 	stw	r3,0(sp)
   1247c:	0008b5c0 	call	8b5c <__umodsi3>
   12480:	8009883a 	mov	r4,r16
   12484:	a80b883a 	mov	r5,r21
   12488:	1027883a 	mov	r19,r2
   1248c:	0008af80 	call	8af8 <__udivsi3>
   12490:	9826943a 	slli	r19,r19,16
   12494:	9008d43a 	srli	r4,r18,16
   12498:	1521383a 	mul	r16,r2,r20
   1249c:	102d883a 	mov	r22,r2
   124a0:	24c8b03a 	or	r4,r4,r19
   124a4:	d8c00017 	ldw	r3,0(sp)
   124a8:	2400052e 	bgeu	r4,r16,124c0 <__udivdi3+0x23c>
   124ac:	2449883a 	add	r4,r4,r17
   124b0:	b0bfffc4 	addi	r2,r22,-1
   124b4:	24400136 	bltu	r4,r17,124bc <__udivdi3+0x238>
   124b8:	2400ca36 	bltu	r4,r16,127e4 <__udivdi3+0x560>
   124bc:	102d883a 	mov	r22,r2
   124c0:	2421c83a 	sub	r16,r4,r16
   124c4:	a80b883a 	mov	r5,r21
   124c8:	8009883a 	mov	r4,r16
   124cc:	d8c00015 	stw	r3,0(sp)
   124d0:	0008b5c0 	call	8b5c <__umodsi3>
   124d4:	1027883a 	mov	r19,r2
   124d8:	a80b883a 	mov	r5,r21
   124dc:	8009883a 	mov	r4,r16
   124e0:	0008af80 	call	8af8 <__udivsi3>
   124e4:	9826943a 	slli	r19,r19,16
   124e8:	1529383a 	mul	r20,r2,r20
   124ec:	94bfffcc 	andi	r18,r18,65535
   124f0:	94e4b03a 	or	r18,r18,r19
   124f4:	d8c00017 	ldw	r3,0(sp)
   124f8:	9500052e 	bgeu	r18,r20,12510 <__udivdi3+0x28c>
   124fc:	8ca5883a 	add	r18,r17,r18
   12500:	113fffc4 	addi	r4,r2,-1
   12504:	94409736 	bltu	r18,r17,12764 <__udivdi3+0x4e0>
   12508:	9500962e 	bgeu	r18,r20,12764 <__udivdi3+0x4e0>
   1250c:	10bfff84 	addi	r2,r2,-2
   12510:	b00c943a 	slli	r6,r22,16
   12514:	3084b03a 	or	r2,r6,r2
   12518:	00000206 	br	12524 <__udivdi3+0x2a0>
   1251c:	0007883a 	mov	r3,zero
   12520:	0005883a 	mov	r2,zero
   12524:	dfc00a17 	ldw	ra,40(sp)
   12528:	df000917 	ldw	fp,36(sp)
   1252c:	ddc00817 	ldw	r23,32(sp)
   12530:	dd800717 	ldw	r22,28(sp)
   12534:	dd400617 	ldw	r21,24(sp)
   12538:	dd000517 	ldw	r20,20(sp)
   1253c:	dcc00417 	ldw	r19,16(sp)
   12540:	dc800317 	ldw	r18,12(sp)
   12544:	dc400217 	ldw	r17,8(sp)
   12548:	dc000117 	ldw	r16,4(sp)
   1254c:	dec00b04 	addi	sp,sp,44
   12550:	f800283a 	ret
   12554:	00803fc4 	movi	r2,255
   12558:	11c5803a 	cmpltu	r2,r2,r7
   1255c:	100490fa 	slli	r2,r2,3
   12560:	003f9e06 	br	123dc <__alt_data_end+0xf00123dc>
   12564:	00803fc4 	movi	r2,255
   12568:	1445803a 	cmpltu	r2,r2,r17
   1256c:	100490fa 	slli	r2,r2,3
   12570:	003fb206 	br	1243c <__alt_data_end+0xf001243c>
   12574:	00804034 	movhi	r2,256
   12578:	10bfffc4 	addi	r2,r2,-1
   1257c:	11808836 	bltu	r2,r6,127a0 <__udivdi3+0x51c>
   12580:	00800404 	movi	r2,16
   12584:	003f5606 	br	122e0 <__alt_data_end+0xf00122e0>
   12588:	30aed83a 	srl	r23,r6,r2
   1258c:	3d4e983a 	sll	r7,r7,r21
   12590:	80acd83a 	srl	r22,r16,r2
   12594:	9884d83a 	srl	r2,r19,r2
   12598:	3deeb03a 	or	r23,r7,r23
   1259c:	b824d43a 	srli	r18,r23,16
   125a0:	8560983a 	sll	r16,r16,r21
   125a4:	b009883a 	mov	r4,r22
   125a8:	900b883a 	mov	r5,r18
   125ac:	3568983a 	sll	r20,r6,r21
   125b0:	1420b03a 	or	r16,r2,r16
   125b4:	0008b5c0 	call	8b5c <__umodsi3>
   125b8:	b009883a 	mov	r4,r22
   125bc:	900b883a 	mov	r5,r18
   125c0:	1023883a 	mov	r17,r2
   125c4:	0008af80 	call	8af8 <__udivsi3>
   125c8:	8808943a 	slli	r4,r17,16
   125cc:	bf3fffcc 	andi	fp,r23,65535
   125d0:	8006d43a 	srli	r3,r16,16
   125d4:	e0a3383a 	mul	r17,fp,r2
   125d8:	100d883a 	mov	r6,r2
   125dc:	1906b03a 	or	r3,r3,r4
   125e0:	1c40042e 	bgeu	r3,r17,125f4 <__udivdi3+0x370>
   125e4:	1dc7883a 	add	r3,r3,r23
   125e8:	10bfffc4 	addi	r2,r2,-1
   125ec:	1dc0752e 	bgeu	r3,r23,127c4 <__udivdi3+0x540>
   125f0:	100d883a 	mov	r6,r2
   125f4:	1c63c83a 	sub	r17,r3,r17
   125f8:	900b883a 	mov	r5,r18
   125fc:	8809883a 	mov	r4,r17
   12600:	d9800015 	stw	r6,0(sp)
   12604:	0008b5c0 	call	8b5c <__umodsi3>
   12608:	102d883a 	mov	r22,r2
   1260c:	8809883a 	mov	r4,r17
   12610:	900b883a 	mov	r5,r18
   12614:	0008af80 	call	8af8 <__udivsi3>
   12618:	b02c943a 	slli	r22,r22,16
   1261c:	e089383a 	mul	r4,fp,r2
   12620:	843fffcc 	andi	r16,r16,65535
   12624:	85a0b03a 	or	r16,r16,r22
   12628:	d9800017 	ldw	r6,0(sp)
   1262c:	8100042e 	bgeu	r16,r4,12640 <__udivdi3+0x3bc>
   12630:	85e1883a 	add	r16,r16,r23
   12634:	10ffffc4 	addi	r3,r2,-1
   12638:	85c05e2e 	bgeu	r16,r23,127b4 <__udivdi3+0x530>
   1263c:	1805883a 	mov	r2,r3
   12640:	300c943a 	slli	r6,r6,16
   12644:	a17fffcc 	andi	r5,r20,65535
   12648:	a028d43a 	srli	r20,r20,16
   1264c:	3084b03a 	or	r2,r6,r2
   12650:	10ffffcc 	andi	r3,r2,65535
   12654:	100cd43a 	srli	r6,r2,16
   12658:	194f383a 	mul	r7,r3,r5
   1265c:	1d07383a 	mul	r3,r3,r20
   12660:	314b383a 	mul	r5,r6,r5
   12664:	3810d43a 	srli	r8,r7,16
   12668:	8121c83a 	sub	r16,r16,r4
   1266c:	1947883a 	add	r3,r3,r5
   12670:	40c7883a 	add	r3,r8,r3
   12674:	350d383a 	mul	r6,r6,r20
   12678:	1940022e 	bgeu	r3,r5,12684 <__udivdi3+0x400>
   1267c:	01000074 	movhi	r4,1
   12680:	310d883a 	add	r6,r6,r4
   12684:	1828d43a 	srli	r20,r3,16
   12688:	a18d883a 	add	r6,r20,r6
   1268c:	81803e36 	bltu	r16,r6,12788 <__udivdi3+0x504>
   12690:	81803826 	beq	r16,r6,12774 <__udivdi3+0x4f0>
   12694:	0007883a 	mov	r3,zero
   12698:	003fa206 	br	12524 <__alt_data_end+0xf0012524>
   1269c:	88e2983a 	sll	r17,r17,r3
   126a0:	80a8d83a 	srl	r20,r16,r2
   126a4:	80e0983a 	sll	r16,r16,r3
   126a8:	882ad43a 	srli	r21,r17,16
   126ac:	9884d83a 	srl	r2,r19,r2
   126b0:	a009883a 	mov	r4,r20
   126b4:	a80b883a 	mov	r5,r21
   126b8:	142eb03a 	or	r23,r2,r16
   126bc:	98e4983a 	sll	r18,r19,r3
   126c0:	0008b5c0 	call	8b5c <__umodsi3>
   126c4:	a009883a 	mov	r4,r20
   126c8:	a80b883a 	mov	r5,r21
   126cc:	1021883a 	mov	r16,r2
   126d0:	0008af80 	call	8af8 <__udivsi3>
   126d4:	1039883a 	mov	fp,r2
   126d8:	8d3fffcc 	andi	r20,r17,65535
   126dc:	8020943a 	slli	r16,r16,16
   126e0:	b804d43a 	srli	r2,r23,16
   126e4:	a72d383a 	mul	r22,r20,fp
   126e8:	1404b03a 	or	r2,r2,r16
   126ec:	1580062e 	bgeu	r2,r22,12708 <__udivdi3+0x484>
   126f0:	1445883a 	add	r2,r2,r17
   126f4:	e0ffffc4 	addi	r3,fp,-1
   126f8:	14403836 	bltu	r2,r17,127dc <__udivdi3+0x558>
   126fc:	1580372e 	bgeu	r2,r22,127dc <__udivdi3+0x558>
   12700:	e73fff84 	addi	fp,fp,-2
   12704:	1445883a 	add	r2,r2,r17
   12708:	15adc83a 	sub	r22,r2,r22
   1270c:	a80b883a 	mov	r5,r21
   12710:	b009883a 	mov	r4,r22
   12714:	0008b5c0 	call	8b5c <__umodsi3>
   12718:	1027883a 	mov	r19,r2
   1271c:	b009883a 	mov	r4,r22
   12720:	a80b883a 	mov	r5,r21
   12724:	0008af80 	call	8af8 <__udivsi3>
   12728:	9826943a 	slli	r19,r19,16
   1272c:	a0a1383a 	mul	r16,r20,r2
   12730:	b93fffcc 	andi	r4,r23,65535
   12734:	24c8b03a 	or	r4,r4,r19
   12738:	2400062e 	bgeu	r4,r16,12754 <__udivdi3+0x4d0>
   1273c:	2449883a 	add	r4,r4,r17
   12740:	10ffffc4 	addi	r3,r2,-1
   12744:	24402336 	bltu	r4,r17,127d4 <__udivdi3+0x550>
   12748:	2400222e 	bgeu	r4,r16,127d4 <__udivdi3+0x550>
   1274c:	10bfff84 	addi	r2,r2,-2
   12750:	2449883a 	add	r4,r4,r17
   12754:	e038943a 	slli	fp,fp,16
   12758:	2421c83a 	sub	r16,r4,r16
   1275c:	e086b03a 	or	r3,fp,r2
   12760:	003f4306 	br	12470 <__alt_data_end+0xf0012470>
   12764:	2005883a 	mov	r2,r4
   12768:	003f6906 	br	12510 <__alt_data_end+0xf0012510>
   1276c:	1805883a 	mov	r2,r3
   12770:	003f0f06 	br	123b0 <__alt_data_end+0xf00123b0>
   12774:	1806943a 	slli	r3,r3,16
   12778:	9d66983a 	sll	r19,r19,r21
   1277c:	39ffffcc 	andi	r7,r7,65535
   12780:	19c7883a 	add	r3,r3,r7
   12784:	98ffc32e 	bgeu	r19,r3,12694 <__alt_data_end+0xf0012694>
   12788:	10bfffc4 	addi	r2,r2,-1
   1278c:	003fc106 	br	12694 <__alt_data_end+0xf0012694>
   12790:	00800604 	movi	r2,24
   12794:	003f1106 	br	123dc <__alt_data_end+0xf00123dc>
   12798:	00800604 	movi	r2,24
   1279c:	003f2706 	br	1243c <__alt_data_end+0xf001243c>
   127a0:	00800604 	movi	r2,24
   127a4:	003ece06 	br	122e0 <__alt_data_end+0xf00122e0>
   127a8:	0007883a 	mov	r3,zero
   127ac:	00800044 	movi	r2,1
   127b0:	003f5c06 	br	12524 <__alt_data_end+0xf0012524>
   127b4:	813fa12e 	bgeu	r16,r4,1263c <__alt_data_end+0xf001263c>
   127b8:	10bfff84 	addi	r2,r2,-2
   127bc:	85e1883a 	add	r16,r16,r23
   127c0:	003f9f06 	br	12640 <__alt_data_end+0xf0012640>
   127c4:	1c7f8a2e 	bgeu	r3,r17,125f0 <__alt_data_end+0xf00125f0>
   127c8:	31bfff84 	addi	r6,r6,-2
   127cc:	1dc7883a 	add	r3,r3,r23
   127d0:	003f8806 	br	125f4 <__alt_data_end+0xf00125f4>
   127d4:	1805883a 	mov	r2,r3
   127d8:	003fde06 	br	12754 <__alt_data_end+0xf0012754>
   127dc:	1839883a 	mov	fp,r3
   127e0:	003fc906 	br	12708 <__alt_data_end+0xf0012708>
   127e4:	b5bfff84 	addi	r22,r22,-2
   127e8:	2449883a 	add	r4,r4,r17
   127ec:	003f3406 	br	124c0 <__alt_data_end+0xf00124c0>
   127f0:	b5bfff84 	addi	r22,r22,-2
   127f4:	1445883a 	add	r2,r2,r17
   127f8:	003edb06 	br	12368 <__alt_data_end+0xf0012368>

000127fc <__umoddi3>:
   127fc:	defff404 	addi	sp,sp,-48
   12800:	df000a15 	stw	fp,40(sp)
   12804:	dc400315 	stw	r17,12(sp)
   12808:	dc000215 	stw	r16,8(sp)
   1280c:	dfc00b15 	stw	ra,44(sp)
   12810:	ddc00915 	stw	r23,36(sp)
   12814:	dd800815 	stw	r22,32(sp)
   12818:	dd400715 	stw	r21,28(sp)
   1281c:	dd000615 	stw	r20,24(sp)
   12820:	dcc00515 	stw	r19,20(sp)
   12824:	dc800415 	stw	r18,16(sp)
   12828:	2021883a 	mov	r16,r4
   1282c:	2823883a 	mov	r17,r5
   12830:	2839883a 	mov	fp,r5
   12834:	38003c1e 	bne	r7,zero,12928 <__umoddi3+0x12c>
   12838:	3027883a 	mov	r19,r6
   1283c:	2029883a 	mov	r20,r4
   12840:	2980512e 	bgeu	r5,r6,12988 <__umoddi3+0x18c>
   12844:	00bfffd4 	movui	r2,65535
   12848:	11809a36 	bltu	r2,r6,12ab4 <__umoddi3+0x2b8>
   1284c:	01003fc4 	movi	r4,255
   12850:	2189803a 	cmpltu	r4,r4,r6
   12854:	200890fa 	slli	r4,r4,3
   12858:	3104d83a 	srl	r2,r6,r4
   1285c:	00c20034 	movhi	r3,2048
   12860:	18c07084 	addi	r3,r3,450
   12864:	1885883a 	add	r2,r3,r2
   12868:	10c00003 	ldbu	r3,0(r2)
   1286c:	00800804 	movi	r2,32
   12870:	1909883a 	add	r4,r3,r4
   12874:	1125c83a 	sub	r18,r2,r4
   12878:	90000526 	beq	r18,zero,12890 <__umoddi3+0x94>
   1287c:	8ca2983a 	sll	r17,r17,r18
   12880:	8108d83a 	srl	r4,r16,r4
   12884:	34a6983a 	sll	r19,r6,r18
   12888:	84a8983a 	sll	r20,r16,r18
   1288c:	2478b03a 	or	fp,r4,r17
   12890:	982ed43a 	srli	r23,r19,16
   12894:	e009883a 	mov	r4,fp
   12898:	9dbfffcc 	andi	r22,r19,65535
   1289c:	b80b883a 	mov	r5,r23
   128a0:	0008b5c0 	call	8b5c <__umodsi3>
   128a4:	e009883a 	mov	r4,fp
   128a8:	b80b883a 	mov	r5,r23
   128ac:	102b883a 	mov	r21,r2
   128b0:	0008af80 	call	8af8 <__udivsi3>
   128b4:	a806943a 	slli	r3,r21,16
   128b8:	a008d43a 	srli	r4,r20,16
   128bc:	b085383a 	mul	r2,r22,r2
   128c0:	20c8b03a 	or	r4,r4,r3
   128c4:	2080032e 	bgeu	r4,r2,128d4 <__umoddi3+0xd8>
   128c8:	24c9883a 	add	r4,r4,r19
   128cc:	24c00136 	bltu	r4,r19,128d4 <__umoddi3+0xd8>
   128d0:	20811036 	bltu	r4,r2,12d14 <__umoddi3+0x518>
   128d4:	20abc83a 	sub	r21,r4,r2
   128d8:	b80b883a 	mov	r5,r23
   128dc:	a809883a 	mov	r4,r21
   128e0:	0008b5c0 	call	8b5c <__umodsi3>
   128e4:	1023883a 	mov	r17,r2
   128e8:	b80b883a 	mov	r5,r23
   128ec:	a809883a 	mov	r4,r21
   128f0:	0008af80 	call	8af8 <__udivsi3>
   128f4:	8822943a 	slli	r17,r17,16
   128f8:	b085383a 	mul	r2,r22,r2
   128fc:	a0ffffcc 	andi	r3,r20,65535
   12900:	1c46b03a 	or	r3,r3,r17
   12904:	1880042e 	bgeu	r3,r2,12918 <__umoddi3+0x11c>
   12908:	1cc7883a 	add	r3,r3,r19
   1290c:	1cc00236 	bltu	r3,r19,12918 <__umoddi3+0x11c>
   12910:	1880012e 	bgeu	r3,r2,12918 <__umoddi3+0x11c>
   12914:	1cc7883a 	add	r3,r3,r19
   12918:	1885c83a 	sub	r2,r3,r2
   1291c:	1484d83a 	srl	r2,r2,r18
   12920:	0007883a 	mov	r3,zero
   12924:	00004f06 	br	12a64 <__umoddi3+0x268>
   12928:	29c04c36 	bltu	r5,r7,12a5c <__umoddi3+0x260>
   1292c:	00bfffd4 	movui	r2,65535
   12930:	11c0582e 	bgeu	r2,r7,12a94 <__umoddi3+0x298>
   12934:	00804034 	movhi	r2,256
   12938:	10bfffc4 	addi	r2,r2,-1
   1293c:	11c0e736 	bltu	r2,r7,12cdc <__umoddi3+0x4e0>
   12940:	01000404 	movi	r4,16
   12944:	3904d83a 	srl	r2,r7,r4
   12948:	00c20034 	movhi	r3,2048
   1294c:	18c07084 	addi	r3,r3,450
   12950:	1885883a 	add	r2,r3,r2
   12954:	14c00003 	ldbu	r19,0(r2)
   12958:	00c00804 	movi	r3,32
   1295c:	9927883a 	add	r19,r19,r4
   12960:	1ce9c83a 	sub	r20,r3,r19
   12964:	a000581e 	bne	r20,zero,12ac8 <__umoddi3+0x2cc>
   12968:	3c400136 	bltu	r7,r17,12970 <__umoddi3+0x174>
   1296c:	8180eb36 	bltu	r16,r6,12d1c <__umoddi3+0x520>
   12970:	8185c83a 	sub	r2,r16,r6
   12974:	89e3c83a 	sub	r17,r17,r7
   12978:	8089803a 	cmpltu	r4,r16,r2
   1297c:	8939c83a 	sub	fp,r17,r4
   12980:	e007883a 	mov	r3,fp
   12984:	00003706 	br	12a64 <__umoddi3+0x268>
   12988:	3000041e 	bne	r6,zero,1299c <__umoddi3+0x1a0>
   1298c:	000b883a 	mov	r5,zero
   12990:	01000044 	movi	r4,1
   12994:	0008af80 	call	8af8 <__udivsi3>
   12998:	1027883a 	mov	r19,r2
   1299c:	00bfffd4 	movui	r2,65535
   129a0:	14c0402e 	bgeu	r2,r19,12aa4 <__umoddi3+0x2a8>
   129a4:	00804034 	movhi	r2,256
   129a8:	10bfffc4 	addi	r2,r2,-1
   129ac:	14c0cd36 	bltu	r2,r19,12ce4 <__umoddi3+0x4e8>
   129b0:	00800404 	movi	r2,16
   129b4:	9886d83a 	srl	r3,r19,r2
   129b8:	01020034 	movhi	r4,2048
   129bc:	21007084 	addi	r4,r4,450
   129c0:	20c7883a 	add	r3,r4,r3
   129c4:	18c00003 	ldbu	r3,0(r3)
   129c8:	1887883a 	add	r3,r3,r2
   129cc:	00800804 	movi	r2,32
   129d0:	10e5c83a 	sub	r18,r2,r3
   129d4:	9000901e 	bne	r18,zero,12c18 <__umoddi3+0x41c>
   129d8:	982cd43a 	srli	r22,r19,16
   129dc:	8ce3c83a 	sub	r17,r17,r19
   129e0:	9d7fffcc 	andi	r21,r19,65535
   129e4:	b00b883a 	mov	r5,r22
   129e8:	8809883a 	mov	r4,r17
   129ec:	0008b5c0 	call	8b5c <__umodsi3>
   129f0:	8809883a 	mov	r4,r17
   129f4:	b00b883a 	mov	r5,r22
   129f8:	1021883a 	mov	r16,r2
   129fc:	0008af80 	call	8af8 <__udivsi3>
   12a00:	8006943a 	slli	r3,r16,16
   12a04:	a008d43a 	srli	r4,r20,16
   12a08:	1545383a 	mul	r2,r2,r21
   12a0c:	20c8b03a 	or	r4,r4,r3
   12a10:	2080042e 	bgeu	r4,r2,12a24 <__umoddi3+0x228>
   12a14:	24c9883a 	add	r4,r4,r19
   12a18:	24c00236 	bltu	r4,r19,12a24 <__umoddi3+0x228>
   12a1c:	2080012e 	bgeu	r4,r2,12a24 <__umoddi3+0x228>
   12a20:	24c9883a 	add	r4,r4,r19
   12a24:	20a1c83a 	sub	r16,r4,r2
   12a28:	b00b883a 	mov	r5,r22
   12a2c:	8009883a 	mov	r4,r16
   12a30:	0008b5c0 	call	8b5c <__umodsi3>
   12a34:	1023883a 	mov	r17,r2
   12a38:	b00b883a 	mov	r5,r22
   12a3c:	8009883a 	mov	r4,r16
   12a40:	0008af80 	call	8af8 <__udivsi3>
   12a44:	8822943a 	slli	r17,r17,16
   12a48:	1545383a 	mul	r2,r2,r21
   12a4c:	a53fffcc 	andi	r20,r20,65535
   12a50:	a446b03a 	or	r3,r20,r17
   12a54:	18bfb02e 	bgeu	r3,r2,12918 <__alt_data_end+0xf0012918>
   12a58:	003fab06 	br	12908 <__alt_data_end+0xf0012908>
   12a5c:	2005883a 	mov	r2,r4
   12a60:	2807883a 	mov	r3,r5
   12a64:	dfc00b17 	ldw	ra,44(sp)
   12a68:	df000a17 	ldw	fp,40(sp)
   12a6c:	ddc00917 	ldw	r23,36(sp)
   12a70:	dd800817 	ldw	r22,32(sp)
   12a74:	dd400717 	ldw	r21,28(sp)
   12a78:	dd000617 	ldw	r20,24(sp)
   12a7c:	dcc00517 	ldw	r19,20(sp)
   12a80:	dc800417 	ldw	r18,16(sp)
   12a84:	dc400317 	ldw	r17,12(sp)
   12a88:	dc000217 	ldw	r16,8(sp)
   12a8c:	dec00c04 	addi	sp,sp,48
   12a90:	f800283a 	ret
   12a94:	04c03fc4 	movi	r19,255
   12a98:	99c9803a 	cmpltu	r4,r19,r7
   12a9c:	200890fa 	slli	r4,r4,3
   12aa0:	003fa806 	br	12944 <__alt_data_end+0xf0012944>
   12aa4:	00803fc4 	movi	r2,255
   12aa8:	14c5803a 	cmpltu	r2,r2,r19
   12aac:	100490fa 	slli	r2,r2,3
   12ab0:	003fc006 	br	129b4 <__alt_data_end+0xf00129b4>
   12ab4:	00804034 	movhi	r2,256
   12ab8:	10bfffc4 	addi	r2,r2,-1
   12abc:	11808b36 	bltu	r2,r6,12cec <__umoddi3+0x4f0>
   12ac0:	01000404 	movi	r4,16
   12ac4:	003f6406 	br	12858 <__alt_data_end+0xf0012858>
   12ac8:	34c4d83a 	srl	r2,r6,r19
   12acc:	3d0e983a 	sll	r7,r7,r20
   12ad0:	8cf8d83a 	srl	fp,r17,r19
   12ad4:	8d10983a 	sll	r8,r17,r20
   12ad8:	38aab03a 	or	r21,r7,r2
   12adc:	a82cd43a 	srli	r22,r21,16
   12ae0:	84e2d83a 	srl	r17,r16,r19
   12ae4:	e009883a 	mov	r4,fp
   12ae8:	b00b883a 	mov	r5,r22
   12aec:	8a22b03a 	or	r17,r17,r8
   12af0:	3524983a 	sll	r18,r6,r20
   12af4:	0008b5c0 	call	8b5c <__umodsi3>
   12af8:	e009883a 	mov	r4,fp
   12afc:	b00b883a 	mov	r5,r22
   12b00:	102f883a 	mov	r23,r2
   12b04:	0008af80 	call	8af8 <__udivsi3>
   12b08:	100d883a 	mov	r6,r2
   12b0c:	b808943a 	slli	r4,r23,16
   12b10:	aa3fffcc 	andi	r8,r21,65535
   12b14:	8804d43a 	srli	r2,r17,16
   12b18:	41af383a 	mul	r23,r8,r6
   12b1c:	8520983a 	sll	r16,r16,r20
   12b20:	1104b03a 	or	r2,r2,r4
   12b24:	15c0042e 	bgeu	r2,r23,12b38 <__umoddi3+0x33c>
   12b28:	1545883a 	add	r2,r2,r21
   12b2c:	30ffffc4 	addi	r3,r6,-1
   12b30:	1540742e 	bgeu	r2,r21,12d04 <__umoddi3+0x508>
   12b34:	180d883a 	mov	r6,r3
   12b38:	15efc83a 	sub	r23,r2,r23
   12b3c:	b00b883a 	mov	r5,r22
   12b40:	b809883a 	mov	r4,r23
   12b44:	d9800115 	stw	r6,4(sp)
   12b48:	da000015 	stw	r8,0(sp)
   12b4c:	0008b5c0 	call	8b5c <__umodsi3>
   12b50:	b00b883a 	mov	r5,r22
   12b54:	b809883a 	mov	r4,r23
   12b58:	1039883a 	mov	fp,r2
   12b5c:	0008af80 	call	8af8 <__udivsi3>
   12b60:	da000017 	ldw	r8,0(sp)
   12b64:	e038943a 	slli	fp,fp,16
   12b68:	100b883a 	mov	r5,r2
   12b6c:	4089383a 	mul	r4,r8,r2
   12b70:	8a3fffcc 	andi	r8,r17,65535
   12b74:	4710b03a 	or	r8,r8,fp
   12b78:	d9800117 	ldw	r6,4(sp)
   12b7c:	4100042e 	bgeu	r8,r4,12b90 <__umoddi3+0x394>
   12b80:	4551883a 	add	r8,r8,r21
   12b84:	10bfffc4 	addi	r2,r2,-1
   12b88:	45405a2e 	bgeu	r8,r21,12cf4 <__umoddi3+0x4f8>
   12b8c:	100b883a 	mov	r5,r2
   12b90:	300c943a 	slli	r6,r6,16
   12b94:	91ffffcc 	andi	r7,r18,65535
   12b98:	9004d43a 	srli	r2,r18,16
   12b9c:	314cb03a 	or	r6,r6,r5
   12ba0:	317fffcc 	andi	r5,r6,65535
   12ba4:	300cd43a 	srli	r6,r6,16
   12ba8:	29d3383a 	mul	r9,r5,r7
   12bac:	288b383a 	mul	r5,r5,r2
   12bb0:	31cf383a 	mul	r7,r6,r7
   12bb4:	4806d43a 	srli	r3,r9,16
   12bb8:	4111c83a 	sub	r8,r8,r4
   12bbc:	29cb883a 	add	r5,r5,r7
   12bc0:	194b883a 	add	r5,r3,r5
   12bc4:	3085383a 	mul	r2,r6,r2
   12bc8:	29c0022e 	bgeu	r5,r7,12bd4 <__umoddi3+0x3d8>
   12bcc:	00c00074 	movhi	r3,1
   12bd0:	10c5883a 	add	r2,r2,r3
   12bd4:	2808d43a 	srli	r4,r5,16
   12bd8:	280a943a 	slli	r5,r5,16
   12bdc:	4a7fffcc 	andi	r9,r9,65535
   12be0:	2085883a 	add	r2,r4,r2
   12be4:	2a4b883a 	add	r5,r5,r9
   12be8:	40803636 	bltu	r8,r2,12cc4 <__umoddi3+0x4c8>
   12bec:	40804d26 	beq	r8,r2,12d24 <__umoddi3+0x528>
   12bf0:	4089c83a 	sub	r4,r8,r2
   12bf4:	280f883a 	mov	r7,r5
   12bf8:	81cfc83a 	sub	r7,r16,r7
   12bfc:	81c7803a 	cmpltu	r3,r16,r7
   12c00:	20c7c83a 	sub	r3,r4,r3
   12c04:	1cc4983a 	sll	r2,r3,r19
   12c08:	3d0ed83a 	srl	r7,r7,r20
   12c0c:	1d06d83a 	srl	r3,r3,r20
   12c10:	11c4b03a 	or	r2,r2,r7
   12c14:	003f9306 	br	12a64 <__alt_data_end+0xf0012a64>
   12c18:	9ca6983a 	sll	r19,r19,r18
   12c1c:	88e8d83a 	srl	r20,r17,r3
   12c20:	80c4d83a 	srl	r2,r16,r3
   12c24:	982cd43a 	srli	r22,r19,16
   12c28:	8ca2983a 	sll	r17,r17,r18
   12c2c:	a009883a 	mov	r4,r20
   12c30:	b00b883a 	mov	r5,r22
   12c34:	1478b03a 	or	fp,r2,r17
   12c38:	0008b5c0 	call	8b5c <__umodsi3>
   12c3c:	a009883a 	mov	r4,r20
   12c40:	b00b883a 	mov	r5,r22
   12c44:	1023883a 	mov	r17,r2
   12c48:	0008af80 	call	8af8 <__udivsi3>
   12c4c:	9d7fffcc 	andi	r21,r19,65535
   12c50:	880a943a 	slli	r5,r17,16
   12c54:	e008d43a 	srli	r4,fp,16
   12c58:	a885383a 	mul	r2,r21,r2
   12c5c:	84a8983a 	sll	r20,r16,r18
   12c60:	2148b03a 	or	r4,r4,r5
   12c64:	2080042e 	bgeu	r4,r2,12c78 <__umoddi3+0x47c>
   12c68:	24c9883a 	add	r4,r4,r19
   12c6c:	24c00236 	bltu	r4,r19,12c78 <__umoddi3+0x47c>
   12c70:	2080012e 	bgeu	r4,r2,12c78 <__umoddi3+0x47c>
   12c74:	24c9883a 	add	r4,r4,r19
   12c78:	20a3c83a 	sub	r17,r4,r2
   12c7c:	b00b883a 	mov	r5,r22
   12c80:	8809883a 	mov	r4,r17
   12c84:	0008b5c0 	call	8b5c <__umodsi3>
   12c88:	102f883a 	mov	r23,r2
   12c8c:	8809883a 	mov	r4,r17
   12c90:	b00b883a 	mov	r5,r22
   12c94:	0008af80 	call	8af8 <__udivsi3>
   12c98:	b82e943a 	slli	r23,r23,16
   12c9c:	a885383a 	mul	r2,r21,r2
   12ca0:	e13fffcc 	andi	r4,fp,65535
   12ca4:	25c8b03a 	or	r4,r4,r23
   12ca8:	2080042e 	bgeu	r4,r2,12cbc <__umoddi3+0x4c0>
   12cac:	24c9883a 	add	r4,r4,r19
   12cb0:	24c00236 	bltu	r4,r19,12cbc <__umoddi3+0x4c0>
   12cb4:	2080012e 	bgeu	r4,r2,12cbc <__umoddi3+0x4c0>
   12cb8:	24c9883a 	add	r4,r4,r19
   12cbc:	20a3c83a 	sub	r17,r4,r2
   12cc0:	003f4806 	br	129e4 <__alt_data_end+0xf00129e4>
   12cc4:	2c8fc83a 	sub	r7,r5,r18
   12cc8:	1545c83a 	sub	r2,r2,r21
   12ccc:	29cb803a 	cmpltu	r5,r5,r7
   12cd0:	1145c83a 	sub	r2,r2,r5
   12cd4:	4089c83a 	sub	r4,r8,r2
   12cd8:	003fc706 	br	12bf8 <__alt_data_end+0xf0012bf8>
   12cdc:	01000604 	movi	r4,24
   12ce0:	003f1806 	br	12944 <__alt_data_end+0xf0012944>
   12ce4:	00800604 	movi	r2,24
   12ce8:	003f3206 	br	129b4 <__alt_data_end+0xf00129b4>
   12cec:	01000604 	movi	r4,24
   12cf0:	003ed906 	br	12858 <__alt_data_end+0xf0012858>
   12cf4:	413fa52e 	bgeu	r8,r4,12b8c <__alt_data_end+0xf0012b8c>
   12cf8:	297fff84 	addi	r5,r5,-2
   12cfc:	4551883a 	add	r8,r8,r21
   12d00:	003fa306 	br	12b90 <__alt_data_end+0xf0012b90>
   12d04:	15ff8b2e 	bgeu	r2,r23,12b34 <__alt_data_end+0xf0012b34>
   12d08:	31bfff84 	addi	r6,r6,-2
   12d0c:	1545883a 	add	r2,r2,r21
   12d10:	003f8906 	br	12b38 <__alt_data_end+0xf0012b38>
   12d14:	24c9883a 	add	r4,r4,r19
   12d18:	003eee06 	br	128d4 <__alt_data_end+0xf00128d4>
   12d1c:	8005883a 	mov	r2,r16
   12d20:	003f1706 	br	12980 <__alt_data_end+0xf0012980>
   12d24:	817fe736 	bltu	r16,r5,12cc4 <__alt_data_end+0xf0012cc4>
   12d28:	280f883a 	mov	r7,r5
   12d2c:	0009883a 	mov	r4,zero
   12d30:	003fb106 	br	12bf8 <__alt_data_end+0xf0012bf8>

00012d34 <__eqdf2>:
   12d34:	2804d53a 	srli	r2,r5,20
   12d38:	3806d53a 	srli	r3,r7,20
   12d3c:	02000434 	movhi	r8,16
   12d40:	423fffc4 	addi	r8,r8,-1
   12d44:	1081ffcc 	andi	r2,r2,2047
   12d48:	0281ffc4 	movi	r10,2047
   12d4c:	2a12703a 	and	r9,r5,r8
   12d50:	18c1ffcc 	andi	r3,r3,2047
   12d54:	3a10703a 	and	r8,r7,r8
   12d58:	280ad7fa 	srli	r5,r5,31
   12d5c:	380ed7fa 	srli	r7,r7,31
   12d60:	12801026 	beq	r2,r10,12da4 <__eqdf2+0x70>
   12d64:	0281ffc4 	movi	r10,2047
   12d68:	1a800a26 	beq	r3,r10,12d94 <__eqdf2+0x60>
   12d6c:	10c00226 	beq	r2,r3,12d78 <__eqdf2+0x44>
   12d70:	00800044 	movi	r2,1
   12d74:	f800283a 	ret
   12d78:	4a3ffd1e 	bne	r9,r8,12d70 <__alt_data_end+0xf0012d70>
   12d7c:	21bffc1e 	bne	r4,r6,12d70 <__alt_data_end+0xf0012d70>
   12d80:	29c00c26 	beq	r5,r7,12db4 <__eqdf2+0x80>
   12d84:	103ffa1e 	bne	r2,zero,12d70 <__alt_data_end+0xf0012d70>
   12d88:	2244b03a 	or	r2,r4,r9
   12d8c:	1004c03a 	cmpne	r2,r2,zero
   12d90:	f800283a 	ret
   12d94:	3214b03a 	or	r10,r6,r8
   12d98:	503ff426 	beq	r10,zero,12d6c <__alt_data_end+0xf0012d6c>
   12d9c:	00800044 	movi	r2,1
   12da0:	f800283a 	ret
   12da4:	2254b03a 	or	r10,r4,r9
   12da8:	503fee26 	beq	r10,zero,12d64 <__alt_data_end+0xf0012d64>
   12dac:	00800044 	movi	r2,1
   12db0:	f800283a 	ret
   12db4:	0005883a 	mov	r2,zero
   12db8:	f800283a 	ret

00012dbc <__floatunsidf>:
   12dbc:	defffe04 	addi	sp,sp,-8
   12dc0:	dc000015 	stw	r16,0(sp)
   12dc4:	dfc00115 	stw	ra,4(sp)
   12dc8:	2021883a 	mov	r16,r4
   12dcc:	20002226 	beq	r4,zero,12e58 <__floatunsidf+0x9c>
   12dd0:	000899c0 	call	899c <__clzsi2>
   12dd4:	01010784 	movi	r4,1054
   12dd8:	2089c83a 	sub	r4,r4,r2
   12ddc:	01810cc4 	movi	r6,1075
   12de0:	310dc83a 	sub	r6,r6,r4
   12de4:	00c007c4 	movi	r3,31
   12de8:	1980120e 	bge	r3,r6,12e34 <__floatunsidf+0x78>
   12dec:	00c104c4 	movi	r3,1043
   12df0:	1907c83a 	sub	r3,r3,r4
   12df4:	80ca983a 	sll	r5,r16,r3
   12df8:	00800434 	movhi	r2,16
   12dfc:	10bfffc4 	addi	r2,r2,-1
   12e00:	2101ffcc 	andi	r4,r4,2047
   12e04:	0021883a 	mov	r16,zero
   12e08:	288a703a 	and	r5,r5,r2
   12e0c:	2008953a 	slli	r4,r4,20
   12e10:	00c00434 	movhi	r3,16
   12e14:	18ffffc4 	addi	r3,r3,-1
   12e18:	28c6703a 	and	r3,r5,r3
   12e1c:	8005883a 	mov	r2,r16
   12e20:	1906b03a 	or	r3,r3,r4
   12e24:	dfc00117 	ldw	ra,4(sp)
   12e28:	dc000017 	ldw	r16,0(sp)
   12e2c:	dec00204 	addi	sp,sp,8
   12e30:	f800283a 	ret
   12e34:	00c002c4 	movi	r3,11
   12e38:	188bc83a 	sub	r5,r3,r2
   12e3c:	814ad83a 	srl	r5,r16,r5
   12e40:	00c00434 	movhi	r3,16
   12e44:	18ffffc4 	addi	r3,r3,-1
   12e48:	81a0983a 	sll	r16,r16,r6
   12e4c:	2101ffcc 	andi	r4,r4,2047
   12e50:	28ca703a 	and	r5,r5,r3
   12e54:	003fed06 	br	12e0c <__alt_data_end+0xf0012e0c>
   12e58:	0009883a 	mov	r4,zero
   12e5c:	000b883a 	mov	r5,zero
   12e60:	003fea06 	br	12e0c <__alt_data_end+0xf0012e0c>

00012e64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12e64:	defffe04 	addi	sp,sp,-8
   12e68:	dfc00115 	stw	ra,4(sp)
   12e6c:	df000015 	stw	fp,0(sp)
   12e70:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12e74:	d0a01317 	ldw	r2,-32692(gp)
   12e78:	10000326 	beq	r2,zero,12e88 <alt_get_errno+0x24>
   12e7c:	d0a01317 	ldw	r2,-32692(gp)
   12e80:	103ee83a 	callr	r2
   12e84:	00000106 	br	12e8c <alt_get_errno+0x28>
   12e88:	d0a05304 	addi	r2,gp,-32436
}
   12e8c:	e037883a 	mov	sp,fp
   12e90:	dfc00117 	ldw	ra,4(sp)
   12e94:	df000017 	ldw	fp,0(sp)
   12e98:	dec00204 	addi	sp,sp,8
   12e9c:	f800283a 	ret

00012ea0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   12ea0:	defffb04 	addi	sp,sp,-20
   12ea4:	dfc00415 	stw	ra,16(sp)
   12ea8:	df000315 	stw	fp,12(sp)
   12eac:	df000304 	addi	fp,sp,12
   12eb0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   12eb4:	e0bfff17 	ldw	r2,-4(fp)
   12eb8:	10000616 	blt	r2,zero,12ed4 <close+0x34>
   12ebc:	e0bfff17 	ldw	r2,-4(fp)
   12ec0:	10c00324 	muli	r3,r2,12
   12ec4:	00820034 	movhi	r2,2048
   12ec8:	10843104 	addi	r2,r2,4292
   12ecc:	1885883a 	add	r2,r3,r2
   12ed0:	00000106 	br	12ed8 <close+0x38>
   12ed4:	0005883a 	mov	r2,zero
   12ed8:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   12edc:	e0bffd17 	ldw	r2,-12(fp)
   12ee0:	10001926 	beq	r2,zero,12f48 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   12ee4:	e0bffd17 	ldw	r2,-12(fp)
   12ee8:	10800017 	ldw	r2,0(r2)
   12eec:	10800417 	ldw	r2,16(r2)
   12ef0:	10000626 	beq	r2,zero,12f0c <close+0x6c>
   12ef4:	e0bffd17 	ldw	r2,-12(fp)
   12ef8:	10800017 	ldw	r2,0(r2)
   12efc:	10800417 	ldw	r2,16(r2)
   12f00:	e13ffd17 	ldw	r4,-12(fp)
   12f04:	103ee83a 	callr	r2
   12f08:	00000106 	br	12f10 <close+0x70>
   12f0c:	0005883a 	mov	r2,zero
   12f10:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   12f14:	e13fff17 	ldw	r4,-4(fp)
   12f18:	00134740 	call	13474 <alt_release_fd>
    if (rval < 0)
   12f1c:	e0bffe17 	ldw	r2,-8(fp)
   12f20:	1000070e 	bge	r2,zero,12f40 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   12f24:	0012e640 	call	12e64 <alt_get_errno>
   12f28:	1007883a 	mov	r3,r2
   12f2c:	e0bffe17 	ldw	r2,-8(fp)
   12f30:	0085c83a 	sub	r2,zero,r2
   12f34:	18800015 	stw	r2,0(r3)
      return -1;
   12f38:	00bfffc4 	movi	r2,-1
   12f3c:	00000706 	br	12f5c <close+0xbc>
    }
    return 0;
   12f40:	0005883a 	mov	r2,zero
   12f44:	00000506 	br	12f5c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12f48:	0012e640 	call	12e64 <alt_get_errno>
   12f4c:	1007883a 	mov	r3,r2
   12f50:	00801444 	movi	r2,81
   12f54:	18800015 	stw	r2,0(r3)
    return -1;
   12f58:	00bfffc4 	movi	r2,-1
  }
}
   12f5c:	e037883a 	mov	sp,fp
   12f60:	dfc00117 	ldw	ra,4(sp)
   12f64:	df000017 	ldw	fp,0(sp)
   12f68:	dec00204 	addi	sp,sp,8
   12f6c:	f800283a 	ret

00012f70 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   12f70:	defffc04 	addi	sp,sp,-16
   12f74:	df000315 	stw	fp,12(sp)
   12f78:	df000304 	addi	fp,sp,12
   12f7c:	e13ffd15 	stw	r4,-12(fp)
   12f80:	e17ffe15 	stw	r5,-8(fp)
   12f84:	e1bfff15 	stw	r6,-4(fp)
  return len;
   12f88:	e0bfff17 	ldw	r2,-4(fp)
}
   12f8c:	e037883a 	mov	sp,fp
   12f90:	df000017 	ldw	fp,0(sp)
   12f94:	dec00104 	addi	sp,sp,4
   12f98:	f800283a 	ret

00012f9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12f9c:	defffe04 	addi	sp,sp,-8
   12fa0:	dfc00115 	stw	ra,4(sp)
   12fa4:	df000015 	stw	fp,0(sp)
   12fa8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12fac:	d0a01317 	ldw	r2,-32692(gp)
   12fb0:	10000326 	beq	r2,zero,12fc0 <alt_get_errno+0x24>
   12fb4:	d0a01317 	ldw	r2,-32692(gp)
   12fb8:	103ee83a 	callr	r2
   12fbc:	00000106 	br	12fc4 <alt_get_errno+0x28>
   12fc0:	d0a05304 	addi	r2,gp,-32436
}
   12fc4:	e037883a 	mov	sp,fp
   12fc8:	dfc00117 	ldw	ra,4(sp)
   12fcc:	df000017 	ldw	fp,0(sp)
   12fd0:	dec00204 	addi	sp,sp,8
   12fd4:	f800283a 	ret

00012fd8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   12fd8:	defffb04 	addi	sp,sp,-20
   12fdc:	dfc00415 	stw	ra,16(sp)
   12fe0:	df000315 	stw	fp,12(sp)
   12fe4:	df000304 	addi	fp,sp,12
   12fe8:	e13ffe15 	stw	r4,-8(fp)
   12fec:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12ff0:	e0bffe17 	ldw	r2,-8(fp)
   12ff4:	10000616 	blt	r2,zero,13010 <fstat+0x38>
   12ff8:	e0bffe17 	ldw	r2,-8(fp)
   12ffc:	10c00324 	muli	r3,r2,12
   13000:	00820034 	movhi	r2,2048
   13004:	10843104 	addi	r2,r2,4292
   13008:	1885883a 	add	r2,r3,r2
   1300c:	00000106 	br	13014 <fstat+0x3c>
   13010:	0005883a 	mov	r2,zero
   13014:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   13018:	e0bffd17 	ldw	r2,-12(fp)
   1301c:	10001026 	beq	r2,zero,13060 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   13020:	e0bffd17 	ldw	r2,-12(fp)
   13024:	10800017 	ldw	r2,0(r2)
   13028:	10800817 	ldw	r2,32(r2)
   1302c:	10000726 	beq	r2,zero,1304c <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   13030:	e0bffd17 	ldw	r2,-12(fp)
   13034:	10800017 	ldw	r2,0(r2)
   13038:	10800817 	ldw	r2,32(r2)
   1303c:	e17fff17 	ldw	r5,-4(fp)
   13040:	e13ffd17 	ldw	r4,-12(fp)
   13044:	103ee83a 	callr	r2
   13048:	00000a06 	br	13074 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   1304c:	e0bfff17 	ldw	r2,-4(fp)
   13050:	00c80004 	movi	r3,8192
   13054:	10c00115 	stw	r3,4(r2)
      return 0;
   13058:	0005883a 	mov	r2,zero
   1305c:	00000506 	br	13074 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13060:	0012f9c0 	call	12f9c <alt_get_errno>
   13064:	1007883a 	mov	r3,r2
   13068:	00801444 	movi	r2,81
   1306c:	18800015 	stw	r2,0(r3)
    return -1;
   13070:	00bfffc4 	movi	r2,-1
  }
}
   13074:	e037883a 	mov	sp,fp
   13078:	dfc00117 	ldw	ra,4(sp)
   1307c:	df000017 	ldw	fp,0(sp)
   13080:	dec00204 	addi	sp,sp,8
   13084:	f800283a 	ret

00013088 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13088:	defffe04 	addi	sp,sp,-8
   1308c:	dfc00115 	stw	ra,4(sp)
   13090:	df000015 	stw	fp,0(sp)
   13094:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13098:	d0a01317 	ldw	r2,-32692(gp)
   1309c:	10000326 	beq	r2,zero,130ac <alt_get_errno+0x24>
   130a0:	d0a01317 	ldw	r2,-32692(gp)
   130a4:	103ee83a 	callr	r2
   130a8:	00000106 	br	130b0 <alt_get_errno+0x28>
   130ac:	d0a05304 	addi	r2,gp,-32436
}
   130b0:	e037883a 	mov	sp,fp
   130b4:	dfc00117 	ldw	ra,4(sp)
   130b8:	df000017 	ldw	fp,0(sp)
   130bc:	dec00204 	addi	sp,sp,8
   130c0:	f800283a 	ret

000130c4 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   130c4:	deffed04 	addi	sp,sp,-76
   130c8:	dfc01215 	stw	ra,72(sp)
   130cc:	df001115 	stw	fp,68(sp)
   130d0:	df001104 	addi	fp,sp,68
   130d4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   130d8:	e0bfff17 	ldw	r2,-4(fp)
   130dc:	10000616 	blt	r2,zero,130f8 <isatty+0x34>
   130e0:	e0bfff17 	ldw	r2,-4(fp)
   130e4:	10c00324 	muli	r3,r2,12
   130e8:	00820034 	movhi	r2,2048
   130ec:	10843104 	addi	r2,r2,4292
   130f0:	1885883a 	add	r2,r3,r2
   130f4:	00000106 	br	130fc <isatty+0x38>
   130f8:	0005883a 	mov	r2,zero
   130fc:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   13100:	e0bfef17 	ldw	r2,-68(fp)
   13104:	10000e26 	beq	r2,zero,13140 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   13108:	e0bfef17 	ldw	r2,-68(fp)
   1310c:	10800017 	ldw	r2,0(r2)
   13110:	10800817 	ldw	r2,32(r2)
   13114:	1000021e 	bne	r2,zero,13120 <isatty+0x5c>
    {
      return 1;
   13118:	00800044 	movi	r2,1
   1311c:	00000d06 	br	13154 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   13120:	e0bff004 	addi	r2,fp,-64
   13124:	100b883a 	mov	r5,r2
   13128:	e13fff17 	ldw	r4,-4(fp)
   1312c:	0012fd80 	call	12fd8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   13130:	e0bff117 	ldw	r2,-60(fp)
   13134:	10880020 	cmpeqi	r2,r2,8192
   13138:	10803fcc 	andi	r2,r2,255
   1313c:	00000506 	br	13154 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13140:	00130880 	call	13088 <alt_get_errno>
   13144:	1007883a 	mov	r3,r2
   13148:	00801444 	movi	r2,81
   1314c:	18800015 	stw	r2,0(r3)
    return 0;
   13150:	0005883a 	mov	r2,zero
  }
}
   13154:	e037883a 	mov	sp,fp
   13158:	dfc00117 	ldw	ra,4(sp)
   1315c:	df000017 	ldw	fp,0(sp)
   13160:	dec00204 	addi	sp,sp,8
   13164:	f800283a 	ret

00013168 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13168:	defffe04 	addi	sp,sp,-8
   1316c:	dfc00115 	stw	ra,4(sp)
   13170:	df000015 	stw	fp,0(sp)
   13174:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13178:	d0a01317 	ldw	r2,-32692(gp)
   1317c:	10000326 	beq	r2,zero,1318c <alt_get_errno+0x24>
   13180:	d0a01317 	ldw	r2,-32692(gp)
   13184:	103ee83a 	callr	r2
   13188:	00000106 	br	13190 <alt_get_errno+0x28>
   1318c:	d0a05304 	addi	r2,gp,-32436
}
   13190:	e037883a 	mov	sp,fp
   13194:	dfc00117 	ldw	ra,4(sp)
   13198:	df000017 	ldw	fp,0(sp)
   1319c:	dec00204 	addi	sp,sp,8
   131a0:	f800283a 	ret

000131a4 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   131a4:	defff904 	addi	sp,sp,-28
   131a8:	dfc00615 	stw	ra,24(sp)
   131ac:	df000515 	stw	fp,20(sp)
   131b0:	df000504 	addi	fp,sp,20
   131b4:	e13ffd15 	stw	r4,-12(fp)
   131b8:	e17ffe15 	stw	r5,-8(fp)
   131bc:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   131c0:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   131c4:	e0bffd17 	ldw	r2,-12(fp)
   131c8:	10000616 	blt	r2,zero,131e4 <lseek+0x40>
   131cc:	e0bffd17 	ldw	r2,-12(fp)
   131d0:	10c00324 	muli	r3,r2,12
   131d4:	00820034 	movhi	r2,2048
   131d8:	10843104 	addi	r2,r2,4292
   131dc:	1885883a 	add	r2,r3,r2
   131e0:	00000106 	br	131e8 <lseek+0x44>
   131e4:	0005883a 	mov	r2,zero
   131e8:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   131ec:	e0bffc17 	ldw	r2,-16(fp)
   131f0:	10001026 	beq	r2,zero,13234 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   131f4:	e0bffc17 	ldw	r2,-16(fp)
   131f8:	10800017 	ldw	r2,0(r2)
   131fc:	10800717 	ldw	r2,28(r2)
   13200:	10000926 	beq	r2,zero,13228 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   13204:	e0bffc17 	ldw	r2,-16(fp)
   13208:	10800017 	ldw	r2,0(r2)
   1320c:	10800717 	ldw	r2,28(r2)
   13210:	e1bfff17 	ldw	r6,-4(fp)
   13214:	e17ffe17 	ldw	r5,-8(fp)
   13218:	e13ffc17 	ldw	r4,-16(fp)
   1321c:	103ee83a 	callr	r2
   13220:	e0bffb15 	stw	r2,-20(fp)
   13224:	00000506 	br	1323c <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   13228:	00bfde84 	movi	r2,-134
   1322c:	e0bffb15 	stw	r2,-20(fp)
   13230:	00000206 	br	1323c <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   13234:	00bfebc4 	movi	r2,-81
   13238:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   1323c:	e0bffb17 	ldw	r2,-20(fp)
   13240:	1000070e 	bge	r2,zero,13260 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   13244:	00131680 	call	13168 <alt_get_errno>
   13248:	1007883a 	mov	r3,r2
   1324c:	e0bffb17 	ldw	r2,-20(fp)
   13250:	0085c83a 	sub	r2,zero,r2
   13254:	18800015 	stw	r2,0(r3)
    rc = -1;
   13258:	00bfffc4 	movi	r2,-1
   1325c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   13260:	e0bffb17 	ldw	r2,-20(fp)
}
   13264:	e037883a 	mov	sp,fp
   13268:	dfc00117 	ldw	ra,4(sp)
   1326c:	df000017 	ldw	fp,0(sp)
   13270:	dec00204 	addi	sp,sp,8
   13274:	f800283a 	ret

00013278 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   13278:	defffd04 	addi	sp,sp,-12
   1327c:	dfc00215 	stw	ra,8(sp)
   13280:	df000115 	stw	fp,4(sp)
   13284:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   13288:	0009883a 	mov	r4,zero
   1328c:	00136f00 	call	136f0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   13290:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   13294:	00137280 	call	13728 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   13298:	01820034 	movhi	r6,2048
   1329c:	31812704 	addi	r6,r6,1180
   132a0:	01420034 	movhi	r5,2048
   132a4:	29412704 	addi	r5,r5,1180
   132a8:	01020034 	movhi	r4,2048
   132ac:	21012704 	addi	r4,r4,1180
   132b0:	00197f00 	call	197f0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   132b4:	00195200 	call	19520 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   132b8:	010000b4 	movhi	r4,2
   132bc:	21256004 	addi	r4,r4,-27264
   132c0:	001a8480 	call	1a848 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   132c4:	d0a05517 	ldw	r2,-32428(gp)
   132c8:	d0e05617 	ldw	r3,-32424(gp)
   132cc:	d1205717 	ldw	r4,-32420(gp)
   132d0:	200d883a 	mov	r6,r4
   132d4:	180b883a 	mov	r5,r3
   132d8:	1009883a 	mov	r4,r2
   132dc:	00060fc0 	call	60fc <main>
   132e0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   132e4:	01000044 	movi	r4,1
   132e8:	0012ea00 	call	12ea0 <close>
  exit (result);
   132ec:	e13fff17 	ldw	r4,-4(fp)
   132f0:	001a85c0 	call	1a85c <exit>

000132f4 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   132f4:	defffe04 	addi	sp,sp,-8
   132f8:	df000115 	stw	fp,4(sp)
   132fc:	df000104 	addi	fp,sp,4
   13300:	e13fff15 	stw	r4,-4(fp)
}
   13304:	0001883a 	nop
   13308:	e037883a 	mov	sp,fp
   1330c:	df000017 	ldw	fp,0(sp)
   13310:	dec00104 	addi	sp,sp,4
   13314:	f800283a 	ret

00013318 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   13318:	defffe04 	addi	sp,sp,-8
   1331c:	df000115 	stw	fp,4(sp)
   13320:	df000104 	addi	fp,sp,4
   13324:	e13fff15 	stw	r4,-4(fp)
}
   13328:	0001883a 	nop
   1332c:	e037883a 	mov	sp,fp
   13330:	df000017 	ldw	fp,0(sp)
   13334:	dec00104 	addi	sp,sp,4
   13338:	f800283a 	ret

0001333c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1333c:	defffe04 	addi	sp,sp,-8
   13340:	dfc00115 	stw	ra,4(sp)
   13344:	df000015 	stw	fp,0(sp)
   13348:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1334c:	d0a01317 	ldw	r2,-32692(gp)
   13350:	10000326 	beq	r2,zero,13360 <alt_get_errno+0x24>
   13354:	d0a01317 	ldw	r2,-32692(gp)
   13358:	103ee83a 	callr	r2
   1335c:	00000106 	br	13364 <alt_get_errno+0x28>
   13360:	d0a05304 	addi	r2,gp,-32436
}
   13364:	e037883a 	mov	sp,fp
   13368:	dfc00117 	ldw	ra,4(sp)
   1336c:	df000017 	ldw	fp,0(sp)
   13370:	dec00204 	addi	sp,sp,8
   13374:	f800283a 	ret

00013378 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   13378:	defff904 	addi	sp,sp,-28
   1337c:	dfc00615 	stw	ra,24(sp)
   13380:	df000515 	stw	fp,20(sp)
   13384:	df000504 	addi	fp,sp,20
   13388:	e13ffd15 	stw	r4,-12(fp)
   1338c:	e17ffe15 	stw	r5,-8(fp)
   13390:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13394:	e0bffd17 	ldw	r2,-12(fp)
   13398:	10000616 	blt	r2,zero,133b4 <read+0x3c>
   1339c:	e0bffd17 	ldw	r2,-12(fp)
   133a0:	10c00324 	muli	r3,r2,12
   133a4:	00820034 	movhi	r2,2048
   133a8:	10843104 	addi	r2,r2,4292
   133ac:	1885883a 	add	r2,r3,r2
   133b0:	00000106 	br	133b8 <read+0x40>
   133b4:	0005883a 	mov	r2,zero
   133b8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   133bc:	e0bffb17 	ldw	r2,-20(fp)
   133c0:	10002226 	beq	r2,zero,1344c <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   133c4:	e0bffb17 	ldw	r2,-20(fp)
   133c8:	10800217 	ldw	r2,8(r2)
   133cc:	108000cc 	andi	r2,r2,3
   133d0:	10800060 	cmpeqi	r2,r2,1
   133d4:	1000181e 	bne	r2,zero,13438 <read+0xc0>
        (fd->dev->read))
   133d8:	e0bffb17 	ldw	r2,-20(fp)
   133dc:	10800017 	ldw	r2,0(r2)
   133e0:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   133e4:	10001426 	beq	r2,zero,13438 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   133e8:	e0bffb17 	ldw	r2,-20(fp)
   133ec:	10800017 	ldw	r2,0(r2)
   133f0:	10800517 	ldw	r2,20(r2)
   133f4:	e0ffff17 	ldw	r3,-4(fp)
   133f8:	180d883a 	mov	r6,r3
   133fc:	e17ffe17 	ldw	r5,-8(fp)
   13400:	e13ffb17 	ldw	r4,-20(fp)
   13404:	103ee83a 	callr	r2
   13408:	e0bffc15 	stw	r2,-16(fp)
   1340c:	e0bffc17 	ldw	r2,-16(fp)
   13410:	1000070e 	bge	r2,zero,13430 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   13414:	001333c0 	call	1333c <alt_get_errno>
   13418:	1007883a 	mov	r3,r2
   1341c:	e0bffc17 	ldw	r2,-16(fp)
   13420:	0085c83a 	sub	r2,zero,r2
   13424:	18800015 	stw	r2,0(r3)
          return -1;
   13428:	00bfffc4 	movi	r2,-1
   1342c:	00000c06 	br	13460 <read+0xe8>
        }
        return rval;
   13430:	e0bffc17 	ldw	r2,-16(fp)
   13434:	00000a06 	br	13460 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   13438:	001333c0 	call	1333c <alt_get_errno>
   1343c:	1007883a 	mov	r3,r2
   13440:	00800344 	movi	r2,13
   13444:	18800015 	stw	r2,0(r3)
   13448:	00000406 	br	1345c <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   1344c:	001333c0 	call	1333c <alt_get_errno>
   13450:	1007883a 	mov	r3,r2
   13454:	00801444 	movi	r2,81
   13458:	18800015 	stw	r2,0(r3)
  }
  return -1;
   1345c:	00bfffc4 	movi	r2,-1
}
   13460:	e037883a 	mov	sp,fp
   13464:	dfc00117 	ldw	ra,4(sp)
   13468:	df000017 	ldw	fp,0(sp)
   1346c:	dec00204 	addi	sp,sp,8
   13470:	f800283a 	ret

00013474 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   13474:	defffe04 	addi	sp,sp,-8
   13478:	df000115 	stw	fp,4(sp)
   1347c:	df000104 	addi	fp,sp,4
   13480:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   13484:	e0bfff17 	ldw	r2,-4(fp)
   13488:	108000d0 	cmplti	r2,r2,3
   1348c:	10000d1e 	bne	r2,zero,134c4 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   13490:	00820034 	movhi	r2,2048
   13494:	10843104 	addi	r2,r2,4292
   13498:	e0ffff17 	ldw	r3,-4(fp)
   1349c:	18c00324 	muli	r3,r3,12
   134a0:	10c5883a 	add	r2,r2,r3
   134a4:	10800204 	addi	r2,r2,8
   134a8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   134ac:	00820034 	movhi	r2,2048
   134b0:	10843104 	addi	r2,r2,4292
   134b4:	e0ffff17 	ldw	r3,-4(fp)
   134b8:	18c00324 	muli	r3,r3,12
   134bc:	10c5883a 	add	r2,r2,r3
   134c0:	10000015 	stw	zero,0(r2)
  }
}
   134c4:	0001883a 	nop
   134c8:	e037883a 	mov	sp,fp
   134cc:	df000017 	ldw	fp,0(sp)
   134d0:	dec00104 	addi	sp,sp,4
   134d4:	f800283a 	ret

000134d8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   134d8:	defff904 	addi	sp,sp,-28
   134dc:	df000615 	stw	fp,24(sp)
   134e0:	df000604 	addi	fp,sp,24
   134e4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   134e8:	0005303a 	rdctl	r2,status
   134ec:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   134f0:	e0fffe17 	ldw	r3,-8(fp)
   134f4:	00bfff84 	movi	r2,-2
   134f8:	1884703a 	and	r2,r3,r2
   134fc:	1001703a 	wrctl	status,r2
  
  return context;
   13500:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   13504:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13508:	d0a01517 	ldw	r2,-32684(gp)
   1350c:	10c000c4 	addi	r3,r2,3
   13510:	00bfff04 	movi	r2,-4
   13514:	1884703a 	and	r2,r3,r2
   13518:	d0a01515 	stw	r2,-32684(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   1351c:	d0e01517 	ldw	r3,-32684(gp)
   13520:	e0bfff17 	ldw	r2,-4(fp)
   13524:	1887883a 	add	r3,r3,r2
   13528:	00840034 	movhi	r2,4096
   1352c:	10800004 	addi	r2,r2,0
   13530:	10c0062e 	bgeu	r2,r3,1354c <sbrk+0x74>
   13534:	e0bffb17 	ldw	r2,-20(fp)
   13538:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1353c:	e0bffa17 	ldw	r2,-24(fp)
   13540:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   13544:	00bfffc4 	movi	r2,-1
   13548:	00000b06 	br	13578 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   1354c:	d0a01517 	ldw	r2,-32684(gp)
   13550:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   13554:	d0e01517 	ldw	r3,-32684(gp)
   13558:	e0bfff17 	ldw	r2,-4(fp)
   1355c:	1885883a 	add	r2,r3,r2
   13560:	d0a01515 	stw	r2,-32684(gp)
   13564:	e0bffb17 	ldw	r2,-20(fp)
   13568:	e0bffc15 	stw	r2,-16(fp)
   1356c:	e0bffc17 	ldw	r2,-16(fp)
   13570:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   13574:	e0bffd17 	ldw	r2,-12(fp)
} 
   13578:	e037883a 	mov	sp,fp
   1357c:	df000017 	ldw	fp,0(sp)
   13580:	dec00104 	addi	sp,sp,4
   13584:	f800283a 	ret

00013588 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13588:	defffe04 	addi	sp,sp,-8
   1358c:	dfc00115 	stw	ra,4(sp)
   13590:	df000015 	stw	fp,0(sp)
   13594:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13598:	d0a01317 	ldw	r2,-32692(gp)
   1359c:	10000326 	beq	r2,zero,135ac <alt_get_errno+0x24>
   135a0:	d0a01317 	ldw	r2,-32692(gp)
   135a4:	103ee83a 	callr	r2
   135a8:	00000106 	br	135b0 <alt_get_errno+0x28>
   135ac:	d0a05304 	addi	r2,gp,-32436
}
   135b0:	e037883a 	mov	sp,fp
   135b4:	dfc00117 	ldw	ra,4(sp)
   135b8:	df000017 	ldw	fp,0(sp)
   135bc:	dec00204 	addi	sp,sp,8
   135c0:	f800283a 	ret

000135c4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   135c4:	defff904 	addi	sp,sp,-28
   135c8:	dfc00615 	stw	ra,24(sp)
   135cc:	df000515 	stw	fp,20(sp)
   135d0:	df000504 	addi	fp,sp,20
   135d4:	e13ffd15 	stw	r4,-12(fp)
   135d8:	e17ffe15 	stw	r5,-8(fp)
   135dc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   135e0:	e0bffd17 	ldw	r2,-12(fp)
   135e4:	10000616 	blt	r2,zero,13600 <write+0x3c>
   135e8:	e0bffd17 	ldw	r2,-12(fp)
   135ec:	10c00324 	muli	r3,r2,12
   135f0:	00820034 	movhi	r2,2048
   135f4:	10843104 	addi	r2,r2,4292
   135f8:	1885883a 	add	r2,r3,r2
   135fc:	00000106 	br	13604 <write+0x40>
   13600:	0005883a 	mov	r2,zero
   13604:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13608:	e0bffb17 	ldw	r2,-20(fp)
   1360c:	10002126 	beq	r2,zero,13694 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13610:	e0bffb17 	ldw	r2,-20(fp)
   13614:	10800217 	ldw	r2,8(r2)
   13618:	108000cc 	andi	r2,r2,3
   1361c:	10001826 	beq	r2,zero,13680 <write+0xbc>
   13620:	e0bffb17 	ldw	r2,-20(fp)
   13624:	10800017 	ldw	r2,0(r2)
   13628:	10800617 	ldw	r2,24(r2)
   1362c:	10001426 	beq	r2,zero,13680 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   13630:	e0bffb17 	ldw	r2,-20(fp)
   13634:	10800017 	ldw	r2,0(r2)
   13638:	10800617 	ldw	r2,24(r2)
   1363c:	e0ffff17 	ldw	r3,-4(fp)
   13640:	180d883a 	mov	r6,r3
   13644:	e17ffe17 	ldw	r5,-8(fp)
   13648:	e13ffb17 	ldw	r4,-20(fp)
   1364c:	103ee83a 	callr	r2
   13650:	e0bffc15 	stw	r2,-16(fp)
   13654:	e0bffc17 	ldw	r2,-16(fp)
   13658:	1000070e 	bge	r2,zero,13678 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   1365c:	00135880 	call	13588 <alt_get_errno>
   13660:	1007883a 	mov	r3,r2
   13664:	e0bffc17 	ldw	r2,-16(fp)
   13668:	0085c83a 	sub	r2,zero,r2
   1366c:	18800015 	stw	r2,0(r3)
        return -1;
   13670:	00bfffc4 	movi	r2,-1
   13674:	00000c06 	br	136a8 <write+0xe4>
      }
      return rval;
   13678:	e0bffc17 	ldw	r2,-16(fp)
   1367c:	00000a06 	br	136a8 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13680:	00135880 	call	13588 <alt_get_errno>
   13684:	1007883a 	mov	r3,r2
   13688:	00800344 	movi	r2,13
   1368c:	18800015 	stw	r2,0(r3)
   13690:	00000406 	br	136a4 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13694:	00135880 	call	13588 <alt_get_errno>
   13698:	1007883a 	mov	r3,r2
   1369c:	00801444 	movi	r2,81
   136a0:	18800015 	stw	r2,0(r3)
  }
  return -1;
   136a4:	00bfffc4 	movi	r2,-1
}
   136a8:	e037883a 	mov	sp,fp
   136ac:	dfc00117 	ldw	ra,4(sp)
   136b0:	df000017 	ldw	fp,0(sp)
   136b4:	dec00204 	addi	sp,sp,8
   136b8:	f800283a 	ret

000136bc <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   136bc:	defffd04 	addi	sp,sp,-12
   136c0:	dfc00215 	stw	ra,8(sp)
   136c4:	df000115 	stw	fp,4(sp)
   136c8:	df000104 	addi	fp,sp,4
   136cc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   136d0:	d1601004 	addi	r5,gp,-32704
   136d4:	e13fff17 	ldw	r4,-4(fp)
   136d8:	001947c0 	call	1947c <alt_dev_llist_insert>
}
   136dc:	e037883a 	mov	sp,fp
   136e0:	dfc00117 	ldw	ra,4(sp)
   136e4:	df000017 	ldw	fp,0(sp)
   136e8:	dec00204 	addi	sp,sp,8
   136ec:	f800283a 	ret

000136f0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   136f0:	defffd04 	addi	sp,sp,-12
   136f4:	dfc00215 	stw	ra,8(sp)
   136f8:	df000115 	stw	fp,4(sp)
   136fc:	df000104 	addi	fp,sp,4
   13700:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   13704:	0019c940 	call	19c94 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13708:	00800044 	movi	r2,1
   1370c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13710:	0001883a 	nop
   13714:	e037883a 	mov	sp,fp
   13718:	dfc00117 	ldw	ra,4(sp)
   1371c:	df000017 	ldw	fp,0(sp)
   13720:	dec00204 	addi	sp,sp,8
   13724:	f800283a 	ret

00013728 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   13728:	defffd04 	addi	sp,sp,-12
   1372c:	dfc00215 	stw	ra,8(sp)
   13730:	df000115 	stw	fp,4(sp)
   13734:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   13738:	01c0fa04 	movi	r7,1000
   1373c:	000d883a 	mov	r6,zero
   13740:	000b883a 	mov	r5,zero
   13744:	01000134 	movhi	r4,4
   13748:	210c1004 	addi	r4,r4,12352
   1374c:	00171100 	call	17110 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   13750:	01020034 	movhi	r4,2048
   13754:	21049104 	addi	r4,r4,4676
   13758:	0013ab00 	call	13ab0 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   1375c:	01800144 	movi	r6,5
   13760:	000b883a 	mov	r5,zero
   13764:	01020034 	movhi	r4,2048
   13768:	2104d204 	addi	r4,r4,4936
   1376c:	00158c00 	call	158c0 <altera_avalon_jtag_uart_init>
   13770:	01020034 	movhi	r4,2048
   13774:	2104c804 	addi	r4,r4,4896
   13778:	00136bc0 	call	136bc <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   1377c:	01020034 	movhi	r4,2048
   13780:	2108ea04 	addi	r4,r4,9128
   13784:	0016f040 	call	16f04 <altera_avalon_lcd_16207_init>
   13788:	01020034 	movhi	r4,2048
   1378c:	2108e004 	addi	r4,r4,9088
   13790:	00136bc0 	call	136bc <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   13794:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13798:	018000c4 	movi	r6,3
   1379c:	000b883a 	mov	r5,zero
   137a0:	01020034 	movhi	r4,2048
   137a4:	21093204 	addi	r4,r4,9416
   137a8:	00172940 	call	17294 <altera_avalon_uart_init>
   137ac:	01020034 	movhi	r4,2048
   137b0:	21092804 	addi	r4,r4,9376
   137b4:	00136bc0 	call	136bc <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   137b8:	01020034 	movhi	r4,2048
   137bc:	21095904 	addi	r4,r4,9572
   137c0:	0017b800 	call	17b80 <alt_up_ps2_init>
   137c4:	01020034 	movhi	r4,2048
   137c8:	21095904 	addi	r4,r4,9572
   137cc:	00136bc0 	call	136bc <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   137d0:	00820034 	movhi	r2,2048
   137d4:	10896704 	addi	r2,r2,9628
   137d8:	10800a17 	ldw	r2,40(r2)
   137dc:	10800104 	addi	r2,r2,4
   137e0:	10800017 	ldw	r2,0(r2)
   137e4:	10ffffcc 	andi	r3,r2,65535
   137e8:	00820034 	movhi	r2,2048
   137ec:	10896704 	addi	r2,r2,9628
   137f0:	10c00c15 	stw	r3,48(r2)
   137f4:	00820034 	movhi	r2,2048
   137f8:	10896704 	addi	r2,r2,9628
   137fc:	10800a17 	ldw	r2,40(r2)
   13800:	10800104 	addi	r2,r2,4
   13804:	10800017 	ldw	r2,0(r2)
   13808:	1006d43a 	srli	r3,r2,16
   1380c:	00820034 	movhi	r2,2048
   13810:	10896704 	addi	r2,r2,9628
   13814:	10c00d15 	stw	r3,52(r2)
   13818:	00820034 	movhi	r2,2048
   1381c:	10896704 	addi	r2,r2,9628
   13820:	10800c17 	ldw	r2,48(r2)
   13824:	10801068 	cmpgeui	r2,r2,65
   13828:	1000081e 	bne	r2,zero,1384c <alt_sys_init+0x124>
   1382c:	00820034 	movhi	r2,2048
   13830:	10896704 	addi	r2,r2,9628
   13834:	00c00fc4 	movi	r3,63
   13838:	10c00f15 	stw	r3,60(r2)
   1383c:	00820034 	movhi	r2,2048
   13840:	10896704 	addi	r2,r2,9628
   13844:	00c00184 	movi	r3,6
   13848:	10c01015 	stw	r3,64(r2)
   1384c:	00820034 	movhi	r2,2048
   13850:	10896704 	addi	r2,r2,9628
   13854:	10800d17 	ldw	r2,52(r2)
   13858:	10800868 	cmpgeui	r2,r2,33
   1385c:	1000041e 	bne	r2,zero,13870 <alt_sys_init+0x148>
   13860:	00820034 	movhi	r2,2048
   13864:	10896704 	addi	r2,r2,9628
   13868:	00c007c4 	movi	r3,31
   1386c:	10c01115 	stw	r3,68(r2)
   13870:	01020034 	movhi	r4,2048
   13874:	21096704 	addi	r4,r4,9628
   13878:	00181080 	call	18108 <alt_up_char_buffer_init>
   1387c:	01020034 	movhi	r4,2048
   13880:	21096704 	addi	r4,r4,9628
   13884:	00136bc0 	call	136bc <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   13888:	00820034 	movhi	r2,2048
   1388c:	10897904 	addi	r2,r2,9700
   13890:	10800a17 	ldw	r2,40(r2)
   13894:	10800017 	ldw	r2,0(r2)
   13898:	1007883a 	mov	r3,r2
   1389c:	00820034 	movhi	r2,2048
   138a0:	10897904 	addi	r2,r2,9700
   138a4:	10c00b15 	stw	r3,44(r2)
   138a8:	00820034 	movhi	r2,2048
   138ac:	10897904 	addi	r2,r2,9700
   138b0:	10800a17 	ldw	r2,40(r2)
   138b4:	10800104 	addi	r2,r2,4
   138b8:	10800017 	ldw	r2,0(r2)
   138bc:	1007883a 	mov	r3,r2
   138c0:	00820034 	movhi	r2,2048
   138c4:	10897904 	addi	r2,r2,9700
   138c8:	10c00c15 	stw	r3,48(r2)
   138cc:	00820034 	movhi	r2,2048
   138d0:	10897904 	addi	r2,r2,9700
   138d4:	10800a17 	ldw	r2,40(r2)
   138d8:	10800204 	addi	r2,r2,8
   138dc:	10800017 	ldw	r2,0(r2)
   138e0:	10ffffcc 	andi	r3,r2,65535
   138e4:	00820034 	movhi	r2,2048
   138e8:	10897904 	addi	r2,r2,9700
   138ec:	10c00f15 	stw	r3,60(r2)
   138f0:	00820034 	movhi	r2,2048
   138f4:	10897904 	addi	r2,r2,9700
   138f8:	10800a17 	ldw	r2,40(r2)
   138fc:	10800204 	addi	r2,r2,8
   13900:	10800017 	ldw	r2,0(r2)
   13904:	1006d43a 	srli	r3,r2,16
   13908:	00820034 	movhi	r2,2048
   1390c:	10897904 	addi	r2,r2,9700
   13910:	10c01015 	stw	r3,64(r2)
   13914:	00820034 	movhi	r2,2048
   13918:	10897904 	addi	r2,r2,9700
   1391c:	10800a17 	ldw	r2,40(r2)
   13920:	10800304 	addi	r2,r2,12
   13924:	10800017 	ldw	r2,0(r2)
   13928:	1005d07a 	srai	r2,r2,1
   1392c:	10c0004c 	andi	r3,r2,1
   13930:	00820034 	movhi	r2,2048
   13934:	10897904 	addi	r2,r2,9700
   13938:	10c00d15 	stw	r3,52(r2)
   1393c:	00820034 	movhi	r2,2048
   13940:	10897904 	addi	r2,r2,9700
   13944:	10800a17 	ldw	r2,40(r2)
   13948:	10800304 	addi	r2,r2,12
   1394c:	10800017 	ldw	r2,0(r2)
   13950:	1005d13a 	srai	r2,r2,4
   13954:	10c003cc 	andi	r3,r2,15
   13958:	00820034 	movhi	r2,2048
   1395c:	10897904 	addi	r2,r2,9700
   13960:	10c00e15 	stw	r3,56(r2)
   13964:	00820034 	movhi	r2,2048
   13968:	10897904 	addi	r2,r2,9700
   1396c:	10800a17 	ldw	r2,40(r2)
   13970:	10800304 	addi	r2,r2,12
   13974:	10800017 	ldw	r2,0(r2)
   13978:	1005d43a 	srai	r2,r2,16
   1397c:	e0bfff05 	stb	r2,-4(fp)
   13980:	00820034 	movhi	r2,2048
   13984:	10897904 	addi	r2,r2,9700
   13988:	10800a17 	ldw	r2,40(r2)
   1398c:	10800304 	addi	r2,r2,12
   13990:	10800017 	ldw	r2,0(r2)
   13994:	1004d63a 	srli	r2,r2,24
   13998:	e0bfff45 	stb	r2,-3(fp)
   1399c:	00820034 	movhi	r2,2048
   139a0:	10897904 	addi	r2,r2,9700
   139a4:	10800e17 	ldw	r2,56(r2)
   139a8:	10800058 	cmpnei	r2,r2,1
   139ac:	1000041e 	bne	r2,zero,139c0 <alt_sys_init+0x298>
   139b0:	00820034 	movhi	r2,2048
   139b4:	10897904 	addi	r2,r2,9700
   139b8:	10001115 	stw	zero,68(r2)
   139bc:	00000e06 	br	139f8 <alt_sys_init+0x2d0>
   139c0:	00820034 	movhi	r2,2048
   139c4:	10897904 	addi	r2,r2,9700
   139c8:	10800e17 	ldw	r2,56(r2)
   139cc:	10800098 	cmpnei	r2,r2,2
   139d0:	1000051e 	bne	r2,zero,139e8 <alt_sys_init+0x2c0>
   139d4:	00820034 	movhi	r2,2048
   139d8:	10897904 	addi	r2,r2,9700
   139dc:	00c00044 	movi	r3,1
   139e0:	10c01115 	stw	r3,68(r2)
   139e4:	00000406 	br	139f8 <alt_sys_init+0x2d0>
   139e8:	00820034 	movhi	r2,2048
   139ec:	10897904 	addi	r2,r2,9700
   139f0:	00c00084 	movi	r3,2
   139f4:	10c01115 	stw	r3,68(r2)
   139f8:	e0bfff03 	ldbu	r2,-4(fp)
   139fc:	00c00804 	movi	r3,32
   13a00:	1885c83a 	sub	r2,r3,r2
   13a04:	00ffffc4 	movi	r3,-1
   13a08:	1886d83a 	srl	r3,r3,r2
   13a0c:	00820034 	movhi	r2,2048
   13a10:	10897904 	addi	r2,r2,9700
   13a14:	10c01215 	stw	r3,72(r2)
   13a18:	e0ffff03 	ldbu	r3,-4(fp)
   13a1c:	00820034 	movhi	r2,2048
   13a20:	10897904 	addi	r2,r2,9700
   13a24:	10801117 	ldw	r2,68(r2)
   13a28:	1887883a 	add	r3,r3,r2
   13a2c:	00820034 	movhi	r2,2048
   13a30:	10897904 	addi	r2,r2,9700
   13a34:	10c01315 	stw	r3,76(r2)
   13a38:	e0bfff43 	ldbu	r2,-3(fp)
   13a3c:	00c00804 	movi	r3,32
   13a40:	1885c83a 	sub	r2,r3,r2
   13a44:	00ffffc4 	movi	r3,-1
   13a48:	1886d83a 	srl	r3,r3,r2
   13a4c:	00820034 	movhi	r2,2048
   13a50:	10897904 	addi	r2,r2,9700
   13a54:	10c01415 	stw	r3,80(r2)
   13a58:	01020034 	movhi	r4,2048
   13a5c:	21097904 	addi	r4,r4,9700
   13a60:	00136bc0 	call	136bc <alt_dev_reg>
}
   13a64:	0001883a 	nop
   13a68:	e037883a 	mov	sp,fp
   13a6c:	dfc00117 	ldw	ra,4(sp)
   13a70:	df000017 	ldw	fp,0(sp)
   13a74:	dec00204 	addi	sp,sp,8
   13a78:	f800283a 	ret

00013a7c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   13a7c:	defffd04 	addi	sp,sp,-12
   13a80:	dfc00215 	stw	ra,8(sp)
   13a84:	df000115 	stw	fp,4(sp)
   13a88:	df000104 	addi	fp,sp,4
   13a8c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   13a90:	d1601704 	addi	r5,gp,-32676
   13a94:	e13fff17 	ldw	r4,-4(fp)
   13a98:	001947c0 	call	1947c <alt_dev_llist_insert>
}
   13a9c:	e037883a 	mov	sp,fp
   13aa0:	dfc00117 	ldw	ra,4(sp)
   13aa4:	df000017 	ldw	fp,0(sp)
   13aa8:	dec00204 	addi	sp,sp,8
   13aac:	f800283a 	ret

00013ab0 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   13ab0:	defffc04 	addi	sp,sp,-16
   13ab4:	dfc00315 	stw	ra,12(sp)
   13ab8:	df000215 	stw	fp,8(sp)
   13abc:	df000204 	addi	fp,sp,8
   13ac0:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13ac4:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   13ac8:	e13fff17 	ldw	r4,-4(fp)
   13acc:	0014f140 	call	14f14 <alt_read_cfi_width>
   13ad0:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13ad4:	e0bffe17 	ldw	r2,-8(fp)
   13ad8:	1000031e 	bne	r2,zero,13ae8 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   13adc:	e13fff17 	ldw	r4,-4(fp)
   13ae0:	001466c0 	call	1466c <alt_set_flash_width_func>
   13ae4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13ae8:	e0bffe17 	ldw	r2,-8(fp)
   13aec:	1000031e 	bne	r2,zero,13afc <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   13af0:	e13fff17 	ldw	r4,-4(fp)
   13af4:	001494c0 	call	1494c <alt_read_cfi_table>
   13af8:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   13afc:	e0bffe17 	ldw	r2,-8(fp)
   13b00:	1000031e 	bne	r2,zero,13b10 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   13b04:	e13fff17 	ldw	r4,-4(fp)
   13b08:	00148300 	call	14830 <alt_set_flash_algorithm_func>
   13b0c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   13b10:	e0bffe17 	ldw	r2,-8(fp)
   13b14:	1000041e 	bne	r2,zero,13b28 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   13b18:	e0bfff17 	ldw	r2,-4(fp)
   13b1c:	1009883a 	mov	r4,r2
   13b20:	0013a7c0 	call	13a7c <alt_flash_device_register>
   13b24:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   13b28:	e0bffe17 	ldw	r2,-8(fp)
}
   13b2c:	e037883a 	mov	sp,fp
   13b30:	dfc00117 	ldw	ra,4(sp)
   13b34:	df000017 	ldw	fp,0(sp)
   13b38:	dec00204 	addi	sp,sp,8
   13b3c:	f800283a 	ret

00013b40 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   13b40:	defff104 	addi	sp,sp,-60
   13b44:	dfc00e15 	stw	ra,56(sp)
   13b48:	df000d15 	stw	fp,52(sp)
   13b4c:	df000d04 	addi	fp,sp,52
   13b50:	e13ffc15 	stw	r4,-16(fp)
   13b54:	e17ffd15 	stw	r5,-12(fp)
   13b58:	e1bffe15 	stw	r6,-8(fp)
   13b5c:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   13b60:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   13b64:	e0bfff17 	ldw	r2,-4(fp)
   13b68:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   13b6c:	e0bffd17 	ldw	r2,-12(fp)
   13b70:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   13b74:	e0bffc17 	ldw	r2,-16(fp)
   13b78:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   13b7c:	e03ff515 	stw	zero,-44(fp)
   13b80:	00008706 	br	13da0 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13b84:	e0fffa17 	ldw	r3,-24(fp)
   13b88:	e0bff517 	ldw	r2,-44(fp)
   13b8c:	1004913a 	slli	r2,r2,4
   13b90:	1885883a 	add	r2,r3,r2
   13b94:	10800d04 	addi	r2,r2,52
   13b98:	10800017 	ldw	r2,0(r2)
   13b9c:	e0fffd17 	ldw	r3,-12(fp)
   13ba0:	18807c16 	blt	r3,r2,13d94 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   13ba4:	e0fffa17 	ldw	r3,-24(fp)
   13ba8:	e0bff517 	ldw	r2,-44(fp)
   13bac:	1004913a 	slli	r2,r2,4
   13bb0:	1885883a 	add	r2,r3,r2
   13bb4:	10800d04 	addi	r2,r2,52
   13bb8:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   13bbc:	e13ffa17 	ldw	r4,-24(fp)
   13bc0:	e0bff517 	ldw	r2,-44(fp)
   13bc4:	1004913a 	slli	r2,r2,4
   13bc8:	2085883a 	add	r2,r4,r2
   13bcc:	10800e04 	addi	r2,r2,56
   13bd0:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   13bd4:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13bd8:	e0fffd17 	ldw	r3,-12(fp)
   13bdc:	18806d0e 	bge	r3,r2,13d94 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   13be0:	e0fffa17 	ldw	r3,-24(fp)
   13be4:	e0bff517 	ldw	r2,-44(fp)
   13be8:	1004913a 	slli	r2,r2,4
   13bec:	1885883a 	add	r2,r3,r2
   13bf0:	10800d04 	addi	r2,r2,52
   13bf4:	10800017 	ldw	r2,0(r2)
   13bf8:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13bfc:	e03ff615 	stw	zero,-40(fp)
   13c00:	00005c06 	br	13d74 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   13c04:	e0fffd17 	ldw	r3,-12(fp)
   13c08:	e0bff717 	ldw	r2,-36(fp)
   13c0c:	18804d16 	blt	r3,r2,13d44 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   13c10:	e0fffa17 	ldw	r3,-24(fp)
   13c14:	e0bff517 	ldw	r2,-44(fp)
   13c18:	10800104 	addi	r2,r2,4
   13c1c:	1004913a 	slli	r2,r2,4
   13c20:	1885883a 	add	r2,r3,r2
   13c24:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   13c28:	e0bff717 	ldw	r2,-36(fp)
   13c2c:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   13c30:	e0fffd17 	ldw	r3,-12(fp)
   13c34:	1880430e 	bge	r3,r2,13d44 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   13c38:	e0fffa17 	ldw	r3,-24(fp)
   13c3c:	e0bff517 	ldw	r2,-44(fp)
   13c40:	10800104 	addi	r2,r2,4
   13c44:	1004913a 	slli	r2,r2,4
   13c48:	1885883a 	add	r2,r3,r2
   13c4c:	10c00017 	ldw	r3,0(r2)
   13c50:	e0bff717 	ldw	r2,-36(fp)
   13c54:	1887883a 	add	r3,r3,r2
   13c58:	e0bffd17 	ldw	r2,-12(fp)
   13c5c:	1885c83a 	sub	r2,r3,r2
   13c60:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   13c64:	e0fffb17 	ldw	r3,-20(fp)
   13c68:	e0bfff17 	ldw	r2,-4(fp)
   13c6c:	1880010e 	bge	r3,r2,13c74 <alt_flash_cfi_write+0x134>
   13c70:	1805883a 	mov	r2,r3
   13c74:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   13c78:	e0bffa17 	ldw	r2,-24(fp)
   13c7c:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   13c80:	e0bffd17 	ldw	r2,-12(fp)
   13c84:	1885883a 	add	r2,r3,r2
   13c88:	e0fffb17 	ldw	r3,-20(fp)
   13c8c:	180d883a 	mov	r6,r3
   13c90:	100b883a 	mov	r5,r2
   13c94:	e13ffe17 	ldw	r4,-8(fp)
   13c98:	0008bb40 	call	8bb4 <memcmp>
   13c9c:	10001326 	beq	r2,zero,13cec <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   13ca0:	e0bffa17 	ldw	r2,-24(fp)
   13ca4:	10800817 	ldw	r2,32(r2)
   13ca8:	e0fffa17 	ldw	r3,-24(fp)
   13cac:	e17ff717 	ldw	r5,-36(fp)
   13cb0:	1809883a 	mov	r4,r3
   13cb4:	103ee83a 	callr	r2
   13cb8:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   13cbc:	e0bff417 	ldw	r2,-48(fp)
   13cc0:	10000a1e 	bne	r2,zero,13cec <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   13cc4:	e0bffa17 	ldw	r2,-24(fp)
   13cc8:	10800917 	ldw	r2,36(r2)
   13ccc:	e13ffa17 	ldw	r4,-24(fp)
   13cd0:	e0fffb17 	ldw	r3,-20(fp)
   13cd4:	d8c00015 	stw	r3,0(sp)
   13cd8:	e1fffe17 	ldw	r7,-8(fp)
   13cdc:	e1bffd17 	ldw	r6,-12(fp)
   13ce0:	e17ff717 	ldw	r5,-36(fp)
   13ce4:	103ee83a 	callr	r2
   13ce8:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   13cec:	e0ffff17 	ldw	r3,-4(fp)
   13cf0:	e0bffb17 	ldw	r2,-20(fp)
   13cf4:	18802e26 	beq	r3,r2,13db0 <alt_flash_cfi_write+0x270>
   13cf8:	e0bff417 	ldw	r2,-48(fp)
   13cfc:	10002c1e 	bne	r2,zero,13db0 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   13d00:	e0ffff17 	ldw	r3,-4(fp)
   13d04:	e0bffb17 	ldw	r2,-20(fp)
   13d08:	1885c83a 	sub	r2,r3,r2
   13d0c:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   13d10:	e0fffa17 	ldw	r3,-24(fp)
   13d14:	e0bff517 	ldw	r2,-44(fp)
   13d18:	10800104 	addi	r2,r2,4
   13d1c:	1004913a 	slli	r2,r2,4
   13d20:	1885883a 	add	r2,r3,r2
   13d24:	10c00017 	ldw	r3,0(r2)
   13d28:	e0bff717 	ldw	r2,-36(fp)
   13d2c:	1885883a 	add	r2,r3,r2
   13d30:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   13d34:	e0bffb17 	ldw	r2,-20(fp)
   13d38:	e0fffe17 	ldw	r3,-8(fp)
   13d3c:	1885883a 	add	r2,r3,r2
   13d40:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   13d44:	e0fffa17 	ldw	r3,-24(fp)
   13d48:	e0bff517 	ldw	r2,-44(fp)
   13d4c:	10800104 	addi	r2,r2,4
   13d50:	1004913a 	slli	r2,r2,4
   13d54:	1885883a 	add	r2,r3,r2
   13d58:	10800017 	ldw	r2,0(r2)
   13d5c:	e0fff717 	ldw	r3,-36(fp)
   13d60:	1885883a 	add	r2,r3,r2
   13d64:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13d68:	e0bff617 	ldw	r2,-40(fp)
   13d6c:	10800044 	addi	r2,r2,1
   13d70:	e0bff615 	stw	r2,-40(fp)
   13d74:	e0fffa17 	ldw	r3,-24(fp)
   13d78:	e0bff517 	ldw	r2,-44(fp)
   13d7c:	1004913a 	slli	r2,r2,4
   13d80:	1885883a 	add	r2,r3,r2
   13d84:	10800f04 	addi	r2,r2,60
   13d88:	10800017 	ldw	r2,0(r2)
   13d8c:	e0fff617 	ldw	r3,-40(fp)
   13d90:	18bf9c16 	blt	r3,r2,13c04 <__alt_data_end+0xf0013c04>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   13d94:	e0bff517 	ldw	r2,-44(fp)
   13d98:	10800044 	addi	r2,r2,1
   13d9c:	e0bff515 	stw	r2,-44(fp)
   13da0:	e0bffa17 	ldw	r2,-24(fp)
   13da4:	10800c17 	ldw	r2,48(r2)
   13da8:	e0fff517 	ldw	r3,-44(fp)
   13dac:	18bf7516 	blt	r3,r2,13b84 <__alt_data_end+0xf0013b84>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   13db0:	e0bffa17 	ldw	r2,-24(fp)
   13db4:	10c00a17 	ldw	r3,40(r2)
   13db8:	e0bff917 	ldw	r2,-28(fp)
   13dbc:	1885883a 	add	r2,r3,r2
   13dc0:	e0fff817 	ldw	r3,-32(fp)
   13dc4:	180b883a 	mov	r5,r3
   13dc8:	1009883a 	mov	r4,r2
   13dcc:	00193c80 	call	193c8 <alt_dcache_flush>
  return ret_code;
   13dd0:	e0bff417 	ldw	r2,-48(fp)
}
   13dd4:	e037883a 	mov	sp,fp
   13dd8:	dfc00117 	ldw	ra,4(sp)
   13ddc:	df000017 	ldw	fp,0(sp)
   13de0:	dec00204 	addi	sp,sp,8
   13de4:	f800283a 	ret

00013de8 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   13de8:	defffa04 	addi	sp,sp,-24
   13dec:	df000515 	stw	fp,20(sp)
   13df0:	df000504 	addi	fp,sp,20
   13df4:	e13ffd15 	stw	r4,-12(fp)
   13df8:	e17ffe15 	stw	r5,-8(fp)
   13dfc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   13e00:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   13e04:	e0bffd17 	ldw	r2,-12(fp)
   13e08:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   13e0c:	e0bffc17 	ldw	r2,-16(fp)
   13e10:	10c00c17 	ldw	r3,48(r2)
   13e14:	e0bfff17 	ldw	r2,-4(fp)
   13e18:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   13e1c:	e0bffc17 	ldw	r2,-16(fp)
   13e20:	10800c17 	ldw	r2,48(r2)
   13e24:	1000031e 	bne	r2,zero,13e34 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   13e28:	00bffec4 	movi	r2,-5
   13e2c:	e0bffb15 	stw	r2,-20(fp)
   13e30:	00000b06 	br	13e60 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   13e34:	e0bffc17 	ldw	r2,-16(fp)
   13e38:	10800c17 	ldw	r2,48(r2)
   13e3c:	10800250 	cmplti	r2,r2,9
   13e40:	1000031e 	bne	r2,zero,13e50 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   13e44:	00bffd04 	movi	r2,-12
   13e48:	e0bffb15 	stw	r2,-20(fp)
   13e4c:	00000406 	br	13e60 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   13e50:	e0bffc17 	ldw	r2,-16(fp)
   13e54:	10c00d04 	addi	r3,r2,52
   13e58:	e0bffe17 	ldw	r2,-8(fp)
   13e5c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   13e60:	e0bffb17 	ldw	r2,-20(fp)
}
   13e64:	e037883a 	mov	sp,fp
   13e68:	df000017 	ldw	fp,0(sp)
   13e6c:	dec00104 	addi	sp,sp,4
   13e70:	f800283a 	ret

00013e74 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   13e74:	defff904 	addi	sp,sp,-28
   13e78:	dfc00615 	stw	ra,24(sp)
   13e7c:	df000515 	stw	fp,20(sp)
   13e80:	df000504 	addi	fp,sp,20
   13e84:	e13ffc15 	stw	r4,-16(fp)
   13e88:	e17ffd15 	stw	r5,-12(fp)
   13e8c:	e1bffe15 	stw	r6,-8(fp)
   13e90:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   13e94:	e0bffc17 	ldw	r2,-16(fp)
   13e98:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   13e9c:	e0bffb17 	ldw	r2,-20(fp)
   13ea0:	10c00a17 	ldw	r3,40(r2)
   13ea4:	e0bffd17 	ldw	r2,-12(fp)
   13ea8:	1885883a 	add	r2,r3,r2
   13eac:	e0ffff17 	ldw	r3,-4(fp)
   13eb0:	180d883a 	mov	r6,r3
   13eb4:	100b883a 	mov	r5,r2
   13eb8:	e13ffe17 	ldw	r4,-8(fp)
   13ebc:	0008c300 	call	8c30 <memcpy>
  return 0;
   13ec0:	0005883a 	mov	r2,zero
}
   13ec4:	e037883a 	mov	sp,fp
   13ec8:	dfc00117 	ldw	ra,4(sp)
   13ecc:	df000017 	ldw	fp,0(sp)
   13ed0:	dec00204 	addi	sp,sp,8
   13ed4:	f800283a 	ret

00013ed8 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   13ed8:	defffa04 	addi	sp,sp,-24
   13edc:	df000515 	stw	fp,20(sp)
   13ee0:	df000504 	addi	fp,sp,20
   13ee4:	e13ffd15 	stw	r4,-12(fp)
   13ee8:	e17ffe15 	stw	r5,-8(fp)
   13eec:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   13ef0:	e0bffd17 	ldw	r2,-12(fp)
   13ef4:	10802f17 	ldw	r2,188(r2)
   13ef8:	10800058 	cmpnei	r2,r2,1
   13efc:	1000091e 	bne	r2,zero,13f24 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   13f00:	e0bffd17 	ldw	r2,-12(fp)
   13f04:	10c00a17 	ldw	r3,40(r2)
   13f08:	e0bffe17 	ldw	r2,-8(fp)
   13f0c:	1885883a 	add	r2,r3,r2
   13f10:	e0ffff17 	ldw	r3,-4(fp)
   13f14:	18c00003 	ldbu	r3,0(r3)
   13f18:	18c03fcc 	andi	r3,r3,255
   13f1c:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13f20:	00003f06 	br	14020 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   13f24:	e0bffd17 	ldw	r2,-12(fp)
   13f28:	10802f17 	ldw	r2,188(r2)
   13f2c:	10800098 	cmpnei	r2,r2,2
   13f30:	1000141e 	bne	r2,zero,13f84 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   13f34:	e0bfff17 	ldw	r2,-4(fp)
   13f38:	10800003 	ldbu	r2,0(r2)
   13f3c:	10803fcc 	andi	r2,r2,255
   13f40:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   13f44:	e0bfff17 	ldw	r2,-4(fp)
   13f48:	10800044 	addi	r2,r2,1
   13f4c:	10800003 	ldbu	r2,0(r2)
   13f50:	10803fcc 	andi	r2,r2,255
   13f54:	1004923a 	slli	r2,r2,8
   13f58:	1007883a 	mov	r3,r2
   13f5c:	e0bffb0b 	ldhu	r2,-20(fp)
   13f60:	1884b03a 	or	r2,r3,r2
   13f64:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   13f68:	e0bffd17 	ldw	r2,-12(fp)
   13f6c:	10c00a17 	ldw	r3,40(r2)
   13f70:	e0bffe17 	ldw	r2,-8(fp)
   13f74:	1885883a 	add	r2,r3,r2
   13f78:	e0fffb0b 	ldhu	r3,-20(fp)
   13f7c:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13f80:	00002706 	br	14020 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   13f84:	e0bffd17 	ldw	r2,-12(fp)
   13f88:	10802f17 	ldw	r2,188(r2)
   13f8c:	10800118 	cmpnei	r2,r2,4
   13f90:	1000231e 	bne	r2,zero,14020 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   13f94:	e0bfff17 	ldw	r2,-4(fp)
   13f98:	10800003 	ldbu	r2,0(r2)
   13f9c:	10803fcc 	andi	r2,r2,255
   13fa0:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   13fa4:	e0bfff17 	ldw	r2,-4(fp)
   13fa8:	10800044 	addi	r2,r2,1
   13fac:	10800003 	ldbu	r2,0(r2)
   13fb0:	10803fcc 	andi	r2,r2,255
   13fb4:	1004923a 	slli	r2,r2,8
   13fb8:	e0fffc17 	ldw	r3,-16(fp)
   13fbc:	1884b03a 	or	r2,r3,r2
   13fc0:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   13fc4:	e0bfff17 	ldw	r2,-4(fp)
   13fc8:	10800084 	addi	r2,r2,2
   13fcc:	10800003 	ldbu	r2,0(r2)
   13fd0:	10803fcc 	andi	r2,r2,255
   13fd4:	1004943a 	slli	r2,r2,16
   13fd8:	e0fffc17 	ldw	r3,-16(fp)
   13fdc:	1884b03a 	or	r2,r3,r2
   13fe0:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   13fe4:	e0bfff17 	ldw	r2,-4(fp)
   13fe8:	108000c4 	addi	r2,r2,3
   13fec:	10800003 	ldbu	r2,0(r2)
   13ff0:	10803fcc 	andi	r2,r2,255
   13ff4:	1004963a 	slli	r2,r2,24
   13ff8:	e0fffc17 	ldw	r3,-16(fp)
   13ffc:	1884b03a 	or	r2,r3,r2
   14000:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   14004:	e0bffd17 	ldw	r2,-12(fp)
   14008:	10c00a17 	ldw	r3,40(r2)
   1400c:	e0bffe17 	ldw	r2,-8(fp)
   14010:	1885883a 	add	r2,r3,r2
   14014:	e0fffc17 	ldw	r3,-16(fp)
   14018:	10c00035 	stwio	r3,0(r2)
  }

  return;
   1401c:	0001883a 	nop
   14020:	0001883a 	nop
}
   14024:	e037883a 	mov	sp,fp
   14028:	df000017 	ldw	fp,0(sp)
   1402c:	dec00104 	addi	sp,sp,4
   14030:	f800283a 	ret

00014034 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   14034:	defff304 	addi	sp,sp,-52
   14038:	dfc00c15 	stw	ra,48(sp)
   1403c:	df000b15 	stw	fp,44(sp)
   14040:	df000b04 	addi	fp,sp,44
   14044:	e13ffc15 	stw	r4,-16(fp)
   14048:	e17ffd15 	stw	r5,-12(fp)
   1404c:	e1bffe15 	stw	r6,-8(fp)
   14050:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   14054:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14058:	e0bffc17 	ldw	r2,-16(fp)
   1405c:	10c00a17 	ldw	r3,40(r2)
   14060:	e0bffd17 	ldw	r2,-12(fp)
   14064:	1885883a 	add	r2,r3,r2
   14068:	1007883a 	mov	r3,r2
                      flash->mode_width);
   1406c:	e0bffc17 	ldw	r2,-16(fp)
   14070:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14074:	1889283a 	div	r4,r3,r2
   14078:	2085383a 	mul	r2,r4,r2
   1407c:	1885c83a 	sub	r2,r3,r2
   14080:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   14084:	e0bff817 	ldw	r2,-32(fp)
   14088:	10003b26 	beq	r2,zero,14178 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   1408c:	e0bffc17 	ldw	r2,-16(fp)
   14090:	10c02f17 	ldw	r3,188(r2)
   14094:	e0bff817 	ldw	r2,-32(fp)
   14098:	1885c83a 	sub	r2,r3,r2
   1409c:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   140a0:	e03ff615 	stw	zero,-40(fp)
   140a4:	00001206 	br	140f0 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   140a8:	e0bffc17 	ldw	r2,-16(fp)
   140ac:	10800a17 	ldw	r2,40(r2)
   140b0:	e13ffd17 	ldw	r4,-12(fp)
   140b4:	e0fff817 	ldw	r3,-32(fp)
   140b8:	20c9c83a 	sub	r4,r4,r3
   140bc:	e0fff617 	ldw	r3,-40(fp)
   140c0:	20c7883a 	add	r3,r4,r3
   140c4:	10c5883a 	add	r2,r2,r3
   140c8:	10800023 	ldbuio	r2,0(r2)
   140cc:	10803fcc 	andi	r2,r2,255
   140d0:	1009883a 	mov	r4,r2
   140d4:	e0fffb04 	addi	r3,fp,-20
   140d8:	e0bff617 	ldw	r2,-40(fp)
   140dc:	1885883a 	add	r2,r3,r2
   140e0:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   140e4:	e0bff617 	ldw	r2,-40(fp)
   140e8:	10800044 	addi	r2,r2,1
   140ec:	e0bff615 	stw	r2,-40(fp)
   140f0:	e0fff617 	ldw	r3,-40(fp)
   140f4:	e0bff817 	ldw	r2,-32(fp)
   140f8:	18bfeb16 	blt	r3,r2,140a8 <__alt_data_end+0xf00140a8>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   140fc:	e03ff615 	stw	zero,-40(fp)
   14100:	00000d06 	br	14138 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   14104:	e0fff817 	ldw	r3,-32(fp)
   14108:	e0bff617 	ldw	r2,-40(fp)
   1410c:	1885883a 	add	r2,r3,r2
   14110:	e0fff617 	ldw	r3,-40(fp)
   14114:	e13ffe17 	ldw	r4,-8(fp)
   14118:	20c7883a 	add	r3,r4,r3
   1411c:	18c00003 	ldbu	r3,0(r3)
   14120:	e13ffb04 	addi	r4,fp,-20
   14124:	2085883a 	add	r2,r4,r2
   14128:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   1412c:	e0bff617 	ldw	r2,-40(fp)
   14130:	10800044 	addi	r2,r2,1
   14134:	e0bff615 	stw	r2,-40(fp)
   14138:	e0fff617 	ldw	r3,-40(fp)
   1413c:	e0bff917 	ldw	r2,-28(fp)
   14140:	18bff016 	blt	r3,r2,14104 <__alt_data_end+0xf0014104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   14144:	e0fffd17 	ldw	r3,-12(fp)
   14148:	e0bff817 	ldw	r2,-32(fp)
   1414c:	1887c83a 	sub	r3,r3,r2
   14150:	e13ffb04 	addi	r4,fp,-20
   14154:	e0800217 	ldw	r2,8(fp)
   14158:	200d883a 	mov	r6,r4
   1415c:	180b883a 	mov	r5,r3
   14160:	e13ffc17 	ldw	r4,-16(fp)
   14164:	103ee83a 	callr	r2
   14168:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   1416c:	e0bff917 	ldw	r2,-28(fp)
   14170:	e0bff615 	stw	r2,-40(fp)
   14174:	00000106 	br	1417c <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   14178:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   1417c:	e0fffd17 	ldw	r3,-12(fp)
   14180:	e0bfff17 	ldw	r2,-4(fp)
   14184:	1885883a 	add	r2,r3,r2
   14188:	e0fffc17 	ldw	r3,-16(fp)
   1418c:	18c02f17 	ldw	r3,188(r3)
   14190:	10c9283a 	div	r4,r2,r3
   14194:	20c7383a 	mul	r3,r4,r3
   14198:	10c5c83a 	sub	r2,r2,r3
   1419c:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   141a0:	00001106 	br	141e8 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   141a4:	e0fffd17 	ldw	r3,-12(fp)
   141a8:	e0bff617 	ldw	r2,-40(fp)
   141ac:	1889883a 	add	r4,r3,r2
   141b0:	e0bff617 	ldw	r2,-40(fp)
   141b4:	e0fffe17 	ldw	r3,-8(fp)
   141b8:	1887883a 	add	r3,r3,r2
   141bc:	e0800217 	ldw	r2,8(fp)
   141c0:	180d883a 	mov	r6,r3
   141c4:	200b883a 	mov	r5,r4
   141c8:	e13ffc17 	ldw	r4,-16(fp)
   141cc:	103ee83a 	callr	r2
   141d0:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   141d4:	e0bffc17 	ldw	r2,-16(fp)
   141d8:	10802f17 	ldw	r2,188(r2)
   141dc:	e0fff617 	ldw	r3,-40(fp)
   141e0:	1885883a 	add	r2,r3,r2
   141e4:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   141e8:	e0bff517 	ldw	r2,-44(fp)
   141ec:	1000051e 	bne	r2,zero,14204 <alt_flash_program_block+0x1d0>
   141f0:	e0ffff17 	ldw	r3,-4(fp)
   141f4:	e0bffa17 	ldw	r2,-24(fp)
   141f8:	1885c83a 	sub	r2,r3,r2
   141fc:	e0fff617 	ldw	r3,-40(fp)
   14200:	18bfe816 	blt	r3,r2,141a4 <__alt_data_end+0xf00141a4>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   14204:	e0bffa17 	ldw	r2,-24(fp)
   14208:	10003c26 	beq	r2,zero,142fc <alt_flash_program_block+0x2c8>
   1420c:	e0bff517 	ldw	r2,-44(fp)
   14210:	10003a1e 	bne	r2,zero,142fc <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   14214:	e0bffc17 	ldw	r2,-16(fp)
   14218:	10c02f17 	ldw	r3,188(r2)
   1421c:	e0bffa17 	ldw	r2,-24(fp)
   14220:	1885c83a 	sub	r2,r3,r2
   14224:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   14228:	e03ff715 	stw	zero,-36(fp)
   1422c:	00000d06 	br	14264 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   14230:	e0fff617 	ldw	r3,-40(fp)
   14234:	e0bff717 	ldw	r2,-36(fp)
   14238:	1885883a 	add	r2,r3,r2
   1423c:	e0fffe17 	ldw	r3,-8(fp)
   14240:	1885883a 	add	r2,r3,r2
   14244:	10c00003 	ldbu	r3,0(r2)
   14248:	e13ffb04 	addi	r4,fp,-20
   1424c:	e0bff717 	ldw	r2,-36(fp)
   14250:	2085883a 	add	r2,r4,r2
   14254:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   14258:	e0bff717 	ldw	r2,-36(fp)
   1425c:	10800044 	addi	r2,r2,1
   14260:	e0bff715 	stw	r2,-36(fp)
   14264:	e0fff717 	ldw	r3,-36(fp)
   14268:	e0bffa17 	ldw	r2,-24(fp)
   1426c:	18bff016 	blt	r3,r2,14230 <__alt_data_end+0xf0014230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   14270:	e03ff715 	stw	zero,-36(fp)
   14274:	00001406 	br	142c8 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   14278:	e0fffa17 	ldw	r3,-24(fp)
   1427c:	e0bff717 	ldw	r2,-36(fp)
   14280:	1885883a 	add	r2,r3,r2
   14284:	e0fffc17 	ldw	r3,-16(fp)
   14288:	18c00a17 	ldw	r3,40(r3)
   1428c:	e17ffd17 	ldw	r5,-12(fp)
   14290:	e13fff17 	ldw	r4,-4(fp)
   14294:	290b883a 	add	r5,r5,r4
   14298:	e13ff717 	ldw	r4,-36(fp)
   1429c:	2909883a 	add	r4,r5,r4
   142a0:	1907883a 	add	r3,r3,r4
   142a4:	18c00023 	ldbuio	r3,0(r3)
   142a8:	18c03fcc 	andi	r3,r3,255
   142ac:	1809883a 	mov	r4,r3
   142b0:	e0fffb04 	addi	r3,fp,-20
   142b4:	1885883a 	add	r2,r3,r2
   142b8:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   142bc:	e0bff717 	ldw	r2,-36(fp)
   142c0:	10800044 	addi	r2,r2,1
   142c4:	e0bff715 	stw	r2,-36(fp)
   142c8:	e0fff717 	ldw	r3,-36(fp)
   142cc:	e0bff817 	ldw	r2,-32(fp)
   142d0:	18bfe916 	blt	r3,r2,14278 <__alt_data_end+0xf0014278>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   142d4:	e0fffd17 	ldw	r3,-12(fp)
   142d8:	e0bff617 	ldw	r2,-40(fp)
   142dc:	1887883a 	add	r3,r3,r2
   142e0:	e13ffb04 	addi	r4,fp,-20
   142e4:	e0800217 	ldw	r2,8(fp)
   142e8:	200d883a 	mov	r6,r4
   142ec:	180b883a 	mov	r5,r3
   142f0:	e13ffc17 	ldw	r4,-16(fp)
   142f4:	103ee83a 	callr	r2
   142f8:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   142fc:	e0bff517 	ldw	r2,-44(fp)
}
   14300:	e037883a 	mov	sp,fp
   14304:	dfc00117 	ldw	ra,4(sp)
   14308:	df000017 	ldw	fp,0(sp)
   1430c:	dec00204 	addi	sp,sp,8
   14310:	f800283a 	ret

00014314 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   14314:	defffd04 	addi	sp,sp,-12
   14318:	df000215 	stw	fp,8(sp)
   1431c:	df000204 	addi	fp,sp,8
   14320:	e13ffe15 	stw	r4,-8(fp)
   14324:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   14328:	e0bffe17 	ldw	r2,-8(fp)
   1432c:	10c00a17 	ldw	r3,40(r2)
   14330:	e0bfff17 	ldw	r2,-4(fp)
   14334:	1885883a 	add	r2,r3,r2
   14338:	10800023 	ldbuio	r2,0(r2)
   1433c:	10803fcc 	andi	r2,r2,255
}
   14340:	e037883a 	mov	sp,fp
   14344:	df000017 	ldw	fp,0(sp)
   14348:	dec00104 	addi	sp,sp,4
   1434c:	f800283a 	ret

00014350 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   14350:	defffd04 	addi	sp,sp,-12
   14354:	df000215 	stw	fp,8(sp)
   14358:	df000204 	addi	fp,sp,8
   1435c:	e13ffe15 	stw	r4,-8(fp)
   14360:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   14364:	e0bffe17 	ldw	r2,-8(fp)
   14368:	10c00a17 	ldw	r3,40(r2)
   1436c:	e0bfff17 	ldw	r2,-4(fp)
   14370:	1085883a 	add	r2,r2,r2
   14374:	1885883a 	add	r2,r3,r2
   14378:	1080002b 	ldhuio	r2,0(r2)
   1437c:	10bfffcc 	andi	r2,r2,65535
}
   14380:	e037883a 	mov	sp,fp
   14384:	df000017 	ldw	fp,0(sp)
   14388:	dec00104 	addi	sp,sp,4
   1438c:	f800283a 	ret

00014390 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   14390:	defffd04 	addi	sp,sp,-12
   14394:	df000215 	stw	fp,8(sp)
   14398:	df000204 	addi	fp,sp,8
   1439c:	e13ffe15 	stw	r4,-8(fp)
   143a0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   143a4:	e0bffe17 	ldw	r2,-8(fp)
   143a8:	10c00a17 	ldw	r3,40(r2)
   143ac:	e0bfff17 	ldw	r2,-4(fp)
   143b0:	1085883a 	add	r2,r2,r2
   143b4:	1085883a 	add	r2,r2,r2
   143b8:	1885883a 	add	r2,r3,r2
   143bc:	10800037 	ldwio	r2,0(r2)
}
   143c0:	e037883a 	mov	sp,fp
   143c4:	df000017 	ldw	fp,0(sp)
   143c8:	dec00104 	addi	sp,sp,4
   143cc:	f800283a 	ret

000143d0 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   143d0:	defffc04 	addi	sp,sp,-16
   143d4:	df000315 	stw	fp,12(sp)
   143d8:	df000304 	addi	fp,sp,12
   143dc:	e13ffd15 	stw	r4,-12(fp)
   143e0:	e17ffe15 	stw	r5,-8(fp)
   143e4:	3005883a 	mov	r2,r6
   143e8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   143ec:	e0bffe17 	ldw	r2,-8(fp)
   143f0:	e0fffd17 	ldw	r3,-12(fp)
   143f4:	1885883a 	add	r2,r3,r2
   143f8:	e0ffff03 	ldbu	r3,-4(fp)
   143fc:	10c00025 	stbio	r3,0(r2)
  return;
   14400:	0001883a 	nop
}
   14404:	e037883a 	mov	sp,fp
   14408:	df000017 	ldw	fp,0(sp)
   1440c:	dec00104 	addi	sp,sp,4
   14410:	f800283a 	ret

00014414 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14414:	defffc04 	addi	sp,sp,-16
   14418:	df000315 	stw	fp,12(sp)
   1441c:	df000304 	addi	fp,sp,12
   14420:	e13ffd15 	stw	r4,-12(fp)
   14424:	e17ffe15 	stw	r5,-8(fp)
   14428:	3005883a 	mov	r2,r6
   1442c:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   14430:	e0bffe17 	ldw	r2,-8(fp)
   14434:	1080004c 	andi	r2,r2,1
   14438:	10000826 	beq	r2,zero,1445c <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   1443c:	e0bffe17 	ldw	r2,-8(fp)
   14440:	1085883a 	add	r2,r2,r2
   14444:	1007883a 	mov	r3,r2
   14448:	e0bffd17 	ldw	r2,-12(fp)
   1444c:	10c5883a 	add	r2,r2,r3
   14450:	e0ffff03 	ldbu	r3,-4(fp)
   14454:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   14458:	00000806 	br	1447c <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   1445c:	e0bffe17 	ldw	r2,-8(fp)
   14460:	1085883a 	add	r2,r2,r2
   14464:	10800044 	addi	r2,r2,1
   14468:	e0fffd17 	ldw	r3,-12(fp)
   1446c:	1885883a 	add	r2,r3,r2
   14470:	e0ffff03 	ldbu	r3,-4(fp)
   14474:	10c00025 	stbio	r3,0(r2)
  }
  return;
   14478:	0001883a 	nop
}
   1447c:	e037883a 	mov	sp,fp
   14480:	df000017 	ldw	fp,0(sp)
   14484:	dec00104 	addi	sp,sp,4
   14488:	f800283a 	ret

0001448c <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1448c:	defffc04 	addi	sp,sp,-16
   14490:	df000315 	stw	fp,12(sp)
   14494:	df000304 	addi	fp,sp,12
   14498:	e13ffd15 	stw	r4,-12(fp)
   1449c:	e17ffe15 	stw	r5,-8(fp)
   144a0:	3005883a 	mov	r2,r6
   144a4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   144a8:	e0bffe17 	ldw	r2,-8(fp)
   144ac:	1085883a 	add	r2,r2,r2
   144b0:	1085883a 	add	r2,r2,r2
   144b4:	1007883a 	mov	r3,r2
   144b8:	e0bffd17 	ldw	r2,-12(fp)
   144bc:	10c5883a 	add	r2,r2,r3
   144c0:	e0ffff03 	ldbu	r3,-4(fp)
   144c4:	10c00025 	stbio	r3,0(r2)
  return;
   144c8:	0001883a 	nop
}
   144cc:	e037883a 	mov	sp,fp
   144d0:	df000017 	ldw	fp,0(sp)
   144d4:	dec00104 	addi	sp,sp,4
   144d8:	f800283a 	ret

000144dc <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   144dc:	defffc04 	addi	sp,sp,-16
   144e0:	df000315 	stw	fp,12(sp)
   144e4:	df000304 	addi	fp,sp,12
   144e8:	e13ffd15 	stw	r4,-12(fp)
   144ec:	e17ffe15 	stw	r5,-8(fp)
   144f0:	3005883a 	mov	r2,r6
   144f4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   144f8:	e0bffe17 	ldw	r2,-8(fp)
   144fc:	1085883a 	add	r2,r2,r2
   14500:	1007883a 	mov	r3,r2
   14504:	e0bffd17 	ldw	r2,-12(fp)
   14508:	10c5883a 	add	r2,r2,r3
   1450c:	e0ffff03 	ldbu	r3,-4(fp)
   14510:	10c0002d 	sthio	r3,0(r2)
  return;
   14514:	0001883a 	nop
}
   14518:	e037883a 	mov	sp,fp
   1451c:	df000017 	ldw	fp,0(sp)
   14520:	dec00104 	addi	sp,sp,4
   14524:	f800283a 	ret

00014528 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14528:	defffc04 	addi	sp,sp,-16
   1452c:	df000315 	stw	fp,12(sp)
   14530:	df000304 	addi	fp,sp,12
   14534:	e13ffd15 	stw	r4,-12(fp)
   14538:	e17ffe15 	stw	r5,-8(fp)
   1453c:	3005883a 	mov	r2,r6
   14540:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   14544:	e0bffe17 	ldw	r2,-8(fp)
   14548:	1085883a 	add	r2,r2,r2
   1454c:	1085883a 	add	r2,r2,r2
   14550:	1007883a 	mov	r3,r2
   14554:	e0bffd17 	ldw	r2,-12(fp)
   14558:	10c5883a 	add	r2,r2,r3
   1455c:	e0ffff03 	ldbu	r3,-4(fp)
   14560:	10c0002d 	sthio	r3,0(r2)
  return;
   14564:	0001883a 	nop
}
   14568:	e037883a 	mov	sp,fp
   1456c:	df000017 	ldw	fp,0(sp)
   14570:	dec00104 	addi	sp,sp,4
   14574:	f800283a 	ret

00014578 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14578:	defffc04 	addi	sp,sp,-16
   1457c:	df000315 	stw	fp,12(sp)
   14580:	df000304 	addi	fp,sp,12
   14584:	e13ffd15 	stw	r4,-12(fp)
   14588:	e17ffe15 	stw	r5,-8(fp)
   1458c:	3005883a 	mov	r2,r6
   14590:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   14594:	e0bffe17 	ldw	r2,-8(fp)
   14598:	1085883a 	add	r2,r2,r2
   1459c:	1085883a 	add	r2,r2,r2
   145a0:	1007883a 	mov	r3,r2
   145a4:	e0bffd17 	ldw	r2,-12(fp)
   145a8:	10c5883a 	add	r2,r2,r3
   145ac:	e0ffff03 	ldbu	r3,-4(fp)
   145b0:	10c00035 	stwio	r3,0(r2)
  return;
   145b4:	0001883a 	nop
}
   145b8:	e037883a 	mov	sp,fp
   145bc:	df000017 	ldw	fp,0(sp)
   145c0:	dec00104 	addi	sp,sp,4
   145c4:	f800283a 	ret

000145c8 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   145c8:	defffd04 	addi	sp,sp,-12
   145cc:	df000215 	stw	fp,8(sp)
   145d0:	df000204 	addi	fp,sp,8
   145d4:	e13ffe15 	stw	r4,-8(fp)
   145d8:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   145dc:	e0bfff17 	ldw	r2,-4(fp)
   145e0:	10c03fcc 	andi	r3,r2,255
   145e4:	e0bffe17 	ldw	r2,-8(fp)
   145e8:	10c00025 	stbio	r3,0(r2)
  return;
   145ec:	0001883a 	nop
}
   145f0:	e037883a 	mov	sp,fp
   145f4:	df000017 	ldw	fp,0(sp)
   145f8:	dec00104 	addi	sp,sp,4
   145fc:	f800283a 	ret

00014600 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14600:	defffd04 	addi	sp,sp,-12
   14604:	df000215 	stw	fp,8(sp)
   14608:	df000204 	addi	fp,sp,8
   1460c:	e13ffe15 	stw	r4,-8(fp)
   14610:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   14614:	e0bfff17 	ldw	r2,-4(fp)
   14618:	10ffffcc 	andi	r3,r2,65535
   1461c:	e0bffe17 	ldw	r2,-8(fp)
   14620:	10c0002d 	sthio	r3,0(r2)
  return;
   14624:	0001883a 	nop
}
   14628:	e037883a 	mov	sp,fp
   1462c:	df000017 	ldw	fp,0(sp)
   14630:	dec00104 	addi	sp,sp,4
   14634:	f800283a 	ret

00014638 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   14638:	defffd04 	addi	sp,sp,-12
   1463c:	df000215 	stw	fp,8(sp)
   14640:	df000204 	addi	fp,sp,8
   14644:	e13ffe15 	stw	r4,-8(fp)
   14648:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   1464c:	e0ffff17 	ldw	r3,-4(fp)
   14650:	e0bffe17 	ldw	r2,-8(fp)
   14654:	10c00035 	stwio	r3,0(r2)
  return;
   14658:	0001883a 	nop
}
   1465c:	e037883a 	mov	sp,fp
   14660:	df000017 	ldw	fp,0(sp)
   14664:	dec00104 	addi	sp,sp,4
   14668:	f800283a 	ret

0001466c <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   1466c:	defffd04 	addi	sp,sp,-12
   14670:	df000215 	stw	fp,8(sp)
   14674:	df000204 	addi	fp,sp,8
   14678:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1467c:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   14680:	e0bfff17 	ldw	r2,-4(fp)
   14684:	10802f17 	ldw	r2,188(r2)
   14688:	10c000a0 	cmpeqi	r3,r2,2
   1468c:	1800231e 	bne	r3,zero,1471c <alt_set_flash_width_func+0xb0>
   14690:	10c00120 	cmpeqi	r3,r2,4
   14694:	1800371e 	bne	r3,zero,14774 <alt_set_flash_width_func+0x108>
   14698:	10800060 	cmpeqi	r2,r2,1
   1469c:	10003e26 	beq	r2,zero,14798 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   146a0:	e0ffff17 	ldw	r3,-4(fp)
   146a4:	00800074 	movhi	r2,1
   146a8:	10917204 	addi	r2,r2,17864
   146ac:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   146b0:	e0bfff17 	ldw	r2,-4(fp)
   146b4:	10803017 	ldw	r2,192(r2)
   146b8:	10800058 	cmpnei	r2,r2,1
   146bc:	1000051e 	bne	r2,zero,146d4 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   146c0:	e0ffff17 	ldw	r3,-4(fp)
   146c4:	00800074 	movhi	r2,1
   146c8:	1090f404 	addi	r2,r2,17360
   146cc:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   146d0:	00003406 	br	147a4 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   146d4:	e0bfff17 	ldw	r2,-4(fp)
   146d8:	10803017 	ldw	r2,192(r2)
   146dc:	10800098 	cmpnei	r2,r2,2
   146e0:	1000051e 	bne	r2,zero,146f8 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   146e4:	e0ffff17 	ldw	r3,-4(fp)
   146e8:	00800074 	movhi	r2,1
   146ec:	10910504 	addi	r2,r2,17428
   146f0:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   146f4:	00002b06 	br	147a4 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   146f8:	e0bfff17 	ldw	r2,-4(fp)
   146fc:	10803017 	ldw	r2,192(r2)
   14700:	10800118 	cmpnei	r2,r2,4
   14704:	1000271e 	bne	r2,zero,147a4 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14708:	e0ffff17 	ldw	r3,-4(fp)
   1470c:	00800074 	movhi	r2,1
   14710:	10912304 	addi	r2,r2,17548
   14714:	18803415 	stw	r2,208(r3)
      }
      break;
   14718:	00002206 	br	147a4 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   1471c:	e0ffff17 	ldw	r3,-4(fp)
   14720:	00800074 	movhi	r2,1
   14724:	10918004 	addi	r2,r2,17920
   14728:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   1472c:	e0bfff17 	ldw	r2,-4(fp)
   14730:	10803017 	ldw	r2,192(r2)
   14734:	10800098 	cmpnei	r2,r2,2
   14738:	1000051e 	bne	r2,zero,14750 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   1473c:	e0ffff17 	ldw	r3,-4(fp)
   14740:	00800074 	movhi	r2,1
   14744:	10913704 	addi	r2,r2,17628
   14748:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   1474c:	00001706 	br	147ac <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   14750:	e0bfff17 	ldw	r2,-4(fp)
   14754:	10803017 	ldw	r2,192(r2)
   14758:	10800118 	cmpnei	r2,r2,4
   1475c:	1000131e 	bne	r2,zero,147ac <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   14760:	e0ffff17 	ldw	r3,-4(fp)
   14764:	00800074 	movhi	r2,1
   14768:	10914a04 	addi	r2,r2,17704
   1476c:	18803415 	stw	r2,208(r3)
      }

      break;
   14770:	00000e06 	br	147ac <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   14774:	e0ffff17 	ldw	r3,-4(fp)
   14778:	00800074 	movhi	r2,1
   1477c:	10918e04 	addi	r2,r2,17976
   14780:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   14784:	e0ffff17 	ldw	r3,-4(fp)
   14788:	00800074 	movhi	r2,1
   1478c:	10915e04 	addi	r2,r2,17784
   14790:	18803415 	stw	r2,208(r3)
      break;
   14794:	00000606 	br	147b0 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14798:	00bffcc4 	movi	r2,-13
   1479c:	e0bffe15 	stw	r2,-8(fp)
   147a0:	00000306 	br	147b0 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   147a4:	0001883a 	nop
   147a8:	00000106 	br	147b0 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   147ac:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   147b0:	e0bffe17 	ldw	r2,-8(fp)
   147b4:	1000191e 	bne	r2,zero,1481c <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   147b8:	e0bfff17 	ldw	r2,-4(fp)
   147bc:	10803017 	ldw	r2,192(r2)
   147c0:	10c000a0 	cmpeqi	r3,r2,2
   147c4:	1800091e 	bne	r3,zero,147ec <alt_set_flash_width_func+0x180>
   147c8:	10c00120 	cmpeqi	r3,r2,4
   147cc:	18000c1e 	bne	r3,zero,14800 <alt_set_flash_width_func+0x194>
   147d0:	10800060 	cmpeqi	r2,r2,1
   147d4:	10000f26 	beq	r2,zero,14814 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   147d8:	e0ffff17 	ldw	r3,-4(fp)
   147dc:	00800074 	movhi	r2,1
   147e0:	1090c504 	addi	r2,r2,17172
   147e4:	18803515 	stw	r2,212(r3)
        break;
   147e8:	00000c06 	br	1481c <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   147ec:	e0ffff17 	ldw	r3,-4(fp)
   147f0:	00800074 	movhi	r2,1
   147f4:	1090d404 	addi	r2,r2,17232
   147f8:	18803515 	stw	r2,212(r3)
        break;
   147fc:	00000706 	br	1481c <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14800:	e0ffff17 	ldw	r3,-4(fp)
   14804:	00800074 	movhi	r2,1
   14808:	1090e404 	addi	r2,r2,17296
   1480c:	18803515 	stw	r2,212(r3)
        break;
   14810:	00000206 	br	1481c <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   14814:	00bffcc4 	movi	r2,-13
   14818:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   1481c:	e0bffe17 	ldw	r2,-8(fp)
}
   14820:	e037883a 	mov	sp,fp
   14824:	df000017 	ldw	fp,0(sp)
   14828:	dec00104 	addi	sp,sp,4
   1482c:	f800283a 	ret

00014830 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   14830:	defffd04 	addi	sp,sp,-12
   14834:	df000215 	stw	fp,8(sp)
   14838:	df000204 	addi	fp,sp,8
   1483c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14840:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   14844:	e0bfff17 	ldw	r2,-4(fp)
   14848:	10802e17 	ldw	r2,184(r2)
   1484c:	10c000a0 	cmpeqi	r3,r2,2
   14850:	1800051e 	bne	r3,zero,14868 <alt_set_flash_algorithm_func+0x38>
   14854:	10c000e0 	cmpeqi	r3,r2,3
   14858:	18000c1e 	bne	r3,zero,1488c <alt_set_flash_algorithm_func+0x5c>
   1485c:	10800060 	cmpeqi	r2,r2,1
   14860:	10000a1e 	bne	r2,zero,1488c <alt_set_flash_algorithm_func+0x5c>
   14864:	00001206 	br	148b0 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   14868:	e0ffff17 	ldw	r3,-4(fp)
   1486c:	008000b4 	movhi	r2,2
   14870:	10a74804 	addi	r2,r2,-25312
   14874:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   14878:	e0ffff17 	ldw	r3,-4(fp)
   1487c:	008000b4 	movhi	r2,2
   14880:	10a72e04 	addi	r2,r2,-25416
   14884:	18800915 	stw	r2,36(r3)
      break;
   14888:	00000b06 	br	148b8 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   1488c:	e0ffff17 	ldw	r3,-4(fp)
   14890:	008000b4 	movhi	r2,2
   14894:	10a86604 	addi	r2,r2,-24168
   14898:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   1489c:	e0ffff17 	ldw	r3,-4(fp)
   148a0:	008000b4 	movhi	r2,2
   148a4:	10a84604 	addi	r2,r2,-24296
   148a8:	18800915 	stw	r2,36(r3)
      break;
   148ac:	00000206 	br	148b8 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   148b0:	00bffec4 	movi	r2,-5
   148b4:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   148b8:	e0bffe17 	ldw	r2,-8(fp)
}
   148bc:	e037883a 	mov	sp,fp
   148c0:	df000017 	ldw	fp,0(sp)
   148c4:	dec00104 	addi	sp,sp,4
   148c8:	f800283a 	ret

000148cc <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   148cc:	defffb04 	addi	sp,sp,-20
   148d0:	dfc00415 	stw	ra,16(sp)
   148d4:	df000315 	stw	fp,12(sp)
   148d8:	df000304 	addi	fp,sp,12
   148dc:	e13ffe15 	stw	r4,-8(fp)
   148e0:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   148e4:	e0bffe17 	ldw	r2,-8(fp)
   148e8:	10803517 	ldw	r2,212(r2)
   148ec:	e17fff17 	ldw	r5,-4(fp)
   148f0:	e13ffe17 	ldw	r4,-8(fp)
   148f4:	103ee83a 	callr	r2
   148f8:	10803fcc 	andi	r2,r2,255
   148fc:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14900:	e0bffe17 	ldw	r2,-8(fp)
   14904:	10803517 	ldw	r2,212(r2)
   14908:	e0ffff17 	ldw	r3,-4(fp)
   1490c:	18c00044 	addi	r3,r3,1
   14910:	180b883a 	mov	r5,r3
   14914:	e13ffe17 	ldw	r4,-8(fp)
   14918:	103ee83a 	callr	r2
   1491c:	10803fcc 	andi	r2,r2,255
   14920:	1004923a 	slli	r2,r2,8
   14924:	1007883a 	mov	r3,r2
   14928:	e0bffd0b 	ldhu	r2,-12(fp)
   1492c:	1884b03a 	or	r2,r3,r2
   14930:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   14934:	e0bffd0b 	ldhu	r2,-12(fp)
}
   14938:	e037883a 	mov	sp,fp
   1493c:	dfc00117 	ldw	ra,4(sp)
   14940:	df000017 	ldw	fp,0(sp)
   14944:	dec00204 	addi	sp,sp,8
   14948:	f800283a 	ret

0001494c <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   1494c:	defff304 	addi	sp,sp,-52
   14950:	dfc00c15 	stw	ra,48(sp)
   14954:	df000b15 	stw	fp,44(sp)
   14958:	df000b04 	addi	fp,sp,44
   1495c:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   14960:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   14964:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   14968:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   1496c:	e13fff17 	ldw	r4,-4(fp)
   14970:	00156840 	call	15684 <alt_check_primary_table>
   14974:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   14978:	e0bff717 	ldw	r2,-36(fp)
   1497c:	10015f1e 	bne	r2,zero,14efc <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   14980:	e0bfff17 	ldw	r2,-4(fp)
   14984:	10803517 	ldw	r2,212(r2)
   14988:	014004c4 	movi	r5,19
   1498c:	e13fff17 	ldw	r4,-4(fp)
   14990:	103ee83a 	callr	r2
   14994:	10c03fcc 	andi	r3,r2,255
   14998:	e0bfff17 	ldw	r2,-4(fp)
   1499c:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   149a0:	e0bfff17 	ldw	r2,-4(fp)
   149a4:	10803517 	ldw	r2,212(r2)
   149a8:	014007c4 	movi	r5,31
   149ac:	e13fff17 	ldw	r4,-4(fp)
   149b0:	103ee83a 	callr	r2
   149b4:	10803fcc 	andi	r2,r2,255
   149b8:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   149bc:	e0bfff17 	ldw	r2,-4(fp)
   149c0:	10803517 	ldw	r2,212(r2)
   149c4:	014008c4 	movi	r5,35
   149c8:	e13fff17 	ldw	r4,-4(fp)
   149cc:	103ee83a 	callr	r2
   149d0:	10803fcc 	andi	r2,r2,255
   149d4:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   149d8:	e0bffa17 	ldw	r2,-24(fp)
   149dc:	10000226 	beq	r2,zero,149e8 <alt_read_cfi_table+0x9c>
   149e0:	e0bffb17 	ldw	r2,-20(fp)
   149e4:	1000041e 	bne	r2,zero,149f8 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   149e8:	e0bfff17 	ldw	r2,-4(fp)
   149ec:	00c0fa04 	movi	r3,1000
   149f0:	10c03115 	stw	r3,196(r2)
   149f4:	00000706 	br	14a14 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   149f8:	00c00044 	movi	r3,1
   149fc:	e0bffa17 	ldw	r2,-24(fp)
   14a00:	1886983a 	sll	r3,r3,r2
   14a04:	e0bffb17 	ldw	r2,-20(fp)
   14a08:	1886983a 	sll	r3,r3,r2
   14a0c:	e0bfff17 	ldw	r2,-4(fp)
   14a10:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   14a14:	e0bfff17 	ldw	r2,-4(fp)
   14a18:	10803517 	ldw	r2,212(r2)
   14a1c:	01400844 	movi	r5,33
   14a20:	e13fff17 	ldw	r4,-4(fp)
   14a24:	103ee83a 	callr	r2
   14a28:	10803fcc 	andi	r2,r2,255
   14a2c:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   14a30:	e0bfff17 	ldw	r2,-4(fp)
   14a34:	10803517 	ldw	r2,212(r2)
   14a38:	01400944 	movi	r5,37
   14a3c:	e13fff17 	ldw	r4,-4(fp)
   14a40:	103ee83a 	callr	r2
   14a44:	10803fcc 	andi	r2,r2,255
   14a48:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14a4c:	e0bffa17 	ldw	r2,-24(fp)
   14a50:	10000226 	beq	r2,zero,14a5c <alt_read_cfi_table+0x110>
   14a54:	e0bffb17 	ldw	r2,-20(fp)
   14a58:	1000051e 	bne	r2,zero,14a70 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   14a5c:	e0ffff17 	ldw	r3,-4(fp)
   14a60:	00804c74 	movhi	r2,305
   14a64:	108b4004 	addi	r2,r2,11520
   14a68:	18803215 	stw	r2,200(r3)
   14a6c:	00000806 	br	14a90 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   14a70:	00c00044 	movi	r3,1
   14a74:	e0bffa17 	ldw	r2,-24(fp)
   14a78:	1886983a 	sll	r3,r3,r2
   14a7c:	e0bffb17 	ldw	r2,-20(fp)
   14a80:	1884983a 	sll	r2,r3,r2
   14a84:	10c0fa24 	muli	r3,r2,1000
   14a88:	e0bfff17 	ldw	r2,-4(fp)
   14a8c:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   14a90:	e0bfff17 	ldw	r2,-4(fp)
   14a94:	10803517 	ldw	r2,212(r2)
   14a98:	014009c4 	movi	r5,39
   14a9c:	e13fff17 	ldw	r4,-4(fp)
   14aa0:	103ee83a 	callr	r2
   14aa4:	10803fcc 	andi	r2,r2,255
   14aa8:	00c00044 	movi	r3,1
   14aac:	1884983a 	sll	r2,r3,r2
   14ab0:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   14ab4:	e0bfff17 	ldw	r2,-4(fp)
   14ab8:	10803517 	ldw	r2,212(r2)
   14abc:	01400b04 	movi	r5,44
   14ac0:	e13fff17 	ldw	r4,-4(fp)
   14ac4:	103ee83a 	callr	r2
   14ac8:	10c03fcc 	andi	r3,r2,255
   14acc:	e0bfff17 	ldw	r2,-4(fp)
   14ad0:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14ad4:	e0bfff17 	ldw	r2,-4(fp)
   14ad8:	10800c17 	ldw	r2,48(r2)
   14adc:	10800250 	cmplti	r2,r2,9
   14ae0:	1000031e 	bne	r2,zero,14af0 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   14ae4:	00bffd04 	movi	r2,-12
   14ae8:	e0bff715 	stw	r2,-36(fp)
   14aec:	00006006 	br	14c70 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14af0:	e03ff515 	stw	zero,-44(fp)
   14af4:	00005506 	br	14c4c <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   14af8:	e0bff517 	ldw	r2,-44(fp)
   14afc:	1085883a 	add	r2,r2,r2
   14b00:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   14b04:	10800b44 	addi	r2,r2,45
   14b08:	100b883a 	mov	r5,r2
   14b0c:	e13fff17 	ldw	r4,-4(fp)
   14b10:	00148cc0 	call	148cc <alt_read_16bit_query_entry>
   14b14:	10ffffcc 	andi	r3,r2,65535
   14b18:	e13fff17 	ldw	r4,-4(fp)
   14b1c:	e0bff517 	ldw	r2,-44(fp)
   14b20:	1004913a 	slli	r2,r2,4
   14b24:	2085883a 	add	r2,r4,r2
   14b28:	10800f04 	addi	r2,r2,60
   14b2c:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   14b30:	e0ffff17 	ldw	r3,-4(fp)
   14b34:	e0bff517 	ldw	r2,-44(fp)
   14b38:	1004913a 	slli	r2,r2,4
   14b3c:	1885883a 	add	r2,r3,r2
   14b40:	10800f04 	addi	r2,r2,60
   14b44:	10800017 	ldw	r2,0(r2)
   14b48:	10c00044 	addi	r3,r2,1
   14b4c:	e13fff17 	ldw	r4,-4(fp)
   14b50:	e0bff517 	ldw	r2,-44(fp)
   14b54:	1004913a 	slli	r2,r2,4
   14b58:	2085883a 	add	r2,r4,r2
   14b5c:	10800f04 	addi	r2,r2,60
   14b60:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   14b64:	e0bff517 	ldw	r2,-44(fp)
   14b68:	1085883a 	add	r2,r2,r2
   14b6c:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   14b70:	10800bc4 	addi	r2,r2,47
   14b74:	100b883a 	mov	r5,r2
   14b78:	e13fff17 	ldw	r4,-4(fp)
   14b7c:	00148cc0 	call	148cc <alt_read_16bit_query_entry>
   14b80:	10ffffcc 	andi	r3,r2,65535
   14b84:	e13fff17 	ldw	r4,-4(fp)
   14b88:	e0bff517 	ldw	r2,-44(fp)
   14b8c:	10800104 	addi	r2,r2,4
   14b90:	1004913a 	slli	r2,r2,4
   14b94:	2085883a 	add	r2,r4,r2
   14b98:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   14b9c:	e0ffff17 	ldw	r3,-4(fp)
   14ba0:	e0bff517 	ldw	r2,-44(fp)
   14ba4:	10800104 	addi	r2,r2,4
   14ba8:	1004913a 	slli	r2,r2,4
   14bac:	1885883a 	add	r2,r3,r2
   14bb0:	10800017 	ldw	r2,0(r2)
   14bb4:	1006923a 	slli	r3,r2,8
   14bb8:	e13fff17 	ldw	r4,-4(fp)
   14bbc:	e0bff517 	ldw	r2,-44(fp)
   14bc0:	10800104 	addi	r2,r2,4
   14bc4:	1004913a 	slli	r2,r2,4
   14bc8:	2085883a 	add	r2,r4,r2
   14bcc:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   14bd0:	e0ffff17 	ldw	r3,-4(fp)
   14bd4:	e0bff517 	ldw	r2,-44(fp)
   14bd8:	1004913a 	slli	r2,r2,4
   14bdc:	1885883a 	add	r2,r3,r2
   14be0:	10800f04 	addi	r2,r2,60
   14be4:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   14be8:	e13fff17 	ldw	r4,-4(fp)
   14bec:	e0bff517 	ldw	r2,-44(fp)
   14bf0:	10800104 	addi	r2,r2,4
   14bf4:	1004913a 	slli	r2,r2,4
   14bf8:	2085883a 	add	r2,r4,r2
   14bfc:	10800017 	ldw	r2,0(r2)
   14c00:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   14c04:	e13fff17 	ldw	r4,-4(fp)
   14c08:	e0bff517 	ldw	r2,-44(fp)
   14c0c:	1004913a 	slli	r2,r2,4
   14c10:	2085883a 	add	r2,r4,r2
   14c14:	10800e04 	addi	r2,r2,56
   14c18:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   14c1c:	e0ffff17 	ldw	r3,-4(fp)
   14c20:	e0bff517 	ldw	r2,-44(fp)
   14c24:	1004913a 	slli	r2,r2,4
   14c28:	1885883a 	add	r2,r3,r2
   14c2c:	10800e04 	addi	r2,r2,56
   14c30:	10800017 	ldw	r2,0(r2)
   14c34:	e0fff817 	ldw	r3,-32(fp)
   14c38:	1885883a 	add	r2,r3,r2
   14c3c:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14c40:	e0bff517 	ldw	r2,-44(fp)
   14c44:	10800044 	addi	r2,r2,1
   14c48:	e0bff515 	stw	r2,-44(fp)
   14c4c:	e0bfff17 	ldw	r2,-4(fp)
   14c50:	10800c17 	ldw	r2,48(r2)
   14c54:	e0fff517 	ldw	r3,-44(fp)
   14c58:	18bfa716 	blt	r3,r2,14af8 <__alt_data_end+0xf0014af8>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   14c5c:	e0fff817 	ldw	r3,-32(fp)
   14c60:	e0bffc17 	ldw	r2,-16(fp)
   14c64:	18800226 	beq	r3,r2,14c70 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   14c68:	00bffb44 	movi	r2,-19
   14c6c:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   14c70:	e0bfff17 	ldw	r2,-4(fp)
   14c74:	10803517 	ldw	r2,212(r2)
   14c78:	e0ffff17 	ldw	r3,-4(fp)
   14c7c:	18c03317 	ldw	r3,204(r3)
   14c80:	18c003c4 	addi	r3,r3,15
   14c84:	180b883a 	mov	r5,r3
   14c88:	e13fff17 	ldw	r4,-4(fp)
   14c8c:	103ee83a 	callr	r2
   14c90:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   14c94:	e0bfff17 	ldw	r2,-4(fp)
   14c98:	10802e17 	ldw	r2,184(r2)
   14c9c:	10800098 	cmpnei	r2,r2,2
   14ca0:	1000601e 	bne	r2,zero,14e24 <alt_read_cfi_table+0x4d8>
   14ca4:	e0bffd03 	ldbu	r2,-12(fp)
   14ca8:	108000d8 	cmpnei	r2,r2,3
   14cac:	10005d1e 	bne	r2,zero,14e24 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14cb0:	e0bfff17 	ldw	r2,-4(fp)
   14cb4:	10800c17 	ldw	r2,48(r2)
   14cb8:	10bfffc4 	addi	r2,r2,-1
   14cbc:	e0bff515 	stw	r2,-44(fp)
   14cc0:	e03ff615 	stw	zero,-40(fp)
   14cc4:	00005406 	br	14e18 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   14cc8:	e0ffff17 	ldw	r3,-4(fp)
   14ccc:	e0bff517 	ldw	r2,-44(fp)
   14cd0:	1004913a 	slli	r2,r2,4
   14cd4:	1885883a 	add	r2,r3,r2
   14cd8:	10800e04 	addi	r2,r2,56
   14cdc:	10800017 	ldw	r2,0(r2)
   14ce0:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   14ce4:	e0ffff17 	ldw	r3,-4(fp)
   14ce8:	e0bff617 	ldw	r2,-40(fp)
   14cec:	1004913a 	slli	r2,r2,4
   14cf0:	1885883a 	add	r2,r3,r2
   14cf4:	10800e04 	addi	r2,r2,56
   14cf8:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   14cfc:	e13fff17 	ldw	r4,-4(fp)
   14d00:	e0bff517 	ldw	r2,-44(fp)
   14d04:	1004913a 	slli	r2,r2,4
   14d08:	2085883a 	add	r2,r4,r2
   14d0c:	10800e04 	addi	r2,r2,56
   14d10:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   14d14:	e0ffff17 	ldw	r3,-4(fp)
   14d18:	e0bff617 	ldw	r2,-40(fp)
   14d1c:	1004913a 	slli	r2,r2,4
   14d20:	1885883a 	add	r2,r3,r2
   14d24:	10800e04 	addi	r2,r2,56
   14d28:	e0fffe17 	ldw	r3,-8(fp)
   14d2c:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   14d30:	e0ffff17 	ldw	r3,-4(fp)
   14d34:	e0bff517 	ldw	r2,-44(fp)
   14d38:	10800104 	addi	r2,r2,4
   14d3c:	1004913a 	slli	r2,r2,4
   14d40:	1885883a 	add	r2,r3,r2
   14d44:	10800017 	ldw	r2,0(r2)
   14d48:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   14d4c:	e0ffff17 	ldw	r3,-4(fp)
   14d50:	e0bff617 	ldw	r2,-40(fp)
   14d54:	10800104 	addi	r2,r2,4
   14d58:	1004913a 	slli	r2,r2,4
   14d5c:	1885883a 	add	r2,r3,r2
   14d60:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   14d64:	e13fff17 	ldw	r4,-4(fp)
   14d68:	e0bff517 	ldw	r2,-44(fp)
   14d6c:	10800104 	addi	r2,r2,4
   14d70:	1004913a 	slli	r2,r2,4
   14d74:	2085883a 	add	r2,r4,r2
   14d78:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   14d7c:	e0ffff17 	ldw	r3,-4(fp)
   14d80:	e0bff617 	ldw	r2,-40(fp)
   14d84:	10800104 	addi	r2,r2,4
   14d88:	1004913a 	slli	r2,r2,4
   14d8c:	1885883a 	add	r2,r3,r2
   14d90:	e0fffe17 	ldw	r3,-8(fp)
   14d94:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   14d98:	e0ffff17 	ldw	r3,-4(fp)
   14d9c:	e0bff517 	ldw	r2,-44(fp)
   14da0:	1004913a 	slli	r2,r2,4
   14da4:	1885883a 	add	r2,r3,r2
   14da8:	10800f04 	addi	r2,r2,60
   14dac:	10800017 	ldw	r2,0(r2)
   14db0:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   14db4:	e0ffff17 	ldw	r3,-4(fp)
   14db8:	e0bff617 	ldw	r2,-40(fp)
   14dbc:	1004913a 	slli	r2,r2,4
   14dc0:	1885883a 	add	r2,r3,r2
   14dc4:	10800f04 	addi	r2,r2,60
   14dc8:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   14dcc:	e13fff17 	ldw	r4,-4(fp)
   14dd0:	e0bff517 	ldw	r2,-44(fp)
   14dd4:	1004913a 	slli	r2,r2,4
   14dd8:	2085883a 	add	r2,r4,r2
   14ddc:	10800f04 	addi	r2,r2,60
   14de0:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   14de4:	e0ffff17 	ldw	r3,-4(fp)
   14de8:	e0bff617 	ldw	r2,-40(fp)
   14dec:	1004913a 	slli	r2,r2,4
   14df0:	1885883a 	add	r2,r3,r2
   14df4:	10800f04 	addi	r2,r2,60
   14df8:	e0fffe17 	ldw	r3,-8(fp)
   14dfc:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   14e00:	e0bff517 	ldw	r2,-44(fp)
   14e04:	10bfffc4 	addi	r2,r2,-1
   14e08:	e0bff515 	stw	r2,-44(fp)
   14e0c:	e0bff617 	ldw	r2,-40(fp)
   14e10:	10800044 	addi	r2,r2,1
   14e14:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14e18:	e0bff617 	ldw	r2,-40(fp)
   14e1c:	e0fff517 	ldw	r3,-44(fp)
   14e20:	18bfa90e 	bge	r3,r2,14cc8 <__alt_data_end+0xf0014cc8>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   14e24:	e03ff515 	stw	zero,-44(fp)
   14e28:	00001306 	br	14e78 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   14e2c:	e0ffff17 	ldw	r3,-4(fp)
   14e30:	e0bff517 	ldw	r2,-44(fp)
   14e34:	1004913a 	slli	r2,r2,4
   14e38:	1885883a 	add	r2,r3,r2
   14e3c:	10800d04 	addi	r2,r2,52
   14e40:	e0fff917 	ldw	r3,-28(fp)
   14e44:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   14e48:	e0ffff17 	ldw	r3,-4(fp)
   14e4c:	e0bff517 	ldw	r2,-44(fp)
   14e50:	1004913a 	slli	r2,r2,4
   14e54:	1885883a 	add	r2,r3,r2
   14e58:	10800e04 	addi	r2,r2,56
   14e5c:	10800017 	ldw	r2,0(r2)
   14e60:	e0fff917 	ldw	r3,-28(fp)
   14e64:	1885883a 	add	r2,r3,r2
   14e68:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   14e6c:	e0bff517 	ldw	r2,-44(fp)
   14e70:	10800044 	addi	r2,r2,1
   14e74:	e0bff515 	stw	r2,-44(fp)
   14e78:	e0bfff17 	ldw	r2,-4(fp)
   14e7c:	10800c17 	ldw	r2,48(r2)
   14e80:	e0fff517 	ldw	r3,-44(fp)
   14e84:	18bfe916 	blt	r3,r2,14e2c <__alt_data_end+0xf0014e2c>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   14e88:	e0bfff17 	ldw	r2,-4(fp)
   14e8c:	10802e17 	ldw	r2,184(r2)
   14e90:	10c000a0 	cmpeqi	r3,r2,2
   14e94:	1800051e 	bne	r3,zero,14eac <alt_read_cfi_table+0x560>
   14e98:	10c000e0 	cmpeqi	r3,r2,3
   14e9c:	18000c1e 	bne	r3,zero,14ed0 <alt_read_cfi_table+0x584>
   14ea0:	10800060 	cmpeqi	r2,r2,1
   14ea4:	10000a1e 	bne	r2,zero,14ed0 <alt_read_cfi_table+0x584>
   14ea8:	00001206 	br	14ef4 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14eac:	e0bfff17 	ldw	r2,-4(fp)
   14eb0:	10803417 	ldw	r2,208(r2)
   14eb4:	e0ffff17 	ldw	r3,-4(fp)
   14eb8:	18c00a17 	ldw	r3,40(r3)
   14ebc:	01803c04 	movi	r6,240
   14ec0:	01401544 	movi	r5,85
   14ec4:	1809883a 	mov	r4,r3
   14ec8:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   14ecc:	00000b06 	br	14efc <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14ed0:	e0bfff17 	ldw	r2,-4(fp)
   14ed4:	10803417 	ldw	r2,208(r2)
   14ed8:	e0ffff17 	ldw	r3,-4(fp)
   14edc:	18c00a17 	ldw	r3,40(r3)
   14ee0:	01803fc4 	movi	r6,255
   14ee4:	01401544 	movi	r5,85
   14ee8:	1809883a 	mov	r4,r3
   14eec:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   14ef0:	00000206 	br	14efc <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   14ef4:	00bffec4 	movi	r2,-5
   14ef8:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   14efc:	e0bff717 	ldw	r2,-36(fp)
}
   14f00:	e037883a 	mov	sp,fp
   14f04:	dfc00117 	ldw	ra,4(sp)
   14f08:	df000017 	ldw	fp,0(sp)
   14f0c:	dec00204 	addi	sp,sp,8
   14f10:	f800283a 	ret

00014f14 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   14f14:	defff704 	addi	sp,sp,-36
   14f18:	dfc00815 	stw	ra,32(sp)
   14f1c:	df000715 	stw	fp,28(sp)
   14f20:	df000704 	addi	fp,sp,28
   14f24:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   14f28:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14f2c:	e0bfff17 	ldw	r2,-4(fp)
   14f30:	10800a17 	ldw	r2,40(r2)
   14f34:	01802604 	movi	r6,152
   14f38:	01401544 	movi	r5,85
   14f3c:	1009883a 	mov	r4,r2
   14f40:	00143d00 	call	143d0 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   14f44:	e03ff915 	stw	zero,-28(fp)
   14f48:	00000f06 	br	14f88 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   14f4c:	e0bfff17 	ldw	r2,-4(fp)
   14f50:	10800a17 	ldw	r2,40(r2)
   14f54:	e0fff917 	ldw	r3,-28(fp)
   14f58:	18c00404 	addi	r3,r3,16
   14f5c:	10c5883a 	add	r2,r2,r3
   14f60:	10800023 	ldbuio	r2,0(r2)
   14f64:	10803fcc 	andi	r2,r2,255
   14f68:	1009883a 	mov	r4,r2
   14f6c:	e0fffb84 	addi	r3,fp,-18
   14f70:	e0bff917 	ldw	r2,-28(fp)
   14f74:	1885883a 	add	r2,r3,r2
   14f78:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   14f7c:	e0bff917 	ldw	r2,-28(fp)
   14f80:	10800044 	addi	r2,r2,1
   14f84:	e0bff915 	stw	r2,-28(fp)
   14f88:	e0bff917 	ldw	r2,-28(fp)
   14f8c:	108000d0 	cmplti	r2,r2,3
   14f90:	103fee1e 	bne	r2,zero,14f4c <__alt_data_end+0xf0014f4c>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14f94:	e0bffb83 	ldbu	r2,-18(fp)
   14f98:	10803fcc 	andi	r2,r2,255
   14f9c:	10801458 	cmpnei	r2,r2,81
   14fa0:	10001d1e 	bne	r2,zero,15018 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   14fa4:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14fa8:	10803fcc 	andi	r2,r2,255
   14fac:	10801498 	cmpnei	r2,r2,82
   14fb0:	1000191e 	bne	r2,zero,15018 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   14fb4:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   14fb8:	10803fcc 	andi	r2,r2,255
   14fbc:	10801658 	cmpnei	r2,r2,89
   14fc0:	1000151e 	bne	r2,zero,15018 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   14fc4:	e0bfff17 	ldw	r2,-4(fp)
   14fc8:	00c00044 	movi	r3,1
   14fcc:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   14fd0:	e0bfff17 	ldw	r2,-4(fp)
   14fd4:	00c00044 	movi	r3,1
   14fd8:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   14fdc:	e0bfff17 	ldw	r2,-4(fp)
   14fe0:	10800a17 	ldw	r2,40(r2)
   14fe4:	10800a04 	addi	r2,r2,40
   14fe8:	1080002b 	ldhuio	r2,0(r2)
   14fec:	10bfffcc 	andi	r2,r2,65535
   14ff0:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   14ff4:	e0bffb0b 	ldhu	r2,-20(fp)
   14ff8:	10800044 	addi	r2,r2,1
   14ffc:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   15000:	e0bffb0b 	ldhu	r2,-20(fp)
   15004:	1080004c 	andi	r2,r2,1
   15008:	1001981e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   1500c:	00bffb44 	movi	r2,-19
   15010:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   15014:	00019506 	br	1566c <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15018:	e0bfff17 	ldw	r2,-4(fp)
   1501c:	10800a17 	ldw	r2,40(r2)
   15020:	01802604 	movi	r6,152
   15024:	01401544 	movi	r5,85
   15028:	1009883a 	mov	r4,r2
   1502c:	00144140 	call	14414 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   15030:	e03ff915 	stw	zero,-28(fp)
   15034:	00000f06 	br	15074 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15038:	e0bfff17 	ldw	r2,-4(fp)
   1503c:	10800a17 	ldw	r2,40(r2)
   15040:	e0fff917 	ldw	r3,-28(fp)
   15044:	18c00804 	addi	r3,r3,32
   15048:	10c5883a 	add	r2,r2,r3
   1504c:	10800023 	ldbuio	r2,0(r2)
   15050:	10803fcc 	andi	r2,r2,255
   15054:	1009883a 	mov	r4,r2
   15058:	e0fffb84 	addi	r3,fp,-18
   1505c:	e0bff917 	ldw	r2,-28(fp)
   15060:	1885883a 	add	r2,r3,r2
   15064:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   15068:	e0bff917 	ldw	r2,-28(fp)
   1506c:	10800044 	addi	r2,r2,1
   15070:	e0bff915 	stw	r2,-28(fp)
   15074:	e0bff917 	ldw	r2,-28(fp)
   15078:	10800190 	cmplti	r2,r2,6
   1507c:	103fee1e 	bne	r2,zero,15038 <__alt_data_end+0xf0015038>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   15080:	e0bffb83 	ldbu	r2,-18(fp)
   15084:	10803fcc 	andi	r2,r2,255
   15088:	10801458 	cmpnei	r2,r2,81
   1508c:	1000291e 	bne	r2,zero,15134 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   15090:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   15094:	10803fcc 	andi	r2,r2,255
   15098:	10801458 	cmpnei	r2,r2,81
   1509c:	1000251e 	bne	r2,zero,15134 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   150a0:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   150a4:	10803fcc 	andi	r2,r2,255
   150a8:	10801498 	cmpnei	r2,r2,82
   150ac:	1000211e 	bne	r2,zero,15134 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   150b0:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   150b4:	10803fcc 	andi	r2,r2,255
   150b8:	10801498 	cmpnei	r2,r2,82
   150bc:	10001d1e 	bne	r2,zero,15134 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   150c0:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   150c4:	10803fcc 	andi	r2,r2,255
   150c8:	10801658 	cmpnei	r2,r2,89
   150cc:	1000191e 	bne	r2,zero,15134 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   150d0:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   150d4:	10803fcc 	andi	r2,r2,255
   150d8:	10801658 	cmpnei	r2,r2,89
   150dc:	1000151e 	bne	r2,zero,15134 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   150e0:	e0bfff17 	ldw	r2,-4(fp)
   150e4:	00c00044 	movi	r3,1
   150e8:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   150ec:	e0bfff17 	ldw	r2,-4(fp)
   150f0:	00c00084 	movi	r3,2
   150f4:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   150f8:	e0bfff17 	ldw	r2,-4(fp)
   150fc:	10800a17 	ldw	r2,40(r2)
   15100:	10801404 	addi	r2,r2,80
   15104:	1080002b 	ldhuio	r2,0(r2)
   15108:	10bfffcc 	andi	r2,r2,65535
   1510c:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   15110:	e0bffb0b 	ldhu	r2,-20(fp)
   15114:	10800044 	addi	r2,r2,1
   15118:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   1511c:	e0bffb0b 	ldhu	r2,-20(fp)
   15120:	1080004c 	andi	r2,r2,1
   15124:	1001511e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   15128:	00bffb44 	movi	r2,-19
   1512c:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   15130:	00014e06 	br	1566c <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15134:	e0bfff17 	ldw	r2,-4(fp)
   15138:	10800a17 	ldw	r2,40(r2)
   1513c:	01802604 	movi	r6,152
   15140:	01401544 	movi	r5,85
   15144:	1009883a 	mov	r4,r2
   15148:	00144dc0 	call	144dc <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   1514c:	e03ff915 	stw	zero,-28(fp)
   15150:	00000f06 	br	15190 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15154:	e0bfff17 	ldw	r2,-4(fp)
   15158:	10800a17 	ldw	r2,40(r2)
   1515c:	e0fff917 	ldw	r3,-28(fp)
   15160:	18c00804 	addi	r3,r3,32
   15164:	10c5883a 	add	r2,r2,r3
   15168:	10800023 	ldbuio	r2,0(r2)
   1516c:	10803fcc 	andi	r2,r2,255
   15170:	1009883a 	mov	r4,r2
   15174:	e0fffb84 	addi	r3,fp,-18
   15178:	e0bff917 	ldw	r2,-28(fp)
   1517c:	1885883a 	add	r2,r3,r2
   15180:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   15184:	e0bff917 	ldw	r2,-28(fp)
   15188:	10800044 	addi	r2,r2,1
   1518c:	e0bff915 	stw	r2,-28(fp)
   15190:	e0bff917 	ldw	r2,-28(fp)
   15194:	10800190 	cmplti	r2,r2,6
   15198:	103fee1e 	bne	r2,zero,15154 <__alt_data_end+0xf0015154>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   1519c:	e0bffb83 	ldbu	r2,-18(fp)
   151a0:	10803fcc 	andi	r2,r2,255
   151a4:	10801458 	cmpnei	r2,r2,81
   151a8:	1000261e 	bne	r2,zero,15244 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   151ac:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   151b0:	10803fcc 	andi	r2,r2,255
   151b4:	1000231e 	bne	r2,zero,15244 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   151b8:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   151bc:	10803fcc 	andi	r2,r2,255
   151c0:	10801498 	cmpnei	r2,r2,82
   151c4:	10001f1e 	bne	r2,zero,15244 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   151c8:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   151cc:	10803fcc 	andi	r2,r2,255
   151d0:	10001c1e 	bne	r2,zero,15244 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   151d4:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   151d8:	10803fcc 	andi	r2,r2,255
   151dc:	10801658 	cmpnei	r2,r2,89
   151e0:	1000181e 	bne	r2,zero,15244 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   151e4:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   151e8:	10803fcc 	andi	r2,r2,255
   151ec:	1000151e 	bne	r2,zero,15244 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   151f0:	e0bfff17 	ldw	r2,-4(fp)
   151f4:	00c00084 	movi	r3,2
   151f8:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   151fc:	e0bfff17 	ldw	r2,-4(fp)
   15200:	00c00084 	movi	r3,2
   15204:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15208:	e0bfff17 	ldw	r2,-4(fp)
   1520c:	10800a17 	ldw	r2,40(r2)
   15210:	10801404 	addi	r2,r2,80
   15214:	1080002b 	ldhuio	r2,0(r2)
   15218:	10bfffcc 	andi	r2,r2,65535
   1521c:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   15220:	e0bffb0b 	ldhu	r2,-20(fp)
   15224:	10800044 	addi	r2,r2,1
   15228:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   1522c:	e0bffb0b 	ldhu	r2,-20(fp)
   15230:	1080008c 	andi	r2,r2,2
   15234:	10010d1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   15238:	00bffb44 	movi	r2,-19
   1523c:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   15240:	00010a06 	br	1566c <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15244:	e0bfff17 	ldw	r2,-4(fp)
   15248:	10800a17 	ldw	r2,40(r2)
   1524c:	01802604 	movi	r6,152
   15250:	01401544 	movi	r5,85
   15254:	1009883a 	mov	r4,r2
   15258:	00145780 	call	14578 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   1525c:	e03ff915 	stw	zero,-28(fp)
   15260:	00000f06 	br	152a0 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15264:	e0bfff17 	ldw	r2,-4(fp)
   15268:	10800a17 	ldw	r2,40(r2)
   1526c:	e0fff917 	ldw	r3,-28(fp)
   15270:	18c01004 	addi	r3,r3,64
   15274:	10c5883a 	add	r2,r2,r3
   15278:	10800023 	ldbuio	r2,0(r2)
   1527c:	10803fcc 	andi	r2,r2,255
   15280:	1009883a 	mov	r4,r2
   15284:	e0fffb84 	addi	r3,fp,-18
   15288:	e0bff917 	ldw	r2,-28(fp)
   1528c:	1885883a 	add	r2,r3,r2
   15290:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   15294:	e0bff917 	ldw	r2,-28(fp)
   15298:	10800044 	addi	r2,r2,1
   1529c:	e0bff915 	stw	r2,-28(fp)
   152a0:	e0bff917 	ldw	r2,-28(fp)
   152a4:	10800310 	cmplti	r2,r2,12
   152a8:	103fee1e 	bne	r2,zero,15264 <__alt_data_end+0xf0015264>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   152ac:	e0bffb83 	ldbu	r2,-18(fp)
   152b0:	10803fcc 	andi	r2,r2,255
   152b4:	10801458 	cmpnei	r2,r2,81
   152b8:	1000371e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   152bc:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   152c0:	10803fcc 	andi	r2,r2,255
   152c4:	1000341e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   152c8:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   152cc:	10803fcc 	andi	r2,r2,255
   152d0:	1000311e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   152d4:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   152d8:	10803fcc 	andi	r2,r2,255
   152dc:	10002e1e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   152e0:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   152e4:	10803fcc 	andi	r2,r2,255
   152e8:	10801498 	cmpnei	r2,r2,82
   152ec:	10002a1e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   152f0:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   152f4:	10803fcc 	andi	r2,r2,255
   152f8:	1000271e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   152fc:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   15300:	10803fcc 	andi	r2,r2,255
   15304:	1000241e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15308:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1530c:	10803fcc 	andi	r2,r2,255
   15310:	1000211e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15314:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15318:	10803fcc 	andi	r2,r2,255
   1531c:	10801658 	cmpnei	r2,r2,89
   15320:	10001d1e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15324:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15328:	10803fcc 	andi	r2,r2,255
   1532c:	10001a1e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   15330:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15334:	10803fcc 	andi	r2,r2,255
   15338:	1000171e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   1533c:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   15340:	10803fcc 	andi	r2,r2,255
   15344:	1000141e 	bne	r2,zero,15398 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   15348:	e0bfff17 	ldw	r2,-4(fp)
   1534c:	00c00104 	movi	r3,4
   15350:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   15354:	e0bfff17 	ldw	r2,-4(fp)
   15358:	00c00104 	movi	r3,4
   1535c:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15360:	e0bfff17 	ldw	r2,-4(fp)
   15364:	10800a17 	ldw	r2,40(r2)
   15368:	10802804 	addi	r2,r2,160
   1536c:	10800037 	ldwio	r2,0(r2)
   15370:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   15374:	e0bffb0b 	ldhu	r2,-20(fp)
   15378:	10800044 	addi	r2,r2,1
   1537c:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   15380:	e0bffb0b 	ldhu	r2,-20(fp)
   15384:	1080010c 	andi	r2,r2,4
   15388:	1000b81e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   1538c:	00bffb44 	movi	r2,-19
   15390:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   15394:	0000b506 	br	1566c <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15398:	e0bfff17 	ldw	r2,-4(fp)
   1539c:	10800a17 	ldw	r2,40(r2)
   153a0:	01802604 	movi	r6,152
   153a4:	01401544 	movi	r5,85
   153a8:	1009883a 	mov	r4,r2
   153ac:	00145280 	call	14528 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   153b0:	e03ff915 	stw	zero,-28(fp)
   153b4:	00000f06 	br	153f4 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   153b8:	e0bfff17 	ldw	r2,-4(fp)
   153bc:	10800a17 	ldw	r2,40(r2)
   153c0:	e0fff917 	ldw	r3,-28(fp)
   153c4:	18c01004 	addi	r3,r3,64
   153c8:	10c5883a 	add	r2,r2,r3
   153cc:	10800023 	ldbuio	r2,0(r2)
   153d0:	10803fcc 	andi	r2,r2,255
   153d4:	1009883a 	mov	r4,r2
   153d8:	e0fffb84 	addi	r3,fp,-18
   153dc:	e0bff917 	ldw	r2,-28(fp)
   153e0:	1885883a 	add	r2,r3,r2
   153e4:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   153e8:	e0bff917 	ldw	r2,-28(fp)
   153ec:	10800044 	addi	r2,r2,1
   153f0:	e0bff915 	stw	r2,-28(fp)
   153f4:	e0bff917 	ldw	r2,-28(fp)
   153f8:	10800310 	cmplti	r2,r2,12
   153fc:	103fee1e 	bne	r2,zero,153b8 <__alt_data_end+0xf00153b8>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15400:	e0bffb83 	ldbu	r2,-18(fp)
   15404:	10803fcc 	andi	r2,r2,255
   15408:	10801458 	cmpnei	r2,r2,81
   1540c:	10003a1e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   15410:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15414:	10803fcc 	andi	r2,r2,255
   15418:	1000371e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   1541c:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   15420:	10803fcc 	andi	r2,r2,255
   15424:	10801458 	cmpnei	r2,r2,81
   15428:	1000331e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   1542c:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   15430:	10803fcc 	andi	r2,r2,255
   15434:	1000301e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15438:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   1543c:	10803fcc 	andi	r2,r2,255
   15440:	10801498 	cmpnei	r2,r2,82
   15444:	10002c1e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15448:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   1544c:	10803fcc 	andi	r2,r2,255
   15450:	1000291e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15454:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15458:	10803fcc 	andi	r2,r2,255
   1545c:	10801498 	cmpnei	r2,r2,82
   15460:	1000251e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15464:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15468:	10803fcc 	andi	r2,r2,255
   1546c:	1000221e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15470:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15474:	10803fcc 	andi	r2,r2,255
   15478:	10801658 	cmpnei	r2,r2,89
   1547c:	10001e1e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15480:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15484:	10803fcc 	andi	r2,r2,255
   15488:	10001b1e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   1548c:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15490:	10803fcc 	andi	r2,r2,255
   15494:	10801658 	cmpnei	r2,r2,89
   15498:	1000171e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   1549c:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   154a0:	10803fcc 	andi	r2,r2,255
   154a4:	1000141e 	bne	r2,zero,154f8 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   154a8:	e0bfff17 	ldw	r2,-4(fp)
   154ac:	00c00084 	movi	r3,2
   154b0:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   154b4:	e0bfff17 	ldw	r2,-4(fp)
   154b8:	00c00104 	movi	r3,4
   154bc:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   154c0:	e0bfff17 	ldw	r2,-4(fp)
   154c4:	10800a17 	ldw	r2,40(r2)
   154c8:	10802804 	addi	r2,r2,160
   154cc:	10800037 	ldwio	r2,0(r2)
   154d0:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   154d4:	e0bffb0b 	ldhu	r2,-20(fp)
   154d8:	10800044 	addi	r2,r2,1
   154dc:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   154e0:	e0bffb0b 	ldhu	r2,-20(fp)
   154e4:	1080010c 	andi	r2,r2,4
   154e8:	1000601e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   154ec:	00bffb44 	movi	r2,-19
   154f0:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   154f4:	00005d06 	br	1566c <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   154f8:	e0bfff17 	ldw	r2,-4(fp)
   154fc:	10800a17 	ldw	r2,40(r2)
   15500:	01802604 	movi	r6,152
   15504:	01401544 	movi	r5,85
   15508:	1009883a 	mov	r4,r2
   1550c:	001448c0 	call	1448c <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   15510:	e03ff915 	stw	zero,-28(fp)
   15514:	00000f06 	br	15554 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15518:	e0bfff17 	ldw	r2,-4(fp)
   1551c:	10800a17 	ldw	r2,40(r2)
   15520:	e0fff917 	ldw	r3,-28(fp)
   15524:	18c01004 	addi	r3,r3,64
   15528:	10c5883a 	add	r2,r2,r3
   1552c:	10800023 	ldbuio	r2,0(r2)
   15530:	10803fcc 	andi	r2,r2,255
   15534:	1009883a 	mov	r4,r2
   15538:	e0fffb84 	addi	r3,fp,-18
   1553c:	e0bff917 	ldw	r2,-28(fp)
   15540:	1885883a 	add	r2,r3,r2
   15544:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   15548:	e0bff917 	ldw	r2,-28(fp)
   1554c:	10800044 	addi	r2,r2,1
   15550:	e0bff915 	stw	r2,-28(fp)
   15554:	e0bff917 	ldw	r2,-28(fp)
   15558:	10800310 	cmplti	r2,r2,12
   1555c:	103fee1e 	bne	r2,zero,15518 <__alt_data_end+0xf0015518>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15560:	e0bffb83 	ldbu	r2,-18(fp)
   15564:	10803fcc 	andi	r2,r2,255
   15568:	10801458 	cmpnei	r2,r2,81
   1556c:	10003f1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   15570:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15574:	10803fcc 	andi	r2,r2,255
   15578:	10801458 	cmpnei	r2,r2,81
   1557c:	10003b1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15580:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   15584:	10803fcc 	andi	r2,r2,255
   15588:	10801458 	cmpnei	r2,r2,81
   1558c:	1000371e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15590:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15594:	10803fcc 	andi	r2,r2,255
   15598:	10801458 	cmpnei	r2,r2,81
   1559c:	1000331e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   155a0:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   155a4:	10803fcc 	andi	r2,r2,255
   155a8:	10801498 	cmpnei	r2,r2,82
   155ac:	10002f1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   155b0:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   155b4:	10803fcc 	andi	r2,r2,255
   155b8:	10801498 	cmpnei	r2,r2,82
   155bc:	10002b1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   155c0:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   155c4:	10803fcc 	andi	r2,r2,255
   155c8:	10801498 	cmpnei	r2,r2,82
   155cc:	1000271e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   155d0:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   155d4:	10803fcc 	andi	r2,r2,255
   155d8:	10801498 	cmpnei	r2,r2,82
   155dc:	1000231e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   155e0:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   155e4:	10803fcc 	andi	r2,r2,255
   155e8:	10801658 	cmpnei	r2,r2,89
   155ec:	10001f1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   155f0:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   155f4:	10803fcc 	andi	r2,r2,255
   155f8:	10801658 	cmpnei	r2,r2,89
   155fc:	10001b1e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15600:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15604:	10803fcc 	andi	r2,r2,255
   15608:	10801658 	cmpnei	r2,r2,89
   1560c:	1000171e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   15610:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15614:	10803fcc 	andi	r2,r2,255
   15618:	10801658 	cmpnei	r2,r2,89
   1561c:	1000131e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   15620:	e0bfff17 	ldw	r2,-4(fp)
   15624:	00c00044 	movi	r3,1
   15628:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   1562c:	e0bfff17 	ldw	r2,-4(fp)
   15630:	00c00104 	movi	r3,4
   15634:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15638:	e0bfff17 	ldw	r2,-4(fp)
   1563c:	10800a17 	ldw	r2,40(r2)
   15640:	10802804 	addi	r2,r2,160
   15644:	10800037 	ldwio	r2,0(r2)
   15648:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   1564c:	e0bffb0b 	ldhu	r2,-20(fp)
   15650:	10800044 	addi	r2,r2,1
   15654:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   15658:	e0bffb0b 	ldhu	r2,-20(fp)
   1565c:	1080010c 	andi	r2,r2,4
   15660:	1000021e 	bne	r2,zero,1566c <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   15664:	00bffb44 	movi	r2,-19
   15668:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   1566c:	e0bffa17 	ldw	r2,-24(fp)
}
   15670:	e037883a 	mov	sp,fp
   15674:	dfc00117 	ldw	ra,4(sp)
   15678:	df000017 	ldw	fp,0(sp)
   1567c:	dec00204 	addi	sp,sp,8
   15680:	f800283a 	ret

00015684 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   15684:	defffa04 	addi	sp,sp,-24
   15688:	dfc00515 	stw	ra,20(sp)
   1568c:	df000415 	stw	fp,16(sp)
   15690:	df000404 	addi	fp,sp,16
   15694:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15698:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   1569c:	01400544 	movi	r5,21
   156a0:	e13fff17 	ldw	r4,-4(fp)
   156a4:	00148cc0 	call	148cc <alt_read_16bit_query_entry>
   156a8:	10ffffcc 	andi	r3,r2,65535
   156ac:	e0bfff17 	ldw	r2,-4(fp)
   156b0:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   156b4:	e03ffc15 	stw	zero,-16(fp)
   156b8:	00001106 	br	15700 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   156bc:	e0bfff17 	ldw	r2,-4(fp)
   156c0:	10803517 	ldw	r2,212(r2)
   156c4:	e0ffff17 	ldw	r3,-4(fp)
   156c8:	19003317 	ldw	r4,204(r3)
   156cc:	e0fffc17 	ldw	r3,-16(fp)
   156d0:	20c7883a 	add	r3,r4,r3
   156d4:	180b883a 	mov	r5,r3
   156d8:	e13fff17 	ldw	r4,-4(fp)
   156dc:	103ee83a 	callr	r2
   156e0:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   156e4:	e0fffe04 	addi	r3,fp,-8
   156e8:	e0bffc17 	ldw	r2,-16(fp)
   156ec:	1885883a 	add	r2,r3,r2
   156f0:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   156f4:	e0bffc17 	ldw	r2,-16(fp)
   156f8:	10800044 	addi	r2,r2,1
   156fc:	e0bffc15 	stw	r2,-16(fp)
   15700:	e0bffc17 	ldw	r2,-16(fp)
   15704:	108000d0 	cmplti	r2,r2,3
   15708:	103fec1e 	bne	r2,zero,156bc <__alt_data_end+0xf00156bc>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1570c:	e0bffe03 	ldbu	r2,-8(fp)
   15710:	10803fcc 	andi	r2,r2,255
   15714:	10801418 	cmpnei	r2,r2,80
   15718:	1000081e 	bne	r2,zero,1573c <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   1571c:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15720:	10803fcc 	andi	r2,r2,255
   15724:	10801498 	cmpnei	r2,r2,82
   15728:	1000041e 	bne	r2,zero,1573c <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   1572c:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   15730:	10803fcc 	andi	r2,r2,255
   15734:	10801260 	cmpeqi	r2,r2,73
   15738:	1000021e 	bne	r2,zero,15744 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   1573c:	00bffb44 	movi	r2,-19
   15740:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   15744:	e0bffd17 	ldw	r2,-12(fp)
}
   15748:	e037883a 	mov	sp,fp
   1574c:	dfc00117 	ldw	ra,4(sp)
   15750:	df000017 	ldw	fp,0(sp)
   15754:	dec00204 	addi	sp,sp,8
   15758:	f800283a 	ret

0001575c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1575c:	defffa04 	addi	sp,sp,-24
   15760:	dfc00515 	stw	ra,20(sp)
   15764:	df000415 	stw	fp,16(sp)
   15768:	df000404 	addi	fp,sp,16
   1576c:	e13ffd15 	stw	r4,-12(fp)
   15770:	e17ffe15 	stw	r5,-8(fp)
   15774:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15778:	e0bffd17 	ldw	r2,-12(fp)
   1577c:	10800017 	ldw	r2,0(r2)
   15780:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   15784:	e0bffc17 	ldw	r2,-16(fp)
   15788:	10c00a04 	addi	r3,r2,40
   1578c:	e0bffd17 	ldw	r2,-12(fp)
   15790:	10800217 	ldw	r2,8(r2)
   15794:	100f883a 	mov	r7,r2
   15798:	e1bfff17 	ldw	r6,-4(fp)
   1579c:	e17ffe17 	ldw	r5,-8(fp)
   157a0:	1809883a 	mov	r4,r3
   157a4:	0015d7c0 	call	15d7c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   157a8:	e037883a 	mov	sp,fp
   157ac:	dfc00117 	ldw	ra,4(sp)
   157b0:	df000017 	ldw	fp,0(sp)
   157b4:	dec00204 	addi	sp,sp,8
   157b8:	f800283a 	ret

000157bc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   157bc:	defffa04 	addi	sp,sp,-24
   157c0:	dfc00515 	stw	ra,20(sp)
   157c4:	df000415 	stw	fp,16(sp)
   157c8:	df000404 	addi	fp,sp,16
   157cc:	e13ffd15 	stw	r4,-12(fp)
   157d0:	e17ffe15 	stw	r5,-8(fp)
   157d4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   157d8:	e0bffd17 	ldw	r2,-12(fp)
   157dc:	10800017 	ldw	r2,0(r2)
   157e0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   157e4:	e0bffc17 	ldw	r2,-16(fp)
   157e8:	10c00a04 	addi	r3,r2,40
   157ec:	e0bffd17 	ldw	r2,-12(fp)
   157f0:	10800217 	ldw	r2,8(r2)
   157f4:	100f883a 	mov	r7,r2
   157f8:	e1bfff17 	ldw	r6,-4(fp)
   157fc:	e17ffe17 	ldw	r5,-8(fp)
   15800:	1809883a 	mov	r4,r3
   15804:	0015f980 	call	15f98 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15808:	e037883a 	mov	sp,fp
   1580c:	dfc00117 	ldw	ra,4(sp)
   15810:	df000017 	ldw	fp,0(sp)
   15814:	dec00204 	addi	sp,sp,8
   15818:	f800283a 	ret

0001581c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1581c:	defffc04 	addi	sp,sp,-16
   15820:	dfc00315 	stw	ra,12(sp)
   15824:	df000215 	stw	fp,8(sp)
   15828:	df000204 	addi	fp,sp,8
   1582c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15830:	e0bfff17 	ldw	r2,-4(fp)
   15834:	10800017 	ldw	r2,0(r2)
   15838:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   1583c:	e0bffe17 	ldw	r2,-8(fp)
   15840:	10c00a04 	addi	r3,r2,40
   15844:	e0bfff17 	ldw	r2,-4(fp)
   15848:	10800217 	ldw	r2,8(r2)
   1584c:	100b883a 	mov	r5,r2
   15850:	1809883a 	mov	r4,r3
   15854:	0015c240 	call	15c24 <altera_avalon_jtag_uart_close>
}
   15858:	e037883a 	mov	sp,fp
   1585c:	dfc00117 	ldw	ra,4(sp)
   15860:	df000017 	ldw	fp,0(sp)
   15864:	dec00204 	addi	sp,sp,8
   15868:	f800283a 	ret

0001586c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   1586c:	defffa04 	addi	sp,sp,-24
   15870:	dfc00515 	stw	ra,20(sp)
   15874:	df000415 	stw	fp,16(sp)
   15878:	df000404 	addi	fp,sp,16
   1587c:	e13ffd15 	stw	r4,-12(fp)
   15880:	e17ffe15 	stw	r5,-8(fp)
   15884:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   15888:	e0bffd17 	ldw	r2,-12(fp)
   1588c:	10800017 	ldw	r2,0(r2)
   15890:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   15894:	e0bffc17 	ldw	r2,-16(fp)
   15898:	10800a04 	addi	r2,r2,40
   1589c:	e1bfff17 	ldw	r6,-4(fp)
   158a0:	e17ffe17 	ldw	r5,-8(fp)
   158a4:	1009883a 	mov	r4,r2
   158a8:	0015c8c0 	call	15c8c <altera_avalon_jtag_uart_ioctl>
}
   158ac:	e037883a 	mov	sp,fp
   158b0:	dfc00117 	ldw	ra,4(sp)
   158b4:	df000017 	ldw	fp,0(sp)
   158b8:	dec00204 	addi	sp,sp,8
   158bc:	f800283a 	ret

000158c0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   158c0:	defffb04 	addi	sp,sp,-20
   158c4:	dfc00415 	stw	ra,16(sp)
   158c8:	df000315 	stw	fp,12(sp)
   158cc:	df000304 	addi	fp,sp,12
   158d0:	e13ffd15 	stw	r4,-12(fp)
   158d4:	e17ffe15 	stw	r5,-8(fp)
   158d8:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   158dc:	e0bffd17 	ldw	r2,-12(fp)
   158e0:	00c00044 	movi	r3,1
   158e4:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   158e8:	e0bffd17 	ldw	r2,-12(fp)
   158ec:	10800017 	ldw	r2,0(r2)
   158f0:	10800104 	addi	r2,r2,4
   158f4:	1007883a 	mov	r3,r2
   158f8:	e0bffd17 	ldw	r2,-12(fp)
   158fc:	10800817 	ldw	r2,32(r2)
   15900:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   15904:	e0bfff17 	ldw	r2,-4(fp)
   15908:	01800074 	movhi	r6,1
   1590c:	31965d04 	addi	r6,r6,22900
   15910:	e17ffd17 	ldw	r5,-12(fp)
   15914:	1009883a 	mov	r4,r2
   15918:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   1591c:	e0bffd17 	ldw	r2,-12(fp)
   15920:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   15924:	e0bffd17 	ldw	r2,-12(fp)
   15928:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1592c:	d0e05817 	ldw	r3,-32416(gp)
   15930:	e1fffd17 	ldw	r7,-12(fp)
   15934:	01800074 	movhi	r6,1
   15938:	3196e104 	addi	r6,r6,23428
   1593c:	180b883a 	mov	r5,r3
   15940:	1009883a 	mov	r4,r2
   15944:	001929c0 	call	1929c <alt_alarm_start>
   15948:	1000040e 	bge	r2,zero,1595c <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   1594c:	e0fffd17 	ldw	r3,-12(fp)
   15950:	00a00034 	movhi	r2,32768
   15954:	10bfffc4 	addi	r2,r2,-1
   15958:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   1595c:	0001883a 	nop
   15960:	e037883a 	mov	sp,fp
   15964:	dfc00117 	ldw	ra,4(sp)
   15968:	df000017 	ldw	fp,0(sp)
   1596c:	dec00204 	addi	sp,sp,8
   15970:	f800283a 	ret

00015974 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   15974:	defff704 	addi	sp,sp,-36
   15978:	df000815 	stw	fp,32(sp)
   1597c:	df000804 	addi	fp,sp,32
   15980:	e13ffe15 	stw	r4,-8(fp)
   15984:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   15988:	e0bffe17 	ldw	r2,-8(fp)
   1598c:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15990:	e0bffa17 	ldw	r2,-24(fp)
   15994:	10800017 	ldw	r2,0(r2)
   15998:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1599c:	e0bffb17 	ldw	r2,-20(fp)
   159a0:	10800104 	addi	r2,r2,4
   159a4:	10800037 	ldwio	r2,0(r2)
   159a8:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   159ac:	e0bffc17 	ldw	r2,-16(fp)
   159b0:	1080c00c 	andi	r2,r2,768
   159b4:	10006d26 	beq	r2,zero,15b6c <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   159b8:	e0bffc17 	ldw	r2,-16(fp)
   159bc:	1080400c 	andi	r2,r2,256
   159c0:	10003526 	beq	r2,zero,15a98 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   159c4:	00800074 	movhi	r2,1
   159c8:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   159cc:	e0bffa17 	ldw	r2,-24(fp)
   159d0:	10800a17 	ldw	r2,40(r2)
   159d4:	10800044 	addi	r2,r2,1
   159d8:	1081ffcc 	andi	r2,r2,2047
   159dc:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   159e0:	e0bffa17 	ldw	r2,-24(fp)
   159e4:	10c00b17 	ldw	r3,44(r2)
   159e8:	e0bffd17 	ldw	r2,-12(fp)
   159ec:	18801526 	beq	r3,r2,15a44 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   159f0:	e0bffb17 	ldw	r2,-20(fp)
   159f4:	10800037 	ldwio	r2,0(r2)
   159f8:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   159fc:	e0bff817 	ldw	r2,-32(fp)
   15a00:	10a0000c 	andi	r2,r2,32768
   15a04:	10001126 	beq	r2,zero,15a4c <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   15a08:	e0bffa17 	ldw	r2,-24(fp)
   15a0c:	10800a17 	ldw	r2,40(r2)
   15a10:	e0fff817 	ldw	r3,-32(fp)
   15a14:	1809883a 	mov	r4,r3
   15a18:	e0fffa17 	ldw	r3,-24(fp)
   15a1c:	1885883a 	add	r2,r3,r2
   15a20:	10800e04 	addi	r2,r2,56
   15a24:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15a28:	e0bffa17 	ldw	r2,-24(fp)
   15a2c:	10800a17 	ldw	r2,40(r2)
   15a30:	10800044 	addi	r2,r2,1
   15a34:	10c1ffcc 	andi	r3,r2,2047
   15a38:	e0bffa17 	ldw	r2,-24(fp)
   15a3c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   15a40:	003fe206 	br	159cc <__alt_data_end+0xf00159cc>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   15a44:	0001883a 	nop
   15a48:	00000106 	br	15a50 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   15a4c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   15a50:	e0bff817 	ldw	r2,-32(fp)
   15a54:	10bfffec 	andhi	r2,r2,65535
   15a58:	10000f26 	beq	r2,zero,15a98 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15a5c:	e0bffa17 	ldw	r2,-24(fp)
   15a60:	10c00817 	ldw	r3,32(r2)
   15a64:	00bfff84 	movi	r2,-2
   15a68:	1886703a 	and	r3,r3,r2
   15a6c:	e0bffa17 	ldw	r2,-24(fp)
   15a70:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   15a74:	e0bffb17 	ldw	r2,-20(fp)
   15a78:	10800104 	addi	r2,r2,4
   15a7c:	1007883a 	mov	r3,r2
   15a80:	e0bffa17 	ldw	r2,-24(fp)
   15a84:	10800817 	ldw	r2,32(r2)
   15a88:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15a8c:	e0bffb17 	ldw	r2,-20(fp)
   15a90:	10800104 	addi	r2,r2,4
   15a94:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   15a98:	e0bffc17 	ldw	r2,-16(fp)
   15a9c:	1080800c 	andi	r2,r2,512
   15aa0:	103fbe26 	beq	r2,zero,1599c <__alt_data_end+0xf001599c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   15aa4:	e0bffc17 	ldw	r2,-16(fp)
   15aa8:	1004d43a 	srli	r2,r2,16
   15aac:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   15ab0:	00001406 	br	15b04 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   15ab4:	e0bffb17 	ldw	r2,-20(fp)
   15ab8:	e0fffa17 	ldw	r3,-24(fp)
   15abc:	18c00d17 	ldw	r3,52(r3)
   15ac0:	e13ffa17 	ldw	r4,-24(fp)
   15ac4:	20c7883a 	add	r3,r4,r3
   15ac8:	18c20e04 	addi	r3,r3,2104
   15acc:	18c00003 	ldbu	r3,0(r3)
   15ad0:	18c03fcc 	andi	r3,r3,255
   15ad4:	18c0201c 	xori	r3,r3,128
   15ad8:	18ffe004 	addi	r3,r3,-128
   15adc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15ae0:	e0bffa17 	ldw	r2,-24(fp)
   15ae4:	10800d17 	ldw	r2,52(r2)
   15ae8:	10800044 	addi	r2,r2,1
   15aec:	10c1ffcc 	andi	r3,r2,2047
   15af0:	e0bffa17 	ldw	r2,-24(fp)
   15af4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   15af8:	e0bff917 	ldw	r2,-28(fp)
   15afc:	10bfffc4 	addi	r2,r2,-1
   15b00:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   15b04:	e0bff917 	ldw	r2,-28(fp)
   15b08:	10000526 	beq	r2,zero,15b20 <altera_avalon_jtag_uart_irq+0x1ac>
   15b0c:	e0bffa17 	ldw	r2,-24(fp)
   15b10:	10c00d17 	ldw	r3,52(r2)
   15b14:	e0bffa17 	ldw	r2,-24(fp)
   15b18:	10800c17 	ldw	r2,48(r2)
   15b1c:	18bfe51e 	bne	r3,r2,15ab4 <__alt_data_end+0xf0015ab4>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   15b20:	e0bff917 	ldw	r2,-28(fp)
   15b24:	103f9d26 	beq	r2,zero,1599c <__alt_data_end+0xf001599c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   15b28:	e0bffa17 	ldw	r2,-24(fp)
   15b2c:	10c00817 	ldw	r3,32(r2)
   15b30:	00bfff44 	movi	r2,-3
   15b34:	1886703a 	and	r3,r3,r2
   15b38:	e0bffa17 	ldw	r2,-24(fp)
   15b3c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15b40:	e0bffa17 	ldw	r2,-24(fp)
   15b44:	10800017 	ldw	r2,0(r2)
   15b48:	10800104 	addi	r2,r2,4
   15b4c:	1007883a 	mov	r3,r2
   15b50:	e0bffa17 	ldw	r2,-24(fp)
   15b54:	10800817 	ldw	r2,32(r2)
   15b58:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15b5c:	e0bffb17 	ldw	r2,-20(fp)
   15b60:	10800104 	addi	r2,r2,4
   15b64:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   15b68:	003f8c06 	br	1599c <__alt_data_end+0xf001599c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   15b6c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   15b70:	0001883a 	nop
   15b74:	e037883a 	mov	sp,fp
   15b78:	df000017 	ldw	fp,0(sp)
   15b7c:	dec00104 	addi	sp,sp,4
   15b80:	f800283a 	ret

00015b84 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   15b84:	defff804 	addi	sp,sp,-32
   15b88:	df000715 	stw	fp,28(sp)
   15b8c:	df000704 	addi	fp,sp,28
   15b90:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   15b94:	e0bffb17 	ldw	r2,-20(fp)
   15b98:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   15b9c:	e0bff917 	ldw	r2,-28(fp)
   15ba0:	10800017 	ldw	r2,0(r2)
   15ba4:	10800104 	addi	r2,r2,4
   15ba8:	10800037 	ldwio	r2,0(r2)
   15bac:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   15bb0:	e0bffa17 	ldw	r2,-24(fp)
   15bb4:	1081000c 	andi	r2,r2,1024
   15bb8:	10000b26 	beq	r2,zero,15be8 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   15bbc:	e0bff917 	ldw	r2,-28(fp)
   15bc0:	10800017 	ldw	r2,0(r2)
   15bc4:	10800104 	addi	r2,r2,4
   15bc8:	1007883a 	mov	r3,r2
   15bcc:	e0bff917 	ldw	r2,-28(fp)
   15bd0:	10800817 	ldw	r2,32(r2)
   15bd4:	10810014 	ori	r2,r2,1024
   15bd8:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   15bdc:	e0bff917 	ldw	r2,-28(fp)
   15be0:	10000915 	stw	zero,36(r2)
   15be4:	00000a06 	br	15c10 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   15be8:	e0bff917 	ldw	r2,-28(fp)
   15bec:	10c00917 	ldw	r3,36(r2)
   15bf0:	00a00034 	movhi	r2,32768
   15bf4:	10bfff04 	addi	r2,r2,-4
   15bf8:	10c00536 	bltu	r2,r3,15c10 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   15bfc:	e0bff917 	ldw	r2,-28(fp)
   15c00:	10800917 	ldw	r2,36(r2)
   15c04:	10c00044 	addi	r3,r2,1
   15c08:	e0bff917 	ldw	r2,-28(fp)
   15c0c:	10c00915 	stw	r3,36(r2)
   15c10:	d0a05817 	ldw	r2,-32416(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   15c14:	e037883a 	mov	sp,fp
   15c18:	df000017 	ldw	fp,0(sp)
   15c1c:	dec00104 	addi	sp,sp,4
   15c20:	f800283a 	ret

00015c24 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   15c24:	defffd04 	addi	sp,sp,-12
   15c28:	df000215 	stw	fp,8(sp)
   15c2c:	df000204 	addi	fp,sp,8
   15c30:	e13ffe15 	stw	r4,-8(fp)
   15c34:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   15c38:	00000506 	br	15c50 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   15c3c:	e0bfff17 	ldw	r2,-4(fp)
   15c40:	1090000c 	andi	r2,r2,16384
   15c44:	10000226 	beq	r2,zero,15c50 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   15c48:	00bffd44 	movi	r2,-11
   15c4c:	00000b06 	br	15c7c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   15c50:	e0bffe17 	ldw	r2,-8(fp)
   15c54:	10c00d17 	ldw	r3,52(r2)
   15c58:	e0bffe17 	ldw	r2,-8(fp)
   15c5c:	10800c17 	ldw	r2,48(r2)
   15c60:	18800526 	beq	r3,r2,15c78 <altera_avalon_jtag_uart_close+0x54>
   15c64:	e0bffe17 	ldw	r2,-8(fp)
   15c68:	10c00917 	ldw	r3,36(r2)
   15c6c:	e0bffe17 	ldw	r2,-8(fp)
   15c70:	10800117 	ldw	r2,4(r2)
   15c74:	18bff136 	bltu	r3,r2,15c3c <__alt_data_end+0xf0015c3c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   15c78:	0005883a 	mov	r2,zero
}
   15c7c:	e037883a 	mov	sp,fp
   15c80:	df000017 	ldw	fp,0(sp)
   15c84:	dec00104 	addi	sp,sp,4
   15c88:	f800283a 	ret

00015c8c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   15c8c:	defffa04 	addi	sp,sp,-24
   15c90:	df000515 	stw	fp,20(sp)
   15c94:	df000504 	addi	fp,sp,20
   15c98:	e13ffd15 	stw	r4,-12(fp)
   15c9c:	e17ffe15 	stw	r5,-8(fp)
   15ca0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   15ca4:	00bff9c4 	movi	r2,-25
   15ca8:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   15cac:	e0bffe17 	ldw	r2,-8(fp)
   15cb0:	10da8060 	cmpeqi	r3,r2,27137
   15cb4:	1800031e 	bne	r3,zero,15cc4 <altera_avalon_jtag_uart_ioctl+0x38>
   15cb8:	109a80a0 	cmpeqi	r2,r2,27138
   15cbc:	1000181e 	bne	r2,zero,15d20 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   15cc0:	00002906 	br	15d68 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   15cc4:	e0bffd17 	ldw	r2,-12(fp)
   15cc8:	10c00117 	ldw	r3,4(r2)
   15ccc:	00a00034 	movhi	r2,32768
   15cd0:	10bfffc4 	addi	r2,r2,-1
   15cd4:	18802126 	beq	r3,r2,15d5c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   15cd8:	e0bfff17 	ldw	r2,-4(fp)
   15cdc:	10800017 	ldw	r2,0(r2)
   15ce0:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   15ce4:	e0bffc17 	ldw	r2,-16(fp)
   15ce8:	10800090 	cmplti	r2,r2,2
   15cec:	1000061e 	bne	r2,zero,15d08 <altera_avalon_jtag_uart_ioctl+0x7c>
   15cf0:	e0fffc17 	ldw	r3,-16(fp)
   15cf4:	00a00034 	movhi	r2,32768
   15cf8:	10bfffc4 	addi	r2,r2,-1
   15cfc:	18800226 	beq	r3,r2,15d08 <altera_avalon_jtag_uart_ioctl+0x7c>
   15d00:	e0bffc17 	ldw	r2,-16(fp)
   15d04:	00000206 	br	15d10 <altera_avalon_jtag_uart_ioctl+0x84>
   15d08:	00a00034 	movhi	r2,32768
   15d0c:	10bfff84 	addi	r2,r2,-2
   15d10:	e0fffd17 	ldw	r3,-12(fp)
   15d14:	18800115 	stw	r2,4(r3)
      rc = 0;
   15d18:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   15d1c:	00000f06 	br	15d5c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   15d20:	e0bffd17 	ldw	r2,-12(fp)
   15d24:	10c00117 	ldw	r3,4(r2)
   15d28:	00a00034 	movhi	r2,32768
   15d2c:	10bfffc4 	addi	r2,r2,-1
   15d30:	18800c26 	beq	r3,r2,15d64 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   15d34:	e0bffd17 	ldw	r2,-12(fp)
   15d38:	10c00917 	ldw	r3,36(r2)
   15d3c:	e0bffd17 	ldw	r2,-12(fp)
   15d40:	10800117 	ldw	r2,4(r2)
   15d44:	1885803a 	cmpltu	r2,r3,r2
   15d48:	10c03fcc 	andi	r3,r2,255
   15d4c:	e0bfff17 	ldw	r2,-4(fp)
   15d50:	10c00015 	stw	r3,0(r2)
      rc = 0;
   15d54:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   15d58:	00000206 	br	15d64 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   15d5c:	0001883a 	nop
   15d60:	00000106 	br	15d68 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   15d64:	0001883a 	nop

  default:
    break;
  }

  return rc;
   15d68:	e0bffb17 	ldw	r2,-20(fp)
}
   15d6c:	e037883a 	mov	sp,fp
   15d70:	df000017 	ldw	fp,0(sp)
   15d74:	dec00104 	addi	sp,sp,4
   15d78:	f800283a 	ret

00015d7c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   15d7c:	defff304 	addi	sp,sp,-52
   15d80:	dfc00c15 	stw	ra,48(sp)
   15d84:	df000b15 	stw	fp,44(sp)
   15d88:	df000b04 	addi	fp,sp,44
   15d8c:	e13ffc15 	stw	r4,-16(fp)
   15d90:	e17ffd15 	stw	r5,-12(fp)
   15d94:	e1bffe15 	stw	r6,-8(fp)
   15d98:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   15d9c:	e0bffd17 	ldw	r2,-12(fp)
   15da0:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15da4:	00004706 	br	15ec4 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   15da8:	e0bffc17 	ldw	r2,-16(fp)
   15dac:	10800a17 	ldw	r2,40(r2)
   15db0:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   15db4:	e0bffc17 	ldw	r2,-16(fp)
   15db8:	10800b17 	ldw	r2,44(r2)
   15dbc:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   15dc0:	e0fff717 	ldw	r3,-36(fp)
   15dc4:	e0bff817 	ldw	r2,-32(fp)
   15dc8:	18800536 	bltu	r3,r2,15de0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   15dcc:	e0fff717 	ldw	r3,-36(fp)
   15dd0:	e0bff817 	ldw	r2,-32(fp)
   15dd4:	1885c83a 	sub	r2,r3,r2
   15dd8:	e0bff615 	stw	r2,-40(fp)
   15ddc:	00000406 	br	15df0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   15de0:	00c20004 	movi	r3,2048
   15de4:	e0bff817 	ldw	r2,-32(fp)
   15de8:	1885c83a 	sub	r2,r3,r2
   15dec:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15df0:	e0bff617 	ldw	r2,-40(fp)
   15df4:	10001e26 	beq	r2,zero,15e70 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   15df8:	e0fffe17 	ldw	r3,-8(fp)
   15dfc:	e0bff617 	ldw	r2,-40(fp)
   15e00:	1880022e 	bgeu	r3,r2,15e0c <altera_avalon_jtag_uart_read+0x90>
        n = space;
   15e04:	e0bffe17 	ldw	r2,-8(fp)
   15e08:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   15e0c:	e0bffc17 	ldw	r2,-16(fp)
   15e10:	10c00e04 	addi	r3,r2,56
   15e14:	e0bff817 	ldw	r2,-32(fp)
   15e18:	1885883a 	add	r2,r3,r2
   15e1c:	e1bff617 	ldw	r6,-40(fp)
   15e20:	100b883a 	mov	r5,r2
   15e24:	e13ff517 	ldw	r4,-44(fp)
   15e28:	0008c300 	call	8c30 <memcpy>
      ptr   += n;
   15e2c:	e0fff517 	ldw	r3,-44(fp)
   15e30:	e0bff617 	ldw	r2,-40(fp)
   15e34:	1885883a 	add	r2,r3,r2
   15e38:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   15e3c:	e0fffe17 	ldw	r3,-8(fp)
   15e40:	e0bff617 	ldw	r2,-40(fp)
   15e44:	1885c83a 	sub	r2,r3,r2
   15e48:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15e4c:	e0fff817 	ldw	r3,-32(fp)
   15e50:	e0bff617 	ldw	r2,-40(fp)
   15e54:	1885883a 	add	r2,r3,r2
   15e58:	10c1ffcc 	andi	r3,r2,2047
   15e5c:	e0bffc17 	ldw	r2,-16(fp)
   15e60:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   15e64:	e0bffe17 	ldw	r2,-8(fp)
   15e68:	00bfcf16 	blt	zero,r2,15da8 <__alt_data_end+0xf0015da8>
   15e6c:	00000106 	br	15e74 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   15e70:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   15e74:	e0fff517 	ldw	r3,-44(fp)
   15e78:	e0bffd17 	ldw	r2,-12(fp)
   15e7c:	1880141e 	bne	r3,r2,15ed0 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   15e80:	e0bfff17 	ldw	r2,-4(fp)
   15e84:	1090000c 	andi	r2,r2,16384
   15e88:	1000131e 	bne	r2,zero,15ed8 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   15e8c:	0001883a 	nop
   15e90:	e0bffc17 	ldw	r2,-16(fp)
   15e94:	10c00a17 	ldw	r3,40(r2)
   15e98:	e0bff717 	ldw	r2,-36(fp)
   15e9c:	1880051e 	bne	r3,r2,15eb4 <altera_avalon_jtag_uart_read+0x138>
   15ea0:	e0bffc17 	ldw	r2,-16(fp)
   15ea4:	10c00917 	ldw	r3,36(r2)
   15ea8:	e0bffc17 	ldw	r2,-16(fp)
   15eac:	10800117 	ldw	r2,4(r2)
   15eb0:	18bff736 	bltu	r3,r2,15e90 <__alt_data_end+0xf0015e90>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   15eb4:	e0bffc17 	ldw	r2,-16(fp)
   15eb8:	10c00a17 	ldw	r3,40(r2)
   15ebc:	e0bff717 	ldw	r2,-36(fp)
   15ec0:	18800726 	beq	r3,r2,15ee0 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15ec4:	e0bffe17 	ldw	r2,-8(fp)
   15ec8:	00bfb716 	blt	zero,r2,15da8 <__alt_data_end+0xf0015da8>
   15ecc:	00000506 	br	15ee4 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   15ed0:	0001883a 	nop
   15ed4:	00000306 	br	15ee4 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   15ed8:	0001883a 	nop
   15edc:	00000106 	br	15ee4 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   15ee0:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   15ee4:	e0fff517 	ldw	r3,-44(fp)
   15ee8:	e0bffd17 	ldw	r2,-12(fp)
   15eec:	18801826 	beq	r3,r2,15f50 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15ef0:	0005303a 	rdctl	r2,status
   15ef4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15ef8:	e0fffb17 	ldw	r3,-20(fp)
   15efc:	00bfff84 	movi	r2,-2
   15f00:	1884703a 	and	r2,r3,r2
   15f04:	1001703a 	wrctl	status,r2
  
  return context;
   15f08:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   15f0c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15f10:	e0bffc17 	ldw	r2,-16(fp)
   15f14:	10800817 	ldw	r2,32(r2)
   15f18:	10c00054 	ori	r3,r2,1
   15f1c:	e0bffc17 	ldw	r2,-16(fp)
   15f20:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15f24:	e0bffc17 	ldw	r2,-16(fp)
   15f28:	10800017 	ldw	r2,0(r2)
   15f2c:	10800104 	addi	r2,r2,4
   15f30:	1007883a 	mov	r3,r2
   15f34:	e0bffc17 	ldw	r2,-16(fp)
   15f38:	10800817 	ldw	r2,32(r2)
   15f3c:	18800035 	stwio	r2,0(r3)
   15f40:	e0bffa17 	ldw	r2,-24(fp)
   15f44:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15f48:	e0bff917 	ldw	r2,-28(fp)
   15f4c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   15f50:	e0fff517 	ldw	r3,-44(fp)
   15f54:	e0bffd17 	ldw	r2,-12(fp)
   15f58:	18800426 	beq	r3,r2,15f6c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   15f5c:	e0fff517 	ldw	r3,-44(fp)
   15f60:	e0bffd17 	ldw	r2,-12(fp)
   15f64:	1885c83a 	sub	r2,r3,r2
   15f68:	00000606 	br	15f84 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   15f6c:	e0bfff17 	ldw	r2,-4(fp)
   15f70:	1090000c 	andi	r2,r2,16384
   15f74:	10000226 	beq	r2,zero,15f80 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   15f78:	00bffd44 	movi	r2,-11
   15f7c:	00000106 	br	15f84 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   15f80:	00bffec4 	movi	r2,-5
}
   15f84:	e037883a 	mov	sp,fp
   15f88:	dfc00117 	ldw	ra,4(sp)
   15f8c:	df000017 	ldw	fp,0(sp)
   15f90:	dec00204 	addi	sp,sp,8
   15f94:	f800283a 	ret

00015f98 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   15f98:	defff304 	addi	sp,sp,-52
   15f9c:	dfc00c15 	stw	ra,48(sp)
   15fa0:	df000b15 	stw	fp,44(sp)
   15fa4:	df000b04 	addi	fp,sp,44
   15fa8:	e13ffc15 	stw	r4,-16(fp)
   15fac:	e17ffd15 	stw	r5,-12(fp)
   15fb0:	e1bffe15 	stw	r6,-8(fp)
   15fb4:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   15fb8:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   15fbc:	e0bffd17 	ldw	r2,-12(fp)
   15fc0:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15fc4:	00003706 	br	160a4 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   15fc8:	e0bffc17 	ldw	r2,-16(fp)
   15fcc:	10800c17 	ldw	r2,48(r2)
   15fd0:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   15fd4:	e0bffc17 	ldw	r2,-16(fp)
   15fd8:	10800d17 	ldw	r2,52(r2)
   15fdc:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   15fe0:	e0fff917 	ldw	r3,-28(fp)
   15fe4:	e0bff517 	ldw	r2,-44(fp)
   15fe8:	1880062e 	bgeu	r3,r2,16004 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   15fec:	e0fff517 	ldw	r3,-44(fp)
   15ff0:	e0bff917 	ldw	r2,-28(fp)
   15ff4:	1885c83a 	sub	r2,r3,r2
   15ff8:	10bfffc4 	addi	r2,r2,-1
   15ffc:	e0bff615 	stw	r2,-40(fp)
   16000:	00000b06 	br	16030 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   16004:	e0bff517 	ldw	r2,-44(fp)
   16008:	10000526 	beq	r2,zero,16020 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   1600c:	00c20004 	movi	r3,2048
   16010:	e0bff917 	ldw	r2,-28(fp)
   16014:	1885c83a 	sub	r2,r3,r2
   16018:	e0bff615 	stw	r2,-40(fp)
   1601c:	00000406 	br	16030 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   16020:	00c1ffc4 	movi	r3,2047
   16024:	e0bff917 	ldw	r2,-28(fp)
   16028:	1885c83a 	sub	r2,r3,r2
   1602c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16030:	e0bff617 	ldw	r2,-40(fp)
   16034:	10001e26 	beq	r2,zero,160b0 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   16038:	e0fffe17 	ldw	r3,-8(fp)
   1603c:	e0bff617 	ldw	r2,-40(fp)
   16040:	1880022e 	bgeu	r3,r2,1604c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   16044:	e0bffe17 	ldw	r2,-8(fp)
   16048:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   1604c:	e0bffc17 	ldw	r2,-16(fp)
   16050:	10c20e04 	addi	r3,r2,2104
   16054:	e0bff917 	ldw	r2,-28(fp)
   16058:	1885883a 	add	r2,r3,r2
   1605c:	e1bff617 	ldw	r6,-40(fp)
   16060:	e17ffd17 	ldw	r5,-12(fp)
   16064:	1009883a 	mov	r4,r2
   16068:	0008c300 	call	8c30 <memcpy>
      ptr   += n;
   1606c:	e0fffd17 	ldw	r3,-12(fp)
   16070:	e0bff617 	ldw	r2,-40(fp)
   16074:	1885883a 	add	r2,r3,r2
   16078:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   1607c:	e0fffe17 	ldw	r3,-8(fp)
   16080:	e0bff617 	ldw	r2,-40(fp)
   16084:	1885c83a 	sub	r2,r3,r2
   16088:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1608c:	e0fff917 	ldw	r3,-28(fp)
   16090:	e0bff617 	ldw	r2,-40(fp)
   16094:	1885883a 	add	r2,r3,r2
   16098:	10c1ffcc 	andi	r3,r2,2047
   1609c:	e0bffc17 	ldw	r2,-16(fp)
   160a0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   160a4:	e0bffe17 	ldw	r2,-8(fp)
   160a8:	00bfc716 	blt	zero,r2,15fc8 <__alt_data_end+0xf0015fc8>
   160ac:	00000106 	br	160b4 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   160b0:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   160b4:	0005303a 	rdctl	r2,status
   160b8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   160bc:	e0fffb17 	ldw	r3,-20(fp)
   160c0:	00bfff84 	movi	r2,-2
   160c4:	1884703a 	and	r2,r3,r2
   160c8:	1001703a 	wrctl	status,r2
  
  return context;
   160cc:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   160d0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   160d4:	e0bffc17 	ldw	r2,-16(fp)
   160d8:	10800817 	ldw	r2,32(r2)
   160dc:	10c00094 	ori	r3,r2,2
   160e0:	e0bffc17 	ldw	r2,-16(fp)
   160e4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   160e8:	e0bffc17 	ldw	r2,-16(fp)
   160ec:	10800017 	ldw	r2,0(r2)
   160f0:	10800104 	addi	r2,r2,4
   160f4:	1007883a 	mov	r3,r2
   160f8:	e0bffc17 	ldw	r2,-16(fp)
   160fc:	10800817 	ldw	r2,32(r2)
   16100:	18800035 	stwio	r2,0(r3)
   16104:	e0bffa17 	ldw	r2,-24(fp)
   16108:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1610c:	e0bff817 	ldw	r2,-32(fp)
   16110:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   16114:	e0bffe17 	ldw	r2,-8(fp)
   16118:	0080100e 	bge	zero,r2,1615c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   1611c:	e0bfff17 	ldw	r2,-4(fp)
   16120:	1090000c 	andi	r2,r2,16384
   16124:	1000101e 	bne	r2,zero,16168 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   16128:	0001883a 	nop
   1612c:	e0bffc17 	ldw	r2,-16(fp)
   16130:	10c00d17 	ldw	r3,52(r2)
   16134:	e0bff517 	ldw	r2,-44(fp)
   16138:	1880051e 	bne	r3,r2,16150 <altera_avalon_jtag_uart_write+0x1b8>
   1613c:	e0bffc17 	ldw	r2,-16(fp)
   16140:	10c00917 	ldw	r3,36(r2)
   16144:	e0bffc17 	ldw	r2,-16(fp)
   16148:	10800117 	ldw	r2,4(r2)
   1614c:	18bff736 	bltu	r3,r2,1612c <__alt_data_end+0xf001612c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   16150:	e0bffc17 	ldw	r2,-16(fp)
   16154:	10800917 	ldw	r2,36(r2)
   16158:	1000051e 	bne	r2,zero,16170 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   1615c:	e0bffe17 	ldw	r2,-8(fp)
   16160:	00bfd016 	blt	zero,r2,160a4 <__alt_data_end+0xf00160a4>
   16164:	00000306 	br	16174 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   16168:	0001883a 	nop
   1616c:	00000106 	br	16174 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   16170:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   16174:	e0fffd17 	ldw	r3,-12(fp)
   16178:	e0bff717 	ldw	r2,-36(fp)
   1617c:	18800426 	beq	r3,r2,16190 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   16180:	e0fffd17 	ldw	r3,-12(fp)
   16184:	e0bff717 	ldw	r2,-36(fp)
   16188:	1885c83a 	sub	r2,r3,r2
   1618c:	00000606 	br	161a8 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   16190:	e0bfff17 	ldw	r2,-4(fp)
   16194:	1090000c 	andi	r2,r2,16384
   16198:	10000226 	beq	r2,zero,161a4 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   1619c:	00bffd44 	movi	r2,-11
   161a0:	00000106 	br	161a8 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   161a4:	00bffec4 	movi	r2,-5
}
   161a8:	e037883a 	mov	sp,fp
   161ac:	dfc00117 	ldw	ra,4(sp)
   161b0:	df000017 	ldw	fp,0(sp)
   161b4:	dec00204 	addi	sp,sp,8
   161b8:	f800283a 	ret

000161bc <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   161bc:	defffa04 	addi	sp,sp,-24
   161c0:	dfc00515 	stw	ra,20(sp)
   161c4:	df000415 	stw	fp,16(sp)
   161c8:	df000404 	addi	fp,sp,16
   161cc:	e13ffe15 	stw	r4,-8(fp)
   161d0:	2805883a 	mov	r2,r5
   161d4:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   161d8:	e0bffe17 	ldw	r2,-8(fp)
   161dc:	10800017 	ldw	r2,0(r2)
   161e0:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   161e4:	008003f4 	movhi	r2,15
   161e8:	10909004 	addi	r2,r2,16960
   161ec:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   161f0:	e0bffe17 	ldw	r2,-8(fp)
   161f4:	10800803 	ldbu	r2,32(r2)
   161f8:	10803fcc 	andi	r2,r2,255
   161fc:	1080201c 	xori	r2,r2,128
   16200:	10bfe004 	addi	r2,r2,-128
   16204:	1000151e 	bne	r2,zero,1625c <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16208:	00000906 	br	16230 <lcd_write_command+0x74>
    if (--i == 0)
   1620c:	e0bffc17 	ldw	r2,-16(fp)
   16210:	10bfffc4 	addi	r2,r2,-1
   16214:	e0bffc15 	stw	r2,-16(fp)
   16218:	e0bffc17 	ldw	r2,-16(fp)
   1621c:	1000041e 	bne	r2,zero,16230 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   16220:	e0bffe17 	ldw	r2,-8(fp)
   16224:	00c00044 	movi	r3,1
   16228:	10c00805 	stb	r3,32(r2)
      return;
   1622c:	00000c06 	br	16260 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16230:	e0bffd17 	ldw	r2,-12(fp)
   16234:	10800104 	addi	r2,r2,4
   16238:	10800037 	ldwio	r2,0(r2)
   1623c:	1080200c 	andi	r2,r2,128
   16240:	103ff21e 	bne	r2,zero,1620c <__alt_data_end+0xf001620c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16244:	01001904 	movi	r4,100
   16248:	0019c640 	call	19c64 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   1624c:	e0bffd17 	ldw	r2,-12(fp)
   16250:	e0ffff03 	ldbu	r3,-4(fp)
   16254:	10c00035 	stwio	r3,0(r2)
   16258:	00000106 	br	16260 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   1625c:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   16260:	e037883a 	mov	sp,fp
   16264:	dfc00117 	ldw	ra,4(sp)
   16268:	df000017 	ldw	fp,0(sp)
   1626c:	dec00204 	addi	sp,sp,8
   16270:	f800283a 	ret

00016274 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   16274:	defffa04 	addi	sp,sp,-24
   16278:	dfc00515 	stw	ra,20(sp)
   1627c:	df000415 	stw	fp,16(sp)
   16280:	df000404 	addi	fp,sp,16
   16284:	e13ffe15 	stw	r4,-8(fp)
   16288:	2805883a 	mov	r2,r5
   1628c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16290:	e0bffe17 	ldw	r2,-8(fp)
   16294:	10800017 	ldw	r2,0(r2)
   16298:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   1629c:	008003f4 	movhi	r2,15
   162a0:	10909004 	addi	r2,r2,16960
   162a4:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   162a8:	e0bffe17 	ldw	r2,-8(fp)
   162ac:	10800803 	ldbu	r2,32(r2)
   162b0:	10803fcc 	andi	r2,r2,255
   162b4:	1080201c 	xori	r2,r2,128
   162b8:	10bfe004 	addi	r2,r2,-128
   162bc:	10001d1e 	bne	r2,zero,16334 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   162c0:	00000906 	br	162e8 <lcd_write_data+0x74>
    if (--i == 0)
   162c4:	e0bffc17 	ldw	r2,-16(fp)
   162c8:	10bfffc4 	addi	r2,r2,-1
   162cc:	e0bffc15 	stw	r2,-16(fp)
   162d0:	e0bffc17 	ldw	r2,-16(fp)
   162d4:	1000041e 	bne	r2,zero,162e8 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   162d8:	e0bffe17 	ldw	r2,-8(fp)
   162dc:	00c00044 	movi	r3,1
   162e0:	10c00805 	stb	r3,32(r2)
      return;
   162e4:	00001406 	br	16338 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   162e8:	e0bffd17 	ldw	r2,-12(fp)
   162ec:	10800104 	addi	r2,r2,4
   162f0:	10800037 	ldwio	r2,0(r2)
   162f4:	1080200c 	andi	r2,r2,128
   162f8:	103ff21e 	bne	r2,zero,162c4 <__alt_data_end+0xf00162c4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   162fc:	01001904 	movi	r4,100
   16300:	0019c640 	call	19c64 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   16304:	e0bffd17 	ldw	r2,-12(fp)
   16308:	10800204 	addi	r2,r2,8
   1630c:	1007883a 	mov	r3,r2
   16310:	e0bfff03 	ldbu	r2,-4(fp)
   16314:	18800035 	stwio	r2,0(r3)

  sp->address++;
   16318:	e0bffe17 	ldw	r2,-8(fp)
   1631c:	108008c3 	ldbu	r2,35(r2)
   16320:	10800044 	addi	r2,r2,1
   16324:	1007883a 	mov	r3,r2
   16328:	e0bffe17 	ldw	r2,-8(fp)
   1632c:	10c008c5 	stb	r3,35(r2)
   16330:	00000106 	br	16338 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16334:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   16338:	e037883a 	mov	sp,fp
   1633c:	dfc00117 	ldw	ra,4(sp)
   16340:	df000017 	ldw	fp,0(sp)
   16344:	dec00204 	addi	sp,sp,8
   16348:	f800283a 	ret

0001634c <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   1634c:	defffc04 	addi	sp,sp,-16
   16350:	dfc00315 	stw	ra,12(sp)
   16354:	df000215 	stw	fp,8(sp)
   16358:	df000204 	addi	fp,sp,8
   1635c:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   16360:	01400044 	movi	r5,1
   16364:	e13fff17 	ldw	r4,-4(fp)
   16368:	00161bc0 	call	161bc <lcd_write_command>

  sp->x = 0;
   1636c:	e0bfff17 	ldw	r2,-4(fp)
   16370:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   16374:	e0bfff17 	ldw	r2,-4(fp)
   16378:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   1637c:	e0bfff17 	ldw	r2,-4(fp)
   16380:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16384:	e03ffe15 	stw	zero,-8(fp)
   16388:	00001b06 	br	163f8 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   1638c:	e0bffe17 	ldw	r2,-8(fp)
   16390:	108018e4 	muli	r2,r2,99
   16394:	10801004 	addi	r2,r2,64
   16398:	e0ffff17 	ldw	r3,-4(fp)
   1639c:	1885883a 	add	r2,r3,r2
   163a0:	01801444 	movi	r6,81
   163a4:	01400804 	movi	r5,32
   163a8:	1009883a 	mov	r4,r2
   163ac:	0008d780 	call	8d78 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   163b0:	e0bffe17 	ldw	r2,-8(fp)
   163b4:	108018e4 	muli	r2,r2,99
   163b8:	10800c04 	addi	r2,r2,48
   163bc:	e0ffff17 	ldw	r3,-4(fp)
   163c0:	1885883a 	add	r2,r3,r2
   163c4:	01800404 	movi	r6,16
   163c8:	01400804 	movi	r5,32
   163cc:	1009883a 	mov	r4,r2
   163d0:	0008d780 	call	8d78 <memset>
    sp->line[y].width = 0;
   163d4:	e0ffff17 	ldw	r3,-4(fp)
   163d8:	e0bffe17 	ldw	r2,-8(fp)
   163dc:	108018e4 	muli	r2,r2,99
   163e0:	1885883a 	add	r2,r3,r2
   163e4:	10802444 	addi	r2,r2,145
   163e8:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   163ec:	e0bffe17 	ldw	r2,-8(fp)
   163f0:	10800044 	addi	r2,r2,1
   163f4:	e0bffe15 	stw	r2,-8(fp)
   163f8:	e0bffe17 	ldw	r2,-8(fp)
   163fc:	10800090 	cmplti	r2,r2,2
   16400:	103fe21e 	bne	r2,zero,1638c <__alt_data_end+0xf001638c>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   16404:	0001883a 	nop
   16408:	e037883a 	mov	sp,fp
   1640c:	dfc00117 	ldw	ra,4(sp)
   16410:	df000017 	ldw	fp,0(sp)
   16414:	dec00204 	addi	sp,sp,8
   16418:	f800283a 	ret

0001641c <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   1641c:	defff704 	addi	sp,sp,-36
   16420:	dfc00815 	stw	ra,32(sp)
   16424:	df000715 	stw	fp,28(sp)
   16428:	df000704 	addi	fp,sp,28
   1642c:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   16430:	e0bfff17 	ldw	r2,-4(fp)
   16434:	10800943 	ldbu	r2,37(r2)
   16438:	10803fcc 	andi	r2,r2,255
   1643c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16440:	e03ff915 	stw	zero,-28(fp)
   16444:	00006806 	br	165e8 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   16448:	e0ffff17 	ldw	r3,-4(fp)
   1644c:	e0bff917 	ldw	r2,-28(fp)
   16450:	108018e4 	muli	r2,r2,99
   16454:	1885883a 	add	r2,r3,r2
   16458:	10802444 	addi	r2,r2,145
   1645c:	10800003 	ldbu	r2,0(r2)
   16460:	10803fcc 	andi	r2,r2,255
   16464:	1080201c 	xori	r2,r2,128
   16468:	10bfe004 	addi	r2,r2,-128
   1646c:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   16470:	e0ffff17 	ldw	r3,-4(fp)
   16474:	e0bff917 	ldw	r2,-28(fp)
   16478:	108018e4 	muli	r2,r2,99
   1647c:	1885883a 	add	r2,r3,r2
   16480:	10802484 	addi	r2,r2,146
   16484:	10800003 	ldbu	r2,0(r2)
   16488:	10c03fcc 	andi	r3,r2,255
   1648c:	e0bffc17 	ldw	r2,-16(fp)
   16490:	1885383a 	mul	r2,r3,r2
   16494:	1005d23a 	srai	r2,r2,8
   16498:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   1649c:	e0fffb17 	ldw	r3,-20(fp)
   164a0:	e0bffd17 	ldw	r2,-12(fp)
   164a4:	18800116 	blt	r3,r2,164ac <lcd_repaint_screen+0x90>
      offset = 0;
   164a8:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   164ac:	e03ffa15 	stw	zero,-24(fp)
   164b0:	00004706 	br	165d0 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   164b4:	e0fffa17 	ldw	r3,-24(fp)
   164b8:	e0bffb17 	ldw	r2,-20(fp)
   164bc:	1885883a 	add	r2,r3,r2
   164c0:	e0fffd17 	ldw	r3,-12(fp)
   164c4:	10c9283a 	div	r4,r2,r3
   164c8:	e0fffd17 	ldw	r3,-12(fp)
   164cc:	20c7383a 	mul	r3,r4,r3
   164d0:	10c5c83a 	sub	r2,r2,r3
   164d4:	e13fff17 	ldw	r4,-4(fp)
   164d8:	e0fff917 	ldw	r3,-28(fp)
   164dc:	18c018e4 	muli	r3,r3,99
   164e0:	20c7883a 	add	r3,r4,r3
   164e4:	1885883a 	add	r2,r3,r2
   164e8:	10801004 	addi	r2,r2,64
   164ec:	10800003 	ldbu	r2,0(r2)
   164f0:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   164f4:	e0ffff17 	ldw	r3,-4(fp)
   164f8:	e0bff917 	ldw	r2,-28(fp)
   164fc:	108018e4 	muli	r2,r2,99
   16500:	1887883a 	add	r3,r3,r2
   16504:	e0bffa17 	ldw	r2,-24(fp)
   16508:	1885883a 	add	r2,r3,r2
   1650c:	10800c04 	addi	r2,r2,48
   16510:	10800003 	ldbu	r2,0(r2)
   16514:	10c03fcc 	andi	r3,r2,255
   16518:	18c0201c 	xori	r3,r3,128
   1651c:	18ffe004 	addi	r3,r3,-128
   16520:	e0bffe07 	ldb	r2,-8(fp)
   16524:	18802726 	beq	r3,r2,165c4 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   16528:	e0fff917 	ldw	r3,-28(fp)
   1652c:	d0a01604 	addi	r2,gp,-32680
   16530:	1885883a 	add	r2,r3,r2
   16534:	10800003 	ldbu	r2,0(r2)
   16538:	1007883a 	mov	r3,r2
   1653c:	e0bffa17 	ldw	r2,-24(fp)
   16540:	1885883a 	add	r2,r3,r2
   16544:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   16548:	e0fffe43 	ldbu	r3,-7(fp)
   1654c:	e0bfff17 	ldw	r2,-4(fp)
   16550:	108008c3 	ldbu	r2,35(r2)
   16554:	10803fcc 	andi	r2,r2,255
   16558:	1080201c 	xori	r2,r2,128
   1655c:	10bfe004 	addi	r2,r2,-128
   16560:	18800a26 	beq	r3,r2,1658c <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   16564:	e0fffe43 	ldbu	r3,-7(fp)
   16568:	00bfe004 	movi	r2,-128
   1656c:	1884b03a 	or	r2,r3,r2
   16570:	10803fcc 	andi	r2,r2,255
   16574:	100b883a 	mov	r5,r2
   16578:	e13fff17 	ldw	r4,-4(fp)
   1657c:	00161bc0 	call	161bc <lcd_write_command>
          sp->address = address;
   16580:	e0fffe43 	ldbu	r3,-7(fp)
   16584:	e0bfff17 	ldw	r2,-4(fp)
   16588:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   1658c:	e0bffe03 	ldbu	r2,-8(fp)
   16590:	10803fcc 	andi	r2,r2,255
   16594:	100b883a 	mov	r5,r2
   16598:	e13fff17 	ldw	r4,-4(fp)
   1659c:	00162740 	call	16274 <lcd_write_data>
        sp->line[y].visible[x] = c;
   165a0:	e0ffff17 	ldw	r3,-4(fp)
   165a4:	e0bff917 	ldw	r2,-28(fp)
   165a8:	108018e4 	muli	r2,r2,99
   165ac:	1887883a 	add	r3,r3,r2
   165b0:	e0bffa17 	ldw	r2,-24(fp)
   165b4:	1885883a 	add	r2,r3,r2
   165b8:	10800c04 	addi	r2,r2,48
   165bc:	e0fffe03 	ldbu	r3,-8(fp)
   165c0:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   165c4:	e0bffa17 	ldw	r2,-24(fp)
   165c8:	10800044 	addi	r2,r2,1
   165cc:	e0bffa15 	stw	r2,-24(fp)
   165d0:	e0bffa17 	ldw	r2,-24(fp)
   165d4:	10800410 	cmplti	r2,r2,16
   165d8:	103fb61e 	bne	r2,zero,164b4 <__alt_data_end+0xf00164b4>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   165dc:	e0bff917 	ldw	r2,-28(fp)
   165e0:	10800044 	addi	r2,r2,1
   165e4:	e0bff915 	stw	r2,-28(fp)
   165e8:	e0bff917 	ldw	r2,-28(fp)
   165ec:	10800090 	cmplti	r2,r2,2
   165f0:	103f951e 	bne	r2,zero,16448 <__alt_data_end+0xf0016448>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   165f4:	0001883a 	nop
   165f8:	e037883a 	mov	sp,fp
   165fc:	dfc00117 	ldw	ra,4(sp)
   16600:	df000017 	ldw	fp,0(sp)
   16604:	dec00204 	addi	sp,sp,8
   16608:	f800283a 	ret

0001660c <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   1660c:	defffc04 	addi	sp,sp,-16
   16610:	dfc00315 	stw	ra,12(sp)
   16614:	df000215 	stw	fp,8(sp)
   16618:	df000204 	addi	fp,sp,8
   1661c:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16620:	e03ffe15 	stw	zero,-8(fp)
   16624:	00001d06 	br	1669c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   16628:	e0bffe17 	ldw	r2,-8(fp)
   1662c:	00800f16 	blt	zero,r2,1666c <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   16630:	e0bffe17 	ldw	r2,-8(fp)
   16634:	108018e4 	muli	r2,r2,99
   16638:	10801004 	addi	r2,r2,64
   1663c:	e0ffff17 	ldw	r3,-4(fp)
   16640:	1889883a 	add	r4,r3,r2
   16644:	e0bffe17 	ldw	r2,-8(fp)
   16648:	10800044 	addi	r2,r2,1
   1664c:	108018e4 	muli	r2,r2,99
   16650:	10801004 	addi	r2,r2,64
   16654:	e0ffff17 	ldw	r3,-4(fp)
   16658:	1885883a 	add	r2,r3,r2
   1665c:	01801404 	movi	r6,80
   16660:	100b883a 	mov	r5,r2
   16664:	0008c300 	call	8c30 <memcpy>
   16668:	00000906 	br	16690 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   1666c:	e0bffe17 	ldw	r2,-8(fp)
   16670:	108018e4 	muli	r2,r2,99
   16674:	10801004 	addi	r2,r2,64
   16678:	e0ffff17 	ldw	r3,-4(fp)
   1667c:	1885883a 	add	r2,r3,r2
   16680:	01801404 	movi	r6,80
   16684:	01400804 	movi	r5,32
   16688:	1009883a 	mov	r4,r2
   1668c:	0008d780 	call	8d78 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16690:	e0bffe17 	ldw	r2,-8(fp)
   16694:	10800044 	addi	r2,r2,1
   16698:	e0bffe15 	stw	r2,-8(fp)
   1669c:	e0bffe17 	ldw	r2,-8(fp)
   166a0:	10800090 	cmplti	r2,r2,2
   166a4:	103fe01e 	bne	r2,zero,16628 <__alt_data_end+0xf0016628>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   166a8:	e0bfff17 	ldw	r2,-4(fp)
   166ac:	10800883 	ldbu	r2,34(r2)
   166b0:	10bfffc4 	addi	r2,r2,-1
   166b4:	1007883a 	mov	r3,r2
   166b8:	e0bfff17 	ldw	r2,-4(fp)
   166bc:	10c00885 	stb	r3,34(r2)
}
   166c0:	0001883a 	nop
   166c4:	e037883a 	mov	sp,fp
   166c8:	dfc00117 	ldw	ra,4(sp)
   166cc:	df000017 	ldw	fp,0(sp)
   166d0:	dec00204 	addi	sp,sp,8
   166d4:	f800283a 	ret

000166d8 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   166d8:	defff904 	addi	sp,sp,-28
   166dc:	dfc00615 	stw	ra,24(sp)
   166e0:	df000515 	stw	fp,20(sp)
   166e4:	df000504 	addi	fp,sp,20
   166e8:	e13ffe15 	stw	r4,-8(fp)
   166ec:	2805883a 	mov	r2,r5
   166f0:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   166f4:	e03ffb15 	stw	zero,-20(fp)
   166f8:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   166fc:	e0bffe17 	ldw	r2,-8(fp)
   16700:	10800a03 	ldbu	r2,40(r2)
   16704:	10803fcc 	andi	r2,r2,255
   16708:	1080201c 	xori	r2,r2,128
   1670c:	10bfe004 	addi	r2,r2,-128
   16710:	108016d8 	cmpnei	r2,r2,91
   16714:	1000411e 	bne	r2,zero,1681c <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   16718:	e0bffe17 	ldw	r2,-8(fp)
   1671c:	10800a04 	addi	r2,r2,40
   16720:	10800044 	addi	r2,r2,1
   16724:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   16728:	00000c06 	br	1675c <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   1672c:	e0bffb17 	ldw	r2,-20(fp)
   16730:	10c002a4 	muli	r3,r2,10
   16734:	e0bffd17 	ldw	r2,-12(fp)
   16738:	11000044 	addi	r4,r2,1
   1673c:	e13ffd15 	stw	r4,-12(fp)
   16740:	10800003 	ldbu	r2,0(r2)
   16744:	10803fcc 	andi	r2,r2,255
   16748:	1080201c 	xori	r2,r2,128
   1674c:	10bfe004 	addi	r2,r2,-128
   16750:	10bff404 	addi	r2,r2,-48
   16754:	1885883a 	add	r2,r3,r2
   16758:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1675c:	d0e01b17 	ldw	r3,-32660(gp)
   16760:	e0bffd17 	ldw	r2,-12(fp)
   16764:	10800003 	ldbu	r2,0(r2)
   16768:	10803fcc 	andi	r2,r2,255
   1676c:	1080201c 	xori	r2,r2,128
   16770:	10bfe004 	addi	r2,r2,-128
   16774:	10800044 	addi	r2,r2,1
   16778:	1885883a 	add	r2,r3,r2
   1677c:	10800003 	ldbu	r2,0(r2)
   16780:	10803fcc 	andi	r2,r2,255
   16784:	1080010c 	andi	r2,r2,4
   16788:	103fe81e 	bne	r2,zero,1672c <__alt_data_end+0xf001672c>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   1678c:	e0bffd17 	ldw	r2,-12(fp)
   16790:	10800003 	ldbu	r2,0(r2)
   16794:	10803fcc 	andi	r2,r2,255
   16798:	1080201c 	xori	r2,r2,128
   1679c:	10bfe004 	addi	r2,r2,-128
   167a0:	10800ed8 	cmpnei	r2,r2,59
   167a4:	10001f1e 	bne	r2,zero,16824 <lcd_handle_escape+0x14c>
    {
      ptr++;
   167a8:	e0bffd17 	ldw	r2,-12(fp)
   167ac:	10800044 	addi	r2,r2,1
   167b0:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   167b4:	00000c06 	br	167e8 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   167b8:	e0bffc17 	ldw	r2,-16(fp)
   167bc:	10c002a4 	muli	r3,r2,10
   167c0:	e0bffd17 	ldw	r2,-12(fp)
   167c4:	11000044 	addi	r4,r2,1
   167c8:	e13ffd15 	stw	r4,-12(fp)
   167cc:	10800003 	ldbu	r2,0(r2)
   167d0:	10803fcc 	andi	r2,r2,255
   167d4:	1080201c 	xori	r2,r2,128
   167d8:	10bfe004 	addi	r2,r2,-128
   167dc:	10bff404 	addi	r2,r2,-48
   167e0:	1885883a 	add	r2,r3,r2
   167e4:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   167e8:	d0e01b17 	ldw	r3,-32660(gp)
   167ec:	e0bffd17 	ldw	r2,-12(fp)
   167f0:	10800003 	ldbu	r2,0(r2)
   167f4:	10803fcc 	andi	r2,r2,255
   167f8:	1080201c 	xori	r2,r2,128
   167fc:	10bfe004 	addi	r2,r2,-128
   16800:	10800044 	addi	r2,r2,1
   16804:	1885883a 	add	r2,r3,r2
   16808:	10800003 	ldbu	r2,0(r2)
   1680c:	10803fcc 	andi	r2,r2,255
   16810:	1080010c 	andi	r2,r2,4
   16814:	103fe81e 	bne	r2,zero,167b8 <__alt_data_end+0xf00167b8>
   16818:	00000206 	br	16824 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   1681c:	00bfffc4 	movi	r2,-1
   16820:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   16824:	e0bfff07 	ldb	r2,-4(fp)
   16828:	10c012a0 	cmpeqi	r3,r2,74
   1682c:	1800291e 	bne	r3,zero,168d4 <lcd_handle_escape+0x1fc>
   16830:	10c012c8 	cmpgei	r3,r2,75
   16834:	1800031e 	bne	r3,zero,16844 <lcd_handle_escape+0x16c>
   16838:	10801220 	cmpeqi	r2,r2,72
   1683c:	1000061e 	bne	r2,zero,16858 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16840:	00004a06 	br	1696c <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   16844:	10c012e0 	cmpeqi	r3,r2,75
   16848:	1800281e 	bne	r3,zero,168ec <lcd_handle_escape+0x214>
   1684c:	108019a0 	cmpeqi	r2,r2,102
   16850:	1000011e 	bne	r2,zero,16858 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16854:	00004506 	br	1696c <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   16858:	e0bffc17 	ldw	r2,-16(fp)
   1685c:	0080050e 	bge	zero,r2,16874 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   16860:	e0bffc17 	ldw	r2,-16(fp)
   16864:	10bfffc4 	addi	r2,r2,-1
   16868:	1007883a 	mov	r3,r2
   1686c:	e0bffe17 	ldw	r2,-8(fp)
   16870:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   16874:	e0bffb17 	ldw	r2,-20(fp)
   16878:	0080370e 	bge	zero,r2,16958 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   1687c:	e0bffb17 	ldw	r2,-20(fp)
   16880:	10bfffc4 	addi	r2,r2,-1
   16884:	1007883a 	mov	r3,r2
   16888:	e0bffe17 	ldw	r2,-8(fp)
   1688c:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16890:	e0bffe17 	ldw	r2,-8(fp)
   16894:	10800883 	ldbu	r2,34(r2)
   16898:	10803fcc 	andi	r2,r2,255
   1689c:	10800170 	cmpltui	r2,r2,5
   168a0:	1000061e 	bne	r2,zero,168bc <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   168a4:	e0bffe17 	ldw	r2,-8(fp)
   168a8:	00c00104 	movi	r3,4
   168ac:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   168b0:	00000206 	br	168bc <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   168b4:	e13ffe17 	ldw	r4,-8(fp)
   168b8:	001660c0 	call	1660c <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   168bc:	e0bffe17 	ldw	r2,-8(fp)
   168c0:	10800883 	ldbu	r2,34(r2)
   168c4:	10803fcc 	andi	r2,r2,255
   168c8:	108000e8 	cmpgeui	r2,r2,3
   168cc:	103ff91e 	bne	r2,zero,168b4 <__alt_data_end+0xf00168b4>
        lcd_scroll_up(sp);
    }
    break;
   168d0:	00002106 	br	16958 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   168d4:	e0bffb17 	ldw	r2,-20(fp)
   168d8:	10800098 	cmpnei	r2,r2,2
   168dc:	1000201e 	bne	r2,zero,16960 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   168e0:	e13ffe17 	ldw	r4,-8(fp)
   168e4:	001634c0 	call	1634c <lcd_clear_screen>
    break;
   168e8:	00001d06 	br	16960 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   168ec:	e0bffb17 	ldw	r2,-20(fp)
   168f0:	00801d16 	blt	zero,r2,16968 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   168f4:	e0bffe17 	ldw	r2,-8(fp)
   168f8:	10800843 	ldbu	r2,33(r2)
   168fc:	10803fcc 	andi	r2,r2,255
   16900:	10801428 	cmpgeui	r2,r2,80
   16904:	1000181e 	bne	r2,zero,16968 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   16908:	e0bffe17 	ldw	r2,-8(fp)
   1690c:	10800883 	ldbu	r2,34(r2)
   16910:	10803fcc 	andi	r2,r2,255
   16914:	108018e4 	muli	r2,r2,99
   16918:	10801004 	addi	r2,r2,64
   1691c:	e0fffe17 	ldw	r3,-8(fp)
   16920:	1887883a 	add	r3,r3,r2
   16924:	e0bffe17 	ldw	r2,-8(fp)
   16928:	10800843 	ldbu	r2,33(r2)
   1692c:	10803fcc 	andi	r2,r2,255
   16930:	1889883a 	add	r4,r3,r2
   16934:	e0bffe17 	ldw	r2,-8(fp)
   16938:	10800843 	ldbu	r2,33(r2)
   1693c:	10803fcc 	andi	r2,r2,255
   16940:	00c01404 	movi	r3,80
   16944:	1885c83a 	sub	r2,r3,r2
   16948:	100d883a 	mov	r6,r2
   1694c:	01400804 	movi	r5,32
   16950:	0008d780 	call	8d78 <memset>
    }
    break;
   16954:	00000406 	br	16968 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   16958:	0001883a 	nop
   1695c:	00000306 	br	1696c <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   16960:	0001883a 	nop
   16964:	00000106 	br	1696c <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   16968:	0001883a 	nop
  }
}
   1696c:	0001883a 	nop
   16970:	e037883a 	mov	sp,fp
   16974:	dfc00117 	ldw	ra,4(sp)
   16978:	df000017 	ldw	fp,0(sp)
   1697c:	dec00204 	addi	sp,sp,8
   16980:	f800283a 	ret

00016984 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   16984:	defff304 	addi	sp,sp,-52
   16988:	dfc00c15 	stw	ra,48(sp)
   1698c:	df000b15 	stw	fp,44(sp)
   16990:	df000b04 	addi	fp,sp,44
   16994:	e13ffc15 	stw	r4,-16(fp)
   16998:	e17ffd15 	stw	r5,-12(fp)
   1699c:	e1bffe15 	stw	r6,-8(fp)
   169a0:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   169a4:	e0bffe17 	ldw	r2,-8(fp)
   169a8:	e0fffd17 	ldw	r3,-12(fp)
   169ac:	1885883a 	add	r2,r3,r2
   169b0:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   169b4:	e0bffc17 	ldw	r2,-16(fp)
   169b8:	00c00044 	movi	r3,1
   169bc:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   169c0:	00009906 	br	16c28 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   169c4:	e0bffd17 	ldw	r2,-12(fp)
   169c8:	10800003 	ldbu	r2,0(r2)
   169cc:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   169d0:	e0bffc17 	ldw	r2,-16(fp)
   169d4:	10800903 	ldbu	r2,36(r2)
   169d8:	10803fcc 	andi	r2,r2,255
   169dc:	1080201c 	xori	r2,r2,128
   169e0:	10bfe004 	addi	r2,r2,-128
   169e4:	10003716 	blt	r2,zero,16ac4 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   169e8:	e0bffc17 	ldw	r2,-16(fp)
   169ec:	10800903 	ldbu	r2,36(r2)
   169f0:	10803fcc 	andi	r2,r2,255
   169f4:	1080201c 	xori	r2,r2,128
   169f8:	10bfe004 	addi	r2,r2,-128
   169fc:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   16a00:	e0bffa17 	ldw	r2,-24(fp)
   16a04:	1000031e 	bne	r2,zero,16a14 <altera_avalon_lcd_16207_write+0x90>
   16a08:	e0bff907 	ldb	r2,-28(fp)
   16a0c:	108016d8 	cmpnei	r2,r2,91
   16a10:	10000d1e 	bne	r2,zero,16a48 <altera_avalon_lcd_16207_write+0xc4>
   16a14:	e0bffa17 	ldw	r2,-24(fp)
   16a18:	10001826 	beq	r2,zero,16a7c <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   16a1c:	d0e01b17 	ldw	r3,-32660(gp)
   16a20:	e0bff907 	ldb	r2,-28(fp)
   16a24:	10800044 	addi	r2,r2,1
   16a28:	1885883a 	add	r2,r3,r2
   16a2c:	10800003 	ldbu	r2,0(r2)
   16a30:	10803fcc 	andi	r2,r2,255
   16a34:	1080010c 	andi	r2,r2,4
   16a38:	1000101e 	bne	r2,zero,16a7c <altera_avalon_lcd_16207_write+0xf8>
   16a3c:	e0bff907 	ldb	r2,-28(fp)
   16a40:	10800ee0 	cmpeqi	r2,r2,59
   16a44:	10000d1e 	bne	r2,zero,16a7c <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   16a48:	e0fffc17 	ldw	r3,-16(fp)
   16a4c:	e0bffa17 	ldw	r2,-24(fp)
   16a50:	1885883a 	add	r2,r3,r2
   16a54:	10800a04 	addi	r2,r2,40
   16a58:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   16a5c:	e0bff907 	ldb	r2,-28(fp)
   16a60:	100b883a 	mov	r5,r2
   16a64:	e13ffc17 	ldw	r4,-16(fp)
   16a68:	00166d80 	call	166d8 <lcd_handle_escape>

        sp->esccount = -1;
   16a6c:	e0bffc17 	ldw	r2,-16(fp)
   16a70:	00ffffc4 	movi	r3,-1
   16a74:	10c00905 	stb	r3,36(r2)
   16a78:	00006806 	br	16c1c <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   16a7c:	e0bffc17 	ldw	r2,-16(fp)
   16a80:	10800903 	ldbu	r2,36(r2)
   16a84:	10803fcc 	andi	r2,r2,255
   16a88:	108001e8 	cmpgeui	r2,r2,7
   16a8c:	1000631e 	bne	r2,zero,16c1c <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   16a90:	e0fffc17 	ldw	r3,-16(fp)
   16a94:	e0bffa17 	ldw	r2,-24(fp)
   16a98:	1885883a 	add	r2,r3,r2
   16a9c:	10800a04 	addi	r2,r2,40
   16aa0:	e0fff903 	ldbu	r3,-28(fp)
   16aa4:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   16aa8:	e0bffc17 	ldw	r2,-16(fp)
   16aac:	10800903 	ldbu	r2,36(r2)
   16ab0:	10800044 	addi	r2,r2,1
   16ab4:	1007883a 	mov	r3,r2
   16ab8:	e0bffc17 	ldw	r2,-16(fp)
   16abc:	10c00905 	stb	r3,36(r2)
   16ac0:	00005606 	br	16c1c <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   16ac4:	e0bff907 	ldb	r2,-28(fp)
   16ac8:	108006d8 	cmpnei	r2,r2,27
   16acc:	1000031e 	bne	r2,zero,16adc <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   16ad0:	e0bffc17 	ldw	r2,-16(fp)
   16ad4:	10000905 	stb	zero,36(r2)
   16ad8:	00005006 	br	16c1c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   16adc:	e0bff907 	ldb	r2,-28(fp)
   16ae0:	10800358 	cmpnei	r2,r2,13
   16ae4:	1000031e 	bne	r2,zero,16af4 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   16ae8:	e0bffc17 	ldw	r2,-16(fp)
   16aec:	10000845 	stb	zero,33(r2)
   16af0:	00004a06 	br	16c1c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   16af4:	e0bff907 	ldb	r2,-28(fp)
   16af8:	10800298 	cmpnei	r2,r2,10
   16afc:	1000101e 	bne	r2,zero,16b40 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   16b00:	e0bffc17 	ldw	r2,-16(fp)
   16b04:	10000845 	stb	zero,33(r2)
      sp->y++;
   16b08:	e0bffc17 	ldw	r2,-16(fp)
   16b0c:	10800883 	ldbu	r2,34(r2)
   16b10:	10800044 	addi	r2,r2,1
   16b14:	1007883a 	mov	r3,r2
   16b18:	e0bffc17 	ldw	r2,-16(fp)
   16b1c:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   16b20:	e0bffc17 	ldw	r2,-16(fp)
   16b24:	10800883 	ldbu	r2,34(r2)
   16b28:	10803fcc 	andi	r2,r2,255
   16b2c:	108000f0 	cmpltui	r2,r2,3
   16b30:	10003a1e 	bne	r2,zero,16c1c <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   16b34:	e13ffc17 	ldw	r4,-16(fp)
   16b38:	001660c0 	call	1660c <lcd_scroll_up>
   16b3c:	00003706 	br	16c1c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   16b40:	e0bff907 	ldb	r2,-28(fp)
   16b44:	10800218 	cmpnei	r2,r2,8
   16b48:	10000b1e 	bne	r2,zero,16b78 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   16b4c:	e0bffc17 	ldw	r2,-16(fp)
   16b50:	10800843 	ldbu	r2,33(r2)
   16b54:	10803fcc 	andi	r2,r2,255
   16b58:	10003026 	beq	r2,zero,16c1c <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   16b5c:	e0bffc17 	ldw	r2,-16(fp)
   16b60:	10800843 	ldbu	r2,33(r2)
   16b64:	10bfffc4 	addi	r2,r2,-1
   16b68:	1007883a 	mov	r3,r2
   16b6c:	e0bffc17 	ldw	r2,-16(fp)
   16b70:	10c00845 	stb	r3,33(r2)
   16b74:	00002906 	br	16c1c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   16b78:	d0e01b17 	ldw	r3,-32660(gp)
   16b7c:	e0bff907 	ldb	r2,-28(fp)
   16b80:	10800044 	addi	r2,r2,1
   16b84:	1885883a 	add	r2,r3,r2
   16b88:	10800003 	ldbu	r2,0(r2)
   16b8c:	10803fcc 	andi	r2,r2,255
   16b90:	1080201c 	xori	r2,r2,128
   16b94:	10bfe004 	addi	r2,r2,-128
   16b98:	108025cc 	andi	r2,r2,151
   16b9c:	10001f26 	beq	r2,zero,16c1c <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   16ba0:	e0bffc17 	ldw	r2,-16(fp)
   16ba4:	10800883 	ldbu	r2,34(r2)
   16ba8:	10803fcc 	andi	r2,r2,255
   16bac:	108000b0 	cmpltui	r2,r2,2
   16bb0:	1000021e 	bne	r2,zero,16bbc <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   16bb4:	e13ffc17 	ldw	r4,-16(fp)
   16bb8:	001660c0 	call	1660c <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16bbc:	e0bffc17 	ldw	r2,-16(fp)
   16bc0:	10800843 	ldbu	r2,33(r2)
   16bc4:	10803fcc 	andi	r2,r2,255
   16bc8:	10801428 	cmpgeui	r2,r2,80
   16bcc:	10000d1e 	bne	r2,zero,16c04 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   16bd0:	e0bffc17 	ldw	r2,-16(fp)
   16bd4:	10800883 	ldbu	r2,34(r2)
   16bd8:	10c03fcc 	andi	r3,r2,255
   16bdc:	e0bffc17 	ldw	r2,-16(fp)
   16be0:	10800843 	ldbu	r2,33(r2)
   16be4:	10803fcc 	andi	r2,r2,255
   16be8:	e13ffc17 	ldw	r4,-16(fp)
   16bec:	18c018e4 	muli	r3,r3,99
   16bf0:	20c7883a 	add	r3,r4,r3
   16bf4:	1885883a 	add	r2,r3,r2
   16bf8:	10801004 	addi	r2,r2,64
   16bfc:	e0fff903 	ldbu	r3,-28(fp)
   16c00:	10c00005 	stb	r3,0(r2)

      sp->x++;
   16c04:	e0bffc17 	ldw	r2,-16(fp)
   16c08:	10800843 	ldbu	r2,33(r2)
   16c0c:	10800044 	addi	r2,r2,1
   16c10:	1007883a 	mov	r3,r2
   16c14:	e0bffc17 	ldw	r2,-16(fp)
   16c18:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   16c1c:	e0bffd17 	ldw	r2,-12(fp)
   16c20:	10800044 	addi	r2,r2,1
   16c24:	e0bffd15 	stw	r2,-12(fp)
   16c28:	e0fffd17 	ldw	r3,-12(fp)
   16c2c:	e0bff817 	ldw	r2,-32(fp)
   16c30:	18bf6436 	bltu	r3,r2,169c4 <__alt_data_end+0xf00169c4>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   16c34:	00800404 	movi	r2,16
   16c38:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16c3c:	e03ff515 	stw	zero,-44(fp)
   16c40:	00003706 	br	16d20 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   16c44:	00801404 	movi	r2,80
   16c48:	e0bff715 	stw	r2,-36(fp)
   16c4c:	00001106 	br	16c94 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   16c50:	e0bff717 	ldw	r2,-36(fp)
   16c54:	10bfffc4 	addi	r2,r2,-1
   16c58:	e13ffc17 	ldw	r4,-16(fp)
   16c5c:	e0fff517 	ldw	r3,-44(fp)
   16c60:	18c018e4 	muli	r3,r3,99
   16c64:	20c7883a 	add	r3,r4,r3
   16c68:	1885883a 	add	r2,r3,r2
   16c6c:	10801004 	addi	r2,r2,64
   16c70:	10800003 	ldbu	r2,0(r2)
   16c74:	10803fcc 	andi	r2,r2,255
   16c78:	1080201c 	xori	r2,r2,128
   16c7c:	10bfe004 	addi	r2,r2,-128
   16c80:	10800820 	cmpeqi	r2,r2,32
   16c84:	10000626 	beq	r2,zero,16ca0 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   16c88:	e0bff717 	ldw	r2,-36(fp)
   16c8c:	10bfffc4 	addi	r2,r2,-1
   16c90:	e0bff715 	stw	r2,-36(fp)
   16c94:	e0bff717 	ldw	r2,-36(fp)
   16c98:	00bfed16 	blt	zero,r2,16c50 <__alt_data_end+0xf0016c50>
   16c9c:	00000106 	br	16ca4 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   16ca0:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   16ca4:	e0bff717 	ldw	r2,-36(fp)
   16ca8:	10800448 	cmpgei	r2,r2,17
   16cac:	1000031e 	bne	r2,zero,16cbc <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   16cb0:	00800404 	movi	r2,16
   16cb4:	e0bff715 	stw	r2,-36(fp)
   16cb8:	00000306 	br	16cc8 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   16cbc:	e0bff717 	ldw	r2,-36(fp)
   16cc0:	10800044 	addi	r2,r2,1
   16cc4:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   16cc8:	e0bff717 	ldw	r2,-36(fp)
   16ccc:	1009883a 	mov	r4,r2
   16cd0:	e0fffc17 	ldw	r3,-16(fp)
   16cd4:	e0bff517 	ldw	r2,-44(fp)
   16cd8:	108018e4 	muli	r2,r2,99
   16cdc:	1885883a 	add	r2,r3,r2
   16ce0:	10802444 	addi	r2,r2,145
   16ce4:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   16ce8:	e0fff617 	ldw	r3,-40(fp)
   16cec:	e0bff717 	ldw	r2,-36(fp)
   16cf0:	1880020e 	bge	r3,r2,16cfc <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   16cf4:	e0bff717 	ldw	r2,-36(fp)
   16cf8:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   16cfc:	e0fffc17 	ldw	r3,-16(fp)
   16d00:	e0bff517 	ldw	r2,-44(fp)
   16d04:	108018e4 	muli	r2,r2,99
   16d08:	1885883a 	add	r2,r3,r2
   16d0c:	10802484 	addi	r2,r2,146
   16d10:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16d14:	e0bff517 	ldw	r2,-44(fp)
   16d18:	10800044 	addi	r2,r2,1
   16d1c:	e0bff515 	stw	r2,-44(fp)
   16d20:	e0bff517 	ldw	r2,-44(fp)
   16d24:	10800090 	cmplti	r2,r2,2
   16d28:	103fc61e 	bne	r2,zero,16c44 <__alt_data_end+0xf0016c44>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   16d2c:	e0bff617 	ldw	r2,-40(fp)
   16d30:	10800448 	cmpgei	r2,r2,17
   16d34:	1000031e 	bne	r2,zero,16d44 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   16d38:	e0bffc17 	ldw	r2,-16(fp)
   16d3c:	10000985 	stb	zero,38(r2)
   16d40:	00002d06 	br	16df8 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   16d44:	e0bff617 	ldw	r2,-40(fp)
   16d48:	1085883a 	add	r2,r2,r2
   16d4c:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   16d50:	e0bff617 	ldw	r2,-40(fp)
   16d54:	1007883a 	mov	r3,r2
   16d58:	e0bffc17 	ldw	r2,-16(fp)
   16d5c:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16d60:	e03ff515 	stw	zero,-44(fp)
   16d64:	00002106 	br	16dec <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   16d68:	e0fffc17 	ldw	r3,-16(fp)
   16d6c:	e0bff517 	ldw	r2,-44(fp)
   16d70:	108018e4 	muli	r2,r2,99
   16d74:	1885883a 	add	r2,r3,r2
   16d78:	10802444 	addi	r2,r2,145
   16d7c:	10800003 	ldbu	r2,0(r2)
   16d80:	10803fcc 	andi	r2,r2,255
   16d84:	1080201c 	xori	r2,r2,128
   16d88:	10bfe004 	addi	r2,r2,-128
   16d8c:	10800450 	cmplti	r2,r2,17
   16d90:	1000131e 	bne	r2,zero,16de0 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   16d94:	e0fffc17 	ldw	r3,-16(fp)
   16d98:	e0bff517 	ldw	r2,-44(fp)
   16d9c:	108018e4 	muli	r2,r2,99
   16da0:	1885883a 	add	r2,r3,r2
   16da4:	10802444 	addi	r2,r2,145
   16da8:	10800003 	ldbu	r2,0(r2)
   16dac:	10803fcc 	andi	r2,r2,255
   16db0:	1080201c 	xori	r2,r2,128
   16db4:	10bfe004 	addi	r2,r2,-128
   16db8:	1006923a 	slli	r3,r2,8
   16dbc:	e0bff617 	ldw	r2,-40(fp)
   16dc0:	1885283a 	div	r2,r3,r2
   16dc4:	1009883a 	mov	r4,r2
   16dc8:	e0fffc17 	ldw	r3,-16(fp)
   16dcc:	e0bff517 	ldw	r2,-44(fp)
   16dd0:	108018e4 	muli	r2,r2,99
   16dd4:	1885883a 	add	r2,r3,r2
   16dd8:	10802484 	addi	r2,r2,146
   16ddc:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16de0:	e0bff517 	ldw	r2,-44(fp)
   16de4:	10800044 	addi	r2,r2,1
   16de8:	e0bff515 	stw	r2,-44(fp)
   16dec:	e0bff517 	ldw	r2,-44(fp)
   16df0:	10800090 	cmplti	r2,r2,2
   16df4:	103fdc1e 	bne	r2,zero,16d68 <__alt_data_end+0xf0016d68>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   16df8:	e0bffc17 	ldw	r2,-16(fp)
   16dfc:	10800943 	ldbu	r2,37(r2)
   16e00:	10803fcc 	andi	r2,r2,255
   16e04:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   16e08:	e13ffc17 	ldw	r4,-16(fp)
   16e0c:	001641c0 	call	1641c <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   16e10:	e0bffc17 	ldw	r2,-16(fp)
   16e14:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   16e18:	e0bffc17 	ldw	r2,-16(fp)
   16e1c:	10800943 	ldbu	r2,37(r2)
   16e20:	10c03fcc 	andi	r3,r2,255
   16e24:	e0bffb17 	ldw	r2,-20(fp)
   16e28:	18800426 	beq	r3,r2,16e3c <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   16e2c:	e0bffc17 	ldw	r2,-16(fp)
   16e30:	00c00044 	movi	r3,1
   16e34:	10c009c5 	stb	r3,39(r2)
  }
   16e38:	003fef06 	br	16df8 <__alt_data_end+0xf0016df8>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   16e3c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   16e40:	e0bffe17 	ldw	r2,-8(fp)
}
   16e44:	e037883a 	mov	sp,fp
   16e48:	dfc00117 	ldw	ra,4(sp)
   16e4c:	df000017 	ldw	fp,0(sp)
   16e50:	dec00204 	addi	sp,sp,8
   16e54:	f800283a 	ret

00016e58 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   16e58:	defffc04 	addi	sp,sp,-16
   16e5c:	dfc00315 	stw	ra,12(sp)
   16e60:	df000215 	stw	fp,8(sp)
   16e64:	df000204 	addi	fp,sp,8
   16e68:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   16e6c:	e0bfff17 	ldw	r2,-4(fp)
   16e70:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   16e74:	e0bffe17 	ldw	r2,-8(fp)
   16e78:	10800943 	ldbu	r2,37(r2)
   16e7c:	10803fcc 	andi	r2,r2,255
   16e80:	10c00044 	addi	r3,r2,1
   16e84:	e0bffe17 	ldw	r2,-8(fp)
   16e88:	10800983 	ldbu	r2,38(r2)
   16e8c:	10803fcc 	andi	r2,r2,255
   16e90:	18800316 	blt	r3,r2,16ea0 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   16e94:	e0bffe17 	ldw	r2,-8(fp)
   16e98:	10000945 	stb	zero,37(r2)
   16e9c:	00000606 	br	16eb8 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   16ea0:	e0bffe17 	ldw	r2,-8(fp)
   16ea4:	10800943 	ldbu	r2,37(r2)
   16ea8:	10800044 	addi	r2,r2,1
   16eac:	1007883a 	mov	r3,r2
   16eb0:	e0bffe17 	ldw	r2,-8(fp)
   16eb4:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   16eb8:	e0bffe17 	ldw	r2,-8(fp)
   16ebc:	10800983 	ldbu	r2,38(r2)
   16ec0:	10803fcc 	andi	r2,r2,255
   16ec4:	10000826 	beq	r2,zero,16ee8 <alt_lcd_16207_timeout+0x90>
   16ec8:	e0bffe17 	ldw	r2,-8(fp)
   16ecc:	108009c3 	ldbu	r2,39(r2)
   16ed0:	10803fcc 	andi	r2,r2,255
   16ed4:	1080201c 	xori	r2,r2,128
   16ed8:	10bfe004 	addi	r2,r2,-128
   16edc:	1000021e 	bne	r2,zero,16ee8 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   16ee0:	e13ffe17 	ldw	r4,-8(fp)
   16ee4:	001641c0 	call	1641c <lcd_repaint_screen>

  return sp->period;
   16ee8:	e0bffe17 	ldw	r2,-8(fp)
   16eec:	10800717 	ldw	r2,28(r2)
}
   16ef0:	e037883a 	mov	sp,fp
   16ef4:	dfc00117 	ldw	ra,4(sp)
   16ef8:	df000017 	ldw	fp,0(sp)
   16efc:	dec00204 	addi	sp,sp,8
   16f00:	f800283a 	ret

00016f04 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   16f04:	defffc04 	addi	sp,sp,-16
   16f08:	dfc00315 	stw	ra,12(sp)
   16f0c:	df000215 	stw	fp,8(sp)
   16f10:	df000204 	addi	fp,sp,8
   16f14:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   16f18:	e0bfff17 	ldw	r2,-4(fp)
   16f1c:	10800017 	ldw	r2,0(r2)
   16f20:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   16f24:	e0bfff17 	ldw	r2,-4(fp)
   16f28:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   16f2c:	010ea604 	movi	r4,15000
   16f30:	0019c640 	call	19c64 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16f34:	e0bffe17 	ldw	r2,-8(fp)
   16f38:	00c00c04 	movi	r3,48
   16f3c:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   16f40:	01040104 	movi	r4,4100
   16f44:	0019c640 	call	19c64 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16f48:	e0bffe17 	ldw	r2,-8(fp)
   16f4c:	00c00c04 	movi	r3,48
   16f50:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   16f54:	0100fa04 	movi	r4,1000
   16f58:	0019c640 	call	19c64 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16f5c:	e0bffe17 	ldw	r2,-8(fp)
   16f60:	00c00c04 	movi	r3,48
   16f64:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   16f68:	01400e04 	movi	r5,56
   16f6c:	e13fff17 	ldw	r4,-4(fp)
   16f70:	00161bc0 	call	161bc <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   16f74:	01400204 	movi	r5,8
   16f78:	e13fff17 	ldw	r4,-4(fp)
   16f7c:	00161bc0 	call	161bc <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   16f80:	e13fff17 	ldw	r4,-4(fp)
   16f84:	001634c0 	call	1634c <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   16f88:	01400184 	movi	r5,6
   16f8c:	e13fff17 	ldw	r4,-4(fp)
   16f90:	00161bc0 	call	161bc <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   16f94:	01400304 	movi	r5,12
   16f98:	e13fff17 	ldw	r4,-4(fp)
   16f9c:	00161bc0 	call	161bc <lcd_write_command>

  sp->esccount = -1;
   16fa0:	e0bfff17 	ldw	r2,-4(fp)
   16fa4:	00ffffc4 	movi	r3,-1
   16fa8:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   16fac:	e0bfff17 	ldw	r2,-4(fp)
   16fb0:	10800a04 	addi	r2,r2,40
   16fb4:	01800204 	movi	r6,8
   16fb8:	000b883a 	mov	r5,zero
   16fbc:	1009883a 	mov	r4,r2
   16fc0:	0008d780 	call	8d78 <memset>

  sp->scrollpos = 0;
   16fc4:	e0bfff17 	ldw	r2,-4(fp)
   16fc8:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   16fcc:	e0bfff17 	ldw	r2,-4(fp)
   16fd0:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   16fd4:	e0bfff17 	ldw	r2,-4(fp)
   16fd8:	100009c5 	stb	zero,39(r2)
   16fdc:	d0e05817 	ldw	r3,-32416(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   16fe0:	00800284 	movi	r2,10
   16fe4:	1885203a 	divu	r2,r3,r2
   16fe8:	1007883a 	mov	r3,r2
   16fec:	e0bfff17 	ldw	r2,-4(fp)
   16ff0:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   16ff4:	e0bfff17 	ldw	r2,-4(fp)
   16ff8:	10c00104 	addi	r3,r2,4
   16ffc:	e0bfff17 	ldw	r2,-4(fp)
   17000:	10800717 	ldw	r2,28(r2)
   17004:	e1ffff17 	ldw	r7,-4(fp)
   17008:	01800074 	movhi	r6,1
   1700c:	319b9604 	addi	r6,r6,28248
   17010:	100b883a 	mov	r5,r2
   17014:	1809883a 	mov	r4,r3
   17018:	001929c0 	call	1929c <alt_alarm_start>
}
   1701c:	0001883a 	nop
   17020:	e037883a 	mov	sp,fp
   17024:	dfc00117 	ldw	ra,4(sp)
   17028:	df000017 	ldw	fp,0(sp)
   1702c:	dec00204 	addi	sp,sp,8
   17030:	f800283a 	ret

00017034 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17034:	defffa04 	addi	sp,sp,-24
   17038:	dfc00515 	stw	ra,20(sp)
   1703c:	df000415 	stw	fp,16(sp)
   17040:	df000404 	addi	fp,sp,16
   17044:	e13ffd15 	stw	r4,-12(fp)
   17048:	e17ffe15 	stw	r5,-8(fp)
   1704c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   17050:	e0bffd17 	ldw	r2,-12(fp)
   17054:	10800017 	ldw	r2,0(r2)
   17058:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   1705c:	e0bffc17 	ldw	r2,-16(fp)
   17060:	10c00a04 	addi	r3,r2,40
   17064:	e0bffd17 	ldw	r2,-12(fp)
   17068:	10800217 	ldw	r2,8(r2)
   1706c:	100f883a 	mov	r7,r2
   17070:	e1bfff17 	ldw	r6,-4(fp)
   17074:	e17ffe17 	ldw	r5,-8(fp)
   17078:	1809883a 	mov	r4,r3
   1707c:	00169840 	call	16984 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   17080:	e037883a 	mov	sp,fp
   17084:	dfc00117 	ldw	ra,4(sp)
   17088:	df000017 	ldw	fp,0(sp)
   1708c:	dec00204 	addi	sp,sp,8
   17090:	f800283a 	ret

00017094 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   17094:	defff904 	addi	sp,sp,-28
   17098:	dfc00615 	stw	ra,24(sp)
   1709c:	df000515 	stw	fp,20(sp)
   170a0:	df000504 	addi	fp,sp,20
   170a4:	e13ffe15 	stw	r4,-8(fp)
   170a8:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   170ac:	0007883a 	mov	r3,zero
   170b0:	e0bffe17 	ldw	r2,-8(fp)
   170b4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   170b8:	e0bffe17 	ldw	r2,-8(fp)
   170bc:	10800104 	addi	r2,r2,4
   170c0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   170c4:	0005303a 	rdctl	r2,status
   170c8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   170cc:	e0fffc17 	ldw	r3,-16(fp)
   170d0:	00bfff84 	movi	r2,-2
   170d4:	1884703a 	and	r2,r3,r2
   170d8:	1001703a 	wrctl	status,r2
  
  return context;
   170dc:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   170e0:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   170e4:	0019b5c0 	call	19b5c <alt_tick>
   170e8:	e0bffb17 	ldw	r2,-20(fp)
   170ec:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   170f0:	e0bffd17 	ldw	r2,-12(fp)
   170f4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   170f8:	0001883a 	nop
   170fc:	e037883a 	mov	sp,fp
   17100:	dfc00117 	ldw	ra,4(sp)
   17104:	df000017 	ldw	fp,0(sp)
   17108:	dec00204 	addi	sp,sp,8
   1710c:	f800283a 	ret

00017110 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   17110:	defff904 	addi	sp,sp,-28
   17114:	dfc00615 	stw	ra,24(sp)
   17118:	df000515 	stw	fp,20(sp)
   1711c:	df000504 	addi	fp,sp,20
   17120:	e13ffc15 	stw	r4,-16(fp)
   17124:	e17ffd15 	stw	r5,-12(fp)
   17128:	e1bffe15 	stw	r6,-8(fp)
   1712c:	e1ffff15 	stw	r7,-4(fp)
   17130:	e0bfff17 	ldw	r2,-4(fp)
   17134:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   17138:	d0a05817 	ldw	r2,-32416(gp)
   1713c:	1000021e 	bne	r2,zero,17148 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   17140:	e0bffb17 	ldw	r2,-20(fp)
   17144:	d0a05815 	stw	r2,-32416(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   17148:	e0bffc17 	ldw	r2,-16(fp)
   1714c:	10800104 	addi	r2,r2,4
   17150:	00c001c4 	movi	r3,7
   17154:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   17158:	01800074 	movhi	r6,1
   1715c:	319c2504 	addi	r6,r6,28820
   17160:	e17ffc17 	ldw	r5,-16(fp)
   17164:	e13ffe17 	ldw	r4,-8(fp)
   17168:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   1716c:	0001883a 	nop
   17170:	e037883a 	mov	sp,fp
   17174:	dfc00117 	ldw	ra,4(sp)
   17178:	df000017 	ldw	fp,0(sp)
   1717c:	dec00204 	addi	sp,sp,8
   17180:	f800283a 	ret

00017184 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   17184:	defffa04 	addi	sp,sp,-24
   17188:	dfc00515 	stw	ra,20(sp)
   1718c:	df000415 	stw	fp,16(sp)
   17190:	df000404 	addi	fp,sp,16
   17194:	e13ffd15 	stw	r4,-12(fp)
   17198:	e17ffe15 	stw	r5,-8(fp)
   1719c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   171a0:	e0bffd17 	ldw	r2,-12(fp)
   171a4:	10800017 	ldw	r2,0(r2)
   171a8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   171ac:	e0bffc17 	ldw	r2,-16(fp)
   171b0:	10c00a04 	addi	r3,r2,40
   171b4:	e0bffd17 	ldw	r2,-12(fp)
   171b8:	10800217 	ldw	r2,8(r2)
   171bc:	100f883a 	mov	r7,r2
   171c0:	e1bfff17 	ldw	r6,-4(fp)
   171c4:	e17ffe17 	ldw	r5,-8(fp)
   171c8:	1809883a 	mov	r4,r3
   171cc:	00176940 	call	17694 <altera_avalon_uart_read>
      fd->fd_flags);
}
   171d0:	e037883a 	mov	sp,fp
   171d4:	dfc00117 	ldw	ra,4(sp)
   171d8:	df000017 	ldw	fp,0(sp)
   171dc:	dec00204 	addi	sp,sp,8
   171e0:	f800283a 	ret

000171e4 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   171e4:	defffa04 	addi	sp,sp,-24
   171e8:	dfc00515 	stw	ra,20(sp)
   171ec:	df000415 	stw	fp,16(sp)
   171f0:	df000404 	addi	fp,sp,16
   171f4:	e13ffd15 	stw	r4,-12(fp)
   171f8:	e17ffe15 	stw	r5,-8(fp)
   171fc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17200:	e0bffd17 	ldw	r2,-12(fp)
   17204:	10800017 	ldw	r2,0(r2)
   17208:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   1720c:	e0bffc17 	ldw	r2,-16(fp)
   17210:	10c00a04 	addi	r3,r2,40
   17214:	e0bffd17 	ldw	r2,-12(fp)
   17218:	10800217 	ldw	r2,8(r2)
   1721c:	100f883a 	mov	r7,r2
   17220:	e1bfff17 	ldw	r6,-4(fp)
   17224:	e17ffe17 	ldw	r5,-8(fp)
   17228:	1809883a 	mov	r4,r3
   1722c:	00178ac0 	call	178ac <altera_avalon_uart_write>
      fd->fd_flags);
}
   17230:	e037883a 	mov	sp,fp
   17234:	dfc00117 	ldw	ra,4(sp)
   17238:	df000017 	ldw	fp,0(sp)
   1723c:	dec00204 	addi	sp,sp,8
   17240:	f800283a 	ret

00017244 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   17244:	defffc04 	addi	sp,sp,-16
   17248:	dfc00315 	stw	ra,12(sp)
   1724c:	df000215 	stw	fp,8(sp)
   17250:	df000204 	addi	fp,sp,8
   17254:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17258:	e0bfff17 	ldw	r2,-4(fp)
   1725c:	10800017 	ldw	r2,0(r2)
   17260:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   17264:	e0bffe17 	ldw	r2,-8(fp)
   17268:	10c00a04 	addi	r3,r2,40
   1726c:	e0bfff17 	ldw	r2,-4(fp)
   17270:	10800217 	ldw	r2,8(r2)
   17274:	100b883a 	mov	r5,r2
   17278:	1809883a 	mov	r4,r3
   1727c:	00176040 	call	17604 <altera_avalon_uart_close>
}
   17280:	e037883a 	mov	sp,fp
   17284:	dfc00117 	ldw	ra,4(sp)
   17288:	df000017 	ldw	fp,0(sp)
   1728c:	dec00204 	addi	sp,sp,8
   17290:	f800283a 	ret

00017294 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   17294:	defff904 	addi	sp,sp,-28
   17298:	dfc00615 	stw	ra,24(sp)
   1729c:	df000515 	stw	fp,20(sp)
   172a0:	df000504 	addi	fp,sp,20
   172a4:	e13ffd15 	stw	r4,-12(fp)
   172a8:	e17ffe15 	stw	r5,-8(fp)
   172ac:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   172b0:	e0bffd17 	ldw	r2,-12(fp)
   172b4:	10800017 	ldw	r2,0(r2)
   172b8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   172bc:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   172c0:	1000041e 	bne	r2,zero,172d4 <altera_avalon_uart_init+0x40>
   172c4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   172c8:	1000021e 	bne	r2,zero,172d4 <altera_avalon_uart_init+0x40>
   172cc:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   172d0:	10000226 	beq	r2,zero,172dc <altera_avalon_uart_init+0x48>
   172d4:	00800044 	movi	r2,1
   172d8:	00000106 	br	172e0 <altera_avalon_uart_init+0x4c>
   172dc:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   172e0:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   172e4:	e0bffc17 	ldw	r2,-16(fp)
   172e8:	10000d1e 	bne	r2,zero,17320 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   172ec:	e0bffd17 	ldw	r2,-12(fp)
   172f0:	00c32004 	movi	r3,3200
   172f4:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   172f8:	e0bffb17 	ldw	r2,-20(fp)
   172fc:	10800304 	addi	r2,r2,12
   17300:	e0fffd17 	ldw	r3,-12(fp)
   17304:	18c00117 	ldw	r3,4(r3)
   17308:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   1730c:	01800074 	movhi	r6,1
   17310:	319cce04 	addi	r6,r6,29496
   17314:	e17ffd17 	ldw	r5,-12(fp)
   17318:	e13fff17 	ldw	r4,-4(fp)
   1731c:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   17320:	0001883a 	nop
   17324:	e037883a 	mov	sp,fp
   17328:	dfc00117 	ldw	ra,4(sp)
   1732c:	df000017 	ldw	fp,0(sp)
   17330:	dec00204 	addi	sp,sp,8
   17334:	f800283a 	ret

00017338 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   17338:	defff904 	addi	sp,sp,-28
   1733c:	dfc00615 	stw	ra,24(sp)
   17340:	df000515 	stw	fp,20(sp)
   17344:	df000504 	addi	fp,sp,20
   17348:	e13ffe15 	stw	r4,-8(fp)
   1734c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   17350:	e0bffe17 	ldw	r2,-8(fp)
   17354:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   17358:	e0bffb17 	ldw	r2,-20(fp)
   1735c:	10800017 	ldw	r2,0(r2)
   17360:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   17364:	e0bffc17 	ldw	r2,-16(fp)
   17368:	10800204 	addi	r2,r2,8
   1736c:	10800037 	ldwio	r2,0(r2)
   17370:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   17374:	e0bffc17 	ldw	r2,-16(fp)
   17378:	10800204 	addi	r2,r2,8
   1737c:	0007883a 	mov	r3,zero
   17380:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   17384:	e0bffc17 	ldw	r2,-16(fp)
   17388:	10800204 	addi	r2,r2,8
   1738c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   17390:	e0bffd17 	ldw	r2,-12(fp)
   17394:	1080200c 	andi	r2,r2,128
   17398:	10000326 	beq	r2,zero,173a8 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   1739c:	e17ffd17 	ldw	r5,-12(fp)
   173a0:	e13ffb17 	ldw	r4,-20(fp)
   173a4:	00173d80 	call	173d8 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   173a8:	e0bffd17 	ldw	r2,-12(fp)
   173ac:	1081100c 	andi	r2,r2,1088
   173b0:	10000326 	beq	r2,zero,173c0 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   173b4:	e17ffd17 	ldw	r5,-12(fp)
   173b8:	e13ffb17 	ldw	r4,-20(fp)
   173bc:	00174bc0 	call	174bc <altera_avalon_uart_txirq>
  }
  

}
   173c0:	0001883a 	nop
   173c4:	e037883a 	mov	sp,fp
   173c8:	dfc00117 	ldw	ra,4(sp)
   173cc:	df000017 	ldw	fp,0(sp)
   173d0:	dec00204 	addi	sp,sp,8
   173d4:	f800283a 	ret

000173d8 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   173d8:	defffc04 	addi	sp,sp,-16
   173dc:	df000315 	stw	fp,12(sp)
   173e0:	df000304 	addi	fp,sp,12
   173e4:	e13ffe15 	stw	r4,-8(fp)
   173e8:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   173ec:	e0bfff17 	ldw	r2,-4(fp)
   173f0:	108000cc 	andi	r2,r2,3
   173f4:	10002c1e 	bne	r2,zero,174a8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   173f8:	e0bffe17 	ldw	r2,-8(fp)
   173fc:	10800317 	ldw	r2,12(r2)
   17400:	e0bffe17 	ldw	r2,-8(fp)
   17404:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17408:	e0bffe17 	ldw	r2,-8(fp)
   1740c:	10800317 	ldw	r2,12(r2)
   17410:	10800044 	addi	r2,r2,1
   17414:	10800fcc 	andi	r2,r2,63
   17418:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   1741c:	e0bffe17 	ldw	r2,-8(fp)
   17420:	10800317 	ldw	r2,12(r2)
   17424:	e0fffe17 	ldw	r3,-8(fp)
   17428:	18c00017 	ldw	r3,0(r3)
   1742c:	18c00037 	ldwio	r3,0(r3)
   17430:	1809883a 	mov	r4,r3
   17434:	e0fffe17 	ldw	r3,-8(fp)
   17438:	1885883a 	add	r2,r3,r2
   1743c:	10800704 	addi	r2,r2,28
   17440:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   17444:	e0bffe17 	ldw	r2,-8(fp)
   17448:	e0fffd17 	ldw	r3,-12(fp)
   1744c:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17450:	e0bffe17 	ldw	r2,-8(fp)
   17454:	10800317 	ldw	r2,12(r2)
   17458:	10800044 	addi	r2,r2,1
   1745c:	10800fcc 	andi	r2,r2,63
   17460:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   17464:	e0bffe17 	ldw	r2,-8(fp)
   17468:	10c00217 	ldw	r3,8(r2)
   1746c:	e0bffd17 	ldw	r2,-12(fp)
   17470:	18800e1e 	bne	r3,r2,174ac <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17474:	e0bffe17 	ldw	r2,-8(fp)
   17478:	10c00117 	ldw	r3,4(r2)
   1747c:	00bfdfc4 	movi	r2,-129
   17480:	1886703a 	and	r3,r3,r2
   17484:	e0bffe17 	ldw	r2,-8(fp)
   17488:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   1748c:	e0bffe17 	ldw	r2,-8(fp)
   17490:	10800017 	ldw	r2,0(r2)
   17494:	10800304 	addi	r2,r2,12
   17498:	e0fffe17 	ldw	r3,-8(fp)
   1749c:	18c00117 	ldw	r3,4(r3)
   174a0:	10c00035 	stwio	r3,0(r2)
   174a4:	00000106 	br	174ac <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   174a8:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   174ac:	e037883a 	mov	sp,fp
   174b0:	df000017 	ldw	fp,0(sp)
   174b4:	dec00104 	addi	sp,sp,4
   174b8:	f800283a 	ret

000174bc <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   174bc:	defffb04 	addi	sp,sp,-20
   174c0:	df000415 	stw	fp,16(sp)
   174c4:	df000404 	addi	fp,sp,16
   174c8:	e13ffc15 	stw	r4,-16(fp)
   174cc:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   174d0:	e0bffc17 	ldw	r2,-16(fp)
   174d4:	10c00417 	ldw	r3,16(r2)
   174d8:	e0bffc17 	ldw	r2,-16(fp)
   174dc:	10800517 	ldw	r2,20(r2)
   174e0:	18803226 	beq	r3,r2,175ac <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   174e4:	e0bffc17 	ldw	r2,-16(fp)
   174e8:	10800617 	ldw	r2,24(r2)
   174ec:	1080008c 	andi	r2,r2,2
   174f0:	10000326 	beq	r2,zero,17500 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   174f4:	e0bffd17 	ldw	r2,-12(fp)
   174f8:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   174fc:	10001d26 	beq	r2,zero,17574 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17500:	e0bffc17 	ldw	r2,-16(fp)
   17504:	10800417 	ldw	r2,16(r2)
   17508:	e0bffc17 	ldw	r2,-16(fp)
   1750c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   17510:	e0bffc17 	ldw	r2,-16(fp)
   17514:	10800017 	ldw	r2,0(r2)
   17518:	10800104 	addi	r2,r2,4
   1751c:	e0fffc17 	ldw	r3,-16(fp)
   17520:	18c00417 	ldw	r3,16(r3)
   17524:	e13ffc17 	ldw	r4,-16(fp)
   17528:	20c7883a 	add	r3,r4,r3
   1752c:	18c01704 	addi	r3,r3,92
   17530:	18c00003 	ldbu	r3,0(r3)
   17534:	18c03fcc 	andi	r3,r3,255
   17538:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   1753c:	e0bffc17 	ldw	r2,-16(fp)
   17540:	10800417 	ldw	r2,16(r2)
   17544:	10800044 	addi	r2,r2,1
   17548:	e0fffc17 	ldw	r3,-16(fp)
   1754c:	18800415 	stw	r2,16(r3)
   17550:	10c00fcc 	andi	r3,r2,63
   17554:	e0bffc17 	ldw	r2,-16(fp)
   17558:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1755c:	e0bffc17 	ldw	r2,-16(fp)
   17560:	10800117 	ldw	r2,4(r2)
   17564:	10c01014 	ori	r3,r2,64
   17568:	e0bffc17 	ldw	r2,-16(fp)
   1756c:	10c00115 	stw	r3,4(r2)
   17570:	00000e06 	br	175ac <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   17574:	e0bffc17 	ldw	r2,-16(fp)
   17578:	10800017 	ldw	r2,0(r2)
   1757c:	10800204 	addi	r2,r2,8
   17580:	10800037 	ldwio	r2,0(r2)
   17584:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17588:	e0bffd17 	ldw	r2,-12(fp)
   1758c:	1082000c 	andi	r2,r2,2048
   17590:	1000061e 	bne	r2,zero,175ac <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17594:	e0bffc17 	ldw	r2,-16(fp)
   17598:	10c00117 	ldw	r3,4(r2)
   1759c:	00bfefc4 	movi	r2,-65
   175a0:	1886703a 	and	r3,r3,r2
   175a4:	e0bffc17 	ldw	r2,-16(fp)
   175a8:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   175ac:	e0bffc17 	ldw	r2,-16(fp)
   175b0:	10c00417 	ldw	r3,16(r2)
   175b4:	e0bffc17 	ldw	r2,-16(fp)
   175b8:	10800517 	ldw	r2,20(r2)
   175bc:	1880061e 	bne	r3,r2,175d8 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   175c0:	e0bffc17 	ldw	r2,-16(fp)
   175c4:	10c00117 	ldw	r3,4(r2)
   175c8:	00beefc4 	movi	r2,-1089
   175cc:	1886703a 	and	r3,r3,r2
   175d0:	e0bffc17 	ldw	r2,-16(fp)
   175d4:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   175d8:	e0bffc17 	ldw	r2,-16(fp)
   175dc:	10800017 	ldw	r2,0(r2)
   175e0:	10800304 	addi	r2,r2,12
   175e4:	e0fffc17 	ldw	r3,-16(fp)
   175e8:	18c00117 	ldw	r3,4(r3)
   175ec:	10c00035 	stwio	r3,0(r2)
}
   175f0:	0001883a 	nop
   175f4:	e037883a 	mov	sp,fp
   175f8:	df000017 	ldw	fp,0(sp)
   175fc:	dec00104 	addi	sp,sp,4
   17600:	f800283a 	ret

00017604 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   17604:	defffd04 	addi	sp,sp,-12
   17608:	df000215 	stw	fp,8(sp)
   1760c:	df000204 	addi	fp,sp,8
   17610:	e13ffe15 	stw	r4,-8(fp)
   17614:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17618:	00000506 	br	17630 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   1761c:	e0bfff17 	ldw	r2,-4(fp)
   17620:	1090000c 	andi	r2,r2,16384
   17624:	10000226 	beq	r2,zero,17630 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   17628:	00bffd44 	movi	r2,-11
   1762c:	00000606 	br	17648 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17630:	e0bffe17 	ldw	r2,-8(fp)
   17634:	10c00417 	ldw	r3,16(r2)
   17638:	e0bffe17 	ldw	r2,-8(fp)
   1763c:	10800517 	ldw	r2,20(r2)
   17640:	18bff61e 	bne	r3,r2,1761c <__alt_data_end+0xf001761c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   17644:	0005883a 	mov	r2,zero
}
   17648:	e037883a 	mov	sp,fp
   1764c:	df000017 	ldw	fp,0(sp)
   17650:	dec00104 	addi	sp,sp,4
   17654:	f800283a 	ret

00017658 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17658:	defffe04 	addi	sp,sp,-8
   1765c:	dfc00115 	stw	ra,4(sp)
   17660:	df000015 	stw	fp,0(sp)
   17664:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17668:	d0a01317 	ldw	r2,-32692(gp)
   1766c:	10000326 	beq	r2,zero,1767c <alt_get_errno+0x24>
   17670:	d0a01317 	ldw	r2,-32692(gp)
   17674:	103ee83a 	callr	r2
   17678:	00000106 	br	17680 <alt_get_errno+0x28>
   1767c:	d0a05304 	addi	r2,gp,-32436
}
   17680:	e037883a 	mov	sp,fp
   17684:	dfc00117 	ldw	ra,4(sp)
   17688:	df000017 	ldw	fp,0(sp)
   1768c:	dec00204 	addi	sp,sp,8
   17690:	f800283a 	ret

00017694 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   17694:	defff204 	addi	sp,sp,-56
   17698:	dfc00d15 	stw	ra,52(sp)
   1769c:	df000c15 	stw	fp,48(sp)
   176a0:	df000c04 	addi	fp,sp,48
   176a4:	e13ffc15 	stw	r4,-16(fp)
   176a8:	e17ffd15 	stw	r5,-12(fp)
   176ac:	e1bffe15 	stw	r6,-8(fp)
   176b0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   176b4:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   176b8:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   176bc:	e0bfff17 	ldw	r2,-4(fp)
   176c0:	1090000c 	andi	r2,r2,16384
   176c4:	1005003a 	cmpeq	r2,r2,zero
   176c8:	10803fcc 	andi	r2,r2,255
   176cc:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   176d0:	00001306 	br	17720 <altera_avalon_uart_read+0x8c>
    {
      count++;
   176d4:	e0bff517 	ldw	r2,-44(fp)
   176d8:	10800044 	addi	r2,r2,1
   176dc:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   176e0:	e0bffd17 	ldw	r2,-12(fp)
   176e4:	10c00044 	addi	r3,r2,1
   176e8:	e0fffd15 	stw	r3,-12(fp)
   176ec:	e0fffc17 	ldw	r3,-16(fp)
   176f0:	18c00217 	ldw	r3,8(r3)
   176f4:	e13ffc17 	ldw	r4,-16(fp)
   176f8:	20c7883a 	add	r3,r4,r3
   176fc:	18c00704 	addi	r3,r3,28
   17700:	18c00003 	ldbu	r3,0(r3)
   17704:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17708:	e0bffc17 	ldw	r2,-16(fp)
   1770c:	10800217 	ldw	r2,8(r2)
   17710:	10800044 	addi	r2,r2,1
   17714:	10c00fcc 	andi	r3,r2,63
   17718:	e0bffc17 	ldw	r2,-16(fp)
   1771c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17720:	e0fff517 	ldw	r3,-44(fp)
   17724:	e0bffe17 	ldw	r2,-8(fp)
   17728:	1880050e 	bge	r3,r2,17740 <altera_avalon_uart_read+0xac>
   1772c:	e0bffc17 	ldw	r2,-16(fp)
   17730:	10c00217 	ldw	r3,8(r2)
   17734:	e0bffc17 	ldw	r2,-16(fp)
   17738:	10800317 	ldw	r2,12(r2)
   1773c:	18bfe51e 	bne	r3,r2,176d4 <__alt_data_end+0xf00176d4>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   17740:	e0bff517 	ldw	r2,-44(fp)
   17744:	1000251e 	bne	r2,zero,177dc <altera_avalon_uart_read+0x148>
   17748:	e0bffc17 	ldw	r2,-16(fp)
   1774c:	10c00217 	ldw	r3,8(r2)
   17750:	e0bffc17 	ldw	r2,-16(fp)
   17754:	10800317 	ldw	r2,12(r2)
   17758:	1880201e 	bne	r3,r2,177dc <altera_avalon_uart_read+0x148>
    {
      if (!block)
   1775c:	e0bff617 	ldw	r2,-40(fp)
   17760:	1000071e 	bne	r2,zero,17780 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   17764:	00176580 	call	17658 <alt_get_errno>
   17768:	1007883a 	mov	r3,r2
   1776c:	008002c4 	movi	r2,11
   17770:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   17774:	00800044 	movi	r2,1
   17778:	e0bff405 	stb	r2,-48(fp)
        break;
   1777c:	00001b06 	br	177ec <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17780:	0005303a 	rdctl	r2,status
   17784:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17788:	e0fff917 	ldw	r3,-28(fp)
   1778c:	00bfff84 	movi	r2,-2
   17790:	1884703a 	and	r2,r3,r2
   17794:	1001703a 	wrctl	status,r2
  
  return context;
   17798:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   1779c:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   177a0:	e0bffc17 	ldw	r2,-16(fp)
   177a4:	10800117 	ldw	r2,4(r2)
   177a8:	10c02014 	ori	r3,r2,128
   177ac:	e0bffc17 	ldw	r2,-16(fp)
   177b0:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   177b4:	e0bffc17 	ldw	r2,-16(fp)
   177b8:	10800017 	ldw	r2,0(r2)
   177bc:	10800304 	addi	r2,r2,12
   177c0:	e0fffc17 	ldw	r3,-16(fp)
   177c4:	18c00117 	ldw	r3,4(r3)
   177c8:	10c00035 	stwio	r3,0(r2)
   177cc:	e0bff817 	ldw	r2,-32(fp)
   177d0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   177d4:	e0bffa17 	ldw	r2,-24(fp)
   177d8:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   177dc:	e0bff517 	ldw	r2,-44(fp)
   177e0:	1000021e 	bne	r2,zero,177ec <altera_avalon_uart_read+0x158>
   177e4:	e0bffe17 	ldw	r2,-8(fp)
   177e8:	103fcd1e 	bne	r2,zero,17720 <__alt_data_end+0xf0017720>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   177ec:	0005303a 	rdctl	r2,status
   177f0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   177f4:	e0fffb17 	ldw	r3,-20(fp)
   177f8:	00bfff84 	movi	r2,-2
   177fc:	1884703a 	and	r2,r3,r2
   17800:	1001703a 	wrctl	status,r2
  
  return context;
   17804:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17808:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1780c:	e0bffc17 	ldw	r2,-16(fp)
   17810:	10800117 	ldw	r2,4(r2)
   17814:	10c02014 	ori	r3,r2,128
   17818:	e0bffc17 	ldw	r2,-16(fp)
   1781c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17820:	e0bffc17 	ldw	r2,-16(fp)
   17824:	10800017 	ldw	r2,0(r2)
   17828:	10800304 	addi	r2,r2,12
   1782c:	e0fffc17 	ldw	r3,-16(fp)
   17830:	18c00117 	ldw	r3,4(r3)
   17834:	10c00035 	stwio	r3,0(r2)
   17838:	e0bff817 	ldw	r2,-32(fp)
   1783c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17840:	e0bff717 	ldw	r2,-36(fp)
   17844:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   17848:	e0bff403 	ldbu	r2,-48(fp)
   1784c:	10000226 	beq	r2,zero,17858 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   17850:	00bffd44 	movi	r2,-11
   17854:	00000106 	br	1785c <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   17858:	e0bff517 	ldw	r2,-44(fp)
  }
}
   1785c:	e037883a 	mov	sp,fp
   17860:	dfc00117 	ldw	ra,4(sp)
   17864:	df000017 	ldw	fp,0(sp)
   17868:	dec00204 	addi	sp,sp,8
   1786c:	f800283a 	ret

00017870 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17870:	defffe04 	addi	sp,sp,-8
   17874:	dfc00115 	stw	ra,4(sp)
   17878:	df000015 	stw	fp,0(sp)
   1787c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17880:	d0a01317 	ldw	r2,-32692(gp)
   17884:	10000326 	beq	r2,zero,17894 <alt_get_errno+0x24>
   17888:	d0a01317 	ldw	r2,-32692(gp)
   1788c:	103ee83a 	callr	r2
   17890:	00000106 	br	17898 <alt_get_errno+0x28>
   17894:	d0a05304 	addi	r2,gp,-32436
}
   17898:	e037883a 	mov	sp,fp
   1789c:	dfc00117 	ldw	ra,4(sp)
   178a0:	df000017 	ldw	fp,0(sp)
   178a4:	dec00204 	addi	sp,sp,8
   178a8:	f800283a 	ret

000178ac <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   178ac:	defff204 	addi	sp,sp,-56
   178b0:	dfc00d15 	stw	ra,52(sp)
   178b4:	df000c15 	stw	fp,48(sp)
   178b8:	df000c04 	addi	fp,sp,48
   178bc:	e13ffc15 	stw	r4,-16(fp)
   178c0:	e17ffd15 	stw	r5,-12(fp)
   178c4:	e1bffe15 	stw	r6,-8(fp)
   178c8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   178cc:	e0bffe17 	ldw	r2,-8(fp)
   178d0:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   178d4:	e0bfff17 	ldw	r2,-4(fp)
   178d8:	1090000c 	andi	r2,r2,16384
   178dc:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   178e0:	00003c06 	br	179d4 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   178e4:	e0bffc17 	ldw	r2,-16(fp)
   178e8:	10800517 	ldw	r2,20(r2)
   178ec:	10800044 	addi	r2,r2,1
   178f0:	10800fcc 	andi	r2,r2,63
   178f4:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   178f8:	e0bffc17 	ldw	r2,-16(fp)
   178fc:	10c00417 	ldw	r3,16(r2)
   17900:	e0bff717 	ldw	r2,-36(fp)
   17904:	1880221e 	bne	r3,r2,17990 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   17908:	e0bff517 	ldw	r2,-44(fp)
   1790c:	10000526 	beq	r2,zero,17924 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   17910:	00178700 	call	17870 <alt_get_errno>
   17914:	1007883a 	mov	r3,r2
   17918:	008002c4 	movi	r2,11
   1791c:	18800015 	stw	r2,0(r3)
        break;
   17920:	00002e06 	br	179dc <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17924:	0005303a 	rdctl	r2,status
   17928:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1792c:	e0fff917 	ldw	r3,-28(fp)
   17930:	00bfff84 	movi	r2,-2
   17934:	1884703a 	and	r2,r3,r2
   17938:	1001703a 	wrctl	status,r2
  
  return context;
   1793c:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   17940:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17944:	e0bffc17 	ldw	r2,-16(fp)
   17948:	10800117 	ldw	r2,4(r2)
   1794c:	10c11014 	ori	r3,r2,1088
   17950:	e0bffc17 	ldw	r2,-16(fp)
   17954:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17958:	e0bffc17 	ldw	r2,-16(fp)
   1795c:	10800017 	ldw	r2,0(r2)
   17960:	10800304 	addi	r2,r2,12
   17964:	e0fffc17 	ldw	r3,-16(fp)
   17968:	18c00117 	ldw	r3,4(r3)
   1796c:	10c00035 	stwio	r3,0(r2)
   17970:	e0bff817 	ldw	r2,-32(fp)
   17974:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17978:	e0bff617 	ldw	r2,-40(fp)
   1797c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   17980:	e0bffc17 	ldw	r2,-16(fp)
   17984:	10c00417 	ldw	r3,16(r2)
   17988:	e0bff717 	ldw	r2,-36(fp)
   1798c:	18bffc26 	beq	r3,r2,17980 <__alt_data_end+0xf0017980>
      }
    }

    count--;
   17990:	e0bff417 	ldw	r2,-48(fp)
   17994:	10bfffc4 	addi	r2,r2,-1
   17998:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   1799c:	e0bffc17 	ldw	r2,-16(fp)
   179a0:	10c00517 	ldw	r3,20(r2)
   179a4:	e0bffd17 	ldw	r2,-12(fp)
   179a8:	11000044 	addi	r4,r2,1
   179ac:	e13ffd15 	stw	r4,-12(fp)
   179b0:	10800003 	ldbu	r2,0(r2)
   179b4:	1009883a 	mov	r4,r2
   179b8:	e0bffc17 	ldw	r2,-16(fp)
   179bc:	10c5883a 	add	r2,r2,r3
   179c0:	10801704 	addi	r2,r2,92
   179c4:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   179c8:	e0bffc17 	ldw	r2,-16(fp)
   179cc:	e0fff717 	ldw	r3,-36(fp)
   179d0:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   179d4:	e0bff417 	ldw	r2,-48(fp)
   179d8:	103fc21e 	bne	r2,zero,178e4 <__alt_data_end+0xf00178e4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   179dc:	0005303a 	rdctl	r2,status
   179e0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   179e4:	e0fffb17 	ldw	r3,-20(fp)
   179e8:	00bfff84 	movi	r2,-2
   179ec:	1884703a 	and	r2,r3,r2
   179f0:	1001703a 	wrctl	status,r2
  
  return context;
   179f4:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   179f8:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   179fc:	e0bffc17 	ldw	r2,-16(fp)
   17a00:	10800117 	ldw	r2,4(r2)
   17a04:	10c11014 	ori	r3,r2,1088
   17a08:	e0bffc17 	ldw	r2,-16(fp)
   17a0c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17a10:	e0bffc17 	ldw	r2,-16(fp)
   17a14:	10800017 	ldw	r2,0(r2)
   17a18:	10800304 	addi	r2,r2,12
   17a1c:	e0fffc17 	ldw	r3,-16(fp)
   17a20:	18c00117 	ldw	r3,4(r3)
   17a24:	10c00035 	stwio	r3,0(r2)
   17a28:	e0bff817 	ldw	r2,-32(fp)
   17a2c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17a30:	e0bffa17 	ldw	r2,-24(fp)
   17a34:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   17a38:	e0fffe17 	ldw	r3,-8(fp)
   17a3c:	e0bff417 	ldw	r2,-48(fp)
   17a40:	1885c83a 	sub	r2,r3,r2
}
   17a44:	e037883a 	mov	sp,fp
   17a48:	dfc00117 	ldw	ra,4(sp)
   17a4c:	df000017 	ldw	fp,0(sp)
   17a50:	dec00204 	addi	sp,sp,8
   17a54:	f800283a 	ret

00017a58 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   17a58:	defffd04 	addi	sp,sp,-12
   17a5c:	df000215 	stw	fp,8(sp)
   17a60:	df000204 	addi	fp,sp,8
   17a64:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   17a68:	e0bfff17 	ldw	r2,-4(fp)
   17a6c:	1080400c 	andi	r2,r2,256
   17a70:	1004d23a 	srli	r2,r2,8
   17a74:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   17a78:	e0bffe03 	ldbu	r2,-8(fp)
}
   17a7c:	e037883a 	mov	sp,fp
   17a80:	df000017 	ldw	fp,0(sp)
   17a84:	dec00104 	addi	sp,sp,4
   17a88:	f800283a 	ret

00017a8c <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   17a8c:	defffd04 	addi	sp,sp,-12
   17a90:	df000215 	stw	fp,8(sp)
   17a94:	df000204 	addi	fp,sp,8
   17a98:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   17a9c:	e0bfff17 	ldw	r2,-4(fp)
   17aa0:	1080004c 	andi	r2,r2,1
   17aa4:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17aa8:	e0bffe03 	ldbu	r2,-8(fp)
}
   17aac:	e037883a 	mov	sp,fp
   17ab0:	df000017 	ldw	fp,0(sp)
   17ab4:	dec00104 	addi	sp,sp,4
   17ab8:	f800283a 	ret

00017abc <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   17abc:	defffd04 	addi	sp,sp,-12
   17ac0:	df000215 	stw	fp,8(sp)
   17ac4:	df000204 	addi	fp,sp,8
   17ac8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   17acc:	e0bfff17 	ldw	r2,-4(fp)
   17ad0:	1081000c 	andi	r2,r2,1024
   17ad4:	1004d2ba 	srli	r2,r2,10
   17ad8:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17adc:	e0bffe03 	ldbu	r2,-8(fp)
}
   17ae0:	e037883a 	mov	sp,fp
   17ae4:	df000017 	ldw	fp,0(sp)
   17ae8:	dec00104 	addi	sp,sp,4
   17aec:	f800283a 	ret

00017af0 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   17af0:	defffd04 	addi	sp,sp,-12
   17af4:	df000215 	stw	fp,8(sp)
   17af8:	df000204 	addi	fp,sp,8
   17afc:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   17b00:	e0bfff17 	ldw	r2,-4(fp)
   17b04:	1004d43a 	srli	r2,r2,16
   17b08:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   17b0c:	e0bffe0b 	ldhu	r2,-8(fp)
}
   17b10:	e037883a 	mov	sp,fp
   17b14:	df000017 	ldw	fp,0(sp)
   17b18:	dec00104 	addi	sp,sp,4
   17b1c:	f800283a 	ret

00017b20 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   17b20:	defffd04 	addi	sp,sp,-12
   17b24:	df000215 	stw	fp,8(sp)
   17b28:	df000204 	addi	fp,sp,8
   17b2c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   17b30:	e0bfff17 	ldw	r2,-4(fp)
   17b34:	10a0000c 	andi	r2,r2,32768
   17b38:	1004d3fa 	srli	r2,r2,15
   17b3c:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   17b40:	e0bffe03 	ldbu	r2,-8(fp)
}
   17b44:	e037883a 	mov	sp,fp
   17b48:	df000017 	ldw	fp,0(sp)
   17b4c:	dec00104 	addi	sp,sp,4
   17b50:	f800283a 	ret

00017b54 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   17b54:	defffd04 	addi	sp,sp,-12
   17b58:	df000215 	stw	fp,8(sp)
   17b5c:	df000204 	addi	fp,sp,8
   17b60:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   17b64:	e0bfff17 	ldw	r2,-4(fp)
   17b68:	e0bffe05 	stb	r2,-8(fp)
	return data;
   17b6c:	e0bffe03 	ldbu	r2,-8(fp)
}
   17b70:	e037883a 	mov	sp,fp
   17b74:	df000017 	ldw	fp,0(sp)
   17b78:	dec00104 	addi	sp,sp,4
   17b7c:	f800283a 	ret

00017b80 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   17b80:	defffb04 	addi	sp,sp,-20
   17b84:	dfc00415 	stw	ra,16(sp)
   17b88:	df000315 	stw	fp,12(sp)
   17b8c:	df000304 	addi	fp,sp,12
   17b90:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   17b94:	01403fc4 	movi	r5,255
   17b98:	e13fff17 	ldw	r4,-4(fp)
   17b9c:	0017de00 	call	17de0 <alt_up_ps2_write_data_byte_with_ack>
   17ba0:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   17ba4:	e0bffd17 	ldw	r2,-12(fp)
   17ba8:	1000211e 	bne	r2,zero,17c30 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17bac:	e0bffe04 	addi	r2,fp,-8
   17bb0:	100b883a 	mov	r5,r2
   17bb4:	e13fff17 	ldw	r4,-4(fp)
   17bb8:	0017e440 	call	17e44 <alt_up_ps2_read_data_byte_timeout>
   17bbc:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   17bc0:	e0bffd17 	ldw	r2,-12(fp)
   17bc4:	10001a1e 	bne	r2,zero,17c30 <alt_up_ps2_init+0xb0>
   17bc8:	e0bffe03 	ldbu	r2,-8(fp)
   17bcc:	10803fcc 	andi	r2,r2,255
   17bd0:	10802a98 	cmpnei	r2,r2,170
   17bd4:	1000161e 	bne	r2,zero,17c30 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17bd8:	e0bffe04 	addi	r2,fp,-8
   17bdc:	100b883a 	mov	r5,r2
   17be0:	e13fff17 	ldw	r4,-4(fp)
   17be4:	0017e440 	call	17e44 <alt_up_ps2_read_data_byte_timeout>
   17be8:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   17bec:	e0bffd17 	ldw	r2,-12(fp)
   17bf0:	10bfe318 	cmpnei	r2,r2,-116
   17bf4:	1000041e 	bne	r2,zero,17c08 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   17bf8:	e0bfff17 	ldw	r2,-4(fp)
   17bfc:	00c00044 	movi	r3,1
   17c00:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   17c04:	00000a06 	br	17c30 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   17c08:	e0bffd17 	ldw	r2,-12(fp)
   17c0c:	1000081e 	bne	r2,zero,17c30 <alt_up_ps2_init+0xb0>
   17c10:	e0bffe03 	ldbu	r2,-8(fp)
   17c14:	10803fcc 	andi	r2,r2,255
   17c18:	1000051e 	bne	r2,zero,17c30 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   17c1c:	e0bfff17 	ldw	r2,-4(fp)
   17c20:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   17c24:	01403d04 	movi	r5,244
   17c28:	e13fff17 	ldw	r4,-4(fp)
   17c2c:	0017d040 	call	17d04 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   17c30:	0001883a 	nop
   17c34:	e037883a 	mov	sp,fp
   17c38:	dfc00117 	ldw	ra,4(sp)
   17c3c:	df000017 	ldw	fp,0(sp)
   17c40:	dec00204 	addi	sp,sp,8
   17c44:	f800283a 	ret

00017c48 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   17c48:	defffd04 	addi	sp,sp,-12
   17c4c:	df000215 	stw	fp,8(sp)
   17c50:	df000204 	addi	fp,sp,8
   17c54:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   17c58:	e0bfff17 	ldw	r2,-4(fp)
   17c5c:	10800a17 	ldw	r2,40(r2)
   17c60:	10800104 	addi	r2,r2,4
   17c64:	10800037 	ldwio	r2,0(r2)
   17c68:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17c6c:	e0bffe17 	ldw	r2,-8(fp)
   17c70:	10800054 	ori	r2,r2,1
   17c74:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17c78:	e0bfff17 	ldw	r2,-4(fp)
   17c7c:	10800a17 	ldw	r2,40(r2)
   17c80:	10800104 	addi	r2,r2,4
   17c84:	1007883a 	mov	r3,r2
   17c88:	e0bffe17 	ldw	r2,-8(fp)
   17c8c:	18800035 	stwio	r2,0(r3)
}
   17c90:	0001883a 	nop
   17c94:	e037883a 	mov	sp,fp
   17c98:	df000017 	ldw	fp,0(sp)
   17c9c:	dec00104 	addi	sp,sp,4
   17ca0:	f800283a 	ret

00017ca4 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   17ca4:	defffd04 	addi	sp,sp,-12
   17ca8:	df000215 	stw	fp,8(sp)
   17cac:	df000204 	addi	fp,sp,8
   17cb0:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   17cb4:	e0bfff17 	ldw	r2,-4(fp)
   17cb8:	10800a17 	ldw	r2,40(r2)
   17cbc:	10800104 	addi	r2,r2,4
   17cc0:	10800037 	ldwio	r2,0(r2)
   17cc4:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17cc8:	e0fffe17 	ldw	r3,-8(fp)
   17ccc:	00bfff84 	movi	r2,-2
   17cd0:	1884703a 	and	r2,r3,r2
   17cd4:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17cd8:	e0bfff17 	ldw	r2,-4(fp)
   17cdc:	10800a17 	ldw	r2,40(r2)
   17ce0:	10800104 	addi	r2,r2,4
   17ce4:	1007883a 	mov	r3,r2
   17ce8:	e0bffe17 	ldw	r2,-8(fp)
   17cec:	18800035 	stwio	r2,0(r3)
}
   17cf0:	0001883a 	nop
   17cf4:	e037883a 	mov	sp,fp
   17cf8:	df000017 	ldw	fp,0(sp)
   17cfc:	dec00104 	addi	sp,sp,4
   17d00:	f800283a 	ret

00017d04 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17d04:	defffb04 	addi	sp,sp,-20
   17d08:	dfc00415 	stw	ra,16(sp)
   17d0c:	df000315 	stw	fp,12(sp)
   17d10:	df000304 	addi	fp,sp,12
   17d14:	e13ffe15 	stw	r4,-8(fp)
   17d18:	2805883a 	mov	r2,r5
   17d1c:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   17d20:	e0bffe17 	ldw	r2,-8(fp)
   17d24:	10800a17 	ldw	r2,40(r2)
   17d28:	1007883a 	mov	r3,r2
   17d2c:	e0bfff03 	ldbu	r2,-4(fp)
   17d30:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   17d34:	e0bffe17 	ldw	r2,-8(fp)
   17d38:	10800a17 	ldw	r2,40(r2)
   17d3c:	10800104 	addi	r2,r2,4
   17d40:	10800037 	ldwio	r2,0(r2)
   17d44:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   17d48:	e13ffd17 	ldw	r4,-12(fp)
   17d4c:	0017abc0 	call	17abc <read_CE_bit>
   17d50:	10803fcc 	andi	r2,r2,255
   17d54:	10000226 	beq	r2,zero,17d60 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   17d58:	00bffec4 	movi	r2,-5
   17d5c:	00000106 	br	17d64 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   17d60:	0005883a 	mov	r2,zero
}
   17d64:	e037883a 	mov	sp,fp
   17d68:	dfc00117 	ldw	ra,4(sp)
   17d6c:	df000017 	ldw	fp,0(sp)
   17d70:	dec00204 	addi	sp,sp,8
   17d74:	f800283a 	ret

00017d78 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   17d78:	defffc04 	addi	sp,sp,-16
   17d7c:	dfc00315 	stw	ra,12(sp)
   17d80:	df000215 	stw	fp,8(sp)
   17d84:	df000204 	addi	fp,sp,8
   17d88:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   17d8c:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   17d90:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   17d94:	e0bffe44 	addi	r2,fp,-7
   17d98:	100b883a 	mov	r5,r2
   17d9c:	e13fff17 	ldw	r4,-4(fp)
   17da0:	0017e440 	call	17e44 <alt_up_ps2_read_data_byte_timeout>
   17da4:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   17da8:	e0bffe03 	ldbu	r2,-8(fp)
   17dac:	1000061e 	bne	r2,zero,17dc8 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   17db0:	e0bffe43 	ldbu	r2,-7(fp)
   17db4:	10803fcc 	andi	r2,r2,255
   17db8:	10803e98 	cmpnei	r2,r2,250
   17dbc:	103ff51e 	bne	r2,zero,17d94 <__alt_data_end+0xf0017d94>
				return 0;
   17dc0:	0005883a 	mov	r2,zero
   17dc4:	00000106 	br	17dcc <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   17dc8:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   17dcc:	e037883a 	mov	sp,fp
   17dd0:	dfc00117 	ldw	ra,4(sp)
   17dd4:	df000017 	ldw	fp,0(sp)
   17dd8:	dec00204 	addi	sp,sp,8
   17ddc:	f800283a 	ret

00017de0 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17de0:	defffa04 	addi	sp,sp,-24
   17de4:	dfc00515 	stw	ra,20(sp)
   17de8:	df000415 	stw	fp,16(sp)
   17dec:	df000404 	addi	fp,sp,16
   17df0:	e13ffe15 	stw	r4,-8(fp)
   17df4:	2805883a 	mov	r2,r5
   17df8:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   17dfc:	e0bfff03 	ldbu	r2,-4(fp)
   17e00:	100b883a 	mov	r5,r2
   17e04:	e13ffe17 	ldw	r4,-8(fp)
   17e08:	0017d040 	call	17d04 <alt_up_ps2_write_data_byte>
   17e0c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   17e10:	e0bffc17 	ldw	r2,-16(fp)
   17e14:	10000226 	beq	r2,zero,17e20 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   17e18:	e0bffc17 	ldw	r2,-16(fp)
   17e1c:	00000406 	br	17e30 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   17e20:	e13ffe17 	ldw	r4,-8(fp)
   17e24:	0017d780 	call	17d78 <alt_up_ps2_wait_for_ack>
   17e28:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   17e2c:	e0bffd17 	ldw	r2,-12(fp)
}
   17e30:	e037883a 	mov	sp,fp
   17e34:	dfc00117 	ldw	ra,4(sp)
   17e38:	df000017 	ldw	fp,0(sp)
   17e3c:	dec00204 	addi	sp,sp,8
   17e40:	f800283a 	ret

00017e44 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17e44:	defffa04 	addi	sp,sp,-24
   17e48:	dfc00515 	stw	ra,20(sp)
   17e4c:	df000415 	stw	fp,16(sp)
   17e50:	df000404 	addi	fp,sp,16
   17e54:	e13ffe15 	stw	r4,-8(fp)
   17e58:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17e5c:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   17e60:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   17e64:	e0bffc17 	ldw	r2,-16(fp)
   17e68:	10800044 	addi	r2,r2,1
   17e6c:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17e70:	e0bffe17 	ldw	r2,-8(fp)
   17e74:	10800a17 	ldw	r2,40(r2)
   17e78:	10800037 	ldwio	r2,0(r2)
   17e7c:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   17e80:	e13ffd17 	ldw	r4,-12(fp)
   17e84:	0017b200 	call	17b20 <read_data_valid>
   17e88:	10803fcc 	andi	r2,r2,255
   17e8c:	10000726 	beq	r2,zero,17eac <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   17e90:	e13ffd17 	ldw	r4,-12(fp)
   17e94:	0017b540 	call	17b54 <read_data_byte>
   17e98:	1007883a 	mov	r3,r2
   17e9c:	e0bfff17 	ldw	r2,-4(fp)
   17ea0:	10c00005 	stb	r3,0(r2)
			return 0;
   17ea4:	0005883a 	mov	r2,zero
   17ea8:	00000806 	br	17ecc <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   17eac:	e0bffe17 	ldw	r2,-8(fp)
   17eb0:	10800c17 	ldw	r2,48(r2)
   17eb4:	103feb26 	beq	r2,zero,17e64 <__alt_data_end+0xf0017e64>
   17eb8:	e0bffe17 	ldw	r2,-8(fp)
   17ebc:	10c00c17 	ldw	r3,48(r2)
   17ec0:	e0bffc17 	ldw	r2,-16(fp)
   17ec4:	18bfe72e 	bgeu	r3,r2,17e64 <__alt_data_end+0xf0017e64>
		{
			return -ETIMEDOUT;
   17ec8:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   17ecc:	e037883a 	mov	sp,fp
   17ed0:	dfc00117 	ldw	ra,4(sp)
   17ed4:	df000017 	ldw	fp,0(sp)
   17ed8:	dec00204 	addi	sp,sp,8
   17edc:	f800283a 	ret

00017ee0 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17ee0:	defffb04 	addi	sp,sp,-20
   17ee4:	dfc00415 	stw	ra,16(sp)
   17ee8:	df000315 	stw	fp,12(sp)
   17eec:	df000304 	addi	fp,sp,12
   17ef0:	e13ffe15 	stw	r4,-8(fp)
   17ef4:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17ef8:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17efc:	e0bffe17 	ldw	r2,-8(fp)
   17f00:	10800a17 	ldw	r2,40(r2)
   17f04:	10800037 	ldwio	r2,0(r2)
   17f08:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   17f0c:	e13ffd17 	ldw	r4,-12(fp)
   17f10:	0017b200 	call	17b20 <read_data_valid>
   17f14:	10803fcc 	andi	r2,r2,255
   17f18:	10000726 	beq	r2,zero,17f38 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   17f1c:	e13ffd17 	ldw	r4,-12(fp)
   17f20:	0017b540 	call	17b54 <read_data_byte>
   17f24:	1007883a 	mov	r3,r2
   17f28:	e0bfff17 	ldw	r2,-4(fp)
   17f2c:	10c00005 	stb	r3,0(r2)
		return 0;
   17f30:	0005883a 	mov	r2,zero
   17f34:	00000106 	br	17f3c <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   17f38:	00bfffc4 	movi	r2,-1
}
   17f3c:	e037883a 	mov	sp,fp
   17f40:	dfc00117 	ldw	ra,4(sp)
   17f44:	df000017 	ldw	fp,0(sp)
   17f48:	dec00204 	addi	sp,sp,8
   17f4c:	f800283a 	ret

00017f50 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   17f50:	defffb04 	addi	sp,sp,-20
   17f54:	dfc00415 	stw	ra,16(sp)
   17f58:	df000315 	stw	fp,12(sp)
   17f5c:	df000304 	addi	fp,sp,12
   17f60:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   17f64:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   17f68:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17f6c:	e0bfff17 	ldw	r2,-4(fp)
   17f70:	10800a17 	ldw	r2,40(r2)
   17f74:	10800037 	ldwio	r2,0(r2)
   17f78:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   17f7c:	e13ffe17 	ldw	r4,-8(fp)
   17f80:	0017af00 	call	17af0 <read_num_bytes_available>
   17f84:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   17f88:	e0bffd0b 	ldhu	r2,-12(fp)
   17f8c:	103ff71e 	bne	r2,zero,17f6c <__alt_data_end+0xf0017f6c>
}
   17f90:	0001883a 	nop
   17f94:	e037883a 	mov	sp,fp
   17f98:	dfc00117 	ldw	ra,4(sp)
   17f9c:	df000017 	ldw	fp,0(sp)
   17fa0:	dec00204 	addi	sp,sp,8
   17fa4:	f800283a 	ret

00017fa8 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   17fa8:	defff804 	addi	sp,sp,-32
   17fac:	dfc00715 	stw	ra,28(sp)
   17fb0:	df000615 	stw	fp,24(sp)
   17fb4:	df000604 	addi	fp,sp,24
   17fb8:	e13ffd15 	stw	r4,-12(fp)
   17fbc:	e17ffe15 	stw	r5,-8(fp)
   17fc0:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17fc4:	e0bffd17 	ldw	r2,-12(fp)
   17fc8:	10800017 	ldw	r2,0(r2)
   17fcc:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   17fd0:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   17fd4:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   17fd8:	e0fffc17 	ldw	r3,-16(fp)
   17fdc:	e0bfff17 	ldw	r2,-4(fp)
   17fe0:	18bffd16 	blt	r3,r2,17fd8 <__alt_data_end+0xf0017fd8>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   17fe4:	e0bffe17 	ldw	r2,-8(fp)
   17fe8:	10c00044 	addi	r3,r2,1
   17fec:	e0fffe15 	stw	r3,-8(fp)
   17ff0:	100b883a 	mov	r5,r2
   17ff4:	e13ffa17 	ldw	r4,-24(fp)
   17ff8:	0017e440 	call	17e44 <alt_up_ps2_read_data_byte_timeout>
   17ffc:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   18000:	e0bffb17 	ldw	r2,-20(fp)
   18004:	10000226 	beq	r2,zero,18010 <alt_up_ps2_read_fd+0x68>
			return count;
   18008:	e0bffc17 	ldw	r2,-16(fp)
   1800c:	00000406 	br	18020 <alt_up_ps2_read_fd+0x78>
		count++;
   18010:	e0bffc17 	ldw	r2,-16(fp)
   18014:	10800044 	addi	r2,r2,1
   18018:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   1801c:	e0bffc17 	ldw	r2,-16(fp)
}
   18020:	e037883a 	mov	sp,fp
   18024:	dfc00117 	ldw	ra,4(sp)
   18028:	df000017 	ldw	fp,0(sp)
   1802c:	dec00204 	addi	sp,sp,8
   18030:	f800283a 	ret

00018034 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   18034:	defff804 	addi	sp,sp,-32
   18038:	dfc00715 	stw	ra,28(sp)
   1803c:	df000615 	stw	fp,24(sp)
   18040:	df000604 	addi	fp,sp,24
   18044:	e13ffd15 	stw	r4,-12(fp)
   18048:	e17ffe15 	stw	r5,-8(fp)
   1804c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18050:	e0bffd17 	ldw	r2,-12(fp)
   18054:	10800017 	ldw	r2,0(r2)
   18058:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   1805c:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   18060:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   18064:	00001006 	br	180a8 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   18068:	e0bffe17 	ldw	r2,-8(fp)
   1806c:	10c00044 	addi	r3,r2,1
   18070:	e0fffe15 	stw	r3,-8(fp)
   18074:	10800003 	ldbu	r2,0(r2)
   18078:	10803fcc 	andi	r2,r2,255
   1807c:	100b883a 	mov	r5,r2
   18080:	e13ffb17 	ldw	r4,-20(fp)
   18084:	0017d040 	call	17d04 <alt_up_ps2_write_data_byte>
   18088:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   1808c:	e0bffc17 	ldw	r2,-16(fp)
   18090:	10000226 	beq	r2,zero,1809c <alt_up_ps2_write_fd+0x68>
			return count;
   18094:	e0bffa17 	ldw	r2,-24(fp)
   18098:	00000706 	br	180b8 <alt_up_ps2_write_fd+0x84>
		count++;
   1809c:	e0bffa17 	ldw	r2,-24(fp)
   180a0:	10800044 	addi	r2,r2,1
   180a4:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   180a8:	e0fffa17 	ldw	r3,-24(fp)
   180ac:	e0bfff17 	ldw	r2,-4(fp)
   180b0:	18bfed16 	blt	r3,r2,18068 <__alt_data_end+0xf0018068>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   180b4:	e0bffa17 	ldw	r2,-24(fp)
}
   180b8:	e037883a 	mov	sp,fp
   180bc:	dfc00117 	ldw	ra,4(sp)
   180c0:	df000017 	ldw	fp,0(sp)
   180c4:	dec00204 	addi	sp,sp,8
   180c8:	f800283a 	ret

000180cc <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   180cc:	defffc04 	addi	sp,sp,-16
   180d0:	dfc00315 	stw	ra,12(sp)
   180d4:	df000215 	stw	fp,8(sp)
   180d8:	df000204 	addi	fp,sp,8
   180dc:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   180e0:	d1601004 	addi	r5,gp,-32704
   180e4:	e13fff17 	ldw	r4,-4(fp)
   180e8:	00195e00 	call	195e0 <alt_find_dev>
   180ec:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   180f0:	e0bffe17 	ldw	r2,-8(fp)
}
   180f4:	e037883a 	mov	sp,fp
   180f8:	dfc00117 	ldw	ra,4(sp)
   180fc:	df000017 	ldw	fp,0(sp)
   18100:	dec00204 	addi	sp,sp,8
   18104:	f800283a 	ret

00018108 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   18108:	defffc04 	addi	sp,sp,-16
   1810c:	dfc00315 	stw	ra,12(sp)
   18110:	df000215 	stw	fp,8(sp)
   18114:	df000204 	addi	fp,sp,8
   18118:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   1811c:	e0bfff17 	ldw	r2,-4(fp)
   18120:	10800217 	ldw	r2,8(r2)
   18124:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   18128:	00000b06 	br	18158 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   1812c:	01420034 	movhi	r5,2048
   18130:	29415704 	addi	r5,r5,1372
   18134:	e13ffe17 	ldw	r4,-8(fp)
   18138:	001022c0 	call	1022c <strcmp>
   1813c:	1000031e 	bne	r2,zero,1814c <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   18140:	e0bffe17 	ldw	r2,-8(fp)
   18144:	10000005 	stb	zero,0(r2)
			break;
   18148:	00000906 	br	18170 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   1814c:	e0bffe17 	ldw	r2,-8(fp)
   18150:	10800044 	addi	r2,r2,1
   18154:	e0bffe15 	stw	r2,-8(fp)
   18158:	e0bffe17 	ldw	r2,-8(fp)
   1815c:	10800003 	ldbu	r2,0(r2)
   18160:	10803fcc 	andi	r2,r2,255
   18164:	1080201c 	xori	r2,r2,128
   18168:	10bfe004 	addi	r2,r2,-128
   1816c:	103fef1e 	bne	r2,zero,1812c <__alt_data_end+0xf001812c>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   18170:	0001883a 	nop
}
   18174:	e037883a 	mov	sp,fp
   18178:	dfc00117 	ldw	ra,4(sp)
   1817c:	df000017 	ldw	fp,0(sp)
   18180:	dec00204 	addi	sp,sp,8
   18184:	f800283a 	ret

00018188 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   18188:	defffc04 	addi	sp,sp,-16
   1818c:	dfc00315 	stw	ra,12(sp)
   18190:	df000215 	stw	fp,8(sp)
   18194:	df000204 	addi	fp,sp,8
   18198:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1819c:	d1601004 	addi	r5,gp,-32704
   181a0:	e13fff17 	ldw	r4,-4(fp)
   181a4:	00195e00 	call	195e0 <alt_find_dev>
   181a8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   181ac:	e0bffe17 	ldw	r2,-8(fp)
}
   181b0:	e037883a 	mov	sp,fp
   181b4:	dfc00117 	ldw	ra,4(sp)
   181b8:	df000017 	ldw	fp,0(sp)
   181bc:	dec00204 	addi	sp,sp,8
   181c0:	f800283a 	ret

000181c4 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   181c4:	defffa04 	addi	sp,sp,-24
   181c8:	df000515 	stw	fp,20(sp)
   181cc:	df000504 	addi	fp,sp,20
   181d0:	e13ffc15 	stw	r4,-16(fp)
   181d4:	2805883a 	mov	r2,r5
   181d8:	e1bffe15 	stw	r6,-8(fp)
   181dc:	e1ffff15 	stw	r7,-4(fp)
   181e0:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   181e4:	e0bffc17 	ldw	r2,-16(fp)
   181e8:	10800c17 	ldw	r2,48(r2)
   181ec:	e0fffe17 	ldw	r3,-8(fp)
   181f0:	1880042e 	bgeu	r3,r2,18204 <alt_up_char_buffer_draw+0x40>
   181f4:	e0bffc17 	ldw	r2,-16(fp)
   181f8:	10800d17 	ldw	r2,52(r2)
   181fc:	e0ffff17 	ldw	r3,-4(fp)
   18200:	18800236 	bltu	r3,r2,1820c <alt_up_char_buffer_draw+0x48>
		return -1;
   18204:	00bfffc4 	movi	r2,-1
   18208:	00001d06 	br	18280 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   1820c:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   18210:	e0bffc17 	ldw	r2,-16(fp)
   18214:	10c00f17 	ldw	r3,60(r2)
   18218:	e0bffe17 	ldw	r2,-8(fp)
   1821c:	1886703a 	and	r3,r3,r2
   18220:	e0bffc17 	ldw	r2,-16(fp)
   18224:	10800e17 	ldw	r2,56(r2)
   18228:	1884983a 	sll	r2,r3,r2
   1822c:	e0fffb17 	ldw	r3,-20(fp)
   18230:	1884b03a 	or	r2,r3,r2
   18234:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   18238:	e0bffc17 	ldw	r2,-16(fp)
   1823c:	10c01117 	ldw	r3,68(r2)
   18240:	e0bfff17 	ldw	r2,-4(fp)
   18244:	1886703a 	and	r3,r3,r2
   18248:	e0bffc17 	ldw	r2,-16(fp)
   1824c:	10801017 	ldw	r2,64(r2)
   18250:	1884983a 	sll	r2,r3,r2
   18254:	e0fffb17 	ldw	r3,-20(fp)
   18258:	1884b03a 	or	r2,r3,r2
   1825c:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   18260:	e0bffc17 	ldw	r2,-16(fp)
   18264:	10c00b17 	ldw	r3,44(r2)
   18268:	e0bffb17 	ldw	r2,-20(fp)
   1826c:	1885883a 	add	r2,r3,r2
   18270:	1007883a 	mov	r3,r2
   18274:	e0bffd03 	ldbu	r2,-12(fp)
   18278:	18800025 	stbio	r2,0(r3)

	return 0;
   1827c:	0005883a 	mov	r2,zero
}
   18280:	e037883a 	mov	sp,fp
   18284:	df000017 	ldw	fp,0(sp)
   18288:	dec00104 	addi	sp,sp,4
   1828c:	f800283a 	ret

00018290 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   18290:	defffa04 	addi	sp,sp,-24
   18294:	df000515 	stw	fp,20(sp)
   18298:	df000504 	addi	fp,sp,20
   1829c:	e13ffc15 	stw	r4,-16(fp)
   182a0:	e17ffd15 	stw	r5,-12(fp)
   182a4:	e1bffe15 	stw	r6,-8(fp)
   182a8:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   182ac:	e0bffc17 	ldw	r2,-16(fp)
   182b0:	10800c17 	ldw	r2,48(r2)
   182b4:	e0fffe17 	ldw	r3,-8(fp)
   182b8:	1880042e 	bgeu	r3,r2,182cc <alt_up_char_buffer_string+0x3c>
   182bc:	e0bffc17 	ldw	r2,-16(fp)
   182c0:	10800d17 	ldw	r2,52(r2)
   182c4:	e0ffff17 	ldw	r3,-4(fp)
   182c8:	18800236 	bltu	r3,r2,182d4 <alt_up_char_buffer_string+0x44>
		return -1;
   182cc:	00bfffc4 	movi	r2,-1
   182d0:	00002a06 	br	1837c <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   182d4:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   182d8:	e0bffc17 	ldw	r2,-16(fp)
   182dc:	10801017 	ldw	r2,64(r2)
   182e0:	e0ffff17 	ldw	r3,-4(fp)
   182e4:	1886983a 	sll	r3,r3,r2
   182e8:	e0bffe17 	ldw	r2,-8(fp)
   182ec:	1885883a 	add	r2,r3,r2
   182f0:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   182f4:	00001a06 	br	18360 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   182f8:	e0bffc17 	ldw	r2,-16(fp)
   182fc:	10c00b17 	ldw	r3,44(r2)
   18300:	e0bffb17 	ldw	r2,-20(fp)
   18304:	1885883a 	add	r2,r3,r2
   18308:	1007883a 	mov	r3,r2
   1830c:	e0bffd17 	ldw	r2,-12(fp)
   18310:	10800003 	ldbu	r2,0(r2)
   18314:	10803fcc 	andi	r2,r2,255
   18318:	1080201c 	xori	r2,r2,128
   1831c:	10bfe004 	addi	r2,r2,-128
   18320:	18800025 	stbio	r2,0(r3)
		++ptr;
   18324:	e0bffd17 	ldw	r2,-12(fp)
   18328:	10800044 	addi	r2,r2,1
   1832c:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   18330:	e0bffe17 	ldw	r2,-8(fp)
   18334:	10800044 	addi	r2,r2,1
   18338:	e0bffe15 	stw	r2,-8(fp)
   1833c:	e0bffc17 	ldw	r2,-16(fp)
   18340:	10800c17 	ldw	r2,48(r2)
   18344:	e0fffe17 	ldw	r3,-8(fp)
   18348:	18800236 	bltu	r3,r2,18354 <alt_up_char_buffer_string+0xc4>
			return -1;
   1834c:	00bfffc4 	movi	r2,-1
   18350:	00000a06 	br	1837c <alt_up_char_buffer_string+0xec>
		++offset;
   18354:	e0bffb17 	ldw	r2,-20(fp)
   18358:	10800044 	addi	r2,r2,1
   1835c:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   18360:	e0bffd17 	ldw	r2,-12(fp)
   18364:	10800003 	ldbu	r2,0(r2)
   18368:	10803fcc 	andi	r2,r2,255
   1836c:	1080201c 	xori	r2,r2,128
   18370:	10bfe004 	addi	r2,r2,-128
   18374:	103fe01e 	bne	r2,zero,182f8 <__alt_data_end+0xf00182f8>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   18378:	0005883a 	mov	r2,zero
}
   1837c:	e037883a 	mov	sp,fp
   18380:	df000017 	ldw	fp,0(sp)
   18384:	dec00104 	addi	sp,sp,4
   18388:	f800283a 	ret

0001838c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   1838c:	defffe04 	addi	sp,sp,-8
   18390:	df000115 	stw	fp,4(sp)
   18394:	df000104 	addi	fp,sp,4
   18398:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   1839c:	e0bfff17 	ldw	r2,-4(fp)
   183a0:	10800a17 	ldw	r2,40(r2)
   183a4:	10800084 	addi	r2,r2,2
   183a8:	1007883a 	mov	r3,r2
   183ac:	00800044 	movi	r2,1
   183b0:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   183b4:	0001883a 	nop
   183b8:	e0bfff17 	ldw	r2,-4(fp)
   183bc:	10800a17 	ldw	r2,40(r2)
   183c0:	10800084 	addi	r2,r2,2
   183c4:	10800023 	ldbuio	r2,0(r2)
   183c8:	10803fcc 	andi	r2,r2,255
   183cc:	1080004c 	andi	r2,r2,1
   183d0:	103ff91e 	bne	r2,zero,183b8 <__alt_data_end+0xf00183b8>
	return 0;
   183d4:	0005883a 	mov	r2,zero
}
   183d8:	e037883a 	mov	sp,fp
   183dc:	df000017 	ldw	fp,0(sp)
   183e0:	dec00104 	addi	sp,sp,4
   183e4:	f800283a 	ret

000183e8 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   183e8:	defffc04 	addi	sp,sp,-16
   183ec:	dfc00315 	stw	ra,12(sp)
   183f0:	df000215 	stw	fp,8(sp)
   183f4:	df000204 	addi	fp,sp,8
   183f8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   183fc:	d1601004 	addi	r5,gp,-32704
   18400:	e13fff17 	ldw	r4,-4(fp)
   18404:	00195e00 	call	195e0 <alt_find_dev>
   18408:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1840c:	e0bffe17 	ldw	r2,-8(fp)
}
   18410:	e037883a 	mov	sp,fp
   18414:	dfc00117 	ldw	ra,4(sp)
   18418:	df000017 	ldw	fp,0(sp)
   1841c:	dec00204 	addi	sp,sp,8
   18420:	f800283a 	ret

00018424 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   18424:	defffa04 	addi	sp,sp,-24
   18428:	df000515 	stw	fp,20(sp)
   1842c:	df000504 	addi	fp,sp,20
   18430:	e13ffc15 	stw	r4,-16(fp)
   18434:	e17ffd15 	stw	r5,-12(fp)
   18438:	e1bffe15 	stw	r6,-8(fp)
   1843c:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   18440:	e0bffc17 	ldw	r2,-16(fp)
   18444:	10800f17 	ldw	r2,60(r2)
   18448:	e0fffe17 	ldw	r3,-8(fp)
   1844c:	1880042e 	bgeu	r3,r2,18460 <alt_up_pixel_buffer_dma_draw+0x3c>
   18450:	e0bffc17 	ldw	r2,-16(fp)
   18454:	10801017 	ldw	r2,64(r2)
   18458:	e0ffff17 	ldw	r3,-4(fp)
   1845c:	18800236 	bltu	r3,r2,18468 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   18460:	00bfffc4 	movi	r2,-1
   18464:	00005006 	br	185a8 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   18468:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1846c:	e0bffc17 	ldw	r2,-16(fp)
   18470:	10800d17 	ldw	r2,52(r2)
   18474:	1000151e 	bne	r2,zero,184cc <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   18478:	e0bffc17 	ldw	r2,-16(fp)
   1847c:	10c01217 	ldw	r3,72(r2)
   18480:	e0bffe17 	ldw	r2,-8(fp)
   18484:	1886703a 	and	r3,r3,r2
   18488:	e0bffc17 	ldw	r2,-16(fp)
   1848c:	10801117 	ldw	r2,68(r2)
   18490:	1884983a 	sll	r2,r3,r2
   18494:	e0fffb17 	ldw	r3,-20(fp)
   18498:	1885883a 	add	r2,r3,r2
   1849c:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   184a0:	e0bffc17 	ldw	r2,-16(fp)
   184a4:	10c01417 	ldw	r3,80(r2)
   184a8:	e0bfff17 	ldw	r2,-4(fp)
   184ac:	1886703a 	and	r3,r3,r2
   184b0:	e0bffc17 	ldw	r2,-16(fp)
   184b4:	10801317 	ldw	r2,76(r2)
   184b8:	1884983a 	sll	r2,r3,r2
   184bc:	e0fffb17 	ldw	r3,-20(fp)
   184c0:	1885883a 	add	r2,r3,r2
   184c4:	e0bffb15 	stw	r2,-20(fp)
   184c8:	00001706 	br	18528 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   184cc:	e0bffc17 	ldw	r2,-16(fp)
   184d0:	10c01217 	ldw	r3,72(r2)
   184d4:	e0bffe17 	ldw	r2,-8(fp)
   184d8:	1886703a 	and	r3,r3,r2
   184dc:	e0bffc17 	ldw	r2,-16(fp)
   184e0:	10801117 	ldw	r2,68(r2)
   184e4:	1884983a 	sll	r2,r3,r2
   184e8:	e0fffb17 	ldw	r3,-20(fp)
   184ec:	1885883a 	add	r2,r3,r2
   184f0:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   184f4:	e0bffc17 	ldw	r2,-16(fp)
   184f8:	10c01417 	ldw	r3,80(r2)
   184fc:	e0bfff17 	ldw	r2,-4(fp)
   18500:	1886703a 	and	r3,r3,r2
   18504:	e0bffc17 	ldw	r2,-16(fp)
   18508:	10800f17 	ldw	r2,60(r2)
   1850c:	1887383a 	mul	r3,r3,r2
   18510:	e0bffc17 	ldw	r2,-16(fp)
   18514:	10801117 	ldw	r2,68(r2)
   18518:	1884983a 	sll	r2,r3,r2
   1851c:	e0fffb17 	ldw	r3,-20(fp)
   18520:	1885883a 	add	r2,r3,r2
   18524:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18528:	e0bffc17 	ldw	r2,-16(fp)
   1852c:	10800e17 	ldw	r2,56(r2)
   18530:	10800058 	cmpnei	r2,r2,1
   18534:	1000081e 	bne	r2,zero,18558 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18538:	e0bffc17 	ldw	r2,-16(fp)
   1853c:	10c00c17 	ldw	r3,48(r2)
   18540:	e0bffb17 	ldw	r2,-20(fp)
   18544:	1885883a 	add	r2,r3,r2
   18548:	1007883a 	mov	r3,r2
   1854c:	e0bffd17 	ldw	r2,-12(fp)
   18550:	18800025 	stbio	r2,0(r3)
   18554:	00001306 	br	185a4 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18558:	e0bffc17 	ldw	r2,-16(fp)
   1855c:	10800e17 	ldw	r2,56(r2)
   18560:	10800098 	cmpnei	r2,r2,2
   18564:	1000081e 	bne	r2,zero,18588 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18568:	e0bffc17 	ldw	r2,-16(fp)
   1856c:	10c00c17 	ldw	r3,48(r2)
   18570:	e0bffb17 	ldw	r2,-20(fp)
   18574:	1885883a 	add	r2,r3,r2
   18578:	1007883a 	mov	r3,r2
   1857c:	e0bffd17 	ldw	r2,-12(fp)
   18580:	1880002d 	sthio	r2,0(r3)
   18584:	00000706 	br	185a4 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18588:	e0bffc17 	ldw	r2,-16(fp)
   1858c:	10c00c17 	ldw	r3,48(r2)
   18590:	e0bffb17 	ldw	r2,-20(fp)
   18594:	1885883a 	add	r2,r3,r2
   18598:	1007883a 	mov	r3,r2
   1859c:	e0bffd17 	ldw	r2,-12(fp)
   185a0:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   185a4:	0005883a 	mov	r2,zero
}
   185a8:	e037883a 	mov	sp,fp
   185ac:	df000017 	ldw	fp,0(sp)
   185b0:	dec00104 	addi	sp,sp,4
   185b4:	f800283a 	ret

000185b8 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   185b8:	defffd04 	addi	sp,sp,-12
   185bc:	df000215 	stw	fp,8(sp)
   185c0:	df000204 	addi	fp,sp,8
   185c4:	e13ffe15 	stw	r4,-8(fp)
   185c8:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   185cc:	e0bffe17 	ldw	r2,-8(fp)
   185d0:	10800a17 	ldw	r2,40(r2)
   185d4:	10800104 	addi	r2,r2,4
   185d8:	1007883a 	mov	r3,r2
   185dc:	e0bfff17 	ldw	r2,-4(fp)
   185e0:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   185e4:	e0bffe17 	ldw	r2,-8(fp)
   185e8:	10800a17 	ldw	r2,40(r2)
   185ec:	10800104 	addi	r2,r2,4
   185f0:	10800037 	ldwio	r2,0(r2)
   185f4:	1007883a 	mov	r3,r2
   185f8:	e0bffe17 	ldw	r2,-8(fp)
   185fc:	10c00c15 	stw	r3,48(r2)
	return 0;
   18600:	0005883a 	mov	r2,zero
}
   18604:	e037883a 	mov	sp,fp
   18608:	df000017 	ldw	fp,0(sp)
   1860c:	dec00104 	addi	sp,sp,4
   18610:	f800283a 	ret

00018614 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   18614:	defffd04 	addi	sp,sp,-12
   18618:	df000215 	stw	fp,8(sp)
   1861c:	dc000115 	stw	r16,4(sp)
   18620:	df000204 	addi	fp,sp,8
   18624:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   18628:	e0bffe17 	ldw	r2,-8(fp)
   1862c:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   18630:	e0bffe17 	ldw	r2,-8(fp)
   18634:	10800a17 	ldw	r2,40(r2)
   18638:	1007883a 	mov	r3,r2
   1863c:	00800044 	movi	r2,1
   18640:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   18644:	e0bffe17 	ldw	r2,-8(fp)
   18648:	10c00b17 	ldw	r3,44(r2)
   1864c:	e0bffe17 	ldw	r2,-8(fp)
   18650:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   18654:	e0bffe17 	ldw	r2,-8(fp)
   18658:	14000b15 	stw	r16,44(r2)
	return 0;
   1865c:	0005883a 	mov	r2,zero
}
   18660:	e6ffff04 	addi	sp,fp,-4
   18664:	df000117 	ldw	fp,4(sp)
   18668:	dc000017 	ldw	r16,0(sp)
   1866c:	dec00204 	addi	sp,sp,8
   18670:	f800283a 	ret

00018674 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   18674:	defffe04 	addi	sp,sp,-8
   18678:	df000115 	stw	fp,4(sp)
   1867c:	df000104 	addi	fp,sp,4
   18680:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   18684:	e0bfff17 	ldw	r2,-4(fp)
   18688:	10800a17 	ldw	r2,40(r2)
   1868c:	10800304 	addi	r2,r2,12
   18690:	10800037 	ldwio	r2,0(r2)
   18694:	1080004c 	andi	r2,r2,1
}
   18698:	e037883a 	mov	sp,fp
   1869c:	df000017 	ldw	fp,0(sp)
   186a0:	dec00104 	addi	sp,sp,4
   186a4:	f800283a 	ret

000186a8 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   186a8:	defff704 	addi	sp,sp,-36
   186ac:	df000815 	stw	fp,32(sp)
   186b0:	dd400715 	stw	r21,28(sp)
   186b4:	dd000615 	stw	r20,24(sp)
   186b8:	dcc00515 	stw	r19,20(sp)
   186bc:	dc800415 	stw	r18,16(sp)
   186c0:	dc400315 	stw	r17,12(sp)
   186c4:	dc000215 	stw	r16,8(sp)
   186c8:	df000804 	addi	fp,sp,32
   186cc:	e13ff815 	stw	r4,-32(fp)
   186d0:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   186d4:	e0bff917 	ldw	r2,-28(fp)
   186d8:	10800058 	cmpnei	r2,r2,1
   186dc:	1000031e 	bne	r2,zero,186ec <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   186e0:	e0bff817 	ldw	r2,-32(fp)
   186e4:	14400c17 	ldw	r17,48(r2)
   186e8:	00000206 	br	186f4 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   186ec:	e0bff817 	ldw	r2,-32(fp)
   186f0:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   186f4:	e0bff817 	ldw	r2,-32(fp)
   186f8:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   186fc:	e0bff817 	ldw	r2,-32(fp)
   18700:	10800e17 	ldw	r2,56(r2)
   18704:	10800098 	cmpnei	r2,r2,2
   18708:	1000031e 	bne	r2,zero,18718 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   1870c:	8405883a 	add	r2,r16,r16
   18710:	1021883a 	mov	r16,r2
   18714:	00000306 	br	18724 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   18718:	8405883a 	add	r2,r16,r16
   1871c:	1085883a 	add	r2,r2,r2
   18720:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   18724:	e0bff817 	ldw	r2,-32(fp)
   18728:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1872c:	e0bff817 	ldw	r2,-32(fp)
   18730:	10800d17 	ldw	r2,52(r2)
   18734:	1000111e 	bne	r2,zero,1877c <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   18738:	e0bff817 	ldw	r2,-32(fp)
   1873c:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   18740:	0029883a 	mov	r20,zero
   18744:	00000b06 	br	18774 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   18748:	0027883a 	mov	r19,zero
   1874c:	00000406 	br	18760 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   18750:	9c45883a 	add	r2,r19,r17
   18754:	0007883a 	mov	r3,zero
   18758:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   1875c:	9cc00104 	addi	r19,r19,4
   18760:	9c3ffb36 	bltu	r19,r16,18750 <__alt_data_end+0xf0018750>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   18764:	00800044 	movi	r2,1
   18768:	1544983a 	sll	r2,r2,r21
   1876c:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   18770:	a5000044 	addi	r20,r20,1
   18774:	a4bff436 	bltu	r20,r18,18748 <__alt_data_end+0xf0018748>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   18778:	00000a06 	br	187a4 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   1877c:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   18780:	0021883a 	mov	r16,zero
   18784:	00000506 	br	1879c <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   18788:	8005883a 	mov	r2,r16
   1878c:	1445883a 	add	r2,r2,r17
   18790:	0007883a 	mov	r3,zero
   18794:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   18798:	84000104 	addi	r16,r16,4
   1879c:	8005883a 	mov	r2,r16
   187a0:	14bff936 	bltu	r2,r18,18788 <__alt_data_end+0xf0018788>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   187a4:	0001883a 	nop
   187a8:	e6fffa04 	addi	sp,fp,-24
   187ac:	df000617 	ldw	fp,24(sp)
   187b0:	dd400517 	ldw	r21,20(sp)
   187b4:	dd000417 	ldw	r20,16(sp)
   187b8:	dcc00317 	ldw	r19,12(sp)
   187bc:	dc800217 	ldw	r18,8(sp)
   187c0:	dc400117 	ldw	r17,4(sp)
   187c4:	dc000017 	ldw	r16,0(sp)
   187c8:	dec00704 	addi	sp,sp,28
   187cc:	f800283a 	ret

000187d0 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   187d0:	defff304 	addi	sp,sp,-52
   187d4:	df000c15 	stw	fp,48(sp)
   187d8:	ddc00b15 	stw	r23,44(sp)
   187dc:	dd800a15 	stw	r22,40(sp)
   187e0:	dd400915 	stw	r21,36(sp)
   187e4:	dd000815 	stw	r20,32(sp)
   187e8:	dcc00715 	stw	r19,28(sp)
   187ec:	dc800615 	stw	r18,24(sp)
   187f0:	dc400515 	stw	r17,20(sp)
   187f4:	dc000415 	stw	r16,16(sp)
   187f8:	df000c04 	addi	fp,sp,48
   187fc:	e13ff415 	stw	r4,-48(fp)
   18800:	e17ff515 	stw	r5,-44(fp)
   18804:	e1bff615 	stw	r6,-40(fp)
   18808:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1880c:	e0bff417 	ldw	r2,-48(fp)
   18810:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18814:	e0bff417 	ldw	r2,-48(fp)
   18818:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1881c:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   18820:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   18824:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   18828:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   1882c:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   18830:	a580032e 	bgeu	r20,r22,18840 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   18834:	b02b883a 	mov	r21,r22
		l_x = r_x;
   18838:	a02d883a 	mov	r22,r20
		r_x = temp;
   1883c:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   18840:	9c40032e 	bgeu	r19,r17,18850 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   18844:	882b883a 	mov	r21,r17
		t_y = b_y;
   18848:	9823883a 	mov	r17,r19
		b_y = temp;
   1884c:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   18850:	b480892e 	bgeu	r22,r18,18a78 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   18854:	8c00882e 	bgeu	r17,r16,18a78 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   18858:	a4800136 	bltu	r20,r18,18860 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   1885c:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   18860:	9c000136 	bltu	r19,r16,18868 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   18864:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18868:	e0800317 	ldw	r2,12(fp)
   1886c:	10800058 	cmpnei	r2,r2,1
   18870:	1000031e 	bne	r2,zero,18880 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   18874:	e0bff417 	ldw	r2,-48(fp)
   18878:	14000c17 	ldw	r16,48(r2)
   1887c:	00000206 	br	18888 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   18880:	e0bff417 	ldw	r2,-48(fp)
   18884:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18888:	e0bff417 	ldw	r2,-48(fp)
   1888c:	10800d17 	ldw	r2,52(r2)
   18890:	10003c1e 	bne	r2,zero,18984 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   18894:	e0bff417 	ldw	r2,-48(fp)
   18898:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1889c:	8d44983a 	sll	r2,r17,r21
   188a0:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   188a4:	e0bff417 	ldw	r2,-48(fp)
   188a8:	10800e17 	ldw	r2,56(r2)
   188ac:	10800058 	cmpnei	r2,r2,1
   188b0:	10000f1e 	bne	r2,zero,188f0 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   188b4:	8825883a 	mov	r18,r17
   188b8:	00000b06 	br	188e8 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   188bc:	b023883a 	mov	r17,r22
   188c0:	00000406 	br	188d4 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   188c4:	8c05883a 	add	r2,r17,r16
   188c8:	b807883a 	mov	r3,r23
   188cc:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   188d0:	8c400044 	addi	r17,r17,1
   188d4:	a47ffb2e 	bgeu	r20,r17,188c4 <__alt_data_end+0xf00188c4>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   188d8:	00800044 	movi	r2,1
   188dc:	1544983a 	sll	r2,r2,r21
   188e0:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   188e4:	94800044 	addi	r18,r18,1
   188e8:	9cbff42e 	bgeu	r19,r18,188bc <__alt_data_end+0xf00188bc>
   188ec:	00006306 	br	18a7c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   188f0:	e0bff417 	ldw	r2,-48(fp)
   188f4:	10800e17 	ldw	r2,56(r2)
   188f8:	10800098 	cmpnei	r2,r2,2
   188fc:	1000101e 	bne	r2,zero,18940 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   18900:	8825883a 	mov	r18,r17
   18904:	00000c06 	br	18938 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   18908:	b023883a 	mov	r17,r22
   1890c:	00000506 	br	18924 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18910:	8c45883a 	add	r2,r17,r17
   18914:	1405883a 	add	r2,r2,r16
   18918:	b807883a 	mov	r3,r23
   1891c:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18920:	8c400044 	addi	r17,r17,1
   18924:	a47ffa2e 	bgeu	r20,r17,18910 <__alt_data_end+0xf0018910>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   18928:	00800044 	movi	r2,1
   1892c:	1544983a 	sll	r2,r2,r21
   18930:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18934:	94800044 	addi	r18,r18,1
   18938:	9cbff32e 	bgeu	r19,r18,18908 <__alt_data_end+0xf0018908>
   1893c:	00004f06 	br	18a7c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18940:	8825883a 	mov	r18,r17
   18944:	00000d06 	br	1897c <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   18948:	b023883a 	mov	r17,r22
   1894c:	00000606 	br	18968 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   18950:	8c45883a 	add	r2,r17,r17
   18954:	1085883a 	add	r2,r2,r2
   18958:	1405883a 	add	r2,r2,r16
   1895c:	b807883a 	mov	r3,r23
   18960:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18964:	8c400044 	addi	r17,r17,1
   18968:	a47ff92e 	bgeu	r20,r17,18950 <__alt_data_end+0xf0018950>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   1896c:	00800044 	movi	r2,1
   18970:	1544983a 	sll	r2,r2,r21
   18974:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18978:	94800044 	addi	r18,r18,1
   1897c:	9cbff22e 	bgeu	r19,r18,18948 <__alt_data_end+0xf0018948>
   18980:	00003e06 	br	18a7c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18984:	e0bff417 	ldw	r2,-48(fp)
   18988:	10800e17 	ldw	r2,56(r2)
   1898c:	10800058 	cmpnei	r2,r2,1
   18990:	10000f1e 	bne	r2,zero,189d0 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   18994:	8c85383a 	mul	r2,r17,r18
   18998:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1899c:	882b883a 	mov	r21,r17
   189a0:	00000906 	br	189c8 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   189a4:	b023883a 	mov	r17,r22
   189a8:	00000406 	br	189bc <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   189ac:	8c05883a 	add	r2,r17,r16
   189b0:	b807883a 	mov	r3,r23
   189b4:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   189b8:	8c400044 	addi	r17,r17,1
   189bc:	a47ffb2e 	bgeu	r20,r17,189ac <__alt_data_end+0xf00189ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   189c0:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   189c4:	ad400044 	addi	r21,r21,1
   189c8:	9d7ff62e 	bgeu	r19,r21,189a4 <__alt_data_end+0xf00189a4>
   189cc:	00002b06 	br	18a7c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   189d0:	e0bff417 	ldw	r2,-48(fp)
   189d4:	10800e17 	ldw	r2,56(r2)
   189d8:	10800098 	cmpnei	r2,r2,2
   189dc:	1000121e 	bne	r2,zero,18a28 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   189e0:	9485883a 	add	r2,r18,r18
   189e4:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   189e8:	8c85383a 	mul	r2,r17,r18
   189ec:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   189f0:	882b883a 	mov	r21,r17
   189f4:	00000a06 	br	18a20 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   189f8:	b023883a 	mov	r17,r22
   189fc:	00000506 	br	18a14 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18a00:	8c45883a 	add	r2,r17,r17
   18a04:	1405883a 	add	r2,r2,r16
   18a08:	b807883a 	mov	r3,r23
   18a0c:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18a10:	8c400044 	addi	r17,r17,1
   18a14:	a47ffa2e 	bgeu	r20,r17,18a00 <__alt_data_end+0xf0018a00>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   18a18:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18a1c:	ad400044 	addi	r21,r21,1
   18a20:	9d7ff52e 	bgeu	r19,r21,189f8 <__alt_data_end+0xf00189f8>
   18a24:	00001506 	br	18a7c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18a28:	9485883a 	add	r2,r18,r18
   18a2c:	1085883a 	add	r2,r2,r2
   18a30:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   18a34:	8c85383a 	mul	r2,r17,r18
   18a38:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18a3c:	882b883a 	mov	r21,r17
   18a40:	00000b06 	br	18a70 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   18a44:	b023883a 	mov	r17,r22
   18a48:	00000606 	br	18a64 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   18a4c:	8c45883a 	add	r2,r17,r17
   18a50:	1085883a 	add	r2,r2,r2
   18a54:	1405883a 	add	r2,r2,r16
   18a58:	b807883a 	mov	r3,r23
   18a5c:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18a60:	8c400044 	addi	r17,r17,1
   18a64:	a47ff92e 	bgeu	r20,r17,18a4c <__alt_data_end+0xf0018a4c>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   18a68:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18a6c:	ad400044 	addi	r21,r21,1
   18a70:	9d7ff42e 	bgeu	r19,r21,18a44 <__alt_data_end+0xf0018a44>
   18a74:	00000106 	br	18a7c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18a78:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   18a7c:	e6fff804 	addi	sp,fp,-32
   18a80:	df000817 	ldw	fp,32(sp)
   18a84:	ddc00717 	ldw	r23,28(sp)
   18a88:	dd800617 	ldw	r22,24(sp)
   18a8c:	dd400517 	ldw	r21,20(sp)
   18a90:	dd000417 	ldw	r20,16(sp)
   18a94:	dcc00317 	ldw	r19,12(sp)
   18a98:	dc800217 	ldw	r18,8(sp)
   18a9c:	dc400117 	ldw	r17,4(sp)
   18aa0:	dc000017 	ldw	r16,0(sp)
   18aa4:	dec00904 	addi	sp,sp,36
   18aa8:	f800283a 	ret

00018aac <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   18aac:	defff404 	addi	sp,sp,-48
   18ab0:	df000b15 	stw	fp,44(sp)
   18ab4:	dd800a15 	stw	r22,40(sp)
   18ab8:	dd400915 	stw	r21,36(sp)
   18abc:	dd000815 	stw	r20,32(sp)
   18ac0:	dcc00715 	stw	r19,28(sp)
   18ac4:	dc800615 	stw	r18,24(sp)
   18ac8:	dc400515 	stw	r17,20(sp)
   18acc:	dc000415 	stw	r16,16(sp)
   18ad0:	df000b04 	addi	fp,sp,44
   18ad4:	e13ff515 	stw	r4,-44(fp)
   18ad8:	e17ff615 	stw	r5,-40(fp)
   18adc:	e1bff715 	stw	r6,-36(fp)
   18ae0:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   18ae4:	e0bff517 	ldw	r2,-44(fp)
   18ae8:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18aec:	e0bff517 	ldw	r2,-44(fp)
   18af0:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   18af4:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   18af8:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   18afc:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   18b00:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   18b04:	9c40032e 	bgeu	r19,r17,18b14 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   18b08:	882d883a 	mov	r22,r17
		l_x = r_x;
   18b0c:	9823883a 	mov	r17,r19
		r_x = temp;
   18b10:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   18b14:	8c805d2e 	bgeu	r17,r18,18c8c <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   18b18:	a4005c2e 	bgeu	r20,r16,18c8c <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   18b1c:	9c800136 	bltu	r19,r18,18b24 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   18b20:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18b24:	e0800217 	ldw	r2,8(fp)
   18b28:	10800058 	cmpnei	r2,r2,1
   18b2c:	1000031e 	bne	r2,zero,18b3c <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   18b30:	e0bff517 	ldw	r2,-44(fp)
   18b34:	14000c17 	ldw	r16,48(r2)
   18b38:	00000206 	br	18b44 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   18b3c:	e0bff517 	ldw	r2,-44(fp)
   18b40:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18b44:	e0bff517 	ldw	r2,-44(fp)
   18b48:	10800d17 	ldw	r2,52(r2)
   18b4c:	1000231e 	bne	r2,zero,18bdc <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   18b50:	e0bff517 	ldw	r2,-44(fp)
   18b54:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   18b58:	a484983a 	sll	r2,r20,r18
   18b5c:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18b60:	e0bff517 	ldw	r2,-44(fp)
   18b64:	10800e17 	ldw	r2,56(r2)
   18b68:	10800058 	cmpnei	r2,r2,1
   18b6c:	1000071e 	bne	r2,zero,18b8c <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   18b70:	00000406 	br	18b84 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   18b74:	8c05883a 	add	r2,r17,r16
   18b78:	a807883a 	mov	r3,r21
   18b7c:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   18b80:	8c400044 	addi	r17,r17,1
   18b84:	9c7ffb2e 	bgeu	r19,r17,18b74 <__alt_data_end+0xf0018b74>
   18b88:	00004106 	br	18c90 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18b8c:	e0bff517 	ldw	r2,-44(fp)
   18b90:	10800e17 	ldw	r2,56(r2)
   18b94:	10800098 	cmpnei	r2,r2,2
   18b98:	10000e1e 	bne	r2,zero,18bd4 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   18b9c:	00000506 	br	18bb4 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   18ba0:	8c45883a 	add	r2,r17,r17
   18ba4:	1405883a 	add	r2,r2,r16
   18ba8:	a807883a 	mov	r3,r21
   18bac:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   18bb0:	8c400044 	addi	r17,r17,1
   18bb4:	9c7ffa2e 	bgeu	r19,r17,18ba0 <__alt_data_end+0xf0018ba0>
   18bb8:	00003506 	br	18c90 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   18bbc:	8c45883a 	add	r2,r17,r17
   18bc0:	1085883a 	add	r2,r2,r2
   18bc4:	1405883a 	add	r2,r2,r16
   18bc8:	a807883a 	mov	r3,r21
   18bcc:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   18bd0:	8c400044 	addi	r17,r17,1
   18bd4:	9c7ff92e 	bgeu	r19,r17,18bbc <__alt_data_end+0xf0018bbc>
   18bd8:	00002d06 	br	18c90 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18bdc:	e0bff517 	ldw	r2,-44(fp)
   18be0:	10800e17 	ldw	r2,56(r2)
   18be4:	10800058 	cmpnei	r2,r2,1
   18be8:	1000091e 	bne	r2,zero,18c10 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   18bec:	a485383a 	mul	r2,r20,r18
   18bf0:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   18bf4:	00000406 	br	18c08 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   18bf8:	8c05883a 	add	r2,r17,r16
   18bfc:	a807883a 	mov	r3,r21
   18c00:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   18c04:	8c400044 	addi	r17,r17,1
   18c08:	9c7ffb2e 	bgeu	r19,r17,18bf8 <__alt_data_end+0xf0018bf8>
   18c0c:	00002006 	br	18c90 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18c10:	e0bff517 	ldw	r2,-44(fp)
   18c14:	10800e17 	ldw	r2,56(r2)
   18c18:	10800098 	cmpnei	r2,r2,2
   18c1c:	10000c1e 	bne	r2,zero,18c50 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   18c20:	9485883a 	add	r2,r18,r18
   18c24:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   18c28:	a485383a 	mul	r2,r20,r18
   18c2c:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   18c30:	00000506 	br	18c48 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   18c34:	8c45883a 	add	r2,r17,r17
   18c38:	1405883a 	add	r2,r2,r16
   18c3c:	a807883a 	mov	r3,r21
   18c40:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   18c44:	8c400044 	addi	r17,r17,1
   18c48:	9c7ffa2e 	bgeu	r19,r17,18c34 <__alt_data_end+0xf0018c34>
   18c4c:	00001006 	br	18c90 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18c50:	9485883a 	add	r2,r18,r18
   18c54:	1085883a 	add	r2,r2,r2
   18c58:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   18c5c:	a485383a 	mul	r2,r20,r18
   18c60:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   18c64:	00000606 	br	18c80 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   18c68:	8c45883a 	add	r2,r17,r17
   18c6c:	1085883a 	add	r2,r2,r2
   18c70:	1405883a 	add	r2,r2,r16
   18c74:	a807883a 	mov	r3,r21
   18c78:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   18c7c:	8c400044 	addi	r17,r17,1
   18c80:	9c7ff92e 	bgeu	r19,r17,18c68 <__alt_data_end+0xf0018c68>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   18c84:	84a1883a 	add	r16,r16,r18
   18c88:	00000106 	br	18c90 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18c8c:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   18c90:	e6fff904 	addi	sp,fp,-28
   18c94:	df000717 	ldw	fp,28(sp)
   18c98:	dd800617 	ldw	r22,24(sp)
   18c9c:	dd400517 	ldw	r21,20(sp)
   18ca0:	dd000417 	ldw	r20,16(sp)
   18ca4:	dcc00317 	ldw	r19,12(sp)
   18ca8:	dc800217 	ldw	r18,8(sp)
   18cac:	dc400117 	ldw	r17,4(sp)
   18cb0:	dc000017 	ldw	r16,0(sp)
   18cb4:	dec00804 	addi	sp,sp,32
   18cb8:	f800283a 	ret

00018cbc <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   18cbc:	defff404 	addi	sp,sp,-48
   18cc0:	df000b15 	stw	fp,44(sp)
   18cc4:	dd800a15 	stw	r22,40(sp)
   18cc8:	dd400915 	stw	r21,36(sp)
   18ccc:	dd000815 	stw	r20,32(sp)
   18cd0:	dcc00715 	stw	r19,28(sp)
   18cd4:	dc800615 	stw	r18,24(sp)
   18cd8:	dc400515 	stw	r17,20(sp)
   18cdc:	dc000415 	stw	r16,16(sp)
   18ce0:	df000b04 	addi	fp,sp,44
   18ce4:	e13ff515 	stw	r4,-44(fp)
   18ce8:	e17ff615 	stw	r5,-40(fp)
   18cec:	e1bff715 	stw	r6,-36(fp)
   18cf0:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   18cf4:	e0bff517 	ldw	r2,-44(fp)
   18cf8:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18cfc:	e0bff517 	ldw	r2,-44(fp)
   18d00:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   18d04:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   18d08:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   18d0c:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   18d10:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   18d14:	9d00032e 	bgeu	r19,r20,18d24 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   18d18:	a02b883a 	mov	r21,r20
		t_y = b_y;
   18d1c:	9829883a 	mov	r20,r19
		b_y = temp;
   18d20:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   18d24:	94406c2e 	bgeu	r18,r17,18ed8 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   18d28:	a4006b2e 	bgeu	r20,r16,18ed8 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   18d2c:	9c000136 	bltu	r19,r16,18d34 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   18d30:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18d34:	e0800217 	ldw	r2,8(fp)
   18d38:	10800058 	cmpnei	r2,r2,1
   18d3c:	1000031e 	bne	r2,zero,18d4c <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   18d40:	e0bff517 	ldw	r2,-44(fp)
   18d44:	14000c17 	ldw	r16,48(r2)
   18d48:	00000206 	br	18d54 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   18d4c:	e0bff517 	ldw	r2,-44(fp)
   18d50:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18d54:	e0bff517 	ldw	r2,-44(fp)
   18d58:	10800d17 	ldw	r2,52(r2)
   18d5c:	1000301e 	bne	r2,zero,18e20 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   18d60:	e0bff517 	ldw	r2,-44(fp)
   18d64:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   18d68:	a544983a 	sll	r2,r20,r21
   18d6c:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18d70:	e0bff517 	ldw	r2,-44(fp)
   18d74:	10800e17 	ldw	r2,56(r2)
   18d78:	10800058 	cmpnei	r2,r2,1
   18d7c:	10000b1e 	bne	r2,zero,18dac <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   18d80:	a023883a 	mov	r17,r20
   18d84:	00000706 	br	18da4 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   18d88:	9405883a 	add	r2,r18,r16
   18d8c:	b007883a 	mov	r3,r22
   18d90:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18d94:	00800044 	movi	r2,1
   18d98:	1544983a 	sll	r2,r2,r21
   18d9c:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18da0:	8c400044 	addi	r17,r17,1
   18da4:	9c7ff82e 	bgeu	r19,r17,18d88 <__alt_data_end+0xf0018d88>
   18da8:	00004c06 	br	18edc <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18dac:	e0bff517 	ldw	r2,-44(fp)
   18db0:	10800e17 	ldw	r2,56(r2)
   18db4:	10800098 	cmpnei	r2,r2,2
   18db8:	10000c1e 	bne	r2,zero,18dec <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   18dbc:	a023883a 	mov	r17,r20
   18dc0:	00000806 	br	18de4 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   18dc4:	9485883a 	add	r2,r18,r18
   18dc8:	1405883a 	add	r2,r2,r16
   18dcc:	b007883a 	mov	r3,r22
   18dd0:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18dd4:	00800044 	movi	r2,1
   18dd8:	1544983a 	sll	r2,r2,r21
   18ddc:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18de0:	8c400044 	addi	r17,r17,1
   18de4:	9c7ff72e 	bgeu	r19,r17,18dc4 <__alt_data_end+0xf0018dc4>
   18de8:	00003c06 	br	18edc <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18dec:	a023883a 	mov	r17,r20
   18df0:	00000906 	br	18e18 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   18df4:	9485883a 	add	r2,r18,r18
   18df8:	1085883a 	add	r2,r2,r2
   18dfc:	1405883a 	add	r2,r2,r16
   18e00:	b007883a 	mov	r3,r22
   18e04:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18e08:	00800044 	movi	r2,1
   18e0c:	1544983a 	sll	r2,r2,r21
   18e10:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18e14:	8c400044 	addi	r17,r17,1
   18e18:	9c7ff62e 	bgeu	r19,r17,18df4 <__alt_data_end+0xf0018df4>
   18e1c:	00002f06 	br	18edc <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18e20:	e0bff517 	ldw	r2,-44(fp)
   18e24:	10800e17 	ldw	r2,56(r2)
   18e28:	10800058 	cmpnei	r2,r2,1
   18e2c:	10000a1e 	bne	r2,zero,18e58 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   18e30:	a445383a 	mul	r2,r20,r17
   18e34:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18e38:	00000506 	br	18e50 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   18e3c:	9405883a 	add	r2,r18,r16
   18e40:	b007883a 	mov	r3,r22
   18e44:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   18e48:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18e4c:	a5000044 	addi	r20,r20,1
   18e50:	9d3ffa2e 	bgeu	r19,r20,18e3c <__alt_data_end+0xf0018e3c>
   18e54:	00002106 	br	18edc <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18e58:	e0bff517 	ldw	r2,-44(fp)
   18e5c:	10800e17 	ldw	r2,56(r2)
   18e60:	10800098 	cmpnei	r2,r2,2
   18e64:	10000d1e 	bne	r2,zero,18e9c <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   18e68:	8c45883a 	add	r2,r17,r17
   18e6c:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   18e70:	a445383a 	mul	r2,r20,r17
   18e74:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18e78:	00000606 	br	18e94 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   18e7c:	9485883a 	add	r2,r18,r18
   18e80:	1405883a 	add	r2,r2,r16
   18e84:	b007883a 	mov	r3,r22
   18e88:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   18e8c:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18e90:	a5000044 	addi	r20,r20,1
   18e94:	9d3ff92e 	bgeu	r19,r20,18e7c <__alt_data_end+0xf0018e7c>
   18e98:	00001006 	br	18edc <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18e9c:	8c45883a 	add	r2,r17,r17
   18ea0:	1085883a 	add	r2,r2,r2
   18ea4:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   18ea8:	a445383a 	mul	r2,r20,r17
   18eac:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18eb0:	00000706 	br	18ed0 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   18eb4:	9485883a 	add	r2,r18,r18
   18eb8:	1085883a 	add	r2,r2,r2
   18ebc:	1405883a 	add	r2,r2,r16
   18ec0:	b007883a 	mov	r3,r22
   18ec4:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   18ec8:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18ecc:	a5000044 	addi	r20,r20,1
   18ed0:	9d3ff82e 	bgeu	r19,r20,18eb4 <__alt_data_end+0xf0018eb4>
   18ed4:	00000106 	br	18edc <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18ed8:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   18edc:	e6fff904 	addi	sp,fp,-28
   18ee0:	df000717 	ldw	fp,28(sp)
   18ee4:	dd800617 	ldw	r22,24(sp)
   18ee8:	dd400517 	ldw	r21,20(sp)
   18eec:	dd000417 	ldw	r20,16(sp)
   18ef0:	dcc00317 	ldw	r19,12(sp)
   18ef4:	dc800217 	ldw	r18,8(sp)
   18ef8:	dc400117 	ldw	r17,4(sp)
   18efc:	dc000017 	ldw	r16,0(sp)
   18f00:	dec00804 	addi	sp,sp,32
   18f04:	f800283a 	ret

00018f08 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   18f08:	defff804 	addi	sp,sp,-32
   18f0c:	dfc00715 	stw	ra,28(sp)
   18f10:	df000615 	stw	fp,24(sp)
   18f14:	df000604 	addi	fp,sp,24
   18f18:	e13ffc15 	stw	r4,-16(fp)
   18f1c:	e17ffd15 	stw	r5,-12(fp)
   18f20:	e1bffe15 	stw	r6,-8(fp)
   18f24:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   18f28:	e0800417 	ldw	r2,16(fp)
   18f2c:	d8800115 	stw	r2,4(sp)
   18f30:	e0800317 	ldw	r2,12(fp)
   18f34:	d8800015 	stw	r2,0(sp)
   18f38:	e1fffe17 	ldw	r7,-8(fp)
   18f3c:	e1bfff17 	ldw	r6,-4(fp)
   18f40:	e17ffd17 	ldw	r5,-12(fp)
   18f44:	e13ffc17 	ldw	r4,-16(fp)
   18f48:	0018aac0 	call	18aac <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   18f4c:	e0800417 	ldw	r2,16(fp)
   18f50:	d8800115 	stw	r2,4(sp)
   18f54:	e0800317 	ldw	r2,12(fp)
   18f58:	d8800015 	stw	r2,0(sp)
   18f5c:	e1c00217 	ldw	r7,8(fp)
   18f60:	e1bfff17 	ldw	r6,-4(fp)
   18f64:	e17ffd17 	ldw	r5,-12(fp)
   18f68:	e13ffc17 	ldw	r4,-16(fp)
   18f6c:	0018aac0 	call	18aac <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   18f70:	e0800417 	ldw	r2,16(fp)
   18f74:	d8800115 	stw	r2,4(sp)
   18f78:	e0800317 	ldw	r2,12(fp)
   18f7c:	d8800015 	stw	r2,0(sp)
   18f80:	e1c00217 	ldw	r7,8(fp)
   18f84:	e1bffe17 	ldw	r6,-8(fp)
   18f88:	e17ffd17 	ldw	r5,-12(fp)
   18f8c:	e13ffc17 	ldw	r4,-16(fp)
   18f90:	0018cbc0 	call	18cbc <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   18f94:	e0800417 	ldw	r2,16(fp)
   18f98:	d8800115 	stw	r2,4(sp)
   18f9c:	e0800317 	ldw	r2,12(fp)
   18fa0:	d8800015 	stw	r2,0(sp)
   18fa4:	e1c00217 	ldw	r7,8(fp)
   18fa8:	e1bffe17 	ldw	r6,-8(fp)
   18fac:	e17fff17 	ldw	r5,-4(fp)
   18fb0:	e13ffc17 	ldw	r4,-16(fp)
   18fb4:	0018cbc0 	call	18cbc <alt_up_pixel_buffer_dma_draw_vline>
}
   18fb8:	0001883a 	nop
   18fbc:	e037883a 	mov	sp,fp
   18fc0:	dfc00117 	ldw	ra,4(sp)
   18fc4:	df000017 	ldw	fp,0(sp)
   18fc8:	dec00204 	addi	sp,sp,8
   18fcc:	f800283a 	ret

00018fd0 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   18fd0:	deffff04 	addi	sp,sp,-4
   18fd4:	df000015 	stw	fp,0(sp)
   18fd8:	d839883a 	mov	fp,sp
   18fdc:	2005883a 	mov	r2,r4
   18fe0:	3007883a 	mov	r3,r6
   18fe4:	3809883a 	mov	r4,r7
   18fe8:	e1800117 	ldw	r6,4(fp)
   18fec:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   18ff0:	3800051e 	bne	r7,zero,19008 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   18ff4:	2909383a 	mul	r4,r5,r4
   18ff8:	20c7883a 	add	r3,r4,r3
   18ffc:	1885883a 	add	r2,r3,r2
   19000:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   19004:	00000e06 	br	19040 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   19008:	39c00058 	cmpnei	r7,r7,1
   1900c:	3800061e 	bne	r7,zero,19028 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   19010:	2909383a 	mul	r4,r5,r4
   19014:	20c7883a 	add	r3,r4,r3
   19018:	18c7883a 	add	r3,r3,r3
   1901c:	1885883a 	add	r2,r3,r2
   19020:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   19024:	00000606 	br	19040 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   19028:	2909383a 	mul	r4,r5,r4
   1902c:	20c7883a 	add	r3,r4,r3
   19030:	18c7883a 	add	r3,r3,r3
   19034:	18c7883a 	add	r3,r3,r3
   19038:	1885883a 	add	r2,r3,r2
   1903c:	11800035 	stwio	r6,0(r2)
}
   19040:	0001883a 	nop
   19044:	e037883a 	mov	sp,fp
   19048:	df000017 	ldw	fp,0(sp)
   1904c:	dec00104 	addi	sp,sp,4
   19050:	f800283a 	ret

00019054 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   19054:	deffeb04 	addi	sp,sp,-84
   19058:	dfc01415 	stw	ra,80(sp)
   1905c:	df001315 	stw	fp,76(sp)
   19060:	ddc01215 	stw	r23,72(sp)
   19064:	dd801115 	stw	r22,68(sp)
   19068:	dd401015 	stw	r21,64(sp)
   1906c:	dd000f15 	stw	r20,60(sp)
   19070:	dcc00e15 	stw	r19,56(sp)
   19074:	dc800d15 	stw	r18,52(sp)
   19078:	dc400c15 	stw	r17,48(sp)
   1907c:	dc000b15 	stw	r16,44(sp)
   19080:	df001304 	addi	fp,sp,76
   19084:	e13fef15 	stw	r4,-68(fp)
   19088:	e17ff015 	stw	r5,-64(fp)
   1908c:	e1bff115 	stw	r6,-60(fp)
   19090:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   19094:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   19098:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1909c:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   190a0:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   190a4:	a4c5c83a 	sub	r2,r20,r19
   190a8:	1000010e 	bge	r2,zero,190b0 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   190ac:	0085c83a 	sub	r2,zero,r2
   190b0:	1007883a 	mov	r3,r2
   190b4:	9445c83a 	sub	r2,r18,r17
   190b8:	1000010e 	bge	r2,zero,190c0 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   190bc:	0085c83a 	sub	r2,zero,r2
   190c0:	10c4803a 	cmplt	r2,r2,r3
   190c4:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   190c8:	e0bfef17 	ldw	r2,-68(fp)
   190cc:	10800e17 	ldw	r2,56(r2)
   190d0:	10800060 	cmpeqi	r2,r2,1
   190d4:	1000081e 	bne	r2,zero,190f8 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   190d8:	e0bfef17 	ldw	r2,-68(fp)
   190dc:	10800e17 	ldw	r2,56(r2)
   190e0:	10800098 	cmpnei	r2,r2,2
   190e4:	1000021e 	bne	r2,zero,190f0 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   190e8:	00800044 	movi	r2,1
   190ec:	00000306 	br	190fc <alt_up_pixel_buffer_dma_draw_line+0xa8>
   190f0:	00800084 	movi	r2,2
   190f4:	00000106 	br	190fc <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   190f8:	0005883a 	mov	r2,zero
   190fc:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   19100:	e0800317 	ldw	r2,12(fp)
   19104:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   19108:	e0bfef17 	ldw	r2,-68(fp)
   1910c:	10800d17 	ldw	r2,52(r2)
   19110:	1000071e 	bne	r2,zero,19130 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   19114:	e0bfef17 	ldw	r2,-68(fp)
   19118:	10801317 	ldw	r2,76(r2)
   1911c:	e0fff417 	ldw	r3,-48(fp)
   19120:	10c5c83a 	sub	r2,r2,r3
   19124:	00c00044 	movi	r3,1
   19128:	1884983a 	sll	r2,r3,r2
   1912c:	00000206 	br	19138 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   19130:	e0bfef17 	ldw	r2,-68(fp)
   19134:	10800f17 	ldw	r2,60(r2)
   19138:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   1913c:	e0800417 	ldw	r2,16(fp)
   19140:	10800058 	cmpnei	r2,r2,1
   19144:	1000031e 	bne	r2,zero,19154 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   19148:	e0bfef17 	ldw	r2,-68(fp)
   1914c:	15c00c17 	ldw	r23,48(r2)
   19150:	00000206 	br	1915c <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   19154:	e0bfef17 	ldw	r2,-68(fp)
   19158:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1915c:	e0bff307 	ldb	r2,-52(fp)
   19160:	0080060e 	bge	zero,r2,1917c <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   19164:	8821883a 	mov	r16,r17
		x_0 = y_0;
   19168:	9823883a 	mov	r17,r19
		y_0 = error;
   1916c:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   19170:	9021883a 	mov	r16,r18
		x_1 = y_1;
   19174:	a025883a 	mov	r18,r20
		y_1 = error;
   19178:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1917c:	9440060e 	bge	r18,r17,19198 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   19180:	8821883a 	mov	r16,r17
		x_0 = x_1;
   19184:	9023883a 	mov	r17,r18
		x_1 = error;
   19188:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1918c:	9821883a 	mov	r16,r19
		y_0 = y_1;
   19190:	a027883a 	mov	r19,r20
		y_1 = error;
   19194:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   19198:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1919c:	a4c5c83a 	sub	r2,r20,r19
   191a0:	1000010e 	bge	r2,zero,191a8 <alt_up_pixel_buffer_dma_draw_line+0x154>
   191a4:	0085c83a 	sub	r2,zero,r2
   191a8:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   191ac:	a804d7fa 	srli	r2,r21,31
   191b0:	1545883a 	add	r2,r2,r21
   191b4:	1005d07a 	srai	r2,r2,1
   191b8:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   191bc:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   191c0:	9d00020e 	bge	r19,r20,191cc <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   191c4:	04c00044 	movi	r19,1
   191c8:	00000106 	br	191d0 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   191cc:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   191d0:	e0bff307 	ldb	r2,-52(fp)
   191d4:	10800058 	cmpnei	r2,r2,1
   191d8:	1000211e 	bne	r2,zero,19260 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   191dc:	00000f06 	br	1921c <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   191e0:	e0bff417 	ldw	r2,-48(fp)
   191e4:	d8800115 	stw	r2,4(sp)
   191e8:	e0bff517 	ldw	r2,-44(fp)
   191ec:	d8800015 	stw	r2,0(sp)
   191f0:	880f883a 	mov	r7,r17
   191f4:	b00d883a 	mov	r6,r22
   191f8:	e17ff617 	ldw	r5,-40(fp)
   191fc:	b809883a 	mov	r4,r23
   19200:	0018fd00 	call	18fd0 <helper_plot_pixel>
			error = error + deltay;
   19204:	e0bff717 	ldw	r2,-36(fp)
   19208:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1920c:	0400020e 	bge	zero,r16,19218 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   19210:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   19214:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   19218:	8c400044 	addi	r17,r17,1
   1921c:	947ff00e 	bge	r18,r17,191e0 <__alt_data_end+0xf00191e0>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   19220:	00001006 	br	19264 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   19224:	e0bff417 	ldw	r2,-48(fp)
   19228:	d8800115 	stw	r2,4(sp)
   1922c:	e0bff517 	ldw	r2,-44(fp)
   19230:	d8800015 	stw	r2,0(sp)
   19234:	b00f883a 	mov	r7,r22
   19238:	880d883a 	mov	r6,r17
   1923c:	e17ff617 	ldw	r5,-40(fp)
   19240:	b809883a 	mov	r4,r23
   19244:	0018fd00 	call	18fd0 <helper_plot_pixel>
			error = error + deltay;
   19248:	e0bff717 	ldw	r2,-36(fp)
   1924c:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   19250:	0400020e 	bge	zero,r16,1925c <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   19254:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   19258:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   1925c:	8c400044 	addi	r17,r17,1
   19260:	947ff00e 	bge	r18,r17,19224 <__alt_data_end+0xf0019224>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   19264:	0001883a 	nop
   19268:	e6fff804 	addi	sp,fp,-32
   1926c:	dfc00917 	ldw	ra,36(sp)
   19270:	df000817 	ldw	fp,32(sp)
   19274:	ddc00717 	ldw	r23,28(sp)
   19278:	dd800617 	ldw	r22,24(sp)
   1927c:	dd400517 	ldw	r21,20(sp)
   19280:	dd000417 	ldw	r20,16(sp)
   19284:	dcc00317 	ldw	r19,12(sp)
   19288:	dc800217 	ldw	r18,8(sp)
   1928c:	dc400117 	ldw	r17,4(sp)
   19290:	dc000017 	ldw	r16,0(sp)
   19294:	dec00a04 	addi	sp,sp,40
   19298:	f800283a 	ret

0001929c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1929c:	defff504 	addi	sp,sp,-44
   192a0:	df000a15 	stw	fp,40(sp)
   192a4:	df000a04 	addi	fp,sp,40
   192a8:	e13ffc15 	stw	r4,-16(fp)
   192ac:	e17ffd15 	stw	r5,-12(fp)
   192b0:	e1bffe15 	stw	r6,-8(fp)
   192b4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   192b8:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   192bc:	d0a05817 	ldw	r2,-32416(gp)
  
  if (alt_ticks_per_second ())
   192c0:	10003c26 	beq	r2,zero,193b4 <alt_alarm_start+0x118>
  {
    if (alarm)
   192c4:	e0bffc17 	ldw	r2,-16(fp)
   192c8:	10003826 	beq	r2,zero,193ac <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   192cc:	e0bffc17 	ldw	r2,-16(fp)
   192d0:	e0fffe17 	ldw	r3,-8(fp)
   192d4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   192d8:	e0bffc17 	ldw	r2,-16(fp)
   192dc:	e0ffff17 	ldw	r3,-4(fp)
   192e0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   192e4:	0005303a 	rdctl	r2,status
   192e8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   192ec:	e0fff917 	ldw	r3,-28(fp)
   192f0:	00bfff84 	movi	r2,-2
   192f4:	1884703a 	and	r2,r3,r2
   192f8:	1001703a 	wrctl	status,r2
  
  return context;
   192fc:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   19300:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   19304:	d0a05917 	ldw	r2,-32412(gp)
      
      current_nticks = alt_nticks();
   19308:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   1930c:	e0fffd17 	ldw	r3,-12(fp)
   19310:	e0bff617 	ldw	r2,-40(fp)
   19314:	1885883a 	add	r2,r3,r2
   19318:	10c00044 	addi	r3,r2,1
   1931c:	e0bffc17 	ldw	r2,-16(fp)
   19320:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   19324:	e0bffc17 	ldw	r2,-16(fp)
   19328:	10c00217 	ldw	r3,8(r2)
   1932c:	e0bff617 	ldw	r2,-40(fp)
   19330:	1880042e 	bgeu	r3,r2,19344 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   19334:	e0bffc17 	ldw	r2,-16(fp)
   19338:	00c00044 	movi	r3,1
   1933c:	10c00405 	stb	r3,16(r2)
   19340:	00000206 	br	1934c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   19344:	e0bffc17 	ldw	r2,-16(fp)
   19348:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1934c:	e0bffc17 	ldw	r2,-16(fp)
   19350:	d0e01904 	addi	r3,gp,-32668
   19354:	e0fffa15 	stw	r3,-24(fp)
   19358:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1935c:	e0bffb17 	ldw	r2,-20(fp)
   19360:	e0fffa17 	ldw	r3,-24(fp)
   19364:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19368:	e0bffa17 	ldw	r2,-24(fp)
   1936c:	10c00017 	ldw	r3,0(r2)
   19370:	e0bffb17 	ldw	r2,-20(fp)
   19374:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19378:	e0bffa17 	ldw	r2,-24(fp)
   1937c:	10800017 	ldw	r2,0(r2)
   19380:	e0fffb17 	ldw	r3,-20(fp)
   19384:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19388:	e0bffa17 	ldw	r2,-24(fp)
   1938c:	e0fffb17 	ldw	r3,-20(fp)
   19390:	10c00015 	stw	r3,0(r2)
   19394:	e0bff817 	ldw	r2,-32(fp)
   19398:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1939c:	e0bff717 	ldw	r2,-36(fp)
   193a0:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   193a4:	0005883a 	mov	r2,zero
   193a8:	00000306 	br	193b8 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   193ac:	00bffa84 	movi	r2,-22
   193b0:	00000106 	br	193b8 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   193b4:	00bfde84 	movi	r2,-134
  }
}
   193b8:	e037883a 	mov	sp,fp
   193bc:	df000017 	ldw	fp,0(sp)
   193c0:	dec00104 	addi	sp,sp,4
   193c4:	f800283a 	ret

000193c8 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   193c8:	defffb04 	addi	sp,sp,-20
   193cc:	df000415 	stw	fp,16(sp)
   193d0:	df000404 	addi	fp,sp,16
   193d4:	e13ffe15 	stw	r4,-8(fp)
   193d8:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   193dc:	e0fffe17 	ldw	r3,-8(fp)
   193e0:	e0bfff17 	ldw	r2,-4(fp)
   193e4:	1885883a 	add	r2,r3,r2
   193e8:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   193ec:	e0bffe17 	ldw	r2,-8(fp)
   193f0:	e0bffc15 	stw	r2,-16(fp)
   193f4:	00000506 	br	1940c <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   193f8:	e0bffc17 	ldw	r2,-16(fp)
   193fc:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19400:	e0bffc17 	ldw	r2,-16(fp)
   19404:	10800804 	addi	r2,r2,32
   19408:	e0bffc15 	stw	r2,-16(fp)
   1940c:	e0fffc17 	ldw	r3,-16(fp)
   19410:	e0bffd17 	ldw	r2,-12(fp)
   19414:	18bff836 	bltu	r3,r2,193f8 <__alt_data_end+0xf00193f8>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   19418:	e0bffe17 	ldw	r2,-8(fp)
   1941c:	108007cc 	andi	r2,r2,31
   19420:	10000226 	beq	r2,zero,1942c <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   19424:	e0bffc17 	ldw	r2,-16(fp)
   19428:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   1942c:	0001883a 	nop
   19430:	e037883a 	mov	sp,fp
   19434:	df000017 	ldw	fp,0(sp)
   19438:	dec00104 	addi	sp,sp,4
   1943c:	f800283a 	ret

00019440 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19440:	defffe04 	addi	sp,sp,-8
   19444:	dfc00115 	stw	ra,4(sp)
   19448:	df000015 	stw	fp,0(sp)
   1944c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   19450:	d0a01317 	ldw	r2,-32692(gp)
   19454:	10000326 	beq	r2,zero,19464 <alt_get_errno+0x24>
   19458:	d0a01317 	ldw	r2,-32692(gp)
   1945c:	103ee83a 	callr	r2
   19460:	00000106 	br	19468 <alt_get_errno+0x28>
   19464:	d0a05304 	addi	r2,gp,-32436
}
   19468:	e037883a 	mov	sp,fp
   1946c:	dfc00117 	ldw	ra,4(sp)
   19470:	df000017 	ldw	fp,0(sp)
   19474:	dec00204 	addi	sp,sp,8
   19478:	f800283a 	ret

0001947c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1947c:	defffa04 	addi	sp,sp,-24
   19480:	dfc00515 	stw	ra,20(sp)
   19484:	df000415 	stw	fp,16(sp)
   19488:	df000404 	addi	fp,sp,16
   1948c:	e13ffe15 	stw	r4,-8(fp)
   19490:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   19494:	e0bffe17 	ldw	r2,-8(fp)
   19498:	10000326 	beq	r2,zero,194a8 <alt_dev_llist_insert+0x2c>
   1949c:	e0bffe17 	ldw	r2,-8(fp)
   194a0:	10800217 	ldw	r2,8(r2)
   194a4:	1000061e 	bne	r2,zero,194c0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   194a8:	00194400 	call	19440 <alt_get_errno>
   194ac:	1007883a 	mov	r3,r2
   194b0:	00800584 	movi	r2,22
   194b4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   194b8:	00bffa84 	movi	r2,-22
   194bc:	00001306 	br	1950c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   194c0:	e0bffe17 	ldw	r2,-8(fp)
   194c4:	e0ffff17 	ldw	r3,-4(fp)
   194c8:	e0fffc15 	stw	r3,-16(fp)
   194cc:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   194d0:	e0bffd17 	ldw	r2,-12(fp)
   194d4:	e0fffc17 	ldw	r3,-16(fp)
   194d8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   194dc:	e0bffc17 	ldw	r2,-16(fp)
   194e0:	10c00017 	ldw	r3,0(r2)
   194e4:	e0bffd17 	ldw	r2,-12(fp)
   194e8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   194ec:	e0bffc17 	ldw	r2,-16(fp)
   194f0:	10800017 	ldw	r2,0(r2)
   194f4:	e0fffd17 	ldw	r3,-12(fp)
   194f8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   194fc:	e0bffc17 	ldw	r2,-16(fp)
   19500:	e0fffd17 	ldw	r3,-12(fp)
   19504:	10c00015 	stw	r3,0(r2)

  return 0;  
   19508:	0005883a 	mov	r2,zero
}
   1950c:	e037883a 	mov	sp,fp
   19510:	dfc00117 	ldw	ra,4(sp)
   19514:	df000017 	ldw	fp,0(sp)
   19518:	dec00204 	addi	sp,sp,8
   1951c:	f800283a 	ret

00019520 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19520:	defffd04 	addi	sp,sp,-12
   19524:	dfc00215 	stw	ra,8(sp)
   19528:	df000115 	stw	fp,4(sp)
   1952c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19530:	008000b4 	movhi	r2,2
   19534:	10aad704 	addi	r2,r2,-21668
   19538:	e0bfff15 	stw	r2,-4(fp)
   1953c:	00000606 	br	19558 <_do_ctors+0x38>
        (*ctor) (); 
   19540:	e0bfff17 	ldw	r2,-4(fp)
   19544:	10800017 	ldw	r2,0(r2)
   19548:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1954c:	e0bfff17 	ldw	r2,-4(fp)
   19550:	10bfff04 	addi	r2,r2,-4
   19554:	e0bfff15 	stw	r2,-4(fp)
   19558:	e0ffff17 	ldw	r3,-4(fp)
   1955c:	008000b4 	movhi	r2,2
   19560:	10aad804 	addi	r2,r2,-21664
   19564:	18bff62e 	bgeu	r3,r2,19540 <__alt_data_end+0xf0019540>
        (*ctor) (); 
}
   19568:	0001883a 	nop
   1956c:	e037883a 	mov	sp,fp
   19570:	dfc00117 	ldw	ra,4(sp)
   19574:	df000017 	ldw	fp,0(sp)
   19578:	dec00204 	addi	sp,sp,8
   1957c:	f800283a 	ret

00019580 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   19580:	defffd04 	addi	sp,sp,-12
   19584:	dfc00215 	stw	ra,8(sp)
   19588:	df000115 	stw	fp,4(sp)
   1958c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19590:	008000b4 	movhi	r2,2
   19594:	10aad704 	addi	r2,r2,-21668
   19598:	e0bfff15 	stw	r2,-4(fp)
   1959c:	00000606 	br	195b8 <_do_dtors+0x38>
        (*dtor) (); 
   195a0:	e0bfff17 	ldw	r2,-4(fp)
   195a4:	10800017 	ldw	r2,0(r2)
   195a8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   195ac:	e0bfff17 	ldw	r2,-4(fp)
   195b0:	10bfff04 	addi	r2,r2,-4
   195b4:	e0bfff15 	stw	r2,-4(fp)
   195b8:	e0ffff17 	ldw	r3,-4(fp)
   195bc:	008000b4 	movhi	r2,2
   195c0:	10aad804 	addi	r2,r2,-21664
   195c4:	18bff62e 	bgeu	r3,r2,195a0 <__alt_data_end+0xf00195a0>
        (*dtor) (); 
}
   195c8:	0001883a 	nop
   195cc:	e037883a 	mov	sp,fp
   195d0:	dfc00117 	ldw	ra,4(sp)
   195d4:	df000017 	ldw	fp,0(sp)
   195d8:	dec00204 	addi	sp,sp,8
   195dc:	f800283a 	ret

000195e0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   195e0:	defffa04 	addi	sp,sp,-24
   195e4:	dfc00515 	stw	ra,20(sp)
   195e8:	df000415 	stw	fp,16(sp)
   195ec:	df000404 	addi	fp,sp,16
   195f0:	e13ffe15 	stw	r4,-8(fp)
   195f4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   195f8:	e0bfff17 	ldw	r2,-4(fp)
   195fc:	10800017 	ldw	r2,0(r2)
   19600:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   19604:	e13ffe17 	ldw	r4,-8(fp)
   19608:	0008fe00 	call	8fe0 <strlen>
   1960c:	10800044 	addi	r2,r2,1
   19610:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19614:	00000d06 	br	1964c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   19618:	e0bffc17 	ldw	r2,-16(fp)
   1961c:	10800217 	ldw	r2,8(r2)
   19620:	e0fffd17 	ldw	r3,-12(fp)
   19624:	180d883a 	mov	r6,r3
   19628:	e17ffe17 	ldw	r5,-8(fp)
   1962c:	1009883a 	mov	r4,r2
   19630:	0008bb40 	call	8bb4 <memcmp>
   19634:	1000021e 	bne	r2,zero,19640 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   19638:	e0bffc17 	ldw	r2,-16(fp)
   1963c:	00000706 	br	1965c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   19640:	e0bffc17 	ldw	r2,-16(fp)
   19644:	10800017 	ldw	r2,0(r2)
   19648:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1964c:	e0fffc17 	ldw	r3,-16(fp)
   19650:	e0bfff17 	ldw	r2,-4(fp)
   19654:	18bff01e 	bne	r3,r2,19618 <__alt_data_end+0xf0019618>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   19658:	0005883a 	mov	r2,zero
}
   1965c:	e037883a 	mov	sp,fp
   19660:	dfc00117 	ldw	ra,4(sp)
   19664:	df000017 	ldw	fp,0(sp)
   19668:	dec00204 	addi	sp,sp,8
   1966c:	f800283a 	ret

00019670 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   19670:	defffc04 	addi	sp,sp,-16
   19674:	dfc00315 	stw	ra,12(sp)
   19678:	df000215 	stw	fp,8(sp)
   1967c:	df000204 	addi	fp,sp,8
   19680:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   19684:	d1601704 	addi	r5,gp,-32676
   19688:	e13fff17 	ldw	r4,-4(fp)
   1968c:	00195e00 	call	195e0 <alt_find_dev>
   19690:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   19694:	e0bffe17 	ldw	r2,-8(fp)
   19698:	10000926 	beq	r2,zero,196c0 <alt_flash_open_dev+0x50>
   1969c:	e0bffe17 	ldw	r2,-8(fp)
   196a0:	10800317 	ldw	r2,12(r2)
   196a4:	10000626 	beq	r2,zero,196c0 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   196a8:	e0bffe17 	ldw	r2,-8(fp)
   196ac:	10800317 	ldw	r2,12(r2)
   196b0:	e17fff17 	ldw	r5,-4(fp)
   196b4:	e13ffe17 	ldw	r4,-8(fp)
   196b8:	103ee83a 	callr	r2
   196bc:	00000106 	br	196c4 <alt_flash_open_dev+0x54>
  }

  return dev;
   196c0:	e0bffe17 	ldw	r2,-8(fp)
}
   196c4:	e037883a 	mov	sp,fp
   196c8:	dfc00117 	ldw	ra,4(sp)
   196cc:	df000017 	ldw	fp,0(sp)
   196d0:	dec00204 	addi	sp,sp,8
   196d4:	f800283a 	ret

000196d8 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   196d8:	defffd04 	addi	sp,sp,-12
   196dc:	dfc00215 	stw	ra,8(sp)
   196e0:	df000115 	stw	fp,4(sp)
   196e4:	df000104 	addi	fp,sp,4
   196e8:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   196ec:	e0bfff17 	ldw	r2,-4(fp)
   196f0:	10000826 	beq	r2,zero,19714 <alt_flash_close_dev+0x3c>
   196f4:	e0bfff17 	ldw	r2,-4(fp)
   196f8:	10800417 	ldw	r2,16(r2)
   196fc:	10000526 	beq	r2,zero,19714 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   19700:	e0bfff17 	ldw	r2,-4(fp)
   19704:	10800417 	ldw	r2,16(r2)
   19708:	e13fff17 	ldw	r4,-4(fp)
   1970c:	103ee83a 	callr	r2
  }
  return;
   19710:	0001883a 	nop
   19714:	0001883a 	nop
}
   19718:	e037883a 	mov	sp,fp
   1971c:	dfc00117 	ldw	ra,4(sp)
   19720:	df000017 	ldw	fp,0(sp)
   19724:	dec00204 	addi	sp,sp,8
   19728:	f800283a 	ret

0001972c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1972c:	defff904 	addi	sp,sp,-28
   19730:	dfc00615 	stw	ra,24(sp)
   19734:	df000515 	stw	fp,20(sp)
   19738:	df000504 	addi	fp,sp,20
   1973c:	e13ffc15 	stw	r4,-16(fp)
   19740:	e17ffd15 	stw	r5,-12(fp)
   19744:	e1bffe15 	stw	r6,-8(fp)
   19748:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   1974c:	e1bfff17 	ldw	r6,-4(fp)
   19750:	e17ffe17 	ldw	r5,-8(fp)
   19754:	e13ffd17 	ldw	r4,-12(fp)
   19758:	001996c0 	call	1996c <open>
   1975c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   19760:	e0bffb17 	ldw	r2,-20(fp)
   19764:	10001c16 	blt	r2,zero,197d8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   19768:	00820034 	movhi	r2,2048
   1976c:	10843104 	addi	r2,r2,4292
   19770:	e0fffb17 	ldw	r3,-20(fp)
   19774:	18c00324 	muli	r3,r3,12
   19778:	10c5883a 	add	r2,r2,r3
   1977c:	10c00017 	ldw	r3,0(r2)
   19780:	e0bffc17 	ldw	r2,-16(fp)
   19784:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   19788:	00820034 	movhi	r2,2048
   1978c:	10843104 	addi	r2,r2,4292
   19790:	e0fffb17 	ldw	r3,-20(fp)
   19794:	18c00324 	muli	r3,r3,12
   19798:	10c5883a 	add	r2,r2,r3
   1979c:	10800104 	addi	r2,r2,4
   197a0:	10c00017 	ldw	r3,0(r2)
   197a4:	e0bffc17 	ldw	r2,-16(fp)
   197a8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   197ac:	00820034 	movhi	r2,2048
   197b0:	10843104 	addi	r2,r2,4292
   197b4:	e0fffb17 	ldw	r3,-20(fp)
   197b8:	18c00324 	muli	r3,r3,12
   197bc:	10c5883a 	add	r2,r2,r3
   197c0:	10800204 	addi	r2,r2,8
   197c4:	10c00017 	ldw	r3,0(r2)
   197c8:	e0bffc17 	ldw	r2,-16(fp)
   197cc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   197d0:	e13ffb17 	ldw	r4,-20(fp)
   197d4:	00134740 	call	13474 <alt_release_fd>
  }
} 
   197d8:	0001883a 	nop
   197dc:	e037883a 	mov	sp,fp
   197e0:	dfc00117 	ldw	ra,4(sp)
   197e4:	df000017 	ldw	fp,0(sp)
   197e8:	dec00204 	addi	sp,sp,8
   197ec:	f800283a 	ret

000197f0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   197f0:	defffb04 	addi	sp,sp,-20
   197f4:	dfc00415 	stw	ra,16(sp)
   197f8:	df000315 	stw	fp,12(sp)
   197fc:	df000304 	addi	fp,sp,12
   19800:	e13ffd15 	stw	r4,-12(fp)
   19804:	e17ffe15 	stw	r5,-8(fp)
   19808:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1980c:	01c07fc4 	movi	r7,511
   19810:	01800044 	movi	r6,1
   19814:	e17ffd17 	ldw	r5,-12(fp)
   19818:	01020034 	movhi	r4,2048
   1981c:	21043404 	addi	r4,r4,4304
   19820:	001972c0 	call	1972c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   19824:	01c07fc4 	movi	r7,511
   19828:	000d883a 	mov	r6,zero
   1982c:	e17ffe17 	ldw	r5,-8(fp)
   19830:	01020034 	movhi	r4,2048
   19834:	21043104 	addi	r4,r4,4292
   19838:	001972c0 	call	1972c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   1983c:	01c07fc4 	movi	r7,511
   19840:	01800044 	movi	r6,1
   19844:	e17fff17 	ldw	r5,-4(fp)
   19848:	01020034 	movhi	r4,2048
   1984c:	21043704 	addi	r4,r4,4316
   19850:	001972c0 	call	1972c <alt_open_fd>
}  
   19854:	0001883a 	nop
   19858:	e037883a 	mov	sp,fp
   1985c:	dfc00117 	ldw	ra,4(sp)
   19860:	df000017 	ldw	fp,0(sp)
   19864:	dec00204 	addi	sp,sp,8
   19868:	f800283a 	ret

0001986c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1986c:	defffe04 	addi	sp,sp,-8
   19870:	dfc00115 	stw	ra,4(sp)
   19874:	df000015 	stw	fp,0(sp)
   19878:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1987c:	d0a01317 	ldw	r2,-32692(gp)
   19880:	10000326 	beq	r2,zero,19890 <alt_get_errno+0x24>
   19884:	d0a01317 	ldw	r2,-32692(gp)
   19888:	103ee83a 	callr	r2
   1988c:	00000106 	br	19894 <alt_get_errno+0x28>
   19890:	d0a05304 	addi	r2,gp,-32436
}
   19894:	e037883a 	mov	sp,fp
   19898:	dfc00117 	ldw	ra,4(sp)
   1989c:	df000017 	ldw	fp,0(sp)
   198a0:	dec00204 	addi	sp,sp,8
   198a4:	f800283a 	ret

000198a8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   198a8:	defffd04 	addi	sp,sp,-12
   198ac:	df000215 	stw	fp,8(sp)
   198b0:	df000204 	addi	fp,sp,8
   198b4:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   198b8:	e0bfff17 	ldw	r2,-4(fp)
   198bc:	10800217 	ldw	r2,8(r2)
   198c0:	10d00034 	orhi	r3,r2,16384
   198c4:	e0bfff17 	ldw	r2,-4(fp)
   198c8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   198cc:	e03ffe15 	stw	zero,-8(fp)
   198d0:	00001d06 	br	19948 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   198d4:	00820034 	movhi	r2,2048
   198d8:	10843104 	addi	r2,r2,4292
   198dc:	e0fffe17 	ldw	r3,-8(fp)
   198e0:	18c00324 	muli	r3,r3,12
   198e4:	10c5883a 	add	r2,r2,r3
   198e8:	10c00017 	ldw	r3,0(r2)
   198ec:	e0bfff17 	ldw	r2,-4(fp)
   198f0:	10800017 	ldw	r2,0(r2)
   198f4:	1880111e 	bne	r3,r2,1993c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   198f8:	00820034 	movhi	r2,2048
   198fc:	10843104 	addi	r2,r2,4292
   19900:	e0fffe17 	ldw	r3,-8(fp)
   19904:	18c00324 	muli	r3,r3,12
   19908:	10c5883a 	add	r2,r2,r3
   1990c:	10800204 	addi	r2,r2,8
   19910:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19914:	1000090e 	bge	r2,zero,1993c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   19918:	e0bffe17 	ldw	r2,-8(fp)
   1991c:	10c00324 	muli	r3,r2,12
   19920:	00820034 	movhi	r2,2048
   19924:	10843104 	addi	r2,r2,4292
   19928:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1992c:	e0bfff17 	ldw	r2,-4(fp)
   19930:	18800226 	beq	r3,r2,1993c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   19934:	00bffcc4 	movi	r2,-13
   19938:	00000806 	br	1995c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1993c:	e0bffe17 	ldw	r2,-8(fp)
   19940:	10800044 	addi	r2,r2,1
   19944:	e0bffe15 	stw	r2,-8(fp)
   19948:	d0a01217 	ldw	r2,-32696(gp)
   1994c:	1007883a 	mov	r3,r2
   19950:	e0bffe17 	ldw	r2,-8(fp)
   19954:	18bfdf2e 	bgeu	r3,r2,198d4 <__alt_data_end+0xf00198d4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   19958:	0005883a 	mov	r2,zero
}
   1995c:	e037883a 	mov	sp,fp
   19960:	df000017 	ldw	fp,0(sp)
   19964:	dec00104 	addi	sp,sp,4
   19968:	f800283a 	ret

0001996c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   1996c:	defff604 	addi	sp,sp,-40
   19970:	dfc00915 	stw	ra,36(sp)
   19974:	df000815 	stw	fp,32(sp)
   19978:	df000804 	addi	fp,sp,32
   1997c:	e13ffd15 	stw	r4,-12(fp)
   19980:	e17ffe15 	stw	r5,-8(fp)
   19984:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   19988:	00bfffc4 	movi	r2,-1
   1998c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   19990:	00bffb44 	movi	r2,-19
   19994:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   19998:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1999c:	d1601004 	addi	r5,gp,-32704
   199a0:	e13ffd17 	ldw	r4,-12(fp)
   199a4:	00195e00 	call	195e0 <alt_find_dev>
   199a8:	e0bff815 	stw	r2,-32(fp)
   199ac:	e0bff817 	ldw	r2,-32(fp)
   199b0:	1000051e 	bne	r2,zero,199c8 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   199b4:	e13ffd17 	ldw	r4,-12(fp)
   199b8:	001a69c0 	call	1a69c <alt_find_file>
   199bc:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   199c0:	00800044 	movi	r2,1
   199c4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   199c8:	e0bff817 	ldw	r2,-32(fp)
   199cc:	10002926 	beq	r2,zero,19a74 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   199d0:	e13ff817 	ldw	r4,-32(fp)
   199d4:	001a7a40 	call	1a7a4 <alt_get_fd>
   199d8:	e0bff915 	stw	r2,-28(fp)
   199dc:	e0bff917 	ldw	r2,-28(fp)
   199e0:	1000030e 	bge	r2,zero,199f0 <open+0x84>
    {
      status = index;
   199e4:	e0bff917 	ldw	r2,-28(fp)
   199e8:	e0bffa15 	stw	r2,-24(fp)
   199ec:	00002306 	br	19a7c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   199f0:	e0bff917 	ldw	r2,-28(fp)
   199f4:	10c00324 	muli	r3,r2,12
   199f8:	00820034 	movhi	r2,2048
   199fc:	10843104 	addi	r2,r2,4292
   19a00:	1885883a 	add	r2,r3,r2
   19a04:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   19a08:	e0fffe17 	ldw	r3,-8(fp)
   19a0c:	00900034 	movhi	r2,16384
   19a10:	10bfffc4 	addi	r2,r2,-1
   19a14:	1886703a 	and	r3,r3,r2
   19a18:	e0bffc17 	ldw	r2,-16(fp)
   19a1c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   19a20:	e0bffb17 	ldw	r2,-20(fp)
   19a24:	1000051e 	bne	r2,zero,19a3c <open+0xd0>
   19a28:	e13ffc17 	ldw	r4,-16(fp)
   19a2c:	00198a80 	call	198a8 <alt_file_locked>
   19a30:	e0bffa15 	stw	r2,-24(fp)
   19a34:	e0bffa17 	ldw	r2,-24(fp)
   19a38:	10001016 	blt	r2,zero,19a7c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   19a3c:	e0bff817 	ldw	r2,-32(fp)
   19a40:	10800317 	ldw	r2,12(r2)
   19a44:	10000826 	beq	r2,zero,19a68 <open+0xfc>
   19a48:	e0bff817 	ldw	r2,-32(fp)
   19a4c:	10800317 	ldw	r2,12(r2)
   19a50:	e1ffff17 	ldw	r7,-4(fp)
   19a54:	e1bffe17 	ldw	r6,-8(fp)
   19a58:	e17ffd17 	ldw	r5,-12(fp)
   19a5c:	e13ffc17 	ldw	r4,-16(fp)
   19a60:	103ee83a 	callr	r2
   19a64:	00000106 	br	19a6c <open+0x100>
   19a68:	0005883a 	mov	r2,zero
   19a6c:	e0bffa15 	stw	r2,-24(fp)
   19a70:	00000206 	br	19a7c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   19a74:	00bffb44 	movi	r2,-19
   19a78:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   19a7c:	e0bffa17 	ldw	r2,-24(fp)
   19a80:	1000090e 	bge	r2,zero,19aa8 <open+0x13c>
  {
    alt_release_fd (index);  
   19a84:	e13ff917 	ldw	r4,-28(fp)
   19a88:	00134740 	call	13474 <alt_release_fd>
    ALT_ERRNO = -status;
   19a8c:	001986c0 	call	1986c <alt_get_errno>
   19a90:	1007883a 	mov	r3,r2
   19a94:	e0bffa17 	ldw	r2,-24(fp)
   19a98:	0085c83a 	sub	r2,zero,r2
   19a9c:	18800015 	stw	r2,0(r3)
    return -1;
   19aa0:	00bfffc4 	movi	r2,-1
   19aa4:	00000106 	br	19aac <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   19aa8:	e0bff917 	ldw	r2,-28(fp)
}
   19aac:	e037883a 	mov	sp,fp
   19ab0:	dfc00117 	ldw	ra,4(sp)
   19ab4:	df000017 	ldw	fp,0(sp)
   19ab8:	dec00204 	addi	sp,sp,8
   19abc:	f800283a 	ret

00019ac0 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   19ac0:	defffa04 	addi	sp,sp,-24
   19ac4:	df000515 	stw	fp,20(sp)
   19ac8:	df000504 	addi	fp,sp,20
   19acc:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19ad0:	0005303a 	rdctl	r2,status
   19ad4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19ad8:	e0fffc17 	ldw	r3,-16(fp)
   19adc:	00bfff84 	movi	r2,-2
   19ae0:	1884703a 	and	r2,r3,r2
   19ae4:	1001703a 	wrctl	status,r2
  
  return context;
   19ae8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19aec:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19af0:	e0bfff17 	ldw	r2,-4(fp)
   19af4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   19af8:	e0bffd17 	ldw	r2,-12(fp)
   19afc:	10800017 	ldw	r2,0(r2)
   19b00:	e0fffd17 	ldw	r3,-12(fp)
   19b04:	18c00117 	ldw	r3,4(r3)
   19b08:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   19b0c:	e0bffd17 	ldw	r2,-12(fp)
   19b10:	10800117 	ldw	r2,4(r2)
   19b14:	e0fffd17 	ldw	r3,-12(fp)
   19b18:	18c00017 	ldw	r3,0(r3)
   19b1c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   19b20:	e0bffd17 	ldw	r2,-12(fp)
   19b24:	e0fffd17 	ldw	r3,-12(fp)
   19b28:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   19b2c:	e0bffd17 	ldw	r2,-12(fp)
   19b30:	e0fffd17 	ldw	r3,-12(fp)
   19b34:	10c00015 	stw	r3,0(r2)
   19b38:	e0bffb17 	ldw	r2,-20(fp)
   19b3c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19b40:	e0bffe17 	ldw	r2,-8(fp)
   19b44:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   19b48:	0001883a 	nop
   19b4c:	e037883a 	mov	sp,fp
   19b50:	df000017 	ldw	fp,0(sp)
   19b54:	dec00104 	addi	sp,sp,4
   19b58:	f800283a 	ret

00019b5c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   19b5c:	defffb04 	addi	sp,sp,-20
   19b60:	dfc00415 	stw	ra,16(sp)
   19b64:	df000315 	stw	fp,12(sp)
   19b68:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   19b6c:	d0a01917 	ldw	r2,-32668(gp)
   19b70:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   19b74:	d0a05917 	ldw	r2,-32412(gp)
   19b78:	10800044 	addi	r2,r2,1
   19b7c:	d0a05915 	stw	r2,-32412(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19b80:	00002e06 	br	19c3c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   19b84:	e0bffd17 	ldw	r2,-12(fp)
   19b88:	10800017 	ldw	r2,0(r2)
   19b8c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   19b90:	e0bffd17 	ldw	r2,-12(fp)
   19b94:	10800403 	ldbu	r2,16(r2)
   19b98:	10803fcc 	andi	r2,r2,255
   19b9c:	10000426 	beq	r2,zero,19bb0 <alt_tick+0x54>
   19ba0:	d0a05917 	ldw	r2,-32412(gp)
   19ba4:	1000021e 	bne	r2,zero,19bb0 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   19ba8:	e0bffd17 	ldw	r2,-12(fp)
   19bac:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19bb0:	e0bffd17 	ldw	r2,-12(fp)
   19bb4:	10800217 	ldw	r2,8(r2)
   19bb8:	d0e05917 	ldw	r3,-32412(gp)
   19bbc:	18801d36 	bltu	r3,r2,19c34 <alt_tick+0xd8>
   19bc0:	e0bffd17 	ldw	r2,-12(fp)
   19bc4:	10800403 	ldbu	r2,16(r2)
   19bc8:	10803fcc 	andi	r2,r2,255
   19bcc:	1000191e 	bne	r2,zero,19c34 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19bd0:	e0bffd17 	ldw	r2,-12(fp)
   19bd4:	10800317 	ldw	r2,12(r2)
   19bd8:	e0fffd17 	ldw	r3,-12(fp)
   19bdc:	18c00517 	ldw	r3,20(r3)
   19be0:	1809883a 	mov	r4,r3
   19be4:	103ee83a 	callr	r2
   19be8:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19bec:	e0bfff17 	ldw	r2,-4(fp)
   19bf0:	1000031e 	bne	r2,zero,19c00 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   19bf4:	e13ffd17 	ldw	r4,-12(fp)
   19bf8:	0019ac00 	call	19ac0 <alt_alarm_stop>
   19bfc:	00000d06 	br	19c34 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19c00:	e0bffd17 	ldw	r2,-12(fp)
   19c04:	10c00217 	ldw	r3,8(r2)
   19c08:	e0bfff17 	ldw	r2,-4(fp)
   19c0c:	1887883a 	add	r3,r3,r2
   19c10:	e0bffd17 	ldw	r2,-12(fp)
   19c14:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   19c18:	e0bffd17 	ldw	r2,-12(fp)
   19c1c:	10c00217 	ldw	r3,8(r2)
   19c20:	d0a05917 	ldw	r2,-32412(gp)
   19c24:	1880032e 	bgeu	r3,r2,19c34 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   19c28:	e0bffd17 	ldw	r2,-12(fp)
   19c2c:	00c00044 	movi	r3,1
   19c30:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   19c34:	e0bffe17 	ldw	r2,-8(fp)
   19c38:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19c3c:	e0fffd17 	ldw	r3,-12(fp)
   19c40:	d0a01904 	addi	r2,gp,-32668
   19c44:	18bfcf1e 	bne	r3,r2,19b84 <__alt_data_end+0xf0019b84>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   19c48:	0001883a 	nop
}
   19c4c:	0001883a 	nop
   19c50:	e037883a 	mov	sp,fp
   19c54:	dfc00117 	ldw	ra,4(sp)
   19c58:	df000017 	ldw	fp,0(sp)
   19c5c:	dec00204 	addi	sp,sp,8
   19c60:	f800283a 	ret

00019c64 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   19c64:	defffd04 	addi	sp,sp,-12
   19c68:	dfc00215 	stw	ra,8(sp)
   19c6c:	df000115 	stw	fp,4(sp)
   19c70:	df000104 	addi	fp,sp,4
   19c74:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   19c78:	e13fff17 	ldw	r4,-4(fp)
   19c7c:	001a5740 	call	1a574 <alt_busy_sleep>
}
   19c80:	e037883a 	mov	sp,fp
   19c84:	dfc00117 	ldw	ra,4(sp)
   19c88:	df000017 	ldw	fp,0(sp)
   19c8c:	dec00204 	addi	sp,sp,8
   19c90:	f800283a 	ret

00019c94 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   19c94:	deffff04 	addi	sp,sp,-4
   19c98:	df000015 	stw	fp,0(sp)
   19c9c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   19ca0:	000170fa 	wrctl	ienable,zero
}
   19ca4:	0001883a 	nop
   19ca8:	e037883a 	mov	sp,fp
   19cac:	df000017 	ldw	fp,0(sp)
   19cb0:	dec00104 	addi	sp,sp,4
   19cb4:	f800283a 	ret

00019cb8 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19cb8:	defff704 	addi	sp,sp,-36
   19cbc:	dfc00815 	stw	ra,32(sp)
   19cc0:	df000715 	stw	fp,28(sp)
   19cc4:	df000704 	addi	fp,sp,28
   19cc8:	e13ffc15 	stw	r4,-16(fp)
   19ccc:	e17ffd15 	stw	r5,-12(fp)
   19cd0:	e1bffe15 	stw	r6,-8(fp)
   19cd4:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19cd8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19cdc:	e0bffc17 	ldw	r2,-16(fp)
   19ce0:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19ce4:	008000b4 	movhi	r2,2
   19ce8:	10a81304 	addi	r2,r2,-24500
   19cec:	d8800015 	stw	r2,0(sp)
   19cf0:	e1c00217 	ldw	r7,8(fp)
   19cf4:	e1bfff17 	ldw	r6,-4(fp)
   19cf8:	e17ffe17 	ldw	r5,-8(fp)
   19cfc:	e13ffb17 	ldw	r4,-20(fp)
   19d00:	00140340 	call	14034 <alt_flash_program_block>
   19d04:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   19d08:	e0bffa17 	ldw	r2,-24(fp)
}
   19d0c:	e037883a 	mov	sp,fp
   19d10:	dfc00117 	ldw	ra,4(sp)
   19d14:	df000017 	ldw	fp,0(sp)
   19d18:	dec00204 	addi	sp,sp,8
   19d1c:	f800283a 	ret

00019d20 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19d20:	defff804 	addi	sp,sp,-32
   19d24:	dfc00715 	stw	ra,28(sp)
   19d28:	df000615 	stw	fp,24(sp)
   19d2c:	df000604 	addi	fp,sp,24
   19d30:	e13ffe15 	stw	r4,-8(fp)
   19d34:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19d38:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19d3c:	e0bffe17 	ldw	r2,-8(fp)
   19d40:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19d44:	e0bffc17 	ldw	r2,-16(fp)
   19d48:	10803417 	ldw	r2,208(r2)
   19d4c:	e0fffc17 	ldw	r3,-16(fp)
   19d50:	18c00a17 	ldw	r3,40(r3)
   19d54:	01802a84 	movi	r6,170
   19d58:	01415544 	movi	r5,1365
   19d5c:	1809883a 	mov	r4,r3
   19d60:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19d64:	e0bffc17 	ldw	r2,-16(fp)
   19d68:	10803417 	ldw	r2,208(r2)
   19d6c:	e0fffc17 	ldw	r3,-16(fp)
   19d70:	18c00a17 	ldw	r3,40(r3)
   19d74:	01801544 	movi	r6,85
   19d78:	0140aa84 	movi	r5,682
   19d7c:	1809883a 	mov	r4,r3
   19d80:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   19d84:	e0bffc17 	ldw	r2,-16(fp)
   19d88:	10803417 	ldw	r2,208(r2)
   19d8c:	e0fffc17 	ldw	r3,-16(fp)
   19d90:	18c00a17 	ldw	r3,40(r3)
   19d94:	01802004 	movi	r6,128
   19d98:	01415544 	movi	r5,1365
   19d9c:	1809883a 	mov	r4,r3
   19da0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19da4:	e0bffc17 	ldw	r2,-16(fp)
   19da8:	10803417 	ldw	r2,208(r2)
   19dac:	e0fffc17 	ldw	r3,-16(fp)
   19db0:	18c00a17 	ldw	r3,40(r3)
   19db4:	01802a84 	movi	r6,170
   19db8:	01415544 	movi	r5,1365
   19dbc:	1809883a 	mov	r4,r3
   19dc0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19dc4:	e0bffc17 	ldw	r2,-16(fp)
   19dc8:	10803417 	ldw	r2,208(r2)
   19dcc:	e0fffc17 	ldw	r3,-16(fp)
   19dd0:	18c00a17 	ldw	r3,40(r3)
   19dd4:	01801544 	movi	r6,85
   19dd8:	0140aa84 	movi	r5,682
   19ddc:	1809883a 	mov	r4,r3
   19de0:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   19de4:	e0bffc17 	ldw	r2,-16(fp)
   19de8:	10803617 	ldw	r2,216(r2)
   19dec:	e0fffc17 	ldw	r3,-16(fp)
   19df0:	19000a17 	ldw	r4,40(r3)
   19df4:	e0ffff17 	ldw	r3,-4(fp)
   19df8:	20c7883a 	add	r3,r4,r3
   19dfc:	01400c04 	movi	r5,48
   19e00:	1809883a 	mov	r4,r3
   19e04:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19e08:	0109c404 	movi	r4,10000
   19e0c:	0019c640 	call	19c64 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19e10:	00800c84 	movi	r2,50
   19e14:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19e18:	e0bffc17 	ldw	r2,-16(fp)
   19e1c:	10c00a17 	ldw	r3,40(r2)
   19e20:	e0bfff17 	ldw	r2,-4(fp)
   19e24:	1885883a 	add	r2,r3,r2
   19e28:	10800023 	ldbuio	r2,0(r2)
   19e2c:	10803fcc 	andi	r2,r2,255
   19e30:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   19e34:	0100fa04 	movi	r4,1000
   19e38:	0019c640 	call	19c64 <usleep>
    timeout--;
   19e3c:	e0bffb17 	ldw	r2,-20(fp)
   19e40:	10bfffc4 	addi	r2,r2,-1
   19e44:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   19e48:	e0bffd03 	ldbu	r2,-12(fp)
   19e4c:	10803fcc 	andi	r2,r2,255
   19e50:	1080020c 	andi	r2,r2,8
   19e54:	1000021e 	bne	r2,zero,19e60 <alt_erase_block_amd+0x140>
   19e58:	e0bffb17 	ldw	r2,-20(fp)
   19e5c:	00bfee16 	blt	zero,r2,19e18 <__alt_data_end+0xf0019e18>


  timeout = flash->erase_timeout;
   19e60:	e0bffc17 	ldw	r2,-16(fp)
   19e64:	10803217 	ldw	r2,200(r2)
   19e68:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19e6c:	00001506 	br	19ec4 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19e70:	e0bffc17 	ldw	r2,-16(fp)
   19e74:	10c00a17 	ldw	r3,40(r2)
   19e78:	e0bfff17 	ldw	r2,-4(fp)
   19e7c:	1885883a 	add	r2,r3,r2
   19e80:	10800023 	ldbuio	r2,0(r2)
   19e84:	10803fcc 	andi	r2,r2,255
   19e88:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19e8c:	e0bffd03 	ldbu	r2,-12(fp)
   19e90:	10803fcc 	andi	r2,r2,255
   19e94:	1080201c 	xori	r2,r2,128
   19e98:	10bfe004 	addi	r2,r2,-128
   19e9c:	10000b16 	blt	r2,zero,19ecc <alt_erase_block_amd+0x1ac>
   19ea0:	e0bffd03 	ldbu	r2,-12(fp)
   19ea4:	10803fcc 	andi	r2,r2,255
   19ea8:	1080080c 	andi	r2,r2,32
   19eac:	1000071e 	bne	r2,zero,19ecc <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19eb0:	0100fa04 	movi	r4,1000
   19eb4:	0019c640 	call	19c64 <usleep>
    timeout -= 1000;
   19eb8:	e0bffb17 	ldw	r2,-20(fp)
   19ebc:	10bf0604 	addi	r2,r2,-1000
   19ec0:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19ec4:	e0bffb17 	ldw	r2,-20(fp)
   19ec8:	00bfe916 	blt	zero,r2,19e70 <__alt_data_end+0xf0019e70>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19ecc:	e0bffb17 	ldw	r2,-20(fp)
   19ed0:	00800316 	blt	zero,r2,19ee0 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19ed4:	00bfe304 	movi	r2,-116
   19ed8:	e0bffa15 	stw	r2,-24(fp)
   19edc:	00000e06 	br	19f18 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19ee0:	e0bffc17 	ldw	r2,-16(fp)
   19ee4:	10c00a17 	ldw	r3,40(r2)
   19ee8:	e0bfff17 	ldw	r2,-4(fp)
   19eec:	1885883a 	add	r2,r3,r2
   19ef0:	10800023 	ldbuio	r2,0(r2)
   19ef4:	10803fcc 	andi	r2,r2,255
   19ef8:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19efc:	e0bffd03 	ldbu	r2,-12(fp)
   19f00:	10803fcc 	andi	r2,r2,255
   19f04:	1080201c 	xori	r2,r2,128
   19f08:	10bfe004 	addi	r2,r2,-128
   19f0c:	10000216 	blt	r2,zero,19f18 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   19f10:	00bffec4 	movi	r2,-5
   19f14:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   19f18:	e0bffa17 	ldw	r2,-24(fp)
}
   19f1c:	e037883a 	mov	sp,fp
   19f20:	dfc00117 	ldw	ra,4(sp)
   19f24:	df000017 	ldw	fp,0(sp)
   19f28:	dec00204 	addi	sp,sp,8
   19f2c:	f800283a 	ret

00019f30 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   19f30:	defff804 	addi	sp,sp,-32
   19f34:	dfc00715 	stw	ra,28(sp)
   19f38:	df000615 	stw	fp,24(sp)
   19f3c:	df000604 	addi	fp,sp,24
   19f40:	e13ffd15 	stw	r4,-12(fp)
   19f44:	e17ffe15 	stw	r5,-8(fp)
   19f48:	3005883a 	mov	r2,r6
   19f4c:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   19f50:	e0bffd17 	ldw	r2,-12(fp)
   19f54:	10803117 	ldw	r2,196(r2)
   19f58:	10801924 	muli	r2,r2,100
   19f5c:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   19f60:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19f64:	e0bffd17 	ldw	r2,-12(fp)
   19f68:	10c00a17 	ldw	r3,40(r2)
   19f6c:	e0bffe17 	ldw	r2,-8(fp)
   19f70:	1885883a 	add	r2,r3,r2
   19f74:	10800023 	ldbuio	r2,0(r2)
   19f78:	10803fcc 	andi	r2,r2,255
   19f7c:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19f80:	00001606 	br	19fdc <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19f84:	e0bffc03 	ldbu	r2,-16(fp)
   19f88:	10c03fcc 	andi	r3,r2,255
   19f8c:	e0bfff03 	ldbu	r2,-4(fp)
   19f90:	1884f03a 	xor	r2,r3,r2
   19f94:	1080200c 	andi	r2,r2,128
   19f98:	10001226 	beq	r2,zero,19fe4 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19f9c:	e0bffc03 	ldbu	r2,-16(fp)
   19fa0:	10803fcc 	andi	r2,r2,255
   19fa4:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19fa8:	10000e1e 	bne	r2,zero,19fe4 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19fac:	01000044 	movi	r4,1
   19fb0:	0019c640 	call	19c64 <usleep>
    timeout--;
   19fb4:	e0bffa17 	ldw	r2,-24(fp)
   19fb8:	10bfffc4 	addi	r2,r2,-1
   19fbc:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19fc0:	e0bffd17 	ldw	r2,-12(fp)
   19fc4:	10c00a17 	ldw	r3,40(r2)
   19fc8:	e0bffe17 	ldw	r2,-8(fp)
   19fcc:	1885883a 	add	r2,r3,r2
   19fd0:	10800023 	ldbuio	r2,0(r2)
   19fd4:	10803fcc 	andi	r2,r2,255
   19fd8:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19fdc:	e0bffa17 	ldw	r2,-24(fp)
   19fe0:	00bfe816 	blt	zero,r2,19f84 <__alt_data_end+0xf0019f84>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   19fe4:	e0bffa17 	ldw	r2,-24(fp)
   19fe8:	1000031e 	bne	r2,zero,19ff8 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19fec:	00bfe304 	movi	r2,-116
   19ff0:	e0bffb15 	stw	r2,-20(fp)
   19ff4:	00000f06 	br	1a034 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19ff8:	e0bffd17 	ldw	r2,-12(fp)
   19ffc:	10c00a17 	ldw	r3,40(r2)
   1a000:	e0bffe17 	ldw	r2,-8(fp)
   1a004:	1885883a 	add	r2,r3,r2
   1a008:	10800023 	ldbuio	r2,0(r2)
   1a00c:	10803fcc 	andi	r2,r2,255
   1a010:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1a014:	e0bffc03 	ldbu	r2,-16(fp)
   1a018:	10c03fcc 	andi	r3,r2,255
   1a01c:	e0bfff03 	ldbu	r2,-4(fp)
   1a020:	1884f03a 	xor	r2,r3,r2
   1a024:	1080200c 	andi	r2,r2,128
   1a028:	10000226 	beq	r2,zero,1a034 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1a02c:	00bffec4 	movi	r2,-5
   1a030:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1a034:	e0bffb17 	ldw	r2,-20(fp)
}
   1a038:	e037883a 	mov	sp,fp
   1a03c:	dfc00117 	ldw	ra,4(sp)
   1a040:	df000017 	ldw	fp,0(sp)
   1a044:	dec00204 	addi	sp,sp,8
   1a048:	f800283a 	ret

0001a04c <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1a04c:	defff904 	addi	sp,sp,-28
   1a050:	dfc00615 	stw	ra,24(sp)
   1a054:	df000515 	stw	fp,20(sp)
   1a058:	df000504 	addi	fp,sp,20
   1a05c:	e13ffd15 	stw	r4,-12(fp)
   1a060:	e17ffe15 	stw	r5,-8(fp)
   1a064:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a068:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1a06c:	e0bffd17 	ldw	r2,-12(fp)
   1a070:	10803417 	ldw	r2,208(r2)
   1a074:	e0fffd17 	ldw	r3,-12(fp)
   1a078:	18c00a17 	ldw	r3,40(r3)
   1a07c:	01802a84 	movi	r6,170
   1a080:	01415544 	movi	r5,1365
   1a084:	1809883a 	mov	r4,r3
   1a088:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1a08c:	e0bffd17 	ldw	r2,-12(fp)
   1a090:	10803417 	ldw	r2,208(r2)
   1a094:	e0fffd17 	ldw	r3,-12(fp)
   1a098:	18c00a17 	ldw	r3,40(r3)
   1a09c:	01801544 	movi	r6,85
   1a0a0:	0140aa84 	movi	r5,682
   1a0a4:	1809883a 	mov	r4,r3
   1a0a8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1a0ac:	e0bffd17 	ldw	r2,-12(fp)
   1a0b0:	10803417 	ldw	r2,208(r2)
   1a0b4:	e0fffd17 	ldw	r3,-12(fp)
   1a0b8:	18c00a17 	ldw	r3,40(r3)
   1a0bc:	01802804 	movi	r6,160
   1a0c0:	01415544 	movi	r5,1365
   1a0c4:	1809883a 	mov	r4,r3
   1a0c8:	103ee83a 	callr	r2
  
  value = *src_addr;
   1a0cc:	e0bfff17 	ldw	r2,-4(fp)
   1a0d0:	10800003 	ldbu	r2,0(r2)
   1a0d4:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1a0d8:	e1bfff17 	ldw	r6,-4(fp)
   1a0dc:	e17ffe17 	ldw	r5,-8(fp)
   1a0e0:	e13ffd17 	ldw	r4,-12(fp)
   1a0e4:	0013ed80 	call	13ed8 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1a0e8:	e0bffc03 	ldbu	r2,-16(fp)
   1a0ec:	100d883a 	mov	r6,r2
   1a0f0:	e17ffe17 	ldw	r5,-8(fp)
   1a0f4:	e13ffd17 	ldw	r4,-12(fp)
   1a0f8:	0019f300 	call	19f30 <alt_wait_for_command_to_complete_amd>
   1a0fc:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1a100:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1a104:	e037883a 	mov	sp,fp
   1a108:	dfc00117 	ldw	ra,4(sp)
   1a10c:	df000017 	ldw	fp,0(sp)
   1a110:	dec00204 	addi	sp,sp,8
   1a114:	f800283a 	ret

0001a118 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1a118:	defff704 	addi	sp,sp,-36
   1a11c:	dfc00815 	stw	ra,32(sp)
   1a120:	df000715 	stw	fp,28(sp)
   1a124:	df000704 	addi	fp,sp,28
   1a128:	e13ffc15 	stw	r4,-16(fp)
   1a12c:	e17ffd15 	stw	r5,-12(fp)
   1a130:	e1bffe15 	stw	r6,-8(fp)
   1a134:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1a138:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a13c:	e0bffc17 	ldw	r2,-16(fp)
   1a140:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a144:	e17ffd17 	ldw	r5,-12(fp)
   1a148:	e13ffb17 	ldw	r4,-20(fp)
   1a14c:	001a3240 	call	1a324 <alt_unlock_block_intel>
   1a150:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a154:	e0bffa17 	ldw	r2,-24(fp)
   1a158:	1000091e 	bne	r2,zero,1a180 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1a15c:	008000b4 	movhi	r2,2
   1a160:	10a92804 	addi	r2,r2,-23392
   1a164:	d8800015 	stw	r2,0(sp)
   1a168:	e1c00217 	ldw	r7,8(fp)
   1a16c:	e1bfff17 	ldw	r6,-4(fp)
   1a170:	e17ffe17 	ldw	r5,-8(fp)
   1a174:	e13ffb17 	ldw	r4,-20(fp)
   1a178:	00140340 	call	14034 <alt_flash_program_block>
   1a17c:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1a180:	e0bffa17 	ldw	r2,-24(fp)
}
   1a184:	e037883a 	mov	sp,fp
   1a188:	dfc00117 	ldw	ra,4(sp)
   1a18c:	df000017 	ldw	fp,0(sp)
   1a190:	dec00204 	addi	sp,sp,8
   1a194:	f800283a 	ret

0001a198 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1a198:	defff804 	addi	sp,sp,-32
   1a19c:	dfc00715 	stw	ra,28(sp)
   1a1a0:	df000615 	stw	fp,24(sp)
   1a1a4:	df000604 	addi	fp,sp,24
   1a1a8:	e13ffe15 	stw	r4,-8(fp)
   1a1ac:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1a1b0:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a1b4:	e0bffe17 	ldw	r2,-8(fp)
   1a1b8:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1a1bc:	e0bffc17 	ldw	r2,-16(fp)
   1a1c0:	10803217 	ldw	r2,200(r2)
   1a1c4:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a1c8:	e17fff17 	ldw	r5,-4(fp)
   1a1cc:	e13ffc17 	ldw	r4,-16(fp)
   1a1d0:	001a3240 	call	1a324 <alt_unlock_block_intel>
   1a1d4:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a1d8:	e0bffa17 	ldw	r2,-24(fp)
   1a1dc:	10004b1e 	bne	r2,zero,1a30c <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1a1e0:	e0bffc17 	ldw	r2,-16(fp)
   1a1e4:	10803617 	ldw	r2,216(r2)
   1a1e8:	e0fffc17 	ldw	r3,-16(fp)
   1a1ec:	19000a17 	ldw	r4,40(r3)
   1a1f0:	e0ffff17 	ldw	r3,-4(fp)
   1a1f4:	20c7883a 	add	r3,r4,r3
   1a1f8:	01401404 	movi	r5,80
   1a1fc:	1809883a 	mov	r4,r3
   1a200:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1a204:	e0bffc17 	ldw	r2,-16(fp)
   1a208:	10803617 	ldw	r2,216(r2)
   1a20c:	e0fffc17 	ldw	r3,-16(fp)
   1a210:	19000a17 	ldw	r4,40(r3)
   1a214:	e0ffff17 	ldw	r3,-4(fp)
   1a218:	20c7883a 	add	r3,r4,r3
   1a21c:	01400804 	movi	r5,32
   1a220:	1809883a 	mov	r4,r3
   1a224:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a228:	e0bffc17 	ldw	r2,-16(fp)
   1a22c:	10803617 	ldw	r2,216(r2)
   1a230:	e0fffc17 	ldw	r3,-16(fp)
   1a234:	19000a17 	ldw	r4,40(r3)
   1a238:	e0ffff17 	ldw	r3,-4(fp)
   1a23c:	20c7883a 	add	r3,r4,r3
   1a240:	01403404 	movi	r5,208
   1a244:	1809883a 	mov	r4,r3
   1a248:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a24c:	e0bffc17 	ldw	r2,-16(fp)
   1a250:	10c00a17 	ldw	r3,40(r2)
   1a254:	e0bfff17 	ldw	r2,-4(fp)
   1a258:	1885883a 	add	r2,r3,r2
   1a25c:	10800023 	ldbuio	r2,0(r2)
   1a260:	10803fcc 	andi	r2,r2,255
   1a264:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1a268:	e0bffd03 	ldbu	r2,-12(fp)
   1a26c:	10803fcc 	andi	r2,r2,255
   1a270:	1080201c 	xori	r2,r2,128
   1a274:	10bfe004 	addi	r2,r2,-128
   1a278:	10000816 	blt	r2,zero,1a29c <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1a27c:	0100fa04 	movi	r4,1000
   1a280:	0019c640 	call	19c64 <usleep>
      timeout -= 1000;
   1a284:	e0bffb17 	ldw	r2,-20(fp)
   1a288:	10bf0604 	addi	r2,r2,-1000
   1a28c:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1a290:	e0bffb17 	ldw	r2,-20(fp)
   1a294:	00bfed16 	blt	zero,r2,1a24c <__alt_data_end+0xf001a24c>
   1a298:	00000106 	br	1a2a0 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a29c:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1a2a0:	e0bffb17 	ldw	r2,-20(fp)
   1a2a4:	00800316 	blt	zero,r2,1a2b4 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1a2a8:	00bfe304 	movi	r2,-116
   1a2ac:	e0bffa15 	stw	r2,-24(fp)
   1a2b0:	00000d06 	br	1a2e8 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1a2b4:	e0bffd03 	ldbu	r2,-12(fp)
   1a2b8:	10803fcc 	andi	r2,r2,255
   1a2bc:	10801fcc 	andi	r2,r2,127
   1a2c0:	10000926 	beq	r2,zero,1a2e8 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a2c4:	00bffec4 	movi	r2,-5
   1a2c8:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a2cc:	e0bffc17 	ldw	r2,-16(fp)
   1a2d0:	10c00a17 	ldw	r3,40(r2)
   1a2d4:	e0bfff17 	ldw	r2,-4(fp)
   1a2d8:	1885883a 	add	r2,r3,r2
   1a2dc:	10800023 	ldbuio	r2,0(r2)
   1a2e0:	10803fcc 	andi	r2,r2,255
   1a2e4:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a2e8:	e0bffc17 	ldw	r2,-16(fp)
   1a2ec:	10803617 	ldw	r2,216(r2)
   1a2f0:	e0fffc17 	ldw	r3,-16(fp)
   1a2f4:	19000a17 	ldw	r4,40(r3)
   1a2f8:	e0ffff17 	ldw	r3,-4(fp)
   1a2fc:	20c7883a 	add	r3,r4,r3
   1a300:	01403fc4 	movi	r5,255
   1a304:	1809883a 	mov	r4,r3
   1a308:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1a30c:	e0bffa17 	ldw	r2,-24(fp)
}
   1a310:	e037883a 	mov	sp,fp
   1a314:	dfc00117 	ldw	ra,4(sp)
   1a318:	df000017 	ldw	fp,0(sp)
   1a31c:	dec00204 	addi	sp,sp,8
   1a320:	f800283a 	ret

0001a324 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1a324:	defff904 	addi	sp,sp,-28
   1a328:	dfc00615 	stw	ra,24(sp)
   1a32c:	df000515 	stw	fp,20(sp)
   1a330:	df000504 	addi	fp,sp,20
   1a334:	e13ffe15 	stw	r4,-8(fp)
   1a338:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1a33c:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1a340:	e0bffe17 	ldw	r2,-8(fp)
   1a344:	10803117 	ldw	r2,196(r2)
   1a348:	10801924 	muli	r2,r2,100
   1a34c:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1a350:	e0bffe17 	ldw	r2,-8(fp)
   1a354:	10803617 	ldw	r2,216(r2)
   1a358:	e0fffe17 	ldw	r3,-8(fp)
   1a35c:	19000a17 	ldw	r4,40(r3)
   1a360:	e0ffff17 	ldw	r3,-4(fp)
   1a364:	20c7883a 	add	r3,r4,r3
   1a368:	01402404 	movi	r5,144
   1a36c:	1809883a 	mov	r4,r3
   1a370:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1a374:	e0bffe17 	ldw	r2,-8(fp)
   1a378:	10c00a17 	ldw	r3,40(r2)
   1a37c:	e0bfff17 	ldw	r2,-4(fp)
   1a380:	10800104 	addi	r2,r2,4
   1a384:	1885883a 	add	r2,r3,r2
   1a388:	10800023 	ldbuio	r2,0(r2)
   1a38c:	10803fcc 	andi	r2,r2,255
   1a390:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1a394:	e0bffd03 	ldbu	r2,-12(fp)
   1a398:	1080004c 	andi	r2,r2,1
   1a39c:	10003126 	beq	r2,zero,1a464 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1a3a0:	e0bffe17 	ldw	r2,-8(fp)
   1a3a4:	10803617 	ldw	r2,216(r2)
   1a3a8:	e0fffe17 	ldw	r3,-8(fp)
   1a3ac:	19000a17 	ldw	r4,40(r3)
   1a3b0:	e0ffff17 	ldw	r3,-4(fp)
   1a3b4:	20c7883a 	add	r3,r4,r3
   1a3b8:	01401804 	movi	r5,96
   1a3bc:	1809883a 	mov	r4,r3
   1a3c0:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a3c4:	e0bffe17 	ldw	r2,-8(fp)
   1a3c8:	10803617 	ldw	r2,216(r2)
   1a3cc:	e0fffe17 	ldw	r3,-8(fp)
   1a3d0:	19000a17 	ldw	r4,40(r3)
   1a3d4:	e0ffff17 	ldw	r3,-4(fp)
   1a3d8:	20c7883a 	add	r3,r4,r3
   1a3dc:	01403404 	movi	r5,208
   1a3e0:	1809883a 	mov	r4,r3
   1a3e4:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a3e8:	e0bffe17 	ldw	r2,-8(fp)
   1a3ec:	10c00a17 	ldw	r3,40(r2)
   1a3f0:	e0bfff17 	ldw	r2,-4(fp)
   1a3f4:	1885883a 	add	r2,r3,r2
   1a3f8:	10800023 	ldbuio	r2,0(r2)
   1a3fc:	10803fcc 	andi	r2,r2,255
   1a400:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1a404:	e0bffd43 	ldbu	r2,-11(fp)
   1a408:	10803fcc 	andi	r2,r2,255
   1a40c:	1080201c 	xori	r2,r2,128
   1a410:	10bfe004 	addi	r2,r2,-128
   1a414:	10000816 	blt	r2,zero,1a438 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1a418:	e0bffc17 	ldw	r2,-16(fp)
   1a41c:	10bfffc4 	addi	r2,r2,-1
   1a420:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1a424:	01000044 	movi	r4,1
   1a428:	0019c640 	call	19c64 <usleep>
    }while(timeout > 0);
   1a42c:	e0bffc17 	ldw	r2,-16(fp)
   1a430:	00bfed16 	blt	zero,r2,1a3e8 <__alt_data_end+0xf001a3e8>
   1a434:	00000106 	br	1a43c <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a438:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1a43c:	e0bffc17 	ldw	r2,-16(fp)
   1a440:	1000031e 	bne	r2,zero,1a450 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1a444:	00bfe304 	movi	r2,-116
   1a448:	e0bffb15 	stw	r2,-20(fp)
   1a44c:	00000506 	br	1a464 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1a450:	e0bffd43 	ldbu	r2,-11(fp)
   1a454:	10801fcc 	andi	r2,r2,127
   1a458:	10000226 	beq	r2,zero,1a464 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a45c:	00bffec4 	movi	r2,-5
   1a460:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a464:	e0bffe17 	ldw	r2,-8(fp)
   1a468:	10803617 	ldw	r2,216(r2)
   1a46c:	e0fffe17 	ldw	r3,-8(fp)
   1a470:	19000a17 	ldw	r4,40(r3)
   1a474:	e0ffff17 	ldw	r3,-4(fp)
   1a478:	20c7883a 	add	r3,r4,r3
   1a47c:	01403fc4 	movi	r5,255
   1a480:	1809883a 	mov	r4,r3
   1a484:	103ee83a 	callr	r2

  return ret_code;
   1a488:	e0bffb17 	ldw	r2,-20(fp)
}
   1a48c:	e037883a 	mov	sp,fp
   1a490:	dfc00117 	ldw	ra,4(sp)
   1a494:	df000017 	ldw	fp,0(sp)
   1a498:	dec00204 	addi	sp,sp,8
   1a49c:	f800283a 	ret

0001a4a0 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a4a0:	defff904 	addi	sp,sp,-28
   1a4a4:	dfc00615 	stw	ra,24(sp)
   1a4a8:	df000515 	stw	fp,20(sp)
   1a4ac:	df000504 	addi	fp,sp,20
   1a4b0:	e13ffd15 	stw	r4,-12(fp)
   1a4b4:	e17ffe15 	stw	r5,-8(fp)
   1a4b8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a4bc:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a4c0:	e0bffd17 	ldw	r2,-12(fp)
   1a4c4:	10803617 	ldw	r2,216(r2)
   1a4c8:	e0fffd17 	ldw	r3,-12(fp)
   1a4cc:	19000a17 	ldw	r4,40(r3)
   1a4d0:	e0fffe17 	ldw	r3,-8(fp)
   1a4d4:	20c7883a 	add	r3,r4,r3
   1a4d8:	01401004 	movi	r5,64
   1a4dc:	1809883a 	mov	r4,r3
   1a4e0:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a4e4:	e1bfff17 	ldw	r6,-4(fp)
   1a4e8:	e17ffe17 	ldw	r5,-8(fp)
   1a4ec:	e13ffd17 	ldw	r4,-12(fp)
   1a4f0:	0013ed80 	call	13ed8 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a4f4:	e0bffd17 	ldw	r2,-12(fp)
   1a4f8:	10c00a17 	ldw	r3,40(r2)
   1a4fc:	e0bffe17 	ldw	r2,-8(fp)
   1a500:	1885883a 	add	r2,r3,r2
   1a504:	10800023 	ldbuio	r2,0(r2)
   1a508:	10803fcc 	andi	r2,r2,255
   1a50c:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a510:	e0bffc03 	ldbu	r2,-16(fp)
   1a514:	10803fcc 	andi	r2,r2,255
   1a518:	1080201c 	xori	r2,r2,128
   1a51c:	10bfe004 	addi	r2,r2,-128
   1a520:	103ff40e 	bge	r2,zero,1a4f4 <__alt_data_end+0xf001a4f4>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a524:	e0bffc03 	ldbu	r2,-16(fp)
   1a528:	10801fcc 	andi	r2,r2,127
   1a52c:	10000226 	beq	r2,zero,1a538 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a530:	00bffec4 	movi	r2,-5
   1a534:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a538:	e0bffd17 	ldw	r2,-12(fp)
   1a53c:	10803617 	ldw	r2,216(r2)
   1a540:	e0fffd17 	ldw	r3,-12(fp)
   1a544:	19000a17 	ldw	r4,40(r3)
   1a548:	e0fffe17 	ldw	r3,-8(fp)
   1a54c:	20c7883a 	add	r3,r4,r3
   1a550:	01403fc4 	movi	r5,255
   1a554:	1809883a 	mov	r4,r3
   1a558:	103ee83a 	callr	r2
  
  return ret_code;
   1a55c:	e0bffb17 	ldw	r2,-20(fp)
}
   1a560:	e037883a 	mov	sp,fp
   1a564:	dfc00117 	ldw	ra,4(sp)
   1a568:	df000017 	ldw	fp,0(sp)
   1a56c:	dec00204 	addi	sp,sp,8
   1a570:	f800283a 	ret

0001a574 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a574:	defffb04 	addi	sp,sp,-20
   1a578:	df000415 	stw	fp,16(sp)
   1a57c:	df000404 	addi	fp,sp,16
   1a580:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a584:	008000c4 	movi	r2,3
   1a588:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a58c:	e0fffd17 	ldw	r3,-12(fp)
   1a590:	008003f4 	movhi	r2,15
   1a594:	10909004 	addi	r2,r2,16960
   1a598:	1887383a 	mul	r3,r3,r2
   1a59c:	00817db4 	movhi	r2,1526
   1a5a0:	10b84004 	addi	r2,r2,-7936
   1a5a4:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a5a8:	00a00034 	movhi	r2,32768
   1a5ac:	10bfffc4 	addi	r2,r2,-1
   1a5b0:	10c5203a 	divu	r2,r2,r3
   1a5b4:	e0ffff17 	ldw	r3,-4(fp)
   1a5b8:	1885203a 	divu	r2,r3,r2
   1a5bc:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a5c0:	e0bffe17 	ldw	r2,-8(fp)
   1a5c4:	10002526 	beq	r2,zero,1a65c <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a5c8:	e03ffc15 	stw	zero,-16(fp)
   1a5cc:	00001406 	br	1a620 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a5d0:	00a00034 	movhi	r2,32768
   1a5d4:	10bfffc4 	addi	r2,r2,-1
   1a5d8:	10bfffc4 	addi	r2,r2,-1
   1a5dc:	103ffe1e 	bne	r2,zero,1a5d8 <__alt_data_end+0xf001a5d8>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a5e0:	e0fffd17 	ldw	r3,-12(fp)
   1a5e4:	008003f4 	movhi	r2,15
   1a5e8:	10909004 	addi	r2,r2,16960
   1a5ec:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a5f0:	00817db4 	movhi	r2,1526
   1a5f4:	10b84004 	addi	r2,r2,-7936
   1a5f8:	10c7203a 	divu	r3,r2,r3
   1a5fc:	00a00034 	movhi	r2,32768
   1a600:	10bfffc4 	addi	r2,r2,-1
   1a604:	10c5203a 	divu	r2,r2,r3
   1a608:	e0ffff17 	ldw	r3,-4(fp)
   1a60c:	1885c83a 	sub	r2,r3,r2
   1a610:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a614:	e0bffc17 	ldw	r2,-16(fp)
   1a618:	10800044 	addi	r2,r2,1
   1a61c:	e0bffc15 	stw	r2,-16(fp)
   1a620:	e0fffc17 	ldw	r3,-16(fp)
   1a624:	e0bffe17 	ldw	r2,-8(fp)
   1a628:	18bfe916 	blt	r3,r2,1a5d0 <__alt_data_end+0xf001a5d0>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a62c:	e0fffd17 	ldw	r3,-12(fp)
   1a630:	008003f4 	movhi	r2,15
   1a634:	10909004 	addi	r2,r2,16960
   1a638:	1887383a 	mul	r3,r3,r2
   1a63c:	00817db4 	movhi	r2,1526
   1a640:	10b84004 	addi	r2,r2,-7936
   1a644:	10c7203a 	divu	r3,r2,r3
   1a648:	e0bfff17 	ldw	r2,-4(fp)
   1a64c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a650:	10bfffc4 	addi	r2,r2,-1
   1a654:	103ffe1e 	bne	r2,zero,1a650 <__alt_data_end+0xf001a650>
   1a658:	00000b06 	br	1a688 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a65c:	e0fffd17 	ldw	r3,-12(fp)
   1a660:	008003f4 	movhi	r2,15
   1a664:	10909004 	addi	r2,r2,16960
   1a668:	1887383a 	mul	r3,r3,r2
   1a66c:	00817db4 	movhi	r2,1526
   1a670:	10b84004 	addi	r2,r2,-7936
   1a674:	10c7203a 	divu	r3,r2,r3
   1a678:	e0bfff17 	ldw	r2,-4(fp)
   1a67c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a680:	10bfffc4 	addi	r2,r2,-1
   1a684:	00bffe16 	blt	zero,r2,1a680 <__alt_data_end+0xf001a680>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a688:	0005883a 	mov	r2,zero
}
   1a68c:	e037883a 	mov	sp,fp
   1a690:	df000017 	ldw	fp,0(sp)
   1a694:	dec00104 	addi	sp,sp,4
   1a698:	f800283a 	ret

0001a69c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a69c:	defffb04 	addi	sp,sp,-20
   1a6a0:	dfc00415 	stw	ra,16(sp)
   1a6a4:	df000315 	stw	fp,12(sp)
   1a6a8:	df000304 	addi	fp,sp,12
   1a6ac:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a6b0:	d0a00e17 	ldw	r2,-32712(gp)
   1a6b4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a6b8:	00003106 	br	1a780 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a6bc:	e0bffd17 	ldw	r2,-12(fp)
   1a6c0:	10800217 	ldw	r2,8(r2)
   1a6c4:	1009883a 	mov	r4,r2
   1a6c8:	0008fe00 	call	8fe0 <strlen>
   1a6cc:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a6d0:	e0bffd17 	ldw	r2,-12(fp)
   1a6d4:	10c00217 	ldw	r3,8(r2)
   1a6d8:	e0bffe17 	ldw	r2,-8(fp)
   1a6dc:	10bfffc4 	addi	r2,r2,-1
   1a6e0:	1885883a 	add	r2,r3,r2
   1a6e4:	10800003 	ldbu	r2,0(r2)
   1a6e8:	10803fcc 	andi	r2,r2,255
   1a6ec:	1080201c 	xori	r2,r2,128
   1a6f0:	10bfe004 	addi	r2,r2,-128
   1a6f4:	10800bd8 	cmpnei	r2,r2,47
   1a6f8:	1000031e 	bne	r2,zero,1a708 <alt_find_file+0x6c>
    {
      len -= 1;
   1a6fc:	e0bffe17 	ldw	r2,-8(fp)
   1a700:	10bfffc4 	addi	r2,r2,-1
   1a704:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a708:	e0bffe17 	ldw	r2,-8(fp)
   1a70c:	e0ffff17 	ldw	r3,-4(fp)
   1a710:	1885883a 	add	r2,r3,r2
   1a714:	10800003 	ldbu	r2,0(r2)
   1a718:	10803fcc 	andi	r2,r2,255
   1a71c:	1080201c 	xori	r2,r2,128
   1a720:	10bfe004 	addi	r2,r2,-128
   1a724:	10800be0 	cmpeqi	r2,r2,47
   1a728:	1000081e 	bne	r2,zero,1a74c <alt_find_file+0xb0>
   1a72c:	e0bffe17 	ldw	r2,-8(fp)
   1a730:	e0ffff17 	ldw	r3,-4(fp)
   1a734:	1885883a 	add	r2,r3,r2
   1a738:	10800003 	ldbu	r2,0(r2)
   1a73c:	10803fcc 	andi	r2,r2,255
   1a740:	1080201c 	xori	r2,r2,128
   1a744:	10bfe004 	addi	r2,r2,-128
   1a748:	10000a1e 	bne	r2,zero,1a774 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a74c:	e0bffd17 	ldw	r2,-12(fp)
   1a750:	10800217 	ldw	r2,8(r2)
   1a754:	e0fffe17 	ldw	r3,-8(fp)
   1a758:	180d883a 	mov	r6,r3
   1a75c:	e17fff17 	ldw	r5,-4(fp)
   1a760:	1009883a 	mov	r4,r2
   1a764:	0008bb40 	call	8bb4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a768:	1000021e 	bne	r2,zero,1a774 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a76c:	e0bffd17 	ldw	r2,-12(fp)
   1a770:	00000706 	br	1a790 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a774:	e0bffd17 	ldw	r2,-12(fp)
   1a778:	10800017 	ldw	r2,0(r2)
   1a77c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a780:	e0fffd17 	ldw	r3,-12(fp)
   1a784:	d0a00e04 	addi	r2,gp,-32712
   1a788:	18bfcc1e 	bne	r3,r2,1a6bc <__alt_data_end+0xf001a6bc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a78c:	0005883a 	mov	r2,zero
}
   1a790:	e037883a 	mov	sp,fp
   1a794:	dfc00117 	ldw	ra,4(sp)
   1a798:	df000017 	ldw	fp,0(sp)
   1a79c:	dec00204 	addi	sp,sp,8
   1a7a0:	f800283a 	ret

0001a7a4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a7a4:	defffc04 	addi	sp,sp,-16
   1a7a8:	df000315 	stw	fp,12(sp)
   1a7ac:	df000304 	addi	fp,sp,12
   1a7b0:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a7b4:	00bffa04 	movi	r2,-24
   1a7b8:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a7bc:	e03ffd15 	stw	zero,-12(fp)
   1a7c0:	00001906 	br	1a828 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a7c4:	00820034 	movhi	r2,2048
   1a7c8:	10843104 	addi	r2,r2,4292
   1a7cc:	e0fffd17 	ldw	r3,-12(fp)
   1a7d0:	18c00324 	muli	r3,r3,12
   1a7d4:	10c5883a 	add	r2,r2,r3
   1a7d8:	10800017 	ldw	r2,0(r2)
   1a7dc:	10000f1e 	bne	r2,zero,1a81c <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a7e0:	00820034 	movhi	r2,2048
   1a7e4:	10843104 	addi	r2,r2,4292
   1a7e8:	e0fffd17 	ldw	r3,-12(fp)
   1a7ec:	18c00324 	muli	r3,r3,12
   1a7f0:	10c5883a 	add	r2,r2,r3
   1a7f4:	e0ffff17 	ldw	r3,-4(fp)
   1a7f8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a7fc:	d0e01217 	ldw	r3,-32696(gp)
   1a800:	e0bffd17 	ldw	r2,-12(fp)
   1a804:	1880020e 	bge	r3,r2,1a810 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a808:	e0bffd17 	ldw	r2,-12(fp)
   1a80c:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
   1a810:	e0bffd17 	ldw	r2,-12(fp)
   1a814:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a818:	00000606 	br	1a834 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a81c:	e0bffd17 	ldw	r2,-12(fp)
   1a820:	10800044 	addi	r2,r2,1
   1a824:	e0bffd15 	stw	r2,-12(fp)
   1a828:	e0bffd17 	ldw	r2,-12(fp)
   1a82c:	10800810 	cmplti	r2,r2,32
   1a830:	103fe41e 	bne	r2,zero,1a7c4 <__alt_data_end+0xf001a7c4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a834:	e0bffe17 	ldw	r2,-8(fp)
}
   1a838:	e037883a 	mov	sp,fp
   1a83c:	df000017 	ldw	fp,0(sp)
   1a840:	dec00104 	addi	sp,sp,4
   1a844:	f800283a 	ret

0001a848 <atexit>:
   1a848:	200b883a 	mov	r5,r4
   1a84c:	000f883a 	mov	r7,zero
   1a850:	000d883a 	mov	r6,zero
   1a854:	0009883a 	mov	r4,zero
   1a858:	001a8941 	jmpi	1a894 <__register_exitproc>

0001a85c <exit>:
   1a85c:	defffe04 	addi	sp,sp,-8
   1a860:	000b883a 	mov	r5,zero
   1a864:	dc000015 	stw	r16,0(sp)
   1a868:	dfc00115 	stw	ra,4(sp)
   1a86c:	2021883a 	mov	r16,r4
   1a870:	001a9ac0 	call	1a9ac <__call_exitprocs>
   1a874:	00820034 	movhi	r2,2048
   1a878:	10899604 	addi	r2,r2,9816
   1a87c:	11000017 	ldw	r4,0(r2)
   1a880:	20800f17 	ldw	r2,60(r4)
   1a884:	10000126 	beq	r2,zero,1a88c <exit+0x30>
   1a888:	103ee83a 	callr	r2
   1a88c:	8009883a 	mov	r4,r16
   1a890:	001ab2c0 	call	1ab2c <_exit>

0001a894 <__register_exitproc>:
   1a894:	defffa04 	addi	sp,sp,-24
   1a898:	dc000315 	stw	r16,12(sp)
   1a89c:	04020034 	movhi	r16,2048
   1a8a0:	84099604 	addi	r16,r16,9816
   1a8a4:	80c00017 	ldw	r3,0(r16)
   1a8a8:	dc400415 	stw	r17,16(sp)
   1a8ac:	dfc00515 	stw	ra,20(sp)
   1a8b0:	18805217 	ldw	r2,328(r3)
   1a8b4:	2023883a 	mov	r17,r4
   1a8b8:	10003726 	beq	r2,zero,1a998 <__register_exitproc+0x104>
   1a8bc:	10c00117 	ldw	r3,4(r2)
   1a8c0:	010007c4 	movi	r4,31
   1a8c4:	20c00e16 	blt	r4,r3,1a900 <__register_exitproc+0x6c>
   1a8c8:	1a000044 	addi	r8,r3,1
   1a8cc:	8800221e 	bne	r17,zero,1a958 <__register_exitproc+0xc4>
   1a8d0:	18c00084 	addi	r3,r3,2
   1a8d4:	18c7883a 	add	r3,r3,r3
   1a8d8:	18c7883a 	add	r3,r3,r3
   1a8dc:	12000115 	stw	r8,4(r2)
   1a8e0:	10c7883a 	add	r3,r2,r3
   1a8e4:	19400015 	stw	r5,0(r3)
   1a8e8:	0005883a 	mov	r2,zero
   1a8ec:	dfc00517 	ldw	ra,20(sp)
   1a8f0:	dc400417 	ldw	r17,16(sp)
   1a8f4:	dc000317 	ldw	r16,12(sp)
   1a8f8:	dec00604 	addi	sp,sp,24
   1a8fc:	f800283a 	ret
   1a900:	00800034 	movhi	r2,0
   1a904:	10800004 	addi	r2,r2,0
   1a908:	10002626 	beq	r2,zero,1a9a4 <__register_exitproc+0x110>
   1a90c:	01006404 	movi	r4,400
   1a910:	d9400015 	stw	r5,0(sp)
   1a914:	d9800115 	stw	r6,4(sp)
   1a918:	d9c00215 	stw	r7,8(sp)
   1a91c:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a920:	d9400017 	ldw	r5,0(sp)
   1a924:	d9800117 	ldw	r6,4(sp)
   1a928:	d9c00217 	ldw	r7,8(sp)
   1a92c:	10001d26 	beq	r2,zero,1a9a4 <__register_exitproc+0x110>
   1a930:	81000017 	ldw	r4,0(r16)
   1a934:	10000115 	stw	zero,4(r2)
   1a938:	02000044 	movi	r8,1
   1a93c:	22405217 	ldw	r9,328(r4)
   1a940:	0007883a 	mov	r3,zero
   1a944:	12400015 	stw	r9,0(r2)
   1a948:	20805215 	stw	r2,328(r4)
   1a94c:	10006215 	stw	zero,392(r2)
   1a950:	10006315 	stw	zero,396(r2)
   1a954:	883fde26 	beq	r17,zero,1a8d0 <__alt_data_end+0xf001a8d0>
   1a958:	18c9883a 	add	r4,r3,r3
   1a95c:	2109883a 	add	r4,r4,r4
   1a960:	1109883a 	add	r4,r2,r4
   1a964:	21802215 	stw	r6,136(r4)
   1a968:	01800044 	movi	r6,1
   1a96c:	12406217 	ldw	r9,392(r2)
   1a970:	30cc983a 	sll	r6,r6,r3
   1a974:	4992b03a 	or	r9,r9,r6
   1a978:	12406215 	stw	r9,392(r2)
   1a97c:	21c04215 	stw	r7,264(r4)
   1a980:	01000084 	movi	r4,2
   1a984:	893fd21e 	bne	r17,r4,1a8d0 <__alt_data_end+0xf001a8d0>
   1a988:	11006317 	ldw	r4,396(r2)
   1a98c:	218cb03a 	or	r6,r4,r6
   1a990:	11806315 	stw	r6,396(r2)
   1a994:	003fce06 	br	1a8d0 <__alt_data_end+0xf001a8d0>
   1a998:	18805304 	addi	r2,r3,332
   1a99c:	18805215 	stw	r2,328(r3)
   1a9a0:	003fc606 	br	1a8bc <__alt_data_end+0xf001a8bc>
   1a9a4:	00bfffc4 	movi	r2,-1
   1a9a8:	003fd006 	br	1a8ec <__alt_data_end+0xf001a8ec>

0001a9ac <__call_exitprocs>:
   1a9ac:	defff504 	addi	sp,sp,-44
   1a9b0:	df000915 	stw	fp,36(sp)
   1a9b4:	dd400615 	stw	r21,24(sp)
   1a9b8:	dc800315 	stw	r18,12(sp)
   1a9bc:	dfc00a15 	stw	ra,40(sp)
   1a9c0:	ddc00815 	stw	r23,32(sp)
   1a9c4:	dd800715 	stw	r22,28(sp)
   1a9c8:	dd000515 	stw	r20,20(sp)
   1a9cc:	dcc00415 	stw	r19,16(sp)
   1a9d0:	dc400215 	stw	r17,8(sp)
   1a9d4:	dc000115 	stw	r16,4(sp)
   1a9d8:	d9000015 	stw	r4,0(sp)
   1a9dc:	2839883a 	mov	fp,r5
   1a9e0:	04800044 	movi	r18,1
   1a9e4:	057fffc4 	movi	r21,-1
   1a9e8:	00820034 	movhi	r2,2048
   1a9ec:	10899604 	addi	r2,r2,9816
   1a9f0:	12000017 	ldw	r8,0(r2)
   1a9f4:	45005217 	ldw	r20,328(r8)
   1a9f8:	44c05204 	addi	r19,r8,328
   1a9fc:	a0001c26 	beq	r20,zero,1aa70 <__call_exitprocs+0xc4>
   1aa00:	a0800117 	ldw	r2,4(r20)
   1aa04:	15ffffc4 	addi	r23,r2,-1
   1aa08:	b8000d16 	blt	r23,zero,1aa40 <__call_exitprocs+0x94>
   1aa0c:	14000044 	addi	r16,r2,1
   1aa10:	8421883a 	add	r16,r16,r16
   1aa14:	8421883a 	add	r16,r16,r16
   1aa18:	84402004 	addi	r17,r16,128
   1aa1c:	a463883a 	add	r17,r20,r17
   1aa20:	a421883a 	add	r16,r20,r16
   1aa24:	e0001e26 	beq	fp,zero,1aaa0 <__call_exitprocs+0xf4>
   1aa28:	80804017 	ldw	r2,256(r16)
   1aa2c:	e0801c26 	beq	fp,r2,1aaa0 <__call_exitprocs+0xf4>
   1aa30:	bdffffc4 	addi	r23,r23,-1
   1aa34:	843fff04 	addi	r16,r16,-4
   1aa38:	8c7fff04 	addi	r17,r17,-4
   1aa3c:	bd7ff91e 	bne	r23,r21,1aa24 <__alt_data_end+0xf001aa24>
   1aa40:	00800034 	movhi	r2,0
   1aa44:	10800004 	addi	r2,r2,0
   1aa48:	10000926 	beq	r2,zero,1aa70 <__call_exitprocs+0xc4>
   1aa4c:	a0800117 	ldw	r2,4(r20)
   1aa50:	1000301e 	bne	r2,zero,1ab14 <__call_exitprocs+0x168>
   1aa54:	a0800017 	ldw	r2,0(r20)
   1aa58:	10003226 	beq	r2,zero,1ab24 <__call_exitprocs+0x178>
   1aa5c:	a009883a 	mov	r4,r20
   1aa60:	98800015 	stw	r2,0(r19)
   1aa64:	00000000 	call	0 <__alt_mem_onchip_memory>
   1aa68:	9d000017 	ldw	r20,0(r19)
   1aa6c:	a03fe41e 	bne	r20,zero,1aa00 <__alt_data_end+0xf001aa00>
   1aa70:	dfc00a17 	ldw	ra,40(sp)
   1aa74:	df000917 	ldw	fp,36(sp)
   1aa78:	ddc00817 	ldw	r23,32(sp)
   1aa7c:	dd800717 	ldw	r22,28(sp)
   1aa80:	dd400617 	ldw	r21,24(sp)
   1aa84:	dd000517 	ldw	r20,20(sp)
   1aa88:	dcc00417 	ldw	r19,16(sp)
   1aa8c:	dc800317 	ldw	r18,12(sp)
   1aa90:	dc400217 	ldw	r17,8(sp)
   1aa94:	dc000117 	ldw	r16,4(sp)
   1aa98:	dec00b04 	addi	sp,sp,44
   1aa9c:	f800283a 	ret
   1aaa0:	a0800117 	ldw	r2,4(r20)
   1aaa4:	80c00017 	ldw	r3,0(r16)
   1aaa8:	10bfffc4 	addi	r2,r2,-1
   1aaac:	15c01426 	beq	r2,r23,1ab00 <__call_exitprocs+0x154>
   1aab0:	80000015 	stw	zero,0(r16)
   1aab4:	183fde26 	beq	r3,zero,1aa30 <__alt_data_end+0xf001aa30>
   1aab8:	95c8983a 	sll	r4,r18,r23
   1aabc:	a0806217 	ldw	r2,392(r20)
   1aac0:	a5800117 	ldw	r22,4(r20)
   1aac4:	2084703a 	and	r2,r4,r2
   1aac8:	10000b26 	beq	r2,zero,1aaf8 <__call_exitprocs+0x14c>
   1aacc:	a0806317 	ldw	r2,396(r20)
   1aad0:	2088703a 	and	r4,r4,r2
   1aad4:	20000c1e 	bne	r4,zero,1ab08 <__call_exitprocs+0x15c>
   1aad8:	89400017 	ldw	r5,0(r17)
   1aadc:	d9000017 	ldw	r4,0(sp)
   1aae0:	183ee83a 	callr	r3
   1aae4:	a0800117 	ldw	r2,4(r20)
   1aae8:	15bfbf1e 	bne	r2,r22,1a9e8 <__alt_data_end+0xf001a9e8>
   1aaec:	98800017 	ldw	r2,0(r19)
   1aaf0:	153fcf26 	beq	r2,r20,1aa30 <__alt_data_end+0xf001aa30>
   1aaf4:	003fbc06 	br	1a9e8 <__alt_data_end+0xf001a9e8>
   1aaf8:	183ee83a 	callr	r3
   1aafc:	003ff906 	br	1aae4 <__alt_data_end+0xf001aae4>
   1ab00:	a5c00115 	stw	r23,4(r20)
   1ab04:	003feb06 	br	1aab4 <__alt_data_end+0xf001aab4>
   1ab08:	89000017 	ldw	r4,0(r17)
   1ab0c:	183ee83a 	callr	r3
   1ab10:	003ff406 	br	1aae4 <__alt_data_end+0xf001aae4>
   1ab14:	a0800017 	ldw	r2,0(r20)
   1ab18:	a027883a 	mov	r19,r20
   1ab1c:	1029883a 	mov	r20,r2
   1ab20:	003fb606 	br	1a9fc <__alt_data_end+0xf001a9fc>
   1ab24:	0005883a 	mov	r2,zero
   1ab28:	003ffb06 	br	1ab18 <__alt_data_end+0xf001ab18>

0001ab2c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1ab2c:	defffd04 	addi	sp,sp,-12
   1ab30:	df000215 	stw	fp,8(sp)
   1ab34:	df000204 	addi	fp,sp,8
   1ab38:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1ab3c:	0001883a 	nop
   1ab40:	e0bfff17 	ldw	r2,-4(fp)
   1ab44:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1ab48:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1ab4c:	10000226 	beq	r2,zero,1ab58 <_exit+0x2c>
    ALT_SIM_FAIL();
   1ab50:	002af070 	cmpltui	zero,zero,43969
   1ab54:	00000106 	br	1ab5c <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1ab58:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1ab5c:	003fff06 	br	1ab5c <__alt_data_end+0xf001ab5c>
