DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
(DmPackageRef
library "ece411"
unitName "LC3b_types"
)
]
libraryRefs [
"ieee"
"ece411"
]
)
version "22.1"
appVersion "2005.3 (Build 75)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
<<<<<<< HEAD
suid 5,0
=======
suid 34,0
>>>>>>> dd5d12a... Ifstage outlined
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 88,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
<<<<<<< HEAD
=======
decl (Decl
n "IF_C_In"
t "LC3b_word"
o 1
suid 28,0
)
)
uid 425,0
)
*15 (LogPort
port (LogicalPort
>>>>>>> dd5d12a... Ifstage outlined
m 1
decl (Decl
n "inst"
t "lc3b_word"
<<<<<<< HEAD
o 26
suid 1,0
)
)
uid 76,0
)
*15 (LogPort
=======
o 6
suid 29,0
)
)
uid 427,0
)
*16 (LogPort
>>>>>>> dd5d12a... Ifstage outlined
port (LogicalPort
decl (Decl
n "InstMemIn"
t "lc3b_word"
<<<<<<< HEAD
o 4
suid 2,0
)
)
uid 78,0
)
*16 (LogPort
=======
o 2
suid 30,0
)
)
uid 429,0
)
*17 (LogPort
>>>>>>> dd5d12a... Ifstage outlined
port (LogicalPort
decl (Decl
n "newPC"
t "lc3b_word"
<<<<<<< HEAD
o 27
suid 3,0
)
)
uid 80,0
)
*17 (LogPort
=======
o 4
suid 31,0
)
)
uid 431,0
)
*18 (LogPort
>>>>>>> dd5d12a... Ifstage outlined
port (LogicalPort
m 1
decl (Decl
n "nextPC"
t "lc3b_word"
<<<<<<< HEAD
o 28
suid 4,0
)
)
uid 82,0
)
*18 (LogPort
=======
o 7
suid 32,0
)
)
uid 433,0
)
*19 (LogPort
>>>>>>> dd5d12a... Ifstage outlined
port (LogicalPort
m 1
decl (Decl
n "PCinstAddr"
t "lc3b_word"
<<<<<<< HEAD
o 13
suid 5,0
)
)
uid 84,0
=======
o 5
suid 33,0
)
)
uid 435,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "RESET_L"
t "std_logic"
o 3
suid 34,0
)
)
uid 437,0
>>>>>>> dd5d12a... Ifstage outlined
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 101,0
optionalChildren [
<<<<<<< HEAD
*19 (Sheet
=======
*21 (Sheet
>>>>>>> dd5d12a... Ifstage outlined
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
<<<<<<< HEAD
emptyMRCItem *20 (MRCItem
=======
emptyMRCItem *22 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &1
pos 3
dimension 20
)
uid 103,0
optionalChildren [
<<<<<<< HEAD
*21 (MRCItem
=======
*23 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &2
pos 0
dimension 20
uid 104,0
)
<<<<<<< HEAD
*22 (MRCItem
=======
*24 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &3
pos 1
dimension 23
uid 105,0
)
<<<<<<< HEAD
*23 (MRCItem
=======
*25 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &4
pos 2
hidden 1
dimension 20
uid 106,0
)
<<<<<<< HEAD
*24 (MRCItem
litem &14
pos 0
dimension 20
uid 77,0
)
*25 (MRCItem
litem &15
pos 1
dimension 20
uid 79,0
)
*26 (MRCItem
litem &16
pos 2
dimension 20
uid 81,0
)
*27 (MRCItem
litem &17
pos 3
dimension 20
uid 83,0
)
*28 (MRCItem
litem &18
pos 4
dimension 20
uid 85,0
=======
*26 (MRCItem
litem &14
pos 0
dimension 20
uid 426,0
)
*27 (MRCItem
litem &15
pos 1
dimension 20
uid 428,0
)
*28 (MRCItem
litem &16
pos 2
dimension 20
uid 430,0
)
*29 (MRCItem
litem &17
pos 3
dimension 20
uid 432,0
)
*30 (MRCItem
litem &18
pos 4
dimension 20
uid 434,0
)
*31 (MRCItem
litem &19
pos 5
dimension 20
uid 436,0
)
*32 (MRCItem
litem &20
pos 6
dimension 20
uid 438,0
>>>>>>> dd5d12a... Ifstage outlined
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 107,0
optionalChildren [
<<<<<<< HEAD
*29 (MRCItem
=======
*33 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &5
pos 0
dimension 20
uid 108,0
)
<<<<<<< HEAD
*30 (MRCItem
=======
*34 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &7
pos 1
dimension 50
uid 109,0
)
<<<<<<< HEAD
*31 (MRCItem
=======
*35 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &8
pos 2
dimension 100
uid 110,0
)
<<<<<<< HEAD
*32 (MRCItem
=======
*36 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &9
pos 3
dimension 50
uid 111,0
)
<<<<<<< HEAD
*33 (MRCItem
=======
*37 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &10
pos 4
dimension 100
uid 112,0
)
<<<<<<< HEAD
*34 (MRCItem
=======
*38 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &11
pos 5
dimension 100
uid 113,0
)
<<<<<<< HEAD
*35 (MRCItem
=======
*39 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &12
pos 6
dimension 50
uid 114,0
)
<<<<<<< HEAD
*36 (MRCItem
=======
*40 (MRCItem
>>>>>>> dd5d12a... Ifstage outlined
litem &13
pos 7
dimension 80
uid 115,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 102,0
vaOverrides [
]
)
]
)
active 1
uid 87,0
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
<<<<<<< HEAD
value "/home/martin43/ece411/Ece411MP3/mp3/hdl"
)
(vvPair
variable "HDSDir"
value "/home/martin43/ece411/Ece411MP3/mp3/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/martin43/ece411/Ece411MP3/mp3/hds/@i@f@stage/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/martin43/ece411/Ece411MP3/mp3/hds/@i@f@stage/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/martin43/ece411/Ece411MP3/mp3/hds"
=======
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hdl"
)
(vvPair
variable "HDSDir"
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds/@i@f@stage/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds/@i@f@stage/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds"
>>>>>>> dd5d12a... Ifstage outlined
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
<<<<<<< HEAD
value "/home/martin43/ece411/Ece411MP3/mp3/hds/@i@f@stage"
)
(vvPair
variable "d_logical"
value "/home/martin43/ece411/Ece411MP3/mp3/hds/IFStage"
)
(vvPair
variable "date"
value "10/21/11"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "21"
=======
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds/@i@f@stage"
)
(vvPair
variable "d_logical"
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds/IFStage"
)
(vvPair
variable "date"
value "10/22/11"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "22"
>>>>>>> dd5d12a... Ifstage outlined
)
(vvPair
variable "entity_name"
value "IFStage"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
<<<<<<< HEAD
value "gelib-057-34.ews.illinois.edu"
=======
value "gelib-057-32.ews.illinois.edu"
>>>>>>> dd5d12a... Ifstage outlined
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ece411"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/compile"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "IFStage"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
<<<<<<< HEAD
value "/home/martin43/ece411/Ece411MP3/mp3/hds/@i@f@stage/interface"
)
(vvPair
variable "p_logical"
value "/home/martin43/ece411/Ece411MP3/mp3/hds/IFStage/interface"
=======
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds/@i@f@stage/interface"
)
(vvPair
variable "p_logical"
value "/home/bhatia9/Desktop/mp3_gitfolder/Ece411MP3/mp3/hds/IFStage/interface"
>>>>>>> dd5d12a... Ifstage outlined
)
(vvPair
variable "project_name"
value "ece411_mp3"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
<<<<<<< HEAD
value "18:49:52"
=======
value "17:03:54"
>>>>>>> dd5d12a... Ifstage outlined
)
(vvPair
variable "unit"
value "IFStage"
)
(vvPair
variable "user"
<<<<<<< HEAD
value "martin43"
=======
value "bhatia9"
>>>>>>> dd5d12a... Ifstage outlined
)
(vvPair
variable "version"
value "2005.3 (Build 75)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 86,0
optionalChildren [
<<<<<<< HEAD
*37 (SymbolBody
uid 8,0
optionalChildren [
*38 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
=======
*41 (SymbolBody
uid 8,0
optionalChildren [
*42 (CptPort
uid 390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 391,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 393,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "19550,7000,20450,10500"
st "IF_C_In"
ju 2
blo "20250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 394,0
va (VaSet
font "courier,8,0"
)
xt "44000,1800,60500,2700"
st "IF_C_In    : IN     LC3b_word  ;"
)
thePort (LogicalPort
decl (Decl
n "IF_C_In"
t "LC3b_word"
o 1
suid 28,0
)
)
)
*43 (CptPort
uid 395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
>>>>>>> dd5d12a... Ifstage outlined
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
<<<<<<< HEAD
xt "24000,9625,24750,10375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
font "courier,8,0"
)
xt "21000,9550,23000,10450"
st "inst"
ju 2
blo "23000,10250"
=======
xt "24000,12625,24750,13375"
)
tg (CPTG
uid 397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 398,0
va (VaSet
font "courier,8,0"
)
xt "21000,12550,23000,13450"
st "inst"
ju 2
blo "23000,13250"
>>>>>>> dd5d12a... Ifstage outlined
tm "CptPortNameMgr"
)
)
dt (MLText
<<<<<<< HEAD
uid 55,0
va (VaSet
font "courier,8,0"
)
xt "44000,4500,60500,5400"
=======
uid 399,0
va (VaSet
font "courier,8,0"
)
xt "44000,6300,60500,7200"
>>>>>>> dd5d12a... Ifstage outlined
st "inst       : OUT    lc3b_word  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "inst"
t "lc3b_word"
<<<<<<< HEAD
o 26
suid 1,0
)
)
)
*39 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
=======
o 6
suid 29,0
)
)
)
*44 (CptPort
uid 400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 401,0
>>>>>>> dd5d12a... Ifstage outlined
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
<<<<<<< HEAD
xt "17625,5250,18375,6000"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 59,0
=======
xt "16625,5250,17375,6000"
)
tg (CPTG
uid 402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 403,0
>>>>>>> dd5d12a... Ifstage outlined
ro 270
va (VaSet
font "courier,8,0"
)
<<<<<<< HEAD
xt "17550,7000,18450,11500"
st "InstMemIn"
ju 2
blo "18250,7000"
=======
xt "16550,7000,17450,11500"
st "InstMemIn"
ju 2
blo "17250,7000"
>>>>>>> dd5d12a... Ifstage outlined
tm "CptPortNameMgr"
)
)
dt (MLText
<<<<<<< HEAD
uid 60,0
va (VaSet
font "courier,8,0"
)
xt "44000,1800,60500,2700"
=======
uid 404,0
va (VaSet
font "courier,8,0"
)
xt "44000,2700,60500,3600"
>>>>>>> dd5d12a... Ifstage outlined
st "InstMemIn  : IN     lc3b_word  ;"
)
thePort (LogicalPort
decl (Decl
n "InstMemIn"
t "lc3b_word"
<<<<<<< HEAD
o 4
suid 2,0
)
)
)
*40 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
=======
o 2
suid 30,0
)
)
)
*45 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
>>>>>>> dd5d12a... Ifstage outlined
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,6625,24750,7375"
)
tg (CPTG
<<<<<<< HEAD
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
=======
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
>>>>>>> dd5d12a... Ifstage outlined
va (VaSet
font "courier,8,0"
)
xt "20500,6550,23000,7450"
st "newPC"
ju 2
blo "23000,7250"
tm "CptPortNameMgr"
)
)
dt (MLText
<<<<<<< HEAD
uid 65,0
va (VaSet
font "courier,8,0"
)
xt "44000,2700,60500,3600"
=======
uid 409,0
va (VaSet
font "courier,8,0"
)
xt "44000,4500,60500,5400"
>>>>>>> dd5d12a... Ifstage outlined
st "newPC      : IN     lc3b_word  ;"
)
thePort (LogicalPort
decl (Decl
n "newPC"
t "lc3b_word"
<<<<<<< HEAD
o 27
suid 3,0
)
)
)
*41 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
=======
o 4
suid 31,0
)
)
)
*46 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
>>>>>>> dd5d12a... Ifstage outlined
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
<<<<<<< HEAD
xt "24000,8625,24750,9375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
font "courier,8,0"
)
xt "20000,8550,23000,9450"
st "nextPC"
ju 2
blo "23000,9250"
=======
xt "24000,9625,24750,10375"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
font "courier,8,0"
)
xt "20000,9550,23000,10450"
st "nextPC"
ju 2
blo "23000,10250"
>>>>>>> dd5d12a... Ifstage outlined
tm "CptPortNameMgr"
)
)
dt (MLText
<<<<<<< HEAD
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "44000,5400,59500,6300"
=======
uid 414,0
va (VaSet
font "courier,8,0"
)
xt "44000,7200,59500,8100"
>>>>>>> dd5d12a... Ifstage outlined
st "nextPC     : OUT    lc3b_word "
)
thePort (LogicalPort
m 1
decl (Decl
n "nextPC"
t "lc3b_word"
<<<<<<< HEAD
o 28
suid 4,0
)
)
)
*42 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
=======
o 7
suid 32,0
)
)
)
*47 (CptPort
uid 415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 416,0
>>>>>>> dd5d12a... Ifstage outlined
va (VaSet
vasetType 1
fg "0,65535,0"
)
<<<<<<< HEAD
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 74,0
=======
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 417,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 418,0
>>>>>>> dd5d12a... Ifstage outlined
ro 270
va (VaSet
font "courier,8,0"
)
<<<<<<< HEAD
xt "19550,7000,20450,12500"
st "PCinstAddr"
ju 2
blo "20250,7000"
=======
xt "22550,7000,23450,12500"
st "PCinstAddr"
ju 2
blo "23250,7000"
>>>>>>> dd5d12a... Ifstage outlined
tm "CptPortNameMgr"
)
)
dt (MLText
<<<<<<< HEAD
uid 75,0
va (VaSet
font "courier,8,0"
)
xt "44000,3600,60500,4500"
=======
uid 419,0
va (VaSet
font "courier,8,0"
)
xt "44000,5400,60500,6300"
>>>>>>> dd5d12a... Ifstage outlined
st "PCinstAddr : OUT    lc3b_word  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "PCinstAddr"
t "lc3b_word"
<<<<<<< HEAD
o 13
suid 5,0
=======
o 5
suid 33,0
)
)
)
*48 (CptPort
uid 420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 421,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,16000,19375,16750"
)
tg (CPTG
uid 422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 423,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "18550,11500,19450,15000"
st "RESET_L"
blo "19250,15000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 424,0
va (VaSet
font "courier,8,0"
)
xt "44000,3600,60500,4500"
st "RESET_L    : IN     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RESET_L"
t "std_logic"
o 3
suid 34,0
>>>>>>> dd5d12a... Ifstage outlined
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,24000,16000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "17750,10100,20750,11000"
st "ece411"
blo "17750,10800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "17750,11000,21250,11900"
st "IFStage"
blo "17750,11700"
)
)
<<<<<<< HEAD
gi *43 (GenericInterface
=======
gi *49 (GenericInterface
>>>>>>> dd5d12a... Ifstage outlined
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
<<<<<<< HEAD
xt "-7500,7000,3000,7900"
=======
xt "-8500,7000,2000,7900"
>>>>>>> dd5d12a... Ifstage outlined
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
<<<<<<< HEAD
*44 (Grouping
uid 16,0
optionalChildren [
*45 (CommentText
=======
*50 (Grouping
uid 16,0
optionalChildren [
*51 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
<<<<<<< HEAD
xt "32200,50050,45700,50950"
=======
xt "32200,50050,45200,50950"
>>>>>>> dd5d12a... Ifstage outlined
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*46 (CommentText
=======
*52 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,46050,53200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*47 (CommentText
=======
*53 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,48050,45700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*48 (CommentText
=======
*54 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,48050,31200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*49 (CommentText
=======
*55 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,47200,60200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*50 (CommentText
=======
*56 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "53200,46050,58700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*51 (CommentText
=======
*57 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,43000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*52 (CommentText
=======
*58 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,49050,30700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*53 (CommentText
=======
*59 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,50050,31700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
<<<<<<< HEAD
*54 (CommentText
=======
*60 (CommentText
>>>>>>> dd5d12a... Ifstage outlined
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,49050,44700,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
<<<<<<< HEAD
packageList *55 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
=======
packageList *61 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
>>>>>>> dd5d12a... Ifstage outlined
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
<<<<<<< HEAD
*57 (MLText
=======
*63 (MLText
>>>>>>> dd5d12a... Ifstage outlined
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "0,900,14500,6300"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;"
tm "PackageList"
)
]
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "ece411"
entityName "Pipeline"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "24750,15100,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "24750,16000,27750,16900"
st "<cell>"
blo "24750,16700"
)
)
<<<<<<< HEAD
gi *58 (GenericInterface
=======
gi *64 (GenericInterface
>>>>>>> dd5d12a... Ifstage outlined
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
<<<<<<< HEAD
DeclarativeBlock *59 (SymDeclBlock
=======
DeclarativeBlock *65 (SymDeclBlock
>>>>>>> dd5d12a... Ifstage outlined
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "42000,0,48500,900"
st "Declarations"
blo "42000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "42000,900,45000,1800"
st "Ports:"
blo "42000,1600"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
<<<<<<< HEAD
xt "42000,6300,44500,7200"
st "User:"
blo "42000,7000"
=======
xt "42000,8100,44500,9000"
st "User:"
blo "42000,8800"
>>>>>>> dd5d12a... Ifstage outlined
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "42000,0,49500,900"
st "Internal User:"
blo "42000,700"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
<<<<<<< HEAD
xt "44000,7200,44000,7200"
=======
xt "44000,9000,44000,9000"
>>>>>>> dd5d12a... Ifstage outlined
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
<<<<<<< HEAD
lastUid 115,0
=======
lastUid 486,0
>>>>>>> dd5d12a... Ifstage outlined
)
