

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Feb 13 19:27:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                     Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                       Type                      |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------------+
    |      187|      187|  0.935 us|  0.935 us|  164|  164|  loop auto-rewind stp (delay=64 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      185|      185|        87|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 1
  Pipeline-0 : II = 1, D = 87, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 90 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 91 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 92 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%reg8 = alloca i32 1"   --->   Operation 93 'alloca' 'reg8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%n10 = alloca i32 1"   --->   Operation 94 'alloca' 'n10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 95 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 96 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 97 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 98 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 99 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:5]   --->   Operation 100 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:5]   --->   Operation 101 'specinterface' 'specinterface_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_7" [fir.cpp:9]   --->   Operation 107 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_6" [fir.cpp:9]   --->   Operation 108 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_5" [fir.cpp:9]   --->   Operation 109 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_4" [fir.cpp:9]   --->   Operation 110 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_3" [fir.cpp:9]   --->   Operation 111 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %n10"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reg8"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_2" [fir.cpp:9]   --->   Operation 114 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg_1" [fir.cpp:9]   --->   Operation 115 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 0, i32 %reg" [fir.cpp:9]   --->   Operation 116 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln12 = br void %shift_loop.split" [fir.cpp:12]   --->   Operation 117 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%n10_load = load i7 %n10" [fir.cpp:12]   --->   Operation 118 'load' 'n10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%reg_16 = load i32 %reg_7" [fir.cpp:22]   --->   Operation 119 'load' 'reg_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.07ns)   --->   "%in_r_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_r" [fir.cpp:18]   --->   Operation 120 'read' 'in_r_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%reg_17 = bitcast i32 %in_r_read" [fir.cpp:18]   --->   Operation 121 'bitcast' 'reg_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [5/5] (3.17ns)   --->   "%mul = fmul i32 %reg_17, i32 0.5" [fir.cpp:22]   --->   Operation 122 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.77ns)   --->   "%n = add i7 %n10_load, i7 1" [fir.cpp:12]   --->   Operation 123 'add' 'n' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.77ns)   --->   "%icmp_ln12 = icmp_eq  i7 %n10_load, i7 99" [fir.cpp:12]   --->   Operation 124 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_17, i32 %reg_7" [fir.cpp:9]   --->   Operation 125 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln12 = store i7 %n, i7 %n10" [fir.cpp:12]   --->   Operation 126 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %shift_loop.split, void %for.end25" [fir.cpp:12]   --->   Operation 127 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 128 [4/5] (3.17ns)   --->   "%mul = fmul i32 %reg_17, i32 0.5" [fir.cpp:22]   --->   Operation 128 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 129 [3/5] (3.17ns)   --->   "%mul = fmul i32 %reg_17, i32 0.5" [fir.cpp:22]   --->   Operation 129 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 130 [2/5] (3.17ns)   --->   "%mul = fmul i32 %reg_17, i32 0.5" [fir.cpp:22]   --->   Operation 130 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 131 [1/5] (3.17ns)   --->   "%mul = fmul i32 %reg_17, i32 0.5" [fir.cpp:22]   --->   Operation 131 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 132 [8/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 132 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 133 [7/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 133 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 134 [6/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 134 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%reg_15 = load i32 %reg_3" [fir.cpp:22]   --->   Operation 135 'load' 'reg_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [5/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 136 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [5/5] (3.17ns)   --->   "%mul_1 = fmul i32 %reg_16, i32 -0.4" [fir.cpp:22]   --->   Operation 137 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_16, i32 %reg_3" [fir.cpp:9]   --->   Operation 138 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 139 [4/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 139 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [4/5] (3.17ns)   --->   "%mul_1 = fmul i32 %reg_16, i32 -0.4" [fir.cpp:22]   --->   Operation 140 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 141 [3/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 141 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [3/5] (3.17ns)   --->   "%mul_1 = fmul i32 %reg_16, i32 -0.4" [fir.cpp:22]   --->   Operation 142 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 143 [2/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 143 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [2/5] (3.17ns)   --->   "%mul_1 = fmul i32 %reg_16, i32 -0.4" [fir.cpp:22]   --->   Operation 144 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 145 [1/8] (3.45ns)   --->   "%y = fadd i32 %mul, i32 0" [fir.cpp:22]   --->   Operation 145 'fadd' 'y' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/5] (3.17ns)   --->   "%mul_1 = fmul i32 %reg_16, i32 -0.4" [fir.cpp:22]   --->   Operation 146 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 147 [8/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 147 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 148 [7/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 148 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 149 [6/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 149 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%reg_14 = load i32 %reg" [fir.cpp:9]   --->   Operation 150 'load' 'reg_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [5/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 151 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [5/5] (3.17ns)   --->   "%mul_2 = fmul i32 %reg_15, i32 0.3" [fir.cpp:22]   --->   Operation 152 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_15, i32 %reg" [fir.cpp:9]   --->   Operation 153 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 154 [4/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 154 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [4/5] (3.17ns)   --->   "%mul_2 = fmul i32 %reg_15, i32 0.3" [fir.cpp:22]   --->   Operation 155 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 156 [3/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 156 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [3/5] (3.17ns)   --->   "%mul_2 = fmul i32 %reg_15, i32 0.3" [fir.cpp:22]   --->   Operation 157 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 158 [2/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 158 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [2/5] (3.17ns)   --->   "%mul_2 = fmul i32 %reg_15, i32 0.3" [fir.cpp:22]   --->   Operation 159 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 160 [1/8] (3.45ns)   --->   "%y_1 = fadd i32 %y, i32 %mul_1" [fir.cpp:22]   --->   Operation 160 'fadd' 'y_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/5] (3.17ns)   --->   "%mul_2 = fmul i32 %reg_15, i32 0.3" [fir.cpp:22]   --->   Operation 161 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 162 [8/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 162 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 163 [7/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 163 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 164 [6/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 164 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 165 [5/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 165 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [5/5] (3.17ns)   --->   "%mul_3 = fmul i32 %reg_14, i32 -0.2" [fir.cpp:22]   --->   Operation 166 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.45>
ST_26 : Operation 167 [4/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 167 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [4/5] (3.17ns)   --->   "%mul_3 = fmul i32 %reg_14, i32 -0.2" [fir.cpp:22]   --->   Operation 168 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.45>
ST_27 : Operation 169 [3/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 169 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [3/5] (3.17ns)   --->   "%mul_3 = fmul i32 %reg_14, i32 -0.2" [fir.cpp:22]   --->   Operation 170 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.45>
ST_28 : Operation 171 [2/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 171 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [2/5] (3.17ns)   --->   "%mul_3 = fmul i32 %reg_14, i32 -0.2" [fir.cpp:22]   --->   Operation 172 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.45>
ST_29 : Operation 173 [1/8] (3.45ns)   --->   "%y_2 = fadd i32 %y_1, i32 %mul_2" [fir.cpp:22]   --->   Operation 173 'fadd' 'y_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/5] (3.17ns)   --->   "%mul_3 = fmul i32 %reg_14, i32 -0.2" [fir.cpp:22]   --->   Operation 174 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.45>
ST_30 : Operation 175 [8/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 175 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.45>
ST_31 : Operation 176 [7/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 176 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.45>
ST_32 : Operation 177 [6/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 177 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.45>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%reg_12 = load i32 %reg_1" [fir.cpp:9]   --->   Operation 178 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%reg_13 = load i32 %reg_4" [fir.cpp:22]   --->   Operation 179 'load' 'reg_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 180 [5/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 180 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 181 [5/5] (3.17ns)   --->   "%mul_4 = fmul i32 %reg_13, i32 0.05" [fir.cpp:22]   --->   Operation 181 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_14, i32 %reg_4" [fir.cpp:9]   --->   Operation 182 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_33 : Operation 183 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_13, i32 %reg_1" [fir.cpp:9]   --->   Operation 183 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 34 <SV = 33> <Delay = 3.45>
ST_34 : Operation 184 [4/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 184 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 185 [4/5] (3.17ns)   --->   "%mul_4 = fmul i32 %reg_13, i32 0.05" [fir.cpp:22]   --->   Operation 185 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.45>
ST_35 : Operation 186 [3/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 186 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 187 [3/5] (3.17ns)   --->   "%mul_4 = fmul i32 %reg_13, i32 0.05" [fir.cpp:22]   --->   Operation 187 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.45>
ST_36 : Operation 188 [2/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 188 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 189 [2/5] (3.17ns)   --->   "%mul_4 = fmul i32 %reg_13, i32 0.05" [fir.cpp:22]   --->   Operation 189 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.45>
ST_37 : Operation 190 [1/8] (3.45ns)   --->   "%y_3 = fadd i32 %y_2, i32 %mul_3" [fir.cpp:22]   --->   Operation 190 'fadd' 'y_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 191 [1/5] (3.17ns)   --->   "%mul_4 = fmul i32 %reg_13, i32 0.05" [fir.cpp:22]   --->   Operation 191 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.45>
ST_38 : Operation 192 [8/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 192 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.45>
ST_39 : Operation 193 [7/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 193 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.45>
ST_40 : Operation 194 [6/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 194 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.45>
ST_41 : Operation 195 [5/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 195 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 196 [5/5] (3.17ns)   --->   "%mul_5 = fmul i32 %reg_12, i32 0.3" [fir.cpp:22]   --->   Operation 196 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.45>
ST_42 : Operation 197 [4/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 197 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 198 [4/5] (3.17ns)   --->   "%mul_5 = fmul i32 %reg_12, i32 0.3" [fir.cpp:22]   --->   Operation 198 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.45>
ST_43 : Operation 199 [3/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 199 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 200 [3/5] (3.17ns)   --->   "%mul_5 = fmul i32 %reg_12, i32 0.3" [fir.cpp:22]   --->   Operation 200 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.45>
ST_44 : Operation 201 [2/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 201 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 202 [2/5] (3.17ns)   --->   "%mul_5 = fmul i32 %reg_12, i32 0.3" [fir.cpp:22]   --->   Operation 202 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.45>
ST_45 : Operation 203 [1/8] (3.45ns)   --->   "%y_4 = fadd i32 %y_3, i32 %mul_4" [fir.cpp:22]   --->   Operation 203 'fadd' 'y_4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 204 [1/5] (3.17ns)   --->   "%mul_5 = fmul i32 %reg_12, i32 0.3" [fir.cpp:22]   --->   Operation 204 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.45>
ST_46 : Operation 205 [8/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 205 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.45>
ST_47 : Operation 206 [7/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 206 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.45>
ST_48 : Operation 207 [6/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 207 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.45>
ST_49 : Operation 208 [1/1] (0.00ns)   --->   "%reg_10 = load i32 %reg_2" [fir.cpp:9]   --->   Operation 208 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 209 [1/1] (0.00ns)   --->   "%reg_11 = load i32 %reg_5" [fir.cpp:22]   --->   Operation 209 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 210 [5/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 210 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 211 [5/5] (3.17ns)   --->   "%mul_6 = fmul i32 %reg_11, i32 -0.3" [fir.cpp:22]   --->   Operation 211 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_12, i32 %reg_5" [fir.cpp:9]   --->   Operation 212 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_49 : Operation 213 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_11, i32 %reg_2" [fir.cpp:9]   --->   Operation 213 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 50 <SV = 49> <Delay = 3.45>
ST_50 : Operation 214 [4/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 214 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 215 [4/5] (3.17ns)   --->   "%mul_6 = fmul i32 %reg_11, i32 -0.3" [fir.cpp:22]   --->   Operation 215 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.45>
ST_51 : Operation 216 [3/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 216 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 217 [3/5] (3.17ns)   --->   "%mul_6 = fmul i32 %reg_11, i32 -0.3" [fir.cpp:22]   --->   Operation 217 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.45>
ST_52 : Operation 218 [2/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 218 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 219 [2/5] (3.17ns)   --->   "%mul_6 = fmul i32 %reg_11, i32 -0.3" [fir.cpp:22]   --->   Operation 219 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.45>
ST_53 : Operation 220 [1/8] (3.45ns)   --->   "%y_5 = fadd i32 %y_4, i32 %mul_5" [fir.cpp:22]   --->   Operation 220 'fadd' 'y_5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 221 [1/5] (3.17ns)   --->   "%mul_6 = fmul i32 %reg_11, i32 -0.3" [fir.cpp:22]   --->   Operation 221 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.45>
ST_54 : Operation 222 [8/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 222 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.45>
ST_55 : Operation 223 [7/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 223 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.45>
ST_56 : Operation 224 [6/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 224 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.45>
ST_57 : Operation 225 [5/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 225 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 226 [5/5] (3.17ns)   --->   "%mul_7 = fmul i32 %reg_10, i32 0.2" [fir.cpp:22]   --->   Operation 226 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.45>
ST_58 : Operation 227 [4/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 227 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 228 [4/5] (3.17ns)   --->   "%mul_7 = fmul i32 %reg_10, i32 0.2" [fir.cpp:22]   --->   Operation 228 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.45>
ST_59 : Operation 229 [3/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 229 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 230 [3/5] (3.17ns)   --->   "%mul_7 = fmul i32 %reg_10, i32 0.2" [fir.cpp:22]   --->   Operation 230 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.45>
ST_60 : Operation 231 [2/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 231 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 232 [2/5] (3.17ns)   --->   "%mul_7 = fmul i32 %reg_10, i32 0.2" [fir.cpp:22]   --->   Operation 232 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.45>
ST_61 : Operation 233 [1/8] (3.45ns)   --->   "%y_6 = fadd i32 %y_5, i32 %mul_6" [fir.cpp:22]   --->   Operation 233 'fadd' 'y_6' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 234 [1/5] (3.17ns)   --->   "%mul_7 = fmul i32 %reg_10, i32 0.2" [fir.cpp:22]   --->   Operation 234 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.45>
ST_62 : Operation 235 [8/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 235 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.45>
ST_63 : Operation 236 [7/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 236 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.45>
ST_64 : Operation 237 [6/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 237 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.45>
ST_65 : Operation 238 [1/1] (0.00ns)   --->   "%reg8_load = load i32 %reg8" [fir.cpp:22]   --->   Operation 238 'load' 'reg8_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 239 [1/1] (0.00ns)   --->   "%reg_8 = load i32 %reg_6" [fir.cpp:22]   --->   Operation 239 'load' 'reg_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 240 [5/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 240 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 241 [5/5] (3.17ns)   --->   "%mul_8 = fmul i32 %reg_8, i32 0.1" [fir.cpp:22]   --->   Operation 241 'fmul' 'mul_8' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 242 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_10, i32 %reg_6" [fir.cpp:9]   --->   Operation 242 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_65 : Operation 243 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %reg_8, i32 %reg8" [fir.cpp:22]   --->   Operation 243 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>

State 66 <SV = 65> <Delay = 3.45>
ST_66 : Operation 244 [4/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 244 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 245 [4/5] (3.17ns)   --->   "%mul_8 = fmul i32 %reg_8, i32 0.1" [fir.cpp:22]   --->   Operation 245 'fmul' 'mul_8' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.45>
ST_67 : Operation 246 [3/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 246 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 247 [3/5] (3.17ns)   --->   "%mul_8 = fmul i32 %reg_8, i32 0.1" [fir.cpp:22]   --->   Operation 247 'fmul' 'mul_8' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.45>
ST_68 : Operation 248 [2/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 248 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 249 [2/5] (3.17ns)   --->   "%mul_8 = fmul i32 %reg_8, i32 0.1" [fir.cpp:22]   --->   Operation 249 'fmul' 'mul_8' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.45>
ST_69 : Operation 250 [1/8] (3.45ns)   --->   "%y_7 = fadd i32 %y_6, i32 %mul_7" [fir.cpp:22]   --->   Operation 250 'fadd' 'y_7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 251 [1/5] (3.17ns)   --->   "%mul_8 = fmul i32 %reg_8, i32 0.1" [fir.cpp:22]   --->   Operation 251 'fmul' 'mul_8' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.45>
ST_70 : Operation 252 [8/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 252 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.45>
ST_71 : Operation 253 [7/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 253 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.45>
ST_72 : Operation 254 [6/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 254 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.45>
ST_73 : Operation 255 [5/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 255 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 256 [5/5] (3.17ns)   --->   "%mul_9 = fmul i32 %reg8_load, i32 -0.1" [fir.cpp:22]   --->   Operation 256 'fmul' 'mul_9' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.45>
ST_74 : Operation 257 [4/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 257 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 258 [4/5] (3.17ns)   --->   "%mul_9 = fmul i32 %reg8_load, i32 -0.1" [fir.cpp:22]   --->   Operation 258 'fmul' 'mul_9' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.45>
ST_75 : Operation 259 [3/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 259 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 260 [3/5] (3.17ns)   --->   "%mul_9 = fmul i32 %reg8_load, i32 -0.1" [fir.cpp:22]   --->   Operation 260 'fmul' 'mul_9' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.45>
ST_76 : Operation 261 [2/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 261 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 262 [2/5] (3.17ns)   --->   "%mul_9 = fmul i32 %reg8_load, i32 -0.1" [fir.cpp:22]   --->   Operation 262 'fmul' 'mul_9' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.45>
ST_77 : Operation 263 [1/8] (3.45ns)   --->   "%y_8 = fadd i32 %y_7, i32 %mul_8" [fir.cpp:22]   --->   Operation 263 'fadd' 'y_8' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 264 [1/5] (3.17ns)   --->   "%mul_9 = fmul i32 %reg8_load, i32 -0.1" [fir.cpp:22]   --->   Operation 264 'fmul' 'mul_9' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.45>
ST_78 : Operation 265 [8/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 265 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.45>
ST_79 : Operation 266 [7/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 266 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.45>
ST_80 : Operation 267 [6/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 267 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.45>
ST_81 : Operation 268 [5/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 268 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.45>
ST_82 : Operation 269 [4/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 269 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.45>
ST_83 : Operation 270 [3/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 270 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.45>
ST_84 : Operation 271 [2/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 271 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.45>
ST_85 : Operation 272 [1/8] (3.45ns)   --->   "%y_9 = fadd i32 %y_8, i32 %mul_9" [fir.cpp:22]   --->   Operation 272 'fadd' 'y_9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 0.49>
ST_86 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %y_9" [fir.cpp:26]   --->   Operation 273 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 274 [2/2] (0.49ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_r, i32 %bitcast_ln26" [fir.cpp:26]   --->   Operation 274 'write' 'write_ln26' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>

State 87 <SV = 86> <Delay = 0.49>
ST_87 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [fir.cpp:12]   --->   Operation 275 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 276 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [fir.cpp:12]   --->   Operation 276 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fir.cpp:12]   --->   Operation 277 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 278 [1/2] (0.49ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_r, i32 %bitcast_ln26" [fir.cpp:26]   --->   Operation 278 'write' 'write_ln26' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 279 [1/1] (0.42ns)   --->   "%ret_ln28 = ret" [fir.cpp:28]   --->   Operation 279 'ret' 'ret_ln28' <Predicate = (icmp_ln12)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.255ns
The critical path consists of the following:
	axis read operation ('in_r_read', fir.cpp:18) on port 'in_r' (fir.cpp:18) [45]  (0.079 ns)
	'fmul' operation 32 bit ('mul', fir.cpp:22) [47]  (3.176 ns)

 <State 2>: 3.176ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', fir.cpp:22) [47]  (3.176 ns)

 <State 3>: 3.176ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', fir.cpp:22) [47]  (3.176 ns)

 <State 4>: 3.176ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', fir.cpp:22) [47]  (3.176 ns)

 <State 5>: 3.176ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', fir.cpp:22) [47]  (3.176 ns)

 <State 6>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 7>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 8>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 9>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 10>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 11>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 12>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 13>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [48]  (3.454 ns)

 <State 14>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 15>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 16>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 17>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 18>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 19>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 20>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 21>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [50]  (3.454 ns)

 <State 22>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 23>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 24>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 25>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 26>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 27>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 28>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 29>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [52]  (3.454 ns)

 <State 30>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 31>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 32>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 33>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 34>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 35>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 36>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 37>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [54]  (3.454 ns)

 <State 38>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 39>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 40>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 41>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 42>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 43>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 44>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 45>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [56]  (3.454 ns)

 <State 46>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 47>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 48>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 49>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 50>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 51>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 52>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 53>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [58]  (3.454 ns)

 <State 54>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 55>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 56>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 57>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 58>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 59>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 60>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 61>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [60]  (3.454 ns)

 <State 62>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 63>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 64>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 65>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 66>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 67>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 68>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 69>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [62]  (3.454 ns)

 <State 70>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 71>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 72>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 73>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 74>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 75>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 76>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 77>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [64]  (3.454 ns)

 <State 78>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 79>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 80>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 81>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 82>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 83>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 84>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 85>: 3.454ns
The critical path consists of the following:
	'fadd' operation 32 bit ('y', fir.cpp:22) [66]  (3.454 ns)

 <State 86>: 0.497ns
The critical path consists of the following:
	axis write operation ('write_ln26', fir.cpp:26) on port 'out_r' (fir.cpp:26) [68]  (0.497 ns)

 <State 87>: 0.497ns
The critical path consists of the following:
	axis write operation ('write_ln26', fir.cpp:26) on port 'out_r' (fir.cpp:26) [68]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
