{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1730656373127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1730656373127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:22:52 2024 " "Processing started: Sun Nov 03 21:22:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1730656373127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1730656373127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSSD -c MSSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSSD -c MSSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1730656373127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1730656373486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD " "Found entity 1: SSD" {  } { { "../digital-systems-lab-02/ssd.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/ssd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/port_num_shr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/port_num_shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PortNumShr " "Found entity 1: PortNumShr" {  } { { "../digital-systems-lab-02/port_num_shr.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/port_num_shr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/port_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/port_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 PortCnt " "Found entity 1: PortCnt" {  } { { "../digital-systems-lab-02/port_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/port_cnt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/one_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/one_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePulser " "Found entity 1: OnePulser" {  } { { "../digital-systems-lab-02/one_pulser.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/one_pulser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/mssd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/mssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSSD " "Found entity 1: MSSD" {  } { { "../digital-systems-lab-02/mssd.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/mssd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Found entity 1: Demux" {  } { { "../digital-systems-lab-02/demux.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/demux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../digital-systems-lab-02/datapath.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/data_trans_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/data_trans_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataTransCnt " "Found entity 1: DataTransCnt" {  } { { "../digital-systems-lab-02/data_trans_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_trans_cnt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/data_num_shr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/data_num_shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataNumShr " "Found entity 1: DataNumShr" {  } { { "../digital-systems-lab-02/data_num_shr.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_num_shr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/data_num_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/data_num_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataNumCnt " "Found entity 1: DataNumCnt" {  } { { "../digital-systems-lab-02/data_num_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_num_cnt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 8/desktop/digital-systems-lab-02/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 8/desktop/digital-systems-lab-02/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../digital-systems-lab-02/controller.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1730656373579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1730656373579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSSD " "Elaborating entity \"MSSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1730656373611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:datapath " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:datapath\"" {  } { { "../digital-systems-lab-02/mssd.v" "datapath" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/mssd.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortNumShr DataPath:datapath\|PortNumShr:shrPort " "Elaborating entity \"PortNumShr\" for hierarchy \"DataPath:datapath\|PortNumShr:shrPort\"" {  } { { "../digital-systems-lab-02/datapath.v" "shrPort" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux DataPath:datapath\|Demux:demux " "Elaborating entity \"Demux\" for hierarchy \"DataPath:datapath\|Demux:demux\"" {  } { { "../digital-systems-lab-02/datapath.v" "demux" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortCnt DataPath:datapath\|PortCnt:cntPort " "Elaborating entity \"PortCnt\" for hierarchy \"DataPath:datapath\|PortCnt:cntPort\"" {  } { { "../digital-systems-lab-02/datapath.v" "cntPort" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 port_cnt.v(7) " "Verilog HDL assignment warning at port_cnt.v(7): truncated value with size 32 to match size of target (1)" {  } { { "../digital-systems-lab-02/port_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/port_cnt.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1730656373642 "|MSSD|DataPath:datapath|PortCnt:cntPort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 port_cnt.v(13) " "Verilog HDL assignment warning at port_cnt.v(13): truncated value with size 32 to match size of target (2)" {  } { { "../digital-systems-lab-02/port_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/port_cnt.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1730656373642 "|MSSD|DataPath:datapath|PortCnt:cntPort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataNumCnt DataPath:datapath\|DataNumCnt:cntDataNum " "Elaborating entity \"DataNumCnt\" for hierarchy \"DataPath:datapath\|DataNumCnt:cntDataNum\"" {  } { { "../digital-systems-lab-02/datapath.v" "cntDataNum" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_num_cnt.v(7) " "Verilog HDL assignment warning at data_num_cnt.v(7): truncated value with size 32 to match size of target (1)" {  } { { "../digital-systems-lab-02/data_num_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_num_cnt.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1730656373642 "|MSSD|DataPath:datapath|DataNumCnt:cntDataNum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 data_num_cnt.v(13) " "Verilog HDL assignment warning at data_num_cnt.v(13): truncated value with size 32 to match size of target (3)" {  } { { "../digital-systems-lab-02/data_num_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_num_cnt.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1730656373642 "|MSSD|DataPath:datapath|DataNumCnt:cntDataNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataNumShr DataPath:datapath\|DataNumShr:shrDataNum " "Elaborating entity \"DataNumShr\" for hierarchy \"DataPath:datapath\|DataNumShr:shrDataNum\"" {  } { { "../digital-systems-lab-02/datapath.v" "shrDataNum" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataTransCnt DataPath:datapath\|DataTransCnt:cntDataTrans " "Elaborating entity \"DataTransCnt\" for hierarchy \"DataPath:datapath\|DataTransCnt:cntDataTrans\"" {  } { { "../digital-systems-lab-02/datapath.v" "cntDataTrans" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_trans_cnt.v(9) " "Verilog HDL assignment warning at data_trans_cnt.v(9): truncated value with size 32 to match size of target (1)" {  } { { "../digital-systems-lab-02/data_trans_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_trans_cnt.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1730656373642 "|MSSD|DataPath:datapath|DataTransCnt:cntDataTrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_trans_cnt.v(17) " "Verilog HDL assignment warning at data_trans_cnt.v(17): truncated value with size 32 to match size of target (5)" {  } { { "../digital-systems-lab-02/data_trans_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_trans_cnt.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1730656373642 "|MSSD|DataPath:datapath|DataTransCnt:cntDataTrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD DataPath:datapath\|SSD:ssd " "Elaborating entity \"SSD\" for hierarchy \"DataPath:datapath\|SSD:ssd\"" {  } { { "../digital-systems-lab-02/datapath.v" "ssd" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "../digital-systems-lab-02/mssd.v" "controller" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/mssd.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnePulser OnePulser:onepulser " "Elaborating entity \"OnePulser\" for hierarchy \"OnePulser:onepulser\"" {  } { { "../digital-systems-lab-02/mssd.v" "onepulser" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/mssd.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1730656373642 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../digital-systems-lab-02/data_trans_cnt.v" "" { Text "C:/Users/DLD lab 8/Desktop/digital-systems-lab-02/data_trans_cnt.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1730656374281 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1730656374281 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1730656374437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1730656374562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1730656374562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1730656374593 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1730656374593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1730656374593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1730656374593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1730656374625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:22:54 2024 " "Processing ended: Sun Nov 03 21:22:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1730656374625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1730656374625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1730656374625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1730656374625 ""}
