Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97303e21a8a44a71b56ee82afcd926d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_user_behav xil_defaultlib.uart_user -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture logic of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_user
Built simulation snapshot uart_user_behav
