<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="3000000fs"></ZoomEndTime>
      <Cursor1Time time="1320000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="249"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="77" />
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/instr_addr_bus" type="array">
      <obj_property name="ElementShortName">instr_addr_bus[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr_bus[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/addr_bus" type="array">
      <obj_property name="ElementShortName">addr_bus[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_bus[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/instr_bus" type="array">
      <obj_property name="ElementShortName">instr_bus[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_bus[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/data_bus_out" type="array">
      <obj_property name="ElementShortName">data_bus_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_bus_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/data_bus_in" type="array">
      <obj_property name="ElementShortName">data_bus_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_bus_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/size_bus" type="array">
      <obj_property name="ElementShortName">size_bus[1:0]</obj_property>
      <obj_property name="ObjectShortName">size_bus[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/r_w" type="logic">
      <obj_property name="ElementShortName">r_w</obj_property>
      <obj_property name="ObjectShortName">r_w</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/execute" type="logic">
      <obj_property name="ElementShortName">execute</obj_property>
      <obj_property name="ObjectShortName">execute</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/bus_cntrl_ready" type="logic">
      <obj_property name="ElementShortName">bus_cntrl_ready</obj_property>
      <obj_property name="ObjectShortName">bus_cntrl_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/fet_instr_bus_out" type="array">
      <obj_property name="ElementShortName">fet_instr_bus_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">fet_instr_bus_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/fet_pc_out" type="array">
      <obj_property name="ElementShortName">fet_pc_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">fet_pc_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_data_bus_in" type="array">
      <obj_property name="ElementShortName">dec_data_bus_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">dec_data_bus_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_instr_bus_in" type="array">
      <obj_property name="ElementShortName">dec_instr_bus_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">dec_instr_bus_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_data_1_out" type="array">
      <obj_property name="ElementShortName">dec_reg_data_1_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">dec_reg_data_1_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_data_2_out" type="array">
      <obj_property name="ElementShortName">dec_reg_data_2_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">dec_reg_data_2_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_mem_data_out" type="array">
      <obj_property name="ElementShortName">dec_reg_mem_data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">dec_reg_mem_data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_imm_field_out" type="array">
      <obj_property name="ElementShortName">dec_imm_field_out[19:0]</obj_property>
      <obj_property name="ObjectShortName">dec_imm_field_out[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_wr_addr_out" type="array">
      <obj_property name="ElementShortName">dec_reg_wr_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">dec_reg_wr_addr_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_addr_1" type="array">
      <obj_property name="ElementShortName">dec_reg_addr_1[4:0]</obj_property>
      <obj_property name="ObjectShortName">dec_reg_addr_1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_addr_2" type="array">
      <obj_property name="ElementShortName">dec_reg_addr_2[4:0]</obj_property>
      <obj_property name="ObjectShortName">dec_reg_addr_2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_1_used" type="logic">
      <obj_property name="ElementShortName">dec_reg_1_used</obj_property>
      <obj_property name="ObjectShortName">dec_reg_1_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_2_used" type="logic">
      <obj_property name="ElementShortName">dec_reg_2_used</obj_property>
      <obj_property name="ObjectShortName">dec_reg_2_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_alu_op_out" type="array">
      <obj_property name="ElementShortName">dec_alu_op_out[3:0]</obj_property>
      <obj_property name="ObjectShortName">dec_alu_op_out[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_branch_condition_out" type="array">
      <obj_property name="ElementShortName">dec_branch_condition_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">dec_branch_condition_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_prog_flow_cntrl_out" type="array">
      <obj_property name="ElementShortName">dec_prog_flow_cntrl_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">dec_prog_flow_cntrl_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_mem_data_size_out" type="array">
      <obj_property name="ElementShortName">dec_mem_data_size_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">dec_mem_data_size_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_mem_wr_cntrl" type="logic">
      <obj_property name="ElementShortName">dec_mem_wr_cntrl</obj_property>
      <obj_property name="ObjectShortName">dec_mem_wr_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_mem_rd_cntrl" type="logic">
      <obj_property name="ElementShortName">dec_mem_rd_cntrl</obj_property>
      <obj_property name="ObjectShortName">dec_mem_rd_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_reg_wr_en_out" type="logic">
      <obj_property name="ElementShortName">dec_reg_wr_en_out</obj_property>
      <obj_property name="ObjectShortName">dec_reg_wr_en_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_sel_immediate_out" type="logic">
      <obj_property name="ElementShortName">dec_sel_immediate_out</obj_property>
      <obj_property name="ObjectShortName">dec_sel_immediate_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_em_forward_1" type="logic">
      <obj_property name="ElementShortName">dec_em_forward_1</obj_property>
      <obj_property name="ObjectShortName">dec_em_forward_1</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_em_forward_2" type="logic">
      <obj_property name="ElementShortName">dec_em_forward_2</obj_property>
      <obj_property name="ObjectShortName">dec_em_forward_2</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_mw_forward_1" type="logic">
      <obj_property name="ElementShortName">dec_mw_forward_1</obj_property>
      <obj_property name="ObjectShortName">dec_mw_forward_1</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/dec_mw_forward_2" type="logic">
      <obj_property name="ElementShortName">dec_mw_forward_2</obj_property>
      <obj_property name="ObjectShortName">dec_mw_forward_2</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_reg_data_bus_1_in" type="array">
      <obj_property name="ElementShortName">exe_reg_data_bus_1_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">exe_reg_data_bus_1_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_reg_data_bus_2_in" type="array">
      <obj_property name="ElementShortName">exe_reg_data_bus_2_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">exe_reg_data_bus_2_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_alu_imm_data_in" type="array">
      <obj_property name="ElementShortName">exe_alu_imm_data_in[19:0]</obj_property>
      <obj_property name="ObjectShortName">exe_alu_imm_data_in[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_alu_res_out" type="array">
      <obj_property name="ElementShortName">exe_alu_res_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">exe_alu_res_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_pc_val_in" type="array">
      <obj_property name="ElementShortName">exe_pc_val_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">exe_pc_val_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_alu_op_in" type="array">
      <obj_property name="ElementShortName">exe_alu_op_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">exe_alu_op_in[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_branch_condition_in" type="array">
      <obj_property name="ElementShortName">exe_branch_condition_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">exe_branch_condition_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_prog_flow_cntrl_in" type="array">
      <obj_property name="ElementShortName">exe_prog_flow_cntrl_in[1:0]</obj_property>
      <obj_property name="ObjectShortName">exe_prog_flow_cntrl_in[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_reg_addr_1" type="array">
      <obj_property name="ElementShortName">exe_reg_addr_1[4:0]</obj_property>
      <obj_property name="ObjectShortName">exe_reg_addr_1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_reg_addr_2" type="array">
      <obj_property name="ElementShortName">exe_reg_addr_2[4:0]</obj_property>
      <obj_property name="ObjectShortName">exe_reg_addr_2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_reg_1_used" type="logic">
      <obj_property name="ElementShortName">exe_reg_1_used</obj_property>
      <obj_property name="ObjectShortName">exe_reg_1_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_reg_2_used" type="logic">
      <obj_property name="ElementShortName">exe_reg_2_used</obj_property>
      <obj_property name="ObjectShortName">exe_reg_2_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/exe_sel_immediate_in" type="logic">
      <obj_property name="ElementShortName">exe_sel_immediate_in</obj_property>
      <obj_property name="ObjectShortName">exe_sel_immediate_in</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_data_bus_in" type="array">
      <obj_property name="ElementShortName">mem_data_bus_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_bus_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_data_bus_out" type="array">
      <obj_property name="ElementShortName">mem_data_bus_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_bus_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_addr_bus_in" type="array">
      <obj_property name="ElementShortName">mem_addr_bus_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr_bus_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_busy" type="logic">
      <obj_property name="ElementShortName">mem_busy</obj_property>
      <obj_property name="ObjectShortName">mem_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_data_size_in" type="array">
      <obj_property name="ElementShortName">mem_data_size_in[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_size_in[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_wr_cntrl" type="logic">
      <obj_property name="ElementShortName">mem_wr_cntrl</obj_property>
      <obj_property name="ObjectShortName">mem_wr_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_rd_cntrl" type="logic">
      <obj_property name="ElementShortName">mem_rd_cntrl</obj_property>
      <obj_property name="ObjectShortName">mem_rd_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_data_fwd" type="logic">
      <obj_property name="ElementShortName">mem_data_fwd</obj_property>
      <obj_property name="ObjectShortName">mem_data_fwd</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/mem_addr_fwd" type="logic">
      <obj_property name="ElementShortName">mem_addr_fwd</obj_property>
      <obj_property name="ObjectShortName">mem_addr_fwd</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/wrb_data_bus_out" type="array">
      <obj_property name="ElementShortName">wrb_data_bus_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">wrb_data_bus_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/wrb_reg_addr_out" type="array">
      <obj_property name="ElementShortName">wrb_reg_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">wrb_reg_addr_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/wrb_reg_we" type="logic">
      <obj_property name="ElementShortName">wrb_reg_we</obj_property>
      <obj_property name="ObjectShortName">wrb_reg_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_reg_wr_en_exe" type="logic">
      <obj_property name="ElementShortName">pt_reg_wr_en_exe</obj_property>
      <obj_property name="ObjectShortName">pt_reg_wr_en_exe</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_reg_wr_en_mem" type="logic">
      <obj_property name="ElementShortName">pt_reg_wr_en_mem</obj_property>
      <obj_property name="ObjectShortName">pt_reg_wr_en_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_reg_wr_addr_exe" type="array">
      <obj_property name="ElementShortName">pt_reg_wr_addr_exe[4:0]</obj_property>
      <obj_property name="ObjectShortName">pt_reg_wr_addr_exe[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_reg_wr_addr_mem" type="array">
      <obj_property name="ElementShortName">pt_reg_wr_addr_mem[4:0]</obj_property>
      <obj_property name="ObjectShortName">pt_reg_wr_addr_mem[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_pc_val_fet" type="array">
      <obj_property name="ElementShortName">pt_pc_val_fet[31:0]</obj_property>
      <obj_property name="ObjectShortName">pt_pc_val_fet[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_reg_mem_data_exe" type="array">
      <obj_property name="ElementShortName">pt_reg_mem_data_exe[31:0]</obj_property>
      <obj_property name="ObjectShortName">pt_reg_mem_data_exe[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_mem_data_size_exe" type="array">
      <obj_property name="ElementShortName">pt_mem_data_size_exe[1:0]</obj_property>
      <obj_property name="ObjectShortName">pt_mem_data_size_exe[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_mem_wr_cntrl" type="logic">
      <obj_property name="ElementShortName">pt_mem_wr_cntrl</obj_property>
      <obj_property name="ObjectShortName">pt_mem_wr_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pt_mem_rd_cntrl" type="logic">
      <obj_property name="ElementShortName">pt_mem_rd_cntrl</obj_property>
      <obj_property name="ObjectShortName">pt_mem_rd_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/sp_branch_taken_cntrl" type="logic">
      <obj_property name="ElementShortName">sp_branch_taken_cntrl</obj_property>
      <obj_property name="ObjectShortName">sp_branch_taken_cntrl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/sp_pc_dest_addr" type="array">
      <obj_property name="ElementShortName">sp_pc_dest_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">sp_pc_dest_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pc_reset_fd" type="logic">
      <obj_property name="ElementShortName">pc_reset_fd</obj_property>
      <obj_property name="ObjectShortName">pc_reset_fd</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pc_reset_de" type="logic">
      <obj_property name="ElementShortName">pc_reset_de</obj_property>
      <obj_property name="ObjectShortName">pc_reset_de</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pc_reset_em" type="logic">
      <obj_property name="ElementShortName">pc_reset_em</obj_property>
      <obj_property name="ObjectShortName">pc_reset_em</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pc_reset_mw" type="logic">
      <obj_property name="ElementShortName">pc_reset_mw</obj_property>
      <obj_property name="ObjectShortName">pc_reset_mw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/pc_enable" type="logic">
      <obj_property name="ElementShortName">pc_enable</obj_property>
      <obj_property name="ObjectShortName">pc_enable</obj_property>
   </wvobject>
</wave_config>
