<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>ARM architecture - Wikipedia, the free encyclopedia</title>
<meta http-equiv="X-UA-Compatible" content="IE=EDGE" />
<meta name="generator" content="MediaWiki 1.23wmf19" />
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/ARM_architecture" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=ARM_architecture&amp;action=edit" />
<link rel="edit" title="Edit this page" href="/w/index.php?title=ARM_architecture&amp;action=edit" />
<link rel="apple-touch-icon" href="//bits.wikimedia.org/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="//bits.wikimedia.org/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd" />
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="http://en.wikipedia.org/wiki/ARM_architecture" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.geshi.local%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cext.visualEditor.viewPageTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.ui.button%7Cskins.common.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector&amp;*" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;*" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>

<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;*"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"ARM_architecture","wgTitle":"ARM architecture","wgCurRevisionId":601890907,"wgRevisionId":601890907,"wgArticleId":60558,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with dead external links","Articles with dead external links from July 2013","Use British English from June 2012","Use dmy dates from October 2012","Articles containing potentially dated statements from 2013","All articles containing potentially dated statements","All articles with unsourced statements","Articles with unsourced statements from January 2014","Articles with unsourced statements from May 2013","Articles needing additional references from March 2011","All articles needing additional references","Articles with unsourced statements from December 2011","Articles with unsourced statements from November 2013","Commons category with local link same as on Wikidata","ARM architecture","Instruction set architectures","1983 introductions","Articles with example code","Acorn Computers"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"ARM_architecture","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"templateEditor":false,"templates":false,"preview":false,"previewDialog":false,"publish":false,"toc":false},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"isPageWatched":false,"magnifyClipIconURL":"//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png","pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":2048},"wikilove-recipient":"","wikilove-anon":0,"wgGuidedTourHelpGuiderUrl":"Help:Guided tours/guider","wgFlowTermsOfUseEdit":"By saving changes, you agree to our \u003Ca class=\"external text\" href=\"//wikimediafoundation.org/wiki/Terms_of_use\"\u003ETerms of Use\u003C/a\u003E and agree to irrevocably release your text under the \u003Ca rel=\"nofollow\" class=\"external text\" href=\"//creativecommons.org/licenses/by-sa/3.0\"\u003ECC BY-SA 3.0 License\u003C/a\u003E and \u003Ca class=\"external text\" href=\"//en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License\"\u003EGFDL\u003C/a\u003E","wgULSAcceptLanguageList":["en-gb","en-us","en"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q16980"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"editfont":"default","editondblclick":0,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"math":0,"minordefault":0,"newpageshidepatrolled":0,"nickname":"","norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"showhiddencats":false,"shownumberswatching":1,"showtoolbar":1,"skin":"vector","stubthreshold":0,"thumbsize":4,"underline":2,"uselivepreview":0,"usenewrc":0,"watchcreations":1,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,"watchlisthidepatrolled":0,"watchmoves":0,
"wllimit":250,"useeditwarning":1,"prefershttps":1,"flaggedrevssimpleui":1,"flaggedrevsstable":0,"flaggedrevseditdiffs":true,"flaggedrevsviewdiffs":false,"usebetatoolbar":1,"usebetatoolbar-cgd":1,"visualeditor-enable":0,"visualeditor-enable-experimental":0,"visualeditor-betatempdisable":0,"wikilove-enabled":1,"echo-subscriptions-web-page-review":true,"echo-subscriptions-email-page-review":false,"ep_showtoplink":false,"ep_bulkdelorgs":false,"ep_bulkdelcourses":true,"ep_showdyk":true,"echo-subscriptions-web-education-program":true,"echo-subscriptions-email-education-program":false,"echo-notify-show-link":true,"echo-show-alert":true,"echo-email-frequency":0,"echo-email-format":"html","echo-subscriptions-email-system":true,"echo-subscriptions-web-system":true,"echo-subscriptions-email-other":false,"echo-subscriptions-web-other":true,"echo-subscriptions-email-edit-user-talk":false,"echo-subscriptions-web-edit-user-talk":true,"echo-subscriptions-email-reverted":false,
"echo-subscriptions-web-reverted":true,"echo-subscriptions-email-article-linked":false,"echo-subscriptions-web-article-linked":false,"echo-subscriptions-email-mention":false,"echo-subscriptions-web-mention":true,"echo-subscriptions-web-edit-thank":true,"echo-subscriptions-email-edit-thank":false,"echo-subscriptions-web-flow-discussion":true,"echo-subscriptions-email-flow-discussion":false,"gettingstarted-task-toolbar-show-intro":true,"uls-preferences":"","language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,"searchNs14":false,"searchNs15":false,"searchNs100":false,"searchNs101":false,"searchNs108":false,
"searchNs109":false,"searchNs118":false,"searchNs119":false,"searchNs446":false,"searchNs447":false,"searchNs710":false,"searchNs711":false,"searchNs828":false,"searchNs829":false,"gadget-teahouse":1,"gadget-ReferenceTooltips":1,"gadget-DRN-wizard":1,"gadget-charinsert":1,"gadget-mySandbox":1,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:868e43d07ede2616d2d1dc3507cd8145 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","skins.vector.compactPersonalBar.defaultTracking","ext.visualEditor.viewPageTarget.init","ext.uls.init","ext.uls.interface","wikibase.client.init","ext.centralNotice.bannerController","skins.vector.js"]);
}</script>
<style type="text/css">/*<![CDATA[*/
.source-c {line-height: normal;}
.source-c li, .source-c pre {
	line-height: normal; border: 0px none white;
}
/**
 * GeSHi Dynamically Generated Stylesheet
 * --------------------------------------
 * Dynamically generated stylesheet for c
 * CSS class: source-c, CSS id: 
 * GeSHi (C) 2004 - 2007 Nigel McNie, 2007 - 2008 Benny Baumann
 * (http://qbnz.com/highlighter/ and http://geshi.org/)
 * --------------------------------------
 */
.c.source-c .de1, .c.source-c .de2 {font: normal normal 1em/1.2em monospace; margin:0; padding:0; background:none; vertical-align:top;font-family: monospace, monospace;}
.c.source-c  {font-family:monospace;}
.c.source-c .imp {font-weight: bold; color: red;}
.c.source-c li, .c.source-c .li1 {font-weight: normal; vertical-align:top;}
.c.source-c .ln {width:1px;text-align:right;margin:0;padding:0 2px;vertical-align:top;}
.c.source-c .li2 {font-weight: bold; vertical-align:top;}
.c.source-c .kw1 {color: #b1b100;}
.c.source-c .kw2 {color: #000000; font-weight: bold;}
.c.source-c .kw3 {color: #000066;}
.c.source-c .kw4 {color: #993333;}
.c.source-c .co1 {color: #666666; font-style: italic;}
.c.source-c .co2 {color: #339933;}
.c.source-c .coMULTI {color: #808080; font-style: italic;}
.c.source-c .es0 {color: #000099; font-weight: bold;}
.c.source-c .es1 {color: #000099; font-weight: bold;}
.c.source-c .es2 {color: #660099; font-weight: bold;}
.c.source-c .es3 {color: #660099; font-weight: bold;}
.c.source-c .es4 {color: #660099; font-weight: bold;}
.c.source-c .es5 {color: #006699; font-weight: bold;}
.c.source-c .br0 {color: #009900;}
.c.source-c .sy0 {color: #339933;}
.c.source-c .st0 {color: #ff0000;}
.c.source-c .nu0 {color: #0000dd;}
.c.source-c .nu6 {color: #208080;}
.c.source-c .nu8 {color: #208080;}
.c.source-c .nu12 {color: #208080;}
.c.source-c .nu16 {color:#800080;}
.c.source-c .nu17 {color:#800080;}
.c.source-c .nu18 {color:#800080;}
.c.source-c .nu19 {color:#800080;}
.c.source-c .me1 {color: #202020;}
.c.source-c .me2 {color: #202020;}
.c.source-c .ln-xtra, .c.source-c li.ln-xtra, .c.source-c div.ln-xtra {background-color: #ffc;}
.c.source-c span.xtra { display:block; }

/*]]>*/
</style><style type="text/css">/*<![CDATA[*/
.source-arm {line-height: normal;}
.source-arm li, .source-arm pre {
	line-height: normal; border: 0px none white;
}
/**
 * GeSHi Dynamically Generated Stylesheet
 * --------------------------------------
 * Dynamically generated stylesheet for arm
 * CSS class: source-arm, CSS id: 
 * GeSHi (C) 2004 - 2007 Nigel McNie, 2007 - 2008 Benny Baumann
 * (http://qbnz.com/highlighter/ and http://geshi.org/)
 * --------------------------------------
 */
.arm.source-arm .de1, .arm.source-arm .de2 {font: normal normal 1em/1.2em monospace; margin:0; padding:0; background:none; vertical-align:top;font-family: monospace, monospace;}
.arm.source-arm  {font-family:monospace;}
.arm.source-arm .imp {font-weight: bold; color: red;}
.arm.source-arm li, .arm.source-arm .li1 {font-weight: normal; vertical-align:top;}
.arm.source-arm .ln {width:1px;text-align:right;margin:0;padding:0 2px;vertical-align:top;}
.arm.source-arm .li2 {font-weight: bold; vertical-align:top;}
.arm.source-arm .kw1 {color: #00007f; font-weight: normal; font-style: normal;}
.arm.source-arm .kw2 {color: #00007f; font-weight: normal; font-style: italic;}
.arm.source-arm .kw3 {color: #00007f; font-weight: normal; font-style: normal;}
.arm.source-arm .kw4 {color: #00007f; font-weight: normal; font-style: italic;}
.arm.source-arm .kw5 {color: #00007f; font-weight: bold; font-style: normal;}
.arm.source-arm .kw6 {color: #00007f; font-weight: bold; font-style: italic;}
.arm.source-arm .kw7 {color: #0000ff; font-weight: normal; font-style: normal;}
.arm.source-arm .kw8 {color: #0000ff; font-weight: normal; font-style: italic;}
.arm.source-arm .kw9 {color: #00007f; font-weight: normal; font-style: normal;}
.arm.source-arm .kw10 {color: #00007f; font-weight: normal; font-style: italic;}
.arm.source-arm .kw11 {color: #b00040; font-weight: normal; font-style: normal;}
.arm.source-arm .kw12 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw13 {color: #00007f; font-weight: normal; font-style: normal;}
.arm.source-arm .kw14 {color: #00007f; font-weight: bold; font-style: italic;}
.arm.source-arm .kw15 {color: #00007f; font-weight: normal; font-style: normal;}
.arm.source-arm .kw16 {color: #00007f; font-weight: bold; font-style: italic;}
.arm.source-arm .kw17 {color: #b00040; font-weight: normal; font-style: normal;}
.arm.source-arm .kw18 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw19 {color: #b00040; font-weight: normal; font-style: normal;}
.arm.source-arm .kw20 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw21 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw22 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw23 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw24 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw25 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw26 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw27 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw28 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw29 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw30 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw31 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw32 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw33 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw34 {color: #b00040; font-weight: normal; font-style: italic;}
.arm.source-arm .kw35 {color: #46aa03; font-weight: bold;}
.arm.source-arm .co1 {color: #666666; font-style: italic;}
.arm.source-arm .co2 {color: #adadad; font-style: italic;}
.arm.source-arm .es0 {color: #000099; font-weight: bold;}
.arm.source-arm .br0 {color: #009900; font-weight: bold;}
.arm.source-arm .sy0 {color: #339933;}
.arm.source-arm .st0 {color: #7f007f;}
.arm.source-arm .nu0 {color: #ff0000;}
.arm.source-arm .ln-xtra, .arm.source-arm li.ln-xtra, .arm.source-arm div.ln-xtra {background-color: #ffc;}
.arm.source-arm span.xtra { display:block; }

/*]]>*/
</style><link rel="dns-prefetch" href="//meta.wikimedia.org" /><!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.23wmf19/skins/vector/csshover.min.htc")}</style><![endif]--></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-ARM_architecture skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="mw-js-message" style="display:none;"></div>
						<div id="siteNotice"><!-- CentralNotice --></div>
						<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">ARM architecture</span></h1>
						<div id="bodyContent">
								<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox" cellspacing="3" style="border-spacing:3px;width:22em;">
<caption>ARM architectures</caption>
<tr>
<td colspan="2" style="text-align:center;"><a href="/wiki/File:ARM_logo.svg" class="image"><img alt="ARM logo.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/6/60/ARM_logo.svg/200px-ARM_logo.svg.png" width="200" height="59" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/60/ARM_logo.svg/300px-ARM_logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/60/ARM_logo.svg/400px-ARM_logo.svg.png 2x" /></a><br />
<div>The ARM logo</div>
</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Designer</th>
<td><a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Bits</th>
<td><a href="/wiki/32-bit" title="32-bit">32-bit</a>, <a href="/wiki/64-bit" title="64-bit" class="mw-redirect">64-bit</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Introduced</th>
<td>1985</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Computer_architecture" title="Computer architecture">Design</a></th>
<td><a href="/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Type</th>
<td><a href="/wiki/Processor_register" title="Processor register">Register</a>-Register</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Branching</a></th>
<td>Condition code</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Open</th>
<td>Proprietary</td>
</tr>
</table>
<table class="infobox" cellspacing="3" style="border-spacing:3px;width:22em;">
<caption>64/32-bit architecture</caption>
<tr>
<th scope="row" style="text-align:left;">Introduced</th>
<td>2011</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Version</th>
<td>ARMv8-A</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Instruction_set" title="Instruction set">Encoding</a></th>
<td>AArch64/A64 and AArch32/A32 use 32-bit instructions, T32 (Thumb2) uses mixed 16- and 32-bit instructions. ARMv7 <a href="/wiki/User_space" title="User space">user-space</a> compatibility<sup id="cite_ref-v8arch_1-0" class="reference"><a href="#cite_note-v8arch-1"><span>[</span>1<span>]</span></a></sup></td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th>
<td><a href="/wiki/Bi-endian" title="Bi-endian" class="mw-redirect">Bi</a> (Little as default)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Extensions</th>
<td>All mandatory: <a href="/wiki/Thumb-2" title="Thumb-2" class="mw-redirect">Thumb-2</a>, <a href="/wiki/NEON_(instruction_set)" title="NEON (instruction set)" class="mw-redirect">NEON</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a>, VFPv4-D16, VFPv4</td>
</tr>
<tr>
<th colspan="2" style="text-align:center;"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/General_purpose_register" title="General purpose register" class="mw-redirect">General purpose</a></th>
<td>31x&#160;64-bit integer registers<sup id="cite_ref-v8arch_1-1" class="reference"><a href="#cite_note-v8arch-1"><span>[</span>1<span>]</span></a></sup> plus PC and SP, ELR, SPSR for exception levels</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Floating_point" title="Floating point">Floating point</a></th>
<td>32×&#160;<a href="/wiki/128-bit" title="128-bit">128-bit</a> registers,<sup id="cite_ref-v8arch_1-2" class="reference"><a href="#cite_note-v8arch-1"><span>[</span>1<span>]</span></a></sup> scalar 32- and 64-bit <a href="/wiki/IEEE_754" title="IEEE 754" class="mw-redirect">FP</a>, <a href="/wiki/SIMD" title="SIMD">SIMD</a> 64- and 128-bit FP and integer</td>
</tr>
</table>
<table class="infobox" cellspacing="3" style="border-spacing:3px;width:22em;">
<caption>32-bit architectures (Cortex)</caption>
<tr>
<th scope="row" style="text-align:left;">Version</th>
<td>ARMv8-R, ARMv7-A, ARMv7-R, ARMv7E-M, ARMv7-M, ARMv6-M</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Instruction_set" title="Instruction set">Encoding</a></th>
<td>32-bit except Thumb2 extensions use mixed 16- and 32-bit instructions.</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th>
<td><a href="/wiki/Bi-endian" title="Bi-endian" class="mw-redirect">Bi</a> (Little as default)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Extensions</th>
<td><a href="/wiki/Thumb-2" title="Thumb-2" class="mw-redirect">Thumb-2</a> (mandatory since ARMv7), <a href="/wiki/NEON_(instruction_set)" title="NEON (instruction set)" class="mw-redirect">NEON</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a>, FPv4-SP</td>
</tr>
<tr>
<th colspan="2" style="text-align:center;"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/General_purpose_register" title="General purpose register" class="mw-redirect">General purpose</a></th>
<td>16x&#160;32-bit integer registers including PC and SP</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Floating_point" title="Floating point">Floating point</a></th>
<td>Up to 32×&#160;64-bit registers,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span>[</span>2<span>]</span></a></sup> SIMD/floating-point (optional)</td>
</tr>
</table>
<table class="infobox" cellspacing="3" style="border-spacing:3px;width:22em;">
<caption>32-bit architectures (legacy)</caption>
<tr>
<th scope="row" style="text-align:left;">Version</th>
<td>ARMv6, ARMv5, ARMv4T, ARMv3, ARMv2</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Instruction_set" title="Instruction set">Encoding</a></th>
<td>32-bit except Thumb extension uses mixed 16- and 32-bit instructions.</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th>
<td><a href="/wiki/Bi-endian" title="Bi-endian" class="mw-redirect">Bi</a> (Little as default) in ARMv3 and above</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Extensions</th>
<td><a href="/wiki/Thumb" title="Thumb">Thumb</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></td>
</tr>
<tr>
<th colspan="2" style="text-align:center;"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="/wiki/General_purpose_register" title="General purpose register" class="mw-redirect">General purpose</a></th>
<td>16x&#160;32-bit integer registers including PC (26-bit addressing in older) and SP</td>
</tr>
</table>
<p><b>ARM</b> is a family of <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">instruction set architectures</a> for <a href="/wiki/Central_processing_unit" title="Central processing unit">computer processors</a> based on a <a href="/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">reduced instruction set computing</a> (RISC) <a href="/wiki/Computer_architecture" title="Computer architecture">architecture</a> developed by British company <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a>.</p>
<p>A RISC-based computer design approach means ARM processors require significantly fewer transistors than typical <a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">CISC</a> <a href="/wiki/X86" title="X86">x86</a> processors in most <a href="/wiki/Personal_computers" title="Personal computers" class="mw-redirect">personal computers</a>. This approach reduces costs, heat and power use. These are desirable traits for light, portable, battery-powered devices—including <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>, <a href="/wiki/Laptop" title="Laptop">laptops</a>, <a href="/wiki/Tablet_computer" title="Tablet computer">tablet</a> and notepad computers, and other <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>. A simpler design facilitates more efficient <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core</a> CPUs and higher core counts at lower cost, providing improved energy efficiency for <a href="/wiki/Server_(computing)" title="Server (computing)">servers</a>.<sup id="cite_ref-ARM1_3-0" class="reference"><a href="#cite_note-ARM1-3"><span>[</span>3<span>]</span></a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5"><span>[</span>5<span>]</span></a></sup></p>
<p>ARM Holdings develops the instruction set and architecture for ARM-based products, but does not manufacture products. The company periodically releases updates to its cores. Current cores from ARM Holdings support a <a href="/wiki/32-bit" title="32-bit">32-bit</a> <a href="/wiki/Address_space" title="Address space">address space</a> and 32-bit arithmetic; the ARMv8-A architecture, announced in October 2011,<sup id="cite_ref-armv8-a-announcement_6-0" class="reference"><a href="#cite_note-armv8-a-announcement-6"><span>[</span>6<span>]</span></a></sup> adds support for a <a href="/wiki/64-bit" title="64-bit" class="mw-redirect">64-bit</a> address space and 64-bit arithmetic. Instructions for ARM Holdings' cores have 32-bit-wide fixed-length instructions, but later versions of the architecture also support a variable-length instruction set that provides both 32-bit and 16-bit-wide instructions for improved code density. Some cores can also provide hardware execution of <a href="/wiki/Java_bytecode" title="Java bytecode">Java bytecodes</a>.</p>
<p>ARM Holdings <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">licenses</a> the chip designs and the ARM instruction set architectures to third-parties, who design their own products that implement one of those architectures—including <a href="/wiki/System_on_a_chip" title="System on a chip">systems-on-chips</a> (SoC) that incorporate memory, interfaces, radios, etc. Currently, the widely used Cortex cores, older "classic" cores, and specialized <a href="/wiki/ARM_SecurCore" title="ARM SecurCore" class="mw-redirect">SecurCore</a> cores variants are available for each of these to include or exclude optional capabilities. Companies that produce ARM products include <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>, <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>, <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>, <a href="/wiki/Rockchip" title="Rockchip">Rockchip</a>, <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>, and <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>. Apple first implemented the ARMv8-A architecture in the <a href="/wiki/Apple_A7" title="Apple A7">Apple A7</a> chip in the <a href="/wiki/IPhone_5S" title="IPhone 5S">iPhone 5S</a>.</p>
<p>In 2005, about 98% of all mobile phones sold used at least one ARM processor.<sup id="cite_ref-Krazit_7-0" class="reference"><a href="#cite_note-Krazit-7"><span>[</span>7<span>]</span></a></sup> The low power consumption of ARM processors has made them very popular: 37&#160;billion ARM processors have been produced as of 2013<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="//en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">[update]</a></sup>, up from 10&#160;billion in 2008.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span>[</span>8<span>]</span></a></sup> The ARM architecture (32-bit) is the most widely used architecture in mobile devices, and most popular 32-bit one in embedded systems.<sup id="cite_ref-popular_9-0" class="reference"><a href="#cite_note-popular-9"><span>[</span>9<span>]</span></a></sup></p>
<p>According to ARM Holdings, in 2010 alone, producers of chips based on ARM architectures reported shipments of 6.1&#160;billion <a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">ARM-based processors</a>, representing 95% of <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>, 35% of <a href="/wiki/Integrated_digital_television" title="Integrated digital television">digital televisions</a> and <a href="/wiki/Set-top_boxes" title="Set-top boxes" class="mw-redirect">set-top boxes</a> and 10% of <a href="/wiki/Mobile_computer" title="Mobile computer" class="mw-redirect">mobile computers</a>. It is the most widely used 32-bit instruction set architecture in terms of quantity produced.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>10<span>]</span></a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>11<span>]</span></a></sup></p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Acorn_RISC_Machine:_ARM2"><span class="tocnumber">1.1</span> <span class="toctext">Acorn RISC Machine: ARM2</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Apple.2C_DEC.2C_Intel.2C_Marvell:_ARM6.2C_StrongARM.2C_XScale"><span class="tocnumber">1.2</span> <span class="toctext">Apple, DEC, Intel, Marvell: ARM6, StrongARM, XScale</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#Licensing"><span class="tocnumber">2</span> <span class="toctext">Licensing</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Core_license"><span class="tocnumber">2.1</span> <span class="toctext">Core license</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Architectural_licence"><span class="tocnumber">2.2</span> <span class="toctext">Architectural licence</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#Cores"><span class="tocnumber">3</span> <span class="toctext">Cores</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Example_applications_of_ARM_cores"><span class="tocnumber">3.1</span> <span class="toctext">Example applications of ARM cores</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#32-bit_architecture"><span class="tocnumber">4</span> <span class="toctext">32-bit architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#CPU_modes"><span class="tocnumber">4.1</span> <span class="toctext">CPU modes</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Instruction_set"><span class="tocnumber">4.2</span> <span class="toctext">Instruction set</span></a>
<ul>
<li class="toclevel-3 tocsection-12"><a href="#Arithmetic_instructions"><span class="tocnumber">4.2.1</span> <span class="toctext">Arithmetic instructions</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Registers"><span class="tocnumber">4.2.2</span> <span class="toctext">Registers</span></a></li>
<li class="toclevel-3 tocsection-14"><a href="#Conditional_execution"><span class="tocnumber">4.2.3</span> <span class="toctext">Conditional execution</span></a></li>
<li class="toclevel-3 tocsection-15"><a href="#Other_features"><span class="tocnumber">4.2.4</span> <span class="toctext">Other features</span></a></li>
<li class="toclevel-3 tocsection-16"><a href="#Pipelines_and_other_implementation_issues"><span class="tocnumber">4.2.5</span> <span class="toctext">Pipelines and other implementation issues</span></a></li>
<li class="toclevel-3 tocsection-17"><a href="#Coprocessors"><span class="tocnumber">4.2.6</span> <span class="toctext">Coprocessors</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-18"><a href="#Debugging"><span class="tocnumber">4.3</span> <span class="toctext">Debugging</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#DSP_enhancement_instructions"><span class="tocnumber">4.4</span> <span class="toctext">DSP enhancement instructions</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#SIMD_extensions_for_multimedia"><span class="tocnumber">4.5</span> <span class="toctext">SIMD extensions for multimedia</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#Jazelle"><span class="tocnumber">4.6</span> <span class="toctext">Jazelle</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#Thumb"><span class="tocnumber">4.7</span> <span class="toctext">Thumb</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Thumb-2"><span class="tocnumber">4.8</span> <span class="toctext">Thumb-2</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#Thumb_Execution_Environment_.28ThumbEE.29"><span class="tocnumber">4.9</span> <span class="toctext">Thumb Execution Environment (ThumbEE)</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Floating-point_.28VFP.29"><span class="tocnumber">4.10</span> <span class="toctext">Floating-point (VFP)</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Advanced_SIMD_.28NEON.29"><span class="tocnumber">4.11</span> <span class="toctext">Advanced SIMD (NEON)</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Security_extensions_.28TrustZone.29"><span class="tocnumber">4.12</span> <span class="toctext">Security extensions (TrustZone)</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#No-execute_page_protection"><span class="tocnumber">4.13</span> <span class="toctext">No-execute page protection</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#ARMv8-R"><span class="tocnumber">4.14</span> <span class="toctext">ARMv8-R</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-30"><a href="#64.2F32-bit_architecture"><span class="tocnumber">5</span> <span class="toctext">64/32-bit architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-31"><a href="#ARMv8-A"><span class="tocnumber">5.1</span> <span class="toctext">ARMv8-A</span></a>
<ul>
<li class="toclevel-3 tocsection-32"><a href="#AArch64_features"><span class="tocnumber">5.1.1</span> <span class="toctext">AArch64 features</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-33"><a href="#Operating_system_support"><span class="tocnumber">6</span> <span class="toctext">Operating system support</span></a>
<ul>
<li class="toclevel-2 tocsection-34"><a href="#32-bit_operating_systems"><span class="tocnumber">6.1</span> <span class="toctext">32-bit operating systems</span></a></li>
<li class="toclevel-2 tocsection-35"><a href="#64-bit_operating_systems"><span class="tocnumber">6.2</span> <span class="toctext">64-bit operating systems</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-36"><a href="#See_also"><span class="tocnumber">7</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-37"><a href="#References"><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-38"><a href="#Further_reading"><span class="tocnumber">9</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-39"><a href="#External_links"><span class="tocnumber">10</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:302px;"><a href="/wiki/File:ARMSoCBlockDiagram.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/300px-ARMSoCBlockDiagram.svg.png" width="300" height="360" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/450px-ARMSoCBlockDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/600px-ARMSoCBlockDiagram.svg.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:ARMSoCBlockDiagram.svg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Microprocessor-based system on a chip</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Acorn-ARM-Evaluation-System.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/220px-Acorn-ARM-Evaluation-System.jpg" width="220" height="146" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/330px-Acorn-ARM-Evaluation-System.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/440px-Acorn-ARM-Evaluation-System.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Acorn-ARM-Evaluation-System.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
The ARM1 second processor for the BBC Micro</div>
</div>
</div>
<p>The British computer manufacturer <a href="/wiki/Acorn_Computers" title="Acorn Computers">Acorn Computers</a> first developed ARM in the 1980s to use in its personal computers. Its first ARM-based products were coprocessor modules for the <a href="/wiki/BBC_Micro" title="BBC Micro">BBC Micro</a> series of computers. After the successful BBC Micro computer, Acorn Computers considered how to move on from the relatively simple <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> processor to address business markets like the one that was soon dominated by the <a href="/wiki/IBM_PC" title="IBM PC" class="mw-redirect">IBM PC</a>, launched in 1981. The <i><a href="/wiki/Acorn_Business_Computer" title="Acorn Business Computer">Acorn Business Computer</a></i> (ABC) plan required that a number of second processors be made to work with the BBC Micro platform, but processors such as the <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> and <a href="/wiki/National_Semiconductor_32016" title="National Semiconductor 32016" class="mw-redirect">National Semiconductor 32016</a> were considered unsuitable, and the 6502 was not powerful enough for a graphics based user interface.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>12<span>]</span></a></sup></p>
<p>After testing all available processors and finding them lacking, Acorn decided it needed a new architecture. Inspired by white papers on the <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project, Acorn considered designing its own processor.<sup id="cite_ref-informit_13-0" class="reference"><a href="#cite_note-informit-13"><span>[</span>13<span>]</span></a></sup> A visit to the <a href="/wiki/Western_Design_Center" title="Western Design Center">Western Design Center</a> in Phoenix, where the 6502 was being updated by what was effectively a single-person company, showed Acorn engineers <a href="/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a> and <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Sophie Wilson</a> they did not need massive resources and state-of-the-art <a href="/wiki/Research_and_development" title="Research and development">research and development</a> facilities.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span>[</span>14<span>]</span></a></sup></p>
<p>Wilson developed the instruction set, writing a simulation of the processor in <a href="/wiki/BBC_Basic" title="BBC Basic" class="mw-redirect">BBC Basic</a> that ran on a BBC Micro with a second 6502 processor. This convinced Acorn engineers they were on the right track. Wilson approached Acorn's CEO, <a href="/wiki/Hermann_Hauser" title="Hermann Hauser">Hermann Hauser</a>, and requested more resources. Once he had approval, he assembled a small team to implement Wilson's model in hardware.</p>
<h3><span class="mw-headline" id="Acorn_RISC_Machine:_ARM2">Acorn RISC Machine: ARM2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=2" title="Edit section: Acorn RISC Machine: ARM2">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The official <i>Acorn RISC Machine</i> project started in October 1983. They chose <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> as the <i>silicon partner</i>, as they were a source of ROMs and custom chips for Acorn. Wilson and Furber led the design. They implemented it with a similar efficiency ethos as the 6502.<sup id="cite_ref-zdnet_wouldbe_15-0" class="reference"><a href="#cite_note-zdnet_wouldbe-15"><span>[</span>15<span>]</span></a></sup> A key design goal was achieving low-latency input/output (interrupt) handling like the 6502. The 6502's memory access architecture had let developers produce fast machines without costly <a href="/wiki/Direct_memory_access" title="Direct memory access">direct memory access</a> hardware.</p>
<p>VLSI produced the first ARM silicon on 26 April 1985. It worked the first time, and was known as ARM1 by April 1985.<sup id="cite_ref-ARM1_3-1" class="reference"><a href="#cite_note-ARM1-3"><span>[</span>3<span>]</span></a></sup> The first production systems named ARM2 were available the following year.</p>
<p>The first ARM application was as a second processor for the BBC Micro, where it helped in developing simulation software to finish development of the support chips (VIDC, IOC, MEMC), and sped up the <a href="/wiki/CAD_software" title="CAD software" class="mw-redirect">CAD software</a> used in ARM2 development. Wilson subsequently rewrote BBC Basic in ARM assembly language. The in-depth knowledge gained from designing the instruction set enabled the code to be very dense, making ARM BBC Basic an extremely good test for any ARM emulator. The original aim of a principally ARM-based computer was achieved in 1987 with the release of the <a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span>[</span>16<span>]</span></a></sup> In 1992, Acorn once more won the <a href="/wiki/Queen%27s_Award_for_Technology" title="Queen's Award for Technology" class="mw-redirect">Queen's Award for Technology</a> for the ARM.</p>
<p>The ARM2 featured a 32-bit <a href="/wiki/Data_bus" title="Data bus" class="mw-redirect">data bus</a>, <a href="/wiki/26-bit" title="26-bit">26-bit</a> address space and 27&#160;32-bit <a href="/wiki/Processor_register" title="Processor register">registers</a>. 8&#160;bits from the <a href="/wiki/Program_counter" title="Program counter">program counter</a> register were available for other purposes; the top 6&#160;bits (available because of the 26-bit address space), served as status flags, and the bottom 2&#160;bits (available because the program counter was always <a href="/wiki/Data_structure_alignment" title="Data structure alignment">word-aligned</a>), were used for setting modes. The address bus was extended to 32&#160;bits in the ARM6, but program code still had to lie within the first 64&#160;<a href="/wiki/Mebibyte" title="Mebibyte">MB</a> of memory in 26-bit compatibility mode, due to the reserved bits for the status flags.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span>[</span>17<span>]</span></a></sup> The ARM2 had a <a href="/wiki/Microprocessor_chronology#1980s" title="Microprocessor chronology">transistor count</a> of just 30,000, compared to Motorola's six-year-older 68000 model with 68,000.<sup id="cite_ref-Markus_Levy.2C_Convergence_Promotions_18-0" class="reference"><a href="#cite_note-Markus_Levy.2C_Convergence_Promotions-18"><span>[</span>18<span>]</span></a></sup> Much of this simplicity came from the lack of <a href="/wiki/Microcode" title="Microcode">microcode</a> (which represents about one-quarter to one-third of the 68000) and from (like most CPUs of the day) not including any <a href="/wiki/CPU_cache" title="CPU cache">cache</a>. This simplicity enabled low power consumption, yet better performance than the <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a>. A successor, ARM3, was produced with a 4&#160;<a href="/wiki/Kibibyte" title="Kibibyte">KB</a> cache, which further improved performance.<sup id="cite_ref-Chattopadhyay2010_19-0" class="reference"><a href="#cite_note-Chattopadhyay2010-19"><span>[</span>19<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Apple.2C_DEC.2C_Intel.2C_Marvell:_ARM6.2C_StrongARM.2C_XScale">Apple, DEC, Intel, Marvell: ARM6, StrongARM, XScale</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=3" title="Edit section: Apple, DEC, Intel, Marvell: ARM6, StrongARM, XScale">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In the late 1980s <a href="/wiki/Apple_Computer" title="Apple Computer" class="mw-redirect">Apple Computer</a> and <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> started working with Acorn on newer versions of the ARM core. In 1990, Acorn spun off the design team into a new company named Acorn RISC Machines Ltd., which became ARM Ltd when its parent company, ARM Holdings plc, floated on the <a href="/wiki/London_Stock_Exchange" title="London Stock Exchange">London Stock Exchange</a> and <a href="/wiki/NASDAQ" title="NASDAQ">NASDAQ</a> in 1998.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>20<span>]</span></a></sup></p>
<p>The new Apple-ARM work would eventually evolve into the ARM6, first released in early 1992. Apple used the ARM6-based ARM610 as the basis for their Apple Newton PDA. In 1994, Acorn used the ARM610 as the main <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU) in their <a href="/wiki/RiscPC" title="RiscPC">RiscPC</a> computers. <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC</a> licensed the ARM6 architecture and produced the StrongARM. At 233&#160;<a href="/wiki/Hertz" title="Hertz">MHz</a>, this CPU drew only one watt (newer versions draw far less). This work was later passed to Intel as a part of a lawsuit settlement, and Intel took the opportunity to supplement their <a href="/wiki/Intel_i960" title="Intel i960">i960</a> line with the StrongARM. Intel later developed its own high performance implementation named XScale, which it has since sold to <a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a>. Transistor count of the ARM core remained essentially the same size throughout these changes; ARM2 had 30,000&#160;transistors, while ARM6 grew only to 35,000.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (January 2014)">citation needed</span></a></i>]</sup></p>
<h2><span class="mw-headline" id="Licensing">Licensing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=4" title="Edit section: Licensing">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink boilerplate seealso">See also: <a href="/wiki/ARM_Holdings#Licensees" title="ARM Holdings">ARM Holdings#Licensees</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:STM32F103VGT6-HD.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/220px-STM32F103VGT6-HD.jpg" width="220" height="214" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/330px-STM32F103VGT6-HD.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/440px-STM32F103VGT6-HD.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:STM32F103VGT6-HD.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of a STM32F103VGT6 <a href="/wiki/ARM_Cortex-M3" title="ARM Cortex-M3" class="mw-redirect">ARM Cortex-M3</a> microcontroller with 1&#160;<a href="/wiki/Megabyte" title="Megabyte">megabyte</a> <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> by <a href="/wiki/STMicroelectronics" title="STMicroelectronics">STMicroelectronics</a>.</div>
</div>
</div>
<h3><span class="mw-headline" id="Core_license">Core license</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=5" title="Edit section: Core license">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>ARM Holdings' primary business is selling <a href="/wiki/IP_core" title="IP core" class="mw-redirect">IP cores</a>, which licensees use to create <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> (MCUs) and <a href="/wiki/CPU" title="CPU" class="mw-redirect">CPUs</a> based on those cores. The <a href="/wiki/Original_design_manufacturer" title="Original design manufacturer">original design manufacturer</a> combines the ARM core with other parts to produce a complete CPU, typically one that can be built in existing <a href="/wiki/Fab_(semiconductors)" title="Fab (semiconductors)" class="mw-redirect">semiconductor fabs</a> at low cost and still deliver substantial performance. The most successful implementation has been the <a href="/wiki/ARM7" title="ARM7">ARM7</a>TDMI with hundreds of millions sold. Atmel has been a precursor design center in the ARM7TDMI-based embedded system.</p>
<p>The ARM architectures used in smartphones, PDAs and other <a href="/wiki/Mobile_device" title="Mobile device">mobile devices</a> range from ARMv5, used in low-end devices, through ARMv6, to ARMv7 in current high-end devices. ARMv7 includes a hardware <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a> (FPU), with improved speed compared to software-based floating-point.</p>
<p>In 2009, some manufacturers introduced netbooks based on ARM architecture CPUs, in direct competition with netbooks based on <a href="/wiki/Intel_Atom" title="Intel Atom" class="mw-redirect">Intel Atom</a>.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>21<span>]</span></a></sup> According to analyst firm IHS iSuppli, by 2015, ARM ICs may be in 23% of all laptops.<sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span>[</span>22<span>]</span></a></sup></p>
<p>ARM Holdings offers a variety of licensing terms, varying in cost and deliverables. ARM Holdings provides to all licensees an integratable hardware description of the ARM core as well as complete software development toolset (<a href="/wiki/Compiler" title="Compiler">compiler</a>, <a href="/wiki/Debugger" title="Debugger">debugger</a>, <a href="/wiki/Software_development_kit" title="Software development kit">software development kit</a>) and the right to sell manufactured <a href="/wiki/Semiconductor_device" title="Semiconductor device">silicon</a> containing the ARM CPU.</p>
<p>SoC packages integrating ARM's core designs include Nvidia Tegra's first three generations, CSR plc's Quatro family, ST-Ericsson's Nova and NovaThor, Silicon Labs's Precision32 MCU, Texas Instruments's OMAP products, Samsung's Hummingbird and <a href="/wiki/Exynos" title="Exynos">Exynos</a> products, Apple's <a href="/wiki/Apple_A4" title="Apple A4">A4</a>, <a href="/wiki/Apple_A5" title="Apple A5">A5</a>, and <a href="/wiki/Apple_A5X" title="Apple A5X">A5X</a>, and Freescale's i.MX.</p>
<p><a href="/wiki/Fabless" title="Fabless" class="mw-redirect">Fabless</a> licensees, who wish to integrate an ARM core into their own chip design, are usually only interested in acquiring a ready-to-manufacture verified <a href="/wiki/IP_core" title="IP core" class="mw-redirect">IP core</a>. For these customers, ARM Holdings delivers a <a href="/wiki/Netlist" title="Netlist">gate netlist</a> description of the chosen ARM core, along with an abstracted simulation model and test programs to aid design integration and verification. More ambitious customers, including integrated device manufacturers (IDM) and foundry operators, choose to acquire the processor IP in <a href="/wiki/Logic_synthesis" title="Logic synthesis">synthesizable</a> <a href="/wiki/Register_transfer_level" title="Register transfer level" class="mw-redirect">RTL</a> (<a href="/wiki/Verilog" title="Verilog">Verilog</a>) form. With the synthesizable RTL, the customer has the ability to perform architectural level optimisations and extensions. This allows the designer to achieve exotic design goals not otherwise possible with an unmodified netlist (<a href="/wiki/Clock_rate" title="Clock rate">high clock speed</a>, very low power consumption, instruction set extensions, etc.). While ARM Holdings does not grant the licensee the right to resell the ARM architecture itself, licensees may freely sell manufactured product such as chip devices, evaluation boards and complete systems. <a href="/wiki/Merchant" title="Merchant">Merchant</a> <a href="/wiki/Semiconductor_fabrication_plant" title="Semiconductor fabrication plant">foundries</a> can be a special case; not only are they allowed to sell finished silicon containing ARM cores, they generally hold the right to re-manufacture ARM cores for other customers.</p>
<p>ARM Holdings prices its IP based on perceived value. Lower performing ARM cores typically have lower licence costs than higher performing cores. In implementation terms, a synthesizable core costs more than a hard macro (blackbox) core. Complicating price matters, a merchant foundry that holds an ARM licence, such as Samsung or Fujitsu, can offer fab customers reduced licensing costs. In exchange for acquiring the ARM core through the foundry's in-house design services, the customer can reduce or eliminate payment of ARM's upfront licence fee.</p>
<p>Compared to dedicated semiconductor foundries (such as <a href="/wiki/TSMC" title="TSMC">TSMC</a> and <a href="/wiki/United_Microelectronics_Corporation" title="United Microelectronics Corporation">UMC</a>) without in-house design services, Fujitsu/Samsung charge two- to three-times more per manufactured <a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">wafer</a>.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>]</sup> For low to mid volume applications, a design service foundry offers lower overall pricing (through subsidisation of the licence fee). For high volume mass-produced parts, the long term cost reduction achievable through lower wafer pricing reduces the impact of ARM's NRE (Non-Recurring Engineering) costs, making the dedicated foundry a better choice.</p>
<h3><span class="mw-headline" id="Architectural_licence">Architectural licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=6" title="Edit section: Architectural licence">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Companies can also obtain an ARM <i>architectural licence</i> for designing their own CPU cores using the ARM instruction sets. These cores must comply fully with the ARM architecture.</p>
<h2><span class="mw-headline" id="Cores">Cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=7" title="Edit section: Cores">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/List_of_ARM_cores" title="List of ARM cores">List of ARM cores</a></div>
<table class="wikitable">
<tr>
<th>Architecture</th>
<th>Bit<br />
width</th>
<th style="width: 20em;">Cores designed by ARM Holdings</th>
<th>Cores designed by 3rd parties</th>
<th>Cortex profile</th>
<th>References</th>
</tr>
<tr>
<td>
<center>ARMv1</center>
</td>
<td>
<center>32/26</center>
</td>
<td><a href="/wiki/ARM1" title="ARM1" class="mw-redirect">ARM1</a></td>
<td></td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv2</center>
</td>
<td>
<center>32/26</center>
</td>
<td><a href="/wiki/ARM2" title="ARM2" class="mw-redirect">ARM2</a>, <a href="/wiki/ARM3" title="ARM3" class="mw-redirect">ARM3</a></td>
<td><a href="/wiki/Amber_(processor_core)" title="Amber (processor core)">Amber</a></td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv3</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM6" title="ARM6" class="mw-redirect">ARM6</a>, <a href="/wiki/ARM7" title="ARM7">ARM7</a></td>
<td>STORM Open Soft Core</td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv4</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/List_of_ARM_microprocessor_cores" title="List of ARM microprocessor cores" class="mw-redirect">ARM8</a></td>
<td><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a>, FA526</td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv4T</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM7TDMI" title="ARM7TDMI" class="mw-redirect">ARM7TDMI</a>, <a href="/wiki/ARM9TDMI" title="ARM9TDMI" class="mw-redirect">ARM9TDMI</a></td>
<td></td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv5</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM7EJ" title="ARM7EJ" class="mw-redirect">ARM7EJ</a>, <a href="/wiki/ARM9E" title="ARM9E" class="mw-redirect">ARM9E</a>, <a href="/wiki/ARM10E" title="ARM10E" class="mw-redirect">ARM10E</a></td>
<td><a href="/wiki/XScale" title="XScale">XScale</a>, FA626TE, Feroceon, PJ1/Mohawk</td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv6</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM11" title="ARM11">ARM11</a></td>
<td></td>
<td style="background: gray"></td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv6-M</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM_Cortex-M0" title="ARM Cortex-M0" class="mw-redirect">ARM Cortex-M0</a>, <a href="/wiki/ARM_Cortex-M0%2B" title="ARM Cortex-M0+" class="mw-redirect">ARM Cortex-M0+</a>, <a href="/wiki/ARM_Cortex-M1" title="ARM Cortex-M1" class="mw-redirect">ARM Cortex-M1</a></td>
<td></td>
<td>Microcontroller</td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv7-M</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM_Cortex-M3" title="ARM Cortex-M3" class="mw-redirect">ARM Cortex-M3</a></td>
<td></td>
<td>
<center>Microcontroller</center>
</td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv7E-M</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM_Cortex-M4" title="ARM Cortex-M4" class="mw-redirect">ARM Cortex-M4</a></td>
<td></td>
<td>
<center>Microcontroller</center>
</td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv7-R</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM_Cortex-R4" title="ARM Cortex-R4" class="mw-redirect">ARM Cortex-R4</a>, <a href="/wiki/ARM_Cortex-R5" title="ARM Cortex-R5" class="mw-redirect">ARM Cortex-R5</a>, <a href="/wiki/ARM_Cortex-R7" title="ARM Cortex-R7" class="mw-redirect">ARM Cortex-R7</a></td>
<td></td>
<td>
<center><a href="/wiki/Real-time_computing" title="Real-time computing">Real-time</a></center>
</td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv7-A</center>
</td>
<td>
<center>32</center>
</td>
<td><a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">ARM Cortex-A5</a>, <a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7" class="mw-redirect">ARM Cortex-A7</a>, <a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">ARM Cortex-A8</a>, <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9" class="mw-redirect">ARM Cortex-A9</a>, <a href="/wiki/ARM_Cortex-A12" title="ARM Cortex-A12">ARM Cortex-A12</a>, <a href="/wiki/ARM_Cortex-A15" title="ARM Cortex-A15">ARM Cortex-A15</a>, <a href="/wiki/ARM_Cortex-A17" title="ARM Cortex-A17" class="mw-redirect">ARM Cortex-A17</a></td>
<td><a href="/wiki/Krait_(CPU)" title="Krait (CPU)">Krait</a>, <a href="/wiki/Scorpion_(CPU)" title="Scorpion (CPU)">Scorpion</a>, PJ4/Sheeva, <a href="/wiki/Apple_A6" title="Apple A6">Apple A6</a>/<a href="/wiki/Apple_A6X" title="Apple A6X">A6X</a>&#160;(Swift)</td>
<td>
<center>Application</center>
</td>
<td></td>
</tr>
<tr>
<td>
<center>ARMv8-A</center>
</td>
<td>
<center>64/32</center>
</td>
<td><a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53" class="mw-redirect">ARM Cortex-A53</a>, <a href="/wiki/ARM_Cortex-A57" title="ARM Cortex-A57">ARM Cortex-A57</a><sup id="cite_ref-cortex-a50_announce_23-0" class="reference"><a href="#cite_note-cortex-a50_announce-23"><span>[</span>23<span>]</span></a></sup></td>
<td><a href="/wiki/Applied_Micro_Circuits_Corporation#History" title="Applied Micro Circuits Corporation">X-Gene</a>, <a href="/wiki/Project_Denver" title="Project Denver">Denver</a>, <a href="/wiki/Apple_A7" title="Apple A7">Apple A7</a>&#160;(Cyclone)</td>
<td>
<center>Application</center>
</td>
<td>
<center><sup id="cite_ref-24" class="reference"><a href="#cite_note-24"><span>[</span>24<span>]</span></a></sup><sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span>[</span>25<span>]</span></a></sup></center>
</td>
</tr>
<tr>
<td>
<center>ARMv8-R</center>
</td>
<td>
<center>32</center>
</td>
<td>No announcements yet</td>
<td></td>
<td>
<center>Real-time</center>
</td>
<td>
<center><sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span>[</span>26<span>]</span></a></sup><sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span>[</span>27<span>]</span></a></sup></center>
</td>
</tr>
</table>
<p>A list of vendors who implement ARM cores in their design (application specific standard products (ASSP), microprocessor and microcontrollers) is provided by ARM Holdings.<sup id="cite_ref-28" class="reference"><a href="#cite_note-28"><span>[</span>28<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Example_applications_of_ARM_cores">Example applications of ARM cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=8" title="Edit section: Example applications of ARM cores">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">List of applications of ARM cores</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Quad-core_Android_%22mini_PC%22,_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/220px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/330px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/440px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Quad-core_Android_%22mini_PC%22,_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Tronsmart MK908, a <a href="/wiki/Rockchip" title="Rockchip">Rockchip</a>-based quad-core Android "mini PC", with a microSD card next to it for a size comparison.</div>
</div>
</div>
<p>ARM cores are used in a number of products, particularly <a href="/wiki/PDA" title="PDA" class="mw-redirect">PDAs</a> and <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>. Some computing examples are the <a href="/wiki/Microsoft_Surface" title="Microsoft Surface">Microsoft Surface</a>, Apple's iPad and <a href="/wiki/ASUS_Eee_Pad_Transformer" title="ASUS Eee Pad Transformer" class="mw-redirect">ASUS Eee Pad Transformer</a>. Others include Apple's iPhone smartphone and iPod portable media player, <a href="/wiki/Canon_PowerShot_A470" title="Canon PowerShot A470" class="mw-redirect">Canon PowerShot A470</a> digital camera, <a href="/wiki/Nintendo_DS" title="Nintendo DS">Nintendo DS</a> handheld game console and <a href="/wiki/TomTom" title="TomTom">TomTom</a> turn-by-turn navigation system.</p>
<p>In 2005, ARM Holdings took part in the development of Manchester University's computer, <a href="/wiki/SpiNNaker" title="SpiNNaker">SpiNNaker</a>, which used ARM cores to simulate the human brain.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span>[</span>29<span>]</span></a></sup></p>
<p>ARM chips are also used in <a href="/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi</a>, <a href="/wiki/BeagleBoard" title="BeagleBoard">BeagleBoard</a>, <a href="/wiki/BeagleBone" title="BeagleBone" class="mw-redirect">BeagleBone</a>, <a href="/wiki/PandaBoard" title="PandaBoard">PandaBoard</a> and other <a href="/wiki/Single-board_computer" title="Single-board computer">single-board computers</a>, because they are very small, inexpensive and consume very little power.</p>
<h2><span class="mw-headline" id="32-bit_architecture"><span id="32-bit"></span>32-bit architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=9" title="Edit section: 32-bit architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The 32-bit ARM architecture, such as <b>ARMv7-A</b>, is the most widely used architecture in mobile devices.<sup id="cite_ref-popular_9-1" class="reference"><a href="#cite_note-popular-9"><span>[</span>9<span>]</span></a></sup></p>
<p>From 1995, the <i><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp">ARM Architecture Reference Manual</a></i> has been the primary source of documentation on the ARM processor architecture and instruction set, distinguishing interfaces that all ARM processors are required to support (such as instruction semantics) from implementation details that may vary. The architecture has evolved over time, and version 7 of the architecture, ARMv7, that defines the architecture for the first of the Cortex series of cores, defines three architecture "profiles":</p>
<ul>
<li>A-profile, the "Application" profile: <a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">Cortex-A</a> series</li>
<li>R-profile, the "Real-time" profile: <a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">Cortex-R</a> series</li>
<li>M-profile, the "Microcontroller" profile: <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a> series</li>
</ul>
<p>Although the architecture profiles were first defined for ARMv7, ARM subsequently defined the ARMv6-M architecture (used by the Cortex <a href="/wiki/ARM_Cortex-M0" title="ARM Cortex-M0" class="mw-redirect">M0</a>/<a href="/wiki/ARM_Cortex-M0%2B" title="ARM Cortex-M0+" class="mw-redirect">M0+</a>/<a href="/wiki/ARM_Cortex-M1" title="ARM Cortex-M1" class="mw-redirect">M1</a>) as a subset of the ARMv7-M profile with fewer instructions.</p>
<h3><span class="mw-headline" id="CPU_modes">CPU modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=10" title="Edit section: CPU modes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Except in the M-profile, the 32-bit ARM architecture specifies several CPU modes, depending on the implemented architecture features. At any moment in time, the CPU can be in only one mode, but it can switch modes due to external events (interrupts) or programmatically.<sup id="cite_ref-Chdddhea_30-0" class="reference"><a href="#cite_note-Chdddhea-30"><span>[</span>30<span>]</span></a></sup></p>
<ul>
<li><i>User mode:</i> The only non-privileged mode.</li>
<li><i>FIQ mode:</i> A privileged mode that is entered whenever the processor accepts an FIQ interrupt.</li>
<li><i>IRQ mode:</i> A privileged mode that is entered whenever the processor accepts an IRQ interrupt.</li>
<li><i>Supervisor (svc) mode:</i> A privileged mode entered whenever the CPU is reset or when an SVC instruction is executed.</li>
<li><i>Abort mode:</i> A privileged mode that is entered whenever a prefetch abort or data abort exception occurs.</li>
<li><i>Undefined mode:</i> A privileged mode that is entered whenever an undefined instruction exception occurs.</li>
<li><i>System mode (ARMv4 and above):</i> The only privileged mode that is not entered by an exception. It can only be entered by executing an instruction that explicitly writes to the mode bits of the CPSR.</li>
<li><i>Monitor mode (ARMv6 and ARMv7 Security Extensions, ARMv8 EL3):</i> A monitor mode is introduced to support TrustZone extension in ARM cores.</li>
<li><i>Hyp mode (ARMv7 Virtualization Extensions, ARMv8 EL2):</i> A hypervisor mode that supports virtualization of the non-secure operation of the CPU.<sup id="cite_ref-2012-lpc-arm-zyngier_31-0" class="reference"><a href="#cite_note-2012-lpc-arm-zyngier-31"><span>[</span>31<span>]</span></a></sup></li>
</ul>
<h3><span class="mw-headline" id="Instruction_set">Instruction set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=11" title="Edit section: Instruction set">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The original (and subsequent) ARM implementation was hardwired without <a href="/wiki/Microcode" title="Microcode">microcode</a>, like the much simpler <a href="/wiki/8-bit" title="8-bit">8-bit</a> <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a> processor used in prior Acorn microcomputers.</p>
<p>The 32-bit ARM architecture (and the 64-bit architecture for the most part) includes the following RISC features:</p>
<ul>
<li><a href="/wiki/Load/store_architecture" title="Load/store architecture">Load/store architecture</a>.</li>
<li>No support for <a href="/wiki/Data_structure_alignment" title="Data structure alignment">unaligned memory accesses</a> in the original version of the architecture. ARMv6 and later, except some microcontroller versions, support unaligned accesses for half-word and single-word load/store instructions with some limitations, such as no guaranteed <a href="/wiki/Linearizability" title="Linearizability">atomicity</a>.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32"><span>[</span>32<span>]</span></a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33"><span>[</span>33<span>]</span></a></sup></li>
<li>Uniform 16× 32-bit <a href="/wiki/Register_file" title="Register file">register file</a> (including the Program Counter, Stack Pointer and the Link Register).</li>
<li>Fixed instruction width of 32&#160;bits to ease decoding and <a href="/wiki/Pipelining" title="Pipelining" class="mw-redirect">pipelining</a>, at the cost of decreased <a href="/wiki/Code_density" title="Code density" class="mw-redirect">code density</a>. Later, the <a href="#Thumb">Thumb instruction set</a> added 16-bit instructions and increased code density.</li>
<li>Mostly single clock-cycle execution.</li>
</ul>
<p>To compensate for the simpler design, compared with processors like the Intel 80286 and <a href="/wiki/Motorola_68020" title="Motorola 68020">Motorola 68020</a>, some additional design features were used:</p>
<ul>
<li>Conditional execution of most instructions reduces branch overhead and compensates for the lack of a <a href="/wiki/Branch_predictor" title="Branch predictor">branch predictor</a>.</li>
<li>Arithmetic instructions alter <a href="/wiki/Condition_Code_Register" title="Condition Code Register" class="mw-redirect">condition codes</a> only when desired.</li>
<li>32-bit <a href="/wiki/Barrel_shifter" title="Barrel shifter">barrel shifter</a> can be used without performance penalty with most arithmetic instructions and address calculations.</li>
<li>Has powerful indexed <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a>.</li>
<li>A <a href="/wiki/Link_register" title="Link register">link register</a> supports fast leaf function calls.</li>
<li>A simple, but fast, 2-priority-level <a href="/wiki/Interrupt" title="Interrupt">interrupt</a> subsystem has switched register banks.</li>
</ul>
<h4><span class="mw-headline" id="Arithmetic_instructions">Arithmetic instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=12" title="Edit section: Arithmetic instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM supports add, subtract, and multiply instructions. The integer divide instructions are only implemented by ARM cores based on the following ARM architectures:</p>
<ul>
<li>ARMv7-M and ARMv7E-M architectures always include divide instructions.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34"><span>[</span>34<span>]</span></a></sup></li>
<li>ARMv7-R architecture always includes divide instructions in the Thumb instruction set, but optionally in its 32-bit instruction set.<sup id="cite_ref-ARMv7-AR-Ref_35-0" class="reference"><a href="#cite_note-ARMv7-AR-Ref-35"><span>[</span>35<span>]</span></a></sup></li>
<li>ARMv7-A architecture optionally includes the divide instructions. The instructions might not be implemented, or implemented only in the Thumb instruction set, or implemented in both the Thumb and ARM instructions sets, or implemented if the Virtualization Extensions are included.<sup id="cite_ref-ARMv7-AR-Ref_35-1" class="reference"><a href="#cite_note-ARMv7-AR-Ref-35"><span>[</span>35<span>]</span></a></sup></li>
</ul>
<h4><span class="mw-headline" id="Registers">Registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=13" title="Edit section: Registers">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable" style="float: right; margin-left: 1.5em; margin-right: 0; margin-top: 0;">
<caption>Registers across CPU modes</caption>
<tr>
<th>usr</th>
<th>sys</th>
<th>svc</th>
<th>abt</th>
<th>und</th>
<th>irq</th>
<th>fiq</th>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R0</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R1</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R2</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R3</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R4</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R5</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R6</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R7</td>
</tr>
<tr align="center">
<td colspan="6">R8</td>
<td>R8_fiq</td>
</tr>
<tr align="center">
<td colspan="6">R9</td>
<td>R9_fiq</td>
</tr>
<tr align="center">
<td colspan="6">R10</td>
<td>R10_fiq</td>
</tr>
<tr align="center">
<td colspan="6">R11</td>
<td>R11_fiq</td>
</tr>
<tr align="center">
<td colspan="6">R12</td>
<td>R12_fiq</td>
</tr>
<tr align="center">
<td colspan="2">R13</td>
<td>R13_svc</td>
<td>R13_abt</td>
<td>R13_und</td>
<td>R13_irq</td>
<td>R13_fiq</td>
</tr>
<tr align="center">
<td colspan="2">R14</td>
<td>R14_svc</td>
<td>R14_abt</td>
<td>R14_und</td>
<td>R14_irq</td>
<td>R14_fiq</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">R15</td>
</tr>
<tr>
<td colspan="7" style="text-align:center;">CPSR</td>
</tr>
<tr align="center">
<td colspan="2"></td>
<td>SPSR_svc</td>
<td>SPSR_abt</td>
<td>SPSR_und</td>
<td>SPSR_irq</td>
<td>SPSR_fiq</td>
</tr>
</table>
<p>Registers R0 through R7 are the same across all CPU modes; they are never banked.</p>
<p>R13 and R14 are banked across all privileged CPU modes except system mode. That is, each mode that can be entered because of an exception has its own R13 and R14. These registers generally contain the stack pointer and the return address from function calls, respectively.</p>
<p>Aliases:</p>
<ul>
<li>R13 is also referred to as SP, the Stack Pointer.</li>
<li>R14 is also referred to as LR, the Link Register.</li>
<li>R15 is also referred to as PC, the Program Counter.</li>
</ul>
<p>CPSR has the following 32&#160;bits.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36"><span>[</span>36<span>]</span></a></sup></p>
<ul>
<li>M (bits 0–4) is the processor mode bits.</li>
<li>T (bit 5) is the Thumb state bit.</li>
<li>F (bit 6) is the FIQ disable bit.</li>
<li>I (bit 7) is the IRQ disable bit.</li>
<li>A (bit 8) is the imprecise data abort disable bit.</li>
<li>E (bit 9) is the data endianness bit.</li>
<li>IT (bits 10–15 and 25–26) is the if-then state bits.</li>
<li>GE (bits 16–19) is the greater-than-or-equal-to bits.</li>
<li>DNM (bits 20–23) is the do not modify bits.</li>
<li>J (bit 24) is the Java state bit.</li>
<li>Q (bit 27) is the sticky overflow bit.</li>
<li>V (bit 28) is the overflow bit.</li>
<li>C (bit 29) is the carry/borrow/extend bit.</li>
<li>Z (bit 30) is the zero bit.</li>
<li>N (bit 31) is the negative/less than bit.</li>
</ul>
<h4><span class="mw-headline" id="Conditional_execution">Conditional execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=14" title="Edit section: Conditional execution">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Almost every ARM instruction has a conditional execution feature called <a href="/wiki/Branch_predication" title="Branch predication">predication</a>, which is implemented with a 4-bit condition code selector (the predicate). To allow for unconditional execution, one of the four-bit codes causes the instruction to be always executed. Most other CPU architectures only have condition codes on branch instructions.</p>
<p>Though the predicate takes up 4 of the 32&#160;bits in an instruction code, and thus cuts down significantly on the encoding bits available for displacements in memory access instructions, it avoids branch instructions when generating code for small <a href="/wiki/Conditional_(programming)" title="Conditional (programming)" class="mw-redirect"><code>if</code> statements</a>. Apart from eliminating the branch instructions themselves, this preserves the fetch/decode/execute pipeline at the cost of only one cycle per skipped instruction.</p>
<p>The standard example of conditional execution is the subtraction-based <a href="/wiki/Euclidean_algorithm" title="Euclidean algorithm">Euclidean algorithm</a>:</p>
<p>In the <a href="/wiki/C_(programming_language)" title="C (programming language)">C programming language</a>, the loop is:</p>
<div dir="ltr" class="mw-geshi mw-code mw-content-ltr">
<div class="c source-c">
<pre class="de1">
    <span class="kw1">while</span> <span class="br0">(</span>i <span class="sy0">!=</span> j<span class="br0">)</span>
    <span class="br0">{</span>
       <span class="kw1">if</span> <span class="br0">(</span>i <span class="sy0">&gt;</span> j<span class="br0">)</span>
       <span class="br0">{</span>
           i <span class="sy0">-=</span> j<span class="sy0">;</span>
       <span class="br0">}</span>
       <span class="kw1">else</span>  <span class="coMULTI">/* i &lt; j (since i != j in while condition) */</span>
       <span class="br0">{</span>
           j <span class="sy0">-=</span> i<span class="sy0">;</span>
       <span class="br0">}</span>
    <span class="br0">}</span>
</pre></div>
</div>
<p>In ARM <a href="/wiki/Assembly_language" title="Assembly language">assembly</a>, the loop is:</p>
<div dir="ltr" class="mw-geshi mw-code mw-content-ltr">
<div class="arm source-arm">
<pre class="de1">
loop<span class="sy0">:</span>   <span class="kw5">CMP</span>  Ri<span class="sy0">,</span> Rj         <span class="co1">; set condition "NE" if (i != j),</span>
                            <span class="co1">;               "GT" if (i &gt; j),</span>
                            <span class="co1">;            or "LT" if (i &lt; j)</span>
        <span class="kw2">SUBGT</span>  Ri<span class="sy0">,</span> Ri<span class="sy0">,</span> Rj   <span class="co1">; if "GT" (Greater Than), i = i-j;</span>
        <span class="kw2">SUBLT</span>  Rj<span class="sy0">,</span> Rj<span class="sy0">,</span> Ri   <span class="co1">; if "LT" (Less Than), j = j-i;</span>
        <span class="kw8">BNE</span>  loop           <span class="co1">; if "NE" (Not Equal), then loop</span>
</pre></div>
</div>
<p>which avoids the branches around the <code>then</code> and <code>else</code> clauses. If <code>Ri</code> and <code>Rj</code> are equal then neither of the <code>SUB</code> instructions will be executed, eliminating the need for a conditional branch to implement the <code>while</code> check at the top of the loop, for example had <code>SUBLE</code> (less than or equal) been used.</p>
<p>One of the ways that Thumb code provides a more dense encoding is to remove the four bit selector from non-branch instructions.</p>
<h4><span class="mw-headline" id="Other_features">Other features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=15" title="Edit section: Other features">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Another feature of the <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a> is the ability to fold shifts and rotates into the "data processing" (arithmetic, logical, and register-register move) instructions, so that, for example, the C statement</p>
<div dir="ltr" class="mw-geshi mw-code mw-content-ltr">
<div class="c source-c">
<pre class="de1">
a <span class="sy0">+=</span> <span class="br0">(</span>j <span class="sy0">&lt;&lt;</span> <span class="nu0">2</span><span class="br0">)</span><span class="sy0">;</span>
</pre></div>
</div>
<p>could be rendered as a single-word, single-cycle instruction:<sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span>[</span>37<span>]</span></a></sup></p>
<div dir="ltr" class="mw-geshi mw-code mw-content-ltr">
<div class="arm source-arm">
<pre class="de1">
<span class="kw1">ADD</span>  Ra<span class="sy0">,</span> Ra<span class="sy0">,</span> Rj<span class="sy0">,</span> <span class="kw1">LSL</span> #<span class="nu0">2</span>
</pre></div>
</div>
<p>This results in the typical ARM program being denser than expected with fewer memory accesses; thus the pipeline is used more efficiently.</p>
<p>The ARM processor also has features rarely seen in other RISC architectures, such as <a href="/wiki/Program_counter" title="Program counter">PC</a>-relative addressing (indeed, on the 32-bit<sup id="cite_ref-v8arch_1-3" class="reference"><a href="#cite_note-v8arch-1"><span>[</span>1<span>]</span></a></sup> ARM the <a href="/wiki/Program_counter" title="Program counter">PC</a> is one of its 16&#160;registers) and pre- and post-increment addressing modes.</p>
<p>The ARM instruction set has increased over time. Some early ARM processors (before ARM7TDMI), for example, have no instruction to store a two-byte quantity.</p>
<h4><span class="mw-headline" id="Pipelines_and_other_implementation_issues">Pipelines and other implementation issues</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=16" title="Edit section: Pipelines and other implementation issues">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM7 and earlier implementations have a three-stage <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipeline</a>; the stages being fetch, decode and execute. Higher-performance designs, such as the ARM9, have deeper pipelines: Cortex-A8 has thirteen stages. Additional implementation changes for higher performance include a faster adder and more extensive branch prediction logic. The difference between the ARM7DI and ARM7DMI cores, for example, was an improved multiplier; hence the added "M".</p>
<h4><span class="mw-headline" id="Coprocessors">Coprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=17" title="Edit section: Coprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM architecture provides a non-intrusive way of extending the instruction set using "coprocessors" that can be addressed using MCR, MRC, MRRC, MCRR, and similar instructions. The coprocessor space is divided logically into 16&#160;coprocessors with numbers from 0 to 15, coprocessor&#160;15 (cp15) being reserved for some typical control functions like managing the caches and <a href="/wiki/Memory_management_unit" title="Memory management unit">MMU</a> operation on processors that have one.</p>
<p>In ARM-based machines, peripheral devices are usually attached to the processor by mapping their physical registers into ARM memory space, into the coprocessor space, or by connecting to another device (a bus) that in turn attaches to the processor. Coprocessor accesses have lower latency, so some peripherals—for example an XScale interrupt controller—are accessible in both ways: through memory and through coprocessors.</p>
<p>In other cases, chip designers only integrate hardware using the coprocessor mechanism. For example, an image processing engine might be a small ARM7TDMI core combined with a coprocessor that has specialised operations to support a specific set of HDTV transcoding primitives.</p>
<h3><span class="mw-headline" id="Debugging">Debugging</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=18" title="Edit section: Debugging">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="metadata plainlinks ambox ambox-content ambox-Refimprove" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px;"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" /></a></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This section <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>. <span class="hide-when-compact">Please help <a class="external text" href="//en.wikipedia.org/w/index.php?title=ARM_architecture&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing/1" title="Help:Introduction to referencing/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.</span> <small><i>(March 2011)</i></small></span></td>
</tr>
</table>
<p>All modern ARM processors include hardware debugging facilities, allowing software debuggers to perform operations such as halting, stepping, and breakpointing of code starting from reset. These facilities are built using <a href="/wiki/JTAG" title="JTAG" class="mw-redirect">JTAG</a> support, though some newer cores optionally support ARM's own two-wire "SWD" protocol. In ARM7TDMI cores, the "D" represented JTAG debug support, and the "I" represented presence of an "EmbeddedICE" debug module. For ARM7 and ARM9 core generations, EmbeddedICE over JTAG was a de facto debug standard, though not architecturally guaranteed.</p>
<p>The ARMv7 architecture defines basic debug facilities at an architectural level. These include breakpoints, watchpoints and instruction execution in a "Debug Mode"; similar facilities were also available with EmbeddedICE. Both "halt mode" and "monitor" mode debugging are supported. The actual transport mechanism used to access the debug facilities is not architecturally specified, but implementations generally include JTAG support.</p>
<p>There is a separate ARM "CoreSight" debug architecture, which is not architecturally required by ARMv7 processors.</p>
<h3><span class="mw-headline" id="DSP_enhancement_instructions">DSP enhancement instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=19" title="Edit section: DSP enhancement instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To improve the ARM architecture for <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> and multimedia applications, DSP instructions were added to the set.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38"><span>[</span>38<span>]</span></a></sup> These are signified by an "E" in the name of the ARMv5TE and ARMv5TEJ architectures. E-variants also imply T,D,M and I.</p>
<p>The new instructions are common in <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processor</a> architectures. They include variations on signed <a href="/wiki/Multiply%E2%80%93accumulate" title="Multiply–accumulate" class="mw-redirect">multiply–accumulate</a>, saturated add and subtract, and count leading zeros.</p>
<h3><span class="mw-headline" id="SIMD_extensions_for_multimedia">SIMD extensions for multimedia</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=20" title="Edit section: SIMD extensions for multimedia">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in ARMv6 architecture.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39"><span>[</span>39<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Jazelle">Jazelle</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=21" title="Edit section: Jazelle">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></div>
<p>Jazelle DBX (Direct Bytecode eXecution) is a technique that allows Java Bytecode to be executed directly in the ARM architecture as a third execution state (and instruction set) alongside the existing ARM and Thumb-mode. Support for this state is signified by the "J" in the ARMv5TEJ architecture, and in ARM9EJ-S and ARM7EJ-S core names. Support for this state is required starting in ARMv6 (except for the ARMv7-M profile), though newer cores only include a trivial implementation that provides no hardware acceleration.</p>
<h3><span class="mw-headline" id="Thumb"><span id="Thumb"></span>Thumb</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=22" title="Edit section: Thumb">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To improve compiled code-density, processors since the ARM7TDMI (released in 1994<sup id="cite_ref-40" class="reference"><a href="#cite_note-40"><span>[</span>40<span>]</span></a></sup>) have featured <i>Thumb</i> instruction set, which have their own state. (The "T" in "TDMI" indicates the Thumb feature.) When in this state, the processor executes the Thumb instruction set, a compact 16-bit encoding for a subset of the ARM instruction set.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41"><span>[</span>41<span>]</span></a></sup> Most of the Thumb instructions are directly mapped to normal ARM instructions. The space-saving comes from making some of the instruction operands implicit and limiting the number of possibilities compared to the ARM instructions executed in the ARM instruction set state.</p>
<p>In Thumb, the 16-bit opcodes have less functionality. For example, only branches can be conditional, and many opcodes are restricted to accessing only half of all of the CPU's general-purpose registers. The shorter opcodes give improved code density overall, even though some operations require extra instructions. In situations where the memory port or bus width is constrained to less than 32&#160;bits, the shorter Thumb opcodes allow increased performance compared with 32-bit ARM code, as less program code may need to be loaded into the processor over the constrained memory bandwidth.</p>
<p>Embedded hardware, such as the <a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, typically have a small amount of RAM accessible with a full 32-bit datapath; the majority is accessed via a 16-bit or narrower secondary datapath. In this situation, it usually makes sense to compile Thumb code and hand-optimise a few of the most CPU-intensive sections using full 32-bit ARM instructions, placing these wider instructions into the 32-bit bus accessible memory.</p>
<p>The first processor with a Thumb <a href="/wiki/Instruction_decoder" title="Instruction decoder" class="mw-redirect">instruction decoder</a> was the ARM7TDMI. All ARM9 and later families, including XScale, have included a Thumb instruction decoder.</p>
<h3><span class="mw-headline" id="Thumb-2">Thumb-2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=23" title="Edit section: Thumb-2">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Thumb-2</i> technology was introduced in the <i>ARM1156&#160;core</i>, announced in 2003. Thumb-2 extends the limited 16-bit instruction set of Thumb with additional 32-bit instructions to give the instruction set more breadth, thus producing a variable-length instruction set. A stated aim for Thumb-2 was to achieve code density similar to Thumb with performance similar to the ARM instruction set on 32-bit memory. In ARMv7 this goal can be said to have been met.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (December 2011)">citation needed</span></a></i>]</sup></p>
<p>Thumb-2 extends the Thumb instruction set with bit-field manipulation, table branches and conditional execution. At the same time, the ARM instruction set was extended to maintain equivalent functionality in both instruction sets. A new "Unified Assembly Language" (UAL) supports generation of either Thumb or ARM instructions from the same source code; versions of Thumb seen on ARMv7 processors are essentially as capable as ARM code (including the ability to write interrupt handlers). This requires a bit of care, and use of a new "IT" (if-then) instruction, which permits up to four successive instructions to execute based on a tested condition, or on its inverse. When compiling into ARM code this is ignored, but when compiling into Thumb it generates an actual instruction. For example:</p>
<div dir="ltr" class="mw-geshi mw-code mw-content-ltr">
<div class="arm source-arm">
<pre class="de1">
<span class="co1">; if (r0 == r1)</span>
<span class="kw5">CMP</span> <span class="kw35">r0</span><span class="sy0">,</span> <span class="kw35">r1</span>
<span class="kw7">ITE</span> EQ        <span class="co1">; ARM: no code ... Thumb: IT instruction</span>
<span class="co1">; then r0 = r2;</span>
<span class="kw2">MOVEQ</span> <span class="kw35">r0</span><span class="sy0">,</span> <span class="kw35">r2</span>  <span class="co1">; ARM: conditional; Thumb: condition via ITE 'T' (then)</span>
<span class="co1">; else r0 = r3;</span>
<span class="kw2">MOVNE</span> <span class="kw35">r0</span><span class="sy0">,</span> <span class="kw35">r3</span>  <span class="co1">; ARM: conditional; Thumb: condition via ITE 'E' (else)</span>
<span class="co1">; recall that the Thumb MOV instruction has no bits to encode "EQ" or "NE"</span>
</pre></div>
</div>
<p>All ARMv7 chips support the Thumb instruction set. All chips in the Cortex-A series, Cortex-R series, and ARM11 series support both "ARM instruction set state" and "Thumb instruction set state", while chips in the <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a> series support only the Thumb instruction set.<sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span>[</span>42<span>]</span></a></sup><sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span>[</span>43<span>]</span></a></sup><sup id="cite_ref-44" class="reference"><a href="#cite_note-44"><span>[</span>44<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Thumb_Execution_Environment_.28ThumbEE.29"><span id="ThumbEE"></span>Thumb Execution Environment (ThumbEE)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=24" title="Edit section: Thumb Execution Environment (ThumbEE)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>ThumbEE</i> (erroneously called <i>Thumb-2EE</i> in some ARM documentation), marketed as <a rel="nofollow" class="external text" href="http://www.arm.com/products/processors/technologies/jazelle.php">Jazelle RCT</a> (Runtime Compilation Target), was announced in 2005, first appearing in the <i>Cortex-A8</i> processor. ThumbEE is a fourth Instruction set state, making small changes to the Thumb-2 extended Thumb instruction set. These changes make the instruction set particularly suited to code generated at runtime (e.g. by <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">JIT compilation</a>) in managed <i>Execution Environments</i>. ThumbEE is a target for languages such as <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a>, <a href="/wiki/C_Sharp_(programming_language)" title="C Sharp (programming language)">C#</a>, <a href="/wiki/Perl" title="Perl">Perl</a>, and <a href="/wiki/Python_(programming_language)" title="Python (programming language)">Python</a>, and allows <a href="/wiki/JIT_compiler" title="JIT compiler" class="mw-redirect">JIT compilers</a> to output smaller compiled code without impacting performance.</p>
<p>New features provided by ThumbEE include automatic null pointer checks on every load and store instruction, an instruction to perform an array bounds check, and special instructions that call a handler. In addition, because it utilises Thumb-2 technology, ThumbEE provides access to registers r8-r15 (where the Jazelle/DBX Java VM state is held).<sup id="cite_ref-45" class="reference"><a href="#cite_note-45"><span>[</span>45<span>]</span></a></sup> Handlers are small sections of frequently called code, commonly used to implement high level languages, such as allocating memory for a new object. These changes come from repurposing a handful of opcodes, and knowing the core is in the new ThumbEE Instruction set state.</p>
<p>On 23 November 2011, ARM Holdings deprecated any use of the ThumbEE instruction set,<sup id="cite_ref-46" class="reference"><a href="#cite_note-46"><span>[</span>46<span>]</span></a></sup> and ARMv8 removes support for ThumbEE.</p>
<h3><span class="mw-headline" id="Floating-point_.28VFP.29"><span id="VFP"></span>Floating-point (VFP)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=25" title="Edit section: Floating-point (VFP)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>VFP</i> (Vector Floating Point) technology is an <i>FPU</i> coprocessor extension to the ARM architecture. It provides low-cost <a href="/wiki/Single_precision_floating-point_format" title="Single precision floating-point format" class="mw-redirect">single-precision</a> and <a href="/wiki/Double_precision_floating-point_format" title="Double precision floating-point format" class="mw-redirect">double-precision</a> floating-point computation fully compliant with the <i><a href="/wiki/IEEE_754" title="IEEE 754" class="mw-redirect">ANSI/IEEE Std 754-1985 Standard for Binary Floating-Point Arithmetic</a></i>. VFP provides floating-point computation suitable for a wide spectrum of applications such as PDAs, smartphones, voice compression and decompression, three-dimensional graphics and digital audio, printers, set-top boxes, and automotive applications. The VFP architecture was intended to support execution of short "vector mode" instructions but these operated on each vector element sequentially and thus did not offer the performance of true <a href="/wiki/SIMD" title="SIMD">single instruction, multiple data</a> (SIMD) vector parallelism. This vector mode was therefore removed shortly after its introduction,<sup id="cite_ref-47" class="reference"><a href="#cite_note-47"><span>[</span>47<span>]</span></a></sup> to be replaced with the much more powerful NEON Advanced SIMD unit.</p>
<p>Some devices such as the ARM Cortex-A8 have a cut-down <i>VFPLite</i> module instead of a full VFP module, and require roughly ten times more clock cycles per float operation.<sup id="cite_ref-cortex_a9_48-0" class="reference"><a href="#cite_note-cortex_a9-48"><span>[</span>48<span>]</span></a></sup> Other floating-point and/or SIMD coprocessors found in ARM-based processors include <a href="/w/index.php?title=Floating_Point_Accelerator&amp;action=edit&amp;redlink=1" class="new" title="Floating Point Accelerator (page does not exist)">FPA</a>, FPE, <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">iwMMXt</a>. They provide some of the same functionality as VFP but are not <a href="/wiki/Opcode" title="Opcode">opcode</a>-compatible with it.</p>
<dl>
<dt>VFPv1</dt>
<dd>Obsolete.</dd>
<dt>VFPv2</dt>
<dd>An optional extension to the ARM instruction set in the ARMv5TE, ARMv5TEJ and ARMv6 architectures. VFPv2 has 16 64-bit FPU registers.</dd>
<dt>VFPv3 or VFPv3-D32</dt>
<dd>Implemented on the Cortex-A8 and A9 ARMv7 processors. It is backwards compatible with VFPv2, except that it cannot trap floating-point exceptions. VFPv3 has 32 64-bit FPU registers as standard, adds VCVT instructions to convert between scalar, float and double, adds immediate mode to VMOV such that constants can be loaded into FPU registers.</dd>
<dt>VFPv3-D16</dt>
<dd>As above, but with only 16 64-bit FPU registers. Implemented on Cortex-R4 and R5 processors.</dd>
<dt>VFPv3-F16</dt>
<dd>Uncommon; it supports <a href="/wiki/Half-precision_floating-point_format" title="Half-precision floating-point format">IEEE754-2008 half-precision (16-bit) floating point</a>.</dd>
<dt>VFPv4 or VFPv4-D32</dt>
<dd>Implemented on the Cortex-A12 and A15 ARMv7 processors. VFPv4 has 32 64-bit FPU registers as standard, adds both half-precision extensions and <a href="/wiki/Fused_multiply%E2%80%93add" title="Fused multiply–add" class="mw-redirect">fused multiply-accumulate</a> instructions to the features of VFPv3.</dd>
<dt>VFPv4-D16</dt>
<dd>As above, but it has only 16 64-bit FPU registers. Implemented on Cortex-A5 and A7 processors.</dd>
</dl>
<p>In <a href="/wiki/Debian" title="Debian">Debian</a> Linux and derivatives <b>armhf</b> (<b>ARM hard float</b>) refers to the ARMv7 architecture including the additional VFP3-D16 floating-point hardware extension (and Thumb-2) above.</p>
<ul>
<li>Software packages and cross-compiler tools use the armhf vs. arm/armel suffixes to differentiate.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49"><span>[</span>49<span>]</span></a></sup></li>
</ul>
<h3><span class="mw-headline" id="Advanced_SIMD_.28NEON.29"><span id="NEON"></span>Advanced SIMD (NEON)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=26" title="Edit section: Advanced SIMD (NEON)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <i>Advanced SIMD</i> extension (aka <i>NEON</i> or "MPE" Media Processing Engine) is a combined 64- and <a href="/wiki/128-bit" title="128-bit">128-bit</a> SIMD instruction set that provides standardized acceleration for media and signal processing applications. NEON is included in all Cortex-A8 devices but is optional in Cortex-A9 devices.<sup id="cite_ref-50" class="reference"><a href="#cite_note-50"><span>[</span>50<span>]</span></a></sup> NEON can execute MP3 audio decoding on CPUs running at 10&#160;MHz and can run the <a href="/wiki/GSM" title="GSM">GSM</a> <a href="/wiki/Adaptive_multi-rate_compression" title="Adaptive multi-rate compression" class="mw-redirect">adaptive multi-rate</a> (AMR) speech <a href="/wiki/Codec" title="Codec">codec</a> at no more than 13&#160;MHz. It features a comprehensive instruction set, separate register files and independent execution hardware.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51"><span>[</span>51<span>]</span></a></sup> NEON supports 8-, 16-, 32- and 64-bit integer and single-precision (32-bit) floating-point data and SIMD operations for handling audio and video processing as well as graphics and gaming processing. In NEON, the SIMD supports up to 16&#160;operations at the same time. The NEON hardware shares the same floating-point registers as used in VFP. Devices such as the ARM Cortex-A8 and Cortex-A9 support 128-bit vectors but will execute with 64&#160;bits at a time,<sup id="cite_ref-cortex_a9_48-1" class="reference"><a href="#cite_note-cortex_a9-48"><span>[</span>48<span>]</span></a></sup> whereas newer Cortex-A15 devices can execute 128&#160;bits at a time.</p>
<p><a rel="nofollow" class="external text" href="http://projectne10.org">ProjectNe10</a> is ARM's first open source project (from its inception). The Ne10 library is a set of common, useful functions written in both NEON and C (for compatibility). The library was created to allow developers to use NEON optimizations without learning NEON but it also serves as a set of highly optimized NEON intrinsic and assembly code examples for common DSP, arithmetic and image processing routines. The code is available on <a rel="nofollow" class="external text" href="https://github.com/projectNe10/Ne10">GitHub</a>.</p>
<h3><span class="mw-headline" id="Security_extensions_.28TrustZone.29"><span id="TrustZone"></span>Security extensions (TrustZone)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=27" title="Edit section: Security extensions (TrustZone)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Security Extensions, marketed as TrustZone Technology, is in ARMv6KZ and later application profile architectures. It provides a low cost alternative to adding an additional dedicated security core to an SoC, by providing two virtual processors backed by hardware based access control. This lets the application core switch between two states, referred to as worlds (to reduce confusion with other names for capability domains), in order to prevent information from leaking from the more trusted world to the less trusted world. This world switch is generally orthogonal to all other capabilities of the processor, thus each world can operate independently of the other while using the same core. Memory and peripherals are then made aware of the operating world of the core and may use this to provide access control to secrets and code on the device.</p>
<p>Typical applications of TrustZone Technology are to run a rich operating system in the less trusted world, and smaller security-specialized code in the more trusted world (named TrustZone Software, a TrustZone optimised version of the Trusted Foundations Software developed by <a rel="nofollow" class="external text" href="http://www.tl-mobility.com">Trusted Logic Mobility</a>), allowing much tighter <a href="/wiki/Digital_rights_management" title="Digital rights management">digital rights management</a> for controlling the use of media on ARM-based devices,<sup id="cite_ref-52" class="reference"><a href="#cite_note-52"><span>[</span>52<span>]</span></a></sup> and preventing any unapproved use of the device. Trusted Foundations Software was acquired by Gemalto. Giesecke &amp; Devrient developed a rival implementation named Mobicore. In April 2012 ARM Gemalto and Giesecke &amp; Devrient combined their TrustZone portfolios into a joint venture Trustonic.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span>[</span>53<span>]</span></a></sup><sup id="cite_ref-54" class="reference"><a href="#cite_note-54"><span>[</span>54<span>]</span></a></sup> Open Virtualization is an open source implementation of the trusted world architecture for TrustZone.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55"><span>[</span>55<span>]</span></a></sup></p>
<p>In practice, since the specific implementation details of TrustZone are proprietary and have not been publicly disclosed for review, it is unclear what level of assurance is provided for a given threat model.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2013)">citation needed</span></a></i>]</sup></p>
<h3><span class="mw-headline" id="No-execute_page_protection">No-execute page protection</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=28" title="Edit section: No-execute page protection">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As of ARMv6, the ARM architecture supports <a href="/wiki/NX_bit" title="NX bit">no-execute page protection</a>, which is referred to as <i>XN</i>, for <i>eXecute Never</i>.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56"><span>[</span>56<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="ARMv8-R"><span id="ARM8-R"></span>ARMv8-R</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=29" title="Edit section: ARMv8-R">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <b>ARMv8-R</b> sub-architecture, announced after the ARMv8-A, shares some features except that it is not 64-bit.</p>
<h2><span class="mw-headline" id="64.2F32-bit_architecture"><span id="64-bit"></span><span id="AArch64"></span><span id="AArch32"></span>64/32-bit architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=30" title="Edit section: 64/32-bit architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="ARMv8-A"><span id="ARM8-A"></span>ARMv8-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=31" title="Edit section: ARMv8-A">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Announced in October 2011,<sup id="cite_ref-armv8-a-announcement_6-1" class="reference"><a href="#cite_note-armv8-a-announcement-6"><span>[</span>6<span>]</span></a></sup> <b>ARMv8-A</b> (often called ARMv8 although not all variants are 64-bit such as ARMv8-R) represents a fundamental change to the ARM architecture. It adds a 64-bit architecture, named "AArch64", and a new "A64" instruction set. AArch64 provides <a href="/wiki/User_space" title="User space">user-space</a> compatibility with ARMv7-A ISA, the 32-bit architecture, therein referred to as "AArch32" and the old 32-bit instruction set, now named "A32". The Thumb instruction sets are referred to as "T32" and have no 64-bit counterpart. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit <a href="/wiki/Hypervisor" title="Hypervisor">hypervisor</a>.<sup id="cite_ref-v8arch_1-4" class="reference"><a href="#cite_note-v8arch-1"><span>[</span>1<span>]</span></a></sup> ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.<sup id="cite_ref-cortex-a50_announce_23-1" class="reference"><a href="#cite_note-cortex-a50_announce-23"><span>[</span>23<span>]</span></a></sup></p>
<p>To both AArch32 and AArch64, ARMv8-A makes VFPv3/v4 and advanced SIMD (NEON) standard. It also adds cryptography instructions supporting <a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a> and <a href="/wiki/SHA-1" title="SHA-1">SHA-1</a>/<a href="/wiki/SHA-2" title="SHA-2">SHA-2</a>56.</p>
<h4><span class="mw-headline" id="AArch64_features">AArch64 features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=32" title="Edit section: AArch64 features">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul>
<li>New instruction set, A64.
<ul>
<li>Has 31 general-purpose 64-bit registers.</li>
<li>Has dedicated SP or zero register.</li>
<li>The program counter (PC) is no longer accessible as a register</li>
<li>Instructions are still 32&#160;bits long and mostly the same as A32 (with LDM/STM instructions and most conditional execution dropped).
<ul>
<li>Has paired loads/stores (in place of LDM/STM).</li>
<li>No <a href="/wiki/Branch_predication" title="Branch predication">predication</a> for most instructions (except branches).</li>
</ul>
</li>
<li>Most instructions can take 32-bit or 64-bit arguments.</li>
<li>Addresses assumed to be 64-bit.</li>
</ul>
</li>
<li>Advanced SIMD (NEON) enhanced.
<ul>
<li>Has 32× 128-bit registers (up from 16), also accessible via VFPv4.</li>
<li>Supports double-precision floating point.</li>
<li>Fully IEEE 754 compliant.</li>
<li>AES encrypt/decrypt and SHA-1/SHA-2 hashing instructions also use these registers.</li>
</ul>
</li>
<li>A new exception system.
<ul>
<li>Fewer banked registers and modes.</li>
</ul>
</li>
<li>Memory translation from 48-bit virtual addresses based on the existing LPAE, which was designed to be easily extended to 64-bit.</li>
</ul>
<h2><span class="mw-headline" id="Operating_system_support">Operating system support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=33" title="Edit section: Operating system support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="32-bit_operating_systems">32-bit operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=34" title="Edit section: 32-bit operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:172px;"><a href="/wiki/File:Android_4.0.png" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Android_4.0.png/170px-Android_4.0.png" width="170" height="302" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Android_4.0.png/255px-Android_4.0.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Android_4.0.png/340px-Android_4.0.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Android_4.0.png" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Android, a <a href="/wiki/Usage_share_of_operating_systems#Mobile_devices" title="Usage share of operating systems">popular operating system</a> running on the ARM architecture.</div>
</div>
</div>
<dl>
<dt>Historical operating systems</dt>
<dd>The first ARM-based personal computer, the Acorn Archimedes, ran an interim operating system called <a href="/wiki/Arthur_(operating_system)" title="Arthur (operating system)" class="mw-redirect">Arthur</a>, which evolved into <a href="/wiki/RISC_OS" title="RISC OS">RISC OS</a>, used on later ARM-based systems from Acorn and other vendors. Some Acorn machines also had a <a href="/wiki/Unix" title="Unix">Unix</a> port called <a href="/wiki/RISC_iX" title="RISC iX">RISC iX</a>.</dd>
</dl>
<dl>
<dt>Embedded operating systems</dt>
<dd>The ARM architecture is supported by a large number of <a href="/wiki/Embedded_operating_system" title="Embedded operating system">embedded</a> and <a href="/wiki/Real-time_operating_systems" title="Real-time operating systems" class="mw-redirect">real-time operating systems</a>, including <a href="/wiki/Linux" title="Linux">Linux</a>, <a href="/wiki/Windows_CE" title="Windows CE">Windows CE</a>, <a href="/wiki/Symbian" title="Symbian">Symbian</a>, <a href="/wiki/ChibiOS/RT" title="ChibiOS/RT">ChibiOS/RT</a>, <a href="/wiki/FreeRTOS" title="FreeRTOS">FreeRTOS</a>, <a href="/wiki/ECos" title="ECos">eCos</a>, <a href="/wiki/Integrity_(operating_system)" title="Integrity (operating system)">Integrity</a>, <a href="/wiki/Nucleus_RTOS" title="Nucleus RTOS">Nucleus PLUS</a>, <a href="/wiki/MicroC/OS-II" title="MicroC/OS-II">MicroC/OS-II</a>, <a href="/wiki/PikeOS" title="PikeOS">PikeOS</a>,<sup id="cite_ref-57" class="reference"><a href="#cite_note-57"><span>[</span>57<span>]</span></a></sup> <a href="/wiki/QNX" title="QNX"></a><a href="/wiki/QNX" title="QNX">QNX</a>, <a href="/wiki/RTEMS" title="RTEMS">RTEMS</a>, <a href="/wiki/RTXC_Quadros" title="RTXC Quadros">RTXC Quadros</a>, <a href="/wiki/ThreadX" title="ThreadX">ThreadX</a>, <a href="/wiki/VxWorks" title="VxWorks">VxWorks</a>, <a href="/wiki/DRYOS" title="DRYOS">DRYOS</a>, <a href="/wiki/MQX" title="MQX">MQX</a>, <a href="/wiki/T-Kernel" title="T-Kernel">T-Kernel</a>, <a href="/wiki/Operating_System_Embedded" title="Operating System Embedded">OSE</a>, <a href="/w/index.php?title=SCIOPTA&amp;action=edit&amp;redlink=1" class="new" title="SCIOPTA (page does not exist)">SCIOPTA</a> and RISC OS.</dd>
</dl>
<dl>
<dt>Mobile device operating systems</dt>
<dd>The ARM architecture is the primary hardware environment for most mobile device operating systems such as <a href="/wiki/IOS" title="IOS">iOS</a>, <a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a>, <a href="/wiki/Windows_Phone" title="Windows Phone">Windows Phone</a>, <a href="/wiki/Windows_RT" title="Windows RT">Windows RT</a>, <a href="/wiki/Bada_OS" title="Bada OS" class="mw-redirect">Bada</a>, <a href="/wiki/Blackberry_OS" title="Blackberry OS" class="mw-redirect">Blackberry OS</a>/<a href="/wiki/Blackberry_10" title="Blackberry 10" class="mw-redirect">Blackberry 10</a>, <a href="/wiki/MeeGo" title="MeeGo">MeeGo</a>, <a href="/wiki/Firefox_OS" title="Firefox OS">Firefox OS</a>, <a href="/wiki/Tizen" title="Tizen">Tizen</a>, <a href="/wiki/Ubuntu_Touch" title="Ubuntu Touch">Ubuntu Touch</a>, <a href="/wiki/Sailfish_OS" title="Sailfish OS">Sailfish</a> and <a href="/wiki/WebOS" title="WebOS">webOS</a>.</dd>
</dl>
<dl>
<dt>Desktop/server operating systems</dt>
<dd>The ARM architecture is supported by RISC OS and multiple <a href="/wiki/Unix-like" title="Unix-like">Unix-like</a> operating systems including <a href="/wiki/BSD" title="BSD" class="mw-redirect">BSD</a> (<a href="/wiki/NetBSD" title="NetBSD">NetBSD</a>), <a href="/wiki/OpenSolaris" title="OpenSolaris">OpenSolaris</a><sup id="cite_ref-58" class="reference"><a href="#cite_note-58"><span>[</span>58<span>]</span></a></sup> and various <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a> such as <a href="/wiki/Ubuntu_(operating_system)" title="Ubuntu (operating system)">Ubuntu</a> and <a href="/wiki/Google_Chrome_OS" title="Google Chrome OS" class="mw-redirect">Chrome OS</a>.</dd>
</dl>
<h3><span class="mw-headline" id="64-bit_operating_systems">64-bit operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=35" title="Edit section: 64-bit operating systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl>
<dt>Mobile device operating systems</dt>
<dd><a href="/wiki/IOS_7" title="IOS 7">iOS 7</a> on the 64-bit <a href="/wiki/Apple_A7" title="Apple A7">Apple A7</a> SOC has ARMv8-A application support.</dd>
</dl>
<dl>
<dt>Desktop/server operating systems</dt>
<dd>Patches to the <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a> adding ARMv8-A support have been posted for review by Catalin Marinas of ARM Ltd. The patches have been included in kernel version 3.7 in late 2012.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59"><span>[</span>59<span>]</span></a></sup> ARMv8-A is supported by some <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a>.</dd>
</dl>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=36" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="noprint tright portal" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 1em;">
<table style="background:#f9f9f9;font-size:85%;line-height:110%;max-width:175px;">
<tr valign="middle">
<td style="text-align:center;"><a href="/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="Portal icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" width="28" height="28" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" /></a></td>
<td style="padding:0 0.2em;vertical-align:middle;font-style:italic;font-weight:bold;"><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></td>
</tr>
</table>
</div>
<ul>
<li><a href="/wiki/ARM_big.LITTLE" title="ARM big.LITTLE">ARM big.LITTLE</a>, ARM's heterogeneous computing architecture</li>
<li><a href="/wiki/ARM_Accredited_Engineer" title="ARM Accredited Engineer">ARM Accredited Engineer</a> certification program</li>
<li><a href="/wiki/ARMulator" title="ARMulator">ARMulator</a></li>
<li><a href="/wiki/Comparison_of_current_ARM_cores" title="Comparison of current ARM cores">Comparison of current ARM cores</a></li>
</ul>
<ul>
<li><a href="/wiki/Amber_(processor_core)" title="Amber (processor core)">Amber (processor core)</a>, an open-source ARM-compatible processor core</li>
<li><a href="/wiki/AMULET_microprocessor" title="AMULET microprocessor">AMULET microprocessor</a>, an asynchronous implementation of the ARM architecture</li>
</ul>
<ul>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a>, a 32-register architecture based heavily on a 32-bit ARM.</li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=37" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-v8arch-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-v8arch_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-v8arch_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-v8arch_1-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-v8arch_1-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-v8arch_1-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><span class="citation web">Grisenthwaite, Richard (2011). <a rel="nofollow" class="external text" href="http://www.arm.com/files/downloads/ARMv8_Architecture.pdf">"ARMv8-A Technology Preview"</a><span class="reference-accessdate">. Retrieved 31 October 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aufirst=Richard&amp;rft.au=Grisenthwaite%2C+Richard&amp;rft.aulast=Grisenthwaite&amp;rft.btitle=ARMv8-A+Technology+Preview&amp;rft.date=2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Ffiles%2Fdownloads%2FARMv8_Architecture.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042d/IHI0042D_aapcs.pdf">"Procedure Call Standard for the ARM Architecture"</a>. <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a>. 30 November 2013<span class="reference-accessdate">. Retrieved 27 May 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Procedure+Call+Standard+for+the+ARM+Architecture&amp;rft.date=30+November+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.ihi0042d%2FIHI0042D_aapcs.pdf&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-ARM1-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARM1_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARM1_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://groups.google.com/group/comp.arch/msg/269fe7defd51f29e">"Some facts about the Acorn RISC Machine"</a> <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Roger Wilson</a> posting to comp.arch, 2 November 1988. Retrieved 25 May 2007.</span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/52180-arm-cores-climb-into-3g-territory">"ARM Cores Climb Into 3G Territory"</a> by Mark Hachman, 2002.</span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.embedded.com/electronics-blogs/significant-bits/4024488/The-Two-Percent-Solution">"The Two Percent Solution"</a> by Jim Turley 2002.</span></li>
<li id="cite_note-armv8-a-announcement-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-armv8-a-announcement_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-armv8-a-announcement_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.arm.com/about/newsroom/arm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php">"ARM Discloses Technical Details Of The Next Version Of The ARM Architecture"</a> (Press release). <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a>. 27 October 2011<span class="reference-accessdate">. Retrieved 20 September 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Discloses+Technical+Details+Of+The+Next+Version+Of+The+ARM+Architecture&amp;rft.date=27+October+2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Krazit-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-Krazit_7-0">^</a></b></span> <span class="reference-text"><span class="citation news">Krazit, Tom (3 April 2006). <a rel="nofollow" class="external text" href="http://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html">"ARMed for the living room"</a>. <i>CNet.com</i>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.atitle=ARMed+for+the+living+room&amp;rft.aufirst=Tom&amp;rft.au=Krazit%2C+Tom&amp;rft.aulast=Krazit&amp;rft.date=3+April+2006&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2FARMed-for-the-living-room%2F2100-1006_3-6056729.html&amp;rft.jtitle=CNet.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><span class="citation web">Grabham, Dan (19 July 2013). <a rel="nofollow" class="external text" href="http://www.techradar.com/news/computing/from-a-small-acorn-to-37-billion-chips-arm-s-ascent-to-tech-superpower-1167034">"From a small Acorn to 37 billion chips: ARM's ascent to tech superpower"</a>. TechRadar<span class="reference-accessdate">. Retrieved 8 November 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aufirst=Dan&amp;rft.au=Grabham%2C+Dan&amp;rft.aulast=Grabham&amp;rft.btitle=From+a+small+Acorn+to+37+billion+chips%3A+ARM%27s+ascent+to+tech+superpower&amp;rft.date=19+July+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.techradar.com%2Fnews%2Fcomputing%2Ffrom-a-small-acorn-to-37-billion-chips-arm-s-ascent-to-tech-superpower-1167034&amp;rft.pub=TechRadar&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-popular-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-popular_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-popular_9-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation journal">Fitzpatrick, J. (2011). "An interview with <a href="/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a>". <i><a href="/wiki/Communications_of_the_ACM" title="Communications of the ACM">Communications of the ACM</a></i> <b>54</b> (5): 34. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="http://dx.doi.org/10.1145%2F1941487.1941501">10.1145/1941487.1941501</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.atitle=An+interview+with+Steve+Furber&amp;rft.aufirst=J.&amp;rft.au=Fitzpatrick%2C+J.&amp;rft.aulast=Fitzpatrick&amp;rft.date=2011&amp;rft.genre=article&amp;rft_id=info%3Adoi%2F10.1145%2F1941487.1941501&amp;rft.issue=5&amp;rft.jtitle=Communications+of+the+ACM&amp;rft.pages=34&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.volume=54" class="Z3988"><span style="display:none;">&#160;</span></span> <span class="plainlinks noprint" style="font-size:smaller"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Cite_doi/10.1145.2F1941487.1941501&amp;action=edit&amp;editintro=Template:Cite_doi/editintro2">edit</a></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><span id="CITEREF2011" class="citation"><a rel="nofollow" class="external text" href="http://www.theregister.co.uk/2011/02/01/arm_holdings_q4_2010_numbers/"><i>ARM Holdings eager for PC and server expansion</i></a>, 1 Feb 2011</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Holdings+eager+for+PC+and+server+expansion&amp;rft.date=1+Feb+2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.theregister.co.uk%2F2011%2F02%2F01%2Farm_holdings_q4_2010_numbers%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><span id="CITEREFKerry_McGuire_Balanza2010" class="citation">Kerry McGuire Balanza (11 May 2010), <a rel="nofollow" class="external text" href="http://blogs.arm.com/smart-connected-devices/204-arm-from-zero-to-billions-in-25-short-years/"><i>ARM from zero to billions in 25 short years</i></a>, <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a><span class="reference-accessdate">, retrieved 8 Nov 2012</span></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.au=Kerry+McGuire+Balanza&amp;rft.aulast=Kerry+McGuire+Balanza&amp;rft.btitle=ARM+from+zero+to+billions+in+25+short+years&amp;rft.date=11+May+2010&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fblogs.arm.com%2Fsmart-connected-devices%2F204-arm-from-zero-to-billions-in-25-short-years%2F&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><span class="citation news">Manners, David (29 April 1998). <a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/29/04/1998/7242/ARM39s-way.htm">"ARM's way"</a>. <i><a href="/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a></i><span class="reference-accessdate">. Retrieved 26 October 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.atitle=ARM%27s+way&amp;rft.aulast=Manners%2C+David&amp;rft.au=Manners%2C+David&amp;rft.date=29+April+1998&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.electronicsweekly.com%2FArticles%2F29%2F04%2F1998%2F7242%2FARM39s-way.htm&amp;rft.jtitle=Electronics+Weekly&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-informit-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-informit_13-0">^</a></b></span> <span class="reference-text"><span class="citation web">Chisnall, David (23 August 2010). <a rel="nofollow" class="external text" href="http://www.informit.com/articles/article.aspx?p=1620207">"Understanding ARM Architectures"</a><span class="reference-accessdate">. Retrieved 26 May 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.au=Chisnall%2C+David&amp;rft.aulast=Chisnall%2C+David&amp;rft.btitle=Understanding+ARM+Architectures&amp;rft.date=23+August+2010&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.informit.com%2Farticles%2Farticle.aspx%3Fp%3D1620207&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><span class="citation book">Furber, Stephen B. (2000). <i><a href="/wiki/ARM_system-on-chip_architecture" title="ARM system-on-chip architecture" class="mw-redirect">ARM system-on-chip architecture</a></i>. Boston: Addison-Wesley. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-201-67519-6" title="Special:BookSources/0-201-67519-6">0-201-67519-6</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.au=Furber%2C+Stephen+B.&amp;rft.aulast=Furber%2C+Stephen+B.&amp;rft.btitle=ARM+system-on-chip+architecture&amp;rft.date=2000&amp;rft.genre=book&amp;rft.isbn=0-201-67519-6&amp;rft.place=Boston&amp;rft.pub=Addison-Wesley&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-zdnet_wouldbe-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-zdnet_wouldbe_15-0">^</a></b></span> <span class="reference-text"><span class="citation news">Goodwins, Rupert (4 December 2010). <a rel="nofollow" class="external text" href="http://www.zdnet.co.uk/news/infrastructure/2010/12/04/intels-victims-eight-would-be-giant-killers-40091045/6/">"Intel's victims: Eight would-be giant killers"</a>. <i><a href="/wiki/ZDNet" title="ZDNet">ZDNet</a></i><span class="reference-accessdate">. Retrieved 7 March 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.atitle=Intel%27s+victims%3A+Eight+would-be+giant+killers&amp;rft.au=Goodwins%2C+Rupert&amp;rft.aulast=Goodwins%2C+Rupert&amp;rft.date=4+December+2010&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.zdnet.co.uk%2Fnews%2Finfrastructure%2F2010%2F12%2F04%2Fintels-victims-eight-would-be-giant-killers-40091045%2F6%2F&amp;rft.jtitle=ZDNet&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.youtube.com/watch?v=hrj-EEnsacQ">Acorn Archimedes Promotion from 1987</a></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><span class="citation web">Richard Murray. <a rel="nofollow" class="external text" href="http://www.heyrick.co.uk/assembler/32bit.html">"32 bit operation"</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aulast=Richard+Murray&amp;rft.au=Richard+Murray&amp;rft.btitle=32+bit+operation&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.heyrick.co.uk%2Fassembler%2F32bit.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Markus_Levy.2C_Convergence_Promotions-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-Markus_Levy.2C_Convergence_Promotions_18-0">^</a></b></span> <span class="reference-text"><span class="citation web">Levy, Markus. <a rel="nofollow" class="external text" href="http://www.reds.ch/share/cours/ReCo/documents/TheHistoryOfTheArmArchitecture.pdf">"The History of The ARM Architecture: From Inception to IPO"</a><span class="reference-accessdate">. Retrieved 14 March 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aulast=Levy%2C+Markus&amp;rft.au=Levy%2C+Markus&amp;rft.btitle=The+History+of+The+ARM+Architecture%3A++From+Inception+to+IPO&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.reds.ch%2Fshare%2Fcours%2FReCo%2Fdocuments%2FTheHistoryOfTheArmArchitecture.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Chattopadhyay2010-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-Chattopadhyay2010_19-0">^</a></b></span> <span class="reference-text"><span class="citation book">Santanu Chattopadhyay (1 January 2010). <a rel="nofollow" class="external text" href="http://books.google.com/books?id=4Bir9Kw059gC&amp;pg=PA9"><i>Embedded System Design</i></a>. PHI Learning Pvt. Ltd. p.&#160;9. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-81-203-4024-4" title="Special:BookSources/978-81-203-4024-4">978-81-203-4024-4</a><span class="reference-accessdate">. Retrieved 15 March 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aulast=Santanu+Chattopadhyay&amp;rft.au=Santanu+Chattopadhyay&amp;rft.btitle=Embedded+System+Design&amp;rft.date=1+January+2010&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D4Bir9Kw059gC%26pg%3DPA9&amp;rft.isbn=978-81-203-4024-4&amp;rft.pages=9&amp;rft.pub=PHI+Learning+Pvt.+Ltd.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/miscPDFs/3822.pdf">"ARM Corporate Backgrounder"</a>, <i>ARM Technology</i>.</span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><span class="citation news">Brown, Eric (2009). <a rel="nofollow" class="external text" href="http://archive.is/5e7tv">"ARM netbook ships with detachable tablet"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.linuxfordevices.com/c/a/News/Always-Innovating-Touch-Book/">the original</a> on 3 January 2013.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.au=Brown%2C+Eric&amp;rft.aufirst=Eric&amp;rft.aulast=Brown&amp;rft.btitle=ARM+netbook+ships+with+detachable+tablet&amp;rft.date=2009&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.linuxfordevices.com%2Fc%2Fa%2FNews%2FAlways-Innovating-Touch-Book%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><span class="citation news">McGrath, Dylan (18 July 2011). <a rel="nofollow" class="external text" href="http://eetimes.com/electronics-news/4217951/IHS--ARM-ICs-to-be-in-23--of-laptops-in-2015">"IHS: ARM ICs to be in 23% of laptops in 2015"</a>. <i>EE Times</i><span class="reference-accessdate">. Retrieved 20 July 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.atitle=IHS%3A+ARM+ICs+to+be+in+23%25+of+laptops+in+2015&amp;rft.aufirst=Dylan&amp;rft.aulast=McGrath&amp;rft.au=McGrath%2C+Dylan&amp;rft.date=18+July+2011&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Feetimes.com%2Felectronics-news%2F4217951%2FIHS--ARM-ICs-to-be-in-23--of-laptops-in-2015&amp;rft.jtitle=EE+Times&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-cortex-a50_announce-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-cortex-a50_announce_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cortex-a50_announce_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.arm.com/about/newsroom/arm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.php">"ARM Launches Cortex-A50 Series, the World’s Most Energy-Efficient 64-bit Processors"</a> (Press release). <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a><span class="reference-accessdate">. Retrieved 31 October 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Launches+Cortex-A50+Series%2C+the+World%E2%80%99s+Most+Energy-Efficient+64-bit+Processors&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.php&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/products/processors/instruction-set-architectures/armv8-architecture.php">ARMv8-A Architecture Webpage; ARM Holdings.</a></span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/files/downloads/ARMv8_Architecture.pdf">ARMv8 Architecture Technology Preview (Slides); ARM Holdings.</a></span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/products/processors/instruction-set-architectures/armv8-r-architecture.php">ARMv8-R Architecture Webpage; ARM Holdings.</a></span></li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://arm.com/files/pdf/ARMv8R__Architecture_Oct13.pdf">"ARM Cortex-R Architecture"</a>. ARM Holdings. October 2013<span class="reference-accessdate">. Retrieved February 1, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Cortex-R+Architecture&amp;rft.date=October+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Farm.com%2Ffiles%2Fpdf%2FARMv8R__Architecture_Oct13.pdf&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.faqs/attached/6745/0141_5linecard.pdf">"Line Card"</a> (PDF). 2003<span class="reference-accessdate">. Retrieved 1 October 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Line+Card&amp;rft.date=2003&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.faqs%2Fattached%2F6745%2F0141_5linecard.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><span class="citation web">Parrish, Kevin (14 July 2011). <a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4217840/Million-ARM-cores-brain-simulator">"One Million ARM Cores Linked to Simulate Brain"</a>. EE Times<span class="reference-accessdate">. Retrieved 2 August 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aufirst=Kevin&amp;rft.aulast=Parrish&amp;rft.au=Parrish%2C+Kevin&amp;rft.btitle=One+Million+ARM+Cores+Linked+to+Simulate+Brain&amp;rft.date=14+July+2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Felectronics-news%2F4217840%2FMillion-ARM-cores-brain-simulator&amp;rft.pub=EE+Times&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Chdddhea-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-Chdddhea_30-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204j/Chdddhea.html">"Processor mode"</a>. <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a><span class="reference-accessdate">. Retrieved 26 March 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Processor+mode&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0204j%2FChdddhea.html&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2012-lpc-arm-zyngier-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-2012-lpc-arm-zyngier_31-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.linuxplumbersconf.org/2012/wp-content/uploads/2012/09/2012-lpc-arm-zyngier.pdf">"KVM/ARM"</a><span class="reference-accessdate">. Retrieved 3 April 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=KVM%2FARM&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.linuxplumbersconf.org%2F2012%2Fwp-content%2Fuploads%2F2012%2F09%2F2012-lpc-arm-zyngier.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka15414.html">"How does the ARM Compiler support unaligned accesses?"</a>. 2011<span class="reference-accessdate">. Retrieved 5 October 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=How+does+the+ARM+Compiler+support+unaligned+accesses%3F&amp;rft.date=2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.faqs%2Fka15414.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.heyrick.co.uk/armwiki/Unaligned_data_access">"Unaligned data access"</a><span class="reference-accessdate">. Retrieved 5 October 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Unaligned+data+access&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.heyrick.co.uk%2Farmwiki%2FUnaligned_data_access&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="https://silver.arm.com/download/download.tm?pv=1111932">"ARMv7-M Architecture Reference Manual; ARM Holdings"</a>. Silver.arm.com<span class="reference-accessdate">. Retrieved 19 January 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARMv7-M+Architecture+Reference+Manual%3B+ARM+Holdings&amp;rft.genre=book&amp;rft_id=https%3A%2F%2Fsilver.arm.com%2Fdownload%2Fdownload.tm%3Fpv%3D1111932&amp;rft.pub=Silver.arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-ARMv7-AR-Ref-35"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARMv7-AR-Ref_35-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARMv7-AR-Ref_35-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="https://silver.arm.com/download/download.tm?pv=1199569">"ARMv7-A and ARMv7-R Architecture Reference Manual; ARM Holdings"</a>. Silver.arm.com<span class="reference-accessdate">. Retrieved 19 January 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARMv7-A+and+ARMv7-R+Architecture+Reference+Manual%3B+ARM+Holdings&amp;rft.genre=book&amp;rft_id=https%3A%2F%2Fsilver.arm.com%2Fdownload%2Fdownload.tm%3Fpv%3D1199569&amp;rft.pub=Silver.arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I27695.html">2.14. The program status registers - Cortex-A8 Technical Reference Manual</a></span></li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0214b/ch09s01s02.html">"9.1.2. Instruction cycle counts"</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=9.1.2.+Instruction+cycle+counts&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0214b%2Fch09s01s02.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.arm.com/products/CPUs/cpu-arch-DSP.html">"ARM DSP Instruction Set Extensions"</a>. Arm.com. <a rel="nofollow" class="external text" href="http://web.archive.org/web/20090414011837/http://www.arm.com/products/CPUs/cpu-arch-DSP.html">Archived</a> from the original on 14 April 2009<span class="reference-accessdate">. Retrieved 18 April 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+DSP+Instruction+Set+Extensions&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Fproducts%2FCPUs%2Fcpu-arch-DSP.html&amp;rft.pub=Arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/products/processors/technologies/dsp-simd.php">DSP &amp; SIMD - ARM</a></span></li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.atmel.com/Images/DDI0029G_7TDMI_R3_trm.pdf">ARM7TDMI Technical Reference Manual</a> page ii</span></li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><span class="citation book">Jaggar, Dave (1996). <i>ARM Architecture Reference Manual</i>. Prentice Hall. pp.&#160;6–1. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-13-736299-8" title="Special:BookSources/978-0-13-736299-8">978-0-13-736299-8</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.au=Jaggar%2C+Dave&amp;rft.aulast=Jaggar%2C+Dave&amp;rft.btitle=ARM+Architecture+Reference+Manual&amp;rft.date=1996&amp;rft.genre=book&amp;rft.isbn=978-0-13-736299-8&amp;rft.pages=6%E2%80%931&amp;rft.pub=Prentice+Hall&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.arm.com/products/CPUs/architecture.html">"ARM Processor Instruction Set Architecture"</a>. Arm.com. <a rel="nofollow" class="external text" href="http://web.archive.org/web/20090415171228/http://arm.com/products/CPUs/architecture.html">Archived</a> from the original on 15 April 2009<span class="reference-accessdate">. Retrieved 18 April 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Processor+Instruction+Set+Architecture&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Fproducts%2FCPUs%2Farchitecture.html&amp;rft.pub=Arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://archive.is/1Lao">"ARM aims son of Thumb at uCs, ASSPs, SoCs"</a>. Linuxdevices.com. Archived from <a rel="nofollow" class="external text" href="http://www.linuxdevices.com/news/NS7814673959.html">the original</a> on 9 December 2012<span class="reference-accessdate">. Retrieved 18 April 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+aims+son+of+Thumb+at+uCs%2C+ASSPs%2C+SoCs&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.linuxdevices.com%2Fnews%2FNS7814673959.html&amp;rft.pub=Linuxdevices.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I1005458.html">"ARM Information Center"</a>. Infocenter.arm.com<span class="reference-accessdate">. Retrieved 18 April 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Information+Center&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0290g%2FI1005458.html&amp;rft.pub=Infocenter.arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/miscPDFs/10069.pdf">"Arm strengthens Java compilers: New 16-Bit Thumb-2EE Instructions Conserve System Memory"</a> by Tom R. Halfhill 2005.</span></li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text">ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition, issue C.b, Section A2.10, 24 July 2012.</span></li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204j/Chdehgeh.html">"VFP directives and vector notation"</a>. Arm.com<span class="reference-accessdate">. Retrieved 21 November 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=VFP+directives+and+vector+notation&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0204j%2FChdehgeh.html&amp;rft.pub=Arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-cortex_a9-48"><span class="mw-cite-backlink">^ <a href="#cite_ref-cortex_a9_48-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cortex_a9_48-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.shervinemami.info/armAssembly.html#cortex-a9">"Differences between ARM Cortex-A8 and Cortex-A9"</a>. Shervin Emami<span class="reference-accessdate">. Retrieved 21 November 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Differences+between+ARM+Cortex-A8+and+Cortex-A9&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.shervinemami.info%2FarmAssembly.html%23cortex-a9&amp;rft.pub=Shervin+Emami&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://wiki.debian.org/ArmHardFloatPort">"ArmHardFloatPort - Debian Wiki"</a>. Wiki.debian.org. 20 August 2012<span class="reference-accessdate">. Retrieved 8 January 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ArmHardFloatPort+-+Debian+Wiki&amp;rft.date=20+August+2012&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwiki.debian.org%2FArmHardFloatPort&amp;rft.pub=Wiki.debian.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.arm.com/products/processors/cortex-a/cortex-a9.php">"Cortex-A9 Processor"</a>. Arm.com<span class="reference-accessdate">. Retrieved 21 November 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Cortex-A9+Processor&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a9.php&amp;rft.pub=Arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0409f/Chdceejc.html">"About the Cortex-A9 NEON MPE"</a>. Arm.com<span class="reference-accessdate">. Retrieved 21 November 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=About+the+Cortex-A9+NEON+MPE&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0409f%2FChdceejc.html&amp;rft.pub=Arm.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://news.thomasnet.com/companystory/476887">"ARM Announces Availability of Mobile Consumer DRM Software Solutions Based on ARM T"</a>. News.thomasnet.com<span class="reference-accessdate">. Retrieved 18 April 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Announces+Availability+of+Mobile+Consumer+DRM+Software+Solutions+Based+on+ARM+T&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.thomasnet.com%2Fcompanystory%2F476887&amp;rft.pub=News.thomasnet.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.trustonic.com/">"Trustonic"</a>. Trustonic<span class="reference-accessdate">. Retrieved 14 June 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=Trustonic&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.trustonic.com%2F&amp;rft.pub=Trustonic&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.arm.com/about/newsroom/arm-gemalto-giesecke-devrient-form-joint-venture-deliver-next-generation-security.php">"ARM, Gemalto and Giesecke &amp; Devrient Form Joint Venture To"</a>. <a href="/wiki/ARM_Holdings" title="ARM Holdings">ARM Holdings</a>. 3 April 2012<span class="reference-accessdate">. Retrieved 19 January 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM%2C+Gemalto+and+Giesecke+%26+Devrient+Form+Joint+Venture+To&amp;rft.date=3+April+2012&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-gemalto-giesecke-devrient-form-joint-venture-deliver-next-generation-security.php&amp;rft.pub=ARM+Holdings&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.openvirtualization.org">"ARM TrustZone and ARM Hypervisor Open Source Software"</a>. Open Virtualization<span class="reference-accessdate">. Retrieved 14 June 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+TrustZone+and+ARM+Hypervisor+Open+Source+Software&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.openvirtualization.org&amp;rft.pub=Open+Virtualization&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text">"APX and XN (execute never) bits have been added in VMSAv6 [Virtual Memory System Architecture]", <a rel="nofollow" class="external text" href="http://www.arm.com/miscPDFs/14128.pdf">ARM Architecture Reference Manual</a>. Retrieved 2009/12/01.</span></li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.arm.com/community/partners/display_product/rw/ProductId/4201/">"PikeOS Safe and Secure Virtualization"</a>. Retrieved 10 July 2013.</span></li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://opensolaris.org/os/project/osarm/"><i>ARM Platform Port</i></a>, opensolaris.org<span class="reference-accessdate">, retrieved 29 December 2012</span></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.btitle=ARM+Platform+Port&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fopensolaris.org%2Fos%2Fproject%2Fosarm%2F&amp;rft.pub=opensolaris.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;since July 2013">dead link</span></a></i>]</span></sup></span></li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><span class="citation web">Linus Torvalds (1 October 2012). <a rel="nofollow" class="external text" href="http://thread.gmane.org/gmane.linux.kernel/1367774/focus=1367868">"Re: [GIT PULL] arm64: Linux kernel port"</a>. Linux kernel mailing list<span class="reference-accessdate">. Retrieved 2 October 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture&amp;rft.aulast=Linus+Torvalds&amp;rft.au=Linus+Torvalds&amp;rft.btitle=Re%3A+%26%23x5b%3BGIT+PULL%26%23x5d%3B+arm64%3A+Linux+kernel+port&amp;rft.date=1+October+2012&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fthread.gmane.org%2Fgmane.linux.kernel%2F1367774%2Ffocus%3D1367868&amp;rft.pub=Linux+kernel+mailing+list&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=38" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><i>Assembly Language Programming&#160;: ARM Cortex-M3</i>; 1st Edition; Vincent Mahout; Wiley-ISTE; 256 pages; 2012; <a href="/wiki/Special:BookSources/9781848213296" class="internal mw-magiclink-isbn">ISBN 978-1848213296</a>.</li>
<li><i>The Definitive Guide to the ARM Cortex-M3 and Cortex-M4 Processors</i>; 3rd Edition; Joseph Yiu; Newnes; 600 pages; 2013; <a href="/wiki/Special:BookSources/9780124080829" class="internal mw-magiclink-isbn">ISBN 978-0124080829</a>.</li>
<li><i>The Definitive Guide to the ARM Cortex-M3</i>; 2nd Edition; Joseph Yiu; Newnes; 480 pages; 2009; <a href="/wiki/Special:BookSources/9781856179638" class="internal mw-magiclink-isbn">ISBN 978-1-85617-963-8</a>. <a rel="nofollow" class="external text" href="http://books.google.com/books?id=mb5d_xeINZEC&amp;printsec=frontcover&amp;dq=isbn:9781856179638">(Online Sample)</a></li>
<li><i>The Definitive Guide to the ARM Cortex-M0</i>; 1st Edition; Joseph Yiu; Newnes; 552 pages; 2011; <a href="/wiki/Special:BookSources/9780123854773" class="internal mw-magiclink-isbn">ISBN 978-0-12-385477-3</a>. <a rel="nofollow" class="external text" href="http://books.google.com/books?id=5OZblBzjsJ0C&amp;printsec=frontcover&amp;dq=isbn:9780123854773">(Online Sample)</a></li>
<li>Yurichev, Dennis, "An Introduction To Reverse Engineering for Beginners" including ARM assembly. Online book: <a rel="nofollow" class="external free" href="http://yurichev.com/writings/RE_for_beginners-en.pdf">http://yurichev.com/writings/RE_for_beginners-en.pdf</a></li>
</ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture&amp;action=edit&amp;section=39" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="metadata mbox-small plainlinks" style="border:1px solid #aaa; background-color:#f9f9f9;">
<tr>
<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" width="30" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" /></td>
<td class="mbox-text plainlist" style="">Wikimedia Commons has media related to <i><b><a href="//commons.wikimedia.org/wiki/Category:ARM_microprocessors" class="extiw" title="commons:Category:ARM microprocessors">ARM microprocessors</a></b></i>.</td>
</tr>
</table>
<ul>
<li><span class="official website"><span class="url"><a rel="nofollow" class="external text" href="http://www.arm.com">Official website</a></span></span> , ARM Ltd.</li>
<li><a rel="nofollow" class="external text" href="http://www.futurechips.org/understanding-chips/arm-virtualization-extensions-introduction-part-1.html">ARM Virtualization Extensions</a></li>
</ul>
<dl>
<dt>Quick Reference Cards</dt>
</dl>
<ul>
<li>Instructions: <a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0006e/QRC0006_UAL16.pdf">Thumb</a>, <a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001m/QRC0001_UAL.pdf">ARM and Thumb-2</a>, <a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.qrc0007e/QRC0007_VFP.pdf">Vector Floating Point</a></li>
<li>Opcodes: <a rel="nofollow" class="external text" href="http://re-eject.gbadev.org/files/ThumbRefV2-beta.pdf">Thumb</a>, <a rel="nofollow" class="external text" href="http://www.mechcore.net/files/docs/ThumbRefV2-beta.pdf">Thumb</a>, <a rel="nofollow" class="external text" href="http://re-eject.gbadev.org/files/armref.pdf">ARM</a>, <a rel="nofollow" class="external text" href="http://www.mechcore.net/files/docs/armref.pdf">ARM</a>, <a rel="nofollow" class="external text" href="http://re-eject.gbadev.org/files/GasARMRef.pdf">GNU Assembler Directives</a>.</li>
</ul>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks hlist collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:ARM-based_chips" title="Template:ARM-based chips"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:ARM-based_chips" title="Template talk:ARM-based chips"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:ARM-based_chips&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;">ARM-based chips</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-abovebelow" colspan="2">
<div>
<ul>
<li><strong class="selflink">ARM architecture</strong></li>
<li><a href="/wiki/List_of_ARM_cores" title="List of ARM cores">List of ARM cores</a></li>
<li><a href="/wiki/Comparison_of_current_ARM_cores" title="Comparison of current ARM cores">Comparison of current ARM cores</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Application<br />
Processors</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">Cortex-A5</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Actions ATM702x</li>
<li>Atmel <a href="/wiki/AT91SAM#AT91SAMA5" title="AT91SAM">SAMA5D3</a></li>
<li>Qualcomm <a href="/wiki/Snapdragon_(system_on_chip)" title="Snapdragon (system on chip)">Snapdragon</a> <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_S4" title="Snapdragon (system on chip)">S4 Play</a>, <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_200" title="Snapdragon (system on chip)">200</a></li>
<li>InfoTMIC iMAPx820, iMAPx15</li>
<li>Telechips TCC892x</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A7_MPCore" title="ARM Cortex-A7 MPCore">Cortex-A7</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Allwinner <a href="/wiki/Allwinner_A20" title="Allwinner A20" class="mw-redirect">A2x</a>, <a href="/wiki/Allwinner_A31" title="Allwinner A31" class="mw-redirect">A3x</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V3" title="HiSilicon">K3V3</a></li>
<li>Leadcore LC1813</li>
<li>MediaTek MT65xx</li>
<li>Qualcomm <a href="/wiki/Snapdragon_(system_on_chip)" title="Snapdragon (system on chip)">Snapdragon</a> <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_200" title="Snapdragon (system on chip)">200</a>, <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_400" title="Snapdragon (system on chip)">400</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" title="Exynos (system on chip)" class="mw-redirect">Exynos</a> 5410</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">Cortex-A8</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Allwinner <a href="/wiki/AllWinner_A1X" title="AllWinner A1X" class="mw-redirect">A1x</a></li>
<li>Apple <a href="/wiki/Apple_A4" title="Apple A4">A4</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX5x_series" title="I.MX">i.MX5x</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK291x_series" title="Rockchip">RK291x</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" title="Exynos (system on chip)" class="mw-redirect">Exynos</a> 3110, S5PC110, S5PV210</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_3" title="OMAP">OMAP 3</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-08</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A9_MPCore" title="ARM Cortex-A9 MPCore">Cortex-A9</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Altera FPGAs</li>
<li>Amlogic AML8726</li>
<li>Apple <a href="/wiki/Apple_A5" title="Apple A5">A5</a>, <a href="/wiki/Apple_A5X" title="Apple A5X">A5X</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX6x_series" title="I.MX">i.MX6x</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V2" title="HiSilicon">K3V2</a></li>
<li>MediaTek MT657x</li>
<li>Nvidia <a href="/wiki/Tegra" title="Tegra">Tegra</a> 2, 3, 4i</li>
<li>Nufront NuSmart 2816M, NS115, NS115M</li>
<li>Renesas EMMA EV2</li>
<li>Rockchip <a href="/wiki/Rockchip#RK292x_series" title="Rockchip">RK292x, RK30xx, RK31xx</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" title="Exynos (system on chip)" class="mw-redirect">Exynos 4</a></li>
<li>ST-Ericsson <a href="/wiki/NovaThor" title="NovaThor">NovaThor</a></li>
<li>Telechips TCC8803</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_4" title="OMAP">OMAP 4</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM88x0, 89x0</a></li>
<li>Xilinx FPGAs</li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-20, ZMS-40</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A12" title="ARM Cortex-A12">Cortex-A12</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Rockchip <a href="/wiki/Rockchip#RK32xx_series" title="Rockchip">RK3288</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A15_MPCore" title="ARM Cortex-A15 MPCore" class="mw-redirect">Cortex-A15</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V3" title="HiSilicon">K3V3</a></li>
<li>MediaTek MT6599</li>
<li>Nvidia <a href="/wiki/Tegra#Tegra_4" title="Tegra">Tegra 4</a>, K1</li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" title="Exynos (system on chip)" class="mw-redirect">Exynos 5</a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_5" title="OMAP">OMAP 5</a></li>
<li>Allwinner A80</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A17" title="ARM Cortex-A17" class="mw-redirect">Cortex-A17</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>MediaTek MT6595</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">ARMv7-A<br />
compatible</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Apple <a href="/wiki/Apple_A6" title="Apple A6">A6</a>, <a href="/wiki/Apple_A6X" title="Apple A6X">A6X</a> (Swift)</li>
<li>Broadcom Brahma-B15</li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> P4J</li>
<li>Qualcomm <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon" title="Snapdragon (system on chip)">Snapdragon</a> S1, S2, S3, S4 Plus, S4 Pro, 600, 800 (<a href="/wiki/Scorpion_(CPU)" title="Scorpion (CPU)">Scorpion</a>, <a href="/wiki/Krait_(CPU)" title="Krait (CPU)">Krait</a>)</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Cortex-A53</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Altera FPGAs</li>
<li>Qualcomm <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon" title="Snapdragon (system on chip)">Snapdragon</a> 410</li>
<li><a href="/wiki/MediaTek" title="MediaTek">MediaTek</a> MT6732</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-A57" title="ARM Cortex-A57">Cortex-A57</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> Hierofalcon</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARMv8-A#ARMv8-A" title="ARMv8-A" class="mw-redirect">ARMv8</a><br />
compatible</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Apple <a href="/wiki/Apple_A7" title="Apple A7">A7</a> (Cyclone)</li>
<li><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> <a href="/wiki/Tegra#Tegra_K1" title="Tegra">Tegra K1</a> (<a href="/wiki/Project_Denver" title="Project Denver">Project Denver</a>)</li>
<li><a href="/wiki/Applied_Micro_Circuits_Corporation" title="Applied Micro Circuits Corporation">Applied Micro Circuits Corporation</a> <a href="/wiki/X-Gene" title="X-Gene" class="mw-redirect">X-Gene</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Embedded<br />
<a href="/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-M#Cortex-M0" title="ARM Cortex-M">Cortex-M0</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Cypress Semiconductor <a href="/wiki/PSoC" title="PSoC">PSoC</a> 4</li>
<li>Infineon <a href="/wiki/Infineon_XMC" title="Infineon XMC">XMC1000</a></li>
<li>NXP <a href="/wiki/NXP_LPC#LPC1000_series" title="NXP LPC">LPC11xx, LPC12xx</a></li>
<li>STMicroelectronics <a href="/wiki/STM32#STM32_F0" title="STM32">STM32 F0</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-M#Cortex-M0.2B" title="ARM Cortex-M">Cortex-M0+</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Atmel <a href="/wiki/AT91SAM" title="AT91SAM">SAMD20</a></li>
<li>Energy Micro <a href="/wiki/EFM32" title="EFM32">EFM32 Zero</a></li>
<li>Freescale Kinetis E, L, M</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC800_series" title="NXP LPC">LPC8xx</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-M#Cortex-M1" title="ARM Cortex-M">Cortex-M1</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Actel FPGAs</li>
<li>Altera FPGAs</li>
<li>Xilinx FPGAs</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-M#Cortex-M3" title="ARM Cortex-M">Cortex-M3</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Actel <a href="/wiki/Actel_SmartFusion" title="Actel SmartFusion">SmartFusion, SmartFusion 2</a></li>
<li>Analog Devices ADuCM360</li>
<li>Atmel <a href="/wiki/AT91SAM3" title="AT91SAM3" class="mw-redirect">SAM3A, SAM3N, SAM3S, SAM3U, SAM3X</a></li>
<li>Cypress Semiconductor <a href="/wiki/PSoC" title="PSoC">PSoC</a> 5</li>
<li>Energy Micro <a href="/wiki/EFM32" title="EFM32">EFM32 Tiny, Gecko, Leopard, Giant</a></li>
<li>Fujitsu FM3</li>
<li>Holtek HT32F125x</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC1000_series" title="NXP LPC">LPC13xx, LPC17xx, LPC18xx</a></li>
<li>ON Semiconductor Q32M210</li>
<li>Silicon Labs Precision32</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32 F1, F2, L1, W</a></li>
<li>Texas Instruments F28, LM3, TMS470, <a href="/wiki/OMAP#OMAP_4" title="OMAP">OMAP 4</a></li>
<li>Toshiba TX03</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-M#Cortex-M4" title="ARM Cortex-M">Cortex-M4</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Atmel <a href="/wiki/AT91SAM4" title="AT91SAM4" class="mw-redirect">SAM4L, SAM4N, SAM4S</a></li>
<li>Freescale Kinetis K</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-M#Cortex-M4" title="ARM Cortex-M">Cortex-M4F</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Atmel <a href="/wiki/AT91SAM4" title="AT91SAM4" class="mw-redirect">SAM4E, SAM4C(dual core), SAMG</a></li>
<li>Energy Micro <a href="/wiki/EFM32" title="EFM32">EFM32 Wonder</a></li>
<li>Freescale Kinetis K</li>
<li>Infineon <a href="/wiki/Infineon_XMC4000" title="Infineon XMC4000" class="mw-redirect">XMC4000</a></li>
<li>NXP <a href="/wiki/NXP_LPC#LPC4000_series" title="NXP LPC">LPC40xx, LPC43xx</a></li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32 F3, F4</a></li>
<li>Texas Instruments LM4F</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Real-Time<br />
Microcontrollers</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">Cortex-R4F</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Texas Instruments RM4, TMS570</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">Cortex-R5F</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Scaleo OLEA</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Classic<br />
Processors</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM7" title="ARM7">ARM7</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Atmel <a href="/wiki/AT91SAM7" title="AT91SAM7" class="mw-redirect">SAM7L, SAM7S, SAM7SE, SAM7X, SAM7XC</a>, <a href="/wiki/AT91CAP7" title="AT91CAP7" class="mw-redirect">AT91CAP7</a>, AT91M, AT91R</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC2000_series" title="NXP LPC">LPC21xx, LPC22xx, LPC23xx, LPC24xx</a>, LH7</li>
<li>STMicroelectronics STR7</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM9" title="ARM9">ARM9</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Atmel <a href="/wiki/AT91SAM9" title="AT91SAM9" class="mw-redirect">SAM9G, SAM9M, SAM9N, SAM9R, SAM9X, SAM9XE, SAM926x</a>, <a href="/wiki/AT91CAP9" title="AT91CAP9" class="mw-redirect">AT91CAP9</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX1x_series" title="I.MX">i.MX1x, i.MX2x</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK27xx_series" title="Rockchip">RK27xx, RK28xx</a></li>
<li>NXP <a href="/wiki/NXP_LPC#LPC2900" title="NXP LPC">LPC29xx</a>, <a href="/wiki/NXP_LPC#LPC3000_series" title="NXP LPC">LPC3xxx</a>, LH7A</li>
<li>ST-Ericsson <a href="/wiki/Nomadik" title="Nomadik">Nomadik STn881x</a></li>
<li>STMicroelectronics STR9</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_1" title="OMAP">OMAP 1</a>, AM1x</li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM8505/8650</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-05</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/ARM11" title="ARM11">ARM11</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Broadcom <a href="/wiki/BCM2835" title="BCM2835" class="mw-redirect">BCM2835</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX3x_series" title="I.MX">i.MX3x</a></li>
<li>Infotmic IMAPX210/220</li>
<li><a href="/wiki/Mindspeed_Technologies,_Inc." title="Mindspeed Technologies, Inc." class="mw-redirect">Mindspeed</a> Comcerto 1000</li>
<li>Nvidia <a href="/wiki/Tegra" title="Tegra">Tegra APX, 6xx</a></li>
<li>Qualcomm <a href="/wiki/MSM7000" title="MSM7000">MSM7000</a>, <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_S1" title="Snapdragon (system on chip)">Snapdragon S1</a></li>
<li>ST-Ericsson <a href="/wiki/Nomadik" title="Nomadik">Nomadik STn882x</a></li>
<li>Telechips TCC8902</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_2" title="OMAP">OMAP 2</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM87x0</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">ARMv4<br />
compatible</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Digital Equipment Corporation <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">ARMv5<br />
compatible</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>Intel/Marvell <a href="/wiki/XScale" title="XScale">XScale</a></li>
<li><a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> Sheeva, Feroceon, Jolteon, Mohawk</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">ARMv6<br />
compatible</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Mindspeed_Technologies,_Inc." title="Mindspeed Technologies, Inc." class="mw-redirect">Mindspeed</a> Comcerto 1000</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:RISC-based_processor_architectures" title="Template:RISC-based processor architectures"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:RISC-based_processor_architectures" title="Template talk:RISC-based processor architectures"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:RISC-based_processor_architectures&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a>-based processor architectures</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Active</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Nios_II" title="Nios II">Altera Nios II</a></li>
<li><a href="/wiki/Blackfin" title="Blackfin">Analog Devices Blackfin</a></li>
<li><strong class="selflink">ARM</strong></li>
<li><a href="/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a></li>
<li><a href="/wiki/AVR32" title="AVR32">Atmel AVR32</a></li>
<li><a href="/wiki/DLX" title="DLX">DLX</a></li>
<li><a href="/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/Power_Architecture" title="Power Architecture">Power ISA</a></li>
<li><a href="/wiki/S%2Bcore" title="S+core">S+core</a></li>
<li><a href="/wiki/ShenWei" title="ShenWei">ShenWei</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/SuperH" title="SuperH">Renesas SuperH</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">Xilinx MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">Xilinx Picoblaze</a></li>
<li><a href="/wiki/XCore_XS1" title="XCore XS1">XMOS XCore XS1</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Historic</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD 29000</a></li>
<li><a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a></li>
<li><a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a></li>
<li><a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Microcontrollers" title="Template:Microcontrollers"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Microcontrollers" title="Template talk:Microcontrollers"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Microcontrollers&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Main</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Single-board_microcontroller" title="Single-board microcontroller">Single-board microcontroller</a></li>
<li><a href="/wiki/Special_function_register" title="Special function register">Special function register</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Architectures</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">8051</a></li>
<li><strong class="selflink">ARM</strong></li>
<li><a href="/wiki/Atmel_AVR" title="Atmel AVR">AVR</a></li>
<li><a href="/wiki/PIC_microcontroller" title="PIC microcontroller">PIC</a></li>
<li><a href="/wiki/C166" title="C166" class="mw-redirect">C166</a></li>
<li><a href="/wiki/TriCore" title="TriCore" class="mw-redirect">TriCore</a></li>
<li><a href="/wiki/FR-V" title="FR-V" class="mw-redirect">FR-V</a></li>
<li><a href="/wiki/Motorola_6800" title="Motorola 6800">6800</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Families</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">4-bit</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-47</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">8-bit</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Atmel_AVR" title="Atmel AVR">AVR</a></li>
<li>PIC<a href="/wiki/PIC_microcontroller" title="PIC microcontroller">10/12/16</a>/<a href="/wiki/PIC_microcontroller#PIC17_high_end_core_devices_.2816_bit.29" title="PIC microcontroller">17</a>/<a href="/wiki/PIC_microcontroller#PIC18_high_end_core_devices_.2816_bit.29" title="PIC microcontroller">18</a></li>
<li><a href="/wiki/COP8" title="COP8">COP8</a></li>
<li><a href="/wiki/Intel_MCS-48" title="Intel MCS-48">MCS-48</a></li>
<li><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">MCS-51</a></li>
<li><a href="/wiki/Zilog_Z8" title="Zilog Z8">Z8</a></li>
<li><a href="/wiki/Zilog_eZ80" title="Zilog eZ80">eZ80</a></li>
<li><a href="/wiki/Freescale_68HC08" title="Freescale 68HC08">HC08</a></li>
<li><a href="/wiki/Freescale_68HC11" title="Freescale 68HC11">HC11</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8</a></li>
<li><a href="/wiki/PSoC" title="PSoC">PSoC</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-870</a></li>
<li><a href="/wiki/XC800_family" title="XC800 family">XC800</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">16-bit</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/C166_family" title="C166 family">C166</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CR16/CR16C</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8S</a></li>
<li><a href="/wiki/TI_MSP430" title="TI MSP430">MSP430</a></li>
<li><a href="/wiki/PIC_microcontroller#PIC24_and_dsPIC_16-bit_microcontrollers" title="PIC microcontroller">PIC24/dsPIC</a></li>
<li><a href="/wiki/R8C" title="R8C">R8C</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/XC_2000_family" title="XC 2000 family">XC 2000</a></li>
<li><a href="/wiki/XE166_family" title="XE166 family">XE166</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">32-bit</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a></li>
<li><a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">ARM families</a></li>
<li><a href="/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CRX</a></li>
<li><a href="/wiki/Fujitsu_FR" title="Fujitsu FR">FR</a></li>
<li><a href="/wiki/FR-V" title="FR-V" class="mw-redirect">FR-V</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8SX</a></li>
<li><a href="/wiki/MPC5xx" title="MPC5xx">MPC5xx</a></li>
<li><a href="/wiki/PIC_microcontroller" title="PIC microcontroller">PIC32</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Infineon_TriCore" title="Infineon TriCore">TriCore</a></li>
<li><a href="/wiki/V850" title="V850">V850</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Interfaces</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="border-spacing:0;">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Programming</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/In-circuit_serial_programming" title="In-circuit serial programming">In-circuit serial programming</a> (ICSP)</li>
<li><a href="/wiki/In-system_programming" title="In-system programming">In-system programming</a> (ISP)</li>
<li><a href="/wiki/Atmel_AVR#PDI" title="Atmel AVR">Program and Debug Interface</a> (PDI)</li>
<li><a href="/wiki/Atmel_AVR#High_voltage_serial" title="Atmel AVR">High-voltage serial programming</a> (HVSP)</li>
<li><a href="/wiki/Atmel_AVR#High_voltage_parallel" title="Atmel AVR">High voltage parallel programming</a> (HVPP)</li>
<li><a href="/wiki/Atmel_AVR#Bootloader" title="Atmel AVR">Bootloader</a></li>
<li><a href="/wiki/Atmel_AVR#ROM" title="Atmel AVR">ROM</a></li>
<li><a href="/wiki/Atmel_AVR#aWire" title="Atmel AVR">aWire</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Debugging</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/DebugWIRE" title="DebugWIRE">debugWIRE</a></li>
<li><a href="/wiki/Joint_Test_Action_Group" title="Joint Test Action Group">Joint Test Action Group</a> (JTAG)</li>
<li><a href="/wiki/PIC_microcontroller#In-circuit_debugging" title="PIC microcontroller">In-circuit debugging</a> (ICD)</li>
<li><a href="/wiki/In-circuit_emulator" title="In-circuit emulator">In-circuit emulator</a> (ICE)</li>
<li><a href="/wiki/In-target_probe" title="In-target probe">In-target probe</a> (ITP)</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Simulators</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Gpsim" title="Gpsim">gpsim</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Lists</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/List_of_common_microcontrollers" title="List of common microcontrollers">Common microcontrollers</a></li>
<li>By manufacturer
<ul>
<li><a href="/wiki/List_of_Freescale_products#Microcontrollers" title="List of Freescale products">Freescale</a></li>
<li><a href="/wiki/Intel_microprocessor#Microcontrollers" title="Intel microprocessor" class="mw-redirect">Intel</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">See also</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Programmable_logic_controller" title="Programmable logic controller">Programmable logic controller</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Parsed by mw1027
CPU time usage: 6.300 seconds
Real time usage: 6.448 seconds
Preprocessor visited node count: 7267/1000000
Preprocessor generated node count: 21589/1500000
Post‐expand include size: 237694/2048000 bytes
Template argument size: 14577/2048000 bytes
Highest expansion depth: 14/40
Expensive parser function count: 17/500
Lua time usage: 0.292/10.000 seconds
Lua memory usage: 3.61 MB/50 MB
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60558-0!*!0!!en!4!* and timestamp 20140330020102
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>								<div class="printfooter">
				Retrieved from "<a href="http://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;oldid=601890907">http://en.wikipedia.org/w/index.php?title=ARM_architecture&amp;oldid=601890907</a>"				</div>
												<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:ARM_architecture" title="Category:ARM architecture">ARM architecture</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li><li><a href="/wiki/Category:1983_introductions" title="Category:1983 introductions">1983 introductions</a></li><li><a href="/wiki/Category:Acorn_Computers" title="Category:Acorn Computers">Acorn Computers</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_July_2013" title="Category:Articles with dead external links from July 2013">Articles with dead external links from July 2013</a></li><li><a href="/wiki/Category:Use_British_English_from_June_2012" title="Category:Use British English from June 2012">Use British English from June 2012</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_October_2012" title="Category:Use dmy dates from October 2012">Use dmy dates from October 2012</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2013" title="Category:Articles containing potentially dated statements from 2013">Articles containing potentially dated statements from 2013</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_January_2014" title="Category:Articles with unsourced statements from January 2014">Articles with unsourced statements from January 2014</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_March_2011" title="Category:Articles needing additional references from March 2011">Articles needing additional references from March 2011</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_December_2011" title="Category:Articles with unsourced statements from December 2011">Articles with unsourced statements from December 2011</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_November_2013" title="Category:Articles with unsourced statements from November 2013">Articles with unsourced statements from November 2013</a></li><li><a href="/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata" title="Category:Commons category with local link same as on Wikidata">Commons category with local link same as on Wikidata</a></li><li><a href="/wiki/Category:Articles_with_example_code" title="Category:Articles with example code">Articles with example code</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
				<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul>
<li id="pt-createaccount"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=ARM+architecture&amp;type=signup">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=ARM+architecture" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>	</ul>
</div>
				<div id="left-navigation">
					<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul>
					<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/ARM_architecture"  title="View the content page [c]" accesskey="c">Article</a></span></li>
					<li  id="ca-talk"><span><a href="/wiki/Talk:ARM_architecture"  title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>
			</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<h3 id="mw-vector-current-variant">
		</h3>
	<h3 id="p-variants-label"><span>Variants</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
				</div>
				<div id="right-navigation">
					<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul>
					<li id="ca-view" class="selected"><span><a href="/wiki/ARM_architecture" >Read</a></span></li>
					<li id="ca-edit"><span><a href="/w/index.php?title=ARM_architecture&amp;action=edit"  title="You can edit this page. &#10;Please review your changes before saving. [e]" accesskey="e">Edit</a></span></li>
					<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=ARM_architecture&amp;action=history"  title="Past versions of this page [h]" accesskey="h">View history</a></span></li>
			</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<h3 id="p-cactions-label"><span>Actions</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
<div id="p-search" role="search">
	<h3><label for="searchInput">Search</label></h3>
	<form action="/w/index.php" id="searchform">
					<div id="simpleSearch">
					<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" />		</div>
	</form>
</div>
				</div>
			</div>
			<div id="mw-panel">
					<div id="p-logo" role="banner"><a style="background-image: url(//upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
				<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
	<h3 id='p-navigation-label'>Navigation</h3>
	<div class="body">
		<ul>
			<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
			<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
			<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li>
			<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
			<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
			<li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
	<h3 id='p-interaction-label'>Interaction</h3>
	<div class="body">
		<ul>
			<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
			<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
			<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
			<li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
	<h3 id='p-tb-label'>Tools</h3>
	<div class="body">
		<ul>
			<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/ARM_architecture" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
			<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/ARM_architecture" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
			<li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li>
			<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
			<li id="t-permalink"><a href="/w/index.php?title=ARM_architecture&amp;oldid=601890907" title="Permanent link to this revision of the page">Permanent link</a></li>
			<li id="t-info"><a href="/w/index.php?title=ARM_architecture&amp;action=info">Page information</a></li>
			<li id="t-wikibase"><a href="//www.wikidata.org/wiki/Q16980" title="Link to connected data repository item [g]" accesskey="g">Data item</a></li>
<li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=ARM_architecture&amp;id=601890907" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
	<h3 id='p-coll-print_export-label'>Print/export</h3>
	<div class="body">
		<ul>
			<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=ARM+architecture">Create a book</a></li>
			<li id="coll-download-as-rl"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=ARM+architecture&amp;oldid=601890907&amp;writer=rl">Download as PDF</a></li>
			<li id="t-print"><a href="/w/index.php?title=ARM_architecture&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
	<h3 id='p-lang-label'>Languages</h3>
	<div class="body">
		<ul>
			<li class="interlanguage-link interwiki-ar"><a href="//ar.wikipedia.org/wiki/%D8%A5%D9%8A%D9%87.%D8%A2%D8%B1.%D8%A5%D9%85_(%D9%85%D8%B9%D8%A7%D9%84%D8%AC)" title="إيه.آر.إم (معالج) – Arabic" lang="ar" hreflang="ar">العربية</a></li>
			<li class="interlanguage-link interwiki-be-x-old"><a href="//be-x-old.wikipedia.org/wiki/ARM_(%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80)" title="ARM (працэсар) – беларуская (тарашкевіца)‎" lang="be-x-old" hreflang="be-x-old">Беларуская (тарашкевіца)‎</a></li>
			<li class="interlanguage-link interwiki-ca"><a href="//ca.wikipedia.org/wiki/Advanced_RISC_Machines" title="Advanced RISC Machines – Catalan" lang="ca" hreflang="ca">Català</a></li>
			<li class="interlanguage-link interwiki-cs"><a href="//cs.wikipedia.org/wiki/ARM" title="ARM – Czech" lang="cs" hreflang="cs">Čeština</a></li>
			<li class="interlanguage-link interwiki-da"><a href="//da.wikipedia.org/wiki/ARM_(processorarkitektur)" title="ARM (processorarkitektur) – Danish" lang="da" hreflang="da">Dansk</a></li>
			<li class="interlanguage-link interwiki-de"><a href="//de.wikipedia.org/wiki/ARM-Architektur" title="ARM-Architektur – German" lang="de" hreflang="de">Deutsch</a></li>
			<li class="interlanguage-link interwiki-et"><a href="//et.wikipedia.org/wiki/ARM_(arvutiarhitektuur)" title="ARM (arvutiarhitektuur) – Estonian" lang="et" hreflang="et">Eesti</a></li>
			<li class="interlanguage-link interwiki-el"><a href="//el.wikipedia.org/wiki/%CE%91%CF%81%CF%87%CE%B9%CF%84%CE%B5%CE%BA%CF%84%CE%BF%CE%BD%CE%B9%CE%BA%CE%AE_ARM" title="Αρχιτεκτονική ARM – Greek" lang="el" hreflang="el">Ελληνικά</a></li>
			<li class="interlanguage-link interwiki-es"><a href="//es.wikipedia.org/wiki/Arquitectura_ARM" title="Arquitectura ARM – Spanish" lang="es" hreflang="es">Español</a></li>
			<li class="interlanguage-link interwiki-fa"><a href="//fa.wikipedia.org/wiki/%D9%85%D8%B9%D9%85%D8%A7%D8%B1%DB%8C_%D8%A2%D8%B1%D9%85" title="معماری آرم – Persian" lang="fa" hreflang="fa">فارسی</a></li>
			<li class="interlanguage-link interwiki-fr"><a href="//fr.wikipedia.org/wiki/Architecture_ARM" title="Architecture ARM – French" lang="fr" hreflang="fr">Français</a></li>
			<li class="interlanguage-link interwiki-ko"><a href="//ko.wikipedia.org/wiki/ARM_%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98" title="ARM 아키텍처 – Korean" lang="ko" hreflang="ko">한국어</a></li>
			<li class="interlanguage-link interwiki-id"><a href="//id.wikipedia.org/wiki/Arsitektur_ARM" title="Arsitektur ARM – Indonesian" lang="id" hreflang="id">Bahasa Indonesia</a></li>
			<li class="interlanguage-link interwiki-it"><a href="//it.wikipedia.org/wiki/Architettura_ARM" title="Architettura ARM – Italian" lang="it" hreflang="it">Italiano</a></li>
			<li class="interlanguage-link interwiki-he"><a href="//he.wikipedia.org/wiki/ARM" title="ARM – Hebrew" lang="he" hreflang="he">עברית</a></li>
			<li class="interlanguage-link interwiki-kn"><a href="//kn.wikipedia.org/wiki/ARM_%E0%B2%86%E0%B2%B0%E0%B3%8D%E0%B2%95%E0%B2%BF%E0%B2%9F%E0%B3%86%E0%B2%95%E0%B3%8D%E0%B2%9A%E0%B2%B0%E0%B3%8D_(%E0%B2%B5%E0%B2%BF%E0%B2%A8%E0%B3%8D%E0%B2%AF%E0%B2%BE%E0%B2%B8)" title="ARM ಆರ್ಕಿಟೆಕ್ಚರ್ (ವಿನ್ಯಾಸ) – Kannada" lang="kn" hreflang="kn">ಕನ್ನಡ</a></li>
			<li class="interlanguage-link interwiki-lv"><a href="//lv.wikipedia.org/wiki/ARM" title="ARM – Latvian" lang="lv" hreflang="lv">Latviešu</a></li>
			<li class="interlanguage-link interwiki-hu"><a href="//hu.wikipedia.org/wiki/ARM_architekt%C3%BAra" title="ARM architektúra – Hungarian" lang="hu" hreflang="hu">Magyar</a></li>
			<li class="interlanguage-link interwiki-ml"><a href="//ml.wikipedia.org/wiki/%E0%B4%86%E0%B4%82_%E0%B4%86%E0%B5%BC%E0%B4%95%E0%B5%8D%E0%B4%95%E0%B4%BF%E0%B4%9F%E0%B5%86%E0%B4%95%E0%B5%8D%E0%B4%9A%E0%B5%BC" title="ആം ആർക്കിടെക്ചർ – Malayalam" lang="ml" hreflang="ml">മലയാളം</a></li>
			<li class="interlanguage-link interwiki-nl"><a href="//nl.wikipedia.org/wiki/ARM-architectuur" title="ARM-architectuur – Dutch" lang="nl" hreflang="nl">Nederlands</a></li>
			<li class="interlanguage-link interwiki-ja"><a href="//ja.wikipedia.org/wiki/ARM%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="ARMアーキテクチャ – Japanese" lang="ja" hreflang="ja">日本語</a></li>
			<li class="interlanguage-link interwiki-no"><a href="//no.wikipedia.org/wiki/ARM_(prosessorarkitektur)" title="ARM (prosessorarkitektur) – Norwegian (bokmål)" lang="no" hreflang="no">Norsk bokmål</a></li>
			<li class="interlanguage-link interwiki-pl"><a href="//pl.wikipedia.org/wiki/Architektura_ARM" title="Architektura ARM – Polish" lang="pl" hreflang="pl">Polski</a></li>
			<li class="interlanguage-link interwiki-pt"><a href="//pt.wikipedia.org/wiki/Arquitetura_ARM" title="Arquitetura ARM – Portuguese" lang="pt" hreflang="pt">Português</a></li>
			<li class="interlanguage-link interwiki-ru"><a href="//ru.wikipedia.org/wiki/ARM_(%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0)" title="ARM (архитектура) – Russian" lang="ru" hreflang="ru">Русский</a></li>
			<li class="interlanguage-link interwiki-sq"><a href="//sq.wikipedia.org/wiki/Arkitektura_ARM" title="Arkitektura ARM – Albanian" lang="sq" hreflang="sq">Shqip</a></li>
			<li class="interlanguage-link interwiki-simple"><a href="//simple.wikipedia.org/wiki/ARM_architecture" title="ARM architecture – Simple English" lang="simple" hreflang="simple">Simple English</a></li>
			<li class="interlanguage-link interwiki-sl"><a href="//sl.wikipedia.org/wiki/Arhitektura_ARM" title="Arhitektura ARM – Slovenian" lang="sl" hreflang="sl">Slovenščina</a></li>
			<li class="interlanguage-link interwiki-sr"><a href="//sr.wikipedia.org/wiki/ARM_%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" title="ARM архитектура – Serbian" lang="sr" hreflang="sr">Српски / srpski</a></li>
			<li class="interlanguage-link interwiki-sh"><a href="//sh.wikipedia.org/wiki/ARM" title="ARM – Serbo-Croatian" lang="sh" hreflang="sh">Srpskohrvatski / српскохрватски</a></li>
			<li class="interlanguage-link interwiki-fi"><a href="//fi.wikipedia.org/wiki/ARM" title="ARM – Finnish" lang="fi" hreflang="fi">Suomi</a></li>
			<li class="interlanguage-link interwiki-sv"><a href="//sv.wikipedia.org/wiki/ARM_(processorarkitektur)" title="ARM (processorarkitektur) – Swedish" lang="sv" hreflang="sv">Svenska</a></li>
			<li class="interlanguage-link interwiki-tr"><a href="//tr.wikipedia.org/wiki/ARM_mimarisi" title="ARM mimarisi – Turkish" lang="tr" hreflang="tr">Türkçe</a></li>
			<li class="interlanguage-link interwiki-uk"><a href="//uk.wikipedia.org/wiki/ARM" title="ARM – Ukrainian" lang="uk" hreflang="uk">Українська</a></li>
			<li class="interlanguage-link interwiki-vi"><a href="//vi.wikipedia.org/wiki/C%E1%BA%A5u_tr%C3%BAc_ARM" title="Cấu trúc ARM – Vietnamese" lang="vi" hreflang="vi">Tiếng Việt</a></li>
			<li class="interlanguage-link interwiki-zh"><a href="//zh.wikipedia.org/wiki/ARM%E6%9E%B6%E6%A7%8B" title="ARM架構 – Chinese" lang="zh" hreflang="zh">中文</a></li>
			<li class="uls-p-lang-dummy"><a href="#"></a></li>
			<li class="wbc-editpage"><a href="//www.wikidata.org/wiki/Q16980#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></li>
		</ul>
	</div>
</div>
			</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 29 March 2014 at 23:49.<br /></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy.</a> <br/>
Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="//wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a class="external" href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/wiki/ARM_architecture" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
					<li id="footer-copyrightico">
						<a href="//wikimediafoundation.org/"><img src="//bits.wikimedia.org/images/wikimedia-button.png" width="88" height="31" alt="Wikimedia Foundation"/></a>
					</li>
					<li id="footer-poweredbyico">
						<a href="//www.mediawiki.org/"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31" /></a>
					</li>
				</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mobile.desktop","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","mw.MwEmbedSupport.style","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage","skins.vector.collapsibleNav"],null,true);
}</script>
<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=scripts&amp;skin=vector&amp;*"></script>
<!-- Served by mw1027 in 6.942 secs. -->
	</body>
</html>
