module PC(
	input clk; //Input clock
	input rst; //Input rst
//	output [31:0] instruction;//The out put Instruction
	
	reg [11:0] pc;//current pc
	reg [11:0] new_pc;//next pc
	
)
	
	assign new_pc = pc + 4;
	always(@posedge clk) begin
		if(rst)
			pc = 12'h000;
		else
			pc = new_pc;
			
	end

endmodule;