Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: lab6phase1I2C2015fall.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab6phase1I2C2015fall.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab6phase1I2C2015fall"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab6phase1I2C2015fall
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/ipcore_dir/Clock65MHz.v" into library work
Parsing module <Clock65MHz>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/ClockedOneShot.v" into library work
Parsing module <NegClockedOneShot>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/ShiftRegisterI2C2015fall.v" into library work
Parsing module <ShiftRegisterI2C2015fall>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/SDAmodule.v" into library work
Parsing module <SDAmodule>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/BaudRateGeneratorI2C.v" into library work
Parsing module <BaudRateGeneratorI2C>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part2-RAMwithHyperTerminalDisplay/DelayLoop.v" into library work
Parsing module <DelayLoop>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/MasterDataUnitI2C.v" into library work
Parsing module <MasterDataUnitI2C>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v" into library work
Parsing module <ControllerI2C>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab6-Part1/lab6phase1I2C2015fall.v" into library work
Parsing module <lab6phase1I2C2015fall>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab6phase1I2C2015fall>.

Elaborating module <ControllerI2C>.

Elaborating module <NegClockedOneShot>.

Elaborating module <DelayLoop>.
WARNING:HDLCompiler:91 - "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v" Line 73: Signal <NextState> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v" Line 77: Signal <OneShotI2C> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v" Line 94: Signal <State> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v" Line 103: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v" Line 104: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <MasterDataUnitI2C>.

Elaborating module <BaudRateGeneratorI2C>.

Elaborating module <ShiftRegisterI2C2015fall>.

Elaborating module <SDAmodule>.
WARNING:HDLCompiler:1127 - "/home/a/workspace/Digital-Systems/Lab6-Part1/lab6phase1I2C2015fall.v" Line 34: Assignment to DataUnitReceivedData ignored, since the identifier is never used

Elaborating module <Clock65MHz>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=20,CLKFX_MULTIPLY=13,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/a/workspace/Digital-Systems/Lab6-Part1/ipcore_dir/Clock65MHz.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab6phase1I2C2015fall>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/lab6phase1I2C2015fall.v".
        BaudRate = 20'b00001001110001000000
        ClockFrequency = 30'b000011110111111101001001000000
        FirstByte = 8'b11010011
INFO:Xst:3210 - "/home/a/workspace/Digital-Systems/Lab6-Part1/lab6phase1I2C2015fall.v" line 34: Output port <ReceivedData> of the instance <DataUnit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <lab6phase1I2C2015fall> synthesized.

Synthesizing Unit <ControllerI2C>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/ControllerI2C.v".
        InitialState = 3'b000
        StartState = 3'b001
        LoadState = 3'b010
        SendState = 3'b011
        AckState = 3'b100
        DelayState = 3'b101
        StopState = 3'b110
    Found 3-bit register for signal <State>.
    Found 4-bit register for signal <DataCounter>.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_39_OUT> created at line 103.
    Found 8x10-bit Read Only RAM for signal <_n0128>
    Found 1-bit 7-to-1 multiplexer for signal <State[2]_NextState[2]_wide_mux_28_OUT<0>> created at line 69.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadOrWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BaudEnable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Select>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DelayLoopStart>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NextState<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NextState<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NextState<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <StartStopAck>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ShiftOrHold>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteLoad>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0019> created at line 74
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred  10 Latch(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <ControllerI2C> synthesized.

Synthesizing Unit <NegClockedOneShot>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/ClockedOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <NegClockedOneShot> synthesized.

Synthesizing Unit <DelayLoop>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part2-RAMwithHyperTerminalDisplay/DelayLoop.v".
        Divider = 1000000
        NumberOfBits = 20
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_4_o_add_4_OUT> created at line 24.
    Found 20-bit comparator lessequal for signal <n0002> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DelayLoop> synthesized.

Synthesizing Unit <MasterDataUnitI2C>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/MasterDataUnitI2C.v".
        LENGTH = 8
    Summary:
	no macro.
Unit <MasterDataUnitI2C> synthesized.

Synthesizing Unit <BaudRateGeneratorI2C>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/BaudRateGeneratorI2C.v".
    Found 1-bit register for signal <ClockI2C>.
    Found 16-bit register for signal <baud_count>.
    Found 16-bit adder for signal <baud_count[15]_GND_17_o_add_5_OUT> created at line 26.
    Found 20x2-bit multiplier for signal <BaudRate[19]_PWR_15_o_MuLt_2_OUT> created at line 21.
    Found 30-bit comparator equal for signal <GND_17_o_GND_17_o_equal_5_o> created at line 21
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <BaudRateGeneratorI2C> synthesized.

Synthesizing Unit <div_30u_22u>.
    Related source file is "".
    Found 51-bit adder for signal <n2623> created at line 0.
    Found 51-bit adder for signal <GND_19_o_b[21]_add_3_OUT> created at line 0.
    Found 50-bit adder for signal <n2627> created at line 0.
    Found 50-bit adder for signal <GND_19_o_b[21]_add_5_OUT> created at line 0.
    Found 49-bit adder for signal <n2631> created at line 0.
    Found 49-bit adder for signal <GND_19_o_b[21]_add_7_OUT> created at line 0.
    Found 48-bit adder for signal <n2635> created at line 0.
    Found 48-bit adder for signal <GND_19_o_b[21]_add_9_OUT> created at line 0.
    Found 47-bit adder for signal <n2639> created at line 0.
    Found 47-bit adder for signal <GND_19_o_b[21]_add_11_OUT> created at line 0.
    Found 46-bit adder for signal <n2643> created at line 0.
    Found 46-bit adder for signal <GND_19_o_b[21]_add_13_OUT> created at line 0.
    Found 45-bit adder for signal <n2647> created at line 0.
    Found 45-bit adder for signal <GND_19_o_b[21]_add_15_OUT> created at line 0.
    Found 44-bit adder for signal <n2651> created at line 0.
    Found 44-bit adder for signal <GND_19_o_b[21]_add_17_OUT> created at line 0.
    Found 43-bit adder for signal <n2655> created at line 0.
    Found 43-bit adder for signal <GND_19_o_b[21]_add_19_OUT> created at line 0.
    Found 42-bit adder for signal <n2659> created at line 0.
    Found 42-bit adder for signal <GND_19_o_b[21]_add_21_OUT> created at line 0.
    Found 41-bit adder for signal <n2663> created at line 0.
    Found 41-bit adder for signal <GND_19_o_b[21]_add_23_OUT> created at line 0.
    Found 40-bit adder for signal <n2667> created at line 0.
    Found 40-bit adder for signal <GND_19_o_b[21]_add_25_OUT> created at line 0.
    Found 39-bit adder for signal <n2671> created at line 0.
    Found 39-bit adder for signal <GND_19_o_b[21]_add_27_OUT> created at line 0.
    Found 38-bit adder for signal <n2675> created at line 0.
    Found 38-bit adder for signal <GND_19_o_b[21]_add_29_OUT> created at line 0.
    Found 37-bit adder for signal <n2679> created at line 0.
    Found 37-bit adder for signal <GND_19_o_b[21]_add_31_OUT> created at line 0.
    Found 36-bit adder for signal <n2683> created at line 0.
    Found 36-bit adder for signal <GND_19_o_b[21]_add_33_OUT> created at line 0.
    Found 35-bit adder for signal <n2687> created at line 0.
    Found 35-bit adder for signal <GND_19_o_b[21]_add_35_OUT> created at line 0.
    Found 34-bit adder for signal <n2691> created at line 0.
    Found 34-bit adder for signal <GND_19_o_b[21]_add_37_OUT> created at line 0.
    Found 33-bit adder for signal <n2695> created at line 0.
    Found 33-bit adder for signal <GND_19_o_b[21]_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2699> created at line 0.
    Found 32-bit adder for signal <GND_19_o_b[21]_add_41_OUT> created at line 0.
    Found 31-bit adder for signal <n2703> created at line 0.
    Found 31-bit adder for signal <GND_19_o_b[21]_add_43_OUT> created at line 0.
    Found 30-bit adder for signal <n2707> created at line 0.
    Found 30-bit adder for signal <a[29]_b[21]_add_45_OUT> created at line 0.
    Found 30-bit adder for signal <n2711> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_47_OUT> created at line 0.
    Found 30-bit adder for signal <n2715> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_49_OUT> created at line 0.
    Found 30-bit adder for signal <n2719> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_51_OUT> created at line 0.
    Found 30-bit adder for signal <n2723> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_53_OUT> created at line 0.
    Found 30-bit adder for signal <n2727> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_55_OUT[29:0]> created at line 0.
    Found 30-bit adder for signal <n2731> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_57_OUT[29:0]> created at line 0.
    Found 30-bit adder for signal <n2735> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_19_o_add_59_OUT[29:0]> created at line 0.
    Found 52-bit adder for signal <GND_19_o_b[21]_add_1_OUT> created at line 0.
    Found 52-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0031> created at line 0
    Summary:
	inferred  59 Adder/Subtractor(s).
	inferred  31 Comparator(s).
	inferred 813 Multiplexer(s).
Unit <div_30u_22u> synthesized.

Synthesizing Unit <ShiftRegisterI2C2015fall>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/ShiftRegisterI2C2015fall.v".
    Found 8-bit register for signal <ReceivedData>.
    Found 1-bit register for signal <ShiftOut>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftRegisterI2C2015fall> synthesized.

Synthesizing Unit <SDAmodule>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/SDAmodule.v".
    Found 1-bit tristate buffer for signal <SDA> created at line 15
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <SDAmodule> synthesized.

Synthesizing Unit <Clock65MHz>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab6-Part1/ipcore_dir/Clock65MHz.v".
    Summary:
	no macro.
Unit <Clock65MHz> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x10-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 20x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 62
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 30-bit adder                                          : 16
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 5-bit subtractor                                      : 1
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 2
 16-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 10
 1-bit latch                                           : 10
# Comparators                                          : 34
 20-bit comparator lessequal                           : 1
 30-bit comparator equal                               : 1
 30-bit comparator lessequal                           : 9
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
# Multiplexers                                         : 833
 1-bit 2-to-1 multiplexer                              : 823
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 1
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <ReceivedData_7> of sequential type is unconnected in block <ShiftUnit>.

Synthesizing (advanced) Unit <ControllerI2C>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0128> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <State>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ControllerI2C> synthesized (advanced).

Synthesizing (advanced) Unit <DelayLoop>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DelayLoop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x10-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 17x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 32
 16-bit adder                                          : 1
 30-bit adder                                          : 1
 30-bit adder carry in                                 : 29
 5-bit subtractor                                      : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 34
 20-bit comparator lessequal                           : 1
 30-bit comparator equal                               : 1
 30-bit comparator lessequal                           : 9
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
# Multiplexers                                         : 831
 1-bit 2-to-1 multiplexer                              : 822
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ControlUnit/FSM_0> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 11    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DataUnit/ShiftUnit/FSM_0> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 11    | 100
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    WriteLoad in unit <ControllerI2C>
    ShiftOrHold in unit <ControllerI2C>

WARNING:Xst:2041 - Unit lab6phase1I2C2015fall: 1 internal tristate is replaced by logic (pull-up yes): N2.

Optimizing unit <lab6phase1I2C2015fall> ...

Optimizing unit <ControllerI2C> ...

Optimizing unit <BaudRateGeneratorI2C> ...

Optimizing unit <div_30u_22u> ...

Optimizing unit <ShiftRegisterI2C2015fall> ...
WARNING:Xst:2677 - Node <DataUnit/ShiftUnit/ReceivedData_7> of sequential type is unconnected in block <lab6phase1I2C2015fall>.
INFO:Xst:2261 - The FF/Latch <ControlUnit/OneShotUnit/State_FSM_FFd2> in Unit <lab6phase1I2C2015fall> is equivalent to the following FF/Latch, which will be removed : <DataUnit/ShiftUnit/OneShotUnit1/State_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <ControlUnit/OneShotUnit/State_FSM_FFd3> in Unit <lab6phase1I2C2015fall> is equivalent to the following FF/Latch, which will be removed : <DataUnit/ShiftUnit/OneShotUnit1/State_FSM_FFd3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab6phase1I2C2015fall, actual ratio is 1.
Latch ControlUnit/ReadOrWrite has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab6phase1I2C2015fall.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 12
#      LUT3                        : 32
#      LUT4                        : 9
#      LUT5                        : 7
#      LUT6                        : 26
#      MUXCY                       : 43
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 65
#      FDC                         : 21
#      FDP                         : 3
#      FDR                         : 22
#      FDRE                        : 7
#      FDS                         : 1
#      LD                          : 11
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 2
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  18224     0%  
 Number of Slice LUTs:                  103  out of   9112     1%  
    Number used as Logic:               103  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:      44  out of    108    40%  
   Number with an unused LUT:             5  out of    108     4%  
   Number of fully used LUT-FF pairs:    59  out of    108    54%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)              | Load  |
---------------------------------------------------------------------------------------+------------------------------------+-------+
Clock                                                                                  | DCM_SP:CLKFX                       | 54    |
ControlUnit/Mram__n01281(ControlUnit/Mram__n0128112:O)                                 | NONE(*)(ControlUnit/Select)        | 1     |
ControlUnit/Mram__n01282(ControlUnit/Mram__n012821:O)                                  | NONE(*)(ControlUnit/BaudEnable)    | 1     |
ControlUnit/Mram__n0128(ControlUnit/Mram__n012811:O)                                   | NONE(*)(ControlUnit/DelayLoopStart)| 1     |
ControlUnit/Mram__n01283(ControlUnit/Mram__n012831:O)                                  | NONE(*)(ControlUnit/ReadOrWrite)   | 2     |
ControlUnit/Mram__n01284(ControlUnit/Mram__n012841:O)                                  | NONE(*)(ControlUnit/StartStopAck)  | 1     |
ControlUnit/State[2]_GND_10_o_Mux_29_o(ControlUnit/Mmux_State[2]_GND_10_o_Mux_29_o15:O)| NONE(*)(ControlUnit/NextState_0)   | 3     |
ControlUnit/WriteLoad_G(ControlUnit/WriteLoad_G:O)                                     | NONE(*)(ControlUnit/WriteLoad)     | 1     |
ControlUnit/ShiftOrHold_G(ControlUnit/ShiftOrHold_G:O)                                 | NONE(*)(ControlUnit/ShiftOrHold)   | 1     |
---------------------------------------------------------------------------------------+------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.732ns (Maximum Frequency: 366.069MHz)
   Minimum input arrival time before clock: 3.756ns
   Maximum output required time after clock: 4.698ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 2.732ns (frequency: 366.069MHz)
  Total number of paths / destination ports: 3705 / 59
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 22)
  Source:            ControlUnit/Timer/count_18 (FF)
  Destination:       ControlUnit/Timer/count_19 (FF)
  Source Clock:      Clock rising 0.6X
  Destination Clock: Clock rising 0.6X

  Data Path: ControlUnit/Timer/count_18 to ControlUnit/Timer/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.931  ControlUnit/Timer/count_18 (ControlUnit/Timer/count_18)
     LUT4:I0->O           20   0.203   1.197  ControlUnit/Timer/PWR_4_o_count[19]_LessThan_4_o21 (ControlUnit/Timer/PWR_4_o_count[19]_LessThan_4_o2)
     LUT6:I4->O            1   0.203   0.579  ControlUnit/Timer/PWR_4_o_count[19]_LessThan_4_o_inv1 (ControlUnit/Timer/PWR_4_o_count[19]_LessThan_4_o_inv)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<0> (ControlUnit/Timer/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<1> (ControlUnit/Timer/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<2> (ControlUnit/Timer/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<3> (ControlUnit/Timer/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<4> (ControlUnit/Timer/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<5> (ControlUnit/Timer/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<6> (ControlUnit/Timer/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<7> (ControlUnit/Timer/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<8> (ControlUnit/Timer/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<9> (ControlUnit/Timer/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<10> (ControlUnit/Timer/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<11> (ControlUnit/Timer/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<12> (ControlUnit/Timer/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<13> (ControlUnit/Timer/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<14> (ControlUnit/Timer/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<15> (ControlUnit/Timer/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<16> (ControlUnit/Timer/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<17> (ControlUnit/Timer/Mcount_count_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  ControlUnit/Timer/Mcount_count_cy<18> (ControlUnit/Timer/Mcount_count_cy<18>)
     XORCY:CI->O           1   0.180   0.000  ControlUnit/Timer/Mcount_count_xor<19> (ControlUnit/Timer/Mcount_count19)
     FDR:D                     0.102          ControlUnit/Timer/count_19
    ----------------------------------------
    Total                      4.203ns (1.496ns logic, 2.707ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.756ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       ControlUnit/OneShotUnit/State_FSM_FFd2 (FF)
  Destination Clock: Clock rising 0.6X

  Data Path: Reset to ControlUnit/OneShotUnit/State_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.321  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            1   0.205   0.579  ControlUnit/ClockI2C1 (ControlUnit/ClockI2C_0)
     FDR:R                     0.430          ControlUnit/OneShotUnit/State_FSM_FFd2
    ----------------------------------------
    Total                      3.756ns (1.857ns logic, 1.899ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ControlUnit/State[2]_GND_10_o_Mux_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.175ns (Levels of Logic = 3)
  Source:            Go (PAD)
  Destination:       ControlUnit/NextState_0 (LATCH)
  Destination Clock: ControlUnit/State[2]_GND_10_o_Mux_29_o falling

  Data Path: Go to ControlUnit/NextState_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  Go_IBUF (Go_IBUF)
     LUT5:I4->O            1   0.205   0.000  ControlUnit/Mmux_State[2]_NextState[2]_wide_mux_28_OUT<0>13_F (N39)
     MUXF7:I0->O           1   0.131   0.000  ControlUnit/Mmux_State[2]_NextState[2]_wide_mux_28_OUT<0>13 (ControlUnit/State[2]_NextState[2]_wide_mux_28_OUT<0>)
     LD:D                      0.037          ControlUnit/NextState_0
    ----------------------------------------
    Total                      2.175ns (1.595ns logic, 0.580ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            DataUnit/ShiftUnit/ShiftOut (FF)
  Destination:       SDA (PAD)
  Source Clock:      Clock rising 0.6X

  Data Path: DataUnit/ShiftUnit/ShiftOut to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.651  DataUnit/ShiftUnit/ShiftOut (DataUnit/ShiftUnit/ShiftOut)
     LUT3:I2->O            1   0.205   0.579  DataUnit/SDAUnit/Mmux_StartStopAck_ShiftOut_MUX_2253_o11 (SDA_OBUFT)
     OBUFT:I->O                2.571          SDA_OBUFT (SDA)
    ----------------------------------------
    Total                      4.453ns (3.223ns logic, 1.230ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ControlUnit/Mram__n01281'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            ControlUnit/Select (LATCH)
  Destination:       SDA (PAD)
  Source Clock:      ControlUnit/Mram__n01281 falling

  Data Path: ControlUnit/Select to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.845  ControlUnit/Select (ControlUnit/Select)
     LUT3:I0->O            1   0.205   0.579  DataUnit/SDAUnit/Mmux_StartStopAck_ShiftOut_MUX_2253_o11 (SDA_OBUFT)
     OBUFT:I->O                2.571          SDA_OBUFT (SDA)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ControlUnit/Mram__n01284'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.572ns (Levels of Logic = 2)
  Source:            ControlUnit/StartStopAck (LATCH)
  Destination:       SDA (PAD)
  Source Clock:      ControlUnit/Mram__n01284 falling

  Data Path: ControlUnit/StartStopAck to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.721  ControlUnit/StartStopAck (ControlUnit/StartStopAck)
     LUT3:I1->O            1   0.203   0.579  DataUnit/SDAUnit/Mmux_StartStopAck_ShiftOut_MUX_2253_o11 (SDA_OBUFT)
     OBUFT:I->O                2.571          SDA_OBUFT (SDA)
    ----------------------------------------
    Total                      4.572ns (3.272ns logic, 1.300ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ControlUnit/Mram__n01283'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            ControlUnit/ReadOrWrite_1 (LATCH)
  Destination:       SDA (PAD)
  Source Clock:      ControlUnit/Mram__n01283 falling

  Data Path: ControlUnit/ReadOrWrite_1 to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  ControlUnit/ReadOrWrite_1 (ControlUnit/ReadOrWrite_1)
     OBUFT:T->O                2.571          SDA_OBUFT (SDA)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
Clock                                 |    4.203|         |         |         |
ControlUnit/Mram__n0128               |         |    2.020|         |         |
ControlUnit/Mram__n01281              |         |    1.667|         |         |
ControlUnit/Mram__n01282              |         |    2.346|         |         |
ControlUnit/Mram__n01283              |         |    1.385|         |         |
ControlUnit/Mram__n01284              |         |    1.650|         |         |
ControlUnit/ShiftOrHold_G             |         |    2.415|         |         |
ControlUnit/State[2]_GND_10_o_Mux_29_o|         |    1.179|         |         |
ControlUnit/WriteLoad_G               |         |    2.855|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/Mram__n0128
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    1.843|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/Mram__n01281
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    2.071|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/Mram__n01282
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    1.945|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/Mram__n01283
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    1.967|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/Mram__n01284
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    1.967|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/ShiftOrHold_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    2.071|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/State[2]_GND_10_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    2.873|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ControlUnit/WriteLoad_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    2.071|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.42 secs
 
--> 


Total memory usage is 405992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    5 (   0 filtered)

