{
  "recentFiles": [
    {
      "basename": "Structural Hazards in Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Structural Hazards in Pipeline.md"
    },
    {
      "basename": "11-08-2024",
      "path": "Journal/11-08-2024.md"
    },
    {
      "basename": "Computer Organization and Architecture",
      "path": "GATE/Computer-Organization-and-Architecture/Computer Organization and Architecture.md"
    },
    {
      "basename": "Control Hazards in Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Control Hazards in Pipeline.md"
    },
    {
      "basename": "Data Hazards in Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Data Hazards in Pipeline.md"
    },
    {
      "basename": "GATE-LOG",
      "path": "GATE/GATE-LOG.md"
    },
    {
      "basename": "Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Pipeline.md"
    },
    {
      "basename": "Temporary Plan",
      "path": "GATE/Temporary Plan.md"
    },
    {
      "basename": "10-08-2024",
      "path": "Journal/10-08-2024.md"
    },
    {
      "basename": "Instruction Execution Cycle",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Instruction Execution Cycle.md"
    },
    {
      "basename": "09-08-2024",
      "path": "Journal/09-08-2024.md"
    },
    {
      "basename": "Instruction Set Architecture",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Instruction Set Architecture.md"
    },
    {
      "basename": "Cache Memory",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Cache Memory.md"
    },
    {
      "basename": "Guidelines to GATE-CS",
      "path": "GATE/Guidelines to GATE-CS.md"
    },
    {
      "basename": "08-08-2024",
      "path": "Journal/08-08-2024.md"
    },
    {
      "basename": "2024-W32",
      "path": "Journal/2024-W32.md"
    },
    {
      "basename": "07-08-2024",
      "path": "Journal/07-08-2024.md"
    },
    {
      "basename": "Main Memory and Addressability",
      "path": "GATE/Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Main Memory and Addressability.md"
    },
    {
      "basename": "06-08-2024",
      "path": "Journal/06-08-2024.md"
    },
    {
      "basename": "05-08-2024",
      "path": "Journal/05-08-2024.md"
    },
    {
      "basename": "Associate Cache",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Associate Cache.md"
    },
    {
      "basename": "Direct Mapped Cache",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Direct Mapped Cache.md"
    },
    {
      "basename": "04-08-2024",
      "path": "Journal/04-08-2024.md"
    },
    {
      "basename": "Decimal and Binary System",
      "path": "GATE/Digital-Logic/Number Systems/Decimal and Binary System.md"
    },
    {
      "basename": "Addressing Modes",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Addressing Modes.md"
    },
    {
      "basename": "03-08-2024",
      "path": "Journal/03-08-2024.md"
    },
    {
      "basename": "Registers and Status Flags in CPU",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Registers and Status Flags in CPU.md"
    },
    {
      "basename": "02-08-2024",
      "path": "Journal/02-08-2024.md"
    },
    {
      "basename": "Instruction Format",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Instruction Format.md"
    },
    {
      "basename": "Instruction Type",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Instruction Type.md"
    },
    {
      "basename": "01-08-2024",
      "path": "Journal/01-08-2024.md"
    },
    {
      "basename": "Clock in Digital Circuits",
      "path": "GATE/Digital-Logic/Sequential Circuits/Clock in Digital Circuits.md"
    },
    {
      "basename": "31-07-2024",
      "path": "Journal/31-07-2024.md"
    },
    {
      "basename": "Overflow of Signed and Unsigned Numbers",
      "path": "GATE/Digital-Logic/Number Systems/Overflow of Signed and Unsigned Numbers.md"
    },
    {
      "basename": "30-07-2024",
      "path": "Journal/30-07-2024.md"
    },
    {
      "basename": "Memory Interfacing and Expansion",
      "path": "GATE/Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Memory Interfacing and Expansion.md"
    },
    {
      "basename": "System Bus",
      "path": "GATE/Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/System Bus.md"
    },
    {
      "basename": "Introduction to COA",
      "path": "GATE/Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Introduction to COA.md"
    },
    {
      "basename": "29-07-2024",
      "path": "Journal/29-07-2024.md"
    },
    {
      "basename": "28-07-2024",
      "path": "Journal/28-07-2024.md"
    },
    {
      "basename": "daily-notes-template",
      "path": "templates/daily-notes-template.md"
    },
    {
      "basename": "GATE-CS",
      "path": "GATE/GATE-CS.md"
    },
    {
      "basename": "26-07-2024",
      "path": "Journal/26-07-2024.md"
    },
    {
      "basename": "24-07-2024",
      "path": "Journal/24-07-2024.md"
    },
    {
      "basename": "Standard and Canonical Forms of Boolean Expressions",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Standard and Canonical Forms of Boolean Expressions.md"
    },
    {
      "basename": "Minimization using K Map",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Minimization using K Map.md"
    },
    {
      "basename": "Digital Logic",
      "path": "GATE/Digital-Logic/Digital Logic.md"
    },
    {
      "basename": "Algebraic Simplification of Boolean Functions",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Algebraic Simplification of Boolean Functions.md"
    },
    {
      "basename": "Boolean Function",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Boolean Function.md"
    },
    {
      "basename": "Laws of Boolean Algebra",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Laws of Boolean Algebra.md"
    }
  ],
  "omittedPaths": [
    ""
  ],
  "maxLength": null,
  "openType": "tab"
}