# Lab 4: Counters
*Duncan Wood* <br>
*09/29/2025*

---
## Part I
First a 1 bit T flip flop was created

<div align="center">
  <img src="img/" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 1: RS Latch Module.</em>
</div>
<br>


## Part II


## Part III



## Part IV


## Part V

