
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Nov  9 21:05:00 2024
| Design       : mesethernet_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************
                                                                                                                                 Clock   Non-clock                                                                   
 Clock                                                                        Period       Waveform       Type                   Loads       Loads  Sources                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 free_clk                                                                     20.000       {0 10}         Declared                 683           1  {free_clk}                                                       
   free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  100.000      {0 50}         Generated (free_clk)     154           2  {u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 i_p_refckp_0                                                                 8.000        {0 4}          Declared                   0           1  {i_p_refckp_0}                                                   
 DebugCore_JCLK                                                               50.000       {0 25}         Declared                 144           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                  
 DebugCore_CAPTURE                                                            100.000      {25 75}        Declared                  11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                     
=====================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 free_clk                    50.000 MHz     116.131 MHz         20.000          8.611         11.389
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             10.000 MHz     112.969 MHz        100.000          8.852         45.574
 DebugCore_JCLK              20.000 MHz     147.080 MHz         50.000          6.799         43.201
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    11.389       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    45.574       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     2.117       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK              22.464       0.000              0            411
 DebugCore_CAPTURE      DebugCore_JCLK              22.470       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE           45.068       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.225       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.344       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.034       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0            411
 DebugCore_CAPTURE      DebugCore_JCLK              21.837       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE            3.118       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    16.340       0.000              0            654
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.723       0.000              0            654
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk                                            9.380       0.000              0            683
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    49.102       0.000              0            154
 DebugCore_JCLK                                     24.102       0.000              0            144
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    13.827       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    46.877       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     7.669       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK              23.194       0.000              0            411
 DebugCore_CAPTURE      DebugCore_JCLK              22.977       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE           46.705       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.184       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.269       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.883       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            411
 DebugCore_CAPTURE      DebugCore_JCLK              23.244       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE            2.136       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    17.400       0.000              0            654
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.543       0.000              0            654
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk                                            9.504       0.000              0            683
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    49.282       0.000              0            154
 DebugCore_JCLK                                     24.282       0.000              0            144
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/Cin
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_126_325/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.289       5.839 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.883       6.722         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7]
 CLMA_74_328/Y3                    td                    0.465       7.187 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_11/gateop_perm/Z
                                   net (fanout=1)        1.257       8.444         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48812
 CLMA_118_288/Y3                   td                    0.197       8.641 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_13/gateop_perm/Z
                                   net (fanout=1)        1.259       9.900         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48814
 CLMA_70_324/Y3                    td                    0.197      10.097 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=4)        1.675      11.772         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N631 [11]
 CLMA_154_292/Y3                   td                    0.210      11.982 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_7_inv/gateop_perm/Z
                                   net (fanout=14)       1.166      13.148         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N8697_inv
                                   td                    0.474      13.622 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.622         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6251
 CLMA_126_321/COUT                 td                    0.058      13.680 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.680         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6253
                                   td                    0.058      13.738 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.738         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6255
 CLMA_126_325/COUT                 td                    0.058      13.796 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.796         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6257
                                   td                    0.058      13.854 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.854         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6259
 CLMA_126_329/COUT                 td                    0.058      13.912 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.912         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6261
 CLMA_126_333/CIN                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/Cin

 Data arrival time                                                  13.912         Logic Levels: 7  
                                                                                   Logic: 2.122ns(25.377%), Route: 6.240ns(74.623%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_126_333/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.305      25.521                          
 clock uncertainty                                      -0.050      25.471                          

 Setup time                                             -0.170      25.301                          

 Data required time                                                 25.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.301                          
 Data arrival time                                                  13.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cin
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_126_325/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.289       5.839 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.883       6.722         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7]
 CLMA_74_328/Y3                    td                    0.465       7.187 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_11/gateop_perm/Z
                                   net (fanout=1)        1.257       8.444         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48812
 CLMA_118_288/Y3                   td                    0.197       8.641 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_13/gateop_perm/Z
                                   net (fanout=1)        1.259       9.900         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48814
 CLMA_70_324/Y3                    td                    0.197      10.097 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=4)        1.675      11.772         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N631 [11]
 CLMA_154_292/Y3                   td                    0.210      11.982 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_7_inv/gateop_perm/Z
                                   net (fanout=14)       1.166      13.148         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N8697_inv
                                   td                    0.474      13.622 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.622         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6251
 CLMA_126_321/COUT                 td                    0.058      13.680 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.680         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6253
                                   td                    0.058      13.738 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.738         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6255
 CLMA_126_325/COUT                 td                    0.058      13.796 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.796         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6257
                                   td                    0.058      13.854 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.854         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6259
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.854         Logic Levels: 6  
                                                                                   Logic: 2.064ns(24.855%), Route: 6.240ns(75.145%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_126_329/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305      25.521                          
 clock uncertainty                                      -0.050      25.471                          

 Setup time                                             -0.167      25.304                          

 Data required time                                                 25.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.304                          
 Data arrival time                                                  13.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cin
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_126_325/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.289       5.839 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.883       6.722         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7]
 CLMA_74_328/Y3                    td                    0.465       7.187 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_11/gateop_perm/Z
                                   net (fanout=1)        1.257       8.444         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48812
 CLMA_118_288/Y3                   td                    0.197       8.641 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_13/gateop_perm/Z
                                   net (fanout=1)        1.259       9.900         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48814
 CLMA_70_324/Y3                    td                    0.197      10.097 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=4)        1.675      11.772         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N631 [11]
 CLMA_154_292/Y3                   td                    0.210      11.982 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_7_inv/gateop_perm/Z
                                   net (fanout=14)       1.166      13.148         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N8697_inv
                                   td                    0.474      13.622 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.622         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6251
 CLMA_126_321/COUT                 td                    0.058      13.680 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.680         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6253
                                   td                    0.058      13.738 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.738         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6255
 CLMA_126_325/COUT                 td                    0.058      13.796 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.796         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6257
 CLMA_126_329/CIN                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.796         Logic Levels: 6  
                                                                                   Logic: 2.006ns(24.327%), Route: 6.240ns(75.673%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_126_329/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305      25.521                          
 clock uncertainty                                      -0.050      25.471                          

 Setup time                                             -0.170      25.301                          

 Data required time                                                 25.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.301                          
 Data arrival time                                                  13.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.505                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_speed[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531       5.095         ntclkbufg_4      
 CLMS_118_225/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_speed[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q3                   tco                   0.221       5.316 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_speed[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.086       5.402         p1_status_vector_sfp0[4]
 CLMA_118_224/AD                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/D

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMA_118_224/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                               0.053       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531       5.095         ntclkbufg_4      
 CLMA_250_208/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK

 CLMA_250_208/Q3                   tco                   0.221       5.316 f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.400         qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly [0]
 CLMA_250_208/AD                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D

 Data arrival time                                                   5.400         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMA_250_208/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                               0.053       5.148                          

 Data required time                                                  5.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.148                          
 Data arrival time                                                   5.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0]/opit_0_inv/CLK
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[0]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531       5.095         ntclkbufg_4      
 CLMA_154_221/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0]/opit_0_inv/CLK

 CLMA_154_221/Q3                   tco                   0.221       5.316 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0]/opit_0_inv/Q
                                   net (fanout=6)        0.196       5.512         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_adv_ability [0]
 CLMA_154_220/CD                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[0]/opit_0_inv/D

 Data arrival time                                                   5.512         Logic Levels: 0  
                                                                                   Logic: 0.221ns(52.998%), Route: 0.196ns(47.002%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMA_154_220/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[0]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                               0.053       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[6]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.352
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133       8.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.098         ntclkbufg_10     
 CLMA_310_144/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_144/Q3                   tco                   0.288      10.386 r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.280      10.666         u_yt_ctrl/u_mdio_master_driver/state [4]
 CLMA_310_140/Y2                   td                    0.487      11.153 r       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.699      11.852         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_132/Y2                   td                    0.286      12.138 r       u_yt_ctrl/u_mdio_master_driver/N192_5/gateop_perm/Z
                                   net (fanout=7)        0.632      12.770         u_yt_ctrl/u_mdio_master_driver/N192
 CLMS_298_129/Y1                   td                    0.212      12.982 r       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=12)       0.570      13.552         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_286_120/CECO                 td                    0.184      13.736 r       u_yt_ctrl/u_mdio_master_driver/writedata[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.736         ntR1923          
 CLMA_286_124/CECI                                                         r       u_yt_ctrl/u_mdio_master_driver/writedata[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.736         Logic Levels: 4  
                                                                                   Logic: 1.457ns(40.049%), Route: 2.181ns(59.951%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      51.264 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.822      52.086         _N21             
 IOCKGATE_326_322/OUT              td                    0.249      52.335 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      52.335         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      52.335 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.711      53.046         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      53.046 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.781      53.827         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.109      53.936 f       CLKROUTE_14/Z    
                                   net (fanout=2)        3.864      57.800         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000      57.800 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.552      59.352         ntclkbufg_10     
 CLMA_286_124/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.713      60.065                          
 clock uncertainty                                      -0.050      60.015                          

 Setup time                                             -0.705      59.310                          

 Data required time                                                 59.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 59.310                          
 Data arrival time                                                  13.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[7]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.352
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133       8.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.098         ntclkbufg_10     
 CLMA_310_144/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_144/Q3                   tco                   0.288      10.386 r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.280      10.666         u_yt_ctrl/u_mdio_master_driver/state [4]
 CLMA_310_140/Y2                   td                    0.487      11.153 r       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.699      11.852         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_132/Y2                   td                    0.286      12.138 r       u_yt_ctrl/u_mdio_master_driver/N192_5/gateop_perm/Z
                                   net (fanout=7)        0.632      12.770         u_yt_ctrl/u_mdio_master_driver/N192
 CLMS_298_129/Y1                   td                    0.212      12.982 r       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=12)       0.570      13.552         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_286_120/CECO                 td                    0.184      13.736 r       u_yt_ctrl/u_mdio_master_driver/writedata[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.736         ntR1923          
 CLMA_286_124/CECI                                                         r       u_yt_ctrl/u_mdio_master_driver/writedata[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.736         Logic Levels: 4  
                                                                                   Logic: 1.457ns(40.049%), Route: 2.181ns(59.951%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      51.264 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.822      52.086         _N21             
 IOCKGATE_326_322/OUT              td                    0.249      52.335 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      52.335         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      52.335 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.711      53.046         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      53.046 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.781      53.827         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.109      53.936 f       CLKROUTE_14/Z    
                                   net (fanout=2)        3.864      57.800         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000      57.800 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.552      59.352         ntclkbufg_10     
 CLMA_286_124/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.713      60.065                          
 clock uncertainty                                      -0.050      60.015                          

 Setup time                                             -0.705      59.310                          

 Data required time                                                 59.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 59.310                          
 Data arrival time                                                  13.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[8]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.352
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  0.713

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133       8.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.098         ntclkbufg_10     
 CLMA_310_144/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_144/Q3                   tco                   0.288      10.386 r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.280      10.666         u_yt_ctrl/u_mdio_master_driver/state [4]
 CLMA_310_140/Y2                   td                    0.487      11.153 r       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.699      11.852         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_132/Y2                   td                    0.286      12.138 r       u_yt_ctrl/u_mdio_master_driver/N192_5/gateop_perm/Z
                                   net (fanout=7)        0.632      12.770         u_yt_ctrl/u_mdio_master_driver/N192
 CLMS_298_129/Y1                   td                    0.212      12.982 r       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=12)       0.570      13.552         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_286_120/CECO                 td                    0.184      13.736 r       u_yt_ctrl/u_mdio_master_driver/writedata[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.736         ntR1923          
 CLMA_286_124/CECI                                                         r       u_yt_ctrl/u_mdio_master_driver/writedata[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.736         Logic Levels: 4  
                                                                                   Logic: 1.457ns(40.049%), Route: 2.181ns(59.951%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      51.264 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.822      52.086         _N21             
 IOCKGATE_326_322/OUT              td                    0.249      52.335 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      52.335         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      52.335 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.711      53.046         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      53.046 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.781      53.827         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.109      53.936 f       CLKROUTE_14/Z    
                                   net (fanout=2)        3.864      57.800         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000      57.800 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.552      59.352         ntclkbufg_10     
 CLMA_286_124/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.713      60.065                          
 clock uncertainty                                      -0.050      60.015                          

 Setup time                                             -0.705      59.310                          

 Data required time                                                 59.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 59.310                          
 Data arrival time                                                  13.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  9.054
  Clock Pessimism Removal :  -1.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823       1.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249       2.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       2.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789       3.737         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.116       3.853 r       CLKROUTE_14/Z    
                                   net (fanout=2)        3.670       7.523         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       7.523 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       9.054         ntclkbufg_10     
 CLMA_302_120/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/CLK

 CLMA_302_120/Q3                   tco                   0.221       9.275 f       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       9.364         u_yt_ctrl/u_reg_ctrl/cnt0 [1]
 CLMA_302_120/D4                                                           f       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.364         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133       8.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.098         ntclkbufg_10     
 CLMA_302_120/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.044       9.054                          
 clock uncertainty                                       0.000       9.054                          

 Hold time                                              -0.034       9.020                          

 Data required time                                                  9.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.020                          
 Data arrival time                                                   9.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/ready/opit_0_inv_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  9.054
  Clock Pessimism Removal :  -1.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823       1.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249       2.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       2.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789       3.737         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.116       3.853 r       CLKROUTE_14/Z    
                                   net (fanout=2)        3.670       7.523         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       7.523 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       9.054         ntclkbufg_10     
 CLMA_310_136/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q0                   tco                   0.222       9.276 f       u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.088       9.364         u_yt_ctrl/u_mdio_master_driver/state [7]
 CLMA_310_136/B4                                                           f       u_yt_ctrl/u_mdio_master_driver/ready/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.364         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133       8.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.098         ntclkbufg_10     
 CLMA_310_136/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/ready/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.044       9.054                          
 clock uncertainty                                       0.000       9.054                          

 Hold time                                              -0.035       9.019                          

 Data required time                                                  9.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.019                          
 Data arrival time                                                   9.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt3[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/cnt3[1]/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  9.054
  Clock Pessimism Removal :  -1.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823       1.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249       2.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       2.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789       3.737         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.116       3.853 r       CLKROUTE_14/Z    
                                   net (fanout=2)        3.670       7.523         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       7.523 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       9.054         ntclkbufg_10     
 CLMA_302_125/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[2]/opit_0_L5Q_perm/CLK

 CLMA_302_125/Q1                   tco                   0.224       9.278 f       u_yt_ctrl/u_reg_ctrl/cnt3[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.088       9.366         u_yt_ctrl/u_reg_ctrl/cnt3 [2]
 CLMA_302_125/C4                                                           f       u_yt_ctrl/u_reg_ctrl/cnt3[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.366         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133       8.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.098         ntclkbufg_10     
 CLMA_302_125/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.044       9.054                          
 clock uncertainty                                       0.000       9.054                          

 Hold time                                              -0.034       9.020                          

 Data required time                                                  9.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.020                          
 Data arrival time                                                   9.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.054
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076      81.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      83.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      83.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585      85.427         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK

 CLMA_318_140/Q2                   tco                   0.290      85.717 r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/Q
                                   net (fanout=4)        2.978      88.695         u_yt_ctrl/u_reset_n_delay/cnt [23]
 CLMA_242_68/Y6CD                  td                    0.149      88.844 r       CLKROUTE_12/Z    
                                   net (fanout=1)        1.464      90.308         ntR3132          
 CLMS_242_85/Y6CD                  td                    0.149      90.457 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.461      90.918         ntR3131          
 CLMA_242_60/Y6CD                  td                    0.149      91.067 r       CLKROUTE_10/Z    
                                   net (fanout=1)        5.495      96.562         ntR3130          
 CLMS_314_141/Y0                   td                    0.493      97.055 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/Z
                                   net (fanout=1)        9.695     106.750         u_yt_ctrl/reset_n_done
 CLMS_314_141/B3                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3

 Data arrival time                                                 106.750         Logic Levels: 4  
                                                                                   Logic: 1.230ns(5.768%), Route: 20.093ns(94.232%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823     101.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249     102.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     102.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789     103.737         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.116     103.853 r       CLKROUTE_14/Z    
                                   net (fanout=2)        3.670     107.523         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     107.523 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531     109.054         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235     109.289                          
 clock uncertainty                                      -0.050     109.239                          

 Setup time                                             -0.372     108.867                          

 Data required time                                                108.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.867                          
 Data arrival time                                                 106.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.054
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076      81.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      83.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      83.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585      85.427         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK

 CLMA_318_140/Q2                   tco                   0.290      85.717 r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/Q
                                   net (fanout=4)        2.978      88.695         u_yt_ctrl/u_reset_n_delay/cnt [23]
 CLMA_242_68/Y6CD                  td                    0.149      88.844 r       CLKROUTE_12/Z    
                                   net (fanout=1)        1.464      90.308         ntR3132          
 CLMS_242_85/Y6CD                  td                    0.149      90.457 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.461      90.918         ntR3131          
 CLMA_242_60/Y6CD                  td                    0.149      91.067 r       CLKROUTE_10/Z    
                                   net (fanout=1)        5.495      96.562         ntR3130          
 CLMS_314_141/A3                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L3

 Data arrival time                                                  96.562         Logic Levels: 3  
                                                                                   Logic: 0.737ns(6.619%), Route: 10.398ns(93.381%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823     101.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249     102.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     102.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789     103.737         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.116     103.853 r       CLKROUTE_14/Z    
                                   net (fanout=2)        3.670     107.523         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     107.523 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531     109.054         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235     109.289                          
 clock uncertainty                                      -0.050     109.239                          

 Setup time                                             -0.397     108.842                          

 Data required time                                                108.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.842                          
 Data arrival time                                                  96.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.054
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076      81.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      83.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      83.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585      85.427         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMA_318_140/Q1                   tco                   0.291      85.718 r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        1.511      87.229         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_294_60/Y6CD                  td                    0.149      87.378 r       CLKROUTE_9/Z     
                                   net (fanout=1)        0.271      87.649         ntR3129          
 CLMA_290_60/Y6CD                  td                    0.149      87.798 r       CLKROUTE_8/Z     
                                   net (fanout=1)        0.271      88.069         ntR3128          
 CLMA_286_60/Y6CD                  td                    0.149      88.218 r       CLKROUTE_7/Z     
                                   net (fanout=1)        2.173      90.391         ntR3127          
 CLMS_242_89/Y6CD                  td                    0.149      90.540 r       CLKROUTE_6/Z     
                                   net (fanout=1)        0.269      90.809         ntR3126          
 CLMA_242_84/Y6CD                  td                    0.149      90.958 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.860      91.818         ntR3125          
 CLMS_242_61/Y6CD                  td                    0.149      91.967 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.336      92.303         ntR3124          
 CLMA_242_72/Y6AB                  td                    0.145      92.448 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.677      93.125         ntR3123          
 CLMA_254_68/Y6AB                  td                    0.145      93.270 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.310      93.580         ntR3122          
 CLMA_246_68/Y6AB                  td                    0.145      93.725 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.669      94.394         ntR3121          
 CLMA_250_61/Y6AB                  td                    0.145      94.539 r       CLKROUTE_0/Z     
                                   net (fanout=1)        2.074      96.613         ntR3120          
 CLMS_314_141/A1                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1

 Data arrival time                                                  96.613         Logic Levels: 10 
                                                                                   Logic: 1.765ns(15.779%), Route: 9.421ns(84.221%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823     101.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249     102.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     102.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789     103.737         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.116     103.853 r       CLKROUTE_14/Z    
                                   net (fanout=2)        3.670     107.523         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     107.523 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531     109.054         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235     109.289                          
 clock uncertainty                                      -0.050     109.239                          

 Setup time                                             -0.231     109.008                          

 Data required time                                                109.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.008                          
 Data arrival time                                                  96.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     103.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531     105.095         ntclkbufg_4      
 CLMA_318_136/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK

 CLMA_318_136/Q2                   tco                   0.224     105.319 f       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.362     105.681         u_yt_ctrl/u_reset_n_delay/cnt [19]
 CLMS_314_133/Y3                   td                    0.330     106.011 r       u_yt_ctrl/u_reset_n_delay/N13_mux12/gateop_perm/Z
                                   net (fanout=1)        4.889     110.900         u_yt_ctrl/u_reset_n_delay/_N2814
 CLMS_314_141/A4                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4

 Data arrival time                                                 110.900         Logic Levels: 1  
                                                                                   Logic: 0.554ns(9.543%), Route: 5.251ns(90.457%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076     101.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837     102.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348     102.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     103.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     103.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922     104.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149     104.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133     108.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     108.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585     110.098         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235     109.863                          
 clock uncertainty                                       0.050     109.913                          

 Hold time                                              -0.047     109.866                          

 Data required time                                                109.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.866                          
 Data arrival time                                                 110.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     103.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531     105.095         ntclkbufg_4      
 CLMA_318_136/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK

 CLMA_318_136/Q3                   tco                   0.226     105.321 r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        8.677     113.998         u_yt_ctrl/u_reset_n_delay/cnt [20]
 CLMS_314_141/A2                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2

 Data arrival time                                                 113.998         Logic Levels: 0  
                                                                                   Logic: 0.226ns(2.538%), Route: 8.677ns(97.462%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076     101.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837     102.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348     102.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     103.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     103.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922     104.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149     104.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133     108.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     108.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585     110.098         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235     109.863                          
 clock uncertainty                                       0.050     109.913                          

 Hold time                                              -0.233     109.680                          

 Data required time                                                109.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.680                          
 Data arrival time                                                 113.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     103.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531     105.095         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMA_318_140/Q1                   tco                   0.229     105.324 r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        1.235     106.559         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_294_60/Y6CD                  td                    0.116     106.675 r       CLKROUTE_9/Z     
                                   net (fanout=1)        0.211     106.886         ntR3129          
 CLMA_290_60/Y6CD                  td                    0.116     107.002 r       CLKROUTE_8/Z     
                                   net (fanout=1)        0.211     107.213         ntR3128          
 CLMA_286_60/Y6CD                  td                    0.116     107.329 r       CLKROUTE_7/Z     
                                   net (fanout=1)        1.802     109.131         ntR3127          
 CLMS_242_89/Y6CD                  td                    0.116     109.247 r       CLKROUTE_6/Z     
                                   net (fanout=1)        0.227     109.474         ntR3126          
 CLMA_242_84/Y6CD                  td                    0.116     109.590 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.708     110.298         ntR3125          
 CLMS_242_61/Y6CD                  td                    0.116     110.414 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.278     110.692         ntR3124          
 CLMA_242_72/Y6AB                  td                    0.115     110.807 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.552     111.359         ntR3123          
 CLMA_254_68/Y6AB                  td                    0.115     111.474 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.253     111.727         ntR3122          
 CLMA_246_68/Y6AB                  td                    0.115     111.842 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.551     112.393         ntR3121          
 CLMA_250_61/Y6AB                  td                    0.115     112.508 r       CLKROUTE_0/Z     
                                   net (fanout=1)        1.749     114.257         ntR3120          
 CLMS_314_141/A1                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1

 Data arrival time                                                 114.257         Logic Levels: 10 
                                                                                   Logic: 1.385ns(15.117%), Route: 7.777ns(84.883%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076     101.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837     102.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348     102.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     103.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     103.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922     104.231         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.149     104.380 r       CLKROUTE_14/Z    
                                   net (fanout=2)        4.133     108.513         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     108.513 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585     110.098         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235     109.863                          
 clock uncertainty                                       0.050     109.913                          

 Hold time                                              -0.113     109.800                          

 Data required time                                                109.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.800                          
 Data arrival time                                                 114.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMS_290_13/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_290_13/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.822       7.435         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_129/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   7.435         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.608%), Route: 1.822ns(86.392%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.552      30.012         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.344      29.899                          

 Data required time                                                 29.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.899                          
 Data arrival time                                                   7.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMS_290_13/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_290_13/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.912       7.525         u_CORES/u_jtag_hub/data_ctrl
 CLMA_266_128/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.525         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.051%), Route: 1.912ns(86.949%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.552      30.012         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.222      30.021                          

 Data required time                                                 30.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.021                          
 Data arrival time                                                   7.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMS_290_13/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_290_13/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.911       7.524         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_129/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.524         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.057%), Route: 1.911ns(86.943%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.552      30.012         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.222      30.021                          

 Data required time                                                 30.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.021                          
 Data arrival time                                                   7.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.531       4.833         ntclkbufg_9      
 CLMA_230_148/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_148/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13]
 CLMA_230_149/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMA_230_149/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.531       4.833         ntclkbufg_9      
 CLMA_230_137/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_137/Q2                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.142         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35]
 CLMA_230_136/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMA_230_136/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.531       4.833         ntclkbufg_9      
 CLMA_246_140/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_140/Q2                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.143         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_246_141/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMS_246_141/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.346
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.346      27.346         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_266_137/Y0                   tco                   0.375      27.721 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.262      27.983         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_137/Y1                   td                    0.304      28.287 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=9)        0.608      28.895         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_274_140/Y2                   td                    0.286      29.181 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.130      29.311         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_140/Y1                   td                    0.460      29.771 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.267      30.038         u_CORES/u_debug_core_0/u_rd_addr_gen/_N87
 CLMS_274_145/Y3                   td                    0.468      30.506 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.254      30.760         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1755
 CLMS_274_145/Y1                   td                    0.212      30.972 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.636      31.608         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_282_156/Y0                   td                    0.320      31.928 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.265      32.193         u_CORES/u_debug_core_0/u_rd_addr_gen/_N343
 CLMA_282_152/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.193         Logic Levels: 6  
                                                                                   Logic: 2.425ns(50.031%), Route: 2.422ns(49.969%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.531      54.833         ntclkbufg_9      
 CLMA_282_152/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.120      54.663                          

 Data required time                                                 54.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.663                          
 Data arrival time                                                  32.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.346
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.346      27.346         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_266_137/Y0                   tco                   0.375      27.721 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.262      27.983         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_137/Y1                   td                    0.304      28.287 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=9)        0.608      28.895         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_274_140/Y2                   td                    0.286      29.181 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.130      29.311         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_140/Y1                   td                    0.460      29.771 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.267      30.038         u_CORES/u_debug_core_0/u_rd_addr_gen/_N87
 CLMS_274_145/Y3                   td                    0.468      30.506 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.254      30.760         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1755
 CLMS_274_145/Y1                   td                    0.212      30.972 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.592      31.564         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_286_148/Y1                   td                    0.288      31.852 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[2]/gateop_perm/Z
                                   net (fanout=1)        0.264      32.116         u_CORES/u_debug_core_0/u_rd_addr_gen/_N340
 CLMA_282_148/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.116         Logic Levels: 6  
                                                                                   Logic: 2.393ns(50.168%), Route: 2.377ns(49.832%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.531      54.833         ntclkbufg_9      
 CLMA_282_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.120      54.663                          

 Data required time                                                 54.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.663                          
 Data arrival time                                                  32.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.346
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.346      27.346         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_266_137/Y0                   tco                   0.375      27.721 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.262      27.983         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_137/Y1                   td                    0.304      28.287 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=9)        0.608      28.895         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_274_140/Y2                   td                    0.286      29.181 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.130      29.311         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_140/Y1                   td                    0.460      29.771 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.267      30.038         u_CORES/u_debug_core_0/u_rd_addr_gen/_N87
 CLMS_274_145/Y3                   td                    0.468      30.506 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.254      30.760         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1755
 CLMS_274_145/Y1                   td                    0.212      30.972 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.533      31.505         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMS_282_153/Y3                   td                    0.303      31.808 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.257      32.065         u_CORES/u_debug_core_0/u_rd_addr_gen/_N345
 CLMA_282_152/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.065         Logic Levels: 6  
                                                                                   Logic: 2.408ns(51.028%), Route: 2.311ns(48.972%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.531      54.833         ntclkbufg_9      
 CLMA_282_152/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.120      54.663                          

 Data required time                                                 54.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.663                          
 Data arrival time                                                  32.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.598                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.585  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  1.741
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.741      26.741         u_CORES/capt_o   
 CLMA_266_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_266_132/Q3                   tco                   0.221      26.962 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.217      27.179         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_262_132/D4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.179         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.457%), Route: 0.217ns(49.543%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMA_262_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.034       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                  27.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.585  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  1.741
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.741      26.741         u_CORES/capt_o   
 CLMA_266_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_266_132/Q1                   tco                   0.224      26.965 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.322      27.287         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_262_132/D0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.287         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.026%), Route: 0.322ns(58.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMA_262_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.079       5.297                          

 Data required time                                                  5.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.297                          
 Data arrival time                                                  27.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  1.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.989      26.989         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_266_137/Q3                   tco                   0.221      27.210 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=15)       0.219      27.429         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_262_136/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.429         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.227%), Route: 0.219ns(49.773%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.585       5.326         ntclkbufg_9      
 CLMA_262_136/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                               0.053       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                  27.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.989
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.610      80.439         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_129/Q1                   tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.526      81.254         u_CORES/conf_sel [0]
 CLMS_266_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.254         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.460%), Route: 0.526ns(64.540%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.989     126.989         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.989                          
 clock uncertainty                                      -0.050     126.939                          

 Setup time                                             -0.617     126.322                          

 Data required time                                                126.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.322                          
 Data arrival time                                                  81.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.989
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.610      80.439         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_129/Q1                   tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.526      81.254         u_CORES/conf_sel [0]
 CLMS_266_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.254         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.460%), Route: 0.526ns(64.540%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.989     126.989         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.989                          
 clock uncertainty                                      -0.050     126.939                          

 Setup time                                             -0.617     126.322                          

 Data required time                                                126.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.322                          
 Data arrival time                                                  81.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.989
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.610      80.439         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_129/Q1                   tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.526      81.254         u_CORES/conf_sel [0]
 CLMS_266_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.254         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.460%), Route: 0.526ns(64.540%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.989     126.989         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.989                          
 clock uncertainty                                      -0.050     126.939                          

 Setup time                                             -0.617     126.322                          

 Data required time                                                126.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.322                          
 Data arrival time                                                  81.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.346
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.552     130.012         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_128/Q3                   tco                   0.221     130.233 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257     130.490         u_CORES/id_o [2] 
 CLMS_266_137/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.490         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.234%), Route: 0.257ns(53.766%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.346     127.346         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.346                          
 clock uncertainty                                       0.050     127.396                          

 Hold time                                              -0.024     127.372                          

 Data required time                                                127.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.372                          
 Data arrival time                                                 130.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.346
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.552     130.012         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_128/Q0                   tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257     130.491         u_CORES/id_o [3] 
 CLMS_266_137/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.491         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.347%), Route: 0.257ns(53.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.346     127.346         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.346                          
 clock uncertainty                                       0.050     127.396                          

 Hold time                                              -0.024     127.372                          

 Data required time                                                127.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.372                          
 Data arrival time                                                 130.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.346
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.552     130.012         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_128/Q2                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257     130.493         u_CORES/id_o [1] 
 CLMS_266_137/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.493         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.570%), Route: 0.257ns(53.430%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.346     127.346         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.346                          
 clock uncertainty                                       0.050     127.396                          

 Hold time                                              -0.024     127.372                          

 Data required time                                                127.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.372                          
 Data arrival time                                                 130.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[0]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q2                   tco                   0.290       5.840 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=107)      2.168       8.008         u_hsst_test/P_LANE_RST_0
 CLMA_114_296/RSCO                 td                    0.137       8.145 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.145         ntR1478          
 CLMA_114_300/RSCO                 td                    0.137       8.282 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.282         ntR1477          
 CLMA_114_304/RSCO                 td                    0.137       8.419 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.419         ntR1476          
 CLMA_114_308/RSCO                 td                    0.137       8.556 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr4[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.556         ntR1475          
 CLMA_114_316/RSCO                 td                    0.137       8.693 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr0[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.693         ntR1474          
 CLMA_114_320/RSCO                 td                    0.137       8.830 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.830         ntR1473          
 CLMA_114_324/RSCO                 td                    0.137       8.967 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_sync/sig_async_ff/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.967         ntR1472          
 CLMA_114_328/RSCO                 td                    0.137       9.104 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr1[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.104         ntR1471          
 CLMA_114_332/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.104         Logic Levels: 8  
                                                                                   Logic: 1.386ns(38.998%), Route: 2.168ns(61.002%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_114_332/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                           0.000      25.444                          

 Data required time                                                 25.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.444                          
 Data arrival time                                                   9.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[2]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q2                   tco                   0.290       5.840 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=107)      2.168       8.008         u_hsst_test/P_LANE_RST_0
 CLMA_114_296/RSCO                 td                    0.137       8.145 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.145         ntR1478          
 CLMA_114_300/RSCO                 td                    0.137       8.282 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.282         ntR1477          
 CLMA_114_304/RSCO                 td                    0.137       8.419 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.419         ntR1476          
 CLMA_114_308/RSCO                 td                    0.137       8.556 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr4[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.556         ntR1475          
 CLMA_114_316/RSCO                 td                    0.137       8.693 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr0[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.693         ntR1474          
 CLMA_114_320/RSCO                 td                    0.137       8.830 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.830         ntR1473          
 CLMA_114_324/RSCO                 td                    0.137       8.967 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_sync/sig_async_ff/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.967         ntR1472          
 CLMA_114_328/RSCO                 td                    0.137       9.104 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr1[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.104         ntR1471          
 CLMA_114_332/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.104         Logic Levels: 8  
                                                                                   Logic: 1.386ns(38.998%), Route: 2.168ns(61.002%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_114_332/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                           0.000      25.444                          

 Data required time                                                 25.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.444                          
 Data arrival time                                                   9.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[5]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q2                   tco                   0.290       5.840 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=107)      2.168       8.008         u_hsst_test/P_LANE_RST_0
 CLMA_114_296/RSCO                 td                    0.137       8.145 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.145         ntR1478          
 CLMA_114_300/RSCO                 td                    0.137       8.282 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.282         ntR1477          
 CLMA_114_304/RSCO                 td                    0.137       8.419 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.419         ntR1476          
 CLMA_114_308/RSCO                 td                    0.137       8.556 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr4[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.556         ntR1475          
 CLMA_114_316/RSCO                 td                    0.137       8.693 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr0[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.693         ntR1474          
 CLMA_114_320/RSCO                 td                    0.137       8.830 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.830         ntR1473          
 CLMA_114_324/RSCO                 td                    0.137       8.967 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_sync/sig_async_ff/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.967         ntR1472          
 CLMA_114_328/RSCO                 td                    0.137       9.104 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr1[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.104         ntR1471          
 CLMA_114_332/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.104         Logic Levels: 8  
                                                                                   Logic: 1.386ns(38.998%), Route: 2.168ns(61.002%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_114_332/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                           0.000      25.444                          

 Data required time                                                 25.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.444                          
 Data arrival time                                                   9.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[0]/opit_0_inv_L5Q_perm/RS
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_284/Q1                   tco                   0.224       5.440 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.315       5.755         u_hsst_test/U_IPML_HSST_RST/o_pll_done_0
 CLMA_186_284/RS                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.755         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_186_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                           -0.220       5.032                          

 Data required time                                                  5.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.032                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[6]/opit_0_inv_A2Q21/RS
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_284/Q1                   tco                   0.224       5.440 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.440       5.880         u_hsst_test/U_IPML_HSST_RST/o_pll_done_0
 CLMA_182_285/RSCO                 td                    0.105       5.985 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.985         ntR93            
 CLMA_182_289/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.985         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.783%), Route: 0.440ns(57.217%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_182_289/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[8]/opit_0_inv_A2Q21/RS
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_284/Q1                   tco                   0.224       5.440 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.440       5.880         u_hsst_test/U_IPML_HSST_RST/o_pll_done_0
 CLMA_182_285/RSCO                 td                    0.105       5.985 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.985         ntR93            
 CLMA_182_289/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.985         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.783%), Route: 0.440ns(57.217%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_182_289/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u2_mdio (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.075       1.516 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.836       2.352         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.700 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.700         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.700 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.723       3.423         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.423 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.876       4.299         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.134       4.433 f       CLKROUTE_14/Z    
                                   net (fanout=2)        4.257       8.690         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.690 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.610      10.300         ntclkbufg_10     
 CLMS_314_133/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q0                   tco                   0.318      10.618 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400      11.018         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMA_314_136/Y0                   td                    0.196      11.214 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        2.355      13.569         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_323_374/TO                    td                    0.139      13.708 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_1/T
                                   net (fanout=1)        0.000      13.708         u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/ntT
 IOBD_320_376/PAD                  tse                   3.853      17.561 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_0/O
                                   net (fanout=1)        0.123      17.684         _N0              
 D17                                                                       f       u2_mdio (port)   

 Data arrival time                                                  17.684         Logic Levels: 3  
                                                                                   Logic: 4.506ns(61.024%), Route: 2.878ns(38.976%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u10_mdio (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.075       1.516 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.836       2.352         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.700 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.700         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.700 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.723       3.423         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.423 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.876       4.299         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.134       4.433 f       CLKROUTE_14/Z    
                                   net (fanout=2)        4.257       8.690         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       8.690 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.610      10.300         ntclkbufg_10     
 CLMS_314_133/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q0                   tco                   0.318      10.618 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400      11.018         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMA_314_136/Y0                   td                    0.196      11.214 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        1.430      12.644         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_327_42/TO                     td                    0.139      12.783 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_1/T
                                   net (fanout=1)        0.000      12.783         u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/ntT
 IOBS_LR_328_41/PAD                tse                   3.962      16.745 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_0/O
                                   net (fanout=1)        0.060      16.805         _N1              
 R17                                                                       f       u10_mdio (port)  

 Data arrival time                                                  16.805         Logic Levels: 3  
                                                                                   Logic: 4.615ns(70.945%), Route: 1.890ns(29.055%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u2_rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMA_318_132/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK

 CLMA_318_132/Q1                   tco                   0.291       5.718 r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.261       5.979         u_yt_ctrl/u_reset_n_delay/cnt [14]
 CLMS_318_133/Y0                   td                    0.210       6.189 r       u_yt_ctrl/u_reset_n_delay/N10_mux7_1/gateop_perm/Z
                                   net (fanout=2)        0.401       6.590         u_yt_ctrl/u_reset_n_delay/_N29584
 CLMS_318_129/Y2                   td                    0.286       6.876 r       u_yt_ctrl/u_reset_n_delay/N10_mux9/gateop_perm/Z
                                   net (fanout=1)        0.556       7.432         u_yt_ctrl/u_reset_n_delay/_N2758
 CLMS_314_141/Y2                   td                    0.210       7.642 r       u_yt_ctrl/u_reset_n_delay/N10_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.396       8.038         u_yt_ctrl/u_reset_n_delay/_N2766
 CLMA_318_140/Y3                   td                    0.468       8.506 f       u_yt_ctrl/u_reset_n_delay/N11_1/gateop_perm/Z
                                   net (fanout=2)        1.975      10.481         nt_u2_rstn_out   
 IOL_319_374/DO                    td                    0.139      10.620 f       u2_rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.620         u2_rstn_out_obuf/ntO
 IOBD_316_376/PAD                  td                    3.853      14.473 f       u2_rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.123      14.596         u2_rstn_out      
 B20                                                                       f       u2_rstn_out (port)

 Data arrival time                                                  14.596         Logic Levels: 6  
                                                                                   Logic: 5.457ns(59.516%), Route: 3.712ns(40.484%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        3.351       4.536         nt_rstn          
 CLMA_318_120/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.536         Logic Levels: 2  
                                                                                   Logic: 1.129ns(24.890%), Route: 3.407ns(75.110%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        3.351       4.536         nt_rstn          
 CLMA_318_120/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.536         Logic Levels: 2  
                                                                                   Logic: 1.129ns(24.890%), Route: 3.407ns(75.110%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        3.351       4.536         nt_rstn          
 CLMA_318_120/RSCO                 td                    0.115       4.651 f       u_yt_ctrl/u_reset_n_delay/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.651         ntR280           
 CLMA_318_124/RSCI                                                         f       u_yt_ctrl/u_reset_n_delay/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.651         Logic Levels: 3  
                                                                                   Logic: 1.244ns(26.747%), Route: 3.407ns(73.253%)
====================================================================================================

{free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_162_277/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_162_277/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_162_277/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
====================================================================================================

{free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_278_128/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.102      50.000          0.898           Low Pulse Width   DRM_278_128/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.380      50.000          0.620           Low Pulse Width   CLMS_298_145/CLK        u_yt_ctrl/u_mdio_master_driver/counter[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_278_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           Low Pulse Width   DRM_278_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           High Pulse Width  CLMS_242_141/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_266_137/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_266_137/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_266_137/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/Cin
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_126_325/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.223       3.702 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.623       4.325         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7]
 CLMA_74_328/Y3                    td                    0.358       4.683 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_11/gateop_perm/Z
                                   net (fanout=1)        0.877       5.560         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48812
 CLMA_118_288/Y3                   td                    0.151       5.711 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_13/gateop_perm/Z
                                   net (fanout=1)        0.895       6.606         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48814
 CLMA_70_324/Y3                    td                    0.151       6.757 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=4)        1.184       7.941         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N631 [11]
 CLMA_154_292/Y3                   td                    0.151       8.092 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_7_inv/gateop_perm/Z
                                   net (fanout=14)       0.778       8.870         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N8697_inv
                                   td                    0.365       9.235 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.235         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6251
 CLMA_126_321/COUT                 td                    0.044       9.279 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.279         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6253
                                   td                    0.044       9.323 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.323         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6255
 CLMA_126_325/COUT                 td                    0.044       9.367 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.367         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6257
                                   td                    0.044       9.411 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.411         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6259
 CLMA_126_329/COUT                 td                    0.044       9.455 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.455         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6261
 CLMA_126_333/CIN                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/Cin

 Data arrival time                                                   9.455         Logic Levels: 7  
                                                                                   Logic: 1.619ns(27.092%), Route: 4.357ns(72.908%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_126_333/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.189      23.464                          
 clock uncertainty                                      -0.050      23.414                          

 Setup time                                             -0.132      23.282                          

 Data required time                                                 23.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.282                          
 Data arrival time                                                   9.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cin
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_126_325/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.223       3.702 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.623       4.325         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7]
 CLMA_74_328/Y3                    td                    0.358       4.683 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_11/gateop_perm/Z
                                   net (fanout=1)        0.877       5.560         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48812
 CLMA_118_288/Y3                   td                    0.151       5.711 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_13/gateop_perm/Z
                                   net (fanout=1)        0.895       6.606         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48814
 CLMA_70_324/Y3                    td                    0.151       6.757 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=4)        1.184       7.941         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N631 [11]
 CLMA_154_292/Y3                   td                    0.151       8.092 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_7_inv/gateop_perm/Z
                                   net (fanout=14)       0.778       8.870         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N8697_inv
                                   td                    0.365       9.235 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.235         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6251
 CLMA_126_321/COUT                 td                    0.044       9.279 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.279         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6253
                                   td                    0.044       9.323 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.323         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6255
 CLMA_126_325/COUT                 td                    0.044       9.367 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.367         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6257
                                   td                    0.044       9.411 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.411         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6259
                                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.411         Logic Levels: 6  
                                                                                   Logic: 1.575ns(26.551%), Route: 4.357ns(73.449%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_126_329/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189      23.464                          
 clock uncertainty                                      -0.050      23.414                          

 Setup time                                             -0.128      23.286                          

 Data required time                                                 23.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.286                          
 Data arrival time                                                   9.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cin
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_126_325/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.223       3.702 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.623       4.325         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7]
 CLMA_74_328/Y3                    td                    0.358       4.683 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_11/gateop_perm/Z
                                   net (fanout=1)        0.877       5.560         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48812
 CLMA_118_288/Y3                   td                    0.151       5.711 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N384_13/gateop_perm/Z
                                   net (fanout=1)        0.895       6.606         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N48814
 CLMA_70_324/Y3                    td                    0.151       6.757 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=4)        1.184       7.941         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N631 [11]
 CLMA_154_292/Y3                   td                    0.151       8.092 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_7_inv/gateop_perm/Z
                                   net (fanout=14)       0.778       8.870         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N8697_inv
                                   td                    0.365       9.235 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.235         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6251
 CLMA_126_321/COUT                 td                    0.044       9.279 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.279         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6253
                                   td                    0.044       9.323 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.323         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6255
 CLMA_126_325/COUT                 td                    0.044       9.367 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.367         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N6257
 CLMA_126_329/CIN                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.367         Logic Levels: 6  
                                                                                   Logic: 1.531ns(26.002%), Route: 4.357ns(73.998%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_126_329/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189      23.464                          
 clock uncertainty                                      -0.050      23.414                          

 Setup time                                             -0.132      23.282                          

 Data required time                                                 23.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.282                          
 Data arrival time                                                   9.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.915                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_speed[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895       3.165         ntclkbufg_4      
 CLMS_118_225/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_speed[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q3                   tco                   0.178       3.343 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_speed[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.061       3.404         p1_status_vector_sfp0[4]
 CLMA_118_224/AD                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/D

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925       3.367         ntclkbufg_4      
 CLMA_118_224/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                               0.040       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895       3.165         ntclkbufg_4      
 CLMA_250_208/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK

 CLMA_250_208/Q3                   tco                   0.178       3.343 f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.401         qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly [0]
 CLMA_250_208/AD                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D

 Data arrival time                                                   3.401         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925       3.367         ntclkbufg_4      
 CLMA_250_208/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                               0.040       3.206                          

 Data required time                                                  3.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.206                          
 Data arrival time                                                   3.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0]/opit_0_inv/CLK
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[0]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895       3.165         ntclkbufg_4      
 CLMA_154_221/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0]/opit_0_inv/CLK

 CLMA_154_221/Q3                   tco                   0.178       3.343 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0]/opit_0_inv/Q
                                   net (fanout=6)        0.138       3.481         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_adv_ability [0]
 CLMA_154_220/CD                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[0]/opit_0_inv/D

 Data arrival time                                                   3.481         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.329%), Route: 0.138ns(43.671%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925       3.367         ntclkbufg_4      
 CLMA_154_220/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[0]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                               0.040       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                   3.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[6]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  6.354
  Clock Pessimism Removal :  0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561       5.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.354         ntclkbufg_10     
 CLMA_310_144/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_144/Q3                   tco                   0.220       6.574 f       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.181       6.755         u_yt_ctrl/u_mdio_master_driver/state [4]
 CLMA_310_140/Y2                   td                    0.381       7.136 f       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.448       7.584         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_132/Y2                   td                    0.227       7.811 f       u_yt_ctrl/u_mdio_master_driver/N192_5/gateop_perm/Z
                                   net (fanout=7)        0.385       8.196         u_yt_ctrl/u_mdio_master_driver/N192
 CLMS_298_129/Y1                   td                    0.151       8.347 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=12)       0.377       8.724         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_286_120/CECO                 td                    0.132       8.856 f       u_yt_ctrl/u_mdio_master_driver/writedata[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.856         ntR1923          
 CLMA_286_124/CECI                                                         f       u_yt_ctrl/u_mdio_master_driver/writedata[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.856         Logic Levels: 4  
                                                                                   Logic: 1.111ns(44.404%), Route: 1.391ns(55.596%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      50.896 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471      51.367         _N21             
 IOCKGATE_326_322/OUT              td                    0.200      51.567 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      51.567         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      51.567 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.449      52.016         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      52.016 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.492      52.508         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.088      52.596 f       CLKROUTE_14/Z    
                                   net (fanout=2)        2.666      55.262         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000      55.262 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.918      56.180         ntclkbufg_10     
 CLMA_286_124/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.167      56.347                          
 clock uncertainty                                      -0.050      56.297                          

 Setup time                                             -0.564      55.733                          

 Data required time                                                 55.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.733                          
 Data arrival time                                                   8.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[7]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  6.354
  Clock Pessimism Removal :  0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561       5.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.354         ntclkbufg_10     
 CLMA_310_144/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_144/Q3                   tco                   0.220       6.574 f       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.181       6.755         u_yt_ctrl/u_mdio_master_driver/state [4]
 CLMA_310_140/Y2                   td                    0.381       7.136 f       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.448       7.584         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_132/Y2                   td                    0.227       7.811 f       u_yt_ctrl/u_mdio_master_driver/N192_5/gateop_perm/Z
                                   net (fanout=7)        0.385       8.196         u_yt_ctrl/u_mdio_master_driver/N192
 CLMS_298_129/Y1                   td                    0.151       8.347 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=12)       0.377       8.724         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_286_120/CECO                 td                    0.132       8.856 f       u_yt_ctrl/u_mdio_master_driver/writedata[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.856         ntR1923          
 CLMA_286_124/CECI                                                         f       u_yt_ctrl/u_mdio_master_driver/writedata[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.856         Logic Levels: 4  
                                                                                   Logic: 1.111ns(44.404%), Route: 1.391ns(55.596%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      50.896 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471      51.367         _N21             
 IOCKGATE_326_322/OUT              td                    0.200      51.567 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      51.567         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      51.567 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.449      52.016         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      52.016 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.492      52.508         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.088      52.596 f       CLKROUTE_14/Z    
                                   net (fanout=2)        2.666      55.262         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000      55.262 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.918      56.180         ntclkbufg_10     
 CLMA_286_124/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.167      56.347                          
 clock uncertainty                                      -0.050      56.297                          

 Setup time                                             -0.564      55.733                          

 Data required time                                                 55.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.733                          
 Data arrival time                                                   8.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[8]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  6.354
  Clock Pessimism Removal :  0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561       5.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.354         ntclkbufg_10     
 CLMA_310_144/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_144/Q3                   tco                   0.220       6.574 f       u_yt_ctrl/u_mdio_master_driver/state[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.181       6.755         u_yt_ctrl/u_mdio_master_driver/state [4]
 CLMA_310_140/Y2                   td                    0.381       7.136 f       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.448       7.584         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_132/Y2                   td                    0.227       7.811 f       u_yt_ctrl/u_mdio_master_driver/N192_5/gateop_perm/Z
                                   net (fanout=7)        0.385       8.196         u_yt_ctrl/u_mdio_master_driver/N192
 CLMS_298_129/Y1                   td                    0.151       8.347 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=12)       0.377       8.724         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_286_120/CECO                 td                    0.132       8.856 f       u_yt_ctrl/u_mdio_master_driver/writedata[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.856         ntR1923          
 CLMA_286_124/CECI                                                         f       u_yt_ctrl/u_mdio_master_driver/writedata[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.856         Logic Levels: 4  
                                                                                   Logic: 1.111ns(44.404%), Route: 1.391ns(55.596%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      50.896 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471      51.367         _N21             
 IOCKGATE_326_322/OUT              td                    0.200      51.567 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      51.567         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      51.567 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.449      52.016         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      52.016 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.492      52.508         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.088      52.596 f       CLKROUTE_14/Z    
                                   net (fanout=2)        2.666      55.262         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000      55.262 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.918      56.180         ntclkbufg_10     
 CLMA_286_124/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.167      56.347                          
 clock uncertainty                                      -0.050      56.297                          

 Setup time                                             -0.564      55.733                          

 Data required time                                                 55.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.733                          
 Data arrival time                                                   8.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/ready/opit_0_inv_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  5.780
  Clock Pessimism Removal :  -0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483       1.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200       1.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       1.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       1.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464       2.454         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.093       2.547 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.338       4.885         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       4.885 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       5.780         ntclkbufg_10     
 CLMA_310_136/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q0                   tco                   0.179       5.959 f       u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.062       6.021         u_yt_ctrl/u_mdio_master_driver/state [7]
 CLMA_310_136/B4                                                           f       u_yt_ctrl/u_mdio_master_driver/ready/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.021         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561       5.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.354         ntclkbufg_10     
 CLMA_310_136/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/ready/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.573       5.781                          
 clock uncertainty                                       0.000       5.781                          

 Hold time                                              -0.029       5.752                          

 Data required time                                                  5.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.752                          
 Data arrival time                                                   6.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  5.780
  Clock Pessimism Removal :  -0.574

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483       1.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200       1.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       1.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       1.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464       2.454         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.093       2.547 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.338       4.885         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       4.885 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       5.780         ntclkbufg_10     
 CLMA_302_120/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/CLK

 CLMA_302_120/Q3                   tco                   0.178       5.958 f       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.063       6.021         u_yt_ctrl/u_reg_ctrl/cnt0 [1]
 CLMA_302_120/D4                                                           f       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.021         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561       5.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.354         ntclkbufg_10     
 CLMA_302_120/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.574       5.780                          
 clock uncertainty                                       0.000       5.780                          

 Hold time                                              -0.028       5.752                          

 Data required time                                                  5.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.752                          
 Data arrival time                                                   6.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt3[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/cnt3[1]/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  5.780
  Clock Pessimism Removal :  -0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483       1.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200       1.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       1.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       1.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464       2.454         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.093       2.547 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.338       4.885         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       4.885 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       5.780         ntclkbufg_10     
 CLMA_302_125/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[2]/opit_0_L5Q_perm/CLK

 CLMA_302_125/Q1                   tco                   0.180       5.960 f       u_yt_ctrl/u_reg_ctrl/cnt3[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.062       6.022         u_yt_ctrl/u_reg_ctrl/cnt3 [2]
 CLMA_302_125/C4                                                           f       u_yt_ctrl/u_reg_ctrl/cnt3[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.022         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561       5.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.354         ntclkbufg_10     
 CLMA_302_125/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.573       5.781                          
 clock uncertainty                                       0.000       5.781                          

 Hold time                                              -0.028       5.753                          

 Data required time                                                  5.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.753                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.780
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058      80.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      82.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      82.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925      83.367         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK

 CLMA_318_140/Q2                   tco                   0.223      83.590 f       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/Q
                                   net (fanout=4)        2.076      85.666         u_yt_ctrl/u_reset_n_delay/cnt [23]
 CLMA_242_68/Y6CD                  td                    0.103      85.769 f       CLKROUTE_12/Z    
                                   net (fanout=1)        0.888      86.657         ntR3132          
 CLMS_242_85/Y6CD                  td                    0.103      86.760 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.327      87.087         ntR3131          
 CLMA_242_60/Y6CD                  td                    0.103      87.190 f       CLKROUTE_10/Z    
                                   net (fanout=1)        3.742      90.932         ntR3130          
 CLMS_314_141/Y0                   td                    0.380      91.312 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/Z
                                   net (fanout=1)        6.608      97.920         u_yt_ctrl/reset_n_done
 CLMS_314_141/B3                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3

 Data arrival time                                                  97.920         Logic Levels: 4  
                                                                                   Logic: 0.912ns(6.267%), Route: 13.641ns(93.733%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483     101.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200     101.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     101.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     101.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464     102.454         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.093     102.547 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.338     104.885         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     104.885 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895     105.780         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146     105.926                          
 clock uncertainty                                      -0.050     105.876                          

 Setup time                                             -0.287     105.589                          

 Data required time                                                105.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.589                          
 Data arrival time                                                  97.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.780
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058      80.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      82.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      82.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925      83.367         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK

 CLMA_318_140/Q2                   tco                   0.223      83.590 f       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/Q
                                   net (fanout=4)        2.076      85.666         u_yt_ctrl/u_reset_n_delay/cnt [23]
 CLMA_242_68/Y6CD                  td                    0.103      85.769 f       CLKROUTE_12/Z    
                                   net (fanout=1)        0.888      86.657         ntR3132          
 CLMS_242_85/Y6CD                  td                    0.103      86.760 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.327      87.087         ntR3131          
 CLMA_242_60/Y6CD                  td                    0.103      87.190 f       CLKROUTE_10/Z    
                                   net (fanout=1)        3.742      90.932         ntR3130          
 CLMS_314_141/A3                                                           f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L3

 Data arrival time                                                  90.932         Logic Levels: 3  
                                                                                   Logic: 0.532ns(7.032%), Route: 7.033ns(92.968%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483     101.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200     101.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     101.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     101.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464     102.454         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.093     102.547 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.338     104.885         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     104.885 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895     105.780         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146     105.926                          
 clock uncertainty                                      -0.050     105.876                          

 Setup time                                             -0.308     105.568                          

 Data required time                                                105.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.568                          
 Data arrival time                                                  90.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.780
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058      80.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      82.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      82.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925      83.367         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMA_318_140/Q1                   tco                   0.223      83.590 f       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        1.076      84.666         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_294_60/Y6CD                  td                    0.103      84.769 f       CLKROUTE_9/Z     
                                   net (fanout=1)        0.172      84.941         ntR3129          
 CLMA_290_60/Y6CD                  td                    0.103      85.044 f       CLKROUTE_8/Z     
                                   net (fanout=1)        0.172      85.216         ntR3128          
 CLMA_286_60/Y6CD                  td                    0.103      85.319 f       CLKROUTE_7/Z     
                                   net (fanout=1)        1.436      86.755         ntR3127          
 CLMS_242_89/Y6CD                  td                    0.103      86.858 f       CLKROUTE_6/Z     
                                   net (fanout=1)        0.180      87.038         ntR3126          
 CLMA_242_84/Y6CD                  td                    0.103      87.141 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.558      87.699         ntR3125          
 CLMS_242_61/Y6CD                  td                    0.103      87.802 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.203      88.005         ntR3124          
 CLMA_242_72/Y6AB                  td                    0.101      88.106 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.441      88.547         ntR3123          
 CLMA_254_68/Y6AB                  td                    0.101      88.648 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.192      88.840         ntR3122          
 CLMA_246_68/Y6AB                  td                    0.101      88.941 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.414      89.355         ntR3121          
 CLMA_250_61/Y6AB                  td                    0.101      89.456 f       CLKROUTE_0/Z     
                                   net (fanout=1)        1.558      91.014         ntR3120          
 CLMS_314_141/A1                                                           f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1

 Data arrival time                                                  91.014         Logic Levels: 10 
                                                                                   Logic: 1.245ns(16.281%), Route: 6.402ns(83.719%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483     101.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200     101.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     101.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     101.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464     102.454         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.093     102.547 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.338     104.885         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     104.885 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895     105.780         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146     105.926                          
 clock uncertainty                                      -0.050     105.876                          

 Setup time                                             -0.191     105.685                          

 Data required time                                                105.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.685                          
 Data arrival time                                                  91.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     102.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895     103.165         ntclkbufg_4      
 CLMA_318_136/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK

 CLMA_318_136/Q2                   tco                   0.183     103.348 r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.237     103.585         u_yt_ctrl/u_reset_n_delay/cnt [19]
 CLMS_314_133/Y3                   td                    0.265     103.850 r       u_yt_ctrl/u_reset_n_delay/N13_mux12/gateop_perm/Z
                                   net (fanout=1)        3.252     107.102         u_yt_ctrl/u_reset_n_delay/_N2814
 CLMS_314_141/A4                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4

 Data arrival time                                                 107.102         Logic Levels: 1  
                                                                                   Logic: 0.448ns(11.379%), Route: 3.489ns(88.621%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058     100.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492     101.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268     101.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     102.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533     102.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114     102.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561     105.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     105.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925     106.354         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146     106.208                          
 clock uncertainty                                       0.050     106.258                          

 Hold time                                              -0.039     106.219                          

 Data required time                                                106.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.219                          
 Data arrival time                                                 107.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     102.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895     103.165         ntclkbufg_4      
 CLMA_318_136/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK

 CLMA_318_136/Q3                   tco                   0.182     103.347 r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        5.630     108.977         u_yt_ctrl/u_reset_n_delay/cnt [20]
 CLMS_314_141/A2                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2

 Data arrival time                                                 108.977         Logic Levels: 0  
                                                                                   Logic: 0.182ns(3.131%), Route: 5.630ns(96.869%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058     100.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492     101.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268     101.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     102.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533     102.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114     102.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561     105.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     105.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925     106.354         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146     106.208                          
 clock uncertainty                                       0.050     106.258                          

 Hold time                                              -0.192     106.066                          

 Data required time                                                106.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.066                          
 Data arrival time                                                 108.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L0
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     102.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895     103.165         ntclkbufg_4      
 CLMA_318_140/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMA_318_140/Q0                   tco                   0.182     103.347 r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        5.900     109.247         u_yt_ctrl/u_reset_n_delay/cnt [21]
 CLMS_314_141/A0                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L0

 Data arrival time                                                 109.247         Logic Levels: 0  
                                                                                   Logic: 0.182ns(2.992%), Route: 5.900ns(97.008%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058     100.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492     101.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268     101.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     102.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533     102.754         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.114     102.868 r       CLKROUTE_14/Z    
                                   net (fanout=2)        2.561     105.429         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000     105.429 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925     106.354         ntclkbufg_10     
 CLMS_314_141/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146     106.208                          
 clock uncertainty                                       0.050     106.258                          

 Hold time                                              -0.077     106.181                          

 Data required time                                                106.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.181                          
 Data arrival time                                                 109.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMS_290_13/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_290_13/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.263       4.689         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_129/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.689         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.892%), Route: 1.263ns(85.108%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.357 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.918      28.275         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.265      27.883                          

 Data required time                                                 27.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.883                          
 Data arrival time                                                   4.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMS_290_13/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_290_13/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.336       4.762         u_CORES/u_jtag_hub/data_ctrl
 CLMA_266_128/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.762         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.194%), Route: 1.336ns(85.806%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.357 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.918      28.275         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.171      27.977                          

 Data required time                                                 27.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.977                          
 Data arrival time                                                   4.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMS_290_13/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_290_13/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.333       4.759         u_CORES/u_jtag_hub/data_ctrl
 CLMA_266_128/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.759         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.221%), Route: 1.333ns(85.779%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.357 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.918      28.275         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.170      27.978                          

 Data required time                                                 27.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.978                          
 Data arrival time                                                   4.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.070 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.895       2.965         ntclkbufg_9      
 CLMA_230_148/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_148/Q0                   tco                   0.179       3.144 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.203         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13]
 CLMA_230_149/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMA_230_149/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.029       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.070 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.895       2.965         ntclkbufg_9      
 CLMA_230_137/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_137/Q2                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35]
 CLMA_230_136/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMA_230_136/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.029       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.070 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.895       2.965         ntclkbufg_9      
 CLMA_246_140/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_140/Q2                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_246_141/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMS_246_141/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.029       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.460      26.460         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_266_137/Y0                   tco                   0.289      26.749 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.155      26.904         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_137/Y1                   td                    0.244      27.148 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=9)        0.384      27.532         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_274_140/Y2                   td                    0.220      27.752 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.080      27.832         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_140/Y1                   td                    0.359      28.191 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.170      28.361         u_CORES/u_debug_core_0/u_rd_addr_gen/_N87
 CLMS_274_145/Y3                   td                    0.360      28.721 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.155      28.876         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1755
 CLMS_274_145/Y1                   td                    0.151      29.027 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.401      29.428         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_282_156/Y0                   td                    0.264      29.692 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.168      29.860         u_CORES/u_debug_core_0/u_rd_addr_gen/_N343
 CLMA_282_152/D4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.860         Logic Levels: 6  
                                                                                   Logic: 1.887ns(55.500%), Route: 1.513ns(44.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.070 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.895      52.965         ntclkbufg_9      
 CLMA_282_152/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.078      52.837                          

 Data required time                                                 52.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.837                          
 Data arrival time                                                  29.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.460      26.460         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_266_137/Y0                   tco                   0.289      26.749 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.155      26.904         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_137/Y1                   td                    0.244      27.148 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=9)        0.384      27.532         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_274_140/Y2                   td                    0.220      27.752 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.080      27.832         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_140/Y1                   td                    0.359      28.191 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.170      28.361         u_CORES/u_debug_core_0/u_rd_addr_gen/_N87
 CLMS_274_145/Y3                   td                    0.360      28.721 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.155      28.876         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1755
 CLMS_274_145/Y1                   td                    0.151      29.027 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.385      29.412         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_286_148/Y1                   td                    0.222      29.634 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[2]/gateop_perm/Z
                                   net (fanout=1)        0.158      29.792         u_CORES/u_debug_core_0/u_rd_addr_gen/_N340
 CLMA_282_148/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.792         Logic Levels: 6  
                                                                                   Logic: 1.845ns(55.372%), Route: 1.487ns(44.628%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.070 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.895      52.965         ntclkbufg_9      
 CLMA_282_148/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.092      52.823                          

 Data required time                                                 52.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.823                          
 Data arrival time                                                  29.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.460      26.460         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_266_137/Y0                   tco                   0.289      26.749 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.155      26.904         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_137/Y1                   td                    0.244      27.148 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=9)        0.384      27.532         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_274_140/Y2                   td                    0.220      27.752 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.080      27.832         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_140/Y1                   td                    0.359      28.191 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.170      28.361         u_CORES/u_debug_core_0/u_rd_addr_gen/_N87
 CLMS_274_145/Y3                   td                    0.360      28.721 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.155      28.876         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1755
 CLMS_274_145/Y1                   td                    0.162      29.038 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.331      29.369         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMS_282_153/Y3                   td                    0.243      29.612 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.156      29.768         u_CORES/u_debug_core_0/u_rd_addr_gen/_N345
 CLMA_282_152/B4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.768         Logic Levels: 6  
                                                                                   Logic: 1.877ns(56.741%), Route: 1.431ns(43.259%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.070 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.895      52.965         ntclkbufg_9      
 CLMA_282_152/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.079      52.836                          

 Data required time                                                 52.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.836                          
 Data arrival time                                                  29.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.143
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.143      26.143         u_CORES/capt_o   
 CLMA_266_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_266_132/Q3                   tco                   0.178      26.321 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.150      26.471         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_262_132/D4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.471         Logic Levels: 0  
                                                                                   Logic: 0.178ns(54.268%), Route: 0.150ns(45.732%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMA_262_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.028       3.227                          

 Data required time                                                  3.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.227                          
 Data arrival time                                                  26.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.904  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.301
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.301      26.301         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_266_137/Q3                   tco                   0.182      26.483 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=15)       0.140      26.623         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_262_136/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.623         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMA_262_136/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                               0.034       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                  26.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.143
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.143      26.143         u_CORES/capt_o   
 CLMA_266_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_266_132/Q1                   tco                   0.184      26.327 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.204      26.531         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_262_132/D0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.531         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.925       3.205         ntclkbufg_9      
 CLMA_262_132/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.068       3.187                          

 Data required time                                                  3.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.187                          
 Data arrival time                                                  26.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.301
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.544 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.950      78.494         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_129/Q1                   tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353      79.070         u_CORES/conf_sel [0]
 CLMS_266_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.070         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.301     126.301         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.301                          
 clock uncertainty                                      -0.050     126.251                          

 Setup time                                             -0.476     125.775                          

 Data required time                                                125.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.775                          
 Data arrival time                                                  79.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.301
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.544 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.950      78.494         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_129/Q1                   tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353      79.070         u_CORES/conf_sel [0]
 CLMS_266_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.070         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.301     126.301         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.301                          
 clock uncertainty                                      -0.050     126.251                          

 Setup time                                             -0.476     125.775                          

 Data required time                                                125.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.775                          
 Data arrival time                                                  79.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.301
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.544 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.950      78.494         ntclkbufg_9      
 CLMS_262_129/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_129/Q1                   tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353      79.070         u_CORES/conf_sel [0]
 CLMS_266_137/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.070         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.301     126.301         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.301                          
 clock uncertainty                                      -0.050     126.251                          

 Setup time                                             -0.476     125.775                          

 Data required time                                                125.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.775                          
 Data arrival time                                                  79.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.460
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.357 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.918     128.275         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_128/Q3                   tco                   0.178     128.453 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.173     128.626         u_CORES/id_o [2] 
 CLMS_266_137/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.626         Logic Levels: 0  
                                                                                   Logic: 0.178ns(50.712%), Route: 0.173ns(49.288%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.460     126.460         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.460                          
 clock uncertainty                                       0.050     126.510                          

 Hold time                                              -0.020     126.490                          

 Data required time                                                126.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.490                          
 Data arrival time                                                 128.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.460
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.357 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.918     128.275         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_128/Q0                   tco                   0.179     128.454 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.173     128.627         u_CORES/id_o [3] 
 CLMS_266_137/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.627         Logic Levels: 0  
                                                                                   Logic: 0.179ns(50.852%), Route: 0.173ns(49.148%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.460     126.460         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.460                          
 clock uncertainty                                       0.050     126.510                          

 Hold time                                              -0.020     126.490                          

 Data required time                                                126.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.490                          
 Data arrival time                                                 128.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.460
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.357 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=144)      0.918     128.275         ntclkbufg_9      
 CLMA_266_128/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_128/Q2                   tco                   0.180     128.455 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.173     128.628         u_CORES/id_o [1] 
 CLMS_266_137/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.628         Logic Levels: 0  
                                                                                   Logic: 0.180ns(50.992%), Route: 0.173ns(49.008%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.460     126.460         u_CORES/capt_o   
 CLMS_266_137/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.460                          
 clock uncertainty                                       0.050     126.510                          

 Hold time                                              -0.020     126.490                          

 Data required time                                                126.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.490                          
 Data arrival time                                                 128.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[0]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q2                   tco                   0.223       3.702 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=107)      1.391       5.093         u_hsst_test/P_LANE_RST_0
 CLMA_114_296/RSCO                 td                    0.113       5.206 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.206         ntR1478          
 CLMA_114_300/RSCO                 td                    0.113       5.319 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.319         ntR1477          
 CLMA_114_304/RSCO                 td                    0.113       5.432 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       5.432         ntR1476          
 CLMA_114_308/RSCO                 td                    0.113       5.545 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr4[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.545         ntR1475          
 CLMA_114_316/RSCO                 td                    0.113       5.658 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr0[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.658         ntR1474          
 CLMA_114_320/RSCO                 td                    0.113       5.771 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.771         ntR1473          
 CLMA_114_324/RSCO                 td                    0.113       5.884 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_sync/sig_async_ff/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.884         ntR1472          
 CLMA_114_328/RSCO                 td                    0.113       5.997 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr1[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.997         ntR1471          
 CLMA_114_332/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.997         Logic Levels: 8  
                                                                                   Logic: 1.127ns(44.758%), Route: 1.391ns(55.242%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_114_332/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                           0.000      23.397                          

 Data required time                                                 23.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.397                          
 Data arrival time                                                   5.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[2]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q2                   tco                   0.223       3.702 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=107)      1.391       5.093         u_hsst_test/P_LANE_RST_0
 CLMA_114_296/RSCO                 td                    0.113       5.206 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.206         ntR1478          
 CLMA_114_300/RSCO                 td                    0.113       5.319 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.319         ntR1477          
 CLMA_114_304/RSCO                 td                    0.113       5.432 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       5.432         ntR1476          
 CLMA_114_308/RSCO                 td                    0.113       5.545 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr4[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.545         ntR1475          
 CLMA_114_316/RSCO                 td                    0.113       5.658 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr0[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.658         ntR1474          
 CLMA_114_320/RSCO                 td                    0.113       5.771 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.771         ntR1473          
 CLMA_114_324/RSCO                 td                    0.113       5.884 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_sync/sig_async_ff/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.884         ntR1472          
 CLMA_114_328/RSCO                 td                    0.113       5.997 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr1[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.997         ntR1471          
 CLMA_114_332/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.997         Logic Levels: 8  
                                                                                   Logic: 1.127ns(44.758%), Route: 1.391ns(55.242%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_114_332/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                           0.000      23.397                          

 Data required time                                                 23.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.397                          
 Data arrival time                                                   5.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[5]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q2                   tco                   0.223       3.702 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=107)      1.391       5.093         u_hsst_test/P_LANE_RST_0
 CLMA_114_296/RSCO                 td                    0.113       5.206 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.206         ntR1478          
 CLMA_114_300/RSCO                 td                    0.113       5.319 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.319         ntR1477          
 CLMA_114_304/RSCO                 td                    0.113       5.432 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr3[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       5.432         ntR1476          
 CLMA_114_308/RSCO                 td                    0.113       5.545 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr4[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.545         ntR1475          
 CLMA_114_316/RSCO                 td                    0.113       5.658 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE1_ENABLE.rxlane_fsm1/cntr0[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.658         ntR1474          
 CLMA_114_320/RSCO                 td                    0.113       5.771 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.771         ntR1473          
 CLMA_114_324/RSCO                 td                    0.113       5.884 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_sync/sig_async_ff/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.884         ntR1472          
 CLMA_114_328/RSCO                 td                    0.113       5.997 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr1[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.997         ntR1471          
 CLMA_114_332/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.997         Logic Levels: 8  
                                                                                   Logic: 1.127ns(44.758%), Route: 1.391ns(55.242%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_114_332/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                           0.000      23.397                          

 Data required time                                                 23.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.397                          
 Data arrival time                                                   5.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[6]/opit_0_inv_A2Q21/RS
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_284/Q1                   tco                   0.184       3.459 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.282       3.741         u_hsst_test/U_IPML_HSST_RST/o_pll_done_0
 CLMA_182_285/RSCO                 td                    0.092       3.833 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.833         ntR93            
 CLMA_182_289/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.833         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.462%), Route: 0.282ns(50.538%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_182_289/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[8]/opit_0_inv_A2Q21/RS
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_284/Q1                   tco                   0.184       3.459 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.282       3.741         u_hsst_test/U_IPML_HSST_RST/o_pll_done_0
 CLMA_182_285/RSCO                 td                    0.092       3.833 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.833         ntR93            
 CLMA_182_289/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.833         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.462%), Route: 0.282ns(50.538%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_182_289/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[0]/opit_0_inv_L5Q_perm/RS
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_284/Q1                   tco                   0.184       3.459 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.203       3.662         u_hsst_test/U_IPML_HSST_RST/o_pll_done_0
 CLMA_186_284/RS                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.662         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.545%), Route: 0.203ns(52.455%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_186_284/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.cntr0[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                           -0.187       3.107                          

 Data required time                                                  3.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.107                          
 Data arrival time                                                   3.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u2_mdio (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.057       1.049 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.480       1.529         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.797 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.797         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.797 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.457       2.254         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.254 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.540       2.794         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.103       2.897 f       CLKROUTE_14/Z    
                                   net (fanout=2)        2.862       5.759         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.759 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.950       6.709         ntclkbufg_10     
 CLMS_314_133/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q0                   tco                   0.245       6.954 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       7.191         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMA_314_136/Y0                   td                    0.150       7.341 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        1.607       8.948         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_323_374/TO                    td                    0.106       9.054 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_1/T
                                   net (fanout=1)        0.000       9.054         u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/ntT
 IOBD_320_376/PAD                  tse                   3.275      12.329 r       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_0/O
                                   net (fanout=1)        0.123      12.452         _N0              
 D17                                                                       r       u2_mdio (port)   

 Data arrival time                                                  12.452         Logic Levels: 3  
                                                                                   Logic: 3.776ns(65.750%), Route: 1.967ns(34.250%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u10_mdio (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.057       1.049 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.480       1.529         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.797 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.797         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.797 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.457       2.254         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.254 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.540       2.794         ntR3135          
 CLMA_322_316/Y6CD                 td                    0.103       2.897 f       CLKROUTE_14/Z    
                                   net (fanout=2)        2.862       5.759         ntR3134          
 USCM_84_117/CLK_USCM              td                    0.000       5.759 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.950       6.709         ntclkbufg_10     
 CLMS_314_133/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q0                   tco                   0.245       6.954 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       7.191         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMA_314_136/Y0                   td                    0.150       7.341 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        1.013       8.354         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_327_42/TO                     td                    0.106       8.460 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_1/T
                                   net (fanout=1)        0.000       8.460         u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/ntT
 IOBS_LR_328_41/PAD                tse                   3.197      11.657 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_0/O
                                   net (fanout=1)        0.060      11.717         _N1              
 R17                                                                       f       u10_mdio (port)  

 Data arrival time                                                  11.717         Logic Levels: 3  
                                                                                   Logic: 3.698ns(73.842%), Route: 1.310ns(26.158%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u2_rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925       3.367         ntclkbufg_4      
 CLMA_318_132/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK

 CLMA_318_132/Q0                   tco                   0.223       3.590 r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.073       3.663         u_yt_ctrl/u_reset_n_delay/cnt [13]
 CLMS_318_133/Y0                   td                    0.264       3.927 f       u_yt_ctrl/u_reset_n_delay/N10_mux7_1/gateop_perm/Z
                                   net (fanout=2)        0.257       4.184         u_yt_ctrl/u_reset_n_delay/_N29584
 CLMS_318_129/Y2                   td                    0.227       4.411 f       u_yt_ctrl/u_reset_n_delay/N10_mux9/gateop_perm/Z
                                   net (fanout=1)        0.364       4.775         u_yt_ctrl/u_reset_n_delay/_N2758
 CLMS_314_141/Y2                   td                    0.150       4.925 f       u_yt_ctrl/u_reset_n_delay/N10_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.253       5.178         u_yt_ctrl/u_reset_n_delay/_N2766
 CLMA_318_140/Y3                   td                    0.360       5.538 f       u_yt_ctrl/u_reset_n_delay/N11_1/gateop_perm/Z
                                   net (fanout=2)        1.357       6.895         nt_u2_rstn_out   
 IOL_319_374/DO                    td                    0.106       7.001 f       u2_rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.001         u2_rstn_out_obuf/ntO
 IOBD_316_376/PAD                  td                    3.238      10.239 f       u2_rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.123      10.362         u2_rstn_out      
 B20                                                                       f       u2_rstn_out (port)

 Data arrival time                                                  10.362         Logic Levels: 6  
                                                                                   Logic: 4.568ns(65.304%), Route: 2.427ns(34.696%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        2.274       3.131         nt_rstn          
 CLMA_318_120/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.131         Logic Levels: 2  
                                                                                   Logic: 0.801ns(25.583%), Route: 2.330ns(74.417%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        2.274       3.131         nt_rstn          
 CLMA_318_120/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.131         Logic Levels: 2  
                                                                                   Logic: 0.801ns(25.583%), Route: 2.330ns(74.417%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        2.366       3.223         nt_rstn          
 CLMS_314_129/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.223         Logic Levels: 2  
                                                                                   Logic: 0.801ns(24.853%), Route: 2.422ns(75.147%)
====================================================================================================

{free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_162_277/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_162_277/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_162_277/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
====================================================================================================

{free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_278_128/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.282      50.000          0.718           Low Pulse Width   DRM_278_128/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.504      50.000          0.496           Low Pulse Width   CLMS_298_145/CLK        u_yt_ctrl/u_mdio_master_driver/counter[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_278_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           Low Pulse Width   DRM_278_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           High Pulse Width  CLMS_242_141/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_266_137/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_266_137/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_266_137/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                 
+---------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test_pnr.adf       
| Output     | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/report_timing/mesethernet_test_rtp.adf     
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/report_timing/mesethernet_test.rtr         
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/report_timing/rtr.db                       
+---------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,164 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:11s
Total real time to report_timing completion : 0h:0m:12s
