

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Apr 10 16:46:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_28
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |        6|        6|         4|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 7 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %y"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %c"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %x"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:3]   --->   Operation 16 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln11 = store i3 3, i3 %i" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 17 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln11 = store i48 0, i48 %acc_V" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 19 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_1, i32 2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %tmp, void %for.body.split, void %for.end" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 25 'zext' 'i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:6]   --->   Operation 26 'specloopname' 'specloopname_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp_eq  i3 %i_1, i3 0" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:12]   --->   Operation 27 'icmp' 'icmp_ln12' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %if.else_ifconv, void %if.then" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:12]   --->   Operation 28 'br' 'br_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i3 %i_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 29 'trunc' 'trunc_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%switch_ln16 = switch i2 %trunc_ln16, void %if.else4, i2 1, void %branch1, i2 2, void %branch2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 30 'switch' 'switch_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.95>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln13 = store i24 %x_read, i24 %shift_reg_V_0" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = (!tmp & icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln15 = br void %if.end" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:15]   --->   Operation 32 'br' 'br_ln15' <Predicate = (!tmp & icmp_ln12)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i24 %c, i64 0, i64 %i_cast"   --->   Operation 33 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%c_load = load i2 %c_addr"   --->   Operation 34 'load' 'c_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln11 = add i3 %i_1, i3 7" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 35 'add' 'add_ln11' <Predicate = (!tmp)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln11 = store i3 %add_ln11, i3 %i" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 36 'store' 'store_ln11' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_V_2_load = load i24 %shift_reg_V_2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 37 'load' 'shift_reg_V_2_load' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_V_0_load = load i24 %shift_reg_V_0" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 38 'load' 'shift_reg_V_0_load' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_V_1_load = load i24 %shift_reg_V_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 39 'load' 'shift_reg_V_1_load' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln16 = icmp_eq  i2 %trunc_ln16, i2 1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 40 'icmp' 'icmp_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node data_V)   --->   "%select_ln16 = select i1 %icmp_ln16, i24 %shift_reg_V_0_load, i24 %shift_reg_V_2_load" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 41 'select' 'select_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln16_1 = icmp_eq  i2 %trunc_ln16, i2 2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 42 'icmp' 'icmp_ln16_1' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.69ns) (out node of the LUT)   --->   "%data_V = select i1 %icmp_ln16_1, i24 %shift_reg_V_1_load, i24 %select_ln16" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 43 'select' 'data_V' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln16 = store i24 %data_V, i24 %shift_reg_V_2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 44 'store' 'store_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln16 = br void %if.else4" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln16 = store i24 %data_V, i24 %shift_reg_V_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln16 = br void %if.else4" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 47 'br' 'br_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln12)> <Delay = 1.58>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%c_load = load i2 %c_addr"   --->   Operation 49 'load' 'c_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 6.54>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_2 = phi i24 %x_read, void %if.then, i24 %data_V, void %if.else4"   --->   Operation 50 'phi' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i24 %data_V_2"   --->   Operation 51 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i24 %c_load"   --->   Operation 52 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (6.54ns)   --->   "%r_V_1 = mul i48 %sext_ln1273, i48 %sext_ln1271"   --->   Operation 53 'mul' 'r_V_1' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%acc_V_load_1 = load i48 %acc_V" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:21]   --->   Operation 58 'load' 'acc_V_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i48P0A, i48 %y, i48 %acc_V_load_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:21]   --->   Operation 59 'write' 'write_ln21' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:22]   --->   Operation 60 'ret' 'ret_ln22' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.69>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%acc_V_load = load i48 %acc_V"   --->   Operation 54 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (3.10ns)   --->   "%acc_V_1 = add i48 %r_V_1, i48 %acc_V_load"   --->   Operation 55 'add' 'acc_V_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln11 = store i48 %acc_V_1, i48 %acc_V" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 56 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 57 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V              (alloca           ) [ 01111]
i                  (alloca           ) [ 01000]
spectopmodule_ln3  (spectopmodule    ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
x_read             (read             ) [ 01110]
store_ln11         (store            ) [ 00000]
store_ln11         (store            ) [ 00000]
br_ln11            (br               ) [ 00000]
i_1                (load             ) [ 00000]
specpipeline_ln0   (specpipeline     ) [ 00000]
tmp                (bitselect        ) [ 01111]
empty              (speclooptripcount) [ 00000]
br_ln11            (br               ) [ 00000]
i_cast             (zext             ) [ 00000]
specloopname_ln6   (specloopname     ) [ 00000]
icmp_ln12          (icmp             ) [ 01111]
br_ln12            (br               ) [ 00000]
trunc_ln16         (trunc            ) [ 01100]
switch_ln16        (switch           ) [ 00000]
store_ln13         (store            ) [ 00000]
br_ln15            (br               ) [ 01110]
c_addr             (getelementptr    ) [ 01100]
add_ln11           (add              ) [ 00000]
store_ln11         (store            ) [ 00000]
shift_reg_V_2_load (load             ) [ 00000]
shift_reg_V_0_load (load             ) [ 00000]
shift_reg_V_1_load (load             ) [ 00000]
icmp_ln16          (icmp             ) [ 00000]
select_ln16        (select           ) [ 00000]
icmp_ln16_1        (icmp             ) [ 00000]
data_V             (select           ) [ 01110]
store_ln16         (store            ) [ 00000]
br_ln16            (br               ) [ 00000]
store_ln16         (store            ) [ 00000]
br_ln16            (br               ) [ 00000]
br_ln0             (br               ) [ 01110]
c_load             (load             ) [ 01010]
data_V_2           (phi              ) [ 01010]
sext_ln1271        (sext             ) [ 00000]
sext_ln1273        (sext             ) [ 00000]
r_V_1              (mul              ) [ 01001]
acc_V_load         (load             ) [ 00000]
acc_V_1            (add              ) [ 00000]
store_ln11         (store            ) [ 00000]
br_ln11            (br               ) [ 00000]
acc_V_load_1       (load             ) [ 00000]
write_ln21         (write            ) [ 00000]
ret_ln22           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="acc_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln21_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="48" slack="0"/>
<pin id="83" dir="0" index="2" bw="48" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="c_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="24" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="data_V_2_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="data_V_2_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="24" slack="2"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="24" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_V_2/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln11_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln11_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="48" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln12_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln16_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln13_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="0" index="1" bw="24" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln11_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln11_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shift_reg_V_2_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_2_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shift_reg_V_0_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_0_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shift_reg_V_1_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln16_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln16_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="0"/>
<pin id="182" dir="0" index="2" bw="24" slack="0"/>
<pin id="183" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln16_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="0"/>
<pin id="195" dir="0" index="2" bw="24" slack="0"/>
<pin id="196" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln16_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln16_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="24" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln1271_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln1273_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="1"/>
<pin id="218" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="acc_V_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="48" slack="3"/>
<pin id="227" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="acc_V_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="48" slack="1"/>
<pin id="230" dir="0" index="1" bw="48" slack="0"/>
<pin id="231" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln11_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="48" slack="0"/>
<pin id="235" dir="0" index="1" bw="48" slack="3"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="acc_V_load_1_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="48" slack="2"/>
<pin id="240" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load_1/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="acc_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="48" slack="0"/>
<pin id="244" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="257" class="1005" name="x_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="2"/>
<pin id="259" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln12_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="270" class="1005" name="trunc_ln16_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="276" class="1005" name="c_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="1"/>
<pin id="278" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="data_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="24" slack="1"/>
<pin id="283" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="c_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="1"/>
<pin id="288" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="r_V_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="48" slack="1"/>
<pin id="293" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="64" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="119" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="139"><net_src comp="119" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="119" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="74" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="119" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="166" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="162" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="170" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="179" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="103" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="212" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="245"><net_src comp="66" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="70" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="260"><net_src comp="74" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="265"><net_src comp="122" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="135" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="141" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="279"><net_src comp="87" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="284"><net_src comp="192" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="289"><net_src comp="94" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="294"><net_src comp="219" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 }
	Port: shift_reg_V_0 | {1 }
	Port: shift_reg_V_2 | {2 }
	Port: shift_reg_V_1 | {2 }
 - Input state : 
	Port: fir : c | {1 2 }
	Port: fir : x | {1 }
	Port: fir : shift_reg_V_0 | {2 }
	Port: fir : shift_reg_V_2 | {2 }
	Port: fir : shift_reg_V_1 | {2 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln11 : 1
		i_1 : 1
		tmp : 2
		br_ln11 : 3
		i_cast : 2
		icmp_ln12 : 2
		br_ln12 : 3
		trunc_ln16 : 2
		switch_ln16 : 3
		c_addr : 3
		c_load : 4
		add_ln11 : 2
		store_ln11 : 3
	State 2
		select_ln16 : 1
		data_V : 2
		store_ln16 : 3
		store_ln16 : 3
	State 3
		sext_ln1271 : 1
		r_V_1 : 2
		write_ln21 : 1
	State 4
		acc_V_1 : 1
		store_ln11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln11_fu_151    |    0    |    0    |    11   |
|          |     acc_V_1_fu_228     |    0    |    0    |    55   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln16_fu_179   |    0    |    0    |    24   |
|          |      data_V_fu_192     |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|    mul   |      r_V_1_fu_219      |    1    |    0    |    38   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln12_fu_135    |    0    |    0    |    8    |
|   icmp   |    icmp_ln16_fu_174    |    0    |    0    |    8    |
|          |   icmp_ln16_1_fu_187   |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_74   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln21_write_fu_80 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_122       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |      i_cast_fu_130     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln16_fu_141   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |   sext_ln1271_fu_212   |    0    |    0    |    0    |
|          |   sext_ln1273_fu_216   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   176   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   acc_V_reg_242  |   48   |
|  c_addr_reg_276  |    2   |
|  c_load_reg_286  |   24   |
| data_V_2_reg_100 |   24   |
|  data_V_reg_281  |   24   |
|     i_reg_250    |    3   |
| icmp_ln12_reg_266|    1   |
|   r_V_1_reg_291  |   48   |
|    tmp_reg_262   |    1   |
|trunc_ln16_reg_270|    2   |
|  x_read_reg_257  |   24   |
+------------------+--------+
|       Total      |   201  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_94 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    4   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   201  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   201  |   185  |
+-----------+--------+--------+--------+--------+
