// Seed: 2204450417
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4
);
  wire id_6 = ~(id_1);
endmodule
module module_2 (
    output wand id_0,
    output wand id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    output tri0 id_9
    , id_39,
    input supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    output wire id_17,
    input wand id_18,
    input tri0 module_1,
    output wor id_20,
    input wand id_21,
    output uwire id_22,
    input supply1 id_23,
    input supply0 id_24,
    output wand id_25,
    input wire id_26,
    input supply0 id_27,
    output tri1 id_28,
    input uwire id_29,
    output tri0 id_30,
    input wor id_31,
    output tri0 id_32,
    input uwire id_33,
    output tri0 id_34,
    output wand id_35,
    output tri id_36,
    output tri0 id_37
);
  wire id_40;
  module_0(
      id_6, id_16, id_24, id_4, id_33
  );
endmodule
