{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677191107738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677191107761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 17:25:07 2023 " "Processing started: Thu Feb 23 17:25:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677191107761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191107761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult16_tester -c mult16_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult16_tester -c mult16_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191107761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677191109169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677191109169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mult " "Found entity 1: test_mult" {  } { { "test_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/test_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "status.sv(36) " "Verilog HDL information at status.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "status.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/status.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677191137346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.sv 1 1 " "Found 1 design units, including 1 entities, in source file status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "status.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/status.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg_disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_disp " "Found entity 1: seg_disp" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester_tb.sv 2 2 " "Found 2 design units, including 2 entities, in source file mult16_tester_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_tester_tb " "Found entity 1: mult16_tester_tb" {  } { { "mult16_tester_tb.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137380 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk " "Found entity 2: clk" {  } { { "mult16_tester_tb.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester_tb.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file mult16_tester_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult16_tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_tester " "Found entity 1: mult16_tester" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file gold_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gold_mult " "Found entity 1: gold_mult" {  } { { "gold_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/gold_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677191137416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult16_tester " "Elaborating entity \"mult16_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677191137542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:start_debounce " "Elaborating entity \"button\" for hierarchy \"button:start_debounce\"" {  } { { "mult16_tester.sv" "start_debounce" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191137653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:status_inst " "Elaborating entity \"status\" for hierarchy \"status:status_inst\"" {  } { { "mult16_tester.sv" "status_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191137685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mult test_mult:test_mult_inst " "Elaborating entity \"test_mult\" for hierarchy \"test_mult:test_mult_inst\"" {  } { { "mult16_tester.sv" "test_mult_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191137741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 test_mult.sv(39) " "Verilog HDL assignment warning at test_mult.sv(39): truncated value with size 32 to match size of target (17)" {  } { { "test_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/test_mult.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677191137743 "|mult16_tester|test_mult:test_mult_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gold_mult gold_mult:gold_mult_inst " "Elaborating entity \"gold_mult\" for hierarchy \"gold_mult:gold_mult_inst\"" {  } { { "mult16_tester.sv" "gold_mult_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191137782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare_inst " "Elaborating entity \"compare\" for hierarchy \"compare:compare_inst\"" {  } { { "mult16_tester.sv" "compare_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191137809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_disp seg_disp:seg_disp_inst5 " "Elaborating entity \"seg_disp\" for hierarchy \"seg_disp:seg_disp_inst5\"" {  } { { "mult16_tester.sv" "seg_disp_inst5" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191137834 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg_disp.sv(37) " "Verilog HDL Case Statement warning at seg_disp.sv(37): incomplete case statement has no default case item" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1677191137838 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg seg_disp.sv(37) " "Verilog HDL Always Construct warning at seg_disp.sv(37): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677191137839 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg_disp.sv(37) " "Inferred latch for \"seg\[0\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137840 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg_disp.sv(37) " "Inferred latch for \"seg\[1\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137840 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg_disp.sv(37) " "Inferred latch for \"seg\[2\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137841 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg_disp.sv(37) " "Inferred latch for \"seg\[3\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137841 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg_disp.sv(37) " "Inferred latch for \"seg\[4\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137841 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg_disp.sv(37) " "Inferred latch for \"seg\[5\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137841 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg_disp.sv(37) " "Inferred latch for \"seg\[6\]\" at seg_disp.sv(37)" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191137841 "|mult16_tester|seg_disp:seg_disp_inst5"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677191139873 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[0\] seg_disp:seg_disp_inst5\|seg\[0\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[0\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[0\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[1\] seg_disp:seg_disp_inst5\|seg\[1\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[1\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[1\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[2\] seg_disp:seg_disp_inst5\|seg\[2\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[2\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[2\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst5\|seg\[3\] seg_disp:seg_disp_inst5\|seg\[2\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[3\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[2\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[3\] seg_disp:seg_disp_inst5\|seg\[2\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[3\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[2\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[4\] seg_disp:seg_disp_inst5\|seg\[4\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[4\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[4\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[5\] seg_disp:seg_disp_inst5\|seg\[5\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[5\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[5\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_disp:seg_disp_inst4\|seg\[6\] seg_disp:seg_disp_inst5\|seg\[6\] " "Duplicate LATCH primitive \"seg_disp:seg_disp_inst4\|seg\[6\]\" merged with LATCH primitive \"seg_disp:seg_disp_inst5\|seg\[6\]\"" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677191139905 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1677191139905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_disp:seg_disp_inst5\|seg\[0\] " "Latch seg_disp:seg_disp_inst5\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_disp:seg_disp_inst4\|digit\[1\] " "Ports D and ENA on the latch are fed by the same signal seg_disp:seg_disp_inst4\|digit\[1\]" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677191139908 ""}  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677191139908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_disp:seg_disp_inst5\|seg\[1\] " "Latch seg_disp:seg_disp_inst5\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_disp:seg_disp_inst4\|digit\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_disp:seg_disp_inst4\|digit\[2\]" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677191139908 ""}  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677191139908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_disp:seg_disp_inst5\|seg\[2\] " "Latch seg_disp:seg_disp_inst5\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_disp:seg_disp_inst4\|digit\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_disp:seg_disp_inst4\|digit\[2\]" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677191139909 ""}  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677191139909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_disp:seg_disp_inst5\|seg\[4\] " "Latch seg_disp:seg_disp_inst5\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_disp:seg_disp_inst4\|digit\[0\] " "Ports D and ENA on the latch are fed by the same signal seg_disp:seg_disp_inst4\|digit\[0\]" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677191139909 ""}  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677191139909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_disp:seg_disp_inst5\|seg\[5\] " "Latch seg_disp:seg_disp_inst5\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_disp:seg_disp_inst4\|digit\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_disp:seg_disp_inst4\|digit\[2\]" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677191139909 ""}  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677191139909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_disp:seg_disp_inst5\|seg\[6\] " "Latch seg_disp:seg_disp_inst5\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_disp:seg_disp_inst4\|digit\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_disp:seg_disp_inst4\|digit\[2\]" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677191139910 ""}  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/seg_disp.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677191139910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677191140050 "|mult16_tester|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677191140050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677191140292 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677191141061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/output_files/mult16_tester.map.smsg " "Generated suppressed messages file C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/output_files/mult16_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191141237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677191141706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677191141706 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/mult16_tester.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677191142128 "|mult16_tester|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677191142128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677191142132 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677191142132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677191142132 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677191142132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677191142132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677191142194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 17:25:42 2023 " "Processing ended: Thu Feb 23 17:25:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677191142194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677191142194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677191142194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677191142194 ""}
