\hypertarget{group__ppc__exc}{}\section{Power\+PC Exceptions}
\label{group__ppc__exc}\index{PowerPC Exceptions@{PowerPC Exceptions}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ppc__exc__frame}{Power\+P\+C Exception Frame}}
\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{bsp_2vectors_8h}{vectors.\+h}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions A\+PI. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{ppc__exc__address_8c}{ppc\+\_\+exc\+\_\+address.\+c}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{ppc__exc__categories_8c}{ppc\+\_\+exc\+\_\+categories.\+c}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{ppc__exc__global__handler_8c}{ppc\+\_\+exc\+\_\+global\+\_\+handler.\+c}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{ppc__exc__initialize_8c}{ppc\+\_\+exc\+\_\+initialize.\+c}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{ppc__exc__print_8c}{ppc\+\_\+exc\+\_\+print.\+c}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{ppc__exc__prologue_8c}{ppc\+\_\+exc\+\_\+prologue.\+c}}
\begin{DoxyCompactList}\small\item\em Power\+PC Exceptions implementation. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__ppc__exc_ga61358d689d7a3c05272ac2a491d16655}\label{group__ppc__exc_ga61358d689d7a3c05272ac2a491d16655}} 
\#define {\bfseries A\+S\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+V\+E\+C\+T\+OR}~0x01
\item 
\mbox{\Hypertarget{group__ppc__exc_gade3d8c20b6e50839dce0bdd9d805ee89}\label{group__ppc__exc_gade3d8c20b6e50839dce0bdd9d805ee89}} 
\#define {\bfseries A\+S\+M\+\_\+\+M\+A\+C\+H\+\_\+\+V\+E\+C\+T\+OR}~0x02
\item 
\mbox{\Hypertarget{group__ppc__exc_ga62321511895604238a90595e6fb6f9c6}\label{group__ppc__exc_ga62321511895604238a90595e6fb6f9c6}} 
\#define {\bfseries A\+S\+M\+\_\+\+P\+R\+O\+T\+\_\+\+V\+E\+C\+T\+OR}~0x03
\item 
\mbox{\Hypertarget{group__ppc__exc_ga768df4808c058c1d65037a93eddca4e9}\label{group__ppc__exc_ga768df4808c058c1d65037a93eddca4e9}} 
\#define {\bfseries A\+S\+M\+\_\+\+I\+S\+I\+\_\+\+V\+E\+C\+T\+OR}~0x04
\item 
\mbox{\Hypertarget{group__ppc__exc_gaf0b66c8c7781d942c277fd731aa1db1f}\label{group__ppc__exc_gaf0b66c8c7781d942c277fd731aa1db1f}} 
\#define {\bfseries A\+S\+M\+\_\+\+E\+X\+T\+\_\+\+V\+E\+C\+T\+OR}~0x05
\item 
\mbox{\Hypertarget{group__ppc__exc_ga0d89d6591fe941337f64e4f915dd3dae}\label{group__ppc__exc_ga0d89d6591fe941337f64e4f915dd3dae}} 
\#define {\bfseries A\+S\+M\+\_\+\+A\+L\+I\+G\+N\+\_\+\+V\+E\+C\+T\+OR}~0x06
\item 
\mbox{\Hypertarget{group__ppc__exc_ga54b4836ebe5d0eb2f165cd32dfaf0b32}\label{group__ppc__exc_ga54b4836ebe5d0eb2f165cd32dfaf0b32}} 
\#define {\bfseries A\+S\+M\+\_\+\+P\+R\+O\+G\+\_\+\+V\+E\+C\+T\+OR}~0x07
\item 
\mbox{\Hypertarget{group__ppc__exc_gad8f167e5d989e7df00007855ac802e1a}\label{group__ppc__exc_gad8f167e5d989e7df00007855ac802e1a}} 
\#define {\bfseries A\+S\+M\+\_\+\+F\+L\+O\+A\+T\+\_\+\+V\+E\+C\+T\+OR}~0x08
\item 
\mbox{\Hypertarget{group__ppc__exc_gae820d499406856065a3581d1a4135c41}\label{group__ppc__exc_gae820d499406856065a3581d1a4135c41}} 
\#define {\bfseries A\+S\+M\+\_\+\+D\+E\+C\+\_\+\+V\+E\+C\+T\+OR}~0x09
\item 
\mbox{\Hypertarget{group__ppc__exc_gab25f32150e6b9fa3dace62858bf909f4}\label{group__ppc__exc_gab25f32150e6b9fa3dace62858bf909f4}} 
\#define {\bfseries A\+S\+M\+\_\+\+S\+Y\+S\+\_\+\+V\+E\+C\+T\+OR}~0x0C
\item 
\mbox{\Hypertarget{group__ppc__exc_gadff0efa00090f6db80ba49b952e1a836}\label{group__ppc__exc_gadff0efa00090f6db80ba49b952e1a836}} 
\#define {\bfseries A\+S\+M\+\_\+\+T\+R\+A\+C\+E\+\_\+\+V\+E\+C\+T\+OR}~0x0D
\item 
\mbox{\Hypertarget{group__ppc__exc_gabd8dd2882a9ec17ce5fc6e134b8aa912}\label{group__ppc__exc_gabd8dd2882a9ec17ce5fc6e134b8aa912}} 
\#define {\bfseries A\+S\+M\+\_\+\+P\+P\+C405\+\_\+\+A\+P\+U\+\_\+\+U\+N\+A\+V\+A\+I\+L\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+V\+E\+C\+\_\+\+A\+S\+S\+I\+S\+T\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_ga735a9ab41b6cf1239f322e6d3b2490e9}\label{group__ppc__exc_ga735a9ab41b6cf1239f322e6d3b2490e9}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+F\+L\+O\+A\+T\+A\+S\+S\+I\+S\+T\+\_\+\+V\+E\+C\+T\+OR}~0x0E
\item 
\mbox{\Hypertarget{group__ppc__exc_gabf004b6c1c53623abe7a37af7e5e1aa1}\label{group__ppc__exc_gabf004b6c1c53623abe7a37af7e5e1aa1}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+S\+O\+F\+T\+E\+M\+U\+L\+\_\+\+V\+E\+C\+T\+OR}~0x10
\item 
\mbox{\Hypertarget{group__ppc__exc_ga1c663ab9d9b091199eff1087de254b12}\label{group__ppc__exc_ga1c663ab9d9b091199eff1087de254b12}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+I\+T\+L\+B\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x11
\item 
\mbox{\Hypertarget{group__ppc__exc_ga6bca62979df49d7ff0351f9f8c092d2a}\label{group__ppc__exc_ga6bca62979df49d7ff0351f9f8c092d2a}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+D\+T\+L\+B\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x12
\item 
\mbox{\Hypertarget{group__ppc__exc_ga38c282fad000ac43e48578382436f576}\label{group__ppc__exc_ga38c282fad000ac43e48578382436f576}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+I\+T\+L\+B\+E\+R\+R\+O\+R\+\_\+\+V\+E\+C\+T\+OR}~0x13
\item 
\mbox{\Hypertarget{group__ppc__exc_ga9fdaaad57224a584bc588c15c1dbada2}\label{group__ppc__exc_ga9fdaaad57224a584bc588c15c1dbada2}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+D\+T\+L\+B\+E\+R\+R\+O\+R\+\_\+\+V\+E\+C\+T\+OR}~0x14
\item 
\mbox{\Hypertarget{group__ppc__exc_gaffc929d36851994ffd67d9b07c09dde9}\label{group__ppc__exc_gaffc929d36851994ffd67d9b07c09dde9}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+D\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1C
\item 
\mbox{\Hypertarget{group__ppc__exc_ga1eae8aeddcbbd0661398d637c09369b3}\label{group__ppc__exc_ga1eae8aeddcbbd0661398d637c09369b3}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+I\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1D
\item 
\mbox{\Hypertarget{group__ppc__exc_gae612d1935d324470efa078024038916b}\label{group__ppc__exc_gae612d1935d324470efa078024038916b}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+P\+E\+R\+I\+F\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1E
\item 
\mbox{\Hypertarget{group__ppc__exc_gaec6e4608a9382dd568e4a26755fc9572}\label{group__ppc__exc_gaec6e4608a9382dd568e4a26755fc9572}} 
\#define {\bfseries A\+S\+M\+\_\+8\+X\+X\+\_\+\+D\+E\+V\+P\+O\+R\+T\+\_\+\+V\+E\+C\+T\+OR}~0x1F
\item 
\mbox{\Hypertarget{group__ppc__exc_ga28cd361f27108b1d6f4b84d46663f93c}\label{group__ppc__exc_ga28cd361f27108b1d6f4b84d46663f93c}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+F\+L\+O\+A\+T\+A\+S\+S\+I\+S\+T\+\_\+\+V\+E\+C\+T\+OR}~0x0E
\item 
\mbox{\Hypertarget{group__ppc__exc_gab67a8c8e0898402ce8e5ed47d90a1cdf}\label{group__ppc__exc_gab67a8c8e0898402ce8e5ed47d90a1cdf}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+S\+O\+F\+T\+E\+M\+U\+L\+\_\+\+V\+E\+C\+T\+OR}~0x10
\item 
\mbox{\Hypertarget{group__ppc__exc_ga7d9040b96eb2c1d0c5546310ba551b25}\label{group__ppc__exc_ga7d9040b96eb2c1d0c5546310ba551b25}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+I\+P\+R\+O\+T\+\_\+\+V\+E\+C\+T\+OR}~0x13
\item 
\mbox{\Hypertarget{group__ppc__exc_ga4a9f9f5e41ec839e634fd631ab8c72f6}\label{group__ppc__exc_ga4a9f9f5e41ec839e634fd631ab8c72f6}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+D\+P\+R\+O\+T\+\_\+\+V\+E\+C\+T\+OR}~0x14
\item 
\mbox{\Hypertarget{group__ppc__exc_ga77722dfb6a5ae75756012013aa387606}\label{group__ppc__exc_ga77722dfb6a5ae75756012013aa387606}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+D\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1C
\item 
\mbox{\Hypertarget{group__ppc__exc_ga8dc939867cbd964907bfbdb34e4cdce4}\label{group__ppc__exc_ga8dc939867cbd964907bfbdb34e4cdce4}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+I\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1D
\item 
\mbox{\Hypertarget{group__ppc__exc_gad9d893b55f9979945a192317925b59ff}\label{group__ppc__exc_gad9d893b55f9979945a192317925b59ff}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+M\+E\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1E
\item 
\mbox{\Hypertarget{group__ppc__exc_ga9d8d02f899858d8b6e101c22f6008d42}\label{group__ppc__exc_ga9d8d02f899858d8b6e101c22f6008d42}} 
\#define {\bfseries A\+S\+M\+\_\+5\+X\+X\+\_\+\+N\+M\+E\+B\+R\+E\+A\+K\+\_\+\+V\+E\+C\+T\+OR}~0x1F
\item 
\mbox{\Hypertarget{group__ppc__exc_ga285971eaed22cadd4094161af2421221}\label{group__ppc__exc_ga285971eaed22cadd4094161af2421221}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+V\+E\+C\+\_\+\+V\+E\+C\+T\+OR}~0x0A
\item 
\mbox{\Hypertarget{group__ppc__exc_ga71aca8f5d2cb0e7a828c468cc7557fcd}\label{group__ppc__exc_ga71aca8f5d2cb0e7a828c468cc7557fcd}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+P\+E\+R\+F\+M\+O\+N\+\_\+\+V\+E\+C\+T\+OR}~0x0F
\item 
\mbox{\Hypertarget{group__ppc__exc_gae9feb668d329032fccb52764ed84576b}\label{group__ppc__exc_gae9feb668d329032fccb52764ed84576b}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+I\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x10
\item 
\mbox{\Hypertarget{group__ppc__exc_gaddfc70c7ef42a87a448101024aee2331}\label{group__ppc__exc_gaddfc70c7ef42a87a448101024aee2331}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+D\+L\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x11
\item 
\mbox{\Hypertarget{group__ppc__exc_ga5bc1d7488de872aa883dfabd922cba7d}\label{group__ppc__exc_ga5bc1d7488de872aa883dfabd922cba7d}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+D\+S\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x12
\item 
\mbox{\Hypertarget{group__ppc__exc_ga190cf51a9336e64e3cfed7e9a74b9560}\label{group__ppc__exc_ga190cf51a9336e64e3cfed7e9a74b9560}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+A\+D\+D\+R\+\_\+\+V\+E\+C\+T\+OR}~0x13
\item 
\mbox{\Hypertarget{group__ppc__exc_gaf6c224ef2eb9ee981ddd4d301861cba3}\label{group__ppc__exc_gaf6c224ef2eb9ee981ddd4d301861cba3}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+S\+Y\+S\+M\+G\+M\+T\+\_\+\+V\+E\+C\+T\+OR}~0x14
\item 
\mbox{\Hypertarget{group__ppc__exc_ga3d5ab37795de875f80e1aac9180c7b17}\label{group__ppc__exc_ga3d5ab37795de875f80e1aac9180c7b17}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+V\+E\+C\+\_\+\+A\+S\+S\+I\+S\+T\+\_\+\+V\+E\+C\+T\+OR}~0x16
\item 
\mbox{\Hypertarget{group__ppc__exc_gac0e275eebdc517fe12761c71bde513f4}\label{group__ppc__exc_gac0e275eebdc517fe12761c71bde513f4}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+I\+T\+M\+\_\+\+V\+E\+C\+T\+OR}~0x17
\item 
\mbox{\Hypertarget{group__ppc__exc_gae74c9a693358ef07afbb8637df1eff86}\label{group__ppc__exc_gae74c9a693358ef07afbb8637df1eff86}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+C\+R\+I\+T\+\_\+\+V\+E\+C\+T\+OR}~0x01
\item 
\mbox{\Hypertarget{group__ppc__exc_ga786b70785004774f13ae0f1751b66a2f}\label{group__ppc__exc_ga786b70785004774f13ae0f1751b66a2f}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+D\+E\+C\+\_\+\+V\+E\+C\+T\+OR}~0x10
\item 
\mbox{\Hypertarget{group__ppc__exc_ga5295c1e2047b864c8e00d08631efeaa2}\label{group__ppc__exc_ga5295c1e2047b864c8e00d08631efeaa2}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+I\+T\+L\+B\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x11
\item 
\mbox{\Hypertarget{group__ppc__exc_gad32b203aec08adfac28759aba7cd1e5d}\label{group__ppc__exc_gad32b203aec08adfac28759aba7cd1e5d}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+D\+T\+L\+B\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~0x12
\item 
\mbox{\Hypertarget{group__ppc__exc_gab2d2d6f8c2d9db495523613b3e1ac516}\label{group__ppc__exc_gab2d2d6f8c2d9db495523613b3e1ac516}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+F\+I\+T\+\_\+\+V\+E\+C\+T\+OR}~0x13
\item 
\mbox{\Hypertarget{group__ppc__exc_gaba81b67701cf856d48a91481ff436327}\label{group__ppc__exc_gaba81b67701cf856d48a91481ff436327}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+W\+D\+O\+G\+\_\+\+V\+E\+C\+T\+OR}~0x14
\item 
\mbox{\Hypertarget{group__ppc__exc_ga7d014134e93a0826ed182daa2c1e5b78}\label{group__ppc__exc_ga7d014134e93a0826ed182daa2c1e5b78}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+A\+P\+U\+\_\+\+V\+E\+C\+T\+OR}~0x18
\item 
\mbox{\Hypertarget{group__ppc__exc_ga993b0338ec1af266e838d1443f5cf57f}\label{group__ppc__exc_ga993b0338ec1af266e838d1443f5cf57f}} 
\#define {\bfseries A\+S\+M\+\_\+\+B\+O\+O\+K\+E\+\_\+\+D\+E\+B\+U\+G\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+\+T\+R\+A\+C\+E\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_ga955a0a7701526f8be5647a0213adb945}\label{group__ppc__exc_ga955a0a7701526f8be5647a0213adb945}} 
\#define {\bfseries A\+S\+M\+\_\+\+E500\+\_\+\+S\+P\+E\+\_\+\+U\+N\+A\+V\+A\+I\+L\+A\+B\+L\+E\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+V\+E\+C\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_gae8f88453bc8b690b94ca5ecc771b2c4d}\label{group__ppc__exc_gae8f88453bc8b690b94ca5ecc771b2c4d}} 
\#define {\bfseries A\+S\+M\+\_\+\+E500\+\_\+\+E\+M\+B\+\_\+\+F\+P\+\_\+\+D\+A\+T\+A\+\_\+\+V\+E\+C\+T\+OR}~0x19
\item 
\mbox{\Hypertarget{group__ppc__exc_gaf95c0f19bc10e33c83e3e2693fb493e3}\label{group__ppc__exc_gaf95c0f19bc10e33c83e3e2693fb493e3}} 
\#define {\bfseries A\+S\+M\+\_\+\+E500\+\_\+\+E\+M\+B\+\_\+\+F\+P\+\_\+\+R\+O\+U\+N\+D\+\_\+\+V\+E\+C\+T\+OR}~0x1A
\item 
\mbox{\Hypertarget{group__ppc__exc_ga73c9c112746b283fe483bf073852b7c2}\label{group__ppc__exc_ga73c9c112746b283fe483bf073852b7c2}} 
\#define {\bfseries A\+S\+M\+\_\+\+E500\+\_\+\+P\+E\+R\+F\+M\+O\+N\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+P\+E\+R\+F\+M\+O\+N\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_gabd7b97b46fb0f48a81a5fd987394a209}\label{group__ppc__exc_gabd7b97b46fb0f48a81a5fd987394a209}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+C\+R\+I\+T\+\_\+\+V\+E\+C\+T\+OR}~0x0A
\item 
\mbox{\Hypertarget{group__ppc__exc_ga37db443c56c3155678f677d2584ab3be}\label{group__ppc__exc_ga37db443c56c3155678f677d2584ab3be}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+P\+E\+R\+F\+M\+O\+N\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+P\+E\+R\+F\+M\+O\+N\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_ga4a4bda3fedec7d08184d1bcd59925239}\label{group__ppc__exc_ga4a4bda3fedec7d08184d1bcd59925239}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+I\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+I\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR  /$\ast$ Special case\+: Shadowed G\+P\+Rs $\ast$/
\item 
\mbox{\Hypertarget{group__ppc__exc_ga59d5cb093ebb6af9c5a95693825d0e0b}\label{group__ppc__exc_ga59d5cb093ebb6af9c5a95693825d0e0b}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+D\+L\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+D\+L\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR /$\ast$ Special case\+: Shadowed G\+P\+Rs $\ast$/
\item 
\mbox{\Hypertarget{group__ppc__exc_ga7f96552dfc1849e366b1d73c66435852}\label{group__ppc__exc_ga7f96552dfc1849e366b1d73c66435852}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+D\+S\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+D\+S\+M\+I\+S\+S\+\_\+\+V\+E\+C\+T\+OR /$\ast$ Special case\+: Shadowed G\+P\+Rs $\ast$/
\item 
\mbox{\Hypertarget{group__ppc__exc_gad8fe2e93e7b042be02e5211efb12f66f}\label{group__ppc__exc_gad8fe2e93e7b042be02e5211efb12f66f}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+A\+D\+D\+R\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+A\+D\+D\+R\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_ga5e8dbc253536bc64db96e271f6c923c3}\label{group__ppc__exc_ga5e8dbc253536bc64db96e271f6c923c3}} 
\#define {\bfseries A\+S\+M\+\_\+\+E300\+\_\+\+S\+Y\+S\+M\+G\+M\+T\+\_\+\+V\+E\+C\+T\+OR}~A\+S\+M\+\_\+60\+X\+\_\+\+S\+Y\+S\+M\+G\+M\+T\+\_\+\+V\+E\+C\+T\+OR
\item 
\mbox{\Hypertarget{group__ppc__exc_ga340e1e0e60d8940be0f19e83a2178c9d}\label{group__ppc__exc_ga340e1e0e60d8940be0f19e83a2178c9d}} 
\#define {\bfseries L\+A\+S\+T\+\_\+\+V\+A\+L\+I\+D\+\_\+\+E\+XC}~0x1F
\item 
\mbox{\Hypertarget{group__ppc__exc_gaf50b031985163ba87f0d0429b1ee7cdb}\label{group__ppc__exc_gaf50b031985163ba87f0d0429b1ee7cdb}} 
\#define {\bfseries A\+S\+M\+\_\+60\+X\+\_\+\+V\+E\+C\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+\+O\+F\+F\+S\+ET}~0xf20
\item 
\mbox{\Hypertarget{group__ppc__exc_gaa4a4eccd2ca7560d3bd5e0cdf78e246a}\label{group__ppc__exc_gaa4a4eccd2ca7560d3bd5e0cdf78e246a}} 
\#define {\bfseries A\+S\+M\+\_\+\+P\+P\+C405\+\_\+\+F\+I\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+\+O\+F\+F\+S\+ET}~0x1010
\item 
\mbox{\Hypertarget{group__ppc__exc_ga99bb2f73253c3fc517bab3f71bce1778}\label{group__ppc__exc_ga99bb2f73253c3fc517bab3f71bce1778}} 
\#define {\bfseries A\+S\+M\+\_\+\+P\+P\+C405\+\_\+\+W\+D\+O\+G\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+\+O\+F\+F\+S\+ET}~0x1020
\item 
\mbox{\Hypertarget{group__ppc__exc_ga8a9e69c486126f7a749af38d5337841a}\label{group__ppc__exc_ga8a9e69c486126f7a749af38d5337841a}} 
\#define {\bfseries A\+S\+M\+\_\+\+P\+P\+C405\+\_\+\+T\+R\+A\+C\+E\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+\+O\+F\+F\+S\+ET}~0x2000
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__ppc__exc_gac5e884904b6b113cd137dc1b824b1ff3}\label{group__ppc__exc_gac5e884904b6b113cd137dc1b824b1ff3}} 
typedef void($\ast$ \mbox{\hyperlink{group__ppc__exc_gac5e884904b6b113cd137dc1b824b1ff3}{exception\+\_\+handler\+\_\+t}}) (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$)
\begin{DoxyCompactList}\small\item\em Global exception handler type. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_ga2a53861cc46267097fbb775d863a294f}\label{group__ppc__exc_ga2a53861cc46267097fbb775d863a294f}} 
typedef uint8\+\_\+t \mbox{\hyperlink{group__ppc__exc_ga2a53861cc46267097fbb775d863a294f}{ppc\+\_\+exc\+\_\+categories}}\mbox{[}L\+A\+S\+T\+\_\+\+V\+A\+L\+I\+D\+\_\+\+E\+XC+1\mbox{]}
\begin{DoxyCompactList}\small\item\em Categorie set type. \end{DoxyCompactList}\item 
typedef int($\ast$ \mbox{\hyperlink{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}{ppc\+\_\+exc\+\_\+handler\+\_\+t}}) (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$f, unsigned vector)
\begin{DoxyCompactList}\small\item\em High-\/level exception handler type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}{ppc\+\_\+exc\+\_\+category}} \{ \newline
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+I\+N\+V\+A\+L\+ID} = 0, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+A\+S\+Y\+NC} = 1, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+C\+L\+A\+S\+S\+IC} = 2, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+C\+L\+A\+S\+S\+I\+C\+\_\+\+A\+S\+Y\+NC} = P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+C\+L\+A\+S\+S\+IC $\vert$ P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+A\+S\+Y\+NC, 
\newline
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+405\+\_\+\+C\+R\+I\+T\+I\+C\+AL} = 4, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+405\+\_\+\+C\+R\+I\+T\+I\+C\+A\+L\+\_\+\+A\+S\+Y\+NC} = P\+P\+C\+\_\+\+E\+X\+C\+\_\+405\+\_\+\+C\+R\+I\+T\+I\+C\+AL $\vert$ P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+A\+S\+Y\+NC, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+B\+O\+O\+K\+E\+\_\+\+C\+R\+I\+T\+I\+C\+AL} = 6, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+B\+O\+O\+K\+E\+\_\+\+C\+R\+I\+T\+I\+C\+A\+L\+\_\+\+A\+S\+Y\+NC} = P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+B\+O\+O\+K\+E\+\_\+\+C\+R\+I\+T\+I\+C\+AL $\vert$ P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+A\+S\+Y\+NC, 
\newline
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+E500\+\_\+\+M\+A\+C\+H\+C\+HK} = 8, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+E500\+\_\+\+M\+A\+C\+H\+C\+H\+K\+\_\+\+A\+S\+Y\+NC} = P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+E500\+\_\+\+M\+A\+C\+H\+C\+HK $\vert$ P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+A\+S\+Y\+NC, 
{\bfseries P\+P\+C\+\_\+\+E\+X\+C\+\_\+\+N\+A\+K\+ED} = 10
 \}
\begin{DoxyCompactList}\small\item\em Exception categories. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__ppc__exc_ga638134c589f6bde05b3765da1eb31c02}\label{group__ppc__exc_ga638134c589f6bde05b3765da1eb31c02}} 
void \mbox{\hyperlink{group__ppc__exc_ga638134c589f6bde05b3765da1eb31c02}{C\+\_\+exception\+\_\+handler}} (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$exc\+Ptr)
\begin{DoxyCompactList}\small\item\em Default global exception handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_gae37b58269b58152e4d1259d8b246644e}\label{group__ppc__exc_gae37b58269b58152e4d1259d8b246644e}} 
void {\bfseries B\+S\+P\+\_\+print\+Stack\+Trace} (const \mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$exc\+Ptr)
\item 
void $\ast$ \mbox{\hyperlink{group__ppc__exc_ga558f37bae0f984df991c1d0ef692cf22}{ppc\+\_\+exc\+\_\+vector\+\_\+address}} (unsigned vector, void $\ast$vector\+\_\+base)
\begin{DoxyCompactList}\small\item\em Returns the entry address of the vector. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_gae4f949829a12b0137eaea6142b6639db}\label{group__ppc__exc_gae4f949829a12b0137eaea6142b6639db}} 
const \mbox{\hyperlink{group__ppc__exc_ga2a53861cc46267097fbb775d863a294f}{ppc\+\_\+exc\+\_\+categories}} $\ast$ \mbox{\hyperlink{group__ppc__exc_gae4f949829a12b0137eaea6142b6639db}{ppc\+\_\+exc\+\_\+categories\+\_\+for\+\_\+cpu}} (ppc\+\_\+cpu\+\_\+id\+\_\+t cpu)
\begin{DoxyCompactList}\small\item\em Returns the category set for a C\+PU of type {\itshape cpu}, or {\ttfamily N\+U\+LL} if there is no category set available for this C\+PU. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_ga472a63d1c588bacaa37e4accc132600f}\label{group__ppc__exc_ga472a63d1c588bacaa37e4accc132600f}} 
\mbox{\hyperlink{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}{ppc\+\_\+exc\+\_\+category}} \mbox{\hyperlink{group__ppc__exc_ga472a63d1c588bacaa37e4accc132600f}{ppc\+\_\+exc\+\_\+category\+\_\+for\+\_\+vector}} (const \mbox{\hyperlink{group__ppc__exc_ga2a53861cc46267097fbb775d863a294f}{ppc\+\_\+exc\+\_\+categories}} $\ast$categories, unsigned vector)
\begin{DoxyCompactList}\small\item\em Returns the category for the vector {\itshape vector} using the category set {\itshape categories}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__ppc__exc_gac2b2347bcb0a4b1e24af8eebf12197f3}{ppc\+\_\+exc\+\_\+make\+\_\+prologue}} (unsigned vector, void $\ast$vector\+\_\+base, \mbox{\hyperlink{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}{ppc\+\_\+exc\+\_\+category}} category, uint32\+\_\+t $\ast$prologue, size\+\_\+t $\ast$prologue\+\_\+size)
\begin{DoxyCompactList}\small\item\em Makes a minimal prologue for the vector {\itshape vector} with the category {\itshape category}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__ppc__exc_ga29db27edaf745d8e0101ba4c4d8fddd2}{ppc\+\_\+exc\+\_\+initialize\+\_\+with\+\_\+vector\+\_\+base}} (uintptr\+\_\+t interrupt\+\_\+stack\+\_\+begin, void $\ast$vector\+\_\+base)
\begin{DoxyCompactList}\small\item\em Initializes the exception handling. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{group__ppc__exc_ga61ffc165cc3523a30f39b5815814081b}{ppc\+\_\+exc\+\_\+handler\+\_\+default}} (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$f, unsigned int vector)
\begin{DoxyCompactList}\small\item\em Default high-\/level exception handler. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__ppc__exc_gaa2c5ca507568e64cb4c94ccc98e9f635}{ppc\+\_\+exc\+\_\+set\+\_\+handler}} (unsigned vector, \mbox{\hyperlink{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}{ppc\+\_\+exc\+\_\+handler\+\_\+t}} hdl)
\begin{DoxyCompactList}\small\item\em Set high-\/level exception handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_ga89b8b9866c9c705a6bd8d043e8e47bd5}\label{group__ppc__exc_ga89b8b9866c9c705a6bd8d043e8e47bd5}} 
\mbox{\hyperlink{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}{ppc\+\_\+exc\+\_\+handler\+\_\+t}} \mbox{\hyperlink{group__ppc__exc_ga89b8b9866c9c705a6bd8d043e8e47bd5}{ppc\+\_\+exc\+\_\+get\+\_\+handler}} (unsigned vector)
\begin{DoxyCompactList}\small\item\em Returns the currently active high-\/level exception handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_ga11ad3ddbc542902c4843f9d36252acaf}\label{group__ppc__exc_ga11ad3ddbc542902c4843f9d36252acaf}} 
void {\bfseries ppc\+\_\+exc\+\_\+wrapup} (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$f)
\item 
int \mbox{\hyperlink{group__ppc__exc_gada88a03f6f9d48393a2dae499774af9e}{ppc\+\_\+exc\+\_\+alignment\+\_\+handler}} (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$frame, unsigned exc\+Num)
\begin{DoxyCompactList}\small\item\em Standard aligment handler. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ppc__exc_gadfcca9bce17fda755db0ead10c374e60}{ppc\+\_\+exc\+\_\+msr\+\_\+bits}}
\begin{DoxyCompactList}\small\item\em Bits for M\+SR update. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__ppc__exc_ga36457bfd67a9428bc8bef14844265c3f}{ppc\+\_\+exc\+\_\+cache\+\_\+wb\+\_\+check}}
\begin{DoxyCompactList}\small\item\em Cache write back check flag. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_ga2c37b7934cb3cc5aebf97fc0f7dd11ff}\label{group__ppc__exc_ga2c37b7934cb3cc5aebf97fc0f7dd11ff}} 
\mbox{\hyperlink{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}{ppc\+\_\+exc\+\_\+handler\+\_\+t}} \mbox{\hyperlink{group__ppc__exc_ga2c37b7934cb3cc5aebf97fc0f7dd11ff}{ppc\+\_\+exc\+\_\+handler\+\_\+table}} \mbox{[}L\+A\+S\+T\+\_\+\+V\+A\+L\+I\+D\+\_\+\+E\+XC+1\mbox{]}
\begin{DoxyCompactList}\small\item\em High-\/level exception handler table. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__ppc__exc_ga7038587b8e1c62c0691bb0f28c5bd668}\label{group__ppc__exc_ga7038587b8e1c62c0691bb0f28c5bd668}} 
\mbox{\hyperlink{group__ppc__exc_gac5e884904b6b113cd137dc1b824b1ff3}{exception\+\_\+handler\+\_\+t}} \mbox{\hyperlink{group__ppc__exc_ga7038587b8e1c62c0691bb0f28c5bd668}{global\+Except\+Hdl}}
\begin{DoxyCompactList}\small\item\em Global exception handler. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group__ppc__exc_ga1f0a427c9ea16c5cf5a4d9a3f6003541}{ppc\+\_\+exc\+\_\+get\+\_\+\+D\+AR}} )(void)
\begin{DoxyCompactList}\small\item\em Function for D\+AR access. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}\label{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_handler\_t@{ppc\_exc\_handler\_t}}
\index{ppc\_exc\_handler\_t@{ppc\_exc\_handler\_t}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_handler\_t}{ppc\_exc\_handler\_t}}
{\footnotesize\ttfamily typedef int($\ast$ ppc\+\_\+exc\+\_\+handler\+\_\+t) (\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$f, unsigned vector)}



High-\/level exception handler type. 


\begin{DoxyRetVals}{Return values}
{\em 0} & The exception was handled and normal execution may resume. \\
\hline
{\em -\/1} & Reject the exception resulting in a call of the global exception handler. \\
\hline
{\em other} & Reserved, do not use. \\
\hline
\end{DoxyRetVals}


\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}\label{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_category@{ppc\_exc\_category}}
\index{ppc\_exc\_category@{ppc\_exc\_category}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_category}{ppc\_exc\_category}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}{ppc\+\_\+exc\+\_\+category}}}



Exception categories. 

Exceptions of different categories use different S\+RR registers to save the machine state and do different things in the prologue and epilogue.

For now, the C\+PU descriptions assume this fits into 8 bits. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__ppc__exc_gada88a03f6f9d48393a2dae499774af9e}\label{group__ppc__exc_gada88a03f6f9d48393a2dae499774af9e}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_alignment\_handler@{ppc\_exc\_alignment\_handler}}
\index{ppc\_exc\_alignment\_handler@{ppc\_exc\_alignment\_handler}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_alignment\_handler()}{ppc\_exc\_alignment\_handler()}}
{\footnotesize\ttfamily int ppc\+\_\+exc\+\_\+alignment\+\_\+handler (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$}]{frame,  }\item[{unsigned}]{exc\+Num }\end{DoxyParamCaption})}



Standard aligment handler. 


\begin{DoxyRetVals}{Return values}
{\em 0} & Performed a dcbz instruction. \\
\hline
{\em -\/1} & Otherwise. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ppc__exc_ga61ffc165cc3523a30f39b5815814081b}\label{group__ppc__exc_ga61ffc165cc3523a30f39b5815814081b}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_handler\_default@{ppc\_exc\_handler\_default}}
\index{ppc\_exc\_handler\_default@{ppc\_exc\_handler\_default}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_handler\_default()}{ppc\_exc\_handler\_default()}}
{\footnotesize\ttfamily int ppc\+\_\+exc\+\_\+handler\+\_\+default (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structCPU__Exception__frame}{B\+S\+P\+\_\+\+Exception\+\_\+frame}} $\ast$}]{f,  }\item[{unsigned int}]{vector }\end{DoxyParamCaption})}



Default high-\/level exception handler. 


\begin{DoxyRetVals}{Return values}
{\em -\/1} & Always. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ppc__exc_ga29db27edaf745d8e0101ba4c4d8fddd2}\label{group__ppc__exc_ga29db27edaf745d8e0101ba4c4d8fddd2}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_initialize\_with\_vector\_base@{ppc\_exc\_initialize\_with\_vector\_base}}
\index{ppc\_exc\_initialize\_with\_vector\_base@{ppc\_exc\_initialize\_with\_vector\_base}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_initialize\_with\_vector\_base()}{ppc\_exc\_initialize\_with\_vector\_base()}}
{\footnotesize\ttfamily void ppc\+\_\+exc\+\_\+initialize\+\_\+with\+\_\+vector\+\_\+base (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{interrupt\+\_\+stack\+\_\+begin,  }\item[{void $\ast$}]{vector\+\_\+base }\end{DoxyParamCaption})}



Initializes the exception handling. 

\begin{DoxySeeAlso}{See also}
ppc\+\_\+exc\+\_\+initialize(). 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group__ppc__exc_gac2b2347bcb0a4b1e24af8eebf12197f3}\label{group__ppc__exc_gac2b2347bcb0a4b1e24af8eebf12197f3}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_make\_prologue@{ppc\_exc\_make\_prologue}}
\index{ppc\_exc\_make\_prologue@{ppc\_exc\_make\_prologue}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_make\_prologue()}{ppc\_exc\_make\_prologue()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} ppc\+\_\+exc\+\_\+make\+\_\+prologue (\begin{DoxyParamCaption}\item[{unsigned}]{vector,  }\item[{void $\ast$}]{vector\+\_\+base,  }\item[{\mbox{\hyperlink{group__ppc__exc_gab5c9ba70d9560d278d06983d7ea3babe}{ppc\+\_\+exc\+\_\+category}}}]{category,  }\item[{uint32\+\_\+t $\ast$}]{prologue,  }\item[{size\+\_\+t $\ast$}]{prologue\+\_\+size }\end{DoxyParamCaption})}



Makes a minimal prologue for the vector {\itshape vector} with the category {\itshape category}. 

The minimal prologue will be copied to {\itshape prologue}. Not more than {\itshape prologue\+\_\+size} bytes will be copied. Returns the actual minimal prologue size in bytes in {\itshape prologue\+\_\+size}.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Minimal prologue successfully made. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+ID} & Invalid vector number. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+N\+U\+M\+B\+ER} & Invalid category. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+I\+ZE} & Prologue size to small. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ppc__exc_gaa2c5ca507568e64cb4c94ccc98e9f635}\label{group__ppc__exc_gaa2c5ca507568e64cb4c94ccc98e9f635}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_set\_handler@{ppc\_exc\_set\_handler}}
\index{ppc\_exc\_set\_handler@{ppc\_exc\_set\_handler}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_set\_handler()}{ppc\_exc\_set\_handler()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} ppc\+\_\+exc\+\_\+set\+\_\+handler (\begin{DoxyParamCaption}\item[{unsigned}]{vector,  }\item[{\mbox{\hyperlink{group__ppc__exc_ga310d4349fafb7f5d8d5e89d6c6f39ab9}{ppc\+\_\+exc\+\_\+handler\+\_\+t}}}]{hdl }\end{DoxyParamCaption})}



Set high-\/level exception handler. 

Hook C exception handlers.
\begin{DoxyItemize}
\item handlers for asynchronous exceptions run on the I\+SR stack with thread-\/dispatching disabled.
\item handlers for synchronous exceptions run on the task stack with thread-\/dispatching enabled.
\end{DoxyItemize}

If a particular slot is N\+U\+LL then the traditional \textquotesingle{}global\+Exc\+Hdl\textquotesingle{} is used.

\mbox{\hyperlink{group__ppc__exc_gaa2c5ca507568e64cb4c94ccc98e9f635}{ppc\+\_\+exc\+\_\+set\+\_\+handler()}} registers a handler (returning 0 on success, -\/1 if the vector argument is too big).

It is legal to set a N\+U\+LL handler. This leads to the global\+Exc\+Hdl being called if an exception for \textquotesingle{}vector\textquotesingle{} occurs.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+ID} & Invalid vector number. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+R\+E\+S\+O\+U\+R\+C\+E\+\_\+\+I\+N\+\_\+\+U\+SE} & Handler table is read-\/only and handler does not match. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ppc__exc_ga558f37bae0f984df991c1d0ef692cf22}\label{group__ppc__exc_ga558f37bae0f984df991c1d0ef692cf22}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_vector\_address@{ppc\_exc\_vector\_address}}
\index{ppc\_exc\_vector\_address@{ppc\_exc\_vector\_address}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_vector\_address()}{ppc\_exc\_vector\_address()}}
{\footnotesize\ttfamily void$\ast$ ppc\+\_\+exc\+\_\+vector\+\_\+address (\begin{DoxyParamCaption}\item[{unsigned}]{vector,  }\item[{void $\ast$}]{vector\+\_\+base }\end{DoxyParamCaption})}



Returns the entry address of the vector. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em vector} & The vector number. \\
\hline
\mbox{\texttt{ in}}  & {\em vector\+\_\+base} & The vector table base address. \\
\hline
\end{DoxyParams}


\subsection{Variable Documentation}
\mbox{\Hypertarget{group__ppc__exc_ga36457bfd67a9428bc8bef14844265c3f}\label{group__ppc__exc_ga36457bfd67a9428bc8bef14844265c3f}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_cache\_wb\_check@{ppc\_exc\_cache\_wb\_check}}
\index{ppc\_exc\_cache\_wb\_check@{ppc\_exc\_cache\_wb\_check}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_cache\_wb\_check}{ppc\_exc\_cache\_wb\_check}}
{\footnotesize\ttfamily uint32\+\_\+t ppc\+\_\+exc\+\_\+cache\+\_\+wb\+\_\+check}



Cache write back check flag. 

(See R\+E\+A\+D\+ME under C\+A\+V\+E\+A\+TS). During initialization a check is performed to assert that write-\/back caching is enabled for memory accesses. If a B\+SP runs entirely without any caching then it should set this variable to zero prior to initializing exceptions in order to skip the test. N\+O\+TE\+: The code does N\+OT support mapping memory with cache-\/attributes other than write-\/back (unless the entire cache is physically disabled) \mbox{\Hypertarget{group__ppc__exc_ga1f0a427c9ea16c5cf5a4d9a3f6003541}\label{group__ppc__exc_ga1f0a427c9ea16c5cf5a4d9a3f6003541}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_get\_DAR@{ppc\_exc\_get\_DAR}}
\index{ppc\_exc\_get\_DAR@{ppc\_exc\_get\_DAR}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_get\_DAR}{ppc\_exc\_get\_DAR}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ ppc\+\_\+exc\+\_\+get\+\_\+\+D\+AR) (void)}



Function for D\+AR access. 

C\+PU support may store the address of a function here that can be used by the default exception handler to obtain fault-\/address info which is helpful. Unfortunately, the S\+PR holding this information is not uniform across P\+PC families so we need assistance from C\+PU support \mbox{\Hypertarget{group__ppc__exc_gadfcca9bce17fda755db0ead10c374e60}\label{group__ppc__exc_gadfcca9bce17fda755db0ead10c374e60}} 
\index{PowerPC Exceptions@{PowerPC Exceptions}!ppc\_exc\_msr\_bits@{ppc\_exc\_msr\_bits}}
\index{ppc\_exc\_msr\_bits@{ppc\_exc\_msr\_bits}!PowerPC Exceptions@{PowerPC Exceptions}}
\subsubsection{\texorpdfstring{ppc\_exc\_msr\_bits}{ppc\_exc\_msr\_bits}}
{\footnotesize\ttfamily uint32\+\_\+t ppc\+\_\+exc\+\_\+msr\+\_\+bits}



Bits for M\+SR update. 

Bits in M\+SR that are enabled during execution of exception handlers / I\+S\+Rs (on classic P\+PC these are D\+R/\+I\+R/\+RI \mbox{[}default\mbox{]}, on book\+E-\/style C\+P\+Us they should be set to 0 during initialization)

By default, the setting of these bits that is in effect when exception handling is initialized is used. 