#ifndef _AW9610X_H_
#define _AW9610X_H_

#ifndef uint16_t
typedef unsigned short uint16_t;
#endif

#ifndef int16_t
typedef short int16_t;
#endif

#define AW9610X_CHIP_ID					(0xa961)

#define AW_CHANNEL_MAX					(3)
#define AW_DATA_PROCESS_FACTOR				(1024)

enum aw9610x_operation_mode {
	AW9610X_ACTIVE_MODE = 1,
	AW9610X_SLEEP_MODE,
	AW9610X_DEEPSLEEP_MODE,
	AW9610XB_DEEPSLEEP_MODE,
};

enum AW9610xState {
	STATE_CHECK_INT = CHIP_SAR_SAMPLING,
	STATE_CONVERT = CHIP_SAR_CONVERT,
	STATE_SAMPLE_DONE = CHIP_SAR_SAMPLING_DONE,
	STATE_ENABLE = CHIP_SAR_ENABLE,
	STATE_ENABLE_DONE = CHIP_SAR_ENABLE_DONE,
	STATE_DISABLE = CHIP_SAR_DISABLE,
	STATE_DISABLE_DONE = CHIP_SAR_DISABLE_DONE,
	STATE_RATECHG = CHIP_SAR_RATECHG,
	STATE_RATECHG_DONE = CHIP_SAR_RATECHG_DONE,
	STATE_CALI = CHIP_SAR_CALI,
	STATE_CALI_DONE = CHIP_SAR_CALI_DONE,
	STATE_SAR_CFG = CHIP_SAR_CFG,
	STATE_SAR_CFG_DONE = CHIP_SAR_CFG_DONE,
	STATE_INIT_DONE = CHIP_INIT_DONE,
	STATE_IDLE = CHIP_IDLE,
	STATE_RESET = CHIP_RESET,         //15

	STATE_DEALY,  //16 
	STATE_INIT_0,
	STATE_INIT_1,
	STATE_INIT_2,
	STATE_INIT_3,
	STATE_INIT_4,
	STATE_INIT_5,
	STATE_INIT_6,
	STATE_INIT_7,
	STATE_INIT_8,
	STATE_INIT_9,
	STATE_INIT_10,
	SCAN_START,
	STATE_IRQ_CLEAR,
	STATE_SAMPLE_RAW,
};
#endif
