From 66d1c84374f4affda608392e51c41f40d2626211 Mon Sep 17 00:00:00 2001
From: Jason Chen CJ <jason.cj.chen@intel.com>
Date: Thu, 18 Jan 2018 19:12:31 +0800
Subject: [PATCH 0506/1626] x86: cwp need depend on PCI_MSI

Change-Id: If090f301a4c1074c0771f8db641dc543a903daec
Signed-off-by: Jason Chen CJ <jason.cj.chen@intel.com>
Reviewed-by: Dong, Eddie <eddie.dong@intel.com>
Tested-by: Dong, Eddie <eddie.dong@intel.com>
---
 arch/x86/cwp/Kconfig       | 1 +
 arch/x86/kernel/paravirt.c | 2 ++
 2 files changed, 3 insertions(+)

diff --git a/arch/x86/cwp/Kconfig b/arch/x86/cwp/Kconfig
index 0aaab97..e83e368 100644
--- a/arch/x86/cwp/Kconfig
+++ b/arch/x86/cwp/Kconfig
@@ -8,6 +8,7 @@ config CWP
 	depends on X86
 	depends on PARAVIRT
 	depends on DMA_CMA
+	depends on PCI_MSI
 	depends on !INTEL_IOMMU
 	depends on !VMAP_STACK
 	help
diff --git a/arch/x86/kernel/paravirt.c b/arch/x86/kernel/paravirt.c
index a41b924..cba7138 100644
--- a/arch/x86/kernel/paravirt.c
+++ b/arch/x86/kernel/paravirt.c
@@ -326,7 +326,9 @@ __visible struct pv_irq_ops pv_irq_ops = {
 	.irq_enable = __PV_IS_CALLEE_SAVE(native_irq_enable),
 	.safe_halt = native_safe_halt,
 	.halt = native_halt,
+#ifdef CONFIG_PCI_MSI
 	.write_msi = native_write_msi_msg,
+#endif
 };
 
 __visible struct pv_cpu_ops pv_cpu_ops = {
-- 
2.7.4

