// Seed: 1008529518
`define pp_7 0
module module_0 (
    input logic id_0,
    output reg id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output logic id_5,
    output id_6
);
  initial begin
    id_1 <= 1;
  end
  logic id_7;
  assign id_4[1] = 1;
  assign id_7 = id_0 - 1 ? id_7 & 1'b0 : id_7;
endmodule
