library ieee;
use ieee.std_logic_1164.all;

entity LogicUnit is
port(
	A,B : in std_logic_vector(7 downto 0);
	ALUOP : in std_logic;
	S : out std_logic_vector(7 downto 0)
	);
end;

architecture rtl of LogicUnit is

component and8to8 is
port(
	A,B : in std_logic_vector(7 downto 0);
	C : out std_logic_vector(7 downto 0)
	);
end component;

component or8to8 is
port(
	A,B : in std_logic_vector(7 downto 0);
	C : out std_logic_vector(7 downto 0)
	);
end;




	