# Auto-generated EDA terms candidates (Min Freq: 5)
# Format: term frequency nz
set_app_options 6240 nz
report_app_options 4096 nz
get_app_option_value 3641 nz
tiol_uatn 2277 nz
fc_shell 2261 nz
an_na 2185 nz
compile_fusion 1781 nz
hu_n 1616 nz
bnhu_tii 1531 nz
place_opt 1412 nz
of_objects 1235 nz
auto_via_ladder 1165 nz
pt_shell 1153 nz
pin_check 1121 nz
lib_cell 1027 nz
get_attribute 979 nz
object_list 963 nz
set_app_option 955 nz
clock_opt 952 nz
set_attribute 855 nz
lib_cells 770 nz
route_opt 755 nz
get_cells 702 nz
get_app_options 697 nz
related_pin 693 nz
create_placement 669 nz
get_pins 635 nz
u_utauban 626 nz
file_name 569 nz
report_timing 560 nz
dont_touch 559 nz
pt_no 546 nz
list_attributes 524 nz
dit_no 523 nz
ii_n 511 nz
analyze_rail 497 nz
estimate_timing 488 nz
place_pins 478 nz
timing_type 464 nz
pg_pin 452 nz
dit_ni 449 nz
full_name 440 nz
intrinsic_fall 435 nz
create_clock 434 nz
intrinsic_rise 433 nz
i_niau 431 nz
exact_count 427 nz
minimum_count 427 nz
set_host_options 423 nz
opt_name 419 nz
il_tulauddni 417 nz
insert_dft 411 nz
get_ports 408 nz
inmi_nd 407 nz
n_no 399 nz
ud_uoend 399 nz
via_def 398 nz
query_objects 384 nz
ubi_n 384 nz
voltage_area 376 nz
push_down_objects 372 nz
test_cell 369 nz
as_user_default 366 nz
set_clock_latency 362 nz
index_1 359 nz
signoff_create_metal_fill 353 nz
i_ni 351 nz
get_clocks 350 nz
signoff_check_drc 345 nz
hiwn_ni 339 nz
corner_list 338 nz
object_class 331 nz
cell_list 331 nz
split_constraints 326 nz
get_nets 324 nz
create_metal_fill 324 nz
dnit_nd 317 nz
mode_list 317 nz
route_custom 316 nz
get_lib_cells 314 nz
set_dft_signal 314 nz
in_no 309 nz
expect_at_least 308 nz
legalize_placement 302 nz
scenario_list 299 nz
check_libcell_pin_access 298 nz
read_gds 297 nz
expect_each_pattern_matches 293 nz
set_app_var 292 nz
read_def 291 nz
fall_resistance 287 nz
layer_name 283 nz
compare_libraries 281 nz
check_legality 279 nz
check_3d_design 277 nz
search_path 276 nz
rise_resistance 274 nz
design_name 273 nz
create_generated_clock 273 nz
current_design 273 nz
create_abstract 271 nz
create_power_domain 269 nz
identify_lib_cell_families 265 nz
internal_power 256 nz
compile_pg 256 nz
ii_tdnd 255 nz
add_to_rp_group 254 nz
u_itd 254 nz
signal_type 253 nz
voltage_map 252 nz
inmi_n 247 nz
index_2 247 nz
inmi_ua 246 nz
to_ni 246 nz
max_cores 245 nz
check_drc 245 nz
write_def 243 nz
dont_use 243 nz
route_auto 238 nz
update_timing 238 nz
commit_upf 237 nz
app_option 236 nz
write_budgets 232 nz
trace_connectivity 229 nz
add_power_state 229 nz
voltage_name 227 nz
pg_type 226 nz
read_verilog 222 nz
write_gds 221 nz
add_buffer_on_route 221 nz
clock_list 219 nz
synthesize_clock_trees 218 nz
significant_digits 216 nz
inuni_nd 215 nz
route_group 214 nz
bump_region 213 nz
link_block 208 nz
create_mv_cells 208 nz
create_routing_rule 208 nz
load_upf 206 nz
shape_use 206 nz
fix_drc 205 nz
auto_floorplan 204 nz
nqtt_uano 201 nz
flip_chip 200 nz
lib_cell_name 200 nz
open_block 199 nz
open_lib 199 nz
auto_group 198 nz
set_scan_path 198 nz
total_output_net_capacitance 196 nz
set_false_path 195 nz
final_opto 194 nz
set_scan_configuration 194 nz
connect_supply_net 193 nz
set_ref_libs 191 nz
match_full_cell_name 191 nz
size_only 191 nz
write_oasis 190 nz
define_scaling_lib_group 189 nz
check_bufferability 189 nz
distributed_run 189 nz
set_case_analysis 188 nz
set_multicycle_path 188 nz
set_timing_derate 187 nz
rising_edge 187 nz
ii_tdnu 186 nz
mi_n 186 nz
route_eco 184 nz
set_isolation 182 nz
object_type 182 nz
route_detail 181 nz
leakage_power 181 nz
preview_dft 181 nz
an_nau 180 nz
set_port_attributes 179 nz
refine_opt 179 nz
physical_status 178 nz
set_dft_configuration 178 nz
max_fanout 176 nz
set_editability 174 nz
rule_name 174 nz
check_workspace 173 nz
i_niitdn 172 nz
uehtn_n 171 nz
cell_name 170 nz
n_niy 170 nz
get_timing_paths 170 nz
read_oasis 168 nz
lib_pin 168 nz
route_global 167 nz
dit_n 167 nz
check_mv_design 166 nz
create_lib 165 nz
related_power_pin 165 nz
routing_blockage 164 nz
eio_no 163 nz
save_block 162 nz
report_lib 162 nz
internal_node 162 nz
set_input_delay 161 nz
ii_nmno 160 nz
create_rp_group 159 nz
set_voltage 159 nz
initialize_floorplan 159 nz
collection_result_display_limit 159 nz
current_block 158 nz
set_rp_group_options 158 nz
change_selection 158 nz
pin_name 157 nz
synthesize_multisource_clock_subtrees 156 nz
mask_one 155 nz
voltage_areas 155 nz
incomplete_upf 154 nz
set_level_shifter 154 nz
voltage_drop 153 nz
layer_list 152 nz
place_eco_cells 150 nz
eio_ni 150 nz
test_mode 149 nz
uu_nd 149 nz
check_drc_live 148 nz
u_niupn 148 nz
submit_command 147 nz
signoff_fix_drc 146 nz
check_routes 146 nz
mask_two 145 nz
create_supply_net 145 nz
size_cell 145 nz
set_routing_rule 144 nz
set_max_delay 144 nz
rtl_opt 144 nz
topology_plan 144 nz
set_clock_groups 144 nz
port_name 142 nz
inei_niy 142 nz
in_titu 142 nz
max_transition 141 nz
site_def 141 nz
apply_power_model 141 nz
define_dft_design 141 nz
dft_drc 140 nz
set_lib_cell_purpose 139 nz
ref_libs 138 nz
pt_n 138 nz
uu_n 138 nz
dit_niu 138 nz
input_net_transition 138 nz
set_retention 137 nz
rise_from 137 nz
t_nay 136 nz
hu_top 136 nz
initial_opto 135 nz
place_freeze_silicon 135 nz
pba_mode 135 nz
dit_top 135 nz
max_capacitance 134 nz
connect_pg_net 133 nz
post_silicon_debug 133 nz
bounding_box 133 nz
rise_to 133 nz
nxeatut_n 132 nz
pg_current 132 nz
set_dont_touch 131 nz
inuni_n 131 nz
report_clock 131 nz
shape_pattern 130 nz
set_output_delay 129 nz
hdl_library 128 nz
set_clock_gate_latency 128 nz
check_design 128 nz
default_va 128 nz
view_name 128 nz
fall_to 128 nz
next_state 127 nz
design_type 127 nz
tcad_grd_file 127 nz
clock_name 126 nz
pseudo_bump 126 nz
commit_block 125 nz
ad_uoend 125 nz
timing_driven 124 nz
user_defined_options 124 nz
change_names 124 nz
clock_trunk 124 nz
ii_tdn 123 nz
read_parasitics 122 nz
supply_net 122 nz
color_macro 122 nz
netlist_format 122 nz
report_power 121 nz
set_budget_options 121 nz
map_retention_cell 121 nz
hard_macro 120 nz
run_dir 120 nz
shape_blocks 120 nz
hyper_route_opt 119 nz
user_instance_name_prefix 119 nz
error_data 119 nz
report_metal_density 119 nz
place_group_repeaters 119 nz
initial_place 118 nz
filter_collection 118 nz
pt_nu 118 nz
infinuhl_tulauddniu 118 nz
set_design_attributes 117 nz
fall_from 117 nz
poly_template 117 nz
initial_drc 116 nz
net_list 116 nz
net_name 115 nz
create_clock_drivers 115 nz
compute_budget_constraints 115 nz
report_constraint 115 nz
three_state 115 nz
rp_group 114 nz
open_rail_result 113 nz
block_name 113 nz
read_lib 113 nz
define_power_model 113 nz
related_ground_pin 113 nz
test_scan_out 113 nz
net_type 112 nz
get_shapes 112 nz
related_outputs 112 nz
test_scan_in 112 nz
i_niitddno 111 nz
path_type 111 nz
ref_lib 110 nz
data_in 110 nz
psc_type_id 110 nz
report_budget 110 nz
l_tulauddniu 110 nz
set_slm_element 110 nz
create_power_switch 109 nz
lib_cell_list 109 nz
to_list 109 nz
check_routability 108 nz
primary_power 108 nz
set_reference 108 nz
logic_opto 107 nz
enable_ccd 107 nz
fix_mv_design 107 nz
link_design 107 nz
variable_1 107 nz
set_early_data_check_policy 106 nz
x_offset 106 nz
read_lef 106 nz
report_default_significant_digits 106 nz
via_matrix 106 nz
from_list 106 nz
ptc_shell 106 nz
set_clock_balance_points 105 nz
set_disable_timing 105 nz
set_user_units 105 nz
lib_name 105 nz
create_pg_vias 105 nz
topology_node 105 nz
dc_shell 105 nz
set_top_module 104 nz
save_upf 104 nz
pattern_must_join 104 nz
via_ladder 104 nz
set_min_delay 104 nz
parent_block 104 nz
set_scenario_status 103 nz
add_group_repeaters 103 nz
un_niua 103 nz
uiit_ua 103 nz
keep_signal_name 103 nz
check_timing 103 nz
foreach_in_collection 102 nz
y_offset 102 nz
check_hier_design 102 nz
type_list 102 nz
timing_sense 102 nz
clocked_on 101 nz
write_qor_data 101 nz
create_stdcell_fillers 101 nz
set_scan_group 101 nz
voltage_area_shape 101 nz
edit_group 101 nz
todt_tdtua 100 nz
ii_nd 100 nz
create_supply_set 100 nz
power_domain 100 nz
read_db 99 nz
set_repeater_group 99 nz
assign_feedthrough_supply 99 nz
to_object_types 99 nz
port_list 99 nz
host_options 98 nz
check_only 98 nz
set_scope 98 nz
physical_context 98 nz
set_qor_strategy 98 nz
cell_by_cell 98 nz
set_net_estimation_rule 98 nz
create_frame 97 nz
create_multibit 97 nz
extract_model 97 nz
group_name 97 nz
set_boundary_cell 96 nz
read_only 95 nz
report_clock_gating 95 nz
add_buffer 95 nz
on_ni 95 nz
toeatut_n 95 nz
table_name 95 nz
set_individual_pin_constraints 94 nz
saif_map 94 nz
a_reg 94 nz
create_busplans 94 nz
core_area 94 nz
current_instance 94 nz
set_pg_strategy 93 nz
input_signal_level 93 nz
max_paths 92 nz
save_lib 92 nz
index_3 92 nz
tie_cell 91 nz
fix_eco_timing 91 nz
window_type 91 nz
get_app_var 90 nz
create_power_switch_array 90 nz
get_designs 90 nz
state_function 90 nz
index_output 90 nz
test_scan_out_inverted 90 nz
set_driving_cell 89 nz
refresh_via_ladders 89 nz
i_nihnud 89 nz
set_wrapper_configuration 89 nz
topology_edge 89 nz
create_scenario 88 nz
cell_rise 88 nz
get_selection 88 nz
get_libs 87 nz
allow_physical_feedthrough 87 nz
to_uatd 87 nz
operating_conditions 87 nz
corners_file 87 nz
pin_list 87 nz
set_clock_uncertainty 86 nz
set_clock_routing_rules 86 nz
user_route 86 nz
set_boundary_cell_rules 86 nz
uu_nlt 86 nz
lt_n 86 nz
divide_by 86 nz
reset_design 86 nz
from_object_types 86 nz
create_voltage_area 85 nz
report_attributes 85 nz
write_verilog 85 nz
synthesize_multisource_global_clock_trees 85 nz
set_propagated_clock 85 nz
metal_area 85 nz
create_taps 85 nz
write_busplans 85 nz
object_spec 85 nz
final_place 84 nz
initial_map 84 nz
current_lib 84 nz
build_clock 84 nz
name_prefix 84 nz
poly_rects 84 nz
group_path 84 nz
report_exceptions 84 nz
requirement_id 84 nz
remove_attribute 84 nz
set_push_down_object_options 84 nz
eco_netlist 83 nz
set_technology 83 nz
mi_nd 83 nz
read_pin_constraints 83 nz
bus_type 83 nz
setup_rising 83 nz
report_clock_qor 82 nz
set_via_ladder_constraints 82 nz
tech_file 82 nz
master_clock 82 nz
place_io 82 nz
std_cell_area 82 nz
fix_eco_power 82 nz
level_shifter 81 nz
max_routing_layer 81 nz
create_cell 81 nz
compute_dff_connections 81 nz
fall_through 81 nz
signoff_fix_isolated_via 80 nz
create_voltage_area_rule 80 nz
set_clock_gating_check 80 nz
via_rule 80 nz
create_pg_augmentation 80 nz
change_abstract 80 nz
pseudo_bumps 80 nz
exclude_list 80 nz
classify_lib_cell_attributes 79 nz
create_bound 79 nz
create_shields 79 nz
remove_from_rp_group 79 nz
ei_ni 79 nz
check_pin_placement 79 nz
connect_power_switch 79 nz
parent_cell 79 nz
error_signal 79 nz
report_cell 79 nz
switching_group 79 nz
collection_of_nets 79 nz
distance_list 79 nz
num_processes 78 nz
my_design 78 nz
pse_cluster_box_x_size 78 nz
pse_cluster_box_y_size 78 nz
create_power_switch_ring 78 nz
expand_outline 78 nz
annotation_shape 78 nz
input_map 78 nz
define_user_attribute 77 nz
max_detail_route_iterations 77 nz
read_verilog_outline 77 nz
slack_lesser_than 77 nz
optimize_dft 77 nz
set_load 77 nz
bump_region_pattern 77 nz
pseudo_tsv 77 nz
primary_ground 77 nz
rise_through 77 nz
insert_via_ladders 76 nz
work_dir 76 nz
report_early_data_checks 76 nz
read_saif 76 nz
report_transformed_registers 76 nz
black_box 76 nz
get_blocks 76 nz
place_group_repeat 76 nz
exclude_elements 76 nz
write_test 76 nz
set_testability_configuration 76 nz
parent_block_cell 76 nz
top_block 76 nz
through_list 76 nz
set_related_supply_net 75 nz
min_routing_layer 75 nz
set_via_ladder_rules 75 nz
geo_masks 75 nz
via_defs 75 nz
cell_prefix 75 nz
check_netlist 75 nz
blockage_group_id 75 nz
timing_path 75 nz
dynamic_current 75 nz
set_ignored_layers 74 nz
legalize_only 74 nz
synthesize_multisource_clock_taps 74 nz
report_design 74 nz
current_scenario 74 nz
set_bsd_instruction 74 nz
read_ocvm 74 nz
estimate_topology_timing 74 nz
report_qor 73 nz
template_naming_style 73 nz
set_max_transition 73 nz
tree_type 73 nz
get_clock_gates 73 nz
set_constraint_mapping_file 73 nz
change_link 73 nz
t_nu 73 nz
define_test_mode 73 nz
logic_model 73 nz
pin_or_port 73 nz
object_types 73 nz
get_modules 72 nz
create_placement_blockage 72 nz
set_boundary_optimization 72 nz
create_pst 72 nz
inmi_nu 72 nz
run_test_point_analysis 72 nz
explore_logic_hierarchy 72 nz
output_signal_level 72 nz
via_coverage_option_file 72 nz
ccsn_first_stage 72 nz
reference_time 72 nz
add_pst_state 72 nz
skip_cells 72 nz
lexical_device_threshold_voltage 71 nz
set_clock_gating_objects 71 nz
effort_level 71 nz
auto_density_control 71 nz
set_block_to_top_map 71 nz
set_test_point_element 71 nz
freeze_silicon 71 nz
text_layer_map 71 nz
inuia_n 71 nz
topology_group 71 nz
test_scan_in_inverted 71 nz
mask_constraint 70 nz
app_options 70 nz
i_addr 70 nz
check_mask_constraints 70 nz
preserve_sequential 70 nz
related_inputs 70 nz
parallel_execute 69 nz
report_lib_cell_classification_attributes 69 nz
path_group 69 nz
verify_via_ladders 69 nz
read_sdc 69 nz
add_port_state 69 nz
n_uatu 69 nz
use_enhanced_clock_gate_naming_style 69 nz
synthesize_clock_trunks 69 nz
create_secondary_pg_placement_constraints 69 nz
split_multibit 69 nz
sdf_cond 69 nz
variable_2 69 nz
mapping_file 69 nz
eval_checkpoint 68 nz
chain_count 68 nz
replace_fillers_by_rules 68 nz
report_delay_calculation 68 nz
mask_pattern 68 nz
delay_type 68 nz
lc_shell 68 nz
link_library 67 nz
refine_placement 67 nz
set_clock_transition 67 nz
get_lib_pins 67 nz
remove_via_ladder_constraints 67 nz
mask_name 67 nz
library_name 67 nz
pin_guide 67 nz
data_out 67 nz
block_boundary 67 nz
delay_value 67 nz
enable_multibit 66 nz
routing_corridor 66 nz
signoff_report_metal_density 66 nz
wu_nfiim 66 nz
composite_cell 66 nz
report_placement 66 nz
clock_network 66 nz
pin_blockage 66 nz
leakage_current 66 nz
set_hier_config 66 nz
congestion_effort 65 nz
get_layers 65 nz
lexical_cell_prefix_name 65 nz
set_sense 65 nz
group_id 65 nz
identify_multibit 65 nz
create_buffer_trees 65 nz
layer_range 65 nz
assemble_dft 65 nz
simultaneous_multi_corner 65 nz
test_scan_clock_a 65 nz
set_size_only 64 nz
lm_shell 64 nz
set_multisource_clock_subtree_options 64 nz
get_vias 64 nz
compile_boundary_cells 64 nz
signoff_create_pg_augmentation 64 nz
site_array 64 nz
input_ccb 64 nz
to_lib_cells 64 nz
save_session 64 nz
set_block_pin_constraints 63 nz
my_lib 63 nz
set_switching_activity 63 nz
enable_power 63 nz
open_drc_error_data 63 nz
anchor_corner 63 nz
allow_non_rp_cells 63 nz
all_blocks 63 nz
l_uatn 63 nz
inent_ni 63 nz
tul_tulauddni 63 nz
mi_nbitodu 63 nz
shape_type 63 nz
placement_blockage 63 nz
create_topology_edge 63 nz
pop_up_objects 63 nz
tech_lib 62 nz
supply_nets 62 nz
l_ia 62 nz
inuni_u 62 nz
top_lib 62 nz
pocvm_enable_analysis 62 nz
pg_function 62 nz
no_mask 62 nz
include_list 62 nz
insert_buffer 62 nz
output_file 62 nz
fanout_latency 61 nz
report_clock_timing 61 nz
site_row 61 nz
repeater_distance 61 nz
ii_top 61 nz
user_default 61 nz
drc_error_data 61 nz
poly_rect 61 nz
power_level 61 nz
get_statements 61 nz
set_target_library_subset 60 nz
lexical_drive1_name 60 nz
optimize_icgs 60 nz
update_during_route 60 nz
instance_name 60 nz
set_rail_scenario 60 nz
whnon_ni 60 nz
dnit_n 60 nz
max_length 60 nz
advanced_bump_rules 60 nz
data_out_reg 60 nz
power_down_function 60 nz
via_coverage 60 nz
lu_table_template 60 nz
test_scan_clock_b 60 nz
pattern_name 60 nz
mask_three 59 nz
analysis_type 59 nz
max_layer 59 nz
driver_supply 59 nz
set_isolation_control 59 nz
top_level 59 nz
report_pst 59 nz
pg_pins 59 nz
ccsn_last_stage 59 nz
link_path 59 nz
reference_names 59 nz
write_hier_data 59 nz
get_current_checkpoint 58 nz
set_max_capacitance 58 nz
set_clock_tree_options 58 nz
synthesize_regular_multisource_clock_trees 58 nz
submit_protocol 58 nz
write_changes 58 nz
ualfiil_tulauddni 58 nz
cond_mat 58 nz
diel_mat 58 nz
loop_variables 58 nz
implementation_script 58 nz
remove_blocks 58 nz
is_pad 58 nz
placement_attraction 58 nz
connect_net 58 nz
block_action 58 nz
output_ccb 58 nz
set_dont_touch_network 57 nz
set_ideal_network 57 nz
set_self_gating_options 57 nz
self_gating 57 nz
clock_path 57 nz
report_rp_groups 57 nz
directory_name 57 nz
group_libs 57 nz
change_view 57 nz
layer_type 57 nz
fanout_load 57 nz
report_clocks 57 nz
soft_macro 57 nz
via_master 57 nz
write_script 56 nz
virtual_flat 56 nz
type_name 56 nz
lib_cell_input 56 nz
lib_cell_output 56 nz
u_nitaip 56 nz
i_niuaa 56 nz
layer_name1 56 nz
input_voltage 56 nz
net_estimation_rule 56 nz
set_bsd_configuration 56 nz
hold_rising 56 nz
enable_advanced_legalizer 55 nz
report_cells 55 nz
report_mv_path 55 nz
route_clock 55 nz
write_sdc 55 nz
lib_pins 55 nz
routing_guide 55 nz
si_enable_analysis 55 nz
optimize_layers 55 nz
ei_nind 55 nz
dc_compatibility 55 nz
pins_or_ports 55 nz
driver_objects 54 nz
detail_route 54 nz
fix_isolated_via 54 nz
to_ikn 54 nz
ad_tuii 54 nz
define_proc_attributes 54 nz
retention_equivalent 54 nz
optimize_topology_plans 54 nz
routing_layer 54 nz
gui_create_category_rule 54 nz
top_action 54 nz
advanced_layer_access_check 53 nz
set_self_gating_objects 53 nz
set_annotated_delay 53 nz
sizeof_collection 53 nz
remove_via_ladders 53 nz
timing_preserve_setup_slack_threshold 53 nz
auto_eco 53 nz
eiouni_u 53 nz
ii_nu 53 nz
enable_color_shifting 53 nz
derive_placement_blockages 53 nz
set_clock_sense 53 nz
report_net 53 nz
data_type 53 nz
gui_create_window 53 nz
blk_a 53 nz
power_domains 52 nz
geo_mask 52 nz
remove_attributes 52 nz
allow_pin_connection 52 nz
balance_points 52 nz
compare_qor_data 52 nz
flip_chip_pad 52 nz
physical_only 52 nz
replacement_rule 52 nz
get_rp_groups 52 nz
itn_n 52 nz
shadow_status 52 nz
scale_factor 52 nz
positive_unate 52 nz
merge_abstract 52 nz
pin_names 52 nz
test_scan_enable 52 nz
report_global_timing 52 nz
run_library_analysis 51 nz
associate_mv_cells 51 nz
get_via_rules 51 nz
set_register_replication 51 nz
optimize_boundary_timing 51 nz
enable_multisource_clock_trees 51 nz
scenario_name 51 nz
pd_top 51 nz
read_ndm 51 nz
strip_path 51 nz
layer_name2 51 nz
ft_n 51 nz
write_shadow_eco 51 nz
analyze_mv_feasibility 51 nz
set_auto_partition_constraints 51 nz
include_elements 51 nz
uncommit_block 51 nz
create_topology_plan 51 nz
selected_corners 51 nz
min_pulse_width 51 nz
ram_addr 51 nz
bump_regions 51 nz
i_orca_top 51 nz
run_block_script 50 nz
verilog_extensions 50 nz
max_density 50 nz
enable_pin_color_alignment_check 50 nz
optimize_ndr 50 nz
create_routing_guide 50 nz
map_to_mux 50 nz
create_test_protocol 50 nz
set_multisource_clock_tap_options 50 nz
read_design_views 50 nz
create_wire_matching 50 nz
map_file 50 nz
enable_missing_voltage_area 50 nz
anu_n 50 nz
pg_routing 50 nz
create_bump_array 50 nz
set_latency_budget_constraints 50 nz
route_busplans 50 nz
auto_buffer_channels 50 nz
pl_tuu 50 nz
report_floorplan_rules 50 nz
pad_cell 50 nz
constraint_type 50 nz
memory_read 50 nz
create_pin_constraint 50 nz
power_extract 50 nz
shape_list 50 nz
geometric_objects 50 nz
exclude_cells 49 nz
place_hard_macros 49 nz
guard_band 49 nz
get_flat_cells 49 nz
write_test_protocol 49 nz
report_logic_levels 49 nz
out_reg 49 nz
compute_clock_latency 49 nz
set_regular_multisource_clock_tree_options 49 nz
merge_stream_files 49 nz
eco_cell 49 nz
i_niwit 49 nz
dit_nu 49 nz
i_niitdnu 49 nz
ignore_uncolored_shapes 49 nz
port_input_threshold_fall 49 nz
port_slew_lower_threshold_rise 49 nz
port_slew_lower_threshold_fall 49 nz
port_slew_upper_threshold_rise 49 nz
port_slew_upper_threshold_fall 49 nz
port_input_threshold_rise 49 nz
group_cells 49 nz
mode_name 49 nz
stub_chain 49 nz
set_operating_conditions 49 nz
memory_write 49 nz
set_msg 49 nz
rail_connection 49 nz
group_list 49 nz
set_clock_gate_style 48 nz
blocked_percentage 48 nz
commit_workspace 48 nz
set_clock_gate_transformations 48 nz
is_default 48 nz
drc_error 48 nz
total_diode_protection 48 nz
excluded_coordinates 48 nz
select_layers 48 nz
create_rail_scenario 48 nz
gui_start 48 nz
map_freeze_silicon 48 nz
high_fanout_net_threshold 48 nz
write_lef 48 nz
supply_expr 48 nz
always_on 48 nz
port_output_threshold_rise 48 nz
port_output_threshold_fall 48 nz
to_block 48 nz
temperature_sensitivity 48 nz
operating_temperature 48 nz
scaled_cell 48 nz
curve_y 48 nz
dir_name 48 nz
remove_buffers 47 nz
report_power_domains 47 nz
set_power_clock_scaling 47 nz
port_type 47 nz
tap_distance 47 nz
std_cell 47 nz
l_ui 47 nz
set_query_rules 47 nz
std_logic 47 nz
ud_uoen 47 nz
report_ocvm 47 nz
from_clock 47 nz
to_clock 47 nz
correction_signal 47 nz
set_pin_budget_constraints 47 nz
reference_name 47 nz
set_bundle_pin_constraints 47 nz
create_topology_node 47 nz
driver_type 47 nz
min_period 47 nz
propagating_ccb 47 nz
pg_to_voltage_map 47 nz
receiver_supply 47 nz
pseudo_tsv_def 47 nz
netlist_tail_comments 47 nz
edit_module 47 nz
window_id 47 nz
report_analysis_coverage 47 nz
template_separator_style 46 nz
min_capacitance 46 nz
get_placement_blockages 46 nz
create_placement_attraction 46 nz
enable_irap 46 nz
reuse_existing_global_route 46 nz
read_test_model 46 nz
add_spare_cells 46 nz
eco_opt 46 nz
repeater_groups 46 nz
l_tulauddnileiou 46 nz
set_data_check 46 nz
merge_clock_gates 46 nz
uu_nlbaiek 46 nz
u_itdu 46 nz
write_testbench 46 nz
inent_n 46 nz
composite_cells 46 nz
get_app_option 46 nz
set_pvt_configuration 46 nz
is_shadow 46 nz
min_layer 46 nz
number_of_masks 46 nz
routing_rule 46 nz
all_clocks 46 nz
slope_rise 46 nz
slope_fall 46 nz
cell_fall 46 nz
va_parameters 46 nz
pseudo_tsvs 46 nz
rule_list 46 nz
tech_object 46 nz
safety_register_group 46 nz
fix_eco_drc 46 nz
crc_tranx 46 nz
create_environment 45 nz
my_des 45 nz
create_keepout_margin 45 nz
add_to_collection 45 nz
get_drc_errors 45 nz
x_pitch 45 nz
define_antenna_rule 45 nz
icv_home_dir 45 nz
create_bundle 45 nz
switching_activity 45 nz
error_info 45 nz
respect_voltage_areas 45 nz
l_tulauddnilitanu 45 nz
i_nifaiw 45 nz
pipeline_fanout_limit 45 nz
set_scan_compression_configuration 45 nz
row_pattern 45 nz
create_bond_pad_array 45 nz
analyze_paths 45 nz
create_bump_region 45 nz
corner_name 45 nz
acs_read_hdl 45 nz
report_topology_plans 45 nz
va_values 45 nz
module_name 45 nz
set_repeater 45 nz
eco_mode 45 nz
domain_name 45 nz
o_reg1 45 nz
window_name 45 nz
blk_b 45 nz
same_mask 44 nz
routing_direction 44 nz
vhdl_extensions 44 nz
set_isolate_ports 44 nz
set_via_ladder_candidate 44 nz
create_routing_corridor 44 nz
y_pitch 44 nz
gate_area 44 nz
net_prefix 44 nz
toggle_rate 44 nz
wut_nd 44 nz
derive_programmable_spare_cell_mapping_rules 44 nz
set_retention_control 44 nz
ehnekli_litanu 44 nz
auto_create_blockages 44 nz
anchor_object 44 nz
cell_type 44 nz
default_operating_conditions 44 nz
cell_a 44 nz
create_supply_port 44 nz
from_lib_cells 44 nz
set_eco_options 44 nz
lib_1 44 nz
version_reg 44 nz
define_name_rules 44 nz
get_lib 44 nz
coordinate_list 44 nz
shape_patterns 44 nz
write_context 44 nz
hostif_0 44 nz
create_tap_cells 43 nz
set_libcell_subset 43 nz
template_parameter_style 43 nz
reset_upf 43 nz
set_multibit_options 43 nz
output_dir 43 nz
cut_layer 43 nz
add_redundant_vias 43 nz
of_object 43 nz
is_hierarchical 43 nz
top_design 43 nz
inmi_nl_tulauddnileiou 43 nz
target_type 43 nz
target_value 43 nz
estimate_clock_gate_latency 43 nz
eio_nipnoen 43 nz
eio_niutio 43 nz
nlm_lenaau 43 nz
composite_cell_ratio 43 nz
color_shift_layers 43 nz
commit_pseudo_bumps 43 nz
auto_create_blockage_channel_heights 43 nz
auto_create_blockage_channel_widths 43 nz
signoff_check_live_drc 43 nz
report_scenarios 43 nz
io_guide 43 nz
split_pins 43 nz
seal_ring 43 nz
remove_clock_groups 43 nz
report_port 43 nz
set_slm_stitching_strategy 43 nz
power_rail 43 nz
min_input_switching_count 43 nz
max_input_switching_count 43 nz
module_list 43 nz
star_cmd 43 nz
full_on 43 nz
topology_plan_list 43 nz
remote_execute 43 nz
sms_scenarios 43 nz
get_early_data_check_records 42 nz
get_voltage_areas 42 nz
set_placement_spacing_rule 42 nz
pin_color_alignment_layers 42 nz
eliminate_verilog_assign 42 nz
total_power 42 nz
power_integrity 42 nz
enable_source 42 nz
create_via_def 42 nz
config_file 42 nz
connect_within_metal 42 nz
error_view 42 nz
diode_mode 42 nz
get_bundles 42 nz
legalize_rp_groups 42 nz
auto_clock 42 nz
l_tulauddniuleimmuod 42 nz
u_itdnd 42 nz
nl_nitaip 42 nz
lexical_circuit_layout_variant_1 42 nz
set_view_switch_list 42 nz
power_switch 42 nz
create_shaping_constraint 42 nz
tmp_dir_path 42 nz
read_parasitic_tech 42 nz
route_rdl_flip_chip 42 nz
set_dft_location 42 nz
derive_3d_interface 42 nz
logically_exclusive 42 nz
var_list 42 nz
read_always 42 nz
power_supply 42 nz
stage_type 42 nz
report_noise 42 nz
mult_26 42 nz
my_design_dppinassgn 42 nz
set_lib_cell_naming_convention 41 nz
report_voltage_areas 41 nz
allow_logical_feedthrough 41 nz
inst_1 41 nz
set_placement_spacing_label 41 nz
pin_density_aware 41 nz
select_op 41 nz
trial_clock_tree 41 nz
enable_level_expansion 41 nz
max_number_of_levels 41 nz
sort_by 41 nz
fill_cell 41 nz
add_blocks 41 nz
set_missing_via_check_options 41 nz
in_ni 41 nz
lib_cell_pin_connect 41 nz
lexical_cell_height 41 nz
core_offset 41 nz
create_auto_pin_blockages 41 nz
high_fanout_net_pin_capacitance 41 nz
clock_gating_integrated_cell 41 nz
input_delay 41 nz
create_corner 41 nz
max_delay 41 nz
phys_library 41 nz
reset_paths 41 nz
rise_from_list 41 nz
fall_from_list 41 nz
rise_to_list 41 nz
fall_to_list 41 nz
rise_through_list 41 nz
fall_through_list 41 nz
plot_name 41 nz
write_spice_deck 41 nz
get_checkpoint_data 40 nz
define_libcell_subset 40 nz
boundary_optimization 40 nz
enable_via_ladder_insertion 40 nz
num_copies 40 nz
enable_multibit_pm_cells 40 nz
check_error 40 nz
set_clock_gating_tree_options 40 nz
fishbone_vertical_bias_spacing 40 nz
histogram_type 40 nz
create_routing_blockage 40 nz
reference_rule_name 40 nz
define_antenna_layer_rule 40 nz
create_length_limit 40 nz
estimated_corner 40 nz
set_pt_options 40 nz
record_signoff_eco_changes 40 nz
black_box_all_except 40 nz
local_output_dir 40 nz
lexical_device_type 40 nz
lexical_electrical_slew_opt_variant 40 nz
lexical_electrical_symmetry_variant 40 nz
set_boundary_budget_constraints 40 nz
reserved_channel_threshold 40 nz
late_routing 40 nz
all_inputs 40 nz
get_switching_activity 40 nz
write_parasitics 40 nz
object_id 40 nz
net_bus 40 nz
net_delay 40 nz
suppress_message 40 nz
disconnect_net 40 nz
force_01 40 nz
physical_model 40 nz
input_pins 40 nz
test_scan_enable_inverted 40 nz
applies_to 40 nz
write_lib 40 nz
report_ports 40 nz
restore_session 40 nz
update_noise 40 nz
supply_group 40 nz
tcl_error 39 nz
sverilog_extensions 39 nz
enable_advanced_prerouted_net_check 39 nz
set_fanin_sequential_clock_gating_objects 39 nz
set_input_transition 39 nz
balance_clock_groups 39 nz
fishbone_horizontal_bias_spacing 39 nz
create_via_rule 39 nz
auto_stagger 39 nz
shield_route 39 nz
net_types 39 nz
check_lvs 39 nz
snap_to_site_row 39 nz
list_only 39 nz
track_fill 39 nz
corner_type 39 nz
clock_gating_user_setting_only 39 nz
delay_calc_waveform_analysis_mode 39 nz
label_name 39 nz
set_programmable_spare_cell_mapping_rule 39 nz
pin_port_list 39 nz
cell_collection 39 nz
report_repeater_groups 39 nz
dt_tdnd 39 nz
cg_cell_naming_style 39 nz
inmi_top 39 nz
nout_n 39 nz
uu_top 39 nz
check_mask_constraints_exclude_layers 39 nz
port_names 39 nz
module_name_limit 39 nz
lexical_electrical_delay_opt_variant 39 nz
lexical_electrical_setup_opt_variant 39 nz
from_pin 39 nz
fix_floorplan_rules 39 nz
is_derived 39 nz
place_macro_ml 39 nz
create_group 39 nz
color_macro_pins 39 nz
min_spacing 39 nz
lib_timing_arc 39 nz
all_outputs 39 nz
get_clock 39 nz
all_dft 39 nz
report_design_mismatch 39 nz
bit_width 39 nz
rise_constraint 39 nz
output_current_rise 39 nz
set_pg_via_master_rule 39 nz
same_layer 39 nz
nets_in_file 39 nz
write_sdf 39 nz
all_violators 39 nz
associate_checkpoint_action 38 nz
analyze_lib_pin 38 nz
set_ungroup 38 nz
set_clock_gating_options 38 nz
report_only 38 nz
nextstate_type 38 nz
scan_enable 38 nz
enable_multibit_debanking 38 nz
analyze_subcircuit 38 nz
connect_within_metal_for_via_ladder 38 nz
max_diode_protection 38 nz
max_constraint_length 38 nz
area_fill 38 nz
create_net_shielding 38 nz
report_rail_result 38 nz
eco_change_status 38 nz
array_size 38 nz
boundary_type 38 nz
set_temperature 38 nz
uu_nu 38 nz
des_unit 38 nz
purpose_number 38 nz
write_workspace 38 nz
lexical_cell_tile_width 38 nz
lexical_circuit_clockgate 38 nz
lexical_circuit_device_sizing_variant 38 nz
lexical_circuit_eco 38 nz
lexical_circuit_layout_density_variant 38 nz
lexical_circuit_layout_variant_2 38 nz
lexical_circuit_multibit 38 nz
lexical_circuit_topology_variant 38 nz
lexical_device_channel_length 38 nz
lexical_electrical_hold_opt_variant 38 nz
lexical_electrical_property_variant 38 nz
lexical_electrical_timing_arc_variant 38 nz
lexical_well_substrate_bias_architecture 38 nz
ehneklm_ldnutpo 38 nz
clock_gate_latency_aware 38 nz
floorplan_rule 38 nz
upc_blk 38 nz
copy_block 38 nz
read_tech_file 38 nz
reopen_block 38 nz
shaping_constraint 38 nz
create_ems_rule 38 nz
fall_transition 38 nz
receiver_capacitance 38 nz
pull_up 38 nz
rise_transition 38 nz
retention_equivalent_cell 38 nz
read_db_lib_warnings 38 nz
topology_edges 38 nz
topology_plans 38 nz
fs_extract_nets 38 nz
clock_gating 38 nz
full_clock_expanded 38 nz
host_option_name 38 nz
sh_continue_on_error 37 nz
global_route_based 37 nz
exclude_extensions 37 nz
default_rule 37 nz
report_mv_lib_cells 37 nz
enable_prerouted_net_check 37 nz
set_extraction_options 37 nz
mux_op 37 nz
get_corners 37 nz
query_qor_snapshot 37 nz
physically_aware 37 nz
freeze_layer_by_layer_name 37 nz
crosstalk_driven 37 nz
report_shields 37 nz
max_errors_per_rule 37 nz
promote_clock_data 37 nz
create_ems_database 37 nz
extra_gsr_option_file 37 nz
ubbin_tu 37 nz
ei_niu 37 nz
blackbox_modules 37 nz
power_model_library 37 nz
power_model_search_path 37 nz
get_power_domains 37 nz
ibuni_nd 37 nz
congestion_analysis_effort 37 nz
assign_3d_interchip_nets 37 nz
ignore_drc 37 nz
create_grid 37 nz
aocvm_enable_analysis 37 nz
map_isolation_cell 37 nz
annotation_point 37 nz
via_regions 37 nz
report_clock_gate_latency 37 nz
default_partition 37 nz
block_all 37 nz
input_transition_time 37 nz
err_temp 37 nz
generated_clock 37 nz
safety_register_rule 37 nz
read_test_protocol 37 nz
reference_direction 37 nz
fs_1 37 nz
port_pin_list 37 nz
io_guide_list 37 nz
attribute_name 37 nz
icc_default 37 nz
pin_slack 37 nz
set_voltage_area 36 nz
dynamic_power 36 nz
create_qor_snapshot 36 nz
clock_gate 36 nz
enable_full_mv_support 36 nz
tap_boxes 36 nz
set_annotated_transition 36 nz
ignore_routing_shape_drcs 36 nz
check_consistency_settings 36 nz
report_congestion 36 nz
compile_targeted_boundary_cells 36 nz
sort_collection 36 nz
read_layout_views 36 nz
min_width 36 nz
inqttindl_uatn 36 nz
inuni_nu 36 nz
session_scale_factor 36 nz
merge_stream 36 nz
exclude_design_filters 36 nz
include_design_filters 36 nz
zlan_na 36 nz
check_pg_connectivity 36 nz
inmi_nl_tulauddniu 36 nz
nn_ni 36 nz
signoff_check_design 36 nz
connect_logic_net 36 nz
apply_app_options_to_insert_via_ladders_command 36 nz
set_drive 36 nz
get_supply_nets 36 nz
create_anchor 36 nz
open_count 36 nz
get_budgets 36 nz
create_3d_mirror_bumps 36 nz
add_delay 36 nz
bc_1 36 nz
report_tracks 36 nz
define_group 36 nz
variable_1_range 36 nz
new_name 36 nz
duplicate_logic 36 nz
couple_to_ground 36 nz
clock_fall 36 nz
set_port_configuration 36 nz
offset_ranges 36 nz
block_inst 36 nz
hier_enable_analysis 36 nz
close_lib 35 nz
set_macro_constraints 35 nz
set_freeze_ports 35 nz
pin_cost_aware 35 nz
create_workspace 35 nz
threshold_voltage_group 35 nz
set_qor_data_options 35 nz
enable_local_skew 35 nz
max_total_wire_delay 35 nz
well_tap 35 nz
save_layout_views 35 nz
report_editability 35 nz
set_hierarchy_options 35 nz
lef_files 35 nz
exclude_layers 35 nz
port_type_map 35 nz
must_join_group 35 nz
num_jobs 35 nz
cong_restruct_strategy 35 nz
macros_on_edge 35 nz
pin_range 35 nz
bias_top_layer_to_samenet_connection 35 nz
early_routing 35 nz
layer_map 35 nz
map_retention_clamp_cell 35 nz
base_name 35 nz
is_fixed 35 nz
file_line_info 35 nz
negative_unate 35 nz
output_delay 35 nz
routing_corridor_shape 35 nz
create_mode 35 nz
create_net 35 nz
bc_2 35 nz
set_autofix_configuration 35 nz
netlist_type 35 nz
wire_load 35 nz
clocked_on_also 35 nz
retention_pin 35 nz
test_clock 35 nz
get_bump_regions 35 nz
report_switching_activity 35 nz
width_list 35 nz
analyze_design 35 nz
define_hdl_library 34 nz
add_to_bound 34 nz
set_cell_location 34 nz
analyze_lib_cell_placement 34 nz
enable_dps 34 nz
fanin_sequential 34 nz
remove_shapes 34 nz
get_drc_error_data 34 nz
flip_chip_driver 34 nz
get_object_name 34 nz
allow_non_rp_cells_on_blockages 34 nz
rail_database 34 nz
layer_number 34 nz
supply_net_name 34 nz
report_hot_spots 34 nz
buffer_lib_cell 34 nz
lan_na 34 nz
no_tiiomno 34 nz
write_bsdl 34 nz
un_nit 34 nz
library_developer_mode 34 nz
macro_0 34 nz
get_site_rows 34 nz
remove_case_analysis 34 nz
remove_lib_cell_family 34 nz
report_crpr 34 nz
disable_timing 34 nz
curved_poly_rect 34 nz
output_voltage 34 nz
switch_function 34 nz
falling_edge 34 nz
set_message_info 34 nz
hookup_pin 34 nz
get_topology_plans 34 nz
fusion_lib 34 nz
pull_down 34 nz
backup_power 34 nz
device_layer 34 nz
intrinsic_parasitic 34 nz
test_scan_clock 34 nz
list_licenses 34 nz
translate_retain_bulk_layers 34 nz
string_list 34 nz
record_name 34 nz
via_rule_spec 34 nz
id_list 34 nz
margin_list 34 nz
report_library_analysis 33 nz
set_auto_floorplan_constraints 33 nz
set_fix_multiple_port_nets 33 nz
report_activity 33 nz
static_probability 33 nz
set_register_merging 33 nz
remove_unloaded_registers 33 nz
report_multibit 33 nz
set_latency_adjustment_options 33 nz
ignore_ports_for_boundary_identification 33 nz
strictly_honor_cut_table 33 nz
shift_vias_on_transition_layers 33 nz
create_shape 33 nz
derive_perimeter_constraint_objects 33 nz
min_layer_name 33 nz
max_layer_name 33 nz
spacing_weight_levels 33 nz
end_cap 33 nz
min_value 33 nz
generate_file 33 nz
get_taps 33 nz
set_process_label 33 nz
to_iknd 33 nz
clock_aware_placement 33 nz
rtl_shell 33 nz
infer_mux 33 nz
write_crosstool_wrappers 33 nz
report_cell_pin_access 33 nz
num_cells_per_run 33 nz
tuldnit_nd 33 nz
via_cut 33 nz
reg_blk 33 nz
my_signoff_run 33 nz
create_pg_composite_pattern 33 nz
map_power_switch 33 nz
report_net_estimation_rules 33 nz
in_edit_group 33 nz
matching_type 33 nz
max_rise 33 nz
physically_exclusive 33 nz
reset_timing_derate 33 nz
site_rows 33 nz
pg_strategy 33 nz
gate_leakage 33 nz
wire_load_from_area 33 nz
three_state_disable 33 nz
mode_value 33 nz
base_curves 33 nz
map_level_shifter_cell 33 nz
num_cores 33 nz
get_timing_arcs 33 nz
set_bsd_data_cell 33 nz
create_block_pin_constraint 33 nz
gui_get_current_window 33 nz
value_list 33 nz
on_edge 33 nz
bucket_identifier 33 nz
create_checkpoint_report 32 nz
lvt_lib 32 nz
create_libset 32 nz
read_name_map 32 nz
resolve_pg_nets 32 nz
consider_for_balancing 32 nz
row_number 32 nz
relax_pin_layer_metal_spacing_rules 32 nz
allow_patching 32 nz
user_debug 32 nz
get_edit_groups 32 nz
is_secondary_pg 32 nz
remove_redundant_shapes 32 nz
target_objects 32 nz
antenna_ratio 32 nz
equi_gate_area 32 nz
layer_map_file 32 nz
bottom_left 32 nz
redhawk_script_file 32 nz
redhawk_path 32 nz
ni_ua 32 nz
u_itdl 32 nz
create_trunk 32 nz
uu_nlatb 32 nz
o_dout 32 nz
read_file 32 nz
data_type1 32 nz
data_type2 32 nz
auto_generate_blockages 32 nz
allow_samenet_intersection 32 nz
same_as_global 32 nz
via_ladder_top_layer_overrides_net_min_layer 32 nz
wut_nu 32 nz
report_power_domain 32 nz
y_step 32 nz
site_name 32 nz
keep_pins_together 32 nz
off_edge 32 nz
port_bus 32 nz
report_attribute 32 nz
report_nets 32 nz
ns_per_mm 32 nz
base_type 32 nz
wire_load_selection 32 nz
nominal_va_values 32 nz
output_switching_condition 32 nz
safety_error_code_group 32 nz
safety_core_groups 32 nz
calibre_runset 32 nz
vhdlout_single_bit 32 nz
state_name 32 nz
slack_value 32 nz
collection_of_objects 32 nz
rp_group_list 32 nz
libset_name_string 32 nz
tag_name 32 nz
step_n 32 nz
name_value_list 32 nz
characterize_context 32 nz
create_checkpoint_action 31 nz
set_implementation 31 nz
core_utilization 31 nz
get_bounds 31 nz
all_fanout 31 nz
set_indesign_primepower_options 31 nz
capture_qor_data 31 nz
set_fanin_sequential_clock_gating_options 31 nz
substring_list_for_dft_wrapper_dont_rename_icgs 31 nz
create_clock_straps 31 nz
subtree_merge_cell_name_prefix 31 nz
subtree_merge_cell_name_suffix 31 nz
pattern_must_join_over_pin_layer 31 nz
pattern_must_join_max_number_stagger_tracks 31 nz
update_pattern_must_join_during_route 31 nz
allow_default_rule_nets_via_ladder_lower_layer_connection 31 nz
select_rules 31 nz
fix_density_errors 31 nz
disable_clock_gating_checks 31 nz
set_cell_mode 31 nz
lib_files 31 nz
enable_new_rail_scenario 31 nz
get_lib_cell 31 nz
not_spare_cell_aware 31 nz
no_spare_cell_swapping 31 nz
n_noay 31 nz
macro_seed_offset_strategy 31 nz
cell_footprint 31 nz
mi_top 31 nz
generate_dft 31 nz
pg_via_arrays 31 nz
inuia_top 31 nz
false_path 31 nz
signal_routing 31 nz
all_full_budgets 31 nz
run_block_compile_pg 31 nz
check_pg_missing_vias 31 nz
global_planning 31 nz
create_shaping_channel 31 nz
generate_track_width_by_layer_name 31 nz
ignore_min_max_layer_constraints 31 nz
allow_ndr_nets_via_ladder_lower_layer_connection 31 nz
power_profile 31 nz
disable_case_analysis 31 nz
set_multi_input_switching_coefficient 31 nz
create_pg_strap 31 nz
generate_upf_strategies 31 nz
report_min_pulse_width 31 nz
set_clock_exclusivity 31 nz
annotation_points 31 nz
from_block 31 nz
max_cap 31 nz
shape_layers 31 nz
clk_0003 31 nz
application_fixed 31 nz
test_setup 31 nz
set_floorplan_spacing_rules 31 nz
always_comb 31 nz
variable_3 31 nz
is_inverting 31 nz
typical_capacitances 31 nz
curve_x 31 nz
set_domain_supply_net 31 nz
fs_boundary_box 31 nz
pos_object_list 31 nz
from_object 31 nz
my_table 31 nz
get_sms_scenarios 31 nz
associate_checkpoint_report 30 nz
family_name 30 nz
get_voltage_area_shapes 30 nz
set_min_capacitance 30 nz
current_mode 30 nz
net_min_layer_mode 30 nz
max_prepone 30 nz
check_clock_trees 30 nz
fishbone_bias_threshold 30 nz
get_drc_error_types 30 nz
auto_eco_threshold_value 30 nz
rp_location 30 nz
enable_clock_to_data_analysis 30 nz
latency_targets 30 nz
effective_voltage_drop 30 nz
eco_freeze_silicon_mode 30 nz
spread_spare_cells 30 nz
eco_net 30 nz
first_distance 30 nz
create_repeater_groups 30 nz
driver_group_id 30 nz
in_tituay 30 nz
half_node_scale_factor 30 nz
set_pipeline_scan_enable_configuration 30 nz
amount_of_repeaters 30 nz
get_cell 30 nz
control_signal 30 nz
enable_special_snapping 30 nz
create_site_array 30 nz
gui_default_window_type 30 nz
always_ff 30 nz
lexical_library_prefix_name 30 nz
aa_slave 30 nz
infer_supply_from_pg_net 30 nz
pd_macro_top 30 nz
eio_nipn 30 nz
uekl_tulknn 30 nz
l_tulu 30 nz
pnoniual_tulu 30 nz
utindl_tulu 30 nz
fitil_tulinptiolfiibtddnolmn 30 nz
ndl_tulu 30 nz
l_tulitanu 30 nz
l_tulinptio 30 nz
hinnl_tulinptiolfiibtddno 30 nz
ndr_mode 30 nz
check_shapes 30 nz
report_power_calculation 30 nz
set_svf 30 nz
dependent_object 30 nz
budget_pin_data 30 nz
cell_array_pattern 30 nz
design_rule 30 nz
switch_cell_type 30 nz
routing_layers 30 nz
current_corner 30 nz
report_timing_derate 30 nz
min_delay 30 nz
ieee_1687 30 nz
pg_setting_value 30 nz
routing_track 30 nz
rise_power 30 nz
fall_power 30 nz
em_max_toggle_rate 30 nz
output_voltage_rise 30 nz
pin_name_map 30 nz
cell_1 30 nz
set_dft_isolation 30 nz
exclude_supply 30 nz
report_utilization 30 nz
set_ideal_latency 30 nz
set_ideal_transition 30 nz
insert_scan 30 nz
file_list 30 nz
get_edit_setting 30 nz
get_groups 30 nz
set_snap_setting 30 nz
new_02 30 nz
select_off 30 nz
via_master_list 30 nz
class_name 30 nz
analyze_lib_cell 29 nz
find_objects 29 nz
enable_enhanced_soft_blockages 29 nz
preserve_pin_names 29 nz
is_em_via_ladder_required 29 nz
report_routing_rules 29 nz
net_max_layer_mode 29 nz
enable_dft_wrapper_cell_support 29 nz
report_disable_timing 29 nz
list_of_cells 29 nz
set_clock_cell_spacing 29 nz
min_path_resistance 29 nz
fishbone_bias_window 29 nz
cut_pattern 29 nz
report_all_via_ladders 29 nz
use_wide_wire_to_macro_pin 29 nz
new_cell_names 29 nz
force_max_number_iterations 29 nz
library_cell_name 29 nz
add_via_mapping 29 nz
remove_stdcell_fillers_with_violation 29 nz
mask_four 29 nz
report_constraint_groups 29 nz
distance_to_net_pin 29 nz
num_rows 29 nz
enable_preset_clear_arcs 29 nz
pad_files 29 nz
check_pt_qor 29 nz
nifiimuoenl_tulauddnilt 29 nz
ei_niupn 29 nz
powershape_clocks 29 nz
powershape_exclude_clocks 29 nz
global_route_opt 29 nz
fix_hard_macros 29 nz
physically_aware_estimate_timing 29 nz
test_bsd_make_private_instructions_public 29 nz
remove_buffer 29 nz
write_3dblox 29 nz
ignore_uncolored_shapes_exclude_layers 29 nz
dont_chain 29 nz
macro_1 29 nz
route_pg 29 nz
pnet_aware_density 29 nz
check_floorplan_rules 29 nz
auto_pin_blockages_width 29 nz
new_port_name_tag 29 nz
allow_neighbor_ripup_in_dense_area 29 nz
check_drcs_on_existing_via_ladders 29 nz
connect_within_metal_for_em_via_ladder 29 nz
connect_within_pin_mode 29 nz
allow_feedthroughs 29 nz
metal_profile 29 nz
create_nets_for_floating_pins_pattern_must_join_via_ladder 29 nz
get_related_supply_nets 29 nz
enable_em_to_performance_via_ladder_update 29 nz
set_skew_macros 29 nz
x_step 29 nz
to_pin 29 nz
set_supernet_exceptions 29 nz
tap_mapping 29 nz
max_fall 29 nz
retention_cell 29 nz
bond_pad 29 nz
remove_clock 29 nz
get_port 29 nz
create_track 29 nz
connect_to 29 nz
active_state 29 nz
report_dft 29 nz
read_dft_spec 29 nz
get_topology_edges 29 nz
set_wire_load_model 29 nz
fall_constraint 29 nz
related_output_pin 29 nz
required_condition 29 nz
max_trans 29 nz
inverted_output 29 nz
commit_secondary_pg_placement_constraints 29 nz
to_layers 29 nz
repeater_supply 29 nz
lpe_param 29 nz
feature_name 29 nz
object_collection 29 nz
analysis_name 29 nz
select_on 29 nz
group_names 29 nz
read_context 29 nz
common_options 28 nz
reset_checkpoints 28 nz
route_track 28 nz
create_voltage_area_shape 28 nz
optimize_ndr_critical_range 28 nz
optimize_ndr_max_nets 28 nz
snapshot_storage_location 28 nz
check_error_list 28 nz
report_clock_gating_options 28 nz
report_ccd_timing 28 nz
create_clock_balance_group 28 nz
get_clock_tree_pins 28 nz
read_signal_em_constraints 28 nz
balance_mode 28 nz
remove_rp_groups 28 nz
place_around_fixed_cells 28 nz
remove_abstract 28 nz
save_ems_database 28 nz
ss_125c 28 nz
record_layout_editing 28 nz
to_niutio 28 nz
shape_use_for_pg_mesh 28 nz
dn_nai 28 nz
inuia_nd 28 nz
bus_naming_style 28 nz
user_attr 28 nz
rename_rail 28 nz
process_workspaces 28 nz
reset_app_options 28 nz
inmi_nlatblenaalfumtay 28 nz
lexical_drive2_name 28 nz
min_skinny_blockage_size 28 nz
check_macro_pin_access 28 nz
min_area 28 nz
early_latency 28 nz
late_latency 28 nz
dnit_nu 28 nz
to_ia_nd 28 nz
rule_type 28 nz
full_design 28 nz
create_pg_macro_conn_pattern 28 nz
top_layer_to_samenet_min_nonzero_distance 28 nz
block_pin_constraint 28 nz
net_pattern 28 nz
cell_bus 28 nz
window_size 28 nz
io_guides 28 nz
cell_leakage_power 28 nz
is_analog 28 nz
object_name 28 nz
allow_feedthrough_select 28 nz
reset_path 28 nz
bc_4 28 nz
random_resistant 28 nz
sub_inst 28 nz
set_floorplan_enclosure_rules 28 nz
set_floorplan_area_rules 28 nz
get_topology_nodes 28 nz
all_connected 28 nz
one_hot 28 nz
z_reg 28 nz
backup_ground 28 nz
device_param 28 nz
get_alternative_lib_cells 28 nz
set_block_grid_references 28 nz
ungroup_cells 28 nz
scan_chain 28 nz
state_condition 28 nz
ignore_cap_layers 28 nz
create_test_patterns 28 nz
associate_supply_set 28 nz
create_utilization_configuration 28 nz
get_snap_setting 28 nz
set_si_delay_analysis 28 nz
boundary_spec 28 nz
io_ring1 28 nz
transition_time 28 nz
bbox_ll 28 nz
end_index 28 nz
upper_bound 28 nz
copied_down 28 nz
icc_extended 28 nz
create_waiver 28 nz
enable_golden_upf 27 nz
default_dirname 27 nz
shape_voltage_areas 27 nz
report_constraints 27 nz
congestion_driven_max_util 27 nz
export_soft_congestion_maps 27 nz
report_dont_touch 27 nz
cell_count 27 nz
constant_propagation 27 nz
cts_fixed_balance_pin 27 nz
all_scenarios 27 nz
set_multisource_clock_subtree_constraints 27 nz
check_shield 27 nz
tie_low 27 nz
get_routing_blockages 27 nz
remove_routes 27 nz
skip_fixed_cells 27 nz
set_parasitic_parameters 27 nz
shield_placement 27 nz
check_rp_constraints 27 nz
nom_voltage 27 nz
allow_redhawk_license_checkout 27 nz
output_directory 27 nz
script_file 27 nz
legalize_mode 27 nz
max_displacement_threshold 27 nz
it_u 27 nz
set_process_number 27 nz
reference_corner 27 nz
compare_constraints 27 nz
i_cs 27 nz
dpx_host_options 27 nz
split_via_matrix 27 nz
trace_unmapped_text 27 nz
composite_inst_count 27 nz
flip_first_row 27 nz
create_blackbox_delay 27 nz
poly_rule 27 nz
report_user_power_groups 27 nz
misalign_adjacent_pattern_must_join 27 nz
sh_script_stop_severity 27 nz
aocvm_enable_single_path_metrics 27 nz
create_frontside_fibs 27 nz
create_safety_register_rule 27 nz
is_level_shifter 27 nz
single_bit_degenerate 27 nz
input_voltage_range 27 nz
allow_feedthrough 27 nz
matching_types 27 nz
physical_constraint 27 nz
report_busplans 27 nz
set_floorplan_halo_rules 27 nz
set_floorplan_width_rules 27 nz
remove_floorplan_rules 27 nz
elevate_pg_nets 27 nz
rpv_vs_area 27 nz
attribute_number 27 nz
address_width 27 nz
related_output 27 nz
input_switching_condition 27 nz
report_supply_nets 27 nz
set_power_domain_constraints 27 nz
create_terminal 27 nz
nets_file 27 nz
add_parameter 27 nz
append_to_collection 27 nz
library_object 27 nz
name_list 27 nz
port_name_case 27 nz
insert_security 27 nz
element_list 27 nz
default_name 26 nz
merge_regions 26 nz
set_auto_disable_drc_nets 26 nz
write_map 26 nz
remove_constant_registers 26 nz
check_multibit_library 26 nz
skip_path_groups 26 nz
internal_scan 26 nz
threshold_value 26 nz
gating_wrapper_cells_only 26 nz
is_clock_used_as_clock 26 nz
create_clock_skew_group 26 nz
balance_groups 26 nz
tie_high 26 nz
get_objects_by_location 26 nz
color_based_dpt_flow 26 nz
remove_cells 26 nz
anchor_row 26 nz
mem_free 26 nz
init_hier_optimization 26 nz
effective_resistance 26 nz
ff_125c 26 nz
check_freeze_silicon 26 nz
displacement_threshold 26 nz
num_cells 26 nz
last_distance 26 nz
on_route 26 nz
get_virtual_connections 26 nz
tan_na 26 nz
pcb_file 26 nz
set_max_time_borrow 26 nz
self_gate_name_prefix 26 nz
inherit_timing_exceptions 26 nz
serial_routed 26 nz
test_default_strobe 26 nz
output_first_same_name_cell 26 nz
trace_terminal_length_4x_width 26 nz
trace_all_layers_for 26 nz
verdi_indesign 26 nz
allow_period_to_match_underscore 26 nz
multicycle_path 26 nz
dit_nilut 26 nz
inent_nilut 26 nz
mi_nbitod 26 nz
set_power_switch_placement_pattern 26 nz
allow_via_array_as_single_cut 26 nz
iu_niund 26 nz
double_pattern_utilization_by_layer_name 26 nz
command_name 26 nz
report_path_groups 26 nz
analyze_power_plan 26 nz
create_pg_std_cell_conn_pattern 26 nz
auto_stagger_max_number_stagger_tracks_per_level 26 nz
default_width_ndr_promotable_on_nonreserved_tracks 26 nz
report_safety_status 26 nz
get_tracks 26 nz
antenna_diode_type 26 nz
pin_data 26 nz
content_type 26 nz
mask_shift 26 nz
placement_attractions 26 nz
min_rise 26 nz
pad_type 26 nz
ordered_elements 26 nz
timing_arc 26 nz
timing_point 26 nz
assembly_die 26 nz
cts_constraint 26 nz
adjust_latency 26 nz
get_license 26 nz
exact_length 26 nz
set_test_assume 26 nz
start_point 26 nz
enable_mim 26 nz
site_defs 26 nz
create_topological_constraint 26 nz
delay_model 26 nz
active_output_ccb 26 nz
active_input_ccb 26 nz
physical_connection 26 nz
normalized_driver_waveform 26 nz
dc_current 26 nz
get_pseudo_bumps 26 nz
fs_qtf_file 26 nz
qtf_layers 26 nz
load_pin 26 nz
set_bsd_register 26 nz
all_corners 26 nz
set_stage 26 nz
grp_ripple 26 nz
library_object_list 26 nz
bbox_center 26 nz
via_rule_list 26 nz
primary_sset 26 nz
pos_attribute_name 26 nz
begin_index 26 nz
misc_cmos 26 nz
derate_value 26 nz
report_type 26 nz
lower_bound 26 nz
cell_b 26 nz
pushed_down 26 nz
forbidden_ranges 26 nz
valid_list 26 nz
remove_buffer_trees 25 nz
place_opt_to_initial_drc 25 nz
create_pin_check_lib 25 nz
close_blocks 25 nz
convert_sites 25 nz
uniquify_naming_style 25 nz
set_supply_net_probability 25 nz
set_threshold_voltage_group_type 25 nz
report_threshold_voltage_groups 25 nz
enable_multibit_rewiring 25 nz
max_postpone 25 nz
set_scan_element 25 nz
remove_qor_snapshot 25 nz
clock_gate_name_prefix 25 nz
derive_clock_balance_points 25 nz
dont_touch_network 25 nz
split_clock_cells 25 nz
set_vopt_range 25 nz
enable_mlph_flow 25 nz
create_routing_corridor_shape 25 nz
global_route 25 nz
with_ground 25 nz
pba_optimization_mode 25 nz
report_signal_em 25 nz
write_floorplan 25 nz
left_boundary_cell 25 nz
right_boundary_cell 25 nz
concurrent_redundant_via_mode 25 nz
fill_view_data 25 nz
unselect_rules 25 nz
max_density_threshold 25 nz
create_bus_routing_style 25 nz
create_differential_group 25 nz
anchor_column 25 nz
write_rp_groups 25 nz
set_label_switch_list 25 nz
include_scope 25 nz
mode_label 25 nz
check_missing_via 25 nz
pg_pin_name 25 nz
clk_st 25 nz
enable_general_multimode_support 25 nz
test_default_delay 25 nz
test_default_period 25 nz
mi_nmno 25 nz
macro_pin_connect 25 nz
trace_terminal_length 25 nz
trace_terminal_length_layer_pairs 25 nz
power_model_verbose 25 nz
list_of_layers 25 nz
pnet_aware_layers 25 nz
inan_uo 25 nz
create_blackbox_constraint 25 nz
default_driving_cell 25 nz
get_power_clock_scaling 25 nz
pin_access_aware 25 nz
enable_io_path_groups 25 nz
clock_gating_default 25 nz
get_via_matrixes 25 nz
report_pvt 25 nz
set_dft_drc_configuration 25 nz
set_pg_strategy_via_rule 25 nz
user_function_class 25 nz
allowed_layers 25 nz
checker_name 25 nz
min_fall 25 nz
non_unate 25 nz
bundle_order 25 nz
cell_delay 25 nz
allow_flyover_select 25 nz
topology_repeater 25 nz
multiply_by 25 nz
define_dft_partition 25 nz
set_scan_suppress_toggling 25 nz
bond_pad_def 25 nz
load_busplans 25 nz
side_length 25 nz
list_blocks 25 nz
max_route_layer 25 nz
ff_bank 25 nz
mode_definition 25 nz
intrinsic_resistance 25 nz
intrinsic_capacitance 25 nz
compact_ccs_power 25 nz
va_leakage_current 25 nz
process_label 25 nz
no_isolation 25 nz
create_pg_ring_pattern 25 nz
extra_geometry_info 25 nz
level_sensitive 25 nz
set_test_target 25 nz
correlated_supply_group 25 nz
i_alu 25 nz
list_of_blocks 25 nz
full_clock 25 nz
bbox_ur 25 nz
side_numbers 25 nz
safety_core_group 25 nz
o_reg2 25 nz
test_mem2 25 nz
read_sdf 25 nz
start_hosts 25 nz
report_ref_libs 24 nz
define_lib_cell_family 24 nz
side_ratio 24 nz
analyze_mv_design 24 nz
all_modes 24 nz
set_allow_new_cells 24 nz
report_resources 24 nz
set_constant_register_removal 24 nz
set_unloaded_register_removal 24 nz
write_test_model 24 nz
define_qor_data_panel 24 nz
view_qor_data 24 nz
min_bitwidth 24 nz
report_case_analysis 24 nz
report_clock_balance_points 24 nz
routing_rules 24 nz
enable_clock_power_recovery 24 nz
post_route 24 nz
route_clock_straps 24 nz
target_level 24 nz
ignore_drc_on_subtree_driver 24 nz
half_width 24 nz
get_routing_corridors 24 nz
shielding_nets 24 nz
equi_metal_area 24 nz
diode_insertion_mode 24 nz
diode_libcell_names 24 nz
use_type 24 nz
init_drc_error_db 24 nz
ground_net_name 24 nz
generate_file_type 24 nz
generate_file_variables 24 nz
size_power_switches 24 nz
generate_hot_spots 24 nz
new_net_names 24 nz
inverter_pair 24 nz
user_specified_buffers 24 nz
map_spare_cells_only 24 nz
set_repeater_group_constraints 24 nz
track_pattern 24 nz
required_value 24 nz
macro_seed_offset_file 24 nz
use_clock_latency 24 nz
replicate_size_only_registers 24 nz
scan_compression 24 nz
start_dpx_workers 24 nz
net_text_on_layers 24 nz
auto_rename_conflict_sites 24 nz
infer_mux_size_only 24 nz
test_bit 24 nz
icc_shell_exec 24 nz
remove_lib_cells 24 nz
aa_master 24 nz
u_utaubtat 24 nz
dynamic_regions 24 nz
cut_layer_n 24 nz
include_for_checking 24 nz
cong_restruct 24 nz
input_transition_rise 24 nz
file_format 24 nz
calculate_hier_antenna_property 24 nz
child_depth 24 nz
async_default 24 nz
read_ivm 24 nz
create_rdl_shields 24 nz
get_view_switch_list 24 nz
remove_ocvm 24 nz
report_site_defs 24 nz
set_starrc_in_design 24 nz
get_generated_clocks 24 nz
get_path_groups 24 nz
is_mask_shiftable 24 nz
pu_n 24 nz
ref_name 24 nz
io_ring 24 nz
exclude_sides 24 nz
supply_set 24 nz
clock_cycles 24 nz
report_parasitic_parameters 24 nz
all_fanin 24 nz
analyze_clock_networks 24 nz
create_port 24 nz
slm_check_pmm 24 nz
add_to_io_guide 24 nz
translate_off 24 nz
er_vs_si_spacing 24 nz
piece_define 24 nz
word_width 24 nz
clear_preset_var1 24 nz
related_pg_pin 24 nz
power_cell_type 24 nz
scan_start_pin 24 nz
path_name 24 nz
follow_pin 24 nz
set_lib_max_cap_table 24 nz
variable_name 24 nz
set_grid 24 nz
macro_group 24 nz
from_layers 24 nz
instance_port 24 nz
fscompare_options 24 nz
instruction_name 24 nz
current_test_mode 24 nz
gui_import_utable 24 nz
report_references 24 nz
net_collection 24 nz
mv_design 24 nz
cell_objects 24 nz
my_block 24 nz
boolean_function 24 nz
list_of_points 24 nz
safety_error_code_rule 24 nz
column_name 24 nz
slack_threshold 24 nz
sealring_boundary 24 nz
flt_dig 24 nz
forbidden_list 24 nz
valid_ranges 24 nz
buffer_list 24 nz
float_max 24 nz
remove_libcell_subset 23 nz
set_use_for_library_analysis 23 nz
allow_pass_through 23 nz
set_placement_ir_drop_target 23 nz
reset_switching_activity 23 nz
root_ndr_fanout_limit 23 nz
set_hpc_options 23 nz
start_level 23 nz
constant_and_unloaded_propagation_with_no_boundary_opt 23 nz
booth_encoding 23 nz
report_qor_snapshot 23 nz
split_fanout 23 nz
fishbone_max_tie_distance 23 nz
min_cut_spacing 23 nz
access_preference 23 nz
pad_spacer 23 nz
no_1x 23 nz
diode_preference 23 nz
redundant_via_exclude_weight_group_by_layer_name 23 nz
filler_cells 23 nz
type_utilization 23 nz
space_to_nets 23 nz
all_nets 23 nz
estimate_timing_mode 23 nz
create_virtual_connection 23 nz
no_legalize 23 nz
set_latch_loop_breaker 23 nz
gt_no 23 nz
uppinuut_n 23 nz
max_net_length 23 nz
pt_top 23 nz
clock_mixing 23 nz
active_fill 23 nz
special_router_extension 23 nz
trace_copy_blockage_color_from_overlapped_terminal 23 nz
trace_merge_overlap_mask 23 nz
trace_terminal_length_boundary_only 23 nz
trace_terminal_length_exclude_list 23 nz
trace_terminal_length_layers 23 nz
trace_terminal_text 23 nz
trace_terminal_type 23 nz
use_only_mapped_text 23 nz
structs_records 23 nz
write_token_file 23 nz
enable_configurations 23 nz
handle_noncolored_shapes 23 nz
prefer_frame 23 nz
channel_size 23 nz
import_tcl_shaping_constraints 23 nz
enable_activity_persistency 23 nz
top_layer 23 nz
force_rerun_after_global_route_opt 23 nz
sh_language 23 nz
implicit_find_mode 23 nz
max_levels 23 nz
get_undo_info 23 nz
convert_constraint_from_bc_wc 23 nz
report_via_ladder_in_area_with_drc_threshold 23 nz
set_disable_clock_gating_check 23 nz
get_ems_databases 23 nz
get_io_guides 23 nz
reference_object 23 nz
number_of_pins 23 nz
num_sides 23 nz
budget_segment 23 nz
error_type 23 nz
create_drc_error_data 23 nz
gui_add_annotation 23 nz
slew_lower_threshold_pct_rise 23 nz
propagate_3d_connections 23 nz
create_bump_region_pattern 23 nz
on_chip_variation 23 nz
set_clock_map 23 nz
bc_7 23 nz
report_mismatch_configs 23 nz
start_end_cells 23 nz
create_io_guide 23 nz
block_core_margin 23 nz
bbox_list 23 nz
ignore_missing_layers 23 nz
file_names 23 nz
bit_from 23 nz
bit_to 23 nz
fpga_family 23 nz
fpga_cell_type 23 nz
ok_temp 23 nz
gui_create_menu 23 nz
clamp_value 23 nz
report_pg_strategies 23 nz
create_poly_rect 23 nz
no_check 23 nz
pg_regions 23 nz
index_collection 23 nz
implicit_connect 23 nz
multiplexed_flip_flop 23 nz
set_variation 23 nz
get_lib_timing_arcs 23 nz
get_techs 23 nz
gui_change_highlight 23 nz
gui_create_pref_category 23 nz
gui_create_vm 23 nz
remove_statements 23 nz
set_floorplan_forbidden_rules 23 nz
set_floorplan_length_rules 23 nz
io_guide_object 23 nz
dist_or_pct 23 nz
avoid_obstructions 23 nz
pocvm_guardband 23 nz
report_constraint_analysis 23 nz
lib_0 23 nz
write_file 22 nz
remove_host_options 22 nz
set_voltage_area_shape 22 nz
congestion_layer_aware 22 nz
enable_multi_cell_access_check 22 nz
create_cell_group 22 nz
enable_variant_aware 22 nz
input_supply_port 22 nz
scale_leakage_power_at_power_off 22 nz
leakage_mode 22 nz
enable_register_merging 22 nz
optimize_boundary_timing_upstream 22 nz
create_multisource_clock_sink_group 22 nz
number_of_columns 22 nz
create_via 22 nz
max_patterns 22 nz
get_routing_guides 22 nz
offset_value 22 nz
add_to_routing_corridor 22 nz
connect_within_pins_by_layer_name 22 nz
reshield_modified_nets 22 nz
redundant_via_include_weight_group_by_layer_name 22 nz
refill_table 22 nz
vt_type 22 nz
custom_guidance 22 nz
power_net_name 22 nz
log_file 22 nz
copy_lib 22 nz
enable_si_timing_windows 22 nz
ref_libs_for_edit 22 nz
submit_to_other_machines 22 nz
test_def_files 22 nz
custom_script_file 22 nz
enable_parallel_run_rail_scenario 22 nz
top_pg 22 nz
block_instance 22 nz
minimum_physical_impact 22 nz
unplace_group_repeat 22 nz
eti_ndl 22 nz
optimize_layers_critical_range 22 nz
optimize_layers_overlap_bins 22 nz
anu_nu 22 nz
optimize_icgs_critical_range 22 nz
subtree_merge_concatenate_length_threshold 22 nz
allow_incompatible_units 22 nz
contact_prefix 22 nz
enable_half_metal_generation 22 nz
enable_multiple_rules_per_layer 22 nz
max_cell_name_length 22 nz
prefix_for_fill 22 nz
rotate_pin_text_by_access_direction 22 nz
text_all_pins 22 nz
trace_copy_overlap_shape_from_sub_cell 22 nz
write_metal_below_cut_to_top 22 nz
enable_runtime_improvements 22 nz
reference_limit 22 nz
derived_upf 22 nz
check_for_skinny_blockages 22 nz
use_site_row 22 nz
report_route 22 nz
signoff_check_drc_stages 22 nz
auto_timing_control 22 nz
pnet_aware_min_width 22 nz
return_tcl_errors 22 nz
group_ncells_max 22 nz
spacing_rule_widths 22 nz
spacing_rule_heights 22 nz
buffer_rule_name 22 nz
characterize_block_pg 22 nz
via_site_threshold 22 nz
path_based_pin_placement 22 nz
sh_new_variable_message 22 nz
sh_new_variable_message_in_script 22 nz
get_flat_pins 22 nz
std_dev 22 nz
contact_layer 22 nz
rename_cell 22 nz
enable_constraint_variation 22 nz
get_shape_patterns 22 nz
rename_block 22 nz
set_tap_boundary_wall_cell_rules 22 nz
get_terminals 22 nz
dependent_object_position 22 nz
allowable_orientation 22 nz
target_utilization 22 nz
ll_x 22 nz
ll_y 22 nz
shaping_blockage 22 nz
allow_flyover 22 nz
end_grid_low_offset 22 nz
end_grid_low_steps 22 nz
via_region 22 nz
create_pin_guide 22 nz
create_pin_blockage 22 nz
report_case_details 22 nz
define_args 22 nz
set_dft_clock_controller 22 nz
snap_cells_to_block_grid 22 nz
set_macro_relative_location 22 nz
remove_design 22 nz
always_latch 22 nz
close_drc_error_data 22 nz
gui_set_pref_value 22 nz
pg_setting_definition 22 nz
pg_name 22 nz
compressed_ccs_rise 22 nz
sensitization_master 22 nz
my_cell 22 nz
wave_rise 22 nz
related_params 22 nz
perturbation_value 22 nz
substitute_license 22 nz
tcl_cmd 22 nz
get_mismatch_objects 22 nz
logic_expr 22 nz
pin_rebind 22 nz
get_rp_group_objects 22 nz
derate_type 22 nz
set_scan_register_type 22 nz
set_jtag_instruction 22 nz
scan_element 22 nz
set_design_attribute 22 nz
use_interface_cell 22 nz
get_pin 22 nz
gui_append_utable 22 nz
gui_show_utable 22 nz
report_min_period 22 nz
set_floorplan_extension_rules 22 nz
io_guide1 22 nz
x_distance 22 nz
data_file 22 nz
bbox_ul 22 nz
bbox_lr 22 nz
pin_spacing_distance 22 nz
check_but_no_fix 22 nz
region_name 22 nz
do_not_snap_to_track 22 nz
create_pin_shape 22 nz
source_rise 22 nz
source_fall 22 nz
obj_list 22 nz
report_host_options 21 nz
block_refname 21 nz
included_purposes 21 nz
only_here 21 nz
enable_target_library_subset_opt 21 nz
find_library_redundancies 21 nz
create_block 21 nz
effective_shapes 21 nz
allow_buffer_only 21 nz
for_electro_migration 21 nz
scale_dynamic_power_at_power_off 21 nz
ir_drop_threshold 21 nz
report_ignored_layers 21 nz
set_autoungroup_options 21 nz
set_datapath_architecture_options 21 nz
enable_rtl_multibit_banking 21 nz
enable_physical_multibit_banking 21 nz
set_analyze_rtl_logic_level_threshold 21 nz
logic_level_report_summary_format 21 nz
logic_level_report_group_format 21 nz
enable_cell_relocation 21 nz
apply_clock_gate_latency 21 nz
report_clock_gating_efficiency 21 nz
derive_clock_cell_references 21 nz
est_delay 21 nz
estimate_delay 21 nz
all_clock_nets 21 nz
enable_pin_accessibility_for_global_clock_trees 21 nz
skew_group 21 nz
number_of_rows 21 nz
report_via_defs 21 nz
lower_mask_pattern 21 nz
lower_mask_constraint 21 nz
remove_routing_rules 21 nz
spacing_value 21 nz
full_width 21 nz
corridor_a 21 nz
report_routing_corridors 21 nz
rule_names 21 nz
save_cell_prefix 21 nz
report_ignore_drc 21 nz
min_shield_length_by_layer_name 21 nz
create_vtcell_fillers 21 nz
fix_pg_wire 21 nz
min_density 21 nz
layer_widths 21 nz
shield_net 21 nz
bus_split_even_bits 21 nz
bus_split_ignore_width 21 nz
modify_rp_groups 21 nz
load_block_constraints 21 nz
enable_ccs_rcv_cap 21 nz
use_special_default_path_groups 21 nz
result_name 21 nz
set_eco_placement_net_weight 21 nz
path_drivers 21 nz
l_uitubanu 21 nz
l_tulnxeatdnlwntph 21 nz
si_interposer 21 nz
package_file 21 nz
replicate_registers_without_asynchronous_logic 21 nz
bnhu_titi 21 nz
it_ni 21 nz
distribution_effort_level 21 nz
create_custom_via 21 nz
inudl_nitaip 21 nz
default_user_label 21 nz
create_site_row 21 nz
assembly_scripts 21 nz
infer_complex_retention_cells 21 nz
propagate_driver_supply_for_empty_design 21 nz
save_upf_line_indent 21 nz
save_upf_line_width 21 nz
list_of_nets 21 nz
pin_access2 21 nz
enable_category_blockages 21 nz
minimum_unfixed_segment_delay 21 nz
dn_tu 21 nz
from_pin_name 21 nz
watchdog_timer_delay 21 nz
watchdog_timer_interval 21 nz
add_feedthrough_buffers 21 nz
max_buffer_stack_width 21 nz
max_buffer_stack_height 21 nz
buffer_channel_width 21 nz
buffer_channel_height 21 nz
floorplan_finishing 21 nz
fix_via_drc_multiple_viadef 21 nz
maximize_total_cut_area 21 nz
synthesize_abutted_pins 21 nz
all_pins 21 nz
remove_libcell_attribute 21 nz
max_memory 21 nz
hierarchical_gate_class_include_file 21 nz
report_with_clock_path_edrc 21 nz
create_safety_register_group 21 nz
get_scenarios 21 nz
budget_pin 21 nz
is_ideal 21 nz
ref_block 21 nz
line_style 21 nz
slew_upper_threshold_pct_rise 21 nz
is_isolated 21 nz
pg_region 21 nz
rp_blockage 21 nz
shape_pattern_type 21 nz
ref_node 21 nz
end_grid_high_offset 21 nz
end_grid_high_steps 21 nz
reference_cell 21 nz
wire_width 21 nz
set_current_mismatch_config 21 nz
set_dft_clock_gating_pin 21 nz
dft_access 21 nz
set_intercept_point 21 nz
move_bound 21 nz
alignment_point 21 nz
edit_ems_rule 21 nz
auto_fix 21 nz
fanout_length 21 nz
constrained_pin_transition 21 nz
coarse_grain 21 nz
output_voltage_fall 21 nz
va_receiver_capacitance1_rise 21 nz
ccs_power_1 21 nz
compare_db 21 nz
save_suggestion_libs 21 nz
no_shift 21 nz
alternate_rows 21 nz
alternate_columns 21 nz
via_list 21 nz
start_auto_save 21 nz
optimize_rdl_routes 21 nz
fs_boundary_condition 21 nz
skip_pcell_layers_file 21 nz
existing_dft 21 nz
set_equivalent 21 nz
create_check_design_strategy 21 nz
get_cross_probing_info 21 nz
get_supernets 21 nz
report_collection 21 nz
report_names 21 nz
set_edit_setting 21 nz
set_noise_margin 21 nz
set_parasitics_derate 21 nz
set_power_derate 21 nz
set_working_ml_db_record 21 nz
y_distance 21 nz
constraint_group_name 21 nz
cell_names 21 nz
strategy_name 21 nz
separator_character 21 nz
path_sources 21 nz
color_id 21 nz
map_name 21 nz
infer_from_primary 21 nz
current_session 21 nz
top_clk1 21 nz
create_cell_array 20 nz
option_name 20 nz
report_target_library_subset 20 nz
special_flops 20 nz
target_lib 20 nz
ref_lib_analysis 20 nz
target_lib_analysis 20 nz
set_dont_retime 20 nz
check_duplicates 20 nz
remove_from_bound 20 nz
advanced_logic_restructuring_mode 20 nz
update_indesign_activity 20 nz
enable_irdrivenopt 20 nz
net_min_layer_mode_soft_cost 20 nz
net_max_layer_mode_soft_cost 20 nz
ckpt_logic_opt 20 nz
enable_rtl_multibit_debanking 20 nz
high_effort_timing 20 nz
set_path_margin 20 nz
dont_merge_cells 20 nz
report_multisource_clock_subtree_options 20 nz
output_net_name 20 nz
remove_clock_drivers 20 nz
subtree_routing_mode 20 nz
report_via_ladder_constraints 20 nz
pin_width 20 nz
repair_shorts_over_macros_effort_level 20 nz
eco_max_number_of_iterations 20 nz
reserve_space 20 nz
create_left_right_filler_cells 20 nz
illegal_abutment 20 nz
all_layers 20 nz
create_net_priority 20 nz
remove_corners 20 nz
remove_taps 20 nz
exclude_stack_via 20 nz
remove_licenses 20 nz
set_power_switch_resistance 20 nz
density_aware_ratio 20 nz
create_eco_bus_buffer_pattern 20 nz
report_programmable_spare_cell_mapping_rule 20 nz
add_eco_repeater 20 nz
unplace_group_repeaters 20 nz
inuia_nl 20 nz
pkg_metal1 20 nz
ud_uo 20 nz
e_niy 20 nz
enable_improvement_mode 20 nz
ud_tuii 20 nz
reconstruct_multi_dimension_bus 20 nz
user_driving 20 nz
intermediate_file_method 20 nz
tri_state 20 nz
enable_rtl_attributes 20 nz
show_internal_pins 20 nz
model_1 20 nz
to_iknu 20 nz
before_placement 20 nz
reroute_drc_cells_only 20 nz
o_niuaa 20 nz
fix_cells_on_soft_blockages 20 nz
end_to_end_keepout 20 nz
filler_lib_cells 20 nz
limit_legality_checks 20 nz
load_capacitance 20 nz
io_ni 20 nz
target_cell_count 20 nz
check_finfet_grid 20 nz
gui_create_toolbar_item 20 nz
remove_clock_gating_check 20 nz
set_clock_trunk_endpoints 20 nz
get_io_rings 20 nz
is_three_state 20 nz
bound_shape 20 nz
user_dont_touch 20 nz
clock_group 20 nz
drc_error_type 20 nz
allowed_orientations 20 nz
x_function 20 nz
occupancy_pattern 20 nz
clock_uncertainty 20 nz
number_of_tracks 20 nz
set_consistency_settings_options 20 nz
setup_design_for_auto_partition 20 nz
create_io_ring 20 nz
user_grid 20 nz
get_site_arrays 20 nz
create_topology_repeater 20 nz
set_pin_name_synonym 20 nz
set_current_ems_database 20 nz
open_ems_database 20 nz
check_library 20 nz
process_node 20 nz
annotate_symbol 20 nz
setup_falling 20 nz
related_input 20 nz
fine_grain 20 nz
retention_condition 20 nz
init_current 20 nz
right_id 20 nz
annotation_shapes 20 nz
rule_1 20 nz
get_mismatch_types 20 nz
remove_secondary_pg_placement_constraints 20 nz
applies_to_boundary 20 nz
write_lib_package 20 nz
read_lib_package 20 nz
rtl_restructuring 20 nz
via_masters 20 nz
long_pin 20 nz
analyze_design_violations 20 nz
corner_indices_to_output 20 nz
starrc_dp_string 20 nz
calibre_optional_device_pin_file 20 nz
set_scan_replacement 20 nz
report_noise_calculation 20 nz
current_ml_db_record 20 nz
get_constraint_groups 20 nz
get_current_ems_database 20 nz
get_grids 20 nz
get_message_info 20 nz
get_waiver_containers 20 nz
gui_create_pref_key 20 nz
gui_create_utable 20 nz
gui_create_vmbucket 20 nz
gui_get_pref_value_type 20 nz
report_cross_probing 20 nz
report_hierarchy 20 nz
set_signal_io_constraints 20 nz
output_file_name 20 nz
max_path_count 20 nz
safety_register_groups 20 nz
location_x_y 20 nz
cap_shield 20 nz
mode_identifier 20 nz
suffix_string 20 nz
record_port_name_case_insensitivity 20 nz
instls_b 20 nz
untestable_logic 20 nz
copied_up 20 nz
pulled_up 20 nz
pci_clk 20 nz
timing_label 20 nz
sms_scenario 20 nz
preplace_option_file 19 nz
report_lib_cell_families 19 nz
set_shaping_options 19 nz
create_bound_shape 19 nz
get_bound_shapes 19 nz
cong_restruct_effort 19 nz
enable_dft_modeling 19 nz
enhanced_low_power_effort 19 nz
advanced_libpin_access_check 19 nz
enable_advanced_legalizer_rules 19 nz
insert_gr_via_ladders 19 nz
set_verification_checkpoints 19 nz
remove_boundary_optimization 19 nz
identify_shift_registers 19 nz
sys_clk 19 nz
report_group 19 nz
replace_clock_gates 19 nz
enable_activity_driven_level_expansion 19 nz
report_self_gating_options 19 nz
report_self_gating_objects 19 nz
enable_auto_exceptions 19 nz
x_spacing 19 nz
respect_cts_fixed_balance_pins 19 nz
voltage_opt 19 nz
remove_multisource_clock_subtree_options 19 nz
tap_lib_cells 19 nz
upper_mask_pattern 19 nz
update_on_route_group_nets_only 19 nz
perimeter_objects 19 nz
start_endcap 19 nz
end_endcap 19 nz
wire_on_grid_by_layer_name 19 nz
via_on_grid_by_layer_name 19 nz
force_full_effort 19 nz
timing_driven_effort_level 19 nz
check_boundary_cells 19 nz
antenna_fixing_preference 19 nz
save_design_views 19 nz
bus_intra_shield_placement 19 nz
skip_connect_pin_type 19 nz
tiling_type 19 nz
crpr_remove_clock_to_data_crp 19 nz
enable_auto_mux_clock_exclusivity 19 nz
exclude_regions 19 nz
get_instance_result 19 nz
eco_changed_cells 19 nz
remove_virtual_connections 19 nz
group_id_list 19 nz
t_nl 19 nz
u_itdlbuekutdnl 19 nz
dnit_nl 19 nz
heat_spreader 19 nz
fix_macro_violation 19 nz
register_replication_naming_style 19 nz
ln_na 19 nz
amount_of_begin_repeaters 19 nz
amount_of_end_repeaters 19 nz
read_enable_multiple_rules_per_layer 19 nz
enable_vpp 19 nz
keep_unconnected_cells 19 nz
keep_unconnected_nets 19 nz
shielding_net 19 nz
integrate_in_ndm 19 nz
vhdl_preserve_case 19 nz
non_tristate_multiple_drivers 19 nz
report_time 19 nz
report_mem 19 nz
interface_port_lowering 19 nz
module_architecture_name_splitting 19 nz
auto_reassemble_clib 19 nz
auto_reassemble_on_implicit_open 19 nz
default_flow_setup 19 nz
process_label_mapping 19 nz
single_cell_per_lib 19 nz
lexical_userdef_property_1_name 19 nz
lexical_userdef_property_1_value 19 nz
lexical_userdef_property_2_name 19 nz
lexical_userdef_property_2_value 19 nz
lexical_userdef_property_3_name 19 nz
lexical_userdef_property_3_value 19 nz
missing_va 19 nz
auto_ls_clock_nets 19 nz
pg_nets_layers 19 nz
cell_spacing_rule_file 19 nz
advanced_node_congestion_driven_max_util 19 nz
inatn_nu 19 nz
all_design_subblocks 19 nz
extend_paths 19 nz
input_transition_fall 19 nz
endpoint_limit 19 nz
block_host 19 nz
use_ml_model 19 nz
segment_rule 19 nz
remove_auto_pin_blockages 19 nz
estimate_pg 19 nz
max_group_area_percentage 19 nz
message_limit 19 nz
honor_signal_route_drc 19 nz
minimize_feedthroughs 19 nz
synthesize_abutted_pins_name_tag 19 nz
trace_mode 19 nz
path_opt 19 nz
force_end_on_preferred_grid 19 nz
shift_diode_locations_for_port_protection 19 nz
macro_area_track_utilization 19 nz
macro_boundary_track_utilization 19 nz
macro_corner_track_utilization 19 nz
temperature_unit 19 nz
ineio_nipnoen 19 nz
nxeatut_t 19 nz
create_pg_special_pattern 19 nz
gui_stop 19 nz
read_3dblox 19 nz
report_user_units 19 nz
is_backside 19 nz
subset_name 19 nz
tsv_pattern 19 nz
is_probe_pad 19 nz
max_rise_delay 19 nz
min_rise_delay 19 nz
split_pin_types 19 nz
mask_order 19 nz
parasitic_tech 19 nz
skew_groups 19 nz
is_zero_spacing 19 nz
array_layout 19 nz
check_value 19 nz
delta_delay 19 nz
pg_nets 19 nz
z_level 19 nz
shell_subblocks 19 nz
synopsys_lc_root 19 nz
set_blackbox_clock_port 19 nz
report_block_to_top_map 19 nz
report_constraint_mapping_file 19 nz
set_checkpoint_options 19 nz
wc_d1 19 nz
modify_busplan 19 nz
control_type 19 nz
get_site_defs 19 nz
connect_freeze_silicon_tie_cells 19 nz
start_gui 19 nz
synthesis_off 19 nz
translate_on 19 nz
case_sensitive 19 nz
net_prop_attribute 19 nz
merge_files 19 nz
analyze_checks 19 nz
related_bus_pins 19 nz
hold_falling 19 nz
timing_based_variation 19 nz
total_track_area 19 nz
three_state_enable 19 nz
feed_through_type 19 nz
pg_pin_map 19 nz
create_blackbox 19 nz
create_new_function_lib_cells 19 nz
max_message_count 19 nz
remove_nets 19 nz
remove_tracks 19 nz
copy_floorplan 19 nz
rf_type 19 nz
corner_tcad_grd_files 19 nz
metal_fill_polygon_handling 19 nz
lvs_extraction_report_file 19 nz
model_name 19 nz
icv_optional_device_pin_file 19 nz
edge_list 19 nz
all_registers 19 nz
no_propagate 19 nz
pst_state 19 nz
lib_cell_1 19 nz
port_map 19 nz
create_pg_wire_pattern 19 nz
get_cell_buses 19 nz
get_exceptions 19 nz
get_matching_types 19 nz
gui_create_toolbar 19 nz
gui_export_utable 19 nz
gui_get_utable 19 nz
gui_get_vm 19 nz
report_ideal_network 19 nz
report_pg_patterns 19 nz
set_floorplan_exception_rules 19 nz
set_spf_constraint 19 nz
design_lib 19 nz
block_pin_constraints 19 nz
attr_1 19 nz
physical_mode 19 nz
lib_arc 19 nz
test_mem 19 nz
cursor_snap_type 19 nz
column_list 19 nz
create_blockage 19 nz
mode_names 19 nz
pocvm_coefficient_scale_factor 19 nz
budget_clock_spec 19 nz
topo_5 19 nz
report_si_bottleneck 19 nz
check_noise 19 nz
compare_block_to_top 19 nz
incr_placement 18 nz
non_default 18 nz
list_names 18 nz
report_background_jobs 18 nz
test_point 18 nz
minimum_bitwidth 18 nz
get_placement_attractions 18 nz
utilization_warning_threshold 18 nz
final_opt 18 nz
set_name 18 nz
write_saif 18 nz
auto_target_constraint_parameters 18 nz
phase_inversion 18 nz
dp_op 18 nz
set_datapath_gating_options 18 nz
enable_multibit_combinational_cells 18 nz
set_register_async_gating_pin 18 nz
report_area 18 nz
self_gate 18 nz
interaction_with_clock_gating 18 nz
remove_clock_balance_points 18 nz
drc_violators 18 nz
cut_rows 18 nz
enable_via_ladder_protection 18 nz
freeze_via_to_frozen_layer_by_layer_name 18 nz
preferred_direction_only 18 nz
soft_rule_weight_to_effort_level_map 18 nz
shield_widths 18 nz
max_number_iterations 18 nz
allow_pg_as_shield 18 nz
add_placement_blockage 18 nz
report_boundary_cell_rules 18 nz
diode_ratio 18 nz
metal_ratio 18 nz
cut_ratio 18 nz
skip_antenna_fixing_for_nets 18 nz
insert_diodes_during_routing 18 nz
reuse_filler_locations_for_diodes 18 nz
optimize_wire_via_effort_level 18 nz
signoff_check_drc_run 18 nz
keep_enclosing_results 18 nz
get_fill_cells 18 nz
double_interleave 18 nz
num_columns 18 nz
free_placement 18 nz
top_left 18 nz
disable_case_analysis_ti_hi_lo 18 nz
enable_non_sequential_checks 18 nz
special_path_group_precedence 18 nz
ams_blk 18 nz
script_only 18 nz
close_rail_result 18 nz
func_cbest 18 nz
snap_distance 18 nz
missing_vias 18 nz
create_context_for_sub_block 18 nz
get_geometry_result 18 nz
set_rail_command_options 18 nz
user_specified_bus_buffers 18 nz
channel_aware 18 nz
epl_legalizer_rejected_cells 18 nz
eco_update_supply_net 18 nz
horizontal_repeater_spacing 18 nz
create_group_repeaters_guidance 18 nz
uouayznlm_lfnuutbtat 18 nz
inudl_nitaiplit 18 nz
allow_all_level_abstract 18 nz
plot_power_density_grid 18 nz
ml_pe 18 nz
enable_dpa_ccd_power 18 nz
tou_utauban 18 nz
leaf_only 18 nz
tap_assignment_allow_cascaded_taps 18 nz
verbose_io 18 nz
test_bsd_default_strobe 18 nz
fill_purpose_map 18 nz
include_sub_cell_in_block 18 nz
inuia_nu 18 nz
current_version 18 nz
ieee_1735_decryption 18 nz
write_non_pg_net_assigns 18 nz
write_pg_net_assigns 18 nz
routing_style 18 nz
vcs_home 18 nz
async_set_reset 18 nz
floating_net_to_ground 18 nz
syn_cell 18 nz
eio_notnoen 18 nz
dt_tdn 18 nz
group_libs_physical_only_name 18 nz
allow_ls_on_ideal_networks 18 nz
ignore_ls_main_rail 18 nz
input_enforce_simple_names 18 nz
force_shift 18 nz
filter_cells_by_pin_count 18 nz
reroute_drc_cells_iterations 18 nz
tns_driven_placement 18 nz
continue_on_missing_scandef 18 nz
pg_drc 18 nz
color_based_span_spacing 18 nz
group_via_region 18 nz
driving_cell 18 nz
split_latencies 18 nz
set_budget_margins 18 nz
uehtn_nd 18 nz
glue_cell_count 18 nz
target_block_size 18 nz
enable_span_rules 18 nz
swcap_mode 18 nz
gui_get_annotations 18 nz
enable_early_emir 18 nz
advance_node_timing_driven_mode 18 nz
max_antenna_pin_count 18 nz
contact_layers_between_m0_diffusion 18 nz
signoff_calculate_hier_antenna_property 18 nz
remove_clock_reconvergence_pessimism 18 nz
generate_center_track_on_off_grid_pattern_must_join_pin_shapes 18 nz
move_block 18 nz
set_port_attribute 18 nz
set_user_attribute 18 nz
reference_orientation 18 nz
corner_keepout_distance 18 nz
topological_constraints 18 nz
max_time_borrow 18 nz
min_fall_delay 18 nz
slew_lower_threshold_pct_fall 18 nz
slew_upper_threshold_pct_fall 18 nz
clock_gate_enable_pin 18 nz
overlap_blockage 18 nz
group_master 18 nz
shield_nets 18 nz
get_current_mismatch_config 18 nz
attr_list 18 nz
allow_paths 18 nz
parse_proc_arguments 18 nz
open_ml_db 18 nz
set_dft_clock_gating_configuration 18 nz
report_grids 18 nz
check_objects_for_push_down 18 nz
psc_group_id 18 nz
search_distance 18 nz
rpv_vs_coverage 18 nz
oa_lib_def 18 nz
update_lib 18 nz
miller_cap_rise 18 nz
cell_power 18 nz
receiver_capacitance_rise 18 nz
fall_propagation 18 nz
output_net_length 18 nz
force_10 18 nz
curve_id 18 nz
my_sensitization 18 nz
wave_fall 18 nz
routing_pin 18 nz
test_cells 18 nz
ttest_cell 18 nz
insert_test 18 nz
isolation_signal 18 nz
create_safety_core_group 18 nz
create_via_matrix 18 nz
write_rde 18 nz
check_eco 18 nz
axi_data_width 18 nz
capacitor_tail_comments 18 nz
qtf_mapping_file 18 nz
user_defined 18 nz
reference_pin 18 nz
path_multiplier 18 nz
all_instances 18 nz
set_combinational_type 18 nz
set_ideal_net 18 nz
insert_jtag 18 nz
list_test_models 18 nz
check_vclp_design 18 nz
create_alignment_marker_rule 18 nz
current_topology_plan 18 nz
get_drc_error_waivers 18 nz
get_flat_nets 18 nz
get_net_buses 18 nz
get_port_buses 18 nz
gui_create_charts_plot 18 nz
gui_create_user_widget_item 18 nz
gui_get_pref_value 18 nz
gui_get_vmbucket 18 nz
gui_get_window_types 18 nz
gui_open_utable 18 nz
gui_set_utable_meta 18 nz
help_app_options 18 nz
read_rde 18 nz
remove_checkpoint_actions 18 nz
remove_drc_error_data 18 nz
voltage_area_list 18 nz
object_name_or_collection 18 nz
ipf_generation 18 nz
boundary_cell_region 18 nz
netname_list 18 nz
pin_conn_type 18 nz
track_alignment 18 nz
region_list 18 nz
safety_core_rule 18 nz
cell_3 18 nz
side_list 18 nz
value_type 18 nz
report_by 18 nz
tcl_proc 18 nz
reporting_style 18 nz
type_string 18 nz
cell_check 18 nz
sim_validate_setup 18 nz
sn_t 18 nz
html_page 18 nz
set_context_margin 18 nz
pd_switchable 18 nz
end_time 17 nz
op_conds 17 nz
match_lexical_device_threshold_voltage 17 nz
set_optimize_registers 17 nz
handle_early_data 17 nz
increased_cell_expansion 17 nz
enhanced_legalizer_driven_placement 17 nz
report_size_only 17 nz
remove_ideal_network 17 nz
timing_power 17 nz
set_multi_vth_constraint 17 nz
power_integrity_effort 17 nz
dynamic_vcd 17 nz
enable_output_inversion 17 nz
multiple_name_separator_style 17 nz
targeted_ccd_path_groups 17 nz
targeted_ccd_end_points_file 17 nz
dynamic_scenario 17 nz
set_clock_gating_enable 17 nz
clock_latency_estimation 17 nz
report_fanin_sequential_clock_gating_options 17 nz
report_fanin_sequential_clock_gating_objects 17 nz
tool_inserted 17 nz
clk_out 17 nz
skip_cts_clocks 17 nz
power_opt_mode 17 nz
cell_spacing_rule_style 17 nz
copy_useful_skew 17 nz
cell_em_aware 17 nz
section_name 17 nz
tap_boundary 17 nz
remove_multisource_global_clock_trees 17 nz
htree_synthesis 17 nz
valid_purposes 17 nz
report_multisource_clock_sink_groups 17 nz
get_multisource_clock_sink_groups 17 nz
subtree_split_cell_name_prefix 17 nz
subtree_split_cell_name_suffix 17 nz
subtree_split_net_name_prefix 17 nz
subtree_split_net_name_suffix 17 nz
via_def_name 17 nz
setup_performance_via_ladder 17 nz
via_ladder_list 17 nz
reserve_for_top_level_routing 17 nz
remove_from_routing_corridor 17 nz
new_rule 17 nz
shield_spacings 17 nz
clock_topology 17 nz
drc_convergence_effort_level 17 nz
save_after_iterations 17 nz
optimize_routability 17 nz
fix_signal_em 17 nz
derive_mask_constraint 17 nz
macro_pin_antenna_mode 17 nz
hop_layers_to_fix_antenna 17 nz
delete_redundant_diodes_during_routing 17 nz
use_lower_hierarchy_for_port_diodes 17 nz
post_detail_route_redundant_via_insertion 17 nz
spread_wires 17 nz
leakage_vt_order 17 nz
continue_on_error 17 nz
constraint_fillers 17 nz
non_constraint_fillers 17 nz
merge_exclude_libraries 17 nz
default_layers 17 nz
space_to_nets_on_adjacent_layer 17 nz
isolated_via_max_range 17 nz
remove_constraint_groups 17 nz
half_interleave 17 nz
bus_style 17 nz
bus_tap_off_enable 17 nz
single_loop_match_max_spacing 17 nz
single_loop_match_offset_layer 17 nz
repeater_distance_length_ratio 17 nz
create_clock_rp_groups 17 nz
to_lib 17 nz
is_hard_macro 17 nz
delay_calculation_style 17 nz
host_option 17 nz
multiple_script_files 17 nz
def_files 17 nz
vdd_top 17 nz
display_eco_shapes 17 nz
peak_current 17 nz
detect_layer 17 nz
get_net 17 nz
lib_cell1 17 nz
max_distance_for_incomplete_route 17 nz
create_freeze_silicon_leq_change_list 17 nz
hinuhiadl_ia 17 nz
ltodt_tdtual 17 nz
analyze_high_power_instances 17 nz
high_power_instances_mode 17 nz
ignore_scan_reset_for_boundary_identification 17 nz
report_tbcs 17 nz
bus_delimiters 17 nz
edit_read_only_libs 17 nz
put_negedge_head_pipeline_flops 17 nz
sms_new_directory_structure 17 nz
test_core_wrap_report_file 17 nz
test_wrp_new_hold_mux_arch_support 17 nz
test_wrp_soft_core_abutted_flow 17 nz
supported_versions 17 nz
keep_constant_assigns 17 nz
read_soc_outline 17 nz
layer_name3 17 nz
tk_mode 17 nz
inuni_top 17 nz
all_driving 17 nz
shorten_long_module_name 17 nz
read_sverilog 17 nz
persistent_macros_filename 17 nz
lef_site_mapping 17 nz
allow_append_layout_views 17 nz
allow_loading_layout_view_only_lib 17 nz
fast_exploration 17 nz
lexical_userdef_property_1 17 nz
lexical_userdef_property_2 17 nz
lexical_userdef_property_3 17 nz
clock_latency 17 nz
ao_legalize_gtech_buf 17 nz
model_2 17 nz
save_upf_include_supply_exceptions_for_iso_retn 17 nz
buffering_for_advanced_technology 17 nz
drc_mode_buffering 17 nz
fob_region_layer 17 nz
composite_core_width 17 nz
composite_core_height 17 nz
report_cell_pin_access_mode 17 nz
derive_cell_spacing_constraints 17 nz
detect_detours 17 nz
dft_enable_at_speed_modeling 17 nz
sliver_size 17 nz
advanced_legalizer_auto_flow 17 nz
enable_cutmetal_color_shifting 17 nz
ignore_site_rows 17 nz
libcell_based_color_shifting 17 nz
force_user_orients_only 17 nz
hierarchical_place_around_fix_cells 17 nz
clip_unoptimized_values 17 nz
register_spacing 17 nz
fanout_limit 17 nz
outer_keepout_margin 17 nz
maximum_cell_delay 17 nz
maximum_net_delay 17 nz
remove_temporary_pg_grid 17 nz
dense_modules 17 nz
port_modules 17 nz
sparse_modules 17 nz
allow_mixed_feedthroughs 17 nz
fast_route 17 nz
new_cell_name_tag 17 nz
new_port_name_tag_style 17 nz
new_split_nets_use_block_names 17 nz
hierarchy_by_name 17 nz
report_shaping_constraints 17 nz
default_toggle_rate 17 nz
routing_rule_effort_level 17 nz
coarse_grid_refinement 17 nz
custom_track_modeling_enhancement 17 nz
eco_honor_target_dly 17 nz
enable_diode_insertion_for_io_pin 17 nz
enable_gr_graph_lock 17 nz
exclude_blocked_gcells_from_congestion_report 17 nz
extra_blocked_layer_utilization_reduction 17 nz
macro_area_iterations 17 nz
macro_boundary_width 17 nz
power_aware_routing 17 nz
voltage_area_corner_track_utilization 17 nz
sdc_version 17 nz
dpt_rule_information 17 nz
grid_resolution 17 nz
report_path_group 17 nz
remove_path_groups 17 nz
si_xtalk_composite_aggr_mode 17 nz
auto_partition_design 17 nz
uniquify_block 17 nz
voltage_min 17 nz
budget_path_type 17 nz
is_dummy 17 nz
is_physical 17 nz
user_size_only 17 nz
z_offset 17 nz
output_threshold_pct_fall 17 nz
auxiliary_pad_cell 17 nz
mismatch_type 17 nz
layer_map_file_name 17 nz
clocks_with_sense 17 nz
pin_spacing 17 nz
lower_layer 17 nz
upper_layer 17 nz
report_taps 17 nz
set_blackbox_port_load 17 nz
remove_clock_latency 17 nz
optimize_subblocks 17 nz
init_data 17 nz
wrp_if 17 nz
set_track_constraint 17 nz
create_ems_message 17 nz
io_pad 17 nz
etch_vs_width_and_spacing 17 nz
gate_to_diffusion_cap 17 nz
tcnr_simulation_setup_file 17 nz
blockage_as_zero_spacing 17 nz
get_editability 17 nz
elaborate_checks 17 nz
capacitive_load_unit 17 nz
rise_capacitance 17 nz
fall_capacitance 17 nz
pin_opposite 17 nz
clear_preset_var2 17 nz
vhdl_name 17 nz
output_current_fall 17 nz
char_config 17 nz
variable_2_range 17 nz
my_ret_cell 17 nz
left_id 17 nz
reference_input 17 nz
spacing_table 17 nz
bump_type 17 nz
report_app_var 17 nz
magnet_placement 17 nz
enable_bias 17 nz
define_upf_isolation_rule 17 nz
create_mismatch_config 17 nz
fault_tolerant 17 nz
merge_object 17 nz
contact_code 17 nz
within_bbox 17 nz
power_budget 17 nz
set_block_power 17 nz
push_rdl_routes 17 nz
link_path_per_instance 17 nz
target_pwra 17 nz
bus_bit 17 nz
skip_cell 17 nz
silicon_marker_layers 17 nz
begin_keywords 17 nz
default_nettype 17 nz
relative_location 17 nz
commit_blackbox_timing 17 nz
create_matching_type 17 nz
create_pg_region 17 nz
get_defined_attributes 17 nz
gui_error_browser 17 nz
gui_exist_pref_category 17 nz
gui_exist_pref_key 17 nz
gui_get_color_value 17 nz
gui_get_pref_categories 17 nz
gui_get_pref_keys 17 nz
gui_list_vm 17 nz
gui_remove_pref_key 17 nz
gui_remove_vmbucket 17 nz
gui_set_vm 17 nz
gui_set_vmbucket 17 nz
gui_update_pref_file 17 nz
gui_write_window_image 17 nz
remove_pg_patterns 17 nz
set_annotated_check 17 nz
write_safety_register_script 17 nz
via_matrixes 17 nz
block_designs 17 nz
from_objects 17 nz
metal_layers 17 nz
failsafe_fsm_rule 17 nz
name_suffix 17 nz
width_value 17 nz
model_id 17 nz
moveable_distance 17 nz
aocvm_guardband 17 nz
sn_b 17 nz
set_noise_immunity_curve 17 nz
design_list 16 nz
place_opt_to_final_opto 16 nz
checkpoint_history 16 nz
my_liba 16 nz
report_libcell_subset 16 nz
report_lexical_unclassified_lib_cells 16 nz
mylibset_run1 16 nz
find_library_gaps 16 nz
syntax_only 16 nz
place_ios 16 nz
preferred_location 16 nz
remove_voltage_area_shapes 16 nz
remove_max_capacitance 16 nz
tracks_per_macro_pin 16 nz
report_bounds 16 nz
top_module 16 nz
enable_rde 16 nz
change_name 16 nz
control_port 16 nz
use_cases 16 nz
global_min_layer_mode 16 nz
global_max_layer_mode 16 nz
compact_hierarchical_name 16 nz
report_async_gated_registers 16 nz
pre_existing 16 nz
max_bitwidth 16 nz
exclude_clocks 16 nz
remove_clock_balance_groups 16 nz
set_vopt_target 16 nz
remove_clock_trees 16 nz
remove_multisource_clock_sink_groups 16 nz
cuts_per_row 16 nz
xml_file 16 nz
river_routing 16 nz
check_routing_corridors 16 nz
remove_routing_corridors 16 nz
report_clock_routing_rules 16 nz
minor_change 16 nz
verbose_level 16 nz
from_file 16 nz
stop_after_global_route 16 nz
attr_name 16 nz
number_of_secondary_pg_pin_connections 16 nz
set_route_opt_target_endpoints 16 nz
net_delta_temperature 16 nz
net_duration_condition_for_peak 16 nz
net_global_rms_relaxation_factor 16 nz
net_min_duty_ratio 16 nz
net_use_waveform_duration 16 nz
net_violation_rule_types 16 nz
create_dense_tap_cells 16 nz
remove_boundary_cell_rules 16 nz
default_gate_size 16 nz
default_port_external_gate_size 16 nz
timing_preserve_nets 16 nz
half_row_adjacency 16 nz
report_versions 16 nz
mask_type 16 nz
mask_fifteen 16 nz
ignore_child_cell_errors 16 nz
merge_incremental_error_data 16 nz
density_window 16 nz
match_type 16 nz
shield_min_open_loop 16 nz
latency_offset 16 nz
case_analysis_sequential_propagation 16 nz
clock_reconvergence_pessimism 16 nz
set_starrc_options 16 nz
etm_lib_work_dir 16 nz
em_only_tech_file 16 nz
back_annotate 16 nz
apl_files 16 nz
t_low 16 nz
t_high 16 nz
report_rail_minimum_path 16 nz
exec_gds2rh 16 nz
top_cell 16 nz
voltage_area_specific_lib_cells 16 nz
use_virtual_connection 16 nz
epl_max_displacement_cells 16 nz
remove_filler_references 16 nz
check_prerequisite 16 nz
layer_cutting_distance 16 nz
nl_ia 16 nz
l_tultoeatdnlwntph 16 nz
in_tnwldf 16 nz
ball_underfill 16 nz
htc_components 16 nz
package_spec 16 nz
pkg_die2 16 nz
pcb_spec 16 nz
ubump_underfill 16 nz
flow_reporting 16 nz
enable_multibit_banking 16 nz
set_global_self_gating_options 16 nz
enable_high_effort_constant_propagation 16 nz
propagate_constants_through_registers 16 nz
buffering_aware 16 nz
define_name_maps 16 nz
rst_st 16 nz
n_ni 16 nz
non_default_width_wiring_to_net 16 nz
max_preservation_size 16 nz
ignore_grid 16 nz
bump_via_landing_mode 16 nz
design_style 16 nz
spanning_tree 16 nz
mi_nu 16 nz
verdi_home 16 nz
dn_tenu 16 nz
inferred_modules 16 nz
list_designs 16 nz
my_attr 16 nz
compression_format 16 nz
enable_via_region_override 16 nz
bnhu_n 16 nz
enable_amvf_html_report 16 nz
multi_pd_shared_voltage_area_flow 16 nz
create_power_model 16 nz
target_site_def 16 nz
leakage_type 16 nz
incremental_search_repair 16 nz
target_routing_density 16 nz
enable_high_local_density_handling 16 nz
enable_unspecified_boundary_rule_check 16 nz
half_row_offset_cell_sitedef_name 16 nz
mi_nuban 16 nz
design_subblocks 16 nz
hold_buffer_margin 16 nz
time_with_margins 16 nz
block_priority 16 nz
reuse_rbs_workers 16 nz
watchdog_timer_enabled 16 nz
report_net_estimation_rule 16 nz
honor_std_cell_drc 16 nz
allow_pins_in_narrow_macro_channels 16 nz
exclude_clocks_from_feedthroughs 16 nz
congestion_driven_mode 16 nz
i_ni_tnw 16 nz
default_static_probability 16 nz
top_layer_only 16 nz
number_of_vias_over_net_max_layer 16 nz
skip_antenna_analysis_for_nets 16 nz
same_as_macro_pin 16 nz
sh_new_variable_message_in_proc 16 nz
get_mem 16 nz
black_box_is_leaf_cell 16 nz
deprioritize_io_path_groups 16 nz
si_filter_per_aggr_noise_peak_ratio 16 nz
use_pt_delay 16 nz
check_pg_drc 16 nz
create_pg_mesh_pattern 16 nz
create_trunk_pin_to_pin 16 nz
set_fm_eco_mode 16 nz
get_pin_blockages 16 nz
get_pin_guides 16 nz
get_supply_ports 16 nz
open_mode 16 nz
budget_attributes 16 nz
is_fs_eco_add 16 nz
is_new_cell_allowed 16 nz
propagated_clock 16 nz
same_net_min_spacing 16 nz
pin_bus 16 nz
voltage_area_rules 16 nz
ref_cell 16 nz
wire_spacing 16 nz
boundary_stub_range 16 nz
create_alignment_marker_cell 16 nz
remove_all 16 nz
internal_percent 16 nz
promote_constraints 16 nz
create_blackbox_generated_clock 16 nz
gating_elements 16 nz
edge_shift 16 nz
enable_pin 16 nz
set_verification_priority 16 nz
set_ctp_constraints 16 nz
max_displacement 16 nz
remove_topology_nodes 16 nz
remove_bounds 16 nz
internal_clocks 16 nz
wrp_of 16 nz
top_server 16 nz
mmb_processor 16 nz
cam_processor 16 nz
check_stitched_eps 16 nz
wrp_clock 16 nz
report_scan_path 16 nz
empty_logic_module 16 nz
keep_boundary 16 nz
write_pin_constraints 16 nz
get_topology_repeaters 16 nz
topological_map 16 nz
from_existing_pins 16 nz
drc_error_waiver 16 nz
create_track_pattern 16 nz
device_type 16 nz
to_layer 16 nz
remove_layers 16 nz
scan_signal 16 nz
min_pulse_width_low 16 nz
rise_propagation 16 nz
basic_template 16 nz
retention_dff 16 nz
save_action 16 nz
related_devices 16 nz
sens_receiver_capacitance_rise 16 nz
get_via_defs 16 nz
allow_missing 16 nz
check_supply_equivalence 16 nz
set_safety_register_rule 16 nz
create_safety_core_rule 16 nz
remove_cell 16 nz
remove_ports 16 nz
topology_nodes 16 nz
create_sadp_track_rule 16 nz
offset_x 16 nz
offset_y 16 nz
target_location 16 nz
calibre_agf_cell_extents 16 nz
map_qtf_layers 16 nz
temperature_coefficient 16 nz
eeq_cell_port_file 16 nz
source_layer 16 nz
set_clock_jitter 16 nz
set_register_type 16 nz
remove_annotated_check 16 nz
report_net_fanout 16 nz
remove_output_delay 16 nz
compare_lib 16 nz
capture_pin 16 nz
set_autofix_async 16 nz
set_mbist_element 16 nz
lower_domain_boundary 16 nz
set_retention_elements 16 nz
enable_state_propagation_in_add_power_state 16 nz
create_macro_groups 16 nz
get_annotation_shapes 16 nz
get_clock_skew_groups 16 nz
get_lib_pin 16 nz
get_metal_areas 16 nz
get_pseudo_tsvs 16 nz
gui_create_task 16 nz
gui_create_task_item 16 nz
gui_create_user_widget_group 16 nz
gui_remove_vm 16 nz
gui_update_vm 16 nz
gui_write_utable 16 nz
log_trace 16 nz
set_colors 16 nz
snap_objects 16 nz
write_app_options 16 nz
collection_of_lib_cells 16 nz
via_pattern 16 nz
include_original_feedthroughs 16 nz
tolerance_distance 16 nz
chain_name 16 nz
site_arrays 16 nz
prefix_name 16 nz
direction_list 16 nz
marker_name 16 nz
dir_path 16 nz
polygon_for_pga 16 nz
o_reg4 16 nz
top_net_of_hierarchical_group 16 nz
cursor_edge 16 nz
object_edge 16 nz
edge_radius 16 nz
preferred_track 16 nz
track_end_grid 16 nz
fix_orientation 16 nz
macro_by_color 16 nz
all_colors 16 nz
stack_blk 16 nz
block_map 16 nz
p_in 16 nz
set_active_clocks 16 nz
block_based 16 nz
cptout_reg 16 nz
fp_size 16 nz
saif_name 16 nz
place_initial 16 nz
out_hold 16 nz
b_out1 16 nz
sh_enable_page_mode 15 nz
start_time 15 nz
host_names 15 nz
close_block 15 nz
lib_a 15 nz
remove_max_transition 15 nz
connection_class 15 nz
inst_2 15 nz
icg_auto_bound_fanout_limit 15 nz
congestion_expansion_direction 15 nz
optimize_pin_access_strategies 15 nz
enable_threaded_advanced_legalizer 15 nz
clock_only 15 nz
ladder_name 15 nz
add_name 15 nz
on_state 15 nz
rc_congestion_ignored_layers 15 nz
topological_ndr 15 nz
equal_opposite_propagation 15 nz
ff_infer_sync_set_reset 15 nz
scan_in 15 nz
enable_second_pass_multibit_banking 15 nz
element_separator_style 15 nz
expanded_name_style 15 nz
leakage_scenario 15 nz
set_clock_balance_point 15 nz
get_modes 15 nz
target_skew 15 nz
target_latency 15 nz
y_spacing 15 nz
enable_subtree_synthesis_aware_ccd 15 nz
htree_only 15 nz
htree_lib_cells 15 nz
fishbone_max_sub_tie_distance 15 nz
via_rule_name 15 nz
template_1_3231 15 nz
set_via_def 15 nz
add_to_edit_group 15 nz
deep_nwell 15 nz
deep_pwell 15 nz
metal_preferred 15 nz
var_spacing_to_same_net 15 nz
mask_constraints 15 nz
enable_ndr_tapering_on_voltage_rule 15 nz
pin_taper_mode 15 nz
default_width 15 nz
use_wide_wire_effort_level 15 nz
use_wide_wire_to_input_pin 15 nz
use_wide_wire_to_output_pin 15 nz
use_wide_wire_to_pad_pin 15 nz
use_wide_wire_to_port 15 nz
advance_node_timing_driven_effort 15 nz
optimize_partition_size_for_drc 15 nz
post_detail_route_fix_soft_violations 15 nz
coaxial_below 15 nz
pg_shield_distance_threshold 15 nz
size_only_mode 15 nz
remove_floating_shapes 15 nz
read_drc_error_file 15 nz
treat_terminal_as_voltage_source 15 nz
check_targeted_boundary_cells 15 nz
default_diode_protection 15 nz
default_port_external_antenna_area 15 nz
port_antenna_mode 15 nz
check_antenna_on_pg 15 nz
antenna_on_iteration 15 nz
replace_abutment 15 nz
exception_cells 15 nz
ignore_blockages_in_cells 15 nz
last_run_full_chip 15 nz
target_clock_nets 15 nz
exclude_command_class 15 nz
pg_augmentation 15 nz
apply_nondefault_rules 15 nz
space_to_clock_nets 15 nz
fill_all_tracks 15 nz
avoid_net_types 15 nz
matched_wire 15 nz
bus_corner_type 15 nz
bus_tap_off_shielding 15 nz
match_box 15 nz
diffpair_twist_jumper_offset 15 nz
single_loop_match 15 nz
single_loop_match_min_spacing 15 nz
move_effort 15 nz
top_right 15 nz
use_hier_ref_libs 15 nz
remove_modes 15 nz
commit_hier_optimization 15 nz
enable_redhawk 15 nz
switch_model_files 15 nz
macro_models 15 nz
icc_activity 15 nz
pg_pin_power 15 nz
switching_power 15 nz
random_distribution 15 nz
num_instances 15 nz
honor_user_net_weight 15 nz
allow_move_other_cells 15 nz
path_loads 15 nz
preplace_group_repeaters 15 nz
get_repeater_paths_info 15 nz
lu_lto 15 nz
uppnilfiilnml_tulauddnilmuxlotmbnilu 15 nz
nilan_na 15 nz
left_margin 15 nz
analyze_high_power_instances_autodetect 15 nz
analyze_high_power_instances_autodetect_threshold 15 nz
max_level_allow_ungating 15 nz
register_count 15 nz
allow_tieoffs_for_latches 15 nz
max_shift_register_length 15 nz
to_ia_nu 15 nz
show_verbose_paths 15 nz
create_port_bus 15 nz
is_3dic_mode 15 nz
bit_blast 15 nz
insertion_post_logic_opto 15 nz
test_bsd_default_bidir_delay 15 nz
to_ieu 15 nz
tp_enable_clock_tapping_points 15 nz
fib_logic_cell_prefix 15 nz
psc_track_offset 15 nz
metal_layer1 15 nz
exclude_layer1 15 nz
exclude_purpose1 15 nz
metal_layer2 15 nz
exclude_layer2 15 nz
exclude_purpose2 15 nz
output_net_text 15 nz
metal_layer 15 nz
disable_merge_buffer_refill 15 nz
file_editor_command 15 nz
gui_custom_setup_files 15 nz
vhdl_generate 15 nz
vhdl_generate_separator 15 nz
my_file 15 nz
mixed_language_instantiation 15 nz
db_files 15 nz
central_output_dir 15 nz
use_db_rail_names 15 nz
milkyway_exec 15 nz
ideal_network 15 nz
max_min_delay 15 nz
allow_voltage_violation 15 nz
is_upf_mim_primary_instance 15 nz
skip_retention_on_dft_register 15 nz
unmap_iso_with_els_failure 15 nz
upf_enable_state_propagation_in_add_power_state 15 nz
vr_dualrail_cost 15 nz
report_skipped_pins 15 nz
power_integrity_analysis_engine 15 nz
use_ref_libs_only 15 nz
list_of_regions 15 nz
pin_extend0 15 nz
signoff_options_file 15 nz
channel_detect_mode 15 nz
enable_spare_cell_placement 15 nz
fix_ios 15 nz
ir_verbose 15 nz
legalizer_driven_placement 15 nz
max_pins_per_square_micron 15 nz
perturbation_effort 15 nz
power_density_effective_resistance_layer 15 nz
use_tall_blockages 15 nz
avoid_pins_under_preroute_layers 15 nz
avoid_pins_under_preroute_libpins 15 nz
disable_drc_rules_in_access_check 15 nz
enable_drc_rules_in_access_check 15 nz
enable_early_data_support 15 nz
enable_safety_register_groups_dual_taps 15 nz
enable_via_ladder_checks 15 nz
max_legality_failures 15 nz
min_bump_shape_spacing 15 nz
min_probe_bumps_quad_spacing 15 nz
min_routing_blockage_spacing 15 nz
min_routing_shape_spacing 15 nz
min_stitching_zone_spacing 15 nz
allow_disconnected_gclocks 15 nz
flow_control 15 nz
get_dff_connections 15 nz
derive_macro_keepout 15 nz
ualn_no 15 nz
teualn_no 15 nz
align_pins_on_parallel_edges 15 nz
immediately_buffer_ios 15 nz
legalize_effort 15 nz
keep_port_depth 15 nz
large_threshold 15 nz
color_metal_cut_internally_for_drc 15 nz
default_tag 15 nz
discard_stackvia_with_drc 15 nz
honor_ndr_same_net_spacing 15 nz
honor_ndr_spacing_drc 15 nz
std_rail_from_refname 15 nz
treat_cell_type_as_macro 15 nz
treat_fat_blockage_as_fat_metal 15 nz
treat_fixed_stdcell_as_macro 15 nz
auto_generate_hard_blockage_channel_width 15 nz
auto_generate_soft_blockage_channel_width 15 nz
get_power_clock_scaling_single_objects_only 15 nz
enable_save 15 nz
create_switching_activity_view 15 nz
enclosure_within_metal 15 nz
update_on_route_eco_nets_only 15 nz
forbid_new_metal_by_layer_name 15 nz
voltage_range_min 15 nz
voltage_range_max 15 nz
continue_after_large_design_rule_value_error 15 nz
elapsed_time_limit 15 nz
user_defined_partition 15 nz
contact_layers 15 nz
track_offset 15 nz
multi_thread 15 nz
enable_multi_input_switching_analysis 15 nz
pba_exhaustive_endpoint_path_limit 15 nz
pocvm_max_transition_sigma 15 nz
scaling_calculation_compatibility 15 nz
continue_flow_on_check_hier_design_errors 15 nz
gui_create_task_page 15 nz
auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level 15 nz
report_clock_trunk_endpoints 15 nz
net_type_based_blockage_boundary_gcell_enhancement 15 nz
set_virtual_pad 15 nz
shaping_constraints 15 nz
voltage_max 15 nz
is_freeform 15 nz
ems_database 15 nz
max_fall_delay 15 nz
line_width 15 nz
query_text 15 nz
base_lib 15 nz
output_threshold_pct_rise 15 nz
time_unit 15 nz
voltage_unit 15 nz
user_multibit_width 15 nz
is_unconnected 15 nz
manufacturing_shape 15 nz
routing_blockages 15 nz
layer_names 15 nz
eti_nd 15 nz
m_dimension 15 nz
allow_feedthrough_type 15 nz
voltage_area_rule 15 nz
region_names 15 nz
create_ml_data 15 nz
set_blackbox_port_drive 15 nz
remove_generated_clock 15 nz
duty_cycle 15 nz
compile_logical 15 nz
check_design_for_clock_trunk_planning 15 nz
allow_buffering 15 nz
show_paths 15 nz
check_scan_chain 15 nz
output_wrapper_cells_only 15 nz
set_pipeline_scan_data_configuration 15 nz
resistance_fs_extract_nets 15 nz
netlist_minres_threshold 15 nz
net_id 15 nz
add_pg_pin_to_db 15 nz
merge_action 15 nz
from_layer 15 nz
pin_association 15 nz
rise_delay_intercept 15 nz
fpga_timing_type 15 nz
va_rise_constraint 15 nz
set_check_library_options 15 nz
simple_front_side_bump 15 nz
set_lib_max_trans_table 15 nz
merge_models 15 nz
remove_modules 15 nz
print_suppressed_messages 15 nz
shared_voltage_area 15 nz
no_retention 15 nz
remove_voltage_areas 15 nz
write_name_map 15 nz
reference_layer 15 nz
edit_groups 15 nz
hdl_block 15 nz
stop_auto_save 15 nz
report_place 15 nz
ring_pin 15 nz
set_annotated_power 15 nz
model_type 15 nz
couple_noncritical_nets 15 nz
netlist_instance_section 15 nz
layer_info_additional_file 15 nz
hierarchical_coupling_report_file 15 nz
set_wire_load_mode 15 nz
list_of_designs 15 nz
set_bsd_compliance 15 nz
set_bsd_port 15 nz
save_signal 15 nz
restore_signal 15 nz
create_power_state_group 15 nz
close_ems_databases 15 nz
create_geo_mask 15 nz
debug_script 15 nz
get_blackbox_generated_clocks 15 nz
get_bond_pad_defs 15 nz
get_keepout_margins 15 nz
gui_delete_toolbar 15 nz
gui_delete_toolbar_item 15 nz
gui_get_charts_data 15 nz
gui_get_window_ids 15 nz
gui_zoom 15 nz
print_message_info 15 nz
remove_antenna_rules 15 nz
remove_generated_clocks 15 nz
remove_multisource_clock_subtree_constraints 15 nz
report_parallel 15 nz
report_parasitics_derate 15 nz
set_disable_tie_insert 15 nz
set_pg_mask_constraint 15 nz
win_select_objects 15 nz
rtl_statement 15 nz
column_number 15 nz
percent_goal 15 nz
list_of_rule_names 15 nz
paths_per_endpoint 15 nz
pg_model 15 nz
to_object 15 nz
coord_list 15 nz
corner_names 15 nz
lower_w 15 nz
upper_w 15 nz
half_track 15 nz
placement_blockages 15 nz
spacing_list 15 nz
path_pattern 15 nz
relative_to 15 nz
do_not_check_shorts 15 nz
depth_value 15 nz
class_list 15 nz
layer_name_number_pair_list 15 nz
units_per_micron 15 nz
tool_layer_number 15 nz
sealring_name 15 nz
power_mode 15 nz
ref_cells 15 nz
max_rows 15 nz
prefix_string 15 nz
column_specs 15 nz
blk_inst 15 nz
write_eco_design 15 nz
from_type_list 15 nz
to_type_list 15 nz
pg_mesh 15 nz
sim_setup_simulator 15 nz
sim_setup_library 15 nz
set_coupling_separation 15 nz
pay_out_reg 15 nz
clk_adder_div2 15 nz
my_fec_encoder 15 nz
boundary_check 15 nz
top_clk2 15 nz
place_opt_to_initial_opto 14 nz
block_list 14 nz
remove_target_library_subset 14 nz
libcell_list 14 nz
design_under_test 14 nz
auto_infer_design 14 nz
rule_based_name_matching 14 nz
report_auto_floorplan_constraints 14 nz
pos_edge_flip_flop 14 nz
neg_edge_flip_flop 14 nz
add_to_placement_attraction 14 nz
ignore_fixed 14 nz
cong_restruct_depth_aware 14 nz
wide_cell_use_model 14 nz
get_placement_ir_drop_target 14 nz
optimize_orientations 14 nz
extreme_power 14 nz
use_case_type 14 nz
early_design 14 nz
ckpt_pre_map 14 nz
unloaded_propagation 14 nz
infer_mux_override 14 nz
exact_map 14 nz
bus_registers_only 14 nz
range_separator_style 14 nz
path_group_list 14 nz
set_qor_data_metric_properties 14 nz
expand_levels 14 nz
to_mode 14 nz
gate_relocation 14 nz
enable_targeted_ccd_wns_optimization 14 nz
report_clock_balance_groups 14 nz
mark_clock_trees 14 nz
htree_routing_rule 14 nz
flexible_htree_synthesis 14 nz
report_multisource_clock_tap_options 14 nz
remove_multisource_clock_tap_options 14 nz
add_to_multisource_clock_sink_group 14 nz
remove_from_multisource_clock_sink_group 14 nz
cut_layer_names 14 nz
get_via_ladders 14 nz
zero_spacing 14 nz
analog_ground 14 nz
analog_power 14 nz
analog_signal 14 nz
derive_metal_cut_routing_guides 14 nz
default_reference_rule 14 nz
ignore_var_spacing_to_shield 14 nz
single_connection_to_pins 14 nz
create_diodes 14 nz
widen_wires 14 nz
od_tap_distance 14 nz
tap_cells 14 nz
excluded_cell_types 14 nz
pre_eco_design 14 nz
visible_only 14 nz
hierarchy_level 14 nz
fill_shielded_clock 14 nz
all_runset_layers 14 nz
space_to_clock_nets_on_adjacent_layer 14 nz
remove_by_rule 14 nz
layer_spacings 14 nz
shield_min_shield_seg 14 nz
shield_min_signal_seg 14 nz
ddr_buf 14 nz
respect_blockages 14 nz
remove_rp_group_options 14 nz
bottom_right 14 nz
override_alignment 14 nz
annotate_power 14 nz
report_abstract_inclusion_reason 14 nz
disable_cond_default_arcs 14 nz
port_type_mismatch 14 nz
starrc_mode 14 nz
voltage_drop_or_rise 14 nz
minimum_path_resistance 14 nz
reset_power_switch_resistance 14 nz
gds_file 14 nz
net_names 14 nz
min_distance_buffer_to_load 14 nz
report_eco_physical_changes 14 nz
revert_eco_changes 14 nz
unplaced_cells 14 nz
report_eco_placement_net_weight 14 nz
check_connection 14 nz
vertical_repeater_spacing 14 nz
eco_change_legal_reference 14 nz
bnhu_tiiu 14 nz
pcb_die1 14 nz
auto_detect_cts_options 14 nz
effective_r_aware 14 nz
partition_auto_max 14 nz
partition_auto_min 14 nz
partition_auto_sinks 14 nz
partition_base_count 14 nz
powershape_high_power_instances 14 nz
powershape_separate_instances 14 nz
uaan_tu 14 nz
optimize_small_design 14 nz
small_design_threshold 14 nz
fanin_sequential_name_prefix 14 nz
sequential_delay_register_name_prefix 14 nz
enable_incremental_multibit_banking 14 nz
hold_area_budgeting 14 nz
optimize_icgs_use_timing_driven_splitting 14 nz
disable_async_logic_push_out_for_latches 14 nz
gating_async_set_reset 14 nz
u_itdlibu 14 nz
auto_exception_disable_self_arc 14 nz
cto_toggle_rate_scale 14 nz
run_custom_compiler 14 nz
nianu_n 14 nz
create_cell_bus 14 nz
enable_rule_based_query 14 nz
on_disk_operation 14 nz
repeater_begin_prefix 14 nz
repeater_end_prefix 14 nz
scan_chain_report 14 nz
scandef_use_marker_cells 14 nz
test_bsd_default_delay 14 nz
test_core_wrap_dft_signal_per_partition 14 nz
test_core_wrap_exclude_soft_core_pin_wrap 14 nz
test_core_wrp_upf_dw_mv_report 14 nz
tp_enable_partition_search 14 nz
high_capacity_workers 14 nz
net_text_on 14 nz
list_of_pairs 14 nz
allow_multiple_top 14 nz
allow_same_block 14 nz
logfile_format 14 nz
register_suffix_on_field 14 nz
analyze_verbose 14 nz
port_dimension_mismatch_error 14 nz
sequential_pruning 14 nz
u_bot 14 nz
update_timing_view_for_pt_delay 14 nz
trace_option 14 nz
explore_create_aggregate 14 nz
match_lexical_cell_height 14 nz
match_lexical_cell_tile_width 14 nz
match_lexical_circuit_clockgate 14 nz
match_lexical_circuit_device_sizing_variant 14 nz
match_lexical_circuit_eco 14 nz
match_lexical_circuit_layout_density_variant 14 nz
match_lexical_circuit_layout_variant_1 14 nz
match_lexical_circuit_layout_variant_2 14 nz
match_lexical_circuit_multibit 14 nz
match_lexical_circuit_topology_variant 14 nz
match_lexical_device_channel_length 14 nz
match_lexical_device_type 14 nz
match_lexical_electrical_delay_opt_variant 14 nz
match_lexical_electrical_hold_opt_variant 14 nz
match_lexical_electrical_property_variant 14 nz
match_lexical_electrical_setup_opt_variant 14 nz
match_lexical_electrical_slew_opt_variant 14 nz
match_lexical_electrical_symmetry_variant 14 nz
match_lexical_electrical_timing_arc_variant 14 nz
match_lexical_userdef_property_1 14 nz
match_lexical_userdef_property_2 14 nz
match_lexical_userdef_property_3 14 nz
match_lexical_well_substrate_bias_architecture 14 nz
allow_square_bracket_to_match_underscore 14 nz
case_insensitive 14 nz
gupf_report_missing_objects 14 nz
max_supply_count_without_driver 14 nz
un_no 14 nz
power_model_lib 14 nz
preserve_logic_in_boolean_expr 14 nz
generate_mv_constraints 14 nz
track_no_new_cells 14 nz
num_regions 14 nz
min_floating_island_size 14 nz
grd_command 14 nz
pg_script_file 14 nz
tech_node 14 nz
balance_registers 14 nz
enhanced_low_power_version 14 nz
disable_advanced_access_check_on_libcells 14 nz
enable_cut_metal_color_alignment 14 nz
standard_cell_sitedef_name 14 nz
enable_horizontal_cell_shifting 14 nz
hard_allow_non_rp_cells 14 nz
do_path_opt 14 nz
groups_count_max 14 nz
bbt_fixed_delay 14 nz
pin_constr_generation 14 nz
inner_keepout_margin 14 nz
priority_size 14 nz
auto_pin_blockages_min_pins 14 nz
congestion_iters 14 nz
conservative_auto_pin_blockage_size 14 nz
grouping_by_hierarchy 14 nz
hierarchy_area_threshold 14 nz
exclude_inout_nets_from_feedthroughs 14 nz
ignore_pin_spacing_constraint_to_pg 14 nz
treat_pg_as_shield 14 nz
power_switch_resistance 14 nz
internal_mode 14 nz
create_liberty_view 14 nz
inauxlatonlnodl_tulnoeaiutinlitan 14 nz
number_of_vias_under_net_min_layer 14 nz
treat_all_cover_cells_as_lib_cells_for_routing 14 nz
antenna_verbose_level 14 nz
max_antenna_fixing_pin_count_threshold 14 nz
top_layer_antenna_fix_threshold 14 nz
sh_source_uses_search_path 14 nz
enable_line_editing 14 nz
line_editing_mode 14 nz
macro_name 14 nz
synopsys_root 14 nz
thermal_database 14 nz
heat_transfer_rate 14 nz
analyze_subcircuit_use_pulse_waveform 14 nz
analyze_subcircuit_use_real_pg_supply_name 14 nz
aocvm_enable_clock_network_only 14 nz
delay_calc_enhanced_ccsn_waveform_analysis 14 nz
delay_calc_waveform_analysis_constraint_arcs_compatibility 14 nz
enable_multi_input_switching_timing_window_filter 14 nz
enable_netlist_constant_transition 14 nz
frequency_based_max_cap 14 nz
max_parallel_computations 14 nz
ocvm_enable_distance_analysis 14 nz
open_block_exclude_file_line_info 14 nz
set_pocvm_corner_sigma 14 nz
rh_file_use_clock_arrival 14 nz
save_block_exclude_file_line_info 14 nz
si_xtalk_composite_aggr_quantile_high_pct 14 nz
create_pg_stapling_vias 14 nz
extract_svf 14 nz
gui_show_command_form 14 nz
reparent_cells 14 nz
report_port_buses 14 nz
report_power_model 14 nz
get_clock_groups 14 nz
get_routing_corridor_shapes 14 nz
is_compressed 14 nz
is_memory_cell 14 nz
constraint_groups 14 nz
glitch_power 14 nz
is_placed 14 nz
ems_check 14 nz
xy_distance 14 nz
current_unit 14 nz
slew_derate_from_library 14 nz
pin_capacitance 14 nz
density_type 14 nz
window_step 14 nz
supply_constant 14 nz
preferred_pin 14 nz
is_owned_by_pad 14 nz
n_dimension 14 nz
is_rigid_boundary 14 nz
eeq_class 14 nz
cut_mask_constraint 14 nz
voltage_area_name 14 nz
add_to_matching_type 14 nz
bump_cluster 14 nz
design_boundary 14 nz
remove_types 14 nz
create_blackbox_load_type 14 nz
max_period_multiplier 14 nz
tcd_spacing 14 nz
set_pvt 14 nz
working_dir 14 nz
remove_io_guides 14 nz
remove_from_io_guide 14 nz
remove_edit_groups 14 nz
remove_topology_edges 14 nz
reset_state 14 nz
head_elements 14 nz
ams_wrapper 14 nz
shadow_wrapper 14 nz
clock_controller 14 nz
clock_based_fanout_limit 14 nz
get_busplans 14 nz
report_matching_types 14 nz
report_block_pin_constraints 14 nz
move_objects 14 nz
report_pin_name_synonym 14 nz
parameter_name 14 nz
get_design_checks 14 nz
rpv_vs_width_and_length 14 nz
netlist_smc_formula 14 nz
netlist_corner_file 14 nz
ccp_extraction_file 14 nz
trim_metal_blockage_around_pin 14 nz
pin_equal 14 nz
input_low_value 14 nz
worst_case_tree 14 nz
err_template 14 nz
master_pin 14 nz
above_high 14 nz
steady_state_current_high 14 nz
test_1 14 nz
delay_template_7x7 14 nz
related_ccb_node 14 nz
tap_boundary_wall_cell_properties 14 nz
lle_devices 14 nz
lle_params 14 nz
output_format 14 nz
set_cell_site 14 nz
target_library 14 nz
report_lib_groups 14 nz
input_map_file 14 nz
remove_grids 14 nz
unsuppress_message 14 nz
async_clamp_value 14 nz
set_non_bias_approved_list 14 nz
through_silicon_via_def 14 nz
get_antenna_rule_names 14 nz
mask_five 14 nz
mask_six 14 nz
names_file 14 nz
bump_region_patterns 14 nz
enable_restructured_rtl_generation 14 nz
set_physical_constraint 14 nz
vertical_layer 14 nz
scattered_pin 14 nz
concurrent_event_analysis_max_process 14 nz
site_def_name 14 nz
route_3d_rdl 14 nz
pin_types 14 nz
power_reduction 14 nz
extract_via_caps 14 nz
oa_bus_bit 14 nz
marker_generation 14 nz
conducting_layers 14 nz
max_via_array_spacing 14 nz
fscompare_total_coupling_threshold 14 nz
cap_scale 14 nz
create_tech 14 nz
report_test 14 nz
static_noise 14 nz
hierarchical_separators 14 nz
list_test_modes 14 nz
scancompression_mode 14 nz
set_mbist_controller 14 nz
supply_set_name 14 nz
create_hdl2upf_vct 14 nz
upf_version 14 nz
get_utilization_configurations 14 nz
check_script 14 nz
compare_collections 14 nz
create_edit_group 14 nz
create_failsafe_fsm_group 14 nz
create_ml_db 14 nz
create_safety_error_code_group 14 nz
get_physical_constraints 14 nz
get_pin_buses 14 nz
get_stub_chains 14 nz
gui_change_selection_utable 14 nz
gui_close_utable 14 nz
gui_show_window_toolbar 14 nz
infer_switching_activity 14 nz
remove_checkpoint_reports 14 nz
remove_clock_uncertainty 14 nz
report_antenna_rules 14 nz
report_name_rules 14 nz
save_drc_error_data 14 nz
set_extract_model_options 14 nz
set_min_pulse_width 14 nz
pin_guides 14 nz
net_a 14 nz
host_dies 14 nz
to_value 14 nz
va_boundary 14 nz
add_357 14 nz
add_252 14 nz
rise_exclude 14 nz
fall_exclude 14 nz
via_matrix_0 14 nz
post_cts_opto 14 nz
die_name 14 nz
layer_name_list 14 nz
io_ring2 14 nz
switch_name 14 nz
process_layer 14 nz
clk_b5 14 nz
curved_polygon 14 nz
i_trdy_de 14 nz
i_trdy_dd 14 nz
open_site 14 nz
assigned_to 14 nz
rb_4683 14 nz
column_type 14 nz
data_name 14 nz
u_dft_top_ip 14 nz
net_property 14 nz
pin_property 14 nz
pins_only 14 nz
case_analysis 14 nz
drc_error_types 14 nz
align_pins_to_tracks 14 nz
metal_area_holes 14 nz
lsi_10k 14 nz
control_0 14 nz
control_1 14 nz
test_clk_net1 14 nz
sig_width 14 nz
exp_width 14 nz
block_module_names 14 nz
my_output 14 nz
multi_scenario_working_directory 14 nz
scale_parasitics 14 nz
set_voltage_levels 14 nz
set_si_noise_analysis 14 nz
set_timing_budget 14 nz
etm_vddtop 14 nz
cut_mask 13 nz
from_level 13 nz
is_soft_macro 13 nz
list_commands 13 nz
set_synlib_dont_use 13 nz
report_lexical_ignored_lib_cells 13 nz
gui_plot_lib_cells_attributes 13 nz
create_macro_array 13 nz
keep_bounds 13 nz
keep_placement_blockages 13 nz
remove_early_data_check_records 13 nz
create_floating_pg 13 nz
voltage_area_shape_1 13 nz
get_power_strategies 13 nz
enable_advanced_mv_cell_placement 13 nz
check_equivalent_power_domains 13 nz
remove_min_capacitance 13 nz
my_macro 13 nz
remove_bound_shapes 13 nz
remove_from_placement_attraction 13 nz
icg_auto_bound 13 nz
snps_indesign_rh_rail 13 nz
spread_repeater_paths 13 nz
enable_multi_cell_track_capacity_check 13 nz
num_tracks_for_access_check 13 nz
use_eol_spacing_for_access_check 13 nz
allow_touch_track_for_access_check 13 nz
reduce_conservatism_in_eol_check 13 nz
preroute_shape_merge_distance 13 nz
allow_new_cells 13 nz
optimize_ndr_user_rule_names 13 nz
multiplier_spacing 13 nz
multiplier_width 13 nz
small_region_area_recovery 13 nz
advanced_logic_restructuring_wirelength_costing 13 nz
use_generated_clock_scaling_factor 13 nz
output_supply_port 13 nz
dynamic_vectorless 13 nz
remove_ignored_layers 13 nz
min_layer_mode 13 nz
remove_clock_tree_options 13 nz
report_boundary_optimization 13 nz
ff_infer_async_set_reset 13 nz
disable_qn_usage 13 nz
b_reg 13 nz
enable_multibit_feature 13 nz
prefer_registers_with_multibit_equivalent 13 nz
high_effort_area 13 nz
report_list 13 nz
num_paths 13 nz
max_level 13 nz
check_clock_gate_library_cell_availability 13 nz
reset_clock_gate_latency 13 nz
copy_exceptions_across_modes 13 nz
from_mode 13 nz
ml_delay_opto_dir 13 nz
ignore_for_icg_reordering 13 nz
comb_distance 13 nz
tap_selection 13 nz
robustness_corner 13 nz
interclock_skew 13 nz
create_via_ladder 13 nz
report_via_rules 13 nz
is_pattern_must_join 13 nz
remove_routing_corridor_shapes 13 nz
extra_via_off_grid_cost_multiplier_by_layer_name 13 nz
via_ladder_upper_layer_via_connection_mode 13 nz
topology_eco_effort_level 13 nz
coaxial_above 13 nz
write_drc_error_data 13 nz
top_boundary_cells 13 nz
bottom_boundary_cells 13 nz
min_row_width 13 nz
max_leakage_vt_order_violations 13 nz
fill_remaining 13 nz
small_filler_stacking 13 nz
set_cell_vt_type 13 nz
set_vt_filler_rule 13 nz
hard_placement_blockage 13 nz
enable_icv_explorer_mode 13 nz
technology_file 13 nz
advanced_guidance_for_rules 13 nz
fix_detail_route_drc 13 nz
check_only_visible_layers 13 nz
voltage_drop_threshold 13 nz
tcd_fill 13 nz
create_heat_maps 13 nz
bus_pin_trunk_offset 13 nz
layer_grid_mode 13 nz
diffpair_twist_jumper_enable 13 nz
diffpair_twist_jumper_interval 13 nz
diffpair_twist_jumper_style 13 nz
shield_connect_mesh_overlap 13 nz
shield_connect_route 13 nz
shield_connect_to_supply 13 nz
shield_second_net 13 nz
analyze_placement 13 nz
include_objects 13 nz
preserve_reference_editability 13 nz
pre_placement 13 nz
case_analysis_propagate_through_icg 13 nz
pre_route 13 nz
use_ccd_latency 13 nz
setup_delay 13 nz
spef_files 13 nz
rail_scenario 13 nz
license_checkout_mode 13 nz
script_name 13 nz
synopsys_pt 13 nz
measure_from 13 nz
punch_port 13 nz
set_eco_power_intention 13 nz
spare_cell 13 nz
layer_scale_list 13 nz
report_repeater_group_constraints 13 nz
remove_repeater_group_constraints 13 nz
multi_bit 13 nz
cutlines_of_net_groups 13 nz
pin_pair 13 nz
variant_cell_swapping 13 nz
inuni_nlunqtno 13 nz
uaaiwl_tuluiiuyluulutopanlet 13 nz
die_heights 13 nz
inst_name 13 nz
power_depth_ratio 13 nz
set_aocvm_coefficient 13 nz
i_ne 13 nz
todt_tdtuaay 13 nz
skew_opt_default_balance_point_macros 13 nz
module_name_prefix 13 nz
save_and_restore_ndr_auto_mode 13 nz
ignore_const_values_on_scan_pins_during_constant_propagation 13 nz
preserve_rtl_clock_phase_strictly 13 nz
swap_ignoring_user_size_only 13 nz
auto_exception_output_ports_balance_point 13 nz
default_max_transition 13 nz
improvement_mode_version 13 nz
check_for_wire_loop 13 nz
allow_multiple_subset_names 13 nz
risc_core 13 nz
create_ports 13 nz
all_high_transitive_fanout 13 nz
pulse_all_clocks 13 nz
occ_spc_chain_arch_flat_flow 13 nz
set_false_path_on_lockups 13 nz
add_wrapper_cells_to_power_domains 13 nz
test_wrp_power_domain_aware_dw_wrp_clk 13 nz
clock_signal 13 nz
tp_do_not_generate_force_no_scan_constraint 13 nz
tp_enable_clock_gating 13 nz
tp_instance_name_prefix 13 nz
tp_no_udtp_constraint_generation_for_advisor 13 nz
tp_set_dtc_name 13 nz
tp_show_report_in_log 13 nz
enable_custom_setup_files 13 nz
hdal_uitubanu 13 nz
maximum_while_loop_iterations 13 nz
display_lm_messages 13 nz
get_command_scope 13 nz
max_wait_time 13 nz
lex_classification 13 nz
keep_partial_results 13 nz
enable_subblock_optimization 13 nz
check_ls_ground_supply_netgroup 13 nz
check_ls_power_supply_netgroup 13 nz
ignore_mib_checking_error 13 nz
cell_attributes 13 nz
ao_infer_csn_rule 13 nz
iso_infer_csn_rule 13 nz
ls_infer_csn_rule 13 nz
ret_infer_csn_rule 13 nz
continue_infer_pg_with_conflict 13 nz
auto_infer_supply_connections 13 nz
create_switch_place_holder_cells 13 nz
enable_logic_expr_new_processing 13 nz
ignore_ls_main_rail_ground_supply 13 nz
prevent_uniquification_in_load_commit_upf 13 nz
report_pst_internal_states_names 13 nz
set_els_cell_naming_rule 13 nz
skip_single_rail_for_non_primary_iso_supply 13 nz
use_preswitched_supply_for_macro_pins 13 nz
write_crosstool_no_upf_update_command 13 nz
do_physical_checks 13 nz
power_integrity_indesign_post_tcl_proc 13 nz
power_integrity_indesign_pre_tcl_proc 13 nz
power_integrity_redhawk_script_file 13 nz
clock_aware_scan_reorder 13 nz
clock_aware_scan_repartition_reorder 13 nz
optimize_scan_chain 13 nz
preroute_synthesis 13 nz
architecture_booster_transform 13 nz
pg_plane_spacing_model 13 nz
checking_multiplier 13 nz
single_cell 13 nz
report_placement_spacing_rules 13 nz
design_under_test_multiplier 13 nz
ir_enable_er 13 nz
ir_enable_ir 13 nz
ir_enable_ol 13 nz
ir_enable_pd 13 nz
irdp_cts_spacing 13 nz
advanced_ignore_vertical_keepout_margin 13 nz
cross_row_vt_constraints 13 nz
disable_advanced_access_check_on_libpins 13 nz
disable_advanced_legalizer_rules_on_instcells 13 nz
disable_advanced_legalizer_rules_on_libcells 13 nz
disable_drc_rules 13 nz
disable_drc_rules_on_libcells 13 nz
enable_drc_rules 13 nz
enable_multi_cell_pnet_check 13 nz
half_row_offset_cell_legalization 13 nz
high_local_density_threshold 13 nz
optimize_pin_access_ignore_lowest_routing_layer 13 nz
bump_alignment_threshold 13 nz
prioritize_factors 13 nz
calculate_hold_budgets 13 nz
write_max_layer 13 nz
write_min_layer 13 nz
write_routing_corridors 13 nz
enable_new_flow 13 nz
seed_clock_pin_placement 13 nz
inner_keepout_margin_size 13 nz
outer_keepout_margin_size 13 nz
priority_dependencies 13 nz
enable_fast_ml 13 nz
enable_ml_cell_sizing 13 nz
enable_multi_threading 13 nz
ml_model_dir 13 nz
optimize_layers_count 13 nz
grid_error_behavior 13 nz
is_off_edge 13 nz
ml_place_opt_setting 13 nz
pin_shape_track_match_threshold 13 nz
ring_pattern_cell_orientation 13 nz
assign_drc_color_mode 13 nz
create_via_cellalign_maxpin_only 13 nz
decide_rail_width_from_routing_area 13 nz
derive_cut_net_from_pin 13 nz
disable_stapling_via_fixing 13 nz
drc_check_fast_mode 13 nz
max_undo_steps 13 nz
use_shape_pattern 13 nz
use_via_matrix 13 nz
via_array_size_control 13 nz
allow_feedthroughs_for_internal_channel_nets 13 nz
create_double_pattern_long_pin 13 nz
enable_feedthrough_timestamps 13 nz
strict_alignment 13 nz
auto_generate_blockages_pad_rectilinear 13 nz
auto_generate_blockages_smooth_rectilinear 13 nz
auto_max_density 13 nz
ignore_objects_below_layer 13 nz
report_import_constraints 13 nz
dump_icc2_results_style 13 nz
check_antenna_for_open_nets 13 nz
check_antenna_on_diode_pins 13 nz
check_patchable_drc_from_fixed_shapes 13 nz
check_pin_min_area_min_length 13 nz
check_port_min_area_min_length 13 nz
default_nwell_size 13 nz
default_port_external_nwell_size 13 nz
detail_route_special_design_rule_fixing_stage 13 nz
diagonal_min_width 13 nz
eco_route_special_design_rule_fixing_stage 13 nz
eco_route_use_soft_spacing_for_timing_optimization 13 nz
enable_separate_pgate_ngate_antenna_ratio_check 13 nz
generate_extra_off_grid_pin_tracks 13 nz
generate_off_grid_feed_through_tracks 13 nz
group_route_special_design_rule_fixing_stage 13 nz
merge_gates_for_antenna 13 nz
ndr_layer_based_taper_distance_threshold 13 nz
optimize_tie_off_effort_level 13 nz
post_process_special_design_rule_fixing_stage 13 nz
repair_shorts_over_macros_verbose 13 nz
report_antenna_for_must_join_port_root 13 nz
report_hier_antenna_for_must_join_port_root 13 nz
use_default_width_for_min_area_min_len_stub 13 nz
connect_pins_outside_routing_corridor 13 nz
support_excl_range2 13 nz
logic_depth 13 nz
product_build_date 13 nz
poly_layer 13 nz
all_clocks_propagated 13 nz
aocvm_analysis_mode 13 nz
bc_only 13 nz
wc_only 13 nz
pocvm_enable_constraint_variation 13 nz
report_unconstrained_paths 13 nz
propagate_driver_supply_use_same_driver_receiver 13 nz
check_rv_rules 13 nz
get_power_group_objects 13 nz
auto_stagger_for_em_via_ladder_max_number_stagger_trac 13 nz
ks_per_level 13 nz
generate_center_track_on_off_grid_pattern_must_join_pin_s 13 nz
report_ivm 13 nz
report_power_groups 13 nz
get_parasitic_techs 13 nz
anchor_object_position 13 nz
extended_name 13 nz
target_boundary_area 13 nz
budget_clock 13 nz
budget_pin_constraint 13 nz
pin_constraints 13 nz
aspect_ratio 13 nz
is_bus_bit 13 nz
is_spare_cell 13 nz
error_class 13 nz
read_write 13 nz
info_tip 13 nz
alive_during_partial_power_down 13 nz
rail_name 13 nz
stacking_order 13 nz
case_value 13 nz
max_rise_slack 13 nz
min_slack 13 nz
tsv_def_name 13 nz
is_via_ladder 13 nz
report_stub_chains 13 nz
supply_port 13 nz
constrained_objects 13 nz
upper_mask_constraint 13 nz
create_bump_cluster 13 nz
to_object_ref 13 nz
remove_from_collection 13 nz
set_segment_budget_constraints 13 nz
check_host_options 13 nz
update_constraint_mapping_file 13 nz
timing_arcs 13 nz
synopsys_lm_root 13 nz
synopsys_mw_root 13 nz
create_blackbox_drive_type 13 nz
create_blackbox_clock_network_delay 13 nz
stop_propagation 13 nz
report_clock_gating_check 13 nz
data_path 13 nz
update_feature_table 13 nz
remove_shield_association 13 nz
traverse_disabled 13 nz
remove_io_rings 13 nz
remove_from_edit_group 13 nz
input_wrapper_cells_only 13 nz
set_dft_ring 13 nz
slm_stitch_pmm 13 nz
internal_pins 13 nz
set_scan_skew_group 13 nz
exec_name 13 nz
read_test_lib 13 nz
create_default_assembly_spec 13 nz
read_design_io 13 nz
non_uniform 13 nz
report_macro_constraints 13 nz
create_site_def 13 nz
set_pop_up_object_options 13 nz
remove_individual_pin_constraints 13 nz
implement_topology_repeaters 13 nz
merge_topology_plans 13 nz
reference_cells 13 nz
create_dff_trace_filters 13 nz
set_working_design 13 nz
by_block 13 nz
remove_programmable_spare_cell_mapping_rule 13 nz
eco_probes 13 nz
res_update_file 13 nz
netlist_corner_names 13 nz
ff_end2 13 nz
technology_lib 13 nz
switch_view_list 13 nz
single_row_via_ladder_pattern_must_join_allowed 13 nz
cell_prop_attribute 13 nz
pin_prop_attribute 13 nz
item_root 13 nz
verification_priority 13 nz
define_cell_area 13 nz
input_high_value 13 nz
pulling_resistance 13 nz
input_pin 13 nz
default_wire_load_selection 13 nz
related_pin_transition 13 nz
power_lu_template 13 nz
column_address 13 nz
below_low 13 nz
test_2 13 nz
table_1 13 nz
volt_low 13 nz
driver_waveform 13 nz
compact_lut_template 13 nz
compressed_lut_template 13 nz
peak_voltage 13 nz
curve_parameters 13 nz
base_curve_type 13 nz
ccs_timing_half_curve 13 nz
retention_2 13 nz
mw_map 13 nz
lle_delta_leakage_power 13 nz
start_layer 13 nz
vertical_side 13 nz
read_physical_rules 13 nz
wire_tracks 13 nz
isolation_power_net 13 nz
isolation_ground_net 13 nz
diff_supply_only 13 nz
voltage_area_shapes 13 nz
remove_matching_types 13 nz
resize_polygons 13 nz
remove_supernet_exceptions 13 nz
sadp_tracks 13 nz
generate_sadp_tracks 13 nz
diode_ratio_vector 13 nz
target_name 13 nz
change_reference 13 nz
get_pin_constraints 13 nz
set_ocvm_table_group 13 nz
remove_virtual_pads 13 nz
net_power 13 nz
remove_license 13 nz
report_name 13 nz
xref_use_layout_device_name 13 nz
ignore_capacitance 13 nz
detect_fuse 13 nz
power_nets 13 nz
metal_fill_gds_file 13 nz
skip_cell_agf_file 13 nz
via_models 13 nz
parameterized_spice 13 nz
lvs_db_connectivity_layer 13 nz
target_layer 13 nz
netlist_terminal_mapping_file 13 nz
resistance_scaling_variable_by_layer 13 nz
report_synlib 13 nz
remove_input_delay 13 nz
reg_name 13 nz
reg_coordinates 13 nz
core_integration 13 nz
test_hold 13 nz
set_dft_drc_rules 13 nz
set_rtl_load 13 nz
function_name 13 nz
pd_a 13 nz
power_state 13 nz
add_state_transition 13 nz
end_keywords 13 nz
vhdlout_preserve_hierarchical_types 13 nz
report_via_ladder_candidates 13 nz
read_eco_changes 13 nz
add_pins_to_virtual_connection 13 nz
analyze_thermal 13 nz
check_alignment_marker 13 nz
compare_app_options 13 nz
create_annotation_shape 13 nz
create_failsafe_fsm_rule 13 nz
create_net_bus 13 nz
create_safety_error_code_rule 13 nz
create_undo_marker 13 nz
cross_probing_filter 13 nz
elevate_signals 13 nz
get_comments 13 nz
get_edrc_setting 13 nz
get_manufacturing_shapes 13 nz
get_msg 13 nz
get_supply_sets 13 nz
get_topological_constraints 13 nz
get_voltage_area_rules 13 nz
gui_get_map_list 13 nz
gui_list_attrgroups 13 nz
gui_open_error_data 13 nz
gui_select_topology_nodes_of_selected 13 nz
gui_set_active_window 13 nz
gui_set_charts_property 13 nz
gui_set_hotkey 13 nz
gui_update_attrgroup 13 nz
py_eval 13 nz
remove_bundle_pin_constraints 13 nz
remove_pins_from_virtual_connection 13 nz
report_cell_buses 13 nz
report_groups 13 nz
report_io_rings 13 nz
report_si_delay_analysis 13 nz
report_trace 13 nz
reset_power_budget 13 nz
reset_power_derate 13 nz
set_busplan_constraints 13 nz
set_power_budget 13 nz
set_power_io_constraints 13 nz
train_pg_ml_model 13 nz
family_name_string 13 nz
io_guide2 13 nz
block_instance_name 13 nz
max_distance 13 nz
hdl_library_name 13 nz
top_design_name 13 nz
sigma_av 13 nz
rail_scenarios 13 nz
bump_region_list 13 nz
compile_pg_script 13 nz
ems_database_name 13 nz
unplaceable_area 13 nz
start_end_pair 13 nz
crosstalk_delta 13 nz
main_clock 13 nz
csv_file_name 13 nz
pg_data_1 13 nz
edit_group_list 13 nz
fast_rule 13 nz
mim_layer_net 13 nz
pattern_expr 13 nz
list_of_filter_rules 13 nz
signal_mapping 13 nz
lib_cell_object_list 13 nz
shrink_value 13 nz
topo_1 13 nz
percent_value 13 nz
on_edge_ratio 13 nz
dff_connection 13 nz
repair_status 13 nz
sb_4683 13 nz
start_end_type 13 nz
light_green 13 nz
all_visible 13 nz
annotation_id 13 nz
some_key 13 nz
num_bins 13 nz
exclude_library_cells 13 nz
matching_type_list 13 nz
block_map_file_name 13 nz
via_property 13 nz
skew_group_list 13 nz
metal_areas 13 nz
blockage_list 13 nz
drc_error_waiver_file 13 nz
clock_gate_out_reg_1 13 nz
hard_macro_density_gradient_violations 13 nz
clk_gate_out1_reg 13 nz
my_design1 13 nz
io_clk1 13 nz
below_high 13 nz
user_scripts 13 nz
pin_value_pair_list 13 nz
block_orientation 13 nz
selection_method 13 nz
scale_value 13 nz
pmm_reports_dir 13 nz
parallel_foreach_in_collection 13 nz
set_link_lib_map 13 nz
analyze_unclocked_pins 13 nz
cas_0003 13 nz
keep_capacitive_coupling 13 nz
report_host_usage 13 nz
merge_type 13 nz
get_supply_groups 13 nz
pg_pin_info 13 nz
clk_adder 13 nz
timing_refinement_max_slack_threshold 13 nz
hs_data 13 nz
slack_margin 13 nz
synopsys_fc 12 nz
placer_high_effort_cong 12 nz
hvt_lib 12 nz
translate_pin_check_ui 12 nz
lib_cell_type 12 nz
report_voltage_area_rules 12 nz
remove_voltage_area_rules 12 nz
min_padding_per_macro 12 nz
max_padding_per_macro 12 nz
bound_objects 12 nz
report_placement_attractions 12 nz
stream_effort_limit 12 nz
on_clock_network 12 nz
read_map 12 nz
low_vt 12 nz
standard_cells_only 12 nz
max_layer_mode 12 nz
switch_preferred_direction 12 nz
across_equivalent_icg 12 nz
enable_top_wns_optimization 12 nz
write_ascii_files 12 nz
i_stack_top 12 nz
dft_wrapper_clock_gate_reg 12 nz
clock_leaf 12 nz
primary_corner 12 nz
low_power_targets 12 nz
reference_clock 12 nz
report_clock_settings 12 nz
enable_multi_corner_support 12 nz
enable_clock_driver_snapping 12 nz
htree_ndr 12 nz
allow_splitting 12 nz
htree_layers 12 nz
tap_synthesis 12 nz
num_taps 12 nz
min_rows 12 nz
max_num_stagger_tracks_table 12 nz
remove_vias 12 nz
blockage_name 12 nz
remove_routing_blockages 12 nz
new_width_rule 12 nz
width_nonpreferred 12 nz
spacing_nonpreferred 12 nz
ignore_var_spacing_to_pg 12 nz
ignore_var_spacing_to_blockage 12 nz
spacing_length_thresholds 12 nz
no_rule 12 nz
taper_over_pin_layers 12 nz
utilize_dangling_wires 12 nz
shield_only 12 nz
true_footprint 12 nz
open_net_driven 12 nz
boundary_internal 12 nz
boundary_external 12 nz
create_tap_meshes 12 nz
top_left_outside_corner_cell 12 nz
top_right_outside_corner_cell 12 nz
bottom_left_outside_corner_cell 12 nz
bottom_right_outside_corner_cell 12 nz
at_va_boundary 12 nz
use_diodes 12 nz
new_and_spare 12 nz
remove_via_mappings 12 nz
timing_preserve_hold_slack_threshold 12 nz
filler_library_cell_name 12 nz
small_fillers 12 nz
replacement_fillers 12 nz
soft_placement_blockage 12 nz
merge_base_error_name 12 nz
visible_involved 12 nz
density_window_step 12 nz
valid_layers 12 nz
differential_pair 12 nz
routing_area 12 nz
create_custom_shields 12 nz
optimization_restriction 12 nz
rp_only_keepout_margin 12 nz
rp_volt1 12 nz
report_abstracts 12 nz
report_ems_database 12 nz
if_not_exists 12 nz
layer_name_mismatch 12 nz
hier_route_eco 12 nz
exclude_instance 12 nz
instance_minimum_path_resistance 12 nz
connect_pins 12 nz
ignore_blockage_types 12 nz
hier_cell 12 nz
stdcell_lib 12 nz
by_verilog_file 12 nz
working_block 12 nz
first_buffer 12 nz
fixed_connection_net_weight 12 nz
free_site_only 12 nz
check_prerequisites 12 nz
pin_mapping 12 nz
first_distance_of_net_groups 12 nz
gui_remove_all_annotations 12 nz
l_uituo 12 nz
noubanlud_uoendl 12 nz
redhawk_sc_et_path 12 nz
si_interposer_inst 12 nz
tsv_via 12 nz
enable_improvements_for_budgeting 12 nz
high_fanout_limit 12 nz
treat_master_clocks_individually 12 nz
inei_nind 12 nz
powershape_high_power_instances_autodetect_threshold 12 nz
report_global_self_gating_options 12 nz
nianu_nd 12 nz
enable_dpa_ccd_timing_with_delay_potential 12 nz
enable_fast_cus_in_final_opto 12 nz
propagate_constants_through_dont_touch_cells 12 nz
propagate_constants_through_size_only_cells 12 nz
allow_output_inversion_if_unmapped 12 nz
no_inv_push_for_user_size_only 12 nz
no_data_connection 12 nz
allow_connection_class_violation 12 nz
e_no 12 nz
enable_icc_region_query 12 nz
enable_lib_cell_editing 12 nz
rnent_ni 12 nz
cg_trace_te_repeaters 12 nz
reset_test_mode 12 nz
no_mix 12 nz
scandef_analyze_scangroups 12 nz
uni_ni 12 nz
test_allow_separate_mixing_in_wrapper_chains 12 nz
multicycle_paths 12 nz
tp_enable_partition_specifications 12 nz
bs_via_percent_goal 12 nz
fs_fib_check_window_size 12 nz
support_property_definitions 12 nz
point_to_point_connection_file_name 12 nz
bus_dimension_separator_style 12 nz
my_configuration 12 nz
compress_design_lib 12 nz
allow_missing_related_pg_pins 12 nz
remove_frame_bus_properties 12 nz
common_prefix_naming_style 12 nz
use_name_based_iso_matching 12 nz
reciever_supply 12 nz
default_ground_supply_net_name 12 nz
default_power_supply_net_name 12 nz
auto_resolve_pg_net 12 nz
insert_ls_on_user_cstr_only 12 nz
multi_pd_single_va_strict_check 12 nz
object_namespace_checks 12 nz
system_pst_building_time_limit 12 nz
upf_add_power_state_21_syntax 12 nz
enable_advanced_buffering 12 nz
is_physical_only 12 nz
use_ng_engines 12 nz
routing_layer_n 12 nz
layer_n 12 nz
ndr_vias 12 nz
random_netlist 12 nz
auto_reuse 12 nz
macro_spacing 12 nz
signoff_check_drc_options 12 nz
access_check_enclosure_waiving_distance 12 nz
auto_adjust_drc_rules_for_short_pin 12 nz
enable_allowable_orient 12 nz
to_ia_n 12 nz
enable_ndr_pin_check 12 nz
enable_vertical_abutment_rules 12 nz
legalize_only_selected_cells 12 nz
check_legality_violated_cells 12 nz
pg_blockage_specs 12 nz
pin_color_alignment_width_threshold 12 nz
pin_color_alignment_width_threshold_on_layers 12 nz
prerouted_net_check_exclude_lib_cells 12 nz
via_ladder_auto_stagger 12 nz
min_vt_filler_size 12 nz
forbidden_spacing_of_connected_bump 12 nz
forbidden_spacing_of_unconnected_bump 12 nz
ignore_logic_net 12 nz
include_feedthrough_clocks 12 nz
routing_corridor_pitch_multiplier 12 nz
honor_routes 12 nz
is_et_delay_clipped 12 nz
design_view_only 12 nz
dense_module_depth 12 nz
path_analysis 12 nz
enable_timing 12 nz
merge_shapes_in_pad_cell 12 nz
retain_bus_name 12 nz
default_keepout 12 nz
timing_driven_mode 12 nz
cell_based 12 nz
default_toggle_rate_reference_clock 12 nz
search_distance_x 12 nz
search_distance_y 12 nz
time_window 12 nz
number_of_vias_over_global_max_layer 12 nz
report_soft_drc_separately 12 nz
enable_initial_block_budgets 12 nz
dn_ten 12 nz
sh_user_man_path 12 nz
list_key_bindings 12 nz
man_path 12 nz
product_abbreviation 12 nz
product_name 12 nz
product_version 12 nz
max_gate_class_name 12 nz
report_diodes 12 nz
top_cell_pin_only 12 nz
treat_source_drain_as_diodes 12 nz
hier_block_power_profile 12 nz
use_layout 12 nz
uteenuut_n 12 nz
is_clock_used_as_data 12 nz
ocvm_precedence_compatibility 12 nz
through_path_max_segments 12 nz
check_legalizer_sanity 12 nz
derive_design_level_via_regions 12 nz
get_power_group 12 nz
report_multi_input_switching_coefficient 12 nz
report_net_buses 12 nz
run_monitor_gui 12 nz
set_dp_strategy 12 nz
reference_die 12 nz
is_black_box 12 nz
is_current 12 nz
is_isolation 12 nz
capture_budget 12 nz
bump_radius 12 nz
bump_shape 12 nz
busplan_bus 12 nz
snap_point 12 nz
brief_info 12 nz
query_command 12 nz
output_voltage_range 12 nz
clock_gate_out_pin 12 nz
connect_within_pin 12 nz
get_estimated_wirelength 12 nz
logic_constant 12 nz
is_design_rule_blockage 12 nz
control_groups 12 nz
alternate_n_dimensions 12 nz
m_displacement 12 nz
n_displacement 12 nz
target_area 12 nz
is_bond_pad 12 nz
intrinsic_delay 12 nz
ground_net 12 nz
use_power_domain_cells 12 nz
disconnect_3d_bumps 12 nz
create_pseudo_tsv_def 12 nz
my_pll 12 nz
data_check 12 nz
read_aif 12 nz
undefine_user_attribute 12 nz
acs_compile_design 12 nz
acs_refine_design 12 nz
report_clock_crossing 12 nz
get_clock_relationship 12 nz
report_multisource_clock_subtree_constraints 12 nz
set_min_library 12 nz
local_via_cut 12 nz
des_0001 12 nz
remove_from_io_ring 12 nz
route_blockage 12 nz
remove_pin_blockages 12 nz
wrp_disable 12 nz
ac_selu 12 nz
tdr_pin 12 nz
sub_server 12 nz
user_wrp_file 12 nz
current_dft_partition 12 nz
test_data 12 nz
x_origin 12 nz
write_net_estimation_rules 12 nz
uncommit_blocks 12 nz
report_topological_constraints 12 nz
report_pin_blockages 12 nz
remove_from_pin_blockage 12 nz
remove_block_pin_constraints 12 nz
report_individual_pin_constraints 12 nz
report_bundle_pin_constraints 12 nz
offset_type 12 nz
write_dff_connections 12 nz
create_budget_busplan 12 nz
remove_macro_relative_location 12 nz
report_macro_relative_location 12 nz
max_in_group 12 nz
hdlin_infer_function_local_latches 12 nz
create_drc_error_shapes 12 nz
report_cross_probing_files 12 nz
preserve_metal_blockage 12 nz
via_region_trim_by_cell_boundary 12 nz
itf_file 12 nz
reuse_device_models 12 nz
latch_bank 12 nz
pg_setting_condition 12 nz
pulling_current 12 nz
interface_timing 12 nz
ocv_derate 12 nz
output_signal_level_high 12 nz
driver_waveform_name 12 nz
balanced_tree 12 nz
pg_current_template 12 nz
save_condition 12 nz
restore_action 12 nz
stream_layer 12 nz
list_of_offsets 12 nz
sens_leakage_power 12 nz
layer_legs 12 nz
max_value 12 nz
flip_flop 12 nz
macro_cell 12 nz
exact_match_only 12 nz
create_suggestion_libs 12 nz
gap_names 12 nz
pg_straps 12 nz
ack_out 12 nz
check_secondary_pg_placement_constraints 12 nz
derive_secondary_pg_placement_constraints 12 nz
remove_from_matching_type 12 nz
split_polygons 12 nz
remove_groups 12 nz
auto_blockage_group_id 12 nz
create_marker_layers 12 nz
fill_cells 12 nz
dual_mode 12 nz
hdl_bussed 12 nz
hdl_all_blocks 12 nz
report_auto_save 12 nz
route_rdl_differential 12 nz
logic_mapping 12 nz
report_power_pin_info 12 nz
define_cell_alternative_lib_mapping 12 nz
secondary_pg 12 nz
set_gui_stroke_preferences 12 nz
model_based_short_handling 12 nz
net_segment_cut_length 12 nz
netlist_nodename_netname 12 nz
short_pins 12 nz
user_defined_diffusion_resistance 12 nz
metal_fill_oasis_file 12 nz
non_color_polygon_handling 12 nz
ground_cap_distribution_mode 12 nz
starrc_dp_string_for_high_mem_tasks 12 nz
set_wire_load 12 nz
set_clock_skew 12 nz
set_compile_directives 12 nz
set_mode 12 nz
jtag_bsr 12 nz
set_autofix_clock 12 nz
core_wrapper 12 nz
cell_design_ref_list 12 nz
retention_power_net 12 nz
retention_ground_net 12 nz
report_incomplete_upf 12 nz
create_upf2hdl_vct 12 nz
reset_via_ladder_candidates 12 nz
all_transitive_fanin 12 nz
annotate_trace 12 nz
check_busplan_constraints 12 nz
create_feature_table 12 nz
define_lib_cell_family_rule 12 nz
get_anchors 12 nz
get_annotation_points 12 nz
get_bump_region_patterns 12 nz
get_cell_array_patterns 12 nz
get_design_rules 12 nz
get_licenses 12 nz
get_shaping_channels 12 nz
get_user_units 12 nz
get_via_regions 12 nz
gui_close_error_data 12 nz
gui_create_charts_polygon_annotation 12 nz
gui_delete_menu 12 nz
gui_get_charts_property 12 nz
gui_get_task_list 12 nz
gui_report_hotkeys 12 nz
gui_show_window 12 nz
gui_write_user_map 12 nz
remove_annotated_delay 12 nz
remove_bundles 12 nz
remove_ideal_latency 12 nz
remove_ideal_transition 12 nz
remove_multibit_options 12 nz
remove_si_delay_analysis 12 nz
report_activity_statistics 12 nz
report_check_design_strategy 12 nz
report_io_guides 12 nz
report_lib_cell_naming_convention 12 nz
report_timing_complexity 12 nz
set_rail_probes 12 nz
set_soft_macro_bypass_segments 12 nz
set_vsdc 12 nz
transform_polygons 12 nz
write_design_io 12 nz
write_io_constraints 12 nz
shape_and_via_list 12 nz
pad_cell_list 12 nz
pin_blockages 12 nz
pin_count 12 nz
sigma_dvd 12 nz
twf_generation 12 nz
naming_style 12 nz
primary_supply 12 nz
adjacent_dies 12 nz
row_pattern_name 12 nz
add_246 12 nz
rise_exclude_list 12 nz
fall_exclude_list 12 nz
repelling_group_bounds 12 nz
check_list 12 nz
override_defaults 12 nz
slew_index 12 nz
load_index 12 nz
shape_pattern_list 12 nz
via_matrix_list 12 nz
bond_pad_def_name 12 nz
annotation_name 12 nz
category_name 12 nz
staggered_1 12 nz
staggered_2 12 nz
pseudo_tsv_defs 12 nz
libset_name 12 nz
pin_type_list 12 nz
rtl_expression_8 12 nz
low_end 12 nz
high_end 12 nz
mark_as 12 nz
std_conn 12 nz
first_target 12 nz
phys_cstr_1 12 nz
exclude_side_numbers 12 nz
training_data_directory 12 nz
my_eco 12 nz
optimization_target 12 nz
stub_chains 12 nz
lexical_attribute 12 nz
num_licenses 12 nz
lib_missing_logical_port 12 nz
cells_and_pins 12 nz
i_reg_file 12 nz
tsv_mode 12 nz
design_object 12 nz
tcl_list 12 nz
dock_edge 12 nz
filter_expr 12 nz
from_pins 12 nz
layer_map_format 12 nz
tool_purpose 12 nz
net_property_value 12 nz
pin_property_value 12 nz
via_property_value 12 nz
target_list 12 nz
pin_constraints_list 12 nz
bank_name 12 nz
forward_implied 12 nz
my_lon 12 nz
any_reported_value 12 nz
low_i 12 nz
clock_names 12 nz
clock_gate_2 12 nz
include_uncertainty_in_skew 12 nz
prst_n 12 nz
preq_n 12 nz
change_lib_port_type 12 nz
change_lib_port_direction 12 nz
record_cell_name_case_insensitivity 12 nz
record_port_name_synonym 12 nz
bus_bit_blast_naming 12 nz
assign_prefer_direction_for_metal_layer 12 nz
record_the_port_missing_via_region 12 nz
record_the_port_missing_access_edge 12 nz
delete_ndr_rules_exceed_limitation 12 nz
record_bus_width_extra_ports 12 nz
above_low 12 nz
block_x 12 nz
block_y 12 nz
exclude_objects 12 nz
pin_load 12 nz
margin_value 12 nz
early_spec 12 nz
early_temperature 12 nz
create_scenario_view 12 nz
top_level_clock_port 12 nz
arrange_in_box 12 nz
arrange_in_array 12 nz
route_pin_connections 12 nz
oxide_mode 12 nz
start_multi_user_client 12 nz
swap_cell 12 nz
create_testcase 12 nz
merge_pg_pin 12 nz
lower_mask 11 nz
upper_mask 11 nz
pad_cells 11 nz
physical_only_cells 11 nz
set_power_strategy_attribute 11 nz
enable_hierarchy_mapping 11 nz
exclusive_hard_bound_buffering_mode 11 nz
remove_placement_attractions 11 nz
stream_place 11 nz
stream_effort 11 nz
clock_tree 11 nz
use_route_aware_estimation 11 nz
area_timing 11 nz
reset_supply_net_probability 11 nz
hier_threshold 11 nz
optimize_setup_tradeoff_level 11 nz
optimize_hold_tradeoff_level 11 nz
report_ungroup 11 nz
enable_hierarchical_inverter 11 nz
dw_div 11 nz
select_ops 11 nz
honor_sync_set_reset 11 nz
enable_strict_scan_check 11 nz
lcs_consider_multi_si_cells 11 nz
exclude_size_only_cells 11 nz
write_scan_def 11 nz
run_name 11 nz
dont_estimate_clock_latency 11 nz
fanin_seqcg 11 nz
enable_auto_skew_target_for_local_skew 11 nz
remove_existing_clock_trees 11 nz
enable_dirty_design_mode 11 nz
remove_clock_cell_spacings 11 nz
global_route_aware_buffering 11 nz
latency_driven_cloning 11 nz
reduce_clock_level_effort 11 nz
enable_congestion_aware_ndr_promotion 11 nz
adjust_io_clock_latency 11 nz
enable_voltage_drop_opt_ccd 11 nz
power_aware_flexible_htree_synthesis 11 nz
use_zroute_for_pin_connections 11 nz
clock_network_include_clock_sink_pin_power 11 nz
min_columns 11 nz
for_high_performance 11 nz
master_pin_map 11 nz
remove_objects 11 nz
horizontal_track_utilization 11 nz
vertical_track_utilization 11 nz
remove_routing_guides 11 nz
taper_distance 11 nz
taper_under_pin_layers 11 nz
post_group_route_fix_soft_violations 11 nz
rc_driven_setup_effort_level 11 nz
post_incremental_detail_route_fix_soft_violations 11 nz
coaxial_skip_tracks_on_layers 11 nz
ignore_shielding_net_pins 11 nz
open_net 11 nz
write_routes 11 nz
create_exterior_tap_walls 11 nz
create_interior_tap_walls 11 nz
preserve_distance_continuity 11 nz
x_margin 11 nz
do_not_swap_top_and_bottom_inside_corner_cell 11 nz
min_horizontal_jog 11 nz
diode_protection 11 nz
derive_hier_antenna_property 11 nz
report_via_mapping 11 nz
concurrent_redundant_via_effort_level 11 nz
eco_route_concurrent_redundant_via_mode 11 nz
create_mim_capacitor_array 11 nz
right_violation_tap 11 nz
both_violation_tap 11 nz
number_pins 11 nz
foundry_node 11 nz
output_colored_fill 11 nz
gradient_window_size 11 nz
track_fill_runset_include_file 11 nz
disabled_layers 11 nz
layer_gaps 11 nz
set_placement_status 11 nz
group_orientation 11 nz
block_design 11 nz
use_lib_cell_generated_clock_name 11 nz
post_link_script 11 nz
extract_model_with_clock_latency_arcs 11 nz
library_cell 11 nz
is_valid_location 11 nz
ir_drop 11 nz
effective_resistance_instance_file 11 nz
get_power_switch_resistance 11 nz
report_power_switch_resistance 11 nz
lef_file 11 nz
report_units 11 nz
after_the_command 11 nz
static_power 11 nz
post_eco 11 nz
repetitive_window 11 nz
revert_cell_sizing 11 nz
lib_cell2 11 nz
report_cell_feasible_space 11 nz
supernet_bundles 11 nz
remove_eco_repeater 11 nz
siteid_based 11 nz
ndl_tu 11 nz
lan_naluhtf 11 nz
ehnekldielat_n 11 nz
expanded_pg_pattern 11 nz
air_speed 11 nz
ball_material 11 nz
ball_underfill_material 11 nz
bump_via_data_model 11 nz
density_power_model 11 nz
package_config_file 11 nz
package_layers 11 nz
package_material 11 nz
pcb_config_file 11 nz
pcb_layers 11 nz
pcb_material 11 nz
power_maps 11 nz
probe_num_cols 11 nz
probe_num_rows 11 nz
ubump_material 11 nz
ubump_underfill_material 11 nz
generate_constrain_tns 11 nz
cspartition_latency_range 11 nz
focus_power_scenarios 11 nz
optimize_auto_targets 11 nz
stepped_psg_window_size 11 nz
conservative_constant_propagation 11 nz
save_and_restore_ndr_during_ungroup 11 nz
allow_tieoffs_for_registers 11 nz
dw_sync_support 11 nz
min_shift_register_length 11 nz
replicate_merged_registers 11 nz
auto_exception_macro_balance_point 11 nz
derive_icg_and_register_references 11 nz
uiit_n 11 nz
ibuni_n 11 nz
enable_global_stem_path_skew_balancing 11 nz
tap_assignment_print_debug_report 11 nz
tap_synthesis_route_based_estimation 11 nz
delay_insertion_enhancements 11 nz
custom_compiler_cache 11 nz
honor_shield_rule_for_shield 11 nz
match_rc_routing_style 11 nz
allow_multiple_scale_factors 11 nz
bus_types_expanded_in_query 11 nz
include_cell_bus 11 nz
compact_pg 11 nz
disable_auto_link 11 nz
remove_net_shapes 11 nz
save_session_ref_libs 11 nz
set_group_port_name 11 nz
set_reparent_port_name 11 nz
sub_blocks_for_read 11 nz
arch_sort_modes_for_architecting 11 nz
u_itdtop 11 nz
skip_scandef_segment_at_logical_chain_endpoints 11 nz
test_core_wrap_analysis_via_clk_pin 11 nz
test_dft_log_file 11 nz
test_disable_toggle_for_reset_shared_wrp 11 nz
test_power_aware_dw_insertion_near_multi_input_cells 11 nz
test_power_aware_dw_insertion_near_port 11 nz
test_wrp_add_ded_cg_branch 11 nz
test_wrp_add_ded_ctl_branch 11 nz
test_wrp_remove_violated_wrp_cell_restr 11 nz
tp_allow_adv_clock_for_tpe 11 nz
tp_allow_dw_collapsing 11 nz
tp_allow_logical_driver 11 nz
tp_analyze_false_path 11 nz
tp_enable_aux_models 11 nz
tp_enable_mv_checks 11 nz
tp_enable_physically_aware_sharing 11 nz
tp_enable_power_aware_clock_selection 11 nz
tp_enable_simulation_libraries 11 nz
tp_move_to_upper_hier_location 11 nz
tp_preserve_tp_gate 11 nz
tp_set_analysis_directory 11 nz
tp_set_cluster_effort 11 nz
auto_self_gating 11 nz
num_process 11 nz
pfs_map_spare_cells_only 11 nz
diff_ignore_tie_changes 11 nz
diff_preprocess_for_verilog 11 nz
bs_via_check_window_size 11 nz
fs_fib_min_placeable_area_percent 11 nz
fs_fib_percent_goal 11 nz
power_elevation_check_window_size 11 nz
power_elevation_max_route_length 11 nz
power_elevation_percent_goal 11 nz
signal_elevation_max_route_length 11 nz
read_frame_view 11 nz
enable_user_attribute_properties 11 nz
exclude_cut_metal 11 nz
write_matching_net_names 11 nz
wrong_way_wiring_to_special_net 11 nz
a_utauban 11 nz
allow_empty_pin 11 nz
derive_must_join_for_signal 11 nz
non_real_cut_obs_mode 11 nz
write_unconnected_pg_ports 11 nz
extend_vias_on_pin 11 nz
layer_tie_shield_widths 11 nz
secondary_shielding_net 11 nz
list_versions 11 nz
custom_setup_files 11 nz
layer_solid_fill_pattern 11 nz
gui_online_browser 11 nz
analyze_prioritize_command_line_defines 11 nz
inout_preserve_rtl_assignment_direction 11 nz
latch_infer_async_set_reset 11 nz
optimize_buffers 11 nz
define_design_lib 11 nz
upf_compatible 11 nz
check_no_latch 11 nz
report_info 11 nz
uncommit_sub_blocks 11 nz
allow_unpacked_array_concat_on_port 11 nz
force_timing_view_update 11 nz
auto_remove_incompatible_timing_designs 11 nz
auto_remove_timing_only_designs 11 nz
use_for_size_only 11 nz
use_tech_scale_factor 11 nz
group_libs_macro_grouping_strategy 11 nz
aggregate_single_cell 11 nz
group_libs_naming_strategies 11 nz
common_prefix_and_common_suffix 11 nz
across_families 11 nz
ignore_physical_variants 11 nz
bit_blast_naming_style 11 nz
force_case 11 nz
enable_tns_degradation_estimation 11 nz
instance_name_max_length 11 nz
ao_cells_without_primary_pg_pin 11 nz
use_name_based_ls_matching 11 nz
use_name_based_psw_matching 11 nz
skip_pst_in_blocks 11 nz
split_cstr_create_pst_for_outside_supply 11 nz
psw_infer_csn_rule 11 nz
default_ground_supply_port_name 11 nz
default_power_supply_port_name 11 nz
preserve_physical_only_pg 11 nz
secondary_pg_placement_lateral_margin_only 11 nz
allow_ls_on_leaf_pins 11 nz
allow_negative_voltage 11 nz
connect_missing_backup_to_domain_primary 11 nz
enable_nwell_only_support 11 nz
iso_map_exclude_zpr_clamp_lib_cells 11 nz
no_buffering_after_retention_clamp_cell 11 nz
no_tie_off_upf_ctrl_signal 11 nz
preserve_hierarchical_pins_with_upf_constraints 11 nz
skip_all_iso_insertion 11 nz
skip_all_ls_insertion 11 nz
skip_all_retention_insertion 11 nz
skip_ls_on_block_crossing_nets 11 nz
write_create_power_domain_with_scope 11 nz
write_csn_for_dual_rail_cells_in_ao_domain 11 nz
high_fanout_synthesis_cost 11 nz
improved_ootb_topology_generation 11 nz
bmap_use_partial_routing_blockages 11 nz
buffer_area_effort 11 nz
select_inverter 11 nz
frozen_hier_preservation 11 nz
dt_tdnu 11 nz
uu_topu 11 nz
add_to_highest_hierarchy 11 nz
check_frontend_restrictions 11 nz
enable_boundary_restriction_check 11 nz
ignore_non_user_dont_touch 11 nz
preserve_restricted_hier_nets 11 nz
analyze_lib_cell_placement_cmd 11 nz
report_cell_pin_access_even_odd_place 11 nz
report_cell_pin_access_exclude_lib_pins 11 nz
report_cell_pin_access_max_pin_dist 11 nz
congested_netlist 11 nz
output_verilog 11 nz
parallel_run_setup_file 11 nz
pg_output_tcl 11 nz
exclude_for_checking 11 nz
allow_empty_rows 11 nz
core_margin 11 nz
fill_empty_rows_with_blockages 11 nz
fix_variant_cell_placement 11 nz
group_spacing_by_site_width 11 nz
init_utilization 11 nz
left_offset_by_site_width 11 nz
move_core_to_origin 11 nz
reuse_design 11 nz
right_offset_by_site_width 11 nz
vertical_core_margin 11 nz
allow_metal1_routing 11 nz
post_route_tcl 11 nz
route_option_file 11 nz
signal_net_only 11 nz
cong_restruct_iterations 11 nz
enable_direct_congestion_mode 11 nz
access_check_extra_layer 11 nz
advanced_legalizer_hierarchical 11 nz
advanced_legalizer_verbose_flow 11 nz
align_pin_only 11 nz
allow_tiecells_on_buffer_only_blockages 11 nz
allow_unaligned_blockage 11 nz
auto_disable_end_to_end_rules 11 nz
avoid_backside_pins_under_preroute_libpins 11 nz
avoid_pins_under_preroute_width_threshold 11 nz
check_maximum_number_of_arrayed_cuts 11 nz
check_metal_dpt_odd_cycle_on_layers 11 nz
check_vt_min_area_for_multi_height_cells 11 nz
constrain_shape_search_extent 11 nz
disable_drc_rules_in_multi_cell_check 11 nz
drc_verbose_level 11 nz
enable_advanced_legalizer_sanity_checker 11 nz
enable_drc_rules_in_multi_cell_check 11 nz
enable_end_on_pref_grid_center 11 nz
enable_fast_via_ladder_mode 11 nz
enable_has_rectangle_only_rule 11 nz
enable_incr_legalization_after_clo 11 nz
enable_legal_index_rules 11 nz
enable_movable_rectilinear_cells 11 nz
enable_multi_cell_pin_access_check 11 nz
enable_non_default_via_def_access_check 11 nz
enable_non_preferred_direction_span_check 11 nz
enable_pin_via_region_check 11 nz
enable_rectangular_od_shapes 11 nz
enable_sav_rule 11 nz
enable_via_dpt_odd_cycle 11 nz
extend_preroute_shape_search_space 11 nz
force_clo_always_legal 11 nz
half_height_sitedef_name 11 nz
honor_router_pin_connect_option 11 nz
include_user_specified_via_ladder 11 nz
ndr_pin_check_exclude_libpins 11 nz
optimize_pin_access 11 nz
optimize_pin_access_access_points 11 nz
optimize_pin_access_allow_row_swap 11 nz
optimize_pin_access_cells_verbose 11 nz
optimize_pin_access_drc_variants 11 nz
optimize_pin_access_incremental 11 nz
optimize_pin_access_same_row_variants 11 nz
optimize_pin_access_verbose 11 nz
pin_alignment_for_clock_mesh_layer 11 nz
revert_redundant_min_area_patching 11 nz
safety_enables_advanced_legalizer 11 nz
support_min_area_constraint 11 nz
support_off_track_via_region 11 nz
tap_cover_drop_edges 11 nz
disable_rp_two_pass_flow 11 nz
multi_row_penalty 11 nz
do_spg 11 nz
chip_enclosure 11 nz
chip_horizontal_misalignment 11 nz
chip_horizontal_spacing 11 nz
chip_vertical_misalignment 11 nz
chip_vertical_spacing 11 nz
max_bump_cluster_size 11 nz
pattern_marker_lib_cell_names 11 nz
qprobe_min_pitch 11 nz
fau_ii 11 nz
group_npins_max 11 nz
results_grading_criteria 11 nz
add_missing_feedthrough_clocks 11 nz
allow_top_only_exceptions 11 nz
delay_margin_percent 11 nz
fanin_capacitance 11 nz
segment_fixed_delay_threshold 11 nz
channels_include_hm 11 nz
channels_include_placement_blockage 11 nz
load_all_hms 11 nz
movebound_aspect_ratio 11 nz
movebound_utilization 11 nz
routing_corridor_pitch 11 nz
use_soft_movebounds 11 nz
use_timing 11 nz
write_bundles 11 nz
block_fanout_limit 11 nz
topo_constr_pin_place_script_name 11 nz
small_block 11 nz
get_block 11 nz
enable_rbs_improvements 11 nz
main_is_idle 11 nz
abstract_add_feedthrough_buffer 11 nz
add_feedthrough_buffer 11 nz
default_threshold 11 nz
horizontal_even 11 nz
create_temporary_pg_grid 11 nz
cross_block_connectivity_planning 11 nz
macro_place_only 11 nz
min_macro_keepout 11 nz
ml_create_auto_pin_blockages 11 nz
ml_discard_congested_results 11 nz
ml_distribute_evenly 11 nz
eioeu_n 11 nz
allow_power_switch_outside_core 11 nz
ignore_all_blockages 11 nz
power_switch_lib_cell_name1 11 nz
treat_keepout_as_blockage 11 nz
treat_voltage_area_as_blockage 11 nz
disable_floating_removal 11 nz
disable_strategy_reevaluation 11 nz
disable_trimming 11 nz
disable_via_creation 11 nz
high_capacity_mode 11 nz
hmpin_connection_target_layers 11 nz
honor_cover_cell 11 nz
load_frame_view 11 nz
max_extension_distance 11 nz
maximum_cell_gap_for_alignment_strap 11 nz
no_patch_fix_rectangle_only_rule 11 nz
siterow_name 11 nz
use_fallback_spacing_rules 11 nz
buffer_cell_module_name 11 nz
detour_supernet_mode 11 nz
enable_color_span_rules 11 nz
synthesize_abutted_pins_name_tag_style 11 nz
auto_create_blockages_enable_default_va 11 nz
auto_create_hard_keepout 11 nz
max_utilization_for_auto_blockages 11 nz
exclude_non_hierarchical_objects 11 nz
exclude_non_shadow_buffers 11 nz
snap_to_boundary_grid 11 nz
pin_based 11 nz
mv_isolation 11 nz
custom_script_variables 11 nz
pin_titu 11 nz
result_file 11 nz
enable_multi_thread 11 nz
filter_redundant_via_mapping 11 nz
number_of_vias_over_global_backside_max_layer 11 nz
number_of_vias_under_global_min_layer 11 nz
soft_rule_2 11 nz
support_staple_vias_during_routing 11 nz
interactive_multithread_mode 11 nz
initial_percent_block_budgets 11 nz
tip_rtl_mode 11 nz
copyright_year 11 nz
enable_quiet_on_filter 11 nz
enable_summary_error 11 nz
message_style 11 nz
rename_program_name 11 nz
shell_abbreviation 11 nz
shell_mode 11 nz
shell_name 11 nz
single_line_messages 11 nz
track_subprocess_memory 11 nz
diffusion_layer 11 nz
extract_via_antenna_property 11 nz
input_gds 11 nz
output_gds 11 nz
fill_over_net_on_adjacent_layer 11 nz
metal_density 11 nz
allow_port_latency_for_feedthrough 11 nz
ambiguous_checks_sequential_infer_pt_compatibility 11 nz
same_transition 11 nz
crpr_different_transition_variation_derate 11 nz
enable_ml_delay_calculation 11 nz
enable_slew_variation 11 nz
max_exclusive_mux_levels 11 nz
nonlinear_scaling 11 nz
pba_derate_only_mode 11 nz
propagate_interclock_uncertainty 11 nz
report_timing_column_order 11 nz
timing_report_always_use_valid_start_end_points 11 nz
write_script_use_mode_based_cts_exceptions 11 nz
flow_options 11 nz
compile_fusion_lib 11 nz
create_fusion_lib 11 nz
create_trunk_pin_to_trunk 11 nz
gui_selection_stack 11 nz
gui_show_file_in_editor 11 nz
concurrent_top_block_eco_routing_for_tho 11 nz
load_ssf 11 nz
report_clock_gating_checks 11 nz
report_multibit_options 11 nz
incremental_detail_route_special_design_rule_fixing_stage 11 nz
set_disable_auto_mux_clock_exclusivity 11 nz
x_num 11 nz
y_num 11 nz
anchor_x_object_position 11 nz
is_combinational 11 nz
is_sequential 11 nz
multibit_width 11 nz
no_substrate 11 nz
corner_keepout_track_count 11 nz
pin_spacing_track_count 11 nz
exception_type 11 nz
launch_budget 11 nz
port_pattern 11 nz
shape_uses 11 nz
ungroup_on_remove 11 nz
input_threshold_pct_fall 11 nz
input_threshold_pct_rise 11 nz
contention_condition 11 nz
mask_shift_layers 11 nz
drive_current 11 nz
is_net_driver 11 nz
pin_number 11 nz
from_lib_pin 11 nz
to_lib_pin 11 nz
thermal_conductivity 11 nz
activity_type 11 nz
is_hole 11 nz
cut_layers 11 nz
cut_width 11 nz
boundary_stub_gaps 11 nz
set_process 11 nz
full_budget_blocks 11 nz
pg_constraint 11 nz
etm_upf 11 nz
gui_list_category_rules 11 nz
create_module 11 nz
remove_disable_timing 11 nz
clk_0020 11 nz
remove_propagated_clock 11 nz
min_voltage 11 nz
lib_cell_view 11 nz
remove_topology_plans 11 nz
tail_elements 11 nz
ac_1 11 nz
ac_2 11 nz
ac_7 11 nz
set_ieee_1500_configuration 11 nz
pattern_exec 11 nz
port_patterns 11 nz
extest_pulse 11 nz
create_macro 11 nz
remove_track_constraint 11 nz
honor_pad_limit 11 nz
order_only 11 nz
site_def_mapping 11 nz
alignment_grid 11 nz
ignore_misalignment 11 nz
check_mib_for_pin_placement 11 nz
get_working_design_stack 11 nz
std_logic_vector 11 nz
fsm_complete 11 nz
synthesis_on 11 nz
parallel_case 11 nz
block_a 11 nz
full_case 11 nz
current_state 11 nz
create_drc_error 11 nz
multigate_models 11 nz
auto_runset 11 nz
mos_gate_non_negative_delta_resistance 11 nz
used_layers 11 nz
allow_design_mismatch 11 nz
route_guide 11 nz
via_prop_attribute 11 nz
res_update 11 nz
process_type 11 nz
dpt_max_shift 11 nz
default_wire_load_mode 11 nz
miller_cap_fall 11 nz
pg_pin_condition 11 nz
pg_setting_active_state 11 nz
low_y 11 nz
recovery_rising 11 nz
default_power_rail 11 nz
default_min_porosity 11 nz
force_00 11 nz
cell_degradation 11 nz
input_noise_width 11 nz
index_4 11 nz
table_2 11 nz
calc_mode 11 nz
receiver_capacitance1_rise 11 nz
volt_high 11 nz
lu_template_name 11 nz
std_cell_main_rail 11 nz
pin_based_variation 11 nz
fpga_arc_condition 11 nz
related_variation_param 11 nz
failsafe_fsm_group 11 nz
set_lib_timing 11 nz
library_features 11 nz
create_scaling_group 11 nz
rebind_block 11 nz
anchor_offset 11 nz
report_supply_ports 11 nz
use_retention_as_primary 11 nz
secondary_pg_placement 11 nz
dft_source_supply 11 nz
update_power_domain 11 nz
exclude_domains 11 nz
remove_pins 11 nz
pin_map 11 nz
target_libs 11 nz
parent_object 11 nz
remove_auto_save 11 nz
create_pin 11 nz
set_safety_error_code_rule 11 nz
command_file 11 nz
horizontal_layer 11 nz
set_indesign_empower_options 11 nz
gui_write_timing_paths 11 nz
set_gui_stroke_binding 11 nz
report_gui_stroke_bindings 11 nz
netlist_file 11 nz
netlist_couple_unselected_nets 11 nz
oa_instance_bit 11 nz
calibre_agf_netlist 11 nz
device_layers 11 nz
max_via_array_length 11 nz
reduction_nets 11 nz
report_annotated_check 11 nz
bus_name_notations 11 nz
read_design 11 nz
list_of_ports 11 nz
set_bsd_bsr_element 11 nz
set_bsd_path 11 nz
set_bsd_control_cell 11 nz
user_code_val 11 nz
wc_s1 11 nz
ac_test 11 nz
eval_with_undo 11 nz
pd_mid 11 nz
supply_map 11 nz
describe_state_transition 11 nz
add_command_hook 11 nz
add_to_bundle 11 nz
add_to_group 11 nz
add_to_io_ring 11 nz
align_block_pins 11 nz
compute_polygons 11 nz
copy_to_layer 11 nz
create_annotation_text 11 nz
create_drc_error_type 11 nz
create_physical_constraint 11 nz
define_derived_user_attribute 11 nz
enable_wireopt_improvements 11 nz
get_bump_cluster_objects 11 nz
get_clock_gate_pins 11 nz
get_density_rules 11 nz
get_early_power_switch_cells 11 nz
get_essential_points 11 nz
get_metal_area_holes 11 nz
get_pseudo_tsv_defs 11 nz
get_shaping_blockages 11 nz
get_topology_groups 11 nz
gui_close_window 11 nz
gui_create_attrgroup 11 nz
gui_create_charts_arrow_annotation 11 nz
gui_create_charts_ellipse_annotation 11 nz
gui_create_charts_point_annotation 11 nz
gui_create_charts_rectangle_annotation 11 nz
gui_create_charts_text_annotation 11 nz
gui_create_window_toolbar_type 11 nz
gui_exist_window 11 nz
gui_load_clock_trunk_planning 11 nz
gui_remove_charts_annotation 11 nz
gui_select_topology_edges_of_selected 11 nz
gui_set_error_browser_option 11 nz
gui_set_highlight_options 11 nz
gui_show_task_assistant 11 nz
gui_view_port_history 11 nz
move_lib 11 nz
propagate_3d_matching_types 11 nz
query_pst 11 nz
remove_annotation_shapes 11 nz
remove_data_check 11 nz
remove_disable_clock_gating_check 11 nz
remove_from_group 11 nz
remove_net_buses 11 nz
remove_port_buses 11 nz
remove_sense 11 nz
remove_via_matrixes 11 nz
report_annotated_delay 11 nz
report_bundles 11 nz
report_design_rules 11 nz
report_edit_groups 11 nz
report_essential_points 11 nz
report_extraction_options 11 nz
report_pt_options 11 nz
report_push_down_object_options 11 nz
report_sadp_track_rule 11 nz
report_testability_configuration 11 nz
report_transitive_fanin 11 nz
rotate_def_objects 11 nz
set_density_gradient_options 11 nz
set_device_constraint 11 nz
set_reverse_index_max_transition 11 nz
set_trace_option 11 nz
synthesize_clock_trunk_endpoints 11 nz
write_app_var 11 nz
write_checksum 11 nz
input_net_name 11 nz
list_of_macros 11 nz
num_cols 11 nz
sink_group1 11 nz
net_based 11 nz
pre_route_stage 11 nz
define_check 11 nz
stack_via 11 nz
net_length 11 nz
leaf_module_declarations 11 nz
naming_convention_name_string 11 nz
lower_left 11 nz
lib_cell_object 11 nz
divide_factor 11 nz
pin_length 11 nz
via_bump_abutment 11 nz
ma_0 11 nz
output_filename 11 nz
max_array_size 11 nz
macro_conn 11 nz
core_wire 11 nz
phys_cstr_2 11 nz
bundle_0 11 nz
routing_guides 11 nz
clk_b1 11 nz
num_of_layers 11 nz
cell_5 11 nz
rect_pattern 11 nz
track_numbers 11 nz
integer_list 11 nz
single_cut_fixed 11 nz
command_list 11 nz
create_module_boundary 11 nz
soc_die_inst 11 nz
unique_source 11 nz
honor_ndr 11 nz
lib_missing_physical_reference 11 nz
ob_0 11 nz
gate_size 11 nz
tap_frequency 11 nz
mode_name_list 11 nz
ssv_mode 11 nz
include_net 11 nz
exclude_net 11 nz
color_name 11 nz
column_names 11 nz
update_cmd 11 nz
show_state 11 nz
timing_report 11 nz
collection_of_layers 11 nz
freeze_ports 11 nz
check_type 11 nz
corner_spef 11 nz
verbose_file 11 nz
timing_derate 11 nz
ignore_arrival 11 nz
cells_list 11 nz
force_0 11 nz
connection_count 11 nz
isolate_ports 11 nz
name_rules 11 nz
hierarchy_instance_names 11 nz
top_clk 11 nz
element_lists 11 nz
atpg_conflict 11 nz
tp_types 11 nz
report_annotated_parasitics 11 nz
set_noise_parameters 11 nz
update_power 11 nz
sh_command_log_file 10 nz
dp_config 10 nz
bot_hdl_lib 10 nz
mid_hdl_lib 10 nz
top_module_name 10 nz
write_early_data_check_config 10 nz
get_equivalent_power_domains 10 nz
observation_output 10 nz
snps_boundary 10 nz
fix_multiple_port_nets 10 nz
pwr_shell 10 nz
missing_scan_def 10 nz
set_register_output_inversion 10 nz
include_fanout_logic 10 nz
enhanced_delay_opto_for_pg 10 nz
i_data_path 10 nz
run_locations 10 nz
min_level 10 nz
avg_level 10 nz
ll_buf_inv 10 nz
by_clock_gate 10 nz
remove_clock_tre_exceptions 10 nz
stop_pinscomandsremove_clock_tre_exceptions 10 nz
report_clock_tree_options 10 nz
report_clock_skew_groups 10 nz
remove_clock_skew_groups 10 nz
annotate_cell_delay 10 nz
offset_latencies 10 nz
derive_clock_balance_constraints 10 nz
training_labels 10 nz
htree_sections 10 nz
short_outputs 10 nz
create_ends 10 nz
cut_name_table 10 nz
num_cuts_per_row_table 10 nz
remove_via_rules 10 nz
generate_via_ladder_template 10 nz
via_access_preference 10 nz
add_metal_cut_allowed 10 nz
spacing_from_boundary 10 nz
via_spacings 10 nz
shield_rule 10 nz
via_wire_standard_cell_pins 10 nz
via_all_pins 10 nz
driver_taper_over_pin_layers 10 nz
driver_taper_under_pin_layers 10 nz
coaxial_below_skip_tracks 10 nz
per_layer 10 nz
net_metal_line_number 10 nz
initial_drc_from_input 10 nz
check_from_user_shapes 10 nz
connect_below_cut_metal 10 nz
y_margin 10 nz
top_tap_cell 10 nz
bottom_tap_cell 10 nz
top_left_inside_corner_cells 10 nz
top_right_inside_corner_cells 10 nz
bottom_left_inside_corner_cells 10 nz
bottom_right_inside_corner_cells 10 nz
mirror_left_boundary_cell 10 nz
mirror_right_boundary_cell 10 nz
mirror_left_outside_corner_cell 10 nz
mirror_right_outside_corner_cell 10 nz
mirror_left_inside_corner_cell 10 nz
mirror_right_inside_corner_cell 10 nz
mirror_left_inside_horizontal_abutment_cell 10 nz
mirror_right_inside_horizontal_abutment_cell 10 nz
insert_into_blocks 10 nz
prefer_type_ordering 10 nz
smallest_cell_size 10 nz
tap_distance_range 10 nz
update_track_fill 10 nz
bit_slice 10 nz
my_rp_group 10 nz
is_etm_moded_cell 10 nz
full_interface 10 nz
remove_scenarios 10 nz
port_latency 10 nz
clock_gating_propagate_enable 10 nz
clock_marking 10 nz
disable_internal_inout_net_arcs 10 nz
disable_recovery_removal_checks 10 nz
enable_clock_propagation_through_preset_clear 10 nz
enable_clock_propagation_through_three_state_enable_pins 10 nz
gclock_source_network_num_master_registers 10 nz
report_hier_check_description 10 nz
missing_layer_direction 10 nz
redhawk_sc 10 nz
instance_power_file 10 nz
sta_file 10 nz
t_custom 10 nz
t_def 10 nz
remove_hot_spots 10 nz
pt_exec 10 nz
max_distance_to_spare_cell 10 nz
get_eco_bus_buffer_patterns 10 nz
select_mv_buffers 10 nz
write_map_file 10 nz
repeater_group_locations 10 nz
gui_remove_annotations 10 nz
group_repeater_driver 10 nz
group_repeater_loads 10 nz
minimize_dual_rail 10 nz
hl_tiau 10 nz
t_nltodnxluhtf 10 nz
dnit_nlmtu 10 nz
ueiiuulnqtt_uano 10 nz
tolan_nalehnek 10 nz
inmi_nl 10 nz
ftxl_tuldielmta 10 nz
anl_tudnf 10 nz
tmtopldit_nolmidn 10 nz
ud_uoenloidnl 10 nz
noubanlnml_tulauddni 10 nz
bottom_margin 10 nz
horizontal_fragment 10 nz
vertical_pitch 10 nz
vertical_separation 10 nz
vertical_bundle 10 nz
merge_subchannels 10 nz
pcb_metal1 10 nz
pcb_metal2 10 nz
keep_constrained_objects 10 nz
focus_supply_nets 10 nz
uehtn_nu 10 nz
optimize_power_use_focus_supply_nets 10 nz
enable_dpa_ccd_timing 10 nz
allow_async_set_reset_priority_inversion_if_unmapped 10 nz
hnu_y 10 nz
custom_compiler_path 10 nz
allow_pin_conection 10 nz
shield_stripe_fat_wire 10 nz
allow_multiply_driven_nets_by_inputs_and_outputs 10 nz
dc_compatible_negative_index_shift 10 nz
verbose_uniquify 10 nz
insertion_post_conditioning 10 nz
adaptive_pse_reclustering 10 nz
avoid_stitching_scan_cells_with_drc_from_scan_groups 10 nz
scandef_based_opto 10 nz
update_preexisting_icg_se_pin_connections 10 nz
use_core_clock_for_resync 10 nz
use_resync_clock_for_repeater 10 nz
todit_no 10 nz
test_core_wrap_add_ded_wrp_in_new_module 10 nz
test_wrp_ignore_feedthrough_path 10 nz
use_system_clock_for_dedicated_wrp_cells 10 nz
i_niitdno 10 nz
power_elevation_min_placeable_area_percent 10 nz
fusion_without_starrc_config 10 nz
high_fanout_threshold 10 nz
convert_rects_to_paths 10 nz
skip_connection_of_incomplete_net 10 nz
skip_net_connection 10 nz
text_layer1 10 nz
text_layer2 10 nz
ei_niind 10 nz
write_bus_port_style 10 nz
connect_pad_without_endcap 10 nz
layer_bump_spacings 10 nz
block_mark_type 10 nz
sni_ni 10 nz
failsafe_fsm 10 nz
enable_persistent_macros 10 nz
cdpl_host 10 nz
create_missing_macro_frame 10 nz
keep_all_physical_cells 10 nz
group_libs_fix_cell_shadowing 10 nz
enable_clock_pin_level_check 10 nz
ignore_cell_with_sdc 10 nz
rename_isolation_cell_with_formal_name 10 nz
in_upf_iso 10 nz
create_buffer_tree 10 nz
enable_pg_pin_reconnection 10 nz
preserve_power_domain_root_cells 10 nz
save_upf_include_supply_exceptions 10 nz
save_upf_update_derived_bias 10 nz
use_driver_receiver_for_io_supplies 10 nz
pvt_setting 10 nz
hier_preservation 10 nz
use_synthetic_corners 10 nz
composite_pin_dist 10 nz
pin_extend1 10 nz
after_placement 10 nz
congested_random_placement 10 nz
iu_niutop 10 nz
in_um 10 nz
avoid_backside_pins_under_preroute_layers 10 nz
enable_drc_rules_on_libcells 10 nz
enable_gui_drc_error_status_support 10 nz
large_displacement_threshold 10 nz
post_route_feedback_threshold_for_pin_access 10 nz
preclump_threshold_sites 10 nz
report_displacement_limit 10 nz
two_pass 10 nz
bump_model 10 nz
min_bump_zone_street_keepout_margin 10 nz
min_chip_enclosure 10 nz
min_chip_spacing 10 nz
probe_num_max 10 nz
probe_num_min_discrete_power_ground 10 nz
qprobe_min_orthogonal_pitch_sprobe 10 nz
qprobe_num_min 10 nz
qprobe_pitch_ubump 10 nz
sprobe_min_pitch_non_dummy_ubump_other 10 nz
sprobe_min_pitch_non_dummy_ubump_square 10 nz
sprobe_min_pitch_other 10 nz
sprobe_min_pitch_square 10 nz
sprobe_min_pitch_true_dummy_region 10 nz
sprobe_min_pitch_true_dummy_ubump 10 nz
partition_type 10 nz
physical_aware 10 nz
pessimistic_driving_cells 10 nz
read_pin_constr_and_place_pins 10 nz
gui_wait_on_fail_timeout 10 nz
heartbeat_interval_time 10 nz
abstract_feedthrough_buffer_side 10 nz
overwrite_work_dir 10 nz
interface_connectivity_planning 10 nz
placement_type 10 nz
always_align_track_color_layers 10 nz
align_to_buffer_on_feedthrough 10 nz
create_cells 10 nz
annotate_repeater_tree 10 nz
propagation_effort 10 nz
saif_file 10 nz
use_c1cn_pin_capacitance 10 nz
enable_3dic 10 nz
ignore_filler_cells 10 nz
enable_physical_checks_in_rtla 10 nz
min_max_layer_distance_threshold 10 nz
compile_physical_rtl 10 nz
sh_allow_tcl_with_set_app_var 10 nz
sh_command_abbrev_mode 10 nz
auto_sdp_commands 10 nz
store_messages 10 nz
hier_block_metal_profile 10 nz
is_default_heat_spreader 10 nz
is_default_package 10 nz
is_default_pcb 10 nz
package_layer_density 10 nz
package_layer_material 10 nz
package_layer_order 10 nz
package_layer_thickness 10 nz
package_metal_profile 10 nz
package_size 10 nz
package_tech_file 10 nz
percentage_of_max_threshold 10 nz
power_layer 10 nz
inudlie_m 10 nz
lie_m 10 nz
pocvm_corner_sigma 10 nz
port_slew_derate_from_library 10 nz
ungroup_allow_new_buffer 10 nz
use_pt_si 10 nz
ignore_pin_color_alignment_width_threshold_on_layers 10 nz
create_ruler 10 nz
create_trunk_topology 10 nz
gui_show_url_in_browser 10 nz
plan_dft 10 nz
report_hdl_libraries 10 nz
report_power_clock_scaling 10 nz
reset_multi_input_switching_coefficient 10 nz
enable_fixing_selective_design_rule_violations_on_fixed_shapes 10 nz
save_ssf 10 nz
enable_em_via_ladder 10 nz
get_ems_rules 10 nz
get_message_ids 10 nz
projection_map 10 nz
boundary_bbox 10 nz
boundary_bounding_box 10 nz
is_power_switch 10 nz
is_soi 10 nz
metrics_tim_logic_levels_viol 10 nz
switch_list 10 nz
hard_constraints 10 nz
fanout_segments 10 nz
pitch_x 10 nz
pitch_y 10 nz
connected_bumps 10 nz
eco_net_group_id 10 nz
escaped_full_name 10 nz
hierarchy_type 10 nz
is_destructible 10 nz
is_tsv 10 nz
physical_hierarchy_level 10 nz
power_strategy 10 nz
scan_chains 10 nz
voltage_late 10 nz
command_text 10 nz
verbose_info 10 nz
gui_create_vm_objects 10 nz
is_pll_reference_pin 10 nz
permit_power_down 10 nz
pull_up_function 10 nz
thermal_conductivity_anisotropic 10 nz
sdc_stage_delay 10 nz
max_slack 10 nz
timer_implied 10 nz
scan_signals 10 nz
exclude_buffers 10 nz
material_list 10 nz
tsv_def 10 nz
spacing_multiplier 10 nz
routing_guardband 10 nz
eio_nx 10 nz
alternating_mask_constraints 10 nz
boundary_status 10 nz
max_area 10 nz
row_cycles 10 nz
end_node 10 nz
bbox_percentage 10 nz
sequential_repeaters 10 nz
tsv_keepout_spacing 10 nz
bond_pad_width 10 nz
bond_pad_height 10 nz
single_hbm 10 nz
stage_name 10 nz
write_budget 10 nz
from_percent 10 nz
set_timing_paths_disabled_blocks 10 nz
report_parasitics 10 nz
check_constraints 10 nz
hdl_source 10 nz
acs_recompile_design 10 nz
set_clock_group 10 nz
cgr_0009 10 nz
min_period_multiplier 10 nz
set_rule_property 10 nz
include_small_windows 10 nz
divided_by 10 nz
set_command_option_value 10 nz
potential_clocks 10 nz
analyze_timing_correlation 10 nz
early_r 10 nz
early_f 10 nz
late_f 10 nz
gen_clock 10 nz
set_dont_override 10 nz
report_clock_trunk_qor 10 nz
clock_balance_group 10 nz
set_top_implementation_options 10 nz
index_function 10 nz
run_python 10 nz
remove_topology_repeaters 10 nz
remove_pin_guides 10 nz
scan_data_in 10 nz
scan_data_out 10 nz
ac_selx 10 nz
scan_en 10 nz
pattern_file 10 nz
extest_train 10 nz
reuse_threshold 10 nz
i_reg 10 nz
y_origin 10 nz
remove_busplans 10 nz
remove_net_estimation_rules 10 nz
report_unbound 10 nz
min_channel_size 10 nz
derive_macro_relative_location 10 nz
remove_feedthroughs 10 nz
use_existing_routing 10 nz
charging_station 10 nz
allow_multi_rail_cells 10 nz
remove_terminals 10 nz
remove_topological_constraints 10 nz
expand_shell 10 nz
routing_corridors 10 nz
set_cell_hierarchy_type 10 nz
max_reg 10 nz
max_gate 10 nz
read_dff_connections 10 nz
library_path 10 nz
no_autoungroup 10 nz
eco_legalized 10 nz
lib_cells_for_filler_recovery 10 nz
route_bus_guides 10 nz
create_supernet 10 nz
get_repeater_group_info 10 nz
hdlin_prohibit_nontri_multiple_drivers 10 nz
remove_pin_name_synonym 10 nz
oa_device_mapping_file 10 nz
gate_to_diffusion_channel_cap 10 nz
trench_contact 10 nz
exc_0004 10 nz
report_optimization_history 10 nz
cad_layer 10 nz
inc_clean 10 nz
process_foundry 10 nz
process_version 10 nz
process_corner 10 nz
read_package_tech 10 nz
my_area 10 nz
set_minimum_boundary 10 nz
table_lookup 10 nz
prefer_tied 10 nz
skew_rising 10 nz
bus_hold 10 nz
force_11 10 nz
row_address 10 nz
current_type 10 nz
user_parameters 10 nz
is_isolation_cell 10 nz
receiver_capacitance1_fall 10 nz
is_needed 10 nz
nom_process 10 nz
power_down_function_map 10 nz
voltage_value 10 nz
topological_design_rules 10 nz
lateral_oxide 10 nz
default_routing_width 10 nz
pgate_antenna_ratio 10 nz
tap_rule 10 nz
bump_cell 10 nz
lde_delta 10 nz
device_grid 10 nz
horizontal_freedom 10 nz
vertical_freedom 10 nz
create_scaling_lib_group 10 nz
nlpm_ip 10 nz
write_physical_rules 10 nz
create_scaled_lib_cell 10 nz
lib_cell_names 10 nz
generate_strategy 10 nz
isolation_supply_set 10 nz
generate_mv_feedback 10 nz
check_isolation_coverage 10 nz
pin_verbose 10 nz
phys_wrapper 10 nz
equal_ports_nets 10 nz
set_safety_logic_port_map 10 nz
remove_pin_constraints 10 nz
report_supernet_exceptions 10 nz
bump_tsv 10 nz
write_ivm 10 nz
port_name_synonym 10 nz
export_advanced_technology_rules 10 nz
reset_power_clock_scaling 10 nz
gui_read_timing_paths 10 nz
slack_greater_than 10 nz
adjacent_layer 10 nz
create_repelling_group_bound_shapes 10 nz
report_gui_stroke_builtins 10 nz
skip_pcells 10 nz
skip_cells_couple_to_net 10 nz
layer_no_extra_loops 10 nz
convert_diode_to_parasitic_cap 10 nz
netlist_device_location_orientation 10 nz
rv_via_array_gds_file 10 nz
fs_retain_bulk_layers 10 nz
via_layers 10 nz
oasis_file 10 nz
calibre_lvs_device_type 10 nz
icv_lvs_device_type 10 nz
ndm_database 10 nz
enhanced_short_reporting 10 nz
implicit_connectivity 10 nz
thermal_parameter_file 10 nz
reset_cell_mode 10 nz
get_core_area 10 nz
trace_nets 10 nz
bidirectional_port_name 10 nz
remove_bsd_instruction 10 nz
set_wrapper_element 10 nz
set_core_wrapper_design 10 nz
set_mbist_wrapper 10 nz
mode_out 10 nz
terminal_boundary 10 nz
power_state_group 10 nz
add_supply_state 10 nz
vhdlout_package_naming_style 10 nz
add_tie_cells 10 nz
add_to_pin_blockage 10 nz
add_to_pin_guide 10 nz
check_license 10 nz
compare_floorplans 10 nz
compute_area 10 nz
copy_objects 10 nz
create_annotation_symbol 10 nz
create_gap_lib_cells 10 nz
create_macro_relative_location_placement 10 nz
create_pg_ml_data 10 nz
create_pr_rule 10 nz
create_stub_chain 10 nz
create_topology_group 10 nz
create_tsv_array 10 nz
edit_block 10 nz
get_cputime 10 nz
get_current_hook_command 10 nz
get_failsafe_fsm_groups 10 nz
get_failsafe_fsm_rules 10 nz
get_net_estimation_rules 10 nz
get_power_derate 10 nz
get_power_switch_patterns 10 nz
get_pr_rules 10 nz
get_rulers 10 nz
get_safety_core_groups 10 nz
get_safety_core_rules 10 nz
get_safety_register_groups 10 nz
get_safety_register_rules 10 nz
get_trace_option 10 nz
gui_change_error_highlight 10 nz
gui_create_charts_model 10 nz
gui_create_charts_polyline_annotation 10 nz
gui_explore_logic_hierarchy 10 nz
gui_get_bucket_option 10 nz
gui_get_bucket_option_list 10 nz
gui_get_highlight 10 nz
gui_get_map_option 10 nz
gui_get_map_option_list 10 nz
gui_hide_toolbar 10 nz
gui_mouse_tool 10 nz
gui_set_bucket_option 10 nz
gui_set_current_errors 10 nz
gui_set_current_task 10 nz
gui_set_map_option 10 nz
gui_set_performance_log_option 10 nz
gui_set_utable_values 10 nz
gui_show_toolbar 10 nz
propagate_pin_mask_to_via_metal 10 nz
query_port_net 10 nz
query_power_switch 10 nz
remove_clocks 10 nz
remove_drc_error_waivers 10 nz
remove_drc_errors 10 nz
remove_drive_resistance 10 nz
remove_from_bundle 10 nz
remove_from_pin_guide 10 nz
remove_min_pulse_width 10 nz
remove_new_lib_cell_functions 10 nz
remove_power_taps 10 nz
remove_utilization_configurations 10 nz
remove_waiver_containers 10 nz
report_cell_robustness 10 nz
report_disable_tie_insert 10 nz
report_ems_rules 10 nz
report_latch_loop_groups 10 nz
report_pin_guides 10 nz
report_power_taps 10 nz
report_pr_rules 10 nz
report_safety_register_groups 10 nz
report_scan_skew_group 10 nz
report_secondary_pg_placement_constraints 10 nz
report_thermal_qor 10 nz
report_transitive_fanout 10 nz
reset_scan_suppress_toggling 10 nz
rotate_objects 10 nz
set_fanout_load 10 nz
set_max_fanout 10 nz
set_slice_preservation 10 nz
trim_pg_mesh 10 nz
write_collection 10 nz
macro_array 10 nz
old_net 10 nz
edit_group1 10 nz
source_list 10 nz
sv_avd_core_inst 10 nz
sv_cpu_dma_ctl0 10 nz
sigma_pd 10 nz
memory_threshold 10 nz
var_name 10 nz
mid_0 10 nz
list_of_checkpoint_patterns 10 nz
qor_data 10 nz
update_ref_libs 10 nz
remove_irregular_port_bus 10 nz
slct_bus 10 nz
include_touching_placement_blockages 10 nz
exec_path 10 nz
min_pitch 10 nz
bottom_layer 10 nz
no_clock 10 nz
name_only 10 nz
family_name_string_list 10 nz
late_boundary 10 nz
vct_name 10 nz
from_lib 10 nz
stitching_zone 10 nz
origin_type 10 nz
period_value 10 nz
poly_rect_list 10 nz
bundle_list 10 nz
isn_layer 10 nz
err_blk 10 nz
index_name 10 nz
pattern_string 10 nz
child_pattern_name 10 nz
filter_1 10 nz
filter_2 10 nz
phys_cstr_type 10 nz
abc_cells 10 nz
add_cells 10 nz
rail_scenario_name 10 nz
failsafe_fsm_groups 10 nz
safety_error_code_groups 10 nz
process_labels 10 nz
constraint_group_list 10 nz
track_ref_bbox 10 nz
shield_type 10 nz
shield_pullback 10 nz
net_bbox_override 10 nz
skip_lib_cells 10 nz
domain_list 10 nz
param_list 10 nz
chars_list 10 nz
library_cells 10 nz
proc_name 10 nz
derived_object 10 nz
hard_macro_list 10 nz
checkpoint_name 10 nz
o_reg3 10 nz
user_derived 10 nz
drc_errors 10 nz
dpt_odd_cycle 10 nz
hdl_of_module 10 nz
lib_missing_physical_port 10 nz
lib_port_direction 10 nz
lib_port_name_synonym 10 nz
lib_port_type 10 nz
create_placeholder_logic_lib_port 10 nz
some_category 10 nz
init_my_toolbar 10 nz
horizontal_threshold 10 nz
vertical_threshold 10 nz
retention_strategy 10 nz
delimiter_char 10 nz
list_of_file_names 10 nz
instance_property 10 nz
use_highest_toggle_rate 10 nz
pin_blockage_list 10 nz
pin_guide_list 10 nz
list_annotated 10 nz
histogram_bins 10 nz
clock_gating2 10 nz
test_assume 10 nz
per_clock_violations 10 nz
record_unbound_instance 10 nz
noise_region 10 nz
ieee_compliance 10 nz
core_cpt 10 nz
input_file 10 nz
mid_a 10 nz
booth_radix8 10 nz
cost_type 10 nz
drc_list 10 nz
follow_rotations 10 nz
late_spec 10 nz
late_temperature 10 nz
ml_exhaustive 10 nz
compile_initial 10 nz
create_design_view 10 nz
register_initial_state 10 nz
scan_master_clock 10 nz
rise_triggered_high_pulse 10 nz
cell_types 10 nz
physical_pin_constraint 10 nz
sim_analyze_clock_network 10 nz
get_distributed_variables 10 nz
mrx_clk_pad_i 10 nz
start_multi_user_server 10 nz
apply_multicycles 10 nz
mis_pin_set_rise 10 nz
map_design_mode 10 nz
low_low 10 nz
set_si_aggressor_bus_group 10 nz
report_waiver 10 nz
out_setup 10 nz
get_hier_clocks 10 nz
script_file_name 9 nz
run_order 9 nz
x_attrib_name 9 nz
y_attrib_name 9 nz
lex_attr_mapping 9 nz
custom_pairs 9 nz
my_top 9 nz
add_def_only_objects 9 nz
set_fixed_objects 9 nz
include_logical_feedthrough_hierarchy 9 nz
report_mv_cells 9 nz
allow_rp_only 9 nz
ndr_area_aware 9 nz
seq_array_icg_aware 9 nz
report_placement_ir_drop_target 9 nz
reset_placement_ir_drop_target 9 nz
optimize_pin_access_using_cell_spacing 9 nz
early_cap_scale 9 nz
late_cap_scale 9 nz
datapath_cells_only 9 nz
reset_multi_vth_constraint 9 nz
report_multi_vth_constraint 9 nz
max_corner 9 nz
analyze_datapath_extraction 9 nz
pi_0 9 nz
pi_1 9 nz
pi_2 9 nz
sync_set_reset 9 nz
driven_by_original_register 9 nz
clock_scenario 9 nz
run_names 9 nz
prefer_enable_pin 9 nz
prefer_feedback_loop 9 nz
max_total_levels 9 nz
ungate_fanout 9 nz
set_clock_gate_routing_rule 9 nz
by_register 9 nz
bin_size 9 nz
reference_latency 9 nz
enable_voltage_drop_aware 9 nz
targeted_ccd_wns_optimization_effort 9 nz
post_route_buffer_removal 9 nz
balance_levels 9 nz
report_regular_multisource_clock_tree_options 9 nz
read_tech_lef 9 nz
lower_layer_name 9 nz
upper_layer_name 9 nz
cut_layer_name 9 nz
cut_size 9 nz
upper_metal_min_length_table 9 nz
association_file 9 nz
report_via_ladder_rules 9 nz
derive_pin_access_routing_guides 9 nz
x_width 9 nz
y_width 9 nz
is_rectangle_only_rule_waived 9 nz
snap_to_track 9 nz
detail_options 9 nz
separate_tie_off_from_secondary_pg 9 nz
enable_ml_opto 9 nz
eco_fix_drc_in_changed_area_only 9 nz
post_eco_route_fix_soft_violations 9 nz
check_from_frozen_shapes 9 nz
report_wirelength 9 nz
create_cut_metals 9 nz
remove_cut_metals 9 nz
every_row 9 nz
eco_route_concurrent_redundant_via_effort_level 9 nz
leakage_vt_check 9 nz
left_violation_tap 9 nz
signoff_init_live_drc 9 nz
coordinates_ground 9 nz
coordinates_power 9 nz
report_density 9 nz
track_fill_params 9 nz
remove_fill_cells 9 nz
twist_style 9 nz
group_shield 9 nz
enclose_pins 9 nz
preserve_block_instances 9 nz
enable_signal_em_analysis 9 nz
keep_min_pulse_width_violation_pins 9 nz
create_clock_no_input_delay 9 nz
edge_specific_source_latency 9 nz
extract_model_include_upf_data 9 nz
extract_model_clock_latency_arcs_include_all_registers 9 nz
report_hierarchy_options 9 nz
report_missing_via_check_options 9 nz
fix_pg_missing_vias 9 nz
redhawk_result 9 nz
cell_instance_pg_pin_name 9 nz
mapped_pg_pin_name 9 nz
max_effective_voltage_drop 9 nz
total_r 9 nz
full_path_cell_instance_name 9 nz
inst_effvd 9 nz
inst_minres 9 nz
fusion_adv 9 nz
report_eco_bus_buffer_patterns 9 nz
remove_eco_bus_buffer_patterns 9 nz
only_global_routed_nets 9 nz
ignore_pin_connection 9 nz
eco_cell_1 9 nz
number_of_interleaving_groups 9 nz
add_port_protection_diodes 9 nz
ldit_toplenaa 9 nz
plnan_u 9 nz
kl_tnwl 9 nz
lid_seal_thickness 9 nz
lid_seal_material 9 nz
logic_die_inst 9 nz
setup_aggression_factor 9 nz
list_of_string 9 nz
optimize_power_target_mode 9 nz
tap_cover_power_domain_lib_cells 9 nz
final_clock_routing 9 nz
register_base_name 9 nz
enable_acitivity_driven_level_expansion 9 nz
early_place 9 nz
legalize_unmapped_fixed 9 nz
prefer_multibit_libcells_with_singlebit_equivalent 9 nz
optimization_priority 9 nz
simu_mismatch_prevention 9 nz
enable_register_merging_across_bus 9 nz
i_nieimn 9 nz
register_replication_simu_mismatch_prevention 9 nz
balance_by_source_latency 9 nz
honor_source_latency 9 nz
directory_for_cts_generated_files 9 nz
enable_low_power 9 nz
ignore_drc_only_scenario 9 nz
port_punch_prefix_original_port_name 9 nz
preserve_bus_ports 9 nz
preserve_hierarchical_ports 9 nz
update_clock_latency 9 nz
unlimit_delay_insertion_stages 9 nz
cg_timing_aware 9 nz
enable_global_route 9 nz
fix_clock_tree_sinks 9 nz
power_opt_wirelength_effort 9 nz
report_latency_bottleneck_threshold 9 nz
size_pre_existing_cell_to_cts_references 9 nz
merge_cross_level 9 nz
enable_via_ladder_insertion_on_tap_output_pins 9 nz
htree_cell_keepout_factor 9 nz
htree_legalize_design 9 nz
subtree_synthesis_enable_power_optimization 9 nz
enable_area_recovery_in_local_skew 9 nz
enable_cto_power_optimization 9 nz
enable_layer_optimization_for_power 9 nz
print_qor_summary_table 9 nz
transition_histogram_datapoints 9 nz
verbose_paths_routing_length_threshold 9 nz
export_path_segment 9 nz
ignore_shielding_gap_on_via 9 nz
report_all_shorted_power_ground_nets 9 nz
enable_front_end_sequential_cell_counting 9 nz
eco_restrictions 9 nz
enable_hierarchy_edit_restriction 9 nz
morph_on_save_as 9 nz
dft_drc_use_master_cell_name_for_lib_cell 9 nz
enable_new_spec_persistency 9 nz
scan_pse_registers 9 nz
add_lockup_between_equivalent_clocks 9 nz
connect_clock_gate_test_enables 9 nz
mix_clocks 9 nz
force_buffers_at_logical_chain_endpoints 9 nz
scandef_marker_cell_for_multiloads 9 nz
scandef_stop_before_lockups 9 nz
test_keep_connected_scan_en 9 nz
tp_no_scan_wrap_constr_gen_for_adv 9 nz
tp_set_report_file_name 9 nz
psc_track_mask 9 nz
net_lifetime_years 9 nz
new_temperature_nonlinear_interp 9 nz
read_zero_spacing_blockage 9 nz
general_writer 9 nz
append_shape_and_terminal 9 nz
custom_via_as_user_route 9 nz
maintain_via_ladders 9 nz
maskshift_consistency_check 9 nz
relax_via_ladder_restriction 9 nz
scan_cells_in_netlist_order 9 nz
set_pg_mask_fixed 9 nz
skip_combinational_cell_check 9 nz
support_via_matrix 9 nz
support_voltage_area 9 nz
derive_must_join_for_pg 9 nz
output_non_real_blockages 9 nz
output_non_real_blockages_for_macro 9 nz
handle_complex_bus_port 9 nz
connect_via_center 9 nz
auto_link_blocks 9 nz
command_form_use_object_names_for_proc_options 9 nz
user_icon_directories 9 nz
gui_build_query_data_table 9 nz
infer_complex_set_reset 9 nz
pin_attr 9 nz
interface_only_modules 9 nz
eio_notno 9 nz
remove_local_output_dir 9 nz
preserve_nldm_pin_caps 9 nz
relax_pin_equal_opposite_attr_check 9 nz
require_same_opt_attrs 9 nz
compress_lib_package 9 nz
allow_commit_workspace_overwrite 9 nz
create_workspace_tf_verbose 9 nz
area_costing 9 nz
average_leakage_costing 9 nz
dynamic_power_costing 9 nz
timing_costing 9 nz
allow_port_array_interface_hybrid_matching 9 nz
aa_vec 9 nz
bit_blasted_bus_linking 9 nz
undo_enabled 9 nz
use_session_ref_libs 9 nz
bank_consecutive_cells 9 nz
maximum_allowable_name_length 9 nz
avoid_new_high_fanout_net 9 nz
check_high_fanout_net 9 nz
honor_tie_cell_fanout_limit 9 nz
common_prefix_naming_mode 9 nz
connect_power_switch_min_long_distance_value 9 nz
connect_power_switch_optimize_ack_out_distance 9 nz
complex_retention_library_cell_name 9 nz
report_pvt_verbose 9 nz
afs_create_reference_supply 9 nz
check_interface_objs_of_block_abstract 9 nz
include_pg_in_budget_shell 9 nz
no_srsn_for_new_ports 9 nz
propagate_driver_supply_on_feedthrough 9 nz
split_constraints_write_driver_receiver_supply 9 nz
upf_port_pswout_dir_out 9 nz
honor_soft_macro 9 nz
allow_is_isolated_output_check 9 nz
allow_non_bias_domain_in_bias_scope 9 nz
allow_non_bias_ls_els_in_bias_domains 9 nz
allow_non_bias_macros 9 nz
connect_supply_net_ignore_nonexistent_objects 9 nz
disable_is_analog_support 9 nz
generate_iso_with_pst_equivalence 9 nz
identify_clock_path 9 nz
ignore_dangling_net_on_heterogenous_path 9 nz
input_supply_equal_ao_with_driver 9 nz
keep_map_isolation_library_cell_order 9 nz
keep_map_level_shifter_library_cell_order 9 nz
load_upf_continue_on_error 9 nz
name_map_version 9 nz
nor_iso_macro_allow_enable_supply_check 9 nz
save_upf_use_relative_path_for_top_scope 9 nz
skip_ao_check_for_els_input 9 nz
upf_add_power_state_ignore_logic_expression_error 9 nz
upf_allow_non_constant_net_reconnect 9 nz
upf_skip_diff_supply_for_gmvc 9 nz
virtual_supply_available_when_connected_to_regular_pg 9 nz
hard_bound_buffering_mode 9 nz
high_fanout_synthesis_delay_effort 9 nz
two_pass_hfs 9 nz
auto_site_def 9 nz
enable_sizing_with_balance_point 9 nz
optimize_ndr_user_max_layers 9 nz
optimize_ndr_user_min_layers 9 nz
do_repartition 9 nz
enhanced_scan_exclusive_repeater_handling 9 nz
ignore_hier_exceptions 9 nz
ignore_inversions 9 nz
to_niutiou 9 nz
post_fix_long_nets 9 nz
post_fix_polarity 9 nz
timing_friendly_reorder 9 nz
support_auto_vt_classification 9 nz
cluster_distance 9 nz
analyze_lib_pin_check_routability 9 nz
remove_duplicate_cell_pairs 9 nz
extreme_power_mode 9 nz
fix_soft_macros 9 nz
power_density_fast 9 nz
power_density_verbose 9 nz
use_placement_model 9 nz
density_aware_hard_movebounds 9 nz
advanced_ignore_horizontal_keepout_margin 9 nz
always_continue 9 nz
aoi_22 9 nz
enable_color_aware_placement 9 nz
enable_npldrc_pin_color_alignment_check 9 nz
enable_ods17_checking 9 nz
enable_ods17_fixing 9 nz
ignore_unaligned_shapes_on_user_fixed_cells 9 nz
min_max_prerouted_net_check_layers 9 nz
output_violated_info 9 nz
output_violated_info_file 9 nz
report_libcell_displacement_limit 9 nz
min_mim_pad_pad_via_probe_cell_spacing 9 nz
min_mim_pad_pad_via_rv_spacing 9 nz
min_mim_top_pad_via_pad_layer_spacing 9 nz
min_mim_top_pad_via_plate_hole_spacing 9 nz
min_mim_top_plate_hole_bottom_layer_width 9 nz
min_mim_top_plate_hole_middle_1_layer_width 9 nz
min_mim_top_plate_hole_top_layer_width 9 nz
min_pad_pad_via_pad_layer_spacing 9 nz
min_pad_pad_via_rv_spacing 9 nz
min_top_pad_via_pad_layer_spacing 9 nz
min_top_pad_via_rv_spacing 9 nz
pattern_marker_cell_margin_bottom 9 nz
pattern_marker_cell_margin_left 9 nz
pattern_marker_cell_margin_right 9 nz
pattern_marker_cell_margin_top 9 nz
enable_feedthrough_aware_in_distributed 9 nz
execution_strategy 9 nz
flow_config_file 9 nz
generate_stats_effort_level 9 nz
grade_results 9 nz
multiple_results 9 nz
partition_only_cluster 9 nz
print_inter_partition_feedthroughs 9 nz
print_inter_partition_wirelength 9 nz
result_directory 9 nz
i_niautd 9 nz
launch_hold_fix 9 nz
capture_hold_fix 9 nz
feed_hold_fix 9 nz
compute_rise_fall_latencies 9 nz
enable_data_check 9 nz
include_all_clock_inputs 9 nz
minimize_virtual_clocks 9 nz
remove_unused_virtual_clocks 9 nz
write_ocv_files 9 nz
write_via_variation_files 9 nz
auto_bus_creation_min_distance 9 nz
auto_bus_creation_min_width 9 nz
enable_mph_constraints 9 nz
keep_path_detail 9 nz
place_empty_modules 9 nz
core_area_accommodate_macro 9 nz
enable_adjust_core_area_for_hybrid_design 9 nz
derive_keepout_behavior 9 nz
fill_in_partial_row 9 nz
horizontal_odd 9 nz
vertical_even 9 nz
vertical_odd 9 nz
enforce_repeaters_hiers 9 nz
apply_spacing_rules_to_boundary 9 nz
auto_macro_array_max_height 9 nz
auto_macro_array_max_num_cols 9 nz
auto_macro_array_max_num_rows 9 nz
auto_macro_array_max_width 9 nz
auto_macro_array_minimize_channels 9 nz
auto_macro_array_size 9 nz
integrated_incremental 9 nz
mark_auto_pin_blockages_as_pin_protect 9 nz
ml_data_with_spacing_rule 9 nz
ml_honor_voltage_areas 9 nz
ml_use_concav_blockage 9 nz
allow_partial_power_strap_overlap 9 nz
honor_min_vt_spacing_rule 9 nz
honor_pin_color_alignment 9 nz
mark_supply_net_for_filler_cells 9 nz
snap_after_placement 9 nz
snap_to_legal_index 9 nz
snap_to_siterow_orient 9 nz
snap_to_via0_grid 9 nz
max_checking_level 9 nz
auto_connect_pg_net 9 nz
connect_user_route_shapes 9 nz
derive_pg_mask_engine_version 9 nz
enable_rdl_45_shapes 9 nz
in_niund 9 nz
merge_shapes_for_via_creation 9 nz
minimum_layer_length 9 nz
overlap_route_boundary 9 nz
overlap_route_boundary_exclude_design_boundary 9 nz
snap_stdcell_rail 9 nz
stapling_via_fast_mode 9 nz
treat_multiple_pins_as_one_target 9 nz
trim_by_blockage 9 nz
allow_routing_over_readonly_blocks 9 nz
black_box_design_style 9 nz
force_net_port_name_match 9 nz
maximize_black_box_pin_grouping 9 nz
poly_rule_vertical_edge_expanding 9 nz
include_hard_macro_input_pin_annotation 9 nz
include_memory_input_pin_annotation 9 nz
table_extrapolation 9 nz
use_ccs_rcv_cap 9 nz
res_calc 9 nz
enable_rail_probes_collision_test 9 nz
iwnil_tnw 9 nz
cup_module 9 nz
connect_floating_shapes 9 nz
extra_via_cost_multiplier_by_layer_name 9 nz
number_of_vias_under_global_backside_min_layer 9 nz
min_edge_offset_for_top_level_pin_connection_by_layer_name 9 nz
tie_off_mode 9 nz
hop_layers 9 nz
same_net_metal_space 9 nz
same_net_enclosed_cut_space 9 nz
insert_redundant_vias_layer_order_low_to_high 9 nz
ndr_spacing_length_threshold_factor 9 nz
enable_clock_clustering 9 nz
preroute_connection_enhancement 9 nz
always_off 9 nz
sh_source_emits_line_numbers 9 nz
custom_runset_file 9 nz
exclude_non_mask_layers 9 nz
gate_class1_layers 9 nz
gate_class2_layers 9 nz
gate_class3_layers 9 nz
extract_via_antenna_prop 9 nz
generate_runset_only 9 nz
utpoifflehneklat_nldie 9 nz
ignore_fill_view_time_stamp 9 nz
preferred_routing_direction 9 nz
track_color_preference 9 nz
base_layer_runset 9 nz
merge_layer_map_file 9 nz
rename_cell_files 9 nz
synopsys_program_name 9 nz
any_inputs 9 nz
analyze_subcircuit_use_specified_voltage 9 nz
awp_compatibility_mode 9 nz
clock_recovergence_pessimism 9 nz
enable_propagation_for_noise 9 nz
enable_static_noise 9 nz
enable_via_variation 9 nz
ideal_clock_zero_default_transition 9 nz
pocvm_max_transition_clock_sigma 9 nz
scenario_auto_name_separator 9 nz
si_xtalk_composite_aggr_noise_peak_ratio 9 nz
setup_hold 9 nz
compile_options 9 nz
connect_pg_via_ladders 9 nz
derive_pg_mask_constraint 9 nz
link_options 9 nz
split_cstr_write_simple_object_name_for_user_attribute 9 nz
report_tap_boundary_wall_cell_rules 9 nz
enable_convergence_flow 9 nz
enable_em_via_ladder_on_clock 9 nz
anchor_y_object_position 9 nz
is_retention 9 nz
metrics_cong_cell_padding_local 9 nz
metrics_cong_logic_cong_local 9 nz
metrics_cong_number_cells 9 nz
metrics_cong_number_cells_in_cong_area_local 9 nz
metrics_cong_number_cells_in_cong_channel_local 9 nz
metrics_cong_number_cells_local 9 nz
metrics_cong_overflow_local 9 nz
metrics_cong_percent_cells_in_cong_area_local 9 nz
metrics_cong_percent_of_cong_area_local 9 nz
metrics_tim_logic_levels_viol_local 9 nz
excluded_sides 9 nz
ur_x 9 nz
ur_y 9 nz
launch_clock 9 nz
path_type_id 9 nz
fanin_segments 9 nz
is_direct_probe 9 nz
libcell_subset 9 nz
upf_is_hard_macro 9 nz
voltage_early 9 nz
clock_attributes 9 nz
clock_source_latency_early_fall_max 9 nz
clock_source_latency_early_fall_min 9 nz
clock_source_latency_early_rise_max 9 nz
clock_source_latency_early_rise_min 9 nz
clock_source_latency_late_fall_max 9 nz
clock_source_latency_late_fall_min 9 nz
clock_source_latency_late_rise_max 9 nz
clock_source_latency_late_rise_min 9 nz
point_list 9 nz
exception_group 9 nz
lib_attributes 9 nz
clock_pin 9 nz
is_diode 9 nz
is_pll_output_pin 9 nz
pattern_must_join_level 9 nz
related_bias_pin 9 nz
specific_heat_capacity 9 nz
is_latch_loop_breaker 9 nz
propagate_switching_activity 9 nz
add_internal_logic 9 nz
pr_rule 9 nz
delay_cells 9 nz
logic_module 9 nz
cell_em 9 nz
shape_attributes 9 nz
start_extension 9 nz
base_start_extension 9 nz
alternate_m_dimensions 9 nz
row_offsets 9 nz
start_node 9 nz
utilization_config 9 nz
pattern_size 9 nz
is_primary 9 nz
scaling_factor 9 nz
get_bump_cluster_name 9 nz
create_interposer_routeplan 9 nz
estimate_3d_thermal 9 nz
bond_pads 9 nz
create_material 9 nz
html_dir 9 nz
top_mode 9 nz
pin_port 9 nz
clk_0009 9 nz
pin_levels 9 nz
master_clk 9 nz
late_r 9 nz
set_budget_pin_options 9 nz
relax_split_restrictions_for_cells 9 nz
key_file 9 nz
active_scenarios 9 nz
create_block_abstraction 9 nz
add_shield_association 9 nz
remove_cell_array_patterns 9 nz
create_dft_netlist 9 nz
test_mode_port 9 nz
set_dft_access_element 9 nz
bit_length 9 nz
ir_width 9 nz
aon_enable 9 nz
add_start_end_cells 9 nz
read_net_estimation_rules 9 nz
report_power_io_constraints 9 nz
constraint_file 9 nz
routing_overlap_check 9 nz
commit_blocks 9 nz
report_feedthroughs 9 nz
write_topology_plans 9 nz
report_signal_io_constraints 9 nz
commit_cell 9 nz
write_dff_trace_filters 9 nz
set_working_design_stack 9 nz
report_dff_connections 9 nz
treat_hierarchy_as_partition 9 nz
round_pos 9 nz
tie_low_lib_cell 9 nz
multi_height_split 9 nz
map_to_module 9 nz
hdlin_infer_mux 9 nz
simple_bus 9 nz
bit_vector 9 nz
spice_subckt_file 9 nz
rpv_vs_si_width_and_length 9 nz
rc_scaling_file 9 nz
oa_layer_mapping_file 9 nz
global_temp 9 nz
em_param_mapping_file 9 nz
measured_from 9 nz
include_em_information_file 9 nz
stacked_conductor 9 nz
macro_cells 9 nz
nochange_high_low 9 nz
em_lut_template 9 nz
char_when 9 nz
vcc_in 9 nz
save_restore 9 nz
total_capacitance 9 nz
fpga_condition_value 9 nz
routing_wire_model 9 nz
u_shaped_wire_spacing 9 nz
min_polygon_area_rule 9 nz
antenna_rule 9 nz
front_side 9 nz
lde_boundary_type_names 9 nz
lde_boundary_count 9 nz
set_legalizer_preroute_keepout 9 nz
remove_lib 9 nz
param_name 9 nz
signal_level 9 nz
report_workspace 9 nz
run_design_driven_analysis 9 nz
report_mibs 9 nz
adjust_snap_point_of_cell 9 nz
report_supply_net 9 nz
keep_order 9 nz
always_on_strategy 9 nz
dft_target_domain 9 nz
dft_sink_supply 9 nz
end_point 9 nz
report_power_switch_placement_patterns 9 nz
global_report 9 nz
remove_from_net 9 nz
set_object_layer 9 nz
commands_only 9 nz
main_rail 9 nz
num_layers 9 nz
remove_topology_groups 9 nz
delta_list 9 nz
triple_mode 9 nz
index_range 9 nz
create_assignment_statement 9 nz
count_expression 9 nz
recover_auto_save 9 nz
track_pitch 9 nz
read_odb 9 nz
path_groups 9 nz
offset_start 9 nz
read_virtual_pad_file 9 nz
set_license_limit 9 nz
half_shield 9 nz
check_rdl_routes 9 nz
insert_redundant_trees 9 nz
write_sverilog 9 nz
translate_floating_as_fill 9 nz
skip_instances 9 nz
density_outside_block 9 nz
metal_sheet_over_area 9 nz
num_parts 9 nz
cap_distribution_segment_length 9 nz
no_extra_loops 9 nz
use_sensitivity_multi_corner_output 9 nz
netlist_remove_dangling_branches 9 nz
rv_via_array_report_file 9 nz
parallel_to_reference 9 nz
perpendicular_to_reference 9 nz
pin_cut_threshold 9 nz
calibre_devtab 9 nz
netlist_ideal_spice_type 9 nz
fs_resolution 9 nz
color_layers 9 nz
operating_frequency 9 nz
top_def_file 9 nz
via_array_count_file 9 nz
ndm_zero_spacing_blockage_ratio 9 nz
estimated_connect_opens 9 nz
num_cores_for_high_mem_tasks 9 nz
include_short_categories 9 nz
diable_sanity_check 9 nz
network_latency_included 9 nz
source_latency_included 9 nz
remove_clock_exclusivity 9 nz
remove_clock_jitter 9 nz
set_test_require 9 nz
load_delay 9 nz
remove_net 9 nz
source_of 9 nz
create_operating_conditions 9 nz
write_test_formats 9 nz
compile_ultra 9 nz
set_jtag_implementation 9 nz
signal_value_pin_pairs 9 nz
bsd_style 9 nz
memory_cells 9 nz
wrp_shift 9 nz
ac_select 9 nz
shift_dr 9 nz
report_wrapper_configuration 9 nz
signal_name 9 nz
create_logic_port 9 nz
create_logic_net 9 nz
upf_file 9 nz
lib_model_name 9 nz
net_ref 9 nz
upf_reconcile_boundary 9 nz
sim_corruption_control 9 nz
default_value 9 nz
lrm_option_defaults 9 nz
vhdlout_bit_type 9 nz
forbidden_preferred_grid_extension 9 nz
add_attachment 9 nz
align_pins 9 nz
all_transitive_fanout 9 nz
audit_scripts 9 nz
characterize_topology_plans 9 nz
check_design_states 9 nz
check_sadp_tracks 9 nz
collection_to_list 9 nz
create_cell_array_pattern 9 nz
create_manufacturing_shape 9 nz
create_ml_db_record 9 nz
create_pin_bus 9 nz
create_process_layer 9 nz
create_timing_view 9 nz
create_waiver_container 9 nz
current_topology_group 9 nz
get_alignment_marker_rules 9 nz
get_block_pin_constraints 9 nz
get_command_hooks 9 nz
get_defined_commands 9 nz
get_latch_loop_groups 9 nz
get_mib_objects 9 nz
get_overlap_blockages 9 nz
get_power_budget 9 nz
get_rp_blockages 9 nz
get_safety_error_code_groups 9 nz
get_safety_error_code_rules 9 nz
get_scan_segments 9 nz
get_shaping_constraints 9 nz
get_working_ml_db_record 9 nz
gui_create_message_waiver 9 nz
gui_delete_attrgroup 9 nz
gui_get_current_task 9 nz
gui_get_highlight_options 9 nz
gui_get_toolbar_names 9 nz
gui_remove_category_rules 9 nz
gui_set_utable 9 nz
insert_power_tap_cells 9 nz
mark_failsafe_fsm 9 nz
merge_pg_mesh 9 nz
modify_die_area 9 nz
propagate_topology_plans 9 nz
query_net_ports 9 nz
query_pst_state 9 nz
read_feature_tables 9 nz
remove_annotated_transition 9 nz
remove_bump_regions 9 nz
remove_clock_trunk_endpoints 9 nz
remove_lib_cell_naming_keywords 9 nz
remove_pr_rules 9 nz
remove_sadp_track_rule 9 nz
remove_shape_patterns 9 nz
remove_shaping_channels 9 nz
report_buffer_trees 9 nz
report_clock_jitter 9 nz
report_density_gradient_options 9 nz
report_environments 9 nz
report_failsafe_fsm_groups 9 nz
report_lib_cells 9 nz
report_msg 9 nz
report_pop_up_object_options 9 nz
report_power_budget 9 nz
report_power_derate 9 nz
report_safety_core_groups 9 nz
report_safety_error_code_groups 9 nz
report_safety_register_rules 9 nz
report_scan_suppress_toggling 9 nz
report_shaping_channels 9 nz
report_spf_constraint 9 nz
report_via_regions 9 nz
reset_lib_cell_classification_attributes 9 nz
reset_power_group 9 nz
save_feature_tables 9 nz
set_budget_shell_latencies 9 nz
set_dft_insertion_configuration 9 nz
set_lib_cell_naming_keywords 9 nz
set_power_group 9 nz
set_report_configuration 9 nz
set_safety_core_rule 9 nz
write_feasibility_constraints 9 nz
bound_object 9 nz
pin_or_port_list 9 nz
boundary_threshold 9 nz
only_cells 9 nz
endpoints_only 9 nz
sink_list 9 nz
dp_block_s 9 nz
step_size 9 nz
cpu_threshold 9 nz
power_model_name 9 nz
topology_node_list 9 nz
panel_name 9 nz
collapse_name_space 9 nz
reference_design 9 nz
add_register 9 nz
pre_placement_stage 9 nz
design_mismatch 9 nz
macro_list 9 nz
cover_bump 9 nz
pad_assignment_file 9 nz
power_domain_name_list 9 nz
sub_92 9 nz
add_86 9 nz
add_79 9 nz
rule_file_name 9 nz
pin_detour 9 nz
unconstrained_endpoints 9 nz
fanin_cone 9 nz
fanout_cone 9 nz
host_options_name 9 nz
gate_count 9 nz
pseudo_bump_list 9 nz
i_clock_gen 9 nz
font_size 9 nz
other_cell_spacing 9 nz
multiply_factor 9 nz
boundary_cell_prefix 9 nz
boundary_cell_separator 9 nz
coincident_boundary 9 nz
io_group 9 nz
cell_array_patterns 9 nz
tcl_commands 9 nz
cell_separator 9 nz
isn_layer_distance 9 nz
edit_group_1 9 nz
create_terminals 9 nz
grid_name 9 nz
top_sparse_lib 9 nz
config_name 9 nz
server_path 9 nz
database_name 9 nz
pins_or_ports_or_nets 9 nz
set_1 9 nz
set_2 9 nz
constraint_name 9 nz
blockage_spec 9 nz
macro_names 9 nz
polygon_area 9 nz
group_of_macros 9 nz
old_name 9 nz
exclude_macros 9 nz
extend_low 9 nz
ext_type 9 nz
extend_high 9 nz
pin_collection 9 nz
tech_layer_name 9 nz
step_shape 9 nz
switched_direction_only 9 nz
control_group_list 9 nz
port_name_signal_pair_list 9 nz
even_parity 9 nz
external_channels 9 nz
a_vdd 9 nz
start_object 9 nz
end_object 9 nz
rect_list 9 nz
definition_name 9 nz
topology_groups 9 nz
rule_inv 9 nz
first_restricted 9 nz
i_wr 9 nz
source_supply_set_name 9 nz
sink_supply_set_name 9 nz
target_object 9 nz
target_orientation 9 nz
golden_block 9 nz
macro_placement_style 9 nz
drc_error_objects 9 nz
sig_layer 9 nz
antenna_mode 9 nz
only_changed_vars 9 nz
ports_and_nets 9 nz
cell_buses 9 nz
latency_max 9 nz
missing_logical_reference 9 nz
missing_port 9 nz
lib_cell_name_case 9 nz
lib_port_name_case 9 nz
lib_missing_rail_pg 9 nz
lib_port_missing_via_region 9 nz
lib_port_missing_access_edge 9 nz
new_function_name 9 nz
pin_buses 9 nz
well_type 9 nz
routing_corridor_shapes 9 nz
test_chain 9 nz
to_pin_name 9 nz
trace_latch_borrow 9 nz
strict_mim 9 nz
session_name 9 nz
metaobj_name 9 nz
net_filter 9 nz
view_mode 9 nz
mv_cell 9 nz
row_core_ratio 9 nz
map_file_name 9 nz
work_directory 9 nz
i_lat 9 nz
i_reg_sw 9 nz
cross_clock 9 nz
input_file_name 9 nz
list_of_table_names 9 nz
all_tables 9 nz
assembly_die_boundary 9 nz
cell_c 9 nz
scaling_ratio 9 nz
output_pin 9 nz
lib_cells_list 9 nz
clock_gating_check 9 nz
force_1 9 nz
object_type_list 9 nz
out_2 9 nz
scenario_names 9 nz
histogram_min 9 nz
histogram_max 9 nz
to_pins 9 nz
value_count 9 nz
wide_percentage 9 nz
drc_error_layers 9 nz
unique_gate_levels 9 nz
mylib_lvt_pg 9 nz
u_des_hard_macro 9 nz
ref_tech_file 9 nz
cell_master 9 nz
coupling_capacitance_factor 9 nz
resistance_factor 9 nz
boundary_name 9 nz
core_list 9 nz
mult_radix4 9 nz
mult_nand_based 9 nz
orientation_list 9 nz
my_label 9 nz
shutdown_inst 9 nz
parameter_list 9 nz
executable_name 9 nz
total_percentage_gating 9 nz
rise_triggered_low_pulse 9 nz
base_voltage 9 nz
report_bottleneck 9 nz
pre_commands 9 nz
sh_flow_summary_file 9 nz
mis_factor_rise 9 nz
mis_pin_set_fall 9 nz
timing_label_mpw_low 9 nz
main_low 9 nz
set_input_noise 9 nz
set_steady_state_resistance 9 nz
write_interface_timing 9 nz
b_top 9 nz
clk_0026 9 nz
timing_refinement_min_slack_threshold 9 nz
physical_design_path 9 nz
leak_attr 9 nz
fast_func 9 nz
report_context 9 nz
clock_mapping 9 nz
is_active 9 nz
pre_place_opt_settings 8 nz
list_reports 8 nz
list_actions 8 nz
my_work_dir 8 nz
lib_c 8 nz
excluded_purposes 8 nz
rvt_lib 8 nz
sys_addr 8 nz
snps_handle_physical_only 8 nz
voltage_area_shape_3 8 nz
exclude_logical_feedthrough_hierarchy 8 nz
non_iso 8 nz
ir_drop_default_target_high_percentage 8 nz
ir_drop_default_target_low_percentage 8 nz
report_cell_groups 8 nz
remove_route_aware_estimation 8 nz
early_res_scale 8 nz
late_res_scale 8 nz
high_vt 8 nz
min_layer_mode_soft_cost 8 nz
max_layer_mode_soft_cost 8 nz
add_3 8 nz
reg_state 8 nz
d_reg 8 nz
report_dft_drc_violations 8 nz
out_reg_1 8 nz
lat_cgtoreg 8 nz
lat_reg 8 nz
max_tool_inserted_levels 8 nz
report_clock_gating_enable_condition 8 nz
gating_efficiency 8 nz
report_clock_cell_spacings 8 nz
timing_effort 8 nz
annotate_net_delay 8 nz
set_application_option 8 nz
ml_delay_gre_mode 8 nz
propagate_only 8 nz
routed_clock_stage 8 nz
clk_mesh 8 nz
skip_pin_connections 8 nz
allow_floating 8 nz
driver_subckt_files 8 nz
spice_header_files 8 nz
remove_regular_multisource_clock_tree_options 8 nz
local_skew 8 nz
upper_enclosure 8 nz
lower_enclosure 8 nz
cut_names 8 nz
cut_layer_name_table 8 nz
write_tech_file 8 nz
auto_perf_via_ladder_rule 8 nz
remove_via_ladder_rules 8 nz
standard_cell_search_range 8 nz
blocked_range 8 nz
blocked_range_via_side 8 nz
non_pref_dir_edge 8 nz
wire_access_preference 8 nz
route_blockage_preferred 8 nz
route_blockage_nonpreferred 8 nz
width_preferred 8 nz
spacing_preferred 8 nz
corridor_1 8 nz
ignore_spacing_to_shield 8 nz
cut_name 8 nz
via_standard_cell_pins 8 nz
driver_taper_distance 8 nz
coaxial_above_skip_tracks 8 nz
clock_nets 8 nz
modified_nets_only 8 nz
modified_nets_first_then_others 8 nz
global_route_cell_edge_based 8 nz
every_other_row 8 nz
at_distance_only 8 nz
insert_at_high_cost 8 nz
spread_zrt_wires 8 nz
max_vertical_constraint 8 nz
random_replace 8 nz
signoff_fix_drc_run 8 nz
excluded_coordinates_ground 8 nz
excluded_coordinates_power 8 nz
twist_interval 8 nz
intent_name 8 nz
differential_group 8 nz
net_priority 8 nz
keep_session 8 nz
horizontal_compression 8 nz
no_design 8 nz
timing_model_type 8 nz
vdd_ao 8 nz
timing_level 8 nz
target_use 8 nz
ainv_p_260 8 nz
ainv_p_262 8 nz
mesh_annotations 8 nz
unit_des 8 nz
feed_in 8 nz
pt_exec_path 8 nz
report_cell_modes 8 nz
write_hold_budgets 8 nz
analyze_3d_rail 8 nz
input_files 8 nz
static_current 8 nz
remove_missing_via_check_options 8 nz
check_valid_vias 8 nz
cell_inst_1 8 nz
average_effective_voltage_drop_in_tw 8 nz
max_effective_voltage_drop_in_tw 8 nz
min_effective_voltage_drop_in_tw 8 nz
fill_lib 8 nz
no_of_cells 8 nz
first_distance_length_ratio 8 nz
user_specified_distance 8 nz
ref_lib1 8 nz
ignore_pin_layers 8 nz
va_aware 8 nz
default_lib_cell 8 nz
repeater_group_location_list 8 nz
virtual_connection 8 nz
lnqtt_uano 8 nz
inmi_nlon 8 nz
l_tulmu 8 nz
atbiuiyldn_nai 8 nz
uli_nilmueiiulnffii 8 nz
enable_even_distribution_with_merge 8 nz
die_attach 8 nz
tns_aggregation_mode 8 nz
hotspot_aware 8 nz
t_nluauek 8 nz
nileaiekultodt_tdtuaay 8 nz
rams_active 8 nz
fmax_optimization_effort 8 nz
r_vendorxyz 8 nz
insertion_strategy 8 nz
tbc_report 8 nz
report_latency_bottleneck 8 nz
cto_toggle_rate_fanout_threshold 8 nz
htree_explore_all_repeater_solutions 8 nz
allow_inst_specific_user_attributes 8 nz
bump_region_pseudo_bump_count_limit 8 nz
shift_negative_index 8 nz
create_in_logical_only_mode 8 nz
enable_attribute_support 8 nz
to_uatdu 8 nz
recovery_save_dir_path 8 nz
uniquify_skip_empty_modules 8 nz
disable_toggle_dw_cell 8 nz
scomp_mode 8 nz
scan_dft 8 nz
shell_rtl_edit 8 nz
sms_disable_memory_grouping_checks 8 nz
test_andgate_p_ref_for_dft 8 nz
test_bsd_default_strobe_width 8 nz
test_core_wrap_check_cgs_for_ioregs 8 nz
test_set_test_point_report_file_name 8 nz
test_wrp_gate_cells_connect_te 8 nz
test_wrp_gate_scan_cell_only 8 nz
test_wrp_new_power_domain_aware_dw_insertion_flow 8 nz
tp_ctl_aware_analysis 8 nz
define_macro 8 nz
filter_in 8 nz
ignore_boundary_for_wildcard 8 nz
udtp_for_adv 8 nz
sg_option 8 nz
tp_improve_clustering_to_reduce_outliers 8 nz
clk_gate 8 nz
abut_as_routed 8 nz
incremental_fusion 8 nz
two_pin_net_instance_port 8 nz
via_alignment_contraction_ratio_limit 8 nz
via_alignment_expansion_ratio_limit 8 nz
ci_ni 8 nz
connect_edge_center 8 nz
flip_chip_peripheral_io 8 nz
layer_routing_angles 8 nz
net_name1 8 nz
net_name2 8 nz
batch_x_display 8 nz
to_no 8 nz
clib_dir 8 nz
allow_blasted_bus_reconstruction 8 nz
toinuia_nd 8 nz
ignore_cstr_list 8 nz
complex_non_retention_library_cell 8 nz
complex_retention_library_cell 8 nz
complex_non_retention_library_cell_name 8 nz
report_pvt_exact 8 nz
allow_rbm_in_upf_prime_flow 8 nz
to_ia_top 8 nz
in_niun 8 nz
map_relax_voltage_range_check 8 nz
snps_vao_hier_pd1 8 nz
inei_niu 8 nz
enable_mv_rebuffering 8 nz
enable_rebuffering 8 nz
pm_cells 8 nz
t_ia 8 nz
it_n 8 nz
allow_violation_on_failure 8 nz
cut_layer_1 8 nz
net_type_n 8 nz
list_of_count 8 nz
pg_script 8 nz
preplace_options 8 nz
image_root 8 nz
buffering_aware_timing_driven 8 nz
low_power_placement 8 nz
track_space3 8 nz
list_of_strings 8 nz
use_nll_query_cm 8 nz
min_od_filler_size 8 nz
min_tpo_filler_size 8 nz
dcg_spg_mode 8 nz
error_physical_contact 8 nz
driving_cell_string 8 nz
lib_cell_purpose_list 8 nz
buffer_side 8 nz
abstract_feedthrough_logical 8 nz
abstract_feedthrough_user_buffer 8 nz
fiumn_tnw 8 nz
foo_feedthru_0 8 nz
tiinan_uo 8 nz
built_in_name_mapping_mode 8 nz
clock_network_include_clock_gating_network 8 nz
bnhu_nu 8 nz
swcap_power_capacitance 8 nz
rail_probes_epsilon 8 nz
redhawk_sc_simulation_cycles 8 nz
enable_explicit_cut_metal_generation 8 nz
focus_scenario 8 nz
min_edge_offset_for_macro_pin_connection_by_layer_name 8 nz
rotate_default_vias 8 nz
soft_rule_1 8 nz
track_auto_fill 8 nz
fat_metal_forbidden_pitch_effort_level 8 nz
ii_tdtop 8 nz
enable_ccd_clock_drc_fixing 8 nz
write_shadow_rtl 8 nz
sh_arch 8 nz
sh_product_version 8 nz
sh_source_logging 8 nz
auto_sdp 8 nz
auto_sdp_crte_timeperiod 8 nz
auto_sdp_stack_trace_frequency 8 nz
build_arch 8 nz
product_base_build_date 8 nz
utpoifflehnekldielat_nlito 8 nz
fine_sim_path 8 nz
separate_data_and_clock_metrics 8 nz
inmi_nlie_m 8 nz
disable_flr_for_same_disable_object 8 nz
early_launch_at_latch_loop_breaker 8 nz
filter_power_and_ground_terms 8 nz
capacitance_value 8 nz
xtalk_use_small_xcap_filter 8 nz
gui_create_tk_palette_type 8 nz
split_constraints_include_only_existing_supplies_in_block 8 nz
report_starrc_in_design 8 nz
route_3d_channels 8 nz
set_optimize_dft_options 8 nz
set_via_ladder_spacing 8 nz
get_pg_regions 8 nz
alignment_marker_rule 8 nz
has_timing_model 8 nz
inner_keepout_margin_hard 8 nz
inner_keepout_margin_hard_macro 8 nz
inner_keepout_margin_route_blockage 8 nz
inner_keepout_margin_route_blockage_layers 8 nz
inner_keepout_margin_soft 8 nz
internal_power_derate_factor 8 nz
is_diff_level_shifter 8 nz
is_diode_cell 8 nz
is_enable_level_shifter 8 nz
is_fall_edge_triggered 8 nz
is_implicit 8 nz
is_integrated_clock_gating_cell 8 nz
is_modified 8 nz
is_mux 8 nz
is_negative_level_sensitive 8 nz
is_port_punching_ok 8 nz
is_positive_level_sensitive 8 nz
is_rise_edge_triggered 8 nz
last_saved 8 nz
leakage_power_derate_factor 8 nz
logic_only 8 nz
metrics_cong_cell_padding 8 nz
metrics_cong_logic_cong 8 nz
metrics_cong_number_cells_in_cong_area 8 nz
metrics_cong_number_cells_in_cong_channel 8 nz
metrics_cong_overflow 8 nz
metrics_tim_bottleneck_count 8 nz
metrics_tim_net_length_viol 8 nz
metrics_tim_path_length_viol 8 nz
outer_keepout_margin_clock 8 nz
outer_keepout_margin_hard 8 nz
outer_keepout_margin_hard_macro 8 nz
outer_keepout_margin_route_blockage 8 nz
outer_keepout_margin_route_blockage_layers 8 nz
outer_keepout_margin_soft 8 nz
switching_power_derate_factor 8 nz
excluded_cells 8 nz
capture_clock 8 nz
all_segments 8 nz
boundary_mode 8 nz
metrics_tim_repeater_levels_viol_local 8 nz
power_group 8 nz
single_bit_list 8 nz
bit_order 8 nz
pin_edge 8 nz
through_group_count 8 nz
purpose_name 8 nz
tech_layer 8 nz
end_offset 8 nz
start_offset 8 nz
device_group 8 nz
antenna_diode_related_ground_pins 8 nz
antenna_diode_related_power_pins 8 nz
bias_type 8 nz
data_in_type 8 nz
is_async_pin 8 nz
is_clock_pin 8 nz
is_data_pin 8 nz
is_net_load 8 nz
is_pll_feedback_pin 8 nz
is_preset_pin 8 nz
is_scan 8 nz
is_three_state_enable_pin 8 nz
is_three_state_output_pin 8 nz
pull_down_function 8 nz
resistive_0_function 8 nz
single_connection 8 nz
switch_pin 8 nz
related_clock 8 nz
interleaving_layer_range 8 nz
is_allow_metal_fill_only 8 nz
slice_size 8 nz
ignore_ndr_spacing 8 nz
is_mask_fixed 8 nz
base_boundary 8 nz
index_occupied 8 nz
uniform_mask_constraint 8 nz
min_ratio 8 nz
supply_ports 8 nz
fayi_ni 8 nz
number_of_signals 8 nz
constraint_source 8 nz
is_reference 8 nz
is_valid 8 nz
is_physical_feedthrough_allowed 8 nz
coord_spec 8 nz
bump_array_box 8 nz
channel_boundaries 8 nz
to_delay 8 nz
same_as_pin 8 nz
force_user_corner 8 nz
remove_blackbox_timing 8 nz
cgr_0010 8 nz
create_boundary_cells 8 nz
no_abutment 8 nz
synopsys_dc 8 nz
max_clocks_per_register 8 nz
set_current_command_mode 8 nz
push_down_clock_trunks 8 nz
set_clock_tree_reference_subset 8 nz
set_dont_use 8 nz
route_fishbone 8 nz
cut_metal 8 nz
ieee_1838_3dcr 8 nz
wc_q1 8 nz
dft_signal 8 nz
enable_dft_debug 8 nz
search_radius 8 nz
test_point_file 8 nz
ieee_1500 8 nz
scan_path 8 nz
bypass_head_clock 8 nz
bypass_tail_clock 8 nz
add_wrapper_cells_to_power_domain 8 nz
remove_bsd_compliance 8 nz
get_scan_cell_names 8 nz
de_a 8 nz
set_watermark_configuration 8 nz
hard_macro_overlap 8 nz
physical_hierarchy_violations 8 nz
retain_obsolete_ports 8 nz
pin_meet_fatwire_rule 8 nz
reshape_objects 8 nz
report_pin_constraints 8 nz
latest_rounds 8 nz
write_topology_report 8 nz
remove_dff_connection_files 8 nz
remove_sdc 8 nz
recycle_programmable_spare_cells 8 nz
set_object_shape 8 nz
ignore_layers 8 nz
dc_script_begin 8 nz
dc_script_end 8 nz
density_box_weighting_factor 8 nz
device_model_level 8 nz
rpsq_vs_si_width_and_length 8 nz
layer_mapping_file 8 nz
open_fusion_lib 8 nz
write_frame_options 8 nz
min_pin_layer 8 nz
usage_type 8 nz
same_net_feedthrough_tsv 8 nz
trench_contact_extension 8 nz
interface_resistance_to_neighbor_trench_contact 8 nz
pad_slots 8 nz
ocv_sigma_cell_rise 8 nz
flag_width 8 nz
flag_height 8 nz
pg_pin_active_state 8 nz
lsi_rounding_digit 8 nz
related_in 8 nz
skew_falling 8 nz
when_end 8 nz
power_1d_temp 8 nz
equal_or_opposite_output 8 nz
intermediate_values 8 nz
noise_immunity_high 8 nz
isolation_enable_condition 8 nz
ccb_a 8 nz
driver_waveform_fall 8 nz
nom_temperature 8 nz
peak_time 8 nz
va_compact_ccs_rise 8 nz
my_retention_dff 8 nz
restore_edge_type 8 nz
fpga_condition 8 nz
plate_cap 8 nz
cont_layer 8 nz
min_enclosure 8 nz
delta_tap_distance 8 nz
sens_lu_table_template 8 nz
original_license 8 nz
oper_0 8 nz
get_connected_routing 8 nz
cpode_spacing 8 nz
use_technology_lib 8 nz
set_lib_pin_capacitance 8 nz
report_all 8 nz
set_db_file_mapping 8 nz
hot_key 8 nz
strategy_output 8 nz
extra_supplies 8 nz
t_touch 8 nz
single_power 8 nz
no_split 8 nz
clock_clamp_lib_cells 8 nz
async_clamp_lib_cells 8 nz
dft_source_domain 8 nz
move_within_x 8 nz
move_within_y 8 nz
high_to_low 8 nz
low_to_high 8 nz
original_parent 8 nz
port_contact_selections 8 nz
mask_seven 8 nz
mask_eight 8 nz
mask_nine 8 nz
mask_ten 8 nz
mask_eleven 8 nz
mask_twelve 8 nz
mask_thirteen 8 nz
mask_fourteen 8 nz
base_pitch 8 nz
inherit_mask 8 nz
to_module 8 nz
create_3d_virtual_blocks 8 nz
scan_in_pin_name 8 nz
scan_out_pin_name 8 nz
create_always_statement 8 nz
create_for_statement 8 nz
rectangle_only 8 nz
backside_min_routing_layer 8 nz
backside_max_routing_layer 8 nz
show_phantom 8 nz
treat_cell_as_voltage_source 8 nz
snpslmd_queue 8 nz
snps_max_queuetime 8 nz
supply_net_voltage 8 nz
boundary_distance 8 nz
corner_distance 8 nz
copy_collection 8 nz
set_spfm_target 8 nz
pmm_path 8 nz
ebc_mode 8 nz
fifo_ptr_width 8 nz
set_syncff_libcells 8 nz
calibre_pdba_file 8 nz
translate_fill_as_net 8 nz
zone_metal_gdsii_file 8 nz
extract_res_body_coupling 8 nz
milkyway_ref_lib_mode 8 nz
dpt_color_gds_file 8 nz
netlist_node_section 8 nz
intranet_caps 8 nz
target_file_name 8 nz
overlap_fill_spacing 8 nz
hn_netlist_model_name 8 nz
reduce_subcont_in_tap 8 nz
terminal_name 8 nz
calibre_remove_analog_devices 8 nz
marker_layer 8 nz
def_attribute_from_lef 8 nz
retain_floating_nets 8 nz
virtual_metal_fill_polygon_handling 8 nz
set_test_routing_order 8 nz
set_scan_chain 8 nz
clocked_scan 8 nz
remove_test_protocol 8 nz
area_critical 8 nz
jtag_id_reg 8 nz
read_pin_map 8 nz
remove_dft_signal 8 nz
capture_value 8 nz
wrapper_element 8 nz
remove_bsd_ac_port 8 nz
receiver_p 8 nz
receiver_n 8 nz
ac_init_clk 8 nz
remove_boundary_cell_io 8 nz
signals_to_buffer 8 nz
supply_port_name 8 nz
name_format 8 nz
hdl_type 8 nz
sim_assertion_control 8 nz
sim_replay_control 8 nz
lib_cell_2 8 nz
remove_reference_only_related_supply 8 nz
legacy_block 8 nz
isolation_sense 8 nz
hdlin_vrlg_std 8 nz
string_literal 8 nz
flatten_port_bus 8 nz
add_macro_to_group 8 nz
add_to_net_bus 8 nz
add_to_port_bus 8 nz
align_objects 8 nz
check_stage_settings 8 nz
clone_macro_group_packing 8 nz
create_abut_rules 8 nz
create_bond_pad_def 8 nz
create_clips 8 nz
create_clock_buffer 8 nz
create_command_group 8 nz
create_die_block 8 nz
create_drc_error_waiver 8 nz
create_early_power_switch_cells 8 nz
create_layer 8 nz
create_purpose 8 nz
create_rdl_power_extension 8 nz
create_shape_pattern 8 nz
create_shaping_blockage 8 nz
distribute_objects 8 nz
get_clock_balance_groups 8 nz
get_command_option_values 8 nz
get_exception_groups 8 nz
get_gui_stroke_bindings 8 nz
get_lib_cell_families 8 nz
get_materials 8 nz
get_process_layers 8 nz
get_routing_rules 8 nz
get_svf 8 nz
get_vsdc 8 nz
gui_foreach_utable_row 8 nz
gui_get_error_data 8 nz
gui_get_image_view_data 8 nz
gui_get_map 8 nz
gui_get_mapbucket 8 nz
gui_get_presets 8 nz
gui_get_window_pref_value 8 nz
gui_log_performance 8 nz
gui_select_connections_of_selected 8 nz
gui_set_display_view 8 nz
gui_set_image_view_data 8 nz
gui_set_preset 8 nz
gui_set_selected_errors 8 nz
gui_set_window_pref_key 8 nz
is_false 8 nz
is_true 8 nz
lc_sh 8 nz
merge_clips 8 nz
partition_block 8 nz
query_map_power_switch 8 nz
query_port_state 8 nz
read_block_connection_file 8 nz
read_fill_from_stream 8 nz
refine_topology_plans 8 nz
remove_cell_buses 8 nz
remove_command_hook 8 nz
remove_density_rules 8 nz
remove_drc_error_types 8 nz
remove_driving_cell 8 nz
remove_from_net_bus 8 nz
remove_from_port_bus 8 nz
remove_max_time_borrow 8 nz
remove_ml_db 8 nz
remove_net_weight_effort 8 nz
remove_noise_margin 8 nz
remove_pg_mask_constraints 8 nz
remove_pg_regions 8 nz
remove_pg_strategies 8 nz
remove_pin_buses 8 nz
remove_placement_spacing_rules 8 nz
remove_pseudo_tsv_defs 8 nz
remove_push_down_object_options 8 nz
remove_rail_scenario 8 nz
remove_repeater_paths_info 8 nz
remove_rulers 8 nz
remove_shaping_constraints 8 nz
remove_site_defs 8 nz
remove_skew_macros 8 nz
remove_spf_constraint 8 nz
remove_stub_chains 8 nz
remove_tech 8 nz
remove_test_point_element 8 nz
report_annotated_power 8 nz
report_cell_array_patterns 8 nz
report_datapath_gating_options 8 nz
report_device_group 8 nz
report_dft_insertion_configuration 8 nz
report_estimated_clock_latency 8 nz
report_extract_model_options 8 nz
report_failsafe_fsm_rules 8 nz
report_fsm 8 nz
report_isolate_ports 8 nz
report_lib_cell_naming_keywords 8 nz
report_logic_lock_configuration 8 nz
report_net_weight_effort 8 nz
report_new_lib_cell_functions 8 nz
report_new_lib_cell_specification 8 nz
report_obfuscation_configuration 8 nz
report_pg_mask_constraints 8 nz
report_pg_regions 8 nz
report_pg_strategy_via_rules 8 nz
report_pin_buses 8 nz
report_rail_scenario 8 nz
report_safety_core_rules 8 nz
report_safety_error_code_rules 8 nz
report_script_runtime 8 nz
report_security_configuration 8 nz
report_stage 8 nz
report_starrc_options 8 nz
report_virtual_pads 8 nz
report_watermark_configuration 8 nz
reset_early_power_switch_cells 8 nz
reset_parasitics_derate 8 nz
reset_rail_probes 8 nz
reset_spf_constraint 8 nz
set_device_group_type 8 nz
set_locked_objects 8 nz
set_max_lvth_percentage 8 nz
set_serialize_configuration 8 nz
set_shaping_group_order 8 nz
set_units 8 nz
spread_objects 8 nz
stop_gui 8 nz
win_set_filter 8 nz
write_aif 8 nz
write_macro_relative_location 8 nz
write_virtual_pad_file 8 nz
io_ring_object 8 nz
placement_attraction1 8 nz
rp_group_object 8 nz
change_layer_width 8 nz
out_1 8 nz
edge_triggered 8 nz
output_pins 8 nz
add_59 8 nz
enable_level_shifter 8 nz
vcd_file 8 nz
create_analysis_view 8 nz
log_string 8 nz
set_trace_topion 8 nz
user_spa 8 nz
lib_pin_names 8 nz
explore_design 8 nz
my_mega_check 8 nz
alignment_tolerance_distance 8 nz
exclude_lib_cells 8 nz
pg_netlist 8 nz
sub_348 8 nz
add_339 8 nz
global_timing 8 nz
errdata_name 8 nz
safety_register_rules 8 nz
clock_crossing 8 nz
gated_clock 8 nz
no_input_delay 8 nz
vc_static_home 8 nz
cover_cells 8 nz
elem_count 8 nz
tsv_map 8 nz
previous_data 8 nz
current_data 8 nz
from_delay 8 nz
internal_delay 8 nz
source_name 8 nz
pen_style 8 nz
pen_width 8 nz
anchor_collection 8 nz
fit_symbol 8 nz
with_pg_pins_only 8 nz
source_objects 8 nz
integer_pair 8 nz
info_string 8 nz
psw_conversion_factor 8 nz
psw_ron_value 8 nz
rtl_literal_2 8 nz
offset_list 8 nz
end_layer 8 nz
margin_spec 8 nz
by_pattern 8 nz
ref_config 8 nz
lib_cell_targets 8 nz
pin_layers 8 nz
pitch_value 8 nz
very_low 8 nz
power_switch_strategy 8 nz
o_ll 8 nz
process_layer_list 8 nz
zero_skew 8 nz
child_default_channels 8 nz
boundary_channels 8 nz
primary_power_net 8 nz
primary_ground_net 8 nz
block_net 8 nz
block_layer 8 nz
start_sides 8 nz
track_freedom 8 nz
start_pullback 8 nz
stop_pullback 8 nz
of_cells 8 nz
create_obstruction 8 nz
spare_cells 8 nz
via_ladder_0 8 nz
design_partition_label 8 nz
test_mode_label 8 nz
metal_pratio 8 nz
metal_nratio 8 nz
cut_pratio 8 nz
cut_nratio 8 nz
family_rule 8 nz
i_pci_top 8 nz
pins_list 8 nz
current_library 8 nz
system_default 8 nz
of_pin 8 nz
of_references 8 nz
depth_max 8 nz
design_rule_0 8 nz
list_of_connection_points 8 nz
ignore_locked 8 nz
test_in1 8 nz
i_blender_4 8 nz
psyn_gui 8 nz
loop_breakers_only 8 nz
reference_name_case 8 nz
bus_bit_naming 8 nz
layer_missing_prefer_direction 8 nz
macro_cell_contain_too_many_obs 8 nz
exceed_ndr_limitation 8 nz
include_lib_cell 8 nz
slct_targets 8 nz
cache_ctrl 8 nz
lesser_slack_limit 8 nz
symbol_type 8 nz
light_red 8 nz
ram_1 8 nz
my_category 8 nz
activated_proc 8 nz
help_topic 8 nz
top_exaggeration 8 nz
mid_exaggeration 8 nz
bot_exaggeration 8 nz
sizing_type 8 nz
not_as_current 8 nz
num_row 8 nz
num_col 8 nz
collinear_margin 8 nz
clock_skew 8 nz
ref_cell_name 8 nz
centerline_boundary 8 nz
funcmode_min 8 nz
corner_keepout_num_tracks 8 nz
return_val 8 nz
clock_balance_group_list 8 nz
sink_groups 8 nz
net_bus_list 8 nz
port_bus_list 8 nz
max_stages 8 nz
from_clock_list 8 nz
to_clock_list 8 nz
cluster_threshold 8 nz
reg_file 8 nz
min_connections 8 nz
p_out 8 nz
error_layer 8 nz
peak_cycles 8 nz
show_list 8 nz
create_placeholder_physical_lib_cell 8 nz
create_placeholder_physical_lib_port 8 nz
record_lib_port_name_synonym 8 nz
delete_extra_port 8 nz
record_lib_cell_name_case_insensitivity 8 nz
record_lib_port_name_case_insensitivity 8 nz
create_pg_for_rail 8 nz
record_the_macro_cell_contains_too_many_obstructions 8 nz
u_des_ctl 8 nz
cell_or_net_list 8 nz
include_inherited 8 nz
voltage_type 8 nz
by_module 8 nz
div_126 8 nz
out_register 8 nz
switching_activity_types 8 nz
list_low_activity 8 nz
toggle_rate_limit 8 nz
ref_tech 8 nz
add_90 8 nz
pocvm_subtract_sigma_factor_from_nominal 8 nz
transitive_fanout 8 nz
ground_capacitance_factor 8 nz
skip_detail_route 8 nz
my_hosts 8 nz
diameter_max 8 nz
mode_1 8 nz
model_list 8 nz
resistance_value 8 nz
min_parallel_run_length 8 nz
ignore_rotate90 8 nz
snap_line 8 nz
priority_weight 8 nz
udr_reg_inst1 8 nz
fall_triggered_high_pulse 8 nz
base_clock 8 nz
scaled_with 8 nz
machine_a 8 nz
number_of_routes 8 nz
def_version 8 nz
scalar_wire_declarations 8 nz
supply_statements 8 nz
exclude_physical_status_list 8 nz
cell_types_list 8 nz
net_types_list 8 nz
keep_data_type 8 nz
mask_shifted_suffix 8 nz
mask_shifted_suffix_without_constraint 8 nz
all_shapes_and_vias 8 nz
write_instance_shape_mask 8 nz
write_instance_via_mask 8 nz
write_instance_blockage_mask 8 nz
cell_type_list 8 nz
text_for_pin 8 nz
check_port_level 8 nz
design_based 8 nz
common_data 8 nz
timing_exception 8 nz
snps_checker 8 nz
post_eval 8 nz
my_opts1 8 nz
cur_datetime 8 nz
cur_elapsed 8 nz
delta_elapsed 8 nz
cur_cputime 8 nz
delta_cputime 8 nz
cur_peakmem 8 nz
delta_peakmem 8 nz
i_top 8 nz
set_advanced_multi_input_switching_factor 8 nz
main_high 8 nz
set_si_aggressor_exclusion 8 nz
set_noise_lib_pin 8 nz
not_condition 8 nz
report_rule 8 nz
zdesign_top_i0 8 nz
timing_enable_graph_based_refinement 8 nz
pattern_priority 8 nz
physical_tech_lib_path 8 nz
physical_lib_path 8 nz
block_pre_eco 8 nz
read_eco_design 8 nz
set_port_abstraction 8 nz
target_slack 8 nz
top_down 7 nz
diode_cells 7 nz
create_nets_only 7 nz
add_power_domains 7 nz
report_mv_design 7 nz
horizontal_align 7 nz
avoid_high_pin_density 7 nz
get_saif_names 7 nz
get_object_names 7 nz
get_supply_net_probability 7 nz
low_vt_percentage 7 nz
auto_targets 7 nz
keep_parent_hierarchies 7 nz
benc_radix4 7 nz
q_reg 7 nz
register_replication 7 nz
include_fanin_logic 7 nz
get_module 7 nz
report_unloaded_registers 7 nz
print_cross_probing_info_for_removed_registers 7 nz
ignored_cells 7 nz
merge_equivalents 7 nz
gen_clk 7 nz
clocks_to_update 7 nz
timing_driven_sink_transition 7 nz
hold_control_effort 7 nz
voltage_drop_voltage_threshold 7 nz
voltage_drop_population_threshold 7 nz
targeted_ccd_threshold_for_nontargeted_path_groups 7 nz
slack_less_than 7 nz
train_model 7 nz
disable_model 7 nz
tap_locations 7 nz
detect_length 7 nz
bias_margins 7 nz
create_spice_deck 7 nz
write_annotation 7 nz
report_clock_power 7 nz
per_segment 7 nz
cut_x_min_spacing_table 7 nz
cut_y_min_spacing_table 7 nz
generate_via_rules_for_performance 7 nz
associate_performance_via_ladder 7 nz
report_via_ladders 7 nz
start_value 7 nz
global_options 7 nz
track_options 7 nz
all_routing 7 nz
ignore_shielding_net_rails 7 nz
ccd_opt_voltage_drop_enable_ml_predictor 7 nz
keepout_width 7 nz
remove_loop_shapes 7 nz
report_all_open_nets 7 nz
attach_drc_error_data 7 nz
derive_cut_mask 7 nz
mesh_window 7 nz
optimize_routes 7 nz
end_orientation 7 nz
horizontal_edges_distance 7 nz
adjacent_non_od_cells 7 nz
add_hosts 7 nz
read_if_uptodate 7 nz
check_all_runset_layers 7 nz
remove_by_drc_auto 7 nz
track_fill_parameter_file 7 nz
length_per_layer 7 nz
allow_overlap 7 nz
size_in_place 7 nz
swap_columns 7 nz
min_sinks 7 nz
legalize_over_rp 7 nz
force_recreate 7 nz
min_pulse_width_violation_slack_limit 7 nz
check_constraints_consistency 7 nz
enable_redhawk_sc 7 nz
cell_coord 7 nz
max_irdrop 7 nz
electric_model_file 7 nz
setup_design 7 nz
pt_eco 7 nz
compare_physical_only_cells 7 nz
write_push_down_eco 7 nz
write_spare_ports_eco 7 nz
include_adjacent_sized_cells 7 nz
repeat_after 7 nz
min_filler_distance 7 nz
group_pin_spacing 7 nz
blockage_aware 7 nz
relative_distance 7 nz
number_of_repeater_groups 7 nz
l_tiau 7 nz
ldit_ni 7 nz
inmi_nlu 7 nz
anl_tuuldtitopliit 7 nz
luaalei_nilenaauluulatblenaaulfiiliit 7 nz
nooul_nibiunlan_na 7 nz
tmtopldit_no 7 nz
noubanlnml_tulauddnilioleaiek 7 nz
latch_levels 7 nz
flow_break_on_dps_opt_failure 7 nz
reduce_clock_tree 7 nz
rams_idle 7 nz
fu_ii 7 nz
ud_tund 7 nz
enable_disjointed_site_rows 7 nz
enable_global_route_opt 7 nz
extra_size_only 7 nz
place_hard_macros_enhanced 7 nz
site_def_verbose 7 nz
snps_clock_gate 7 nz
oject_list 7 nz
uppinuut_nonuu 7 nz
enable_complex_register_mapping 7 nz
enable_hierarchical_checkpoints 7 nz
enable_mv_merge_clone 7 nz
enable_toggle_aware_rtl_multibit_reordering 7 nz
layer_aware_optimization 7 nz
skew_macros_effort 7 nz
tie_all_unused_hier_inputs_to_constants 7 nz
tie_unused_hier_inputs_to_constants 7 nz
buffering_aware_placement_effort 7 nz
infer_mux_reencode_supports 7 nz
register_replication_placement_effort 7 nz
constraints_compare_full_behavior 7 nz
allow_gobble_for_dont_touch_network 7 nz
power_aware_pruning 7 nz
align_clustering_and_buffering 7 nz
balanced_topology_enhancements 7 nz
latency_enhancements 7 nz
timing_aware 7 nz
enable_activity_aware_relocation 7 nz
htree_pin_connection_effort_level 7 nz
in_tutio 7 nz
global_route_topology 7 nz
dc_consistent 7 nz
skip_read_only 7 nz
enable_distributed_codec 7 nz
check_ctl_internal_clock_for_lockups 7 nz
occ_spc_chain_arch_flow 7 nz
place_mm_mux_at_load 7 nz
prefer_preserve_shift_registers 7 nz
scandef_based_repartition 7 nz
use_root_clock_for_ssg_lockup 7 nz
test_icg_p_ref_for_dft 7 nz
test_ultra_put_load_ser_lul 7 nz
test_update_spf_for_non_dft_port 7 nz
test_wrp_dw_location_connected_net_check 7 nz
rnmi_n 7 nz
sg_command_file 7 nz
xlbist_test_mode_from_1500 7 nz
fib_tie_cell_prefix 7 nz
keep_rtl_net 7 nz
auto_region_adjustment 7 nz
connect_open 7 nz
enable_coupling_cap 7 nz
enable_via_alignment 7 nz
fusion_starrc_vmf 7 nz
starrc_path 7 nz
zero_spacing_blockage_ratio 7 nz
complete_collaterals 7 nz
set_3dbf_file 7 nz
set_apr_tech_file 7 nz
set_connection_lvs_map 7 nz
set_def_file 7 nz
set_drc_deck 7 nz
set_gds_file 7 nz
set_gds_mapping_file 7 nz
set_info_tech_file 7 nz
set_ipf_file 7 nz
set_ircx_tech_file 7 nz
set_lef_file 7 nz
set_liberty_file 7 nz
set_lvs_deck 7 nz
set_rc_tech_file 7 nz
set_spice_model 7 nz
set_thermal_name 7 nz
set_thermal_tech_file 7 nz
set_upf_file 7 nz
set_verilog_file 7 nz
write_hier_bumps 7 nz
derive_forbidden_placement_rule 7 nz
allow_rotated_via 7 nz
detour_cost 7 nz
route_to_ring_nets 7 nz
route_to_stripe_nets 7 nz
secondary_routing_layer_cost 7 nz
advanced_technology 7 nz
set_tech 7 nz
auto_open_design_windows 7 nz
design_rule_package_dir 7 nz
selection_stack_depth 7 nz
url_browser_command 7 nz
gui_selection_stack_depth 7 nz
infer_local_sync_enable_only 7 nz
netlist_unloaded_signals 7 nz
shorten_top_module_name 7 nz
sverilog_union_member 7 nz
verilog_uppercase_names 7 nz
always_fsm_complete 7 nz
enforce_standalone_generate_blocks 7 nz
interface_port_downto 7 nz
o_niitdtop 7 nz
tic_tic_discards_whitespace 7 nz
use_search_path_for_include 7 nz
subprogram_default_values 7 nz
syntax_extensions 7 nz
auto_frame_libs 7 nz
process_label_name 7 nz
db_name1 7 nz
db_name2 7 nz
resolve_voltage_range_differences 7 nz
enable_db_search_optimization 7 nz
enable_process_number_scaling 7 nz
fusion_lib_fast_integrity_check 7 nz
enable_secondary_pg_marking 7 nz
remove_workspace 7 nz
common_prefix 7 nz
common_suffix 7 nz
do_bus_width_mismatch 7 nz
truncate_bus_pin_width 7 nz
buffer_unloaded_constant_port_nets 7 nz
buffer_unloaded_multiple_port_nets 7 nz
maximum_allowable_distance 7 nz
enable_tap_cell_virtual_bias_pin_check 7 nz
insert_clamp_in_zpr_hierarchy 7 nz
isolate_constant_net 7 nz
mv_allow_buf_on_mv_boundary_nets 7 nz
mv_allow_domain_primary_relative_ao 7 nz
mv_use_domain_primary_for_macro_iso_pin 7 nz
mv_use_domain_primary_for_zpr_clamp_input 7 nz
no_resolved_iso_strategy_attr_on_dangling_path 7 nz
smart_derive_iso_strategy_on_new_control_ports 7 nz
afs_write_driver_receiver_supply 7 nz
etm_upf_skip_missing_object_suppress_warning 7 nz
connect_pg_net_auto_mode_include_tie 7 nz
resolve_pg_top_port_deletion 7 nz
allow_iso_on_dont_touch_networks 7 nz
allow_retn_clamp_on_dont_touch_networks 7 nz
bias_insulation_checks_rigidity_level 7 nz
dft_reuse_existing_iso_cell 7 nz
enable_amvf_report 7 nz
model_3 7 nz
skip_dft_iso_when_no_violation 7 nz
upf_use_insulated_cells_in_leq 7 nz
zpr_clamp_cell_prefix 7 nz
enable_delay_tree_rebuffering_depth 7 nz
enable_ldrc_tree_rebuffering_depth 7 nz
filter_end_cap_cells 7 nz
filter_filler_cells 7 nz
filter_well_tap_cells 7 nz
skinny_blockage_scope 7 nz
allow_incorrect_pvt 7 nz
enhanced_debanking 7 nz
enable_verilog_assign_check 7 nz
hold_effort 7 nz
insert_clk_data_isolation_cells 7 nz
optimize_power_ndr_user_max_layers 7 nz
optimize_power_ndr_user_min_layers 7 nz
optimize_power_ndr_user_rule_names 7 nz
prefer_exact_pvt 7 nz
exact_match 7 nz
setup_tradeoff_threshold_for_hold 7 nz
enhanced_exception_handling 7 nz
fix_lockup_latch_clock 7 nz
fix_repeater_flop_clock 7 nz
fix_start_stop 7 nz
dominant_scenarios 7 nz
exclude_coordinates 7 nz
report_cell_pin_access_pin_extension_by_layer_name 7 nz
spacing_rule 7 nz
signoff_options 7 nz
i_nit 7 nz
pin_extend2 7 nz
track_drc 7 nz
consider_pmj_vl_user_routes 7 nz
enable_advanced_track_capacity_check 7 nz
enable_backside_pg_drc 7 nz
enable_clo_cpode_spacing_check 7 nz
enable_same_net_pnet_check 7 nz
enable_track_capacity_check 7 nz
exception_cells_complete_regexp 7 nz
legalizer_search_and_repair 7 nz
check_legalita 7 nz
user_rule_check_layers 7 nz
user_rule_pattern_file 7 nz
disable_rp_legalization 7 nz
vertical_abutment_mode 7 nz
enable_self_gating 7 nz
generate_csv 7 nz
remove_apd_file 7 nz
specification_string 7 nz
rising_transition 7 nz
falling_transition 7 nz
large_block 7 nz
pre_opt_switch 7 nz
remove_existing_blockages 7 nz
initialize_floorplan_fix_core_area_from_lowestleft 7 nz
keep_polarity_within_block 7 nz
allow_legalizer_pin_color_alignment 7 nz
check_non_routing_layer_pins 7 nz
check_rdl_routing 7 nz
check_signal_ports 7 nz
fast_checking 7 nz
ignore_floating_on_layers 7 nz
ignore_unfixed_std_cells 7 nz
return_isolated_object_only 7 nz
use_pin_as_bridge 7 nz
optimize_track_alignment 7 nz
iu_niun 7 nz
force_scalarized_names 7 nz
add_buffers 7 nz
new_mib_abutted_flow 7 nz
get_switching_activity_format 7 nz
ignore_unconnected_driver 7 nz
include_ideal_network_swcap 7 nz
include_primary_input_swcap 7 nz
ptpx_saif_map_get_all_driver_mappings 7 nz
ptpx_saif_map_include_register_output_pin 7 nz
use_enhanced_multidriven_net_driver_type 7 nz
query_objects_format 7 nz
em_temperature 7 nz
enable_hold_analysis 7 nz
enable_missing_cells_report 7 nz
enable_setup_analysis 7 nz
enable_write_spef_bg 7 nz
ipf_leakage_data_precedence 7 nz
stpmud_d 7 nz
sigma_av_drop_threshold 7 nz
sigma_dvd_top_n_victims 7 nz
write_def_cell_as_via 7 nz
write_def_flatten_lib_cells 7 nz
optimize_rp_groups 7 nz
fixed_cell_disturbance 7 nz
eco_route_fix_existing_drc 7 nz
global_backside_max_layer_mode 7 nz
global_backside_min_layer_mode 7 nz
high_resistance_flow 7 nz
mark_clock_nets_minor_change 7 nz
ndr_by_delta_voltage 7 nz
relax_soft_spacing_outside_min_max_layer 7 nz
reroute_clock_shapes 7 nz
reroute_user_shapes 7 nz
route_soft_rule_effort_level 7 nz
route_top_boundary_mode 7 nz
threshold_noise_ratio 7 nz
treat_via_array_as_big_via 7 nz
via_array_mode 7 nz
wide_macro_pin_as_fat_wire 7 nz
write_instance_via_color 7 nz
diode_library_cell_name 7 nz
all_same_net_drc_for_frozen_net 7 nz
report_drc_totals_by_layer 7 nz
report_drc_types_by_layer 7 nz
allow_wire_outside_gcell 7 nz
enable_new_pba_optimization 7 nz
enable_noise_closure 7 nz
enable_respective_lib 7 nz
enable_constraint_name_tracking 7 nz
feedthrough_percent_block_budgets 7 nz
ignore_repeaters_for_logic_depth_budgets 7 nz
enable_feedthroughs 7 nz
default_tip_flipflop 7 nz
app_option_persistency 7 nz
auto_sdp_delete 7 nz
enable_regex_behavior 7 nz
hspice_path 7 nz
wave_view_path 7 nz
separate_launch_capture_dept 7 nz
combined_launch_capture_depth 7 nz
ocvm_enable_analysis 7 nz
use_pin_capacitance_ranges 7 nz
uiit_top 7 nz
enable_new_exceptions_report 7 nz
pocvm_precedence 7 nz
rc_receiver_modeling_effort 7 nz
reparent_enable_inherit_constraints 7 nz
report_through_paths_as_non_io 7 nz
save_mode_based_cts_exceptions 7 nz
ungroup_enable_inherit_constraints 7 nz
check_routes_frozen_mode_include_shape_with_attribute_locked 7 nz
check_signal_elevation 7 nz
place_options 7 nz
connect_power_switch_incremental_optimization_max_iterations 7 nz
enable_connect_power_switch_incremental_optimization 7 nz
design_options 7 nz
report_3d_channels 7 nz
cmog_class 7 nz
function_class 7 nz
inner_keepout_margin_clock 7 nz
is_open 7 nz
is_remote 7 nz
metrics_cong_percent_cells_in_cong_area 7 nz
metrics_cong_percent_of_cong_area 7 nz
metrics_tim_bottleneck_count_local 7 nz
metrics_tim_net_length_viol_local 7 nz
metrics_tim_nvp_io_local 7 nz
metrics_tim_nvp_r2r_local 7 nz
metrics_tim_nvp_total_local 7 nz
metrics_tim_path_length_viol_local 7 nz
metrics_tim_tns_io_local 7 nz
metrics_tim_tns_r2r_local 7 nz
metrics_tim_tns_total_local 7 nz
metrics_tim_wns_io_local 7 nz
metrics_tim_wns_r2r_local 7 nz
metrics_tim_wns_total_local 7 nz
mirror_name 7 nz
technology_node 7 nz
row_stagger_x 7 nz
horizontal_spacing 7 nz
vertical_spacing 7 nz
eco_cluster_id 7 nz
fs_dont_use 7 nz
fs_mapped_cell_name 7 nz
hdl_file 7 nz
hdl_line 7 nz
metrics_tim_repeater_levels_viol 7 nz
psc_filler_is_used 7 nz
upf_is_soft_macro 7 nz
clock_latency_fall_max 7 nz
clock_latency_fall_min 7 nz
clock_latency_rise_max 7 nz
clock_latency_rise_min 7 nz
hold_uncertainty 7 nz
is_generated 7 nz
setup_uncertainty 7 nz
num_errors 7 nz
ems_message 7 nz
ems_rule 7 nz
remove_when 7 nz
fixed_mask 7 nz
is_pll_cell 7 nz
level_shifter_type 7 nz
antenna_area 7 nz
bound_name 7 nz
clock_gate_clock_pin 7 nz
is_unbuffered 7 nz
isolation_cell_enable_pin 7 nz
level_shifter_data_pin 7 nz
level_shifter_enable_pin 7 nz
multicell_pad_pin 7 nz
pin_direction 7 nz
related_power_pin_name 7 nz
tied_to 7 nz
is_disabled 7 nz
nusselt_number 7 nz
prandtl_number 7 nz
shear_modulus 7 nz
youngs_modulus 7 nz
estimate_timing_net_rule 7 nz
is_user_pg 7 nz
constant_value 7 nz
min_rise_slack 7 nz
pg_pin_weight 7 nz
user_clock_sense 7 nz
pin_constraint 7 nz
spacing_distance 7 nz
blockage_type 7 nz
icc_route_guide 7 nz
icc_system_layer_blockage 7 nz
is_boundary_blockage 7 nz
is_external_boundary_blockage 7 nz
width_multiplier 7 nz
routing_separation 7 nz
bottom_left_radius 7 nz
bottom_right_radius 7 nz
inner_radius 7 nz
outer_radius 7 nz
top_left_radius 7 nz
top_right_radius 7 nz
x_axis_radius 7 nz
y_axis_radius 7 nz
base_end_endcap 7 nz
base_start_endcap 7 nz
grid_size 7 nz
object_channel 7 nz
site_count 7 nz
length_precision 7 nz
variation_slack 7 nz
is_via_staple 7 nz
min_cut_x_spacing 7 nz
min_cut_y_spacing 7 nz
cut_mask_pattern 7 nz
is_buffering_allowed 7 nz
is_logical_feedthrough_allowed 7 nz
set_3d_chip_placement 7 nz
set_3d_multilevel_stacking 7 nz
simple_via_def 7 nz
flat_net 7 nz
boundary_stub_corners 7 nz
max_net_count_per_layer 7 nz
open_thermal_result 7 nz
min_segment_percent 7 nz
update_block_views 7 nz
ignore_sub_block_internal_paths 7 nz
pad_to_ref_list 7 nz
acs_merge_design 7 nz
write_blackbox_timing_script 7 nz
insert_tap_cell 7 nz
standard_cell_region_horizontal_shrink_factor 7 nz
standard_cell_region_vertical_shrink_factor 7 nz
derive_standard_cell_region_routing_guides 7 nz
set_cle_options 7 nz
clk_0010 7 nz
ck_gate 7 nz
one_of_string 7 nz
bc_wc 7 nz
default_clk1 7 nz
remove_clock_routing_rules 7 nz
function_id 7 nz
set_resistance 7 nz
wc_q0 7 nz
slm_report_pmm 7 nz
slm_gen_fm_eco_pmm 7 nz
test_points_per_scan_cell 7 nz
create_safety_core_dft_configuration 7 nz
run_safety_core_dft_analysis 7 nz
get_scan_chain_names 7 nz
set_logic_lock_configuration 7 nz
generate_ip_dft 7 nz
scan_out 7 nz
cell_origin_type 7 nz
horizontal_value 7 nz
vertical_value 7 nz
start_busplan_gui 7 nz
no_plan_busplans 7 nz
set_floorplan_density_rules 7 nz
set_floorplan_location_rules 7 nz
create_channel_congestion_map 7 nz
push_down 7 nz
report_block_shaping 7 nz
check_feedthrough 7 nz
create_terminals_for_pins 7 nz
create_default_topology_plans 7 nz
check_topology_plans 7 nz
retrace_blocks 7 nz
remove_dff_trace_filters 7 nz
blackbox_settings 7 nz
mult_arch 7 nz
compare_target_modules 7 nz
eco_enable_virtual_connection 7 nz
create_interconnect_groups 7 nz
check_probes 7 nz
multi_height_merge 7 nz
dont_overlap_pg_stripe_layer 7 nz
link_allow_design_mismatch 7 nz
return_port_name 7 nz
hdlin_preserve_sequential 7 nz
enable_sync_set_reset 7 nz
enable_sync_set_reset_all_except 7 nz
derive_ems_message 7 nz
rpsq_vs_width_and_spacing 7 nz
raised_diffusion_to_gate_smin_table 7 nz
netlist_totalcap_threshold 7 nz
oa_skipcell_mapping_file 7 nz
star_main_summary 7 nz
setup_clk_rise 7 nz
ff_start 7 nz
update_cross_probing_files 7 nz
must_join 7 nz
long_names 7 nz
mapped_only 7 nz
old_itf 7 nz
cmiller_rise 7 nz
min_pulse_width_high 7 nz
open_drain 7 nz
slew_control 7 nz
bound_operator 7 nz
rise_pin_resistance 7 nz
pg_setting 7 nz
template_text_layer 7 nz
recovery_falling 7 nz
related_out_total_output_net_capacitance 7 nz
operating_condition 7 nz
retention_equivalent_pin 7 nz
sigma_late 7 nz
min_input_noise_width 7 nz
tied_off 7 nz
power_gating_pin 7 nz
current_template 7 nz
base_curves_group 7 nz
compact_ccs_rise 7 nz
internal_ground 7 nz
va_sup_hld 7 nz
init_time 7 nz
driver_waveform_rise 7 nz
char_model 7 nz
user_defined_group 7 nz
contact_min_spacing 7 nz
dist_conversion_factor 7 nz
diff_net_min_spacing 7 nz
via_id 7 nz
polygon_min_area 7 nz
max_width 7 nz
liberty_lde 7 nz
generator_interface 7 nz
contact_upon_failure 7 nz
derive_cell_snap_data 7 nz
write_physical_lib 7 nz
pert_value 7 nz
param_value 7 nz
int_net 7 nz
power_template 7 nz
latch_posedge 7 nz
report_lib_pins 7 nz
anchor_item 7 nz
disallow_forward_biasing 7 nz
disallow_reverse_biasing 7 nz
lib_cell_types 7 nz
name_value_pair 7 nz
create_nets 7 nz
net_non_default 7 nz
return_as_collection 7 nz
as_collection 7 nz
set_net_type 7 nz
create_package_statement 7 nz
create_begin_statement 7 nz
max_offset 7 nz
scan_test_mode 7 nz
row_end_grid_low_steps 7 nz
frontside_min_routing_layer 7 nz
frontside_max_routing_layer 7 nz
convert_bump_terminals 7 nz
color_based_end_of_line_alignment 7 nz
allow_multiple 7 nz
reset_indesign_primepower_options 7 nz
report_indesign_primepower_options 7 nz
track_cell_interfaces 7 nz
db_file 7 nz
analysis_mode 7 nz
primepower_script_file 7 nz
remove_scaling_lib_group 7 nz
create_safety_tap_cells 7 nz
remove_floating_nets 7 nz
unimportant_nets 7 nz
skip_cell_port_prop_file 7 nz
magnification_factor 7 nz
retain_gate_diffusion_coupling 7 nz
netlist_compress_command 7 nz
netlist_postprocess_command 7 nz
fast_extraction_mode 7 nz
analog_symmetric_nets 7 nz
hierarchical_separator 7 nz
netlist_isolated_ports 7 nz
xref_swap_mos_sd_property 7 nz
macro_def_file 7 nz
lef_use_obs 7 nz
translate_via_fills 7 nz
tsv_temperature_resistance_scaling 7 nz
parasitic_explorer_enable_analysis 7 nz
clean_converter 7 nz
qtf_layer_map 7 nz
classified_short_reporting 7 nz
abutment_one_side 7 nz
write_rh_file 7 nz
map_effort 7 nz
set_test_hold 7 nz
associated_clock 7 nz
set_min_porosity 7 nz
power_value 7 nz
file_path 7 nz
set_jtag_port_routing_order 7 nz
fault_simulate 7 nz
set_test_unmask_fault 7 nz
set_bsr_cell_type 7 nz
preview_scan 7 nz
set_bsd_tap_element 7 nz
identifier_list 7 nz
stt_reg 7 nz
set_core_wrapper_configuration 7 nz
ate_clk 7 nz
set_scan_tristate 7 nz
pin_net_list 7 nz
power_saving_on 7 nz
bsd_reset 7 nz
set_core_wrapper_path 7 nz
remove_dft_design 7 nz
capture_en 7 nz
ac_mode 7 nz
mode_in 7 nz
fix_clock 7 nz
full_chip 7 nz
top_s1 7 nz
off_state 7 nz
for_empty_blackbox 7 nz
all_hard_macros 7 nz
ret_mode 7 nz
traverse_macros 7 nz
refinable_macro 7 nz
isolation_supply 7 nz
d_in 7 nz
my_proc 7 nz
verilogout_levelize 7 nz
max_number_of_threads 7 nz
top_cell_name 7 nz
check_physical_constraints 7 nz
add_to_must_join_ports 7 nz
add_to_net 7 nz
all_exceptions 7 nz
assign_tsv 7 nz
check_feedthroughs 7 nz
close_ml_db 7 nz
compare_checksum 7 nz
compile_advanced_boundary_cells 7 nz
create_backend_tcd_cells 7 nz
create_bump_block 7 nz
create_curved_poly_rect 7 nz
create_die 7 nz
create_frontend_tcd_cells 7 nz
create_io_break_cells 7 nz
create_io_filler_cells 7 nz
create_pad_rings 7 nz
create_pseudo_bump 7 nz
create_rdl_vias 7 nz
create_via_region 7 nz
get_block_power 7 nz
get_lib_cell_lexical_attribute_values 7 nz
get_port_antenna_property 7 nz
get_rail_probes 7 nz
get_scan_chain_count 7 nz
gui_clear_error_data_filter 7 nz
gui_get_current_task_item 7 nz
gui_get_display_view 7 nz
gui_get_errors 7 nz
gui_get_layer_widths 7 nz
gui_get_window_pref_categories 7 nz
gui_get_window_pref_keys 7 nz
gui_overlay_layout 7 nz
gui_plot_timing_arcs_attributes 7 nz
gui_report_proc_arg_type_names 7 nz
gui_select_input_connections_of_selected 7 nz
gui_select_mib_cells_of_selected 7 nz
gui_select_output_connections_of_selected 7 nz
gui_select_topology_plans_of_selected 7 nz
gui_select_topology_repeaters_of_selected 7 nz
gui_set_error_data_filter 7 nz
gui_set_layout_user_command 7 nz
gui_set_setting 7 nz
gui_show_palette 7 nz
gui_update_vm_annotations 7 nz
mark_safety_core 7 nz
mark_safety_error_code 7 nz
mark_safety_register 7 nz
open_attachment 7 nz
open_fusion_thermal_result 7 nz
proc_args 7 nz
proc_body 7 nz
query_cell_instances 7 nz
query_cell_mapped 7 nz
read_app_options 7 nz
read_power_profile 7 nz
remove_3d_virtual_blocks 7 nz
remove_alignment_marker_rules 7 nz
remove_anchors 7 nz
remove_annotated_power 7 nz
remove_attachments 7 nz
remove_bump_region_patterns 7 nz
remove_clock_transition 7 nz
remove_ctp_constraints 7 nz
remove_ems_rules 7 nz
remove_feasibility_constraints 7 nz
remove_feature_tables 7 nz
remove_ivm 7 nz
remove_keepout_margins 7 nz
remove_lib_cell_family_rule 7 nz
remove_macro_constraints 7 nz
remove_macros_from_group 7 nz
remove_metal_areas 7 nz
remove_pg_strategy_via_rules 7 nz
remove_pg_via_master_rules 7 nz
remove_physical_objects 7 nz
remove_pop_up_object_options 7 nz
remove_power_io_constraints 7 nz
remove_repeater_groups 7 nz
remove_reverse_index_max_transition 7 nz
remove_scan_skew_group 7 nz
remove_signal_io_constraints 7 nz
remove_site_arrays 7 nz
remove_site_rows 7 nz
remove_supernets 7 nz
remove_tap_boundary_wall_cell_rules 7 nz
report_access_control_configuration 7 nz
report_active_clips 7 nz
report_alignment_marker_rules 7 nz
report_attachments 7 nz
report_autofix_configuration 7 nz
report_busplan_constraints 7 nz
report_clock_gating_objects 7 nz
report_datapath_architecture_options 7 nz
report_device_constraint 7 nz
report_dft_configuration 7 nz
report_dft_drc_configuration 7 nz
report_first_track_line 7 nz
report_ieee_1500_configuration 7 nz
report_leakage_weight 7 nz
report_libset 7 nz
report_metal_areas 7 nz
report_modeless_antenna_rules 7 nz
report_pg_routing_mode 7 nz
report_pg_via_master_rules 7 nz
report_port_protection_diodes 7 nz
report_safety_logic_port_map 7 nz
report_safety_peer_pin_groups 7 nz
report_scan_configuration 7 nz
report_skew_macros 7 nz
report_soft_macro_bypass_segments 7 nz
report_supply_sets 7 nz
report_tech_diff 7 nz
report_track_constraints 7 nz
reset_access_control_configuration 7 nz
reset_block_power 7 nz
reset_disable_tie_insert 7 nz
reset_leakage_weight 7 nz
reset_lib_cell_naming_convention 7 nz
reset_ocvm_table_group 7 nz
set_design_rule_attribute 7 nz
set_design_top 7 nz
set_drive_resistance 7 nz
set_edrc_setting 7 nz
set_leakage_weight 7 nz
set_lib_cell_classification_attributes 7 nz
set_net_weight_effort 7 nz
set_tap_package_model 7 nz
split_objects 7 nz
split_rdl_routes 7 nz
start_python_window 7 nz
update_clock_trunk_timing 7 nz
win_set_select_class 7 nz
cell_ref 7 nz
snps_vc_0 7 nz
before_object 7 nz
bundle_5 7 nz
pin_blockage_1 7 nz
pin_guide_1 7 nz
object_height 7 nz
object_width 7 nz
site_spec 7 nz
anchor_side 7 nz
sub_25 7 nz
ovector_output 7 nz
stop_time 7 nz
post_script_file 7 nz
list_of_files 7 nz
zero_interconnect 7 nz
pt_user_script 7 nz
name_of_action 7 nz
name_of_report 7 nz
inout_ports_equal_nets 7 nz
die_boundary 7 nz
timing_remove_clock_reconvergence_pessimism 7 nz
pre_clock_tree_stage 7 nz
feedthrough_length 7 nz
input_wrp_shift 7 nz
voltage_threshold 7 nz
no_gui 7 nz
corner_cells 7 nz
end_cap_cells 7 nz
pad_spacer_cells 7 nz
ems_databases 7 nz
save_designs 7 nz
floorplan_compare_data 7 nz
to_percent 7 nz
same_as_mib 7 nz
lower_right 7 nz
upper_right 7 nz
base_shape 7 nz
via_s_1 7 nz
source_block 7 nz
x_times 7 nz
y_times 7 nz
bond_pad_list 7 nz
use_port_name 7 nz
sensitivity_list 7 nz
icovl_spacing 7 nz
dont_set_current 7 nz
with_signal_pins_only 7 nz
constraint_types 7 nz
int_pair 7 nz
channel_width_threshold 7 nz
my_mv_design 7 nz
config_list 7 nz
info_text 7 nz
no_auto_removal 7 nz
lib_cell_name_list 7 nz
test_layer 7 nz
by_index_pattern 7 nz
mat_1 7 nz
rv_layer 7 nz
driver_object 7 nz
layer_opt 7 nz
add_patterns 7 nz
io_cells 7 nz
join_regions 7 nz
gui_show_task 7 nz
design_boundary_and_generate_pin 7 nz
low_end_reference_point 7 nz
high_end_reference_point 7 nz
bit_offset 7 nz
through_points 7 nz
abut_table 7 nz
probe_pad 7 nz
check_overlap_layer 7 nz
metal_cut_allowed 7 nz
forbid_obs_patch 7 nz
no_reference_rule 7 nz
circular_ruler 7 nz
sadp_spacing 7 nz
odd_parity 7 nz
cell_4 7 nz
ref_libcell_low 7 nz
exterior_curved_polygon 7 nz
polygon_pattern 7 nz
reference_region 7 nz
fill_4x 7 nz
fill_2x 7 nz
fill_1x 7 nz
number_of_unit_tiles 7 nz
node_list 7 nz
net_estimation_rules 7 nz
end_grid_relative_to 7 nz
track_coords 7 nz
hard_macros 7 nz
macro_keepouts 7 nz
boolean_option 7 nz
ip_op_pad_des1 7 nz
list_of_clocks 7 nz
last_restricted 7 nz
flatten_multi_dimension_busses 7 nz
cluster_spacing 7 nz
write_changes_per_module 7 nz
level_value 7 nz
pre_lm_commit_script 7 nz
feature_list 7 nz
route_mode 7 nz
hbmb_die_inst 7 nz
rp_groups 7 nz
filter_same_net_spacing 7 nz
check_fill 7 nz
max_error_limit 7 nz
max_shape_limit 7 nz
max_processing_time 7 nz
dictionary_name 7 nz
site_def_mismatch 7 nz
bus_width_mismatch 7 nz
pr_rule_0 7 nz
process_layers 7 nz
reg_to_reg 7 nz
tpf_constraint_1 7 nz
vr_0 7 nz
group_cell_4 7 nz
weight_value 7 nz
view_types 7 nz
meta_obj 7 nz
window_state 7 nz
show_mode 7 nz
hide_fixed 7 nz
error_data_name 7 nz
all_cells 7 nz
fpc_shell 7 nz
event_number 7 nz
side_a 7 nz
side_b 7 nz
collection_of_pins 7 nz
merge_cell_shapes 7 nz
add_guide 7 nz
sorted_eco_cells 7 nz
sweep_range 7 nz
snapshot_name 7 nz
file_name_list 7 nz
mapped_layers_only 7 nz
set_level_shifter_threshold 7 nz
nochange_low 7 nz
bound_list 7 nz
cell_array_pattern_list 7 nz
core_inst 7 nz
keep_net_name 7 nz
io_ring_list 7 nz
keepout_list 7 nz
pin_bus_list 7 nz
placement_attraction_list 7 nz
routing_corridor_list 7 nz
routing_rule_list 7 nz
clock_sense 7 nz
clock_transition 7 nz
data_check_ignore 7 nz
drive_info 7 nz
latch_based 7 nz
print_file 7 nz
clock_gate_latency 7 nz
hist_type 7 nz
through_pins 7 nz
elide_center 7 nz
sorted_cells 7 nz
hot_spot 7 nz
original_hierarchy 7 nz
process_number 7 nz
min_macro_size 7 nz
narrow_percentage 7 nz
all_macros 7 nz
des_decrypt 7 nz
source_power_domain 7 nz
report_drc_error 7 nz
estimated_cell_displacement 7 nz
file_name_prefix 7 nz
inter_clock 7 nz
link_max_cores 7 nz
stim_max_cores 7 nz
table_meanshift 7 nz
table_stdev 7 nz
power_domain_list 7 nz
clk_upf_ls 7 nz
core_count 7 nz
u_div 7 nz
rp_fixed_cell 7 nz
region_spec 7 nz
logic_lock 7 nz
non_essential 7 nz
gap_min_spacing 7 nz
lef_file_name 7 nz
force_no_reference 7 nz
include_hierarchies_in_same_partition 7 nz
cycle_color 7 nz
hierarchy_types 7 nz
mult_2 7 nz
late_ccap_threshold 7 nz
late_ccap_ratio 7 nz
delay_shifted_event_analysis 7 nz
set_libcell_naming_convention 7 nz
pin_capacitance_max 7 nz
instance_path_name 7 nz
scale_edge 7 nz
ignore_clock_latency 7 nz
shared_inputs 7 nz
adjacent_rows 7 nz
switch_files 7 nz
fill_anchor 7 nz
dynamic_voltage 7 nz
min_dynamic_voltage 7 nz
clear_filter 7 nz
improve_degrade 7 nz
scenario_name_or_object 7 nz
before_the_command 7 nz
create_power_view_from_switching_activity 7 nz
lib_path_or_name 7 nz
member_list 7 nz
segment_length 7 nz
percentage_value 7 nz
fall_triggered_low_pulse 7 nz
group_object 7 nz
control_name 7 nz
boundary_channel_size 7 nz
set_clock_on_feedthroughs 7 nz
pg_objects 7 nz
include_physical_status 7 nz
include_physical_status_list 7 nz
exclude_physical_status 7 nz
feasibility_factor 7 nz
offset_percent 7 nz
peak_dc 7 nz
user_define 7 nz
pins_in 7 nz
name_tag 7 nz
sim_setup_spice_deck 7 nz
my_opts 7 nz
multi_scenario_merged_error_log 7 nz
ms_session_1 7 nz
status_details 7 nz
session_id 7 nz
start_update_timing 7 nz
after_update_timing 7 nz
start_source 7 nz
start_get_timing_paths 7 nz
after_get_timing_paths 7 nz
after_source 7 nz
cap_0001 7 nz
pll_output 7 nz
my_paths 7 nz
mis_factor_fall 7 nz
complete_with 7 nz
set_gpd_config 7 nz
timing_pocvm_report_sigma 7 nz
timing_enable_cross_voltage_domain_analysis 7 nz
constraints_only 7 nz
report_at_source 7 nz
write_waiver 7 nz
half_adder 7 nz
top_vclk 7 nz
get_rules 7 nz
primetime_si 7 nz
create_rule 7 nz
top_dir 7 nz
crc_out_reg 7 nz
pay_in2_reg 7 nz
timing_refinement_maximum_critical_pin_percentage 7 nz
estimate_eco 7 nz
core_typical 7 nz
train_dir 7 nz
route_cut_location 7 nz
eco_save_session_data_type 7 nz
hs_scripts 7 nz
report_hier_analysis 7 nz
vdd_p 7 nz
sim_validate_path 7 nz
init_design 6 nz
block_libfilename 6 nz
list_allowed_commands 6 nz
lib_b 6 nz
all_initial 6 nz
all_userdef 6 nz
chart_type 6 nz
top_hdl_lib 6 nz
no_incremental 6 nz
supply_net_pg_type 6 nz
voltage_area_shape_2 6 nz
effective_guard_band_boundaries 6 nz
remove_placement_blockage 6 nz
set_spacing_label_rule 6 nz
ir_drop_aware 6 nz
ir_drop_default_target_high_population 6 nz
ir_drop_default_target_low_population 6 nz
no_pdc 6 nz
no_adv 6 nz
report_freeze_ports 6 nz
libcell_buff 6 nz
buffer_constants 6 nz
ndr_1w2s 6 nz
ndr_2w3s 6 nz
remove_name 6 nz
ms_sel 6 nz
ms_ctrl 6 nz
normal_vt 6 nz
hier_vt_groups 6 nz
is_unmapped 6 nz
dw_foundation 6 nz
synch_clear 6 nz
synch_preset 6 nz
synch_enable 6 nz
map_sync_enable_to_mux 6 nz
count_reg 6 nz
report_constant_registers 6 nz
mega_shift_reg 6 nz
combo_mbit_lib_cell1 6 nz
combo_mbit_lib_cell2 6 nz
reset_n 6 nz
dw_mult_uns 6 nz
i_risc_core 6 nz
stack_mem_reg 6 nz
enable_pin_only 6 nz
feedback_loop_only 6 nz
uicg_a 6 nz
ungate_if_not_collapsible 6 nz
collapse_levels 6 nz
dont_care 6 nz
clock_gate_reg 6 nz
is_clock_is_used_as_clock 6 nz
ff_gen 6 nz
cts_cells 6 nz
clk_buf 6 nz
spacing_rules 6 nz
skew_opt_merge_dcg_cells_by_driver 6 nz
detail_with_signal_routes 6 nz
enable_icg_reordering 6 nz
transfer_wires_from 6 nz
spine_direction 6 nz
bias_to_nets 6 nz
fishbone_layers 6 nz
max_driver_subckt_files 6 nz
max_spice_header_files 6 nz
min_driver_subckt_files 6 nz
min_spice_header_files 6 nz
cts_references 6 nz
rule_file 6 nz
master_pin_map_file 6 nz
all_instances_of 6 nz
all_pins_driving 6 nz
report_routing_guides 6 nz
length_value 6 nz
short_metal_length 6 nz
metal_spacing 6 nz
ref_rule 6 nz
single_side_spacing 6 nz
ignore_spacing_to_pg 6 nz
ignore_spacing_to_blockage 6 nz
cut_name1 6 nz
cut_name2 6 nz
must_join_port 6 nz
via_wire_all_pins 6 nz
standard_cell_pins 6 nz
save_after_global_route 6 nz
save_after_detail_route 6 nz
coaxial_above_user_spacing 6 nz
coaxial_below_user_spacing 6 nz
setup_endpoints 6 nz
equal_or_smaller 6 nz
drc_rules 6 nz
max_reported_nets 6 nz
rerun_global_router 6 nz
congestion_map_only 6 nz
check_child_cells 6 nz
open_reporting 6 nz
floating_routes 6 nz
max_errors 6 nz
min_vertical_jog 6 nz
min_horizontal_separation 6 nz
min_vertical_separation 6 nz
min_jog_length 6 nz
min_jog_spacing_by_layer_name 6 nz
widen_widths_by_layer_name 6 nz
od_horiztonal_distance 6 nz
my_or_r180 6 nz
refill_cell1 6 nz
run_details 6 nz
result_summary 6 nz
signoff_fill_run 6 nz
mx_min_density 6 nz
drc_auto 6 nz
via_layer 6 nz
bus_style_1 6 nz
twist_offset 6 nz
differential_pair_0 6 nz
shield_net_2 6 nz
max_gap 6 nz
min_segment 6 nz
enclose_vias 6 nz
remove_custom_shields 6 nz
all_opt 6 nz
no_split_rp_width_threshold 6 nz
flip_column 6 nz
max_sinks 6 nz
reset_placement 6 nz
new_rp 6 nz
use_seed_locs 6 nz
to_level 6 nz
instance_bound_to_frame 6 nz
abstract_missing_design_view 6 nz
check_name 6 nz
ams_blk_etm 6 nz
tap_file 6 nz
tap_1437 6 nz
exclude_cell 6 nz
sort_by_hot_inst 6 nz
ignore_inter_met 6 nz
report_missing 6 nz
error_cell 6 nz
vss_top 6 nz
unconnected_instances 6 nz
r_to_power 6 nz
r_to_ground 6 nz
slice_5 6 nz
pteco_host_option 6 nz
pre_link_script 6 nz
write_change_file_only 6 nz
input_pin_connect_type 6 nz
golden_lib 6 nz
write_split_net_eco 6 nz
scaled_by_width 6 nz
allow_physical_feedthrough_buffer 6 nz
respect_gas_station 6 nz
variant_cell_group_mode 6 nz
honor_cell_group_not_sharing_timing 6 nz
first_track_alignment_layer 6 nz
dtuubanlud_uoendlueenuulehnekliolatbenaau 6 nz
tpoiinl_uilu 6 nz
l_tuu 6 nz
muxlnxeatut_nlmtxlan_nau 6 nz
pkg_metal2 6 nz
hold_aggression_factor 6 nz
setup_nfe_overhead 6 nz
hold_nfe_overhead 6 nz
reduce_peak_power_stepped_psgs 6 nz
generate_ws_auto_slack_offsets 6 nz
set_clock_tree_balance_points 6 nz
c_suffix 6 nz
seq_clock_gate 6 nz
snps_self_gate 6 nz
snps_seq_clock_gate 6 nz
nianu_top 6 nz
eio_nipno 6 nz
center_of_loads_and_drivers 6 nz
center_of_loads 6 nz
bnhu_tiiua 6 nz
rnmi_nu 6 nz
fbsynthesize_regular_multisource_clock_trees 6 nz
enforce_terminal_name_uniqueness 6 nz
t_nlfuoit 6 nz
name_expansion_delimiters 6 nz
inei_ni 6 nz
enable_bit_blast_in_spf 6 nz
begin_and_end 6 nz
set_scan_groups 6 nz
test_bsd_enable_wrp_of 6 nz
tp_apply_scan_wrap_for_memory_without_test_model 6 nz
enable_multi_threads 6 nz
psc_overwrite_auto_derived_first_track_offset 6 nz
def_shape_use 6 nz
inudl_nitaipluhnaa 6 nz
full_pin 6 nz
annotation_symbol_dir 6 nz
gui_start_verdi 6 nz
l_nidt 6 nz
gui_disable_custom_setup 6 nz
max_to_mux 6 nz
reg_one 6 nz
u_sub1 6 nz
u_sub2 6 nz
hdlin_persistent_sv_interfaces_filename 6 nz
assembly_script1 6 nz
physical_file1 6 nz
frame_files 6 nz
clib_name 6 nz
require_physical 6 nz
a_reg_b_reg 6 nz
tofnilfiimldit_niliilaiud 6 nz
pl_tulauddniu 6 nz
range_match 6 nz
cong_restruct_original_strategy 6 nz
disable_backside_drc_rules_on_libcells 6 nz
enable_backside_drc_rules_on_libcells 6 nz
abc_1 6 nz
abc_2 6 nz
power_switch_orientation_value1 6 nz
plmtuutopl_tuu 6 nz
atopl_tuu 6 nz
nofiienl_tulitanldtmnoutiou 6 nz
def_tr 6 nz
power_annotation_persistency 6 nz
t_nonuu 6 nz
sh_command_abbrev_options 6 nz
sh_tcllib_app_dirname 6 nz
custom_group1 6 nz
custom_group2 6 nz
foundry_fill_type 6 nz
my_signoff_check_run 6 nz
ndl_tulito 6 nz
stream_files 6 nz
compact_model_file 6 nz
uie_m 6 nz
sia_on 6 nz
timing_pocvm_enable_analysis 6 nz
pin_tituay 6 nz
si_filter_accum_aggr_noise_peak_ratio 6 nz
route_options 6 nz
analyze_3d_thermal 6 nz
check_backside_navigation 6 nz
check_frontside_fibs 6 nz
check_pg_elevation 6 nz
connect_dft 6 nz
create_frame_options 6 nz
minimum_horizontal_secondary_pg_placement_va_region_size 6 nz
minimum_vertical_secondary_pg_placement_va_region_size 6 nz
create_trunk_shared_track 6 nz
extract_channel_parasitics 6 nz
avoid_backside_pins_under_preroute_width_threshold 6 nz
track_pattern_support_prf_based_initialize_floorplan_for_site_def 6 nz
set_dft_equivalent_signals 6 nz
anchor_x_object 6 nz
anchor_y_object 6 nz
position_type 6 nz
core_area_area 6 nz
core_area_bbox 6 nz
core_area_boundary 6 nz
core_area_bounding_box 6 nz
frame_update 6 nz
is_linked 6 nz
last_modified 6 nz
metrics_tim_nvp_io 6 nz
metrics_tim_nvp_r2r 6 nz
metrics_tim_nvp_total 6 nz
metrics_tim_tns_io 6 nz
metrics_tim_tns_r2r 6 nz
metrics_tim_tns_total 6 nz
metrics_tim_wns_io 6 nz
metrics_tim_wns_r2r 6 nz
metrics_tim_wns_total 6 nz
outer_keepout_boundary 6 nz
read_from_product_name 6 nz
read_from_product_version 6 nz
read_from_schema_version 6 nz
test_normal_func_id 6 nz
threshold_voltage_group_type 6 nz
use_frame_blockage 6 nz
stacking_type 6 nz
bound_type 6 nz
is_exclusive 6 nz
shape_count 6 nz
path_types 6 nz
pin_id 6 nz
constraint_value 6 nz
all_pin_data 6 nz
column_stagger_y 6 nz
capture_block_budget 6 nz
launch_block_budget 6 nz
worst_slack 6 nz
row_column_ratio 6 nz
block_placement_type 6 nz
ehndl_ia 6 nz
for_floorplan_rules 6 nz
is_outline 6 nz
outline_port_count 6 nz
outline_ref_count 6 nz
ref_module_name 6 nz
upf_is_refinable_macro 6 nz
generated_clocks 6 nz
clock_group_group 6 nz
driving_cell_adjustment 6 nz
endpoint_name 6 nz
propagation_type 6 nz
source_latency 6 nz
startpoint_name 6 nz
bbox_llx 6 nz
bbox_lly 6 nz
bbox_urx 6 nz
bbox_ury 6 nz
density_rule 6 nz
actual_spacing 6 nz
must_fix 6 nz
required_spacing 6 nz
brief_format 6 nz
encoding_style 6 nz
is_arrayed 6 nz
min_length 6 nz
resistance_unit 6 nz
is_macro_cell 6 nz
bus_hold_function 6 nz
clock_gate_clear_pin 6 nz
clock_gate_preset_pin 6 nz
is_clear_pin 6 nz
is_insulated 6 nz
is_negative_level_sensitive_clock_pin 6 nz
is_negative_level_sensitive_data_pin 6 nz
is_positive_level_sensitive_clock_pin 6 nz
is_positive_level_sensitive_data_pin 6 nz
is_rise_edge_triggered_clock_pin 6 nz
is_rise_edge_triggered_data_pin 6 nz
port_direction 6 nz
resistive_function 6 nz
clear_low 6 nz
mismatch_object 6 nz
current_repair 6 nz
actual_related_clock 6 nz
major_activity_type 6 nz
minor_activity_type 6 nz
routing_blockage_group_id 6 nz
max_fall_local_slack 6 nz
route_connection 6 nz
user_case_value 6 nz
interleaving_bit_offset 6 nz
is_manhattan 6 nz
rtl_line 6 nz
has_net 6 nz
relative_x 6 nz
relative_y 6 nz
legal_orientations 6 nz
site_height 6 nz
logic_levels 6 nz
startpoint_clock 6 nz
mean_shift 6 nz
cut_pattern_size 6 nz
is_excluded_for_signal_route 6 nz
power_net 6 nz
excluded_logical_feedthrough_hierarchy 6 nz
included_logical_feedthrough_hierarchy 6 nz
is_top_logical_feedthrough_excluded 6 nz
is_top_logical_feedthrough_included 6 nz
chip_placement 6 nz
stack_level 6 nz
midtrack_spacing 6 nz
midtrack_width 6 nz
midtrack_turn_spacing 6 nz
midtrack_turn_width 6 nz
create_bond_pad_reference 6 nz
set_block_boundary 6 nz
block_power_files 6 nz
parallel_run_length 6 nz
remove_timing_paths_disabled_blocks 6 nz
block_design_name 6 nz
remove_block 6 nz
launch_percent 6 nz
capture_percent 6 nz
no_abutment_cells 6 nz
stack_with_backend 6 nz
hier_clock 6 nz
disable_rule 6 nz
synthesize_clock_trunk_setup_hier_context 6 nz
mark_clock_tree 6 nz
tap_template_cells 6 nz
local_interconnect 6 nz
pre_extract 6 nz
cell_set 6 nz
wc_q0_ao 6 nz
wc_q1_ao 6 nz
shadow_server 6 nz
cam_wrapper 6 nz
internal_chains_per_misr 6 nz
update_clk 6 nz
soft_programmable 6 nz
test_enable_codec_sharing 6 nz
ded_hier_wrp_clock 6 nz
activate_list 6 nz
distance_check 6 nz
update_stub_chain 6 nz
stop_point 6 nz
connect_element_to_stub_chain 6 nz
floating_scanin 6 nz
floating_scanout 6 nz
streaming_fabric 6 nz
load_gui 6 nz
gate_cells 6 nz
shared_outputs 6 nz
report_mismatch_config 6 nz
auto_partition 6 nz
skip_wns_check 6 nz
bump_array 6 nz
macro_utilization 6 nz
check_io_placement 6 nz
create_mask_constraint_routing_blockages 6 nz
pin_type 6 nz
resize_objects 6 nz
bottom_up 6 nz
buffer_spacing 6 nz
ff_per_mm 6 nz
ohms_per_mm 6 nz
max_wire_length 6 nz
place_pipeline_bounds 6 nz
group_spacing 6 nz
honor_net_hierarchy 6 nz
pg_layer 6 nz
create_probes 6 nz
tie_high_lib_cell 6 nz
partial_overlap_pg_stripe_layer 6 nz
hdlin_interface_port_abi 6 nz
map_to_operator 6 nz
temp_out 6 nz
enum_encoding 6 nz
resolution_method 6 nz
write_active_rtl_file_list 6 nz
always_ff_sync_set_reset 6 nz
parameter_value 6 nz
eco_script 6 nz
layer_info 6 nz
linked_to 6 nz
disable_aspect_ratio 6 nz
field_poly 6 nz
shorts_all 6 nz
variation_parameters 6 nz
netlist_merge_shorted_ports 6 nz
snap_resistor_width 6 nz
rcapi_version 6 nz
rcapi_param_file 6 nz
logic_vs_physical 6 nz
report_frame_properties 6 nz
convert_metal_blocakge_to_zero_spacing 6 nz
create_zero_spacing_via_blockages_for_blocked_layers 6 nz
enable_via_regions_for_all_design_types 6 nz
pin_channel_boundary_modes 6 nz
instance_specific_mask 6 nz
hi_voltage 6 nz
lo_voltage 6 nz
add_net_text_to_bump 6 nz
skip_unplaced_cells 6 nz
rpv_vs_si_coverage 6 nz
lateral_cap_scaling_vs_si_spacing 6 nz
tall_contact 6 nz
rpsq_vs_si_width 6 nz
sw_t 6 nz
distance_unit 6 nz
wire_load_table 6 nz
oper_pin 6 nz
bus_pin 6 nz
generic_cmos 6 nz
pd_2 6 nz
ann_page_num 6 nz
right_x 6 nz
removal_rising 6 nz
min_fanout 6 nz
interdependence_id 6 nz
open_source 6 nz
output_by_cap_and_trans 6 nz
fpga_lut_output 6 nz
minimum_period 6 nz
non_seq_setup_rising 6 nz
drive_arc 6 nz
ok_template 6 nz
variable_n_range 6 nz
input_noise_height 6 nz
propagation_noise_width_high 6 nz
lc_lvf_skewness_threshold 6 nz
lc_lvf_sigma_threshold 6 nz
lc_lvf_normalized_skewness_threshold 6 nz
clocked_cell 6 nz
driver_waveform_default_fall 6 nz
total_out_net_cap 6 nz
my_noise_propagation 6 nz
variable_4 6 nz
compressed_ccs_fall 6 nz
wave_rise_sampling_index 6 nz
sup_hld 6 nz
pg_map_file 6 nz
tieoff_pulldown 6 nz
calculate_caa_based_yield2db 6 nz
receiver_capacitance_fall 6 nz
insulated_well 6 nz
restore_condition 6 nz
eq_cell 6 nz
new_layer 6 nz
contact_formula 6 nz
wire_rule 6 nz
wire_ratio_x 6 nz
boundary_layer 6 nz
via_contact_layer 6 nz
layer_antenna_factor 6 nz
template_name 6 nz
ngate_antenna_ratio 6 nz
start_site_id 6 nz
lle_delta_cell_rise 6 nz
lde_boundary_types 6 nz
data_class 6 nz
valid_modules 6 nz
level_shifters 6 nz
lc_check_lib_keep_line_number 6 nz
latch_posedge_precontrol 6 nz
iq_0 6 nz
remove_lib_cell 6 nz
related_power_pin_hint 6 nz
num_suggest 6 nz
create_mv_cell 6 nz
commit_logical_feedthrough 6 nz
upf_generic_clock 6 nz
check_tie_cell_insertion 6 nz
all_heterogeneous_paths 6 nz
disable_cells 6 nz
drc_type 6 nz
voltage_area_routing_rule 6 nz
area_threshold 6 nz
layer_number_list 6 nz
coord_x 6 nz
coord_y 6 nz
non_persistent 6 nz
range_min 6 nz
range_max 6 nz
remove_plans 6 nz
write_restructured_rtl 6 nz
element_extension 6 nz
create_if_statement 6 nz
create_while_statement 6 nz
create_repeat_statement 6 nz
create_case_statement 6 nz
add_to_case_statement 6 nz
create_function 6 nz
partial_parallel_route 6 nz
virtual_metalfill_parameter_file 6 nz
create_rde 6 nz
report_keepout_margins 6 nz
pnet_aware 6 nz
library_feature 6 nz
recover_rp_placement 6 nz
set_explore_design_options 6 nz
compute_metrics 6 nz
hsio_usb 6 nz
ebc_sram 6 nz
icv_annotation_file 6 nz
skip_pcell 6 nz
box_port 6 nz
zone_couple_to_net 6 nz
sheet_couple_to_net 6 nz
icv_runset_report_file 6 nz
calibre_ixf_file 6 nz
calibre_nxf_file 6 nz
tcad_min_grd_file 6 nz
tcad_max_grd_file 6 nz
retain_gate_contact_and_diffusion_coupling 6 nz
coupling_report_file 6 nz
print_thickness_info 6 nz
netlist_parasitic_resistor_model 6 nz
netlist_connect_opens 6 nz
xin_file_name 6 nz
viewonly_layers 6 nz
cells_ports 6 nz
calibre_runset_file 6 nz
starrc_agf_list 6 nz
ignore_cap 6 nz
trench_contact_virtual_via_segmentation_ratio 6 nz
lower_quarter_coverage_parameter 6 nz
upper_quarter_coverage_parameter 6 nz
upperdiff_to_contact_cap 6 nz
metal_fill_block_mapping_file 6 nz
diode_type 6 nz
res_diode_type 6 nz
ignore_case 6 nz
nonbulk_layers 6 nz
target_layer1 6 nz
target_layer2 6 nz
mesh_resistance_extraction_layers 6 nz
nodename_netname_on_dangling_ports 6 nz
ignore_itf_layer_caps_to_second_substrate 6 nz
extract_res_body_resistance 6 nz
skip_violation_report 6 nz
trbl_gendev 6 nz
netlist_selected_corners 6 nz
fs_boundary_condition_on_resistance 6 nz
oa_use_layout_device_name 6 nz
inductance_s_param_frequency 6 nz
clock_relative 6 nz
btpm_med 6 nz
open_mw_lib 6 nz
load_database 6 nz
shape_block 6 nz
custom_name 6 nz
standard_name 6 nz
set_logic_zero 6 nz
drive_of 6 nz
report_wire_load 6 nz
set_wire_load_min_block_size 6 nz
best_case_tree 6 nz
set_retiming_bound 6 nz
compile_clock_tree 6 nz
optimize_clock_tree 6 nz
max_distance_to_route 6 nz
merge_lib 6 nz
get_lib_attribute 6 nz
untrace_nets 6 nz
write_bsd_rtl 6 nz
ordered_list_of_annotated_bsr_port_names 6 nz
ir_size 6 nz
set_jtag_manufacturer_id 6 nz
chain_length 6 nz
remove_test_model 6 nz
setup_instructions 6 nz
bsd_test_setup 6 nz
ip_parameters 6 nz
report_dft_design 6 nz
capture_clk 6 nz
ac_init_data_p 6 nz
ac_init_data_n 6 nz
mix_cells 6 nz
cross_hierarchy 6 nz
fix_set 6 nz
fix_reset 6 nz
auto_ungroup 6 nz
report_power_scopes 6 nz
default_isolation 6 nz
pd_b 6 nz
repeater_power_net 6 nz
repeater_ground_net 6 nz
set_simstate_behavior 6 nz
hetero_fanout_isolation 6 nz
report_supply_net_groups 6 nz
commit_dft_isolation 6 nz
hdlin_sv_packages 6 nz
my_test 6 nz
hdlin_field_naming_style 6 nz
hdlin_vhdl_std 6 nz
vhdlout_target_simulator 6 nz
m_vhdl 6 nz
enable_2003 6 nz
int_connect 6 nz
plan_group_aware 6 nz
trim_shapes 6 nz
max_error 6 nz
align_macros 6 nz
all_test_modes 6 nz
capture_detailed_script_runtime 6 nz
characterize_memory 6 nz
check_mib_alignment 6 nz
check_safety_intent 6 nz
check_tcd_cells 6 nz
check_topology_feasibility 6 nz
compile_tap_boundary_wall_cells 6 nz
convert_shapes_to_shape_pattern 6 nz
create_block_cell 6 nz
create_bump_pattern 6 nz
create_density_rule 6 nz
create_design_rule 6 nz
create_metal_area 6 nz
create_metal_area_hole 6 nz
create_mim_layer_capacitors 6 nz
create_safety_core_group_shapes 6 nz
define_antenna_accumulation_mode 6 nz
define_modeless_antenna_rule 6 nz
edit_via_matrix 6 nz
estimate_topology_edges 6 nz
expand_objects 6 nz
flip_macro_group 6 nz
flip_objects 6 nz
get_abstract_type 6 nz
get_clock_group_groups 6 nz
get_dft_hierarchical_pins 6 nz
get_input_delays 6 nz
get_label_switch_list 6 nz
get_macro_group_packing_clone_candidates 6 nz
get_output_delays 6 nz
get_power_taps 6 nz
get_purposes 6 nz
gui_add_image_view_file 6 nz
gui_change_charts_model 6 nz
gui_change_layer 6 nz
gui_change_via_def 6 nz
gui_change_via_size 6 nz
gui_clear_selected_errors 6 nz
gui_create_block_diagram 6 nz
gui_eval_command 6 nz
gui_eval_task_command 6 nz
gui_get_current_task_page 6 nz
gui_get_error_browser_option 6 nz
gui_get_region 6 nz
gui_get_setting 6 nz
gui_load_hierarchy_vm 6 nz
gui_read_user_map 6 nz
gui_remove_image_view_file 6 nz
gui_remove_message_waivers 6 nz
gui_remove_ruler 6 nz
gui_report_errors 6 nz
gui_report_map 6 nz
gui_report_performance 6 nz
gui_scroll 6 nz
gui_select_by_name 6 nz
gui_select_connected_net_shapes 6 nz
gui_select_materials_of_selected 6 nz
gui_select_metal_area_holes_of_selected 6 nz
gui_select_metal_areas_of_selected 6 nz
gui_select_mib_connections_of_selected 6 nz
gui_select_nets_of_selected 6 nz
gui_select_process_layers_of_selected 6 nz
gui_select_pseudo_tsvs_of_selected 6 nz
gui_select_safety_error_code_groups_of_selected 6 nz
gui_select_safety_error_code_rules_of_selected 6 nz
gui_select_shield_routing_of_selected 6 nz
gui_select_shielded_nets_of_selected 6 nz
gui_select_topology_begin_nodes_of_selected 6 nz
gui_select_topology_end_nodes_of_selected 6 nz
gui_set_focus_nets 6 nz
gui_set_layer_widths 6 nz
gui_set_task_list 6 nz
gui_show_man_page 6 nz
gui_show_map 6 nz
gui_write_cell_location 6 nz
help_attributes 6 nz
identify_channels 6 nz
identify_on_edge_macros 6 nz
merge_objects 6 nz
read_cell_expansion 6 nz
remove_array_from_macro_group 6 nz
remove_bump_clusters 6 nz
remove_clock_tree_reference_subset 6 nz
remove_design_rules 6 nz
remove_dft_location 6 nz
remove_environment 6 nz
remove_failsafe_fsm_groups 6 nz
remove_failsafe_fsm_rules 6 nz
remove_io_filler_cells 6 nz
remove_library_gaps 6 nz
remove_library_redundancies 6 nz
remove_materials 6 nz
remove_max_fanout 6 nz
remove_metal_area_holes 6 nz
remove_modeless_antenna_rules 6 nz
remove_path_margin 6 nz
remove_physical_constraints 6 nz
remove_physical_rules 6 nz
remove_placement_blockages 6 nz
remove_process_layers 6 nz
remove_propagated_clocks 6 nz
remove_safety_core_groups 6 nz
remove_safety_error_code_groups 6 nz
remove_safety_error_code_rules 6 nz
remove_safety_logic_port_map 6 nz
remove_safety_register_groups 6 nz
remove_safety_register_rules 6 nz
remove_shaping_blockages 6 nz
remove_verification_priority 6 nz
remove_via_defs 6 nz
report_3d_chip_placement 6 nz
report_3d_si 6 nz
report_annotated_transition 6 nz
report_cell_em 6 nz
report_clock_gating_tree_options 6 nz
report_clock_tree_reference_subset 6 nz
report_comments 6 nz
report_ctp_constraints 6 nz
report_dft_clock_controller 6 nz
report_dft_clock_gating_pin 6 nz
report_dft_location 6 nz
report_dp_strategy 6 nz
report_metal_area_holes 6 nz
report_modes 6 nz
report_multistage_timing 6 nz
report_pin_placement 6 nz
report_power_switch_patterns 6 nz
report_rail_command_options 6 nz
report_reverse_index_max_transition 6 nz
report_scan_compression_configuration 6 nz
report_scan_group 6 nz
report_shape_patterns 6 nz
report_statements 6 nz
report_test_assume 6 nz
report_test_point_element 6 nz
reset_device_constraint 6 nz
reset_dft_configuration 6 nz
reset_dft_drc_configuration 6 nz
reset_logic_lock_configuration 6 nz
reset_obfuscation_configuration 6 nz
reset_scan_configuration 6 nz
reset_security_configuration 6 nz
reset_testability_configuration 6 nz
reset_watermark_configuration 6 nz
set_access_control_configuration 6 nz
set_base_lib 6 nz
set_bump_size 6 nz
set_drc_error_status_from_containers 6 nz
set_drc_error_status_from_waivers 6 nz
set_failsafe_fsm_rule 6 nz
set_lc_options 6 nz
set_macro_group_shape 6 nz
set_obfuscation_configuration 6 nz
set_port_antenna_property 6 nz
set_register_initial_state 6 nz
set_scaling_lib_group 6 nz
set_security_configuration 6 nz
set_site_array_stack_order 6 nz
set_stub_chain 6 nz
set_thermal_scenario 6 nz
set_topology_edge_shapes 6 nz
signoff_set_live_drc_rules 6 nz
snap_object_shapes 6 nz
undefine_derived_user_attribute 6 nz
uniquify_by_bump 6 nz
update_topology_node 6 nz
write_annotation_shapes 6 nz
write_cell_expansion 6 nz
write_interface_spice_netlist 6 nz
write_layer_map 6 nz
write_pt_checksum 6 nz
repeater_lib_cell 6 nz
lib_cell_pin 6 nz
group_spacing_in_um 6 nz
pr_nets 6 nz
state_value 6 nz
hierarchy_name 6 nz
blockage_type_list 6 nz
transition_name 6 nz
from_state 6 nz
to_state 6 nz
rtl_assignment_96 6 nz
cell_and_port_and_group_list 6 nz
case_statement 6 nz
edit_group_object 6 nz
guide_list 6 nz
placement_attraction_object 6 nz
change_layer_height 6 nz
to_box 6 nz
level_count 6 nz
trace_arcs 6 nz
html_file 6 nz
add_6 6 nz
ignore_dont_use 6 nz
check_mode 6 nz
lib_cell_b 6 nz
high_eff_cong 6 nz
association_file_name 6 nz
gui_setup 6 nz
reference_list 6 nz
pgroute_output 6 nz
pg_mapfile 6 nz
adjacent_die_list 6 nz
include_buffered 6 nz
signal_constraints 6 nz
message_count 6 nz
tolerance_ratio 6 nz
include_hierarchical_pins 6 nz
rp_top_all 6 nz
target_dies 6 nz
bump_region_1 6 nz
ref_lib_ppvt 6 nz
target_lib_ppvt 6 nz
supply_list 6 nz
ignore_row_orientation 6 nz
input_directory 6 nz
ocv_percent 6 nz
early_boundary 6 nz
enable_va_0 6 nz
pg_metal_fills 6 nz
endcap_type 6 nz
horizontal_alignment 6 nz
vertical_alignment 6 nz
place_at_window_center 6 nz
array_name 6 nz
polyrect_list 6 nz
dimensions_list 6 nz
bump_name 6 nz
cluster_name 6 nz
bump_pitch 6 nz
my_check 6 nz
action_name 6 nz
clip_library 6 nz
line_number 6 nz
list_of_patterns 6 nz
virtual_mesh 6 nz
ground_mesh 6 nz
virtual_mesh_exclude_region 6 nz
ground_mesh_exclude_region 6 nz
psw_exclude_region 6 nz
psw_conn_count 6 nz
psw_pin_xoffset 6 nz
psw_pin_yoffset 6 nz
edit_group_name 6 nz
parameter_values 6 nz
rule_severity 6 nz
message_template 6 nz
parameter_properties 6 nz
load_points 6 nz
std_load_points 6 nz
cell_orientation 6 nz
correction_port 6 nz
err_port 6 nz
list_of_feature_names 6 nz
extract_proc_name 6 nz
feature_type 6 nz
feature_name_pairs 6 nz
index_feature_name 6 nz
index_proc_name 6 nz
my_extract 6 nz
my_index_extract 6 nz
group_0 6 nz
group_1 6 nz
from_value 6 nz
routing_blockage_layers 6 nz
vertical_routing 6 nz
io_guide_left 6 nz
tech_path 6 nz
para_tech_lib_name 6 nz
base_library_path 6 nz
my_tech 6 nz
by_connectivity 6 nz
by_macros 6 nz
index_pattern 6 nz
horizontal_extension 6 nz
via_def_names 6 nz
max_height 6 nz
demo_ml_db 6 nz
ml_db 6 nz
hor_wire 6 nz
ver_wire 6 nz
ver_layer 6 nz
hor_layer 6 nz
ver_width 6 nz
hor_width 6 nz
ver_pitch 6 nz
hor_pitch 6 nz
via_array_dimension 6 nz
expand_by_edge 6 nz
insert_power_switch_alignment_straps 6 nz
insert_physical_cell_alignment_straps 6 nz
check_one_layer 6 nz
pin_name_list 6 nz
innermost_ring 6 nz
pin_spacing_tracks 6 nz
u_abc 6 nz
ctrl_small 6 nz
test_purpose 6 nz
routing_blockage_name_prefix 6 nz
track_pattern_rule 6 nz
core_specifiers 6 nz
encoder_cell 6 nz
decoder_cell 6 nz
ref_libcell_high 6 nz
pg_cstr0 6 nz
curved_rect 6 nz
mask_list 6 nz
top_min 6 nz
neighbor_channel 6 nz
boundary_area 6 nz
child_default_utilization 6 nz
clk_b2 6 nz
mode_labels 6 nz
end_sides 6 nz
signal_count 6 nz
length_or_percentage 6 nz
topology_edge0 6 nz
topology_node_name 6 nz
dist_or_pct_list 6 nz
topology_node0 6 nz
adjust_to_pin 6 nz
do_not_add_vias_on_pins 6 nz
config_scope 6 nz
fixed_cells 6 nz
int_list 6 nz
cut_to_metal 6 nz
layer_scale 6 nz
accumulate_scale 6 nz
layer_ratio_threshold_group_list 6 nz
backside_area_threshold 6 nz
get_command 6 nz
family_rule_name_string 6 nz
map_string 6 nz
replacement_char 6 nz
upper_ai 6 nz
key_columns 6 nz
excluded_rail_names 6 nz
test_mode_name 6 nz
its_keepout_margin 6 nz
target_corner 6 nz
end_points_list 6 nz
verilog_file_name 6 nz
compare_module_subsets 6 nz
eco_cell_0 6 nz
value_spec 6 nz
topology_edge_list 6 nz
placement_constraints 6 nz
utilization_value 6 nz
family_list 6 nz
keep_separate 6 nz
non_leaf 6 nz
must_enclose 6 nz
allow_single_cut_row 6 nz
hbma_die_inst 6 nz
def_2 6 nz
clock_gate_mid_a 6 nz
out_reg_0 6 nz
assign_to_variable 6 nz
scan_all_hierarchical_pins 6 nz
is_sink 6 nz
cross_net 6 nz
attr_pattern 6 nz
test_se 6 nz
edit_group_2 6 nz
self_intersection 6 nz
exception_groups 6 nz
result_type 6 nz
top_num 6 nz
ref_lib2 6 nz
cmd_limit 6 nz
include_shielded 6 nz
shielded_only 6 nz
oxide_model 6 nz
rp_group1 6 nz
grp_ripple_blkg 6 nz
corner_s7_max 6 nz
include_shield 6 nz
min_max 6 nz
in_to_reg 6 nz
topology_repeaters 6 nz
unit_type 6 nz
blender_2 6 nz
follow_order 6 nz
group_cell_0 6 nz
symbol_size 6 nz
val_map 6 nz
col_map 6 nz
light_blue 6 nz
light_orange 6 nz
light_purple 6 nz
col_name 6 nz
attr_n 6 nz
plot_type 6 nz
poly_id 6 nz
position_list 6 nz
comment_string 6 nz
filter_list 6 nz
update_command 6 nz
show_only_pins_of_nets 6 nz
enable_bucket_delete 6 nz
parent_window_id 6 nz
bucket_name 6 nz
zoom_factor 6 nz
hide_ignored 6 nz
show_open_locator_nodes 6 nz
show_tooltip 6 nz
show_command_buttons 6 nz
highlight_objects 6 nz
auto_set_object_visible 6 nz
auto_set_object_visible_type 6 nz
current_color 6 nz
image_name 6 nz
gui_object 6 nz
palette_id 6 nz
palette_type 6 nz
tool_bar_name 6 nz
rule_names_list 6 nz
plan_group 6 nz
res_i112 6 nz
user_map 6 nz
chart_id 6 nz
log_all 6 nz
report_tag 6 nz
report_title 6 nz
report_comment 6 nz
root_menu 6 nz
new_value 6 nz
cross_area_width 6 nz
cross_area_height 6 nz
ref_multibit_flop 6 nz
origin_offset 6 nz
isolation_strategy 6 nz
attribute_list 6 nz
cell_renaming_file 6 nz
merge_conflict_suffix 6 nz
merge_adding 6 nz
area_scaling_factor 6 nz
bot_0 6 nz
list_of_macro_groups 6 nz
eco_cells 6 nz
optimization_effort 6 nz
exploration_file 6 nz
block_instance_collection 6 nz
pins_as_terminals 6 nz
center_pin_from_wire 6 nz
zero_path 6 nz
mode_type 6 nz
aif_file_name 6 nz
unit_scale 6 nz
inst_prefix 6 nz
io_driver 6 nz
gdsii_layer_num 6 nz
gdsii_data_type 6 nz
trace_limit 6 nz
cell_property_value 6 nz
ascii_file_name 6 nz
rw_type 6 nz
funcmode_max 6 nz
name_map_file 6 nz
clock_opt_rde 6 nz
set_level_shifter_strategy 6 nz
command_string 6 nz
num_levels 6 nz
my_mrk 6 nz
pin_spacing_control 6 nz
allow_tie_connection 6 nz
bundle_collection 6 nz
port_or_pin_list 6 nz
libcell_name_list 6 nz
ndr_rule 6 nz
rise_from_clock 6 nz
fall_from_clock 6 nz
rise_to_clock 6 nz
fall_to_clock 6 nz
environment_name_string 6 nz
generated_clock_list 6 nz
frontside_and_backside_routing_layers 6 nz
keyword_set_string 6 nz
keyword_string_list 6 nz
synonym_list 6 nz
label_names 6 nz
group_ids 6 nz
scan_skew_group_list 6 nz
list_of_design_objects 6 nz
track_list 6 nz
via_def_list 6 nz
exception_lib_cells 6 nz
boundary_list 6 nz
primary_port 6 nz
n_name 6 nz
a_name 6 nz
partition_candidates 6 nz
unused_clock 6 nz
through_pin 6 nz
max_stage_count 6 nz
ignore_filler_references 6 nz
reg_mid0 6 nz
reg_mid1 6 nz
reg_mid3 6 nz
auto_ndr 6 nz
show_clocks 6 nz
bus_style_7 6 nz
from_blocks 6 nz
no_blocks 6 nz
state_reg 6 nz
ref_domain 6 nz
source_supply_set 6 nz
sink_supply_set 6 nz
abo_cell_19 6 nz
strategy_value 6 nz
collection_of_net 6 nz
list_scis 6 nz
slack_tolerance 6 nz
enable_multiple_categories_per_endpoint 6 nz
pan_center_rect 6 nz
zoom_in_rect 6 nz
num_job_frames 6 nz
table_min_sigma 6 nz
table_max_sigma 6 nz
lib_pin_list 6 nz
data_center 6 nz
ccs_arnoldi 6 nz
u_misc_new 6 nz
full_path 6 nz
pd_ls_strategy_1 6 nz
u_des_hard_macro_bypass 6 nz
list_not_annotated 6 nz
cont_ram 6 nz
track_22 6 nz
rail_result_1 6 nz
low_0 6 nz
list_of_regs 6 nz
header_string 6 nz
improve_side 6 nz
dw_sync 6 nz
release_version 6 nz
dd_b 6 nz
blk_net 6 nz
reduce_virtual_pins 6 nz
rsh_hosts 6 nz
force_reference 6 nz
module_names 6 nz
extract_only 6 nz
bit_count 6 nz
reg_count 6 nz
all_options 6 nz
benc_radix8 6 nz
occ_ctrl 6 nz
lockup_latch 6 nz
db_layer_name 6 nz
except_project_lib_cells 6 nz
allocated_mem 6 nz
alternate_options 6 nz
power_max_cores 6 nz
compute_power_opts 6 nz
stim_window 6 nz
fsdb_auto_split_interval 6 nz
pin_port_name 6 nz
isolation_strategy_name 6 nz
set_libcell_naming_keyword 6 nz
message_id 6 nz
res_scale 6 nz
track_alignment_mode 6 nz
same_as_modes 6 nz
fill_style 6 nz
min_temperature 6 nz
timing_view 6 nz
create_simulation_view 6 nz
save_sense 6 nz
restore_sense 6 nz
combinational_logic 6 nz
corner_grd_file 6 nz
toggle_rate_value 6 nz
lsi_10kplus 6 nz
zero_or_one_value 6 nz
x_blocking 6 nz
sspg_1p0000v_125c_cmax 6 nz
machine_b 6 nz
hier_abstract_subblocks 6 nz
percent_list 6 nz
list_of_layer_value_pairs 6 nz
command_type 6 nz
analog_pg 6 nz
unconnected_ports 6 nz
well_tap_cells 6 nz
output_directory_path 6 nz
checksum_type_list 6 nz
no_marker_layer 6 nz
mirror_mx 6 nz
file_structure 6 nz
out_dir 6 nz
mode_2 6 nz
fill_only 6 nz
all_design_libs 6 nz
instance_property_value 6 nz
all_shapes 6 nz
each_layer 6 nz
single_shape 6 nz
cell_renaming_files 6 nz
report_cell_source 6 nz
report_file_name 6 nz
verbose_report_file_name 6 nz
layer_collection 6 nz
offset_range 6 nz
blocks_and_lib_cells 6 nz
log_labels 6 nz
run_labels 6 nz
slack_offset 6 nz
minimum_spacing 6 nz
forbidden_pitch 6 nz
color_based_end_of_line_keepout 6 nz
color_based_metal_corner_keepout 6 nz
color_based_end_of_line_spacing 6 nz
stack_via_keepout 6 nz
dpt_via_spacing 6 nz
end_of_line_forbidden_spacing 6 nz
end_of_line_to_end_of_line_spacing 6 nz
fat_metal_forbidden_spacing 6 nz
fat_metal_spacing 6 nz
dpt_same_color_spacing 6 nz
general_via_spacing 6 nz
metal_span_orthogonal_spacing 6 nz
metal_span_spacing 6 nz
one_neighbor_end_of_line_spacing 6 nz
one_neighbor_end_to_end_spacing 6 nz
paired_via_spacing 6 nz
preferred_and_nonpreferred_fat_metal_spacing 6 nz
preferred_and_nonpreferred_end_of_line_spacing 6 nz
preferred_direction_forbidden_spacing 6 nz
same_mask_preferred_and_nonpreferred_end_of_line_spacing 6 nz
signal_routing_max_width 6 nz
two_neighbor_end_of_line_enclosure 6 nz
two_neighbor_end_of_line_spacing 6 nz
two_sided_end_of_line_spacing 6 nz
u_shape_spacing 6 nz
zero_neighbor_end_of_line_enclosure 6 nz
no_cut_metal_end_of_line_to_end_of_line_spacing 6 nz
no_cut_metal_same_mask_cut_end_spacing 6 nz
no_cut_metal_same_mask_pref_and_nonpref_eol_spacing 6 nz
four_via_region_forbidden_metal 6 nz
separated_via_spacing 6 nz
group_via_rules 6 nz
three_via_region_forbidden 6 nz
plan_pins 6 nz
shape_non_default 6 nz
set_aocvm_table_group 6 nz
specific_data 6 nz
multi_scenario 6 nz
cache_distributed_attribute_data 6 nz
report_power_switch 6 nz
auto_wire_load_selection 6 nz
timing_enable_auto_mux_clock_exclusivity 6 nz
pll_shift 6 nz
clk_div2 6 nz
clock_mesh_model 6 nz
timing_aocvm_enable_analysis 6 nz
sdfmap_qstring 6 nz
axis_flip 6 nz
report_gpd_properties 6 nz
report_gpd_config 6 nz
report_aocvm 6 nz
core_tables 6 nz
unconnected_pg_pins 6 nz
read_dvd 6 nz
buf_x4 6 nz
sg_top 6 nz
dvfs_scenario 6 nz
hier_characterize_context_mode 6 nz
si_ideal_aggressor 6 nz
delta_only 6 nz
ha_vclk 6 nz
create_ruleset 6 nz
create_rule_violation 6 nz
udef_0001 6 nz
udef_rule_6 6 nz
clk_8x8 6 nz
max_skew 6 nz
no_startpoint_clock 6 nz
create_path_tag_set 6 nz
only_timing_paths 6 nz
eco_enable_mim 6 nz
physical_constraint_file 6 nz
physical_lib_constraint_file 6 nz
mim_group 6 nz
my_sess 6 nz
boundary_check_include 6 nz
is_propagated 6 nz
is_abstracted 6 nz
is_user_abstracted 6 nz
b_ff2 6 nz
create_qtm_delay_arc 6 nz
report_cmd1 5 nz
report_cmd2 5 nz
guard_band_size 5 nz
max_cells 5 nz
ref_phys_block 5 nz
clock_opt_cts 5 nz
clock_opt_opto 5 nz
diff_only 5 nz
po_0 5 nz
objects_to_exclude 5 nz
objects_to_remove_exclusion 5 nz
interaction_type 5 nz
synthesize_clock_tree 5 nz
fishbone_sub_span 5 nz
sub_strap 5 nz
run_simulation 5 nz
per_subtree 5 nz
template_file 5 nz
default_ladders 5 nz
all_clock_outputs 5 nz
all_clock_inputs 5 nz
high_performance 5 nz
check_standard_cell_blocked_ports 5 nz
check_non_standard_cell_blocked_ports 5 nz
check_min_grid 5 nz
obey_access_edges 5 nz
nonpreferred_direction 5 nz
pin_cutout 5 nz
top_and_interface_routing_only 5 nz
hold_endpoints 5 nz
snps_hyper_route_opt_post_eco 5 nz
layer_rules 5 nz
signal_em 5 nz
route_types 5 nz
remove_dangling_shapes 5 nz
include_soft_congestion_maps 5 nz
reroute_all_shapes_in_nets 5 nz
x_increment 5 nz
y_increment 5 nz
shorts_only 5 nz
target_fillers 5 nz
left_end 5 nz
right_end 5 nz
p_none 5 nz
n_none 5 nz
p_left 5 nz
n_left 5 nz
p_right 5 nz
n_right 5 nz
p_left_right 5 nz
n_left_right 5 nz
n_left_center_right 5 nz
no_violation_along_exception_cells 5 nz
non_constraint_left_fillers 5 nz
non_constraint_right_fillers 5 nz
layout_errors 5 nz
max_number_repair_loop 5 nz
starting_point 5 nz
save_design 5 nz
shielding_4 5 nz
wire_length_limit 5 nz
hybrid_flow 5 nz
vertical_compression 5 nz
no_opt 5 nz
add_columns 5 nz
remove_rows 5 nz
flip_row 5 nz
max_rp_rows 5 nz
non_critical 5 nz
pd_blk 5 nz
vdd_sw 5 nz
top_clock 5 nz
hier_timing 5 nz
missing_leaf_cell_location 5 nz
missing_frame_view 5 nz
enable_pin_movement 5 nz
detached_hier_route_eco 5 nz
absolute_coord 5 nz
max_irdop 5 nz
block_context_model_file 5 nz
vdd_block 5 nz
bit_coin 5 nz
working_lib 5 nz
extract_timing_eco_changes 5 nz
adjacent_cell_distance 5 nz
scaled_by_layer 5 nz
max_distance_route_to_gas_station 5 nz
eco_cell_2 5 nz
rect_32_0 5 nz
supernet_list 5 nz
supernet_bundle_list 5 nz
layer_cutting_spacing 5 nz
group_id1 5 nz
group_id2 5 nz
place_group_repeater 5 nz
noubanlmtuutopl_ia 5 nz
dluhuindl_ia 5 nz
udl_tul 5 nz
ilmtxleaieklnxeatut_t 5 nz
noubanleeulie_leu 5 nz
ie_mlmuxl 5 nz
ehneklbuekutdnlou_tpu 5 nz
inmi_nliit 5 nz
leaieklnxeatut_t 5 nz
sc_et_path 5 nz
horizontal_pitch 5 nz
logic_die 5 nz
pkg_file 5 nz
mem_die_inst 5 nz
allow_fault_in 5 nz
include_aggressor_nets 5 nz
clock_tree_buffers 5 nz
clock_tree_supply_net 5 nz
generate_ws_auto_slack_offset 5 nz
setup_slack_offset_minimum 5 nz
setup_slack_offset_multiplication_factor 5 nz
hold_slack_offset_minimum 5 nz
hold_slack_offset_multiplication_factor 5 nz
setup_tns_overhead 5 nz
setup_tns_floor 5 nz
setup_nfe_floor_factor 5 nz
hold_tns_overhead 5 nz
hold_tns_floor 5 nz
hold_nfe_floor_factor 5 nz
constraint_scenarios 5 nz
constraint_path_groups 5 nz
nfe_aggregation_mode 5 nz
dont_make_setup_timing_worse 5 nz
dont_make_hold_timing_worse 5 nz
allow_worse_setup_timing 5 nz
allow_worse_hold_timing 5 nz
fix_setup_timing 5 nz
fix_hold_timing 5 nz
fix_setup_nfe 5 nz
fix_hold_nfe 5 nz
reduce_peak_power 5 nz
no_implicit_targets 5 nz
default_use_case 5 nz
enable_multi_vector_ccd_tns_register_sizing 5 nz
seed_offsets 5 nz
enable_advanced_legalizer_postfixing 5 nz
enable_al_tap_insertion 5 nz
enable_area_optimization 5 nz
enable_auto_orient_base_on_tap_coverage_table 5 nz
enable_even_uniform_row_pattern 5 nz
allow_inverter_on_clock 5 nz
enable_ccd_useful_skew_max_postpone 5 nz
enable_ccd_useful_skew_max_prepone 5 nz
enable_checkpoint_compression 5 nz
enable_unloaded_dt_cell_fanin_cleanup 5 nz
print_messages_for_redundant_registers 5 nz
elapsed_time 5 nz
logical_opto 5 nz
compiler_fusion 5 nz
preserve_rtl_clock_phase_strictly_for_retention 5 nz
register_replication_placement_location 5 nz
ei_nitop 5 nz
path_based_criticality 5 nz
enable_cto_honor_toggle_rate 5 nz
htree_single_repeater_at_center 5 nz
max_net_length_only_htree_synthesis 5 nz
auto_spare_cell 5 nz
list_of 5 nz
enable_cmd_result_cache 5 nz
enable_recovery_save 5 nz
keep_terminals_check_duplicates 5 nz
purpose_number_aware_check_duplicates 5 nz
report_variable_row_utilization 5 nz
sms_allow_sub_server_shadow_server_architecture 5 nz
sms_allow_sub_server_sub_server_architecture 5 nz
sms_dwsms_buf_mux_inst_pattern 5 nz
sms_skip_release_compatibility_checks 5 nz
pit_u 5 nz
all_dft_protocol 5 nz
test_core_wrap_check_non_scan_for_wrapper_analysis 5 nz
mv_violation_debug_report 5 nz
m_l_tiau 5 nz
test_icg_n_ref_for_dft 5 nz
exclusive_use_layers 5 nz
memory_reduction 5 nz
rde_effort_level 5 nz
in_design 5 nz
vr_pattern_must_join_over_pin_layer 5 nz
t_nlftaa 5 nz
create_soft_rule_shield 5 nz
io_priority 5 nz
node_specific_ppa 5 nz
logical_full_name 5 nz
command_form_close_dialog_after_run_or_script 5 nz
command_form_log_options_with_default_values 5 nz
command_form_show_result_dialog_after_run 5 nz
filter_default_condition 5 nz
follow_mouse_mode 5 nz
hi_niu 5 nz
graphics_system 5 nz
name_based_hier_delimiter 5 nz
num_3dic_layers 5 nz
persistent_ruler 5 nz
selection_undo 5 nz
v_in 5 nz
enable_ff_sync_set_reset 5 nz
enable_ff_sync_set_reset_all_except 5 nz
ibuni_ubtat 5 nz
designname_parm1 5 nz
parm_1 5 nz
designname_parm 5 nz
designname_parm1_parm2_parm3 5 nz
my_and 5 nz
design_hierarchy 5 nz
design_hierarchy_filename 5 nz
module_param_id_length_threshold 5 nz
vcs_filename 5 nz
enable_persistent_sv_interfaces 5 nz
package_identifier 5 nz
persistent_sv_interfaces_filename 5 nz
i_niitdtop 5 nz
inent_nileu 5 nz
first_logical_lib_name 5 nz
error_on_net_port_width_mismatch 5 nz
user_units_from_first_library 5 nz
buffer_top_level_constant_port_nets 5 nz
rtl_banking_concatenate_single_bit_names 5 nz
enable_iso_cell_bias_rail_order_check 5 nz
allow_ls_on_dont_touch_networks 5 nz
iso_control_inv_prefix 5 nz
hierarchical_name_conversions 5 nz
u_utuban 5 nz
enable_flow_rebuffering 5 nz
refine_opto 5 nz
filter_physical_only_lib_cells 5 nz
prf_based_initialize_floorplan 5 nz
derive_multiple_site_rows 5 nz
enable_seq_sizing_in_ldrc 5 nz
enable_seq_sizing_in_ldrc_with_max_cap_focus 5 nz
voltage_range_match 5 nz
cluster_angle 5 nz
composite_fanout_number 5 nz
eiiuui_ni 5 nz
report_routing 5 nz
dt_tdniu 5 nz
backside_prerouted_net_check_exclude_lib_cells 5 nz
disable_ignore_unextended_access_shape 5 nz
pin_color_alignment_check 5 nz
nietn_nd 5 nz
enable_multi_cell_check_on_libcell 5 nz
dcap_hvt 5 nz
dcap_lvt 5 nz
dcap_rvt 5 nz
ndr_backside_pin_check_exclude_libpins 5 nz
cts_icg_resynthesis 5 nz
i_niaiudnd 5 nz
via_variation 5 nz
special_block 5 nz
user_buffer 5 nz
dnit_top 5 nz
skip_balance_tree 5 nz
input_pin_probability_scaling 5 nz
saif_glitch_handling 5 nz
timer_implied_lower_than_propagated 5 nz
enable_scheduler_window 5 nz
gpd_dir 5 nz
liberty_file_names 5 nz
sta_file_options 5 nz
front_path 5 nz
root_instance 5 nz
select_range 5 nz
clock_net_max_layer_mode 5 nz
clock_net_min_layer_mode 5 nz
clock_net_min_max_layer_distance_threshold 5 nz
stay_inside 5 nz
rail_only 5 nz
min_max_layer_effort_level 5 nz
enable_ldrc_driver_side_buffer_filters 5 nz
enable_multi_vector_ccd_pba_tns 5 nz
enable_multi_vector_ccd_pba_wns 5 nz
enable_dtdp 5 nz
placement_congestion_effort 5 nz
skip_stages 5 nz
enable_cts 5 nz
fully_abutted_style_floorplan 5 nz
run_floorplan_mode_global_route 5 nz
change_selection_no_core 5 nz
change_selection_too_many_objects 5 nz
sh_allow_tcl_with_set_app_var_no_message_list 5 nz
sh_disabled_is_error 5 nz
print_proc_new_vars 5 nz
muxlan_na 5 nz
dtuei_nind 5 nz
pre_eco_drc 5 nz
color_macro_poins 5 nz
advanced_multi_input_switching_tied_input_mode 5 nz
ldit_n 5 nz
crpr_different_transition_derate 5 nz
sia_nn 5 nz
ineio_nipno 5 nz
enable_cumulative_incremental_derate 5 nz
enable_low_accuracy_reports 5 nz
max_uncompressed_net_drivers 5 nz
inent_top 5 nz
multi_input_switching_precedence 5 nz
pocvm_enable_extended_moments 5 nz
uiit_uau 5 nz
uieht_nd 5 nz
si_ignore_input_data_arrival 5 nz
register_replication_max_fanout_constraint_mode 5 nz
create_secondary_pg_placement_constraint 5 nz
dc_compatible_flatten_multidimensional_bus 5 nz
auto_generate_partial_blockage_horizontal_channel_width 5 nz
auto_generate_partial_blockage_vertical_channel_width 5 nz
extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name 5 nz
save_checkpoint 5 nz
save_upf_options 5 nz
set_clock_tree_balance_point 5 nz
shrink_performance_vl 5 nz
write_verilog_options 5 nz
get_voltage_area 5 nz
block_attributes 5 nz
hpc_core 5 nz
max_capacitance_constraint 5 nz
max_transition_constraint 5 nz
mb_pin_map 5 nz
min_capacitance_constraint 5 nz
outer_keepout_margin_assembly_die 5 nz
outer_keepout_margin_seal_ring 5 nz
central_object 5 nz
all_pin_constraints 5 nz
capture_delay 5 nz
launch_delay 5 nz
fixed_delay 5 nz
pattern_anchor 5 nz
u_ldnf 5 nz
busplan_trace_through 5 nz
is_flipped 5 nz
ref_lib_name 5 nz
spfm_loss 5 nz
clock_path_attributes 5 nz
constraint_group 5 nz
max_gradient_density 5 nz
design_attributes 5 nz
dff_connection_object_attributes 5 nz
checker_version 5 nz
ems_group 5 nz
register_mapping 5 nz
allow_duplicate_name 5 nz
client_data 5 nz
capacitance_unit 5 nz
is_decap_cell 5 nz
via_ladder_pin_order 5 nz
allow_diode_insertion 5 nz
antenna_side_area 5 nz
clamp_0_function 5 nz
diff_area 5 nz
gate_diffusion_length 5 nz
is_fall_edge_triggered_clock_pin 5 nz
is_fall_edge_triggered_data_pin 5 nz
n_gate_area 5 nz
n_gate_diffusion_length 5 nz
open_drain_function 5 nz
p_gate_area 5 nz
p_gate_diffusion_length 5 nz
related_ground_pin_name 5 nz
three_state_function 5 nz
is_user_disabled 5 nz
preset_low 5 nz
enable_low 5 nz
net_attributes 5 nz
forbidden_preroute_access_layers 5 nz
route_length 5 nz
delay_derate 5 nz
outline_attributes 5 nz
arrival_window 5 nz
max_rise_local_slack 5 nz
pa_pin_voltage 5 nz
upf_receiver_supply 5 nz
feedthrough_only 5 nz
is_pin_protect 5 nz
die_side 5 nz
is_forbid_metal_fill_only 5 nz
routing_corridor_attributes 5 nz
routing_corridor_shape_attributes 5 nz
number_of_points 5 nz
glitch_power_local 5 nz
internal_power_local 5 nz
leakage_power_local 5 nz
metrics_drc_estimate_local 5 nz
metrics_tim_max_logic_levels_viol_local 5 nz
metrics_tim_optimization_effort_local 5 nz
switching_power_local 5 nz
total_power_local 5 nz
access_direction 5 nz
end_extension 5 nz
is_parallel_wire 5 nz
base_end_extension 5 nz
base_width 5 nz
index_mask_constraint 5 nz
max_ratio 5 nz
max_util 5 nz
min_util 5 nz
neighbor_channels 5 nz
target_ratio 5 nz
target_util 5 nz
inner_margin 5 nz
site_orientation 5 nz
floating_elements 5 nz
reference_only 5 nz
power_unit 5 nz
unit_length 5 nz
timing_path_attributes 5 nz
capture_clock_paths 5 nz
launch_clock_paths 5 nz
variation_arrival 5 nz
timing_point_attributes 5 nz
rise_fall 5 nz
source_type 5 nz
stub_alignment_type 5 nz
excluded_bump_in_box 5 nz
float_bump 5 nz
middle_turn_offset 5 nz
midtrack_lengths 5 nz
boundary_stub_gaps_high 5 nz
boundary_stub_gaps_low 5 nz
boundary_stub_gaps_middle 5 nz
bump_index_pair 5 nz
rdl_via_offset 5 nz
target_die 5 nz
area_ratio 5 nz
probe_bumps 5 nz
dummy_bumps 5 nz
connected_bump 5 nz
warning_pins 5 nz
block_mode 5 nz
track_script 5 nz
hdlin_autoread_verilog_extensions 5 nz
set_compile_partitions 5 nz
common_object_mapping 5 nz
boundary_leakage_info_files 5 nz
snap_to_fin_grid 5 nz
prf_0001 5 nz
enable_rule 5 nz
clk_0024 5 nz
clk_scan 5 nz
command_group 5 nz
rel_clk 5 nz
port_clk1 5 nz
remove_path_group 5 nz
target_library_subset 5 nz
subset_names 5 nz
define_auxiliary_layer 5 nz
voltage_maps 5 nz
set_equal 5 nz
set_opposite 5 nz
reoptimize_design 5 nz
cerberus_home 5 nz
screen_output 5 nz
des_0003 5 nz
associated_internal_clocks 5 nz
ieee_1838_dwr 5 nz
streaming_compression 5 nz
set_logicbist_configuration 5 nz
set_dft_access_configuration 5 nz
shift_power_disable 5 nz
i_rd 5 nz
clock_inv_ref_name 5 nz
timing_scenario 5 nz
max_test_points 5 nz
target_test_coverage 5 nz
only_from_file 5 nz
disallowed_clock_signals 5 nz
bit_len 5 nz
check_dft 5 nz
pipeline_scan_data 5 nz
hierarchical_pin 5 nz
scan_toggle 5 nz
safety_core 5 nz
functional_user_endpoint_list 5 nz
excluded_user_endpoint_list 5 nz
dedicated_chains_for 5 nz
wrp_cell_clk_ctrl 5 nz
core_cell_clk_ctrl 5 nz
test_wrap_check_non_scan_for_wrapper_analysis 5 nz
o_so 5 nz
i_so2 5 nz
dd_a 5 nz
create_ip_lib 5 nz
report_dft_schema 5 nz
control_01 5 nz
ip_assembly 5 nz
cc_si 5 nz
start_end_cell 5 nz
change_rule 5 nz
copy_busplan 5 nz
bump_assignment_only 5 nz
hybrid_site_def 5 nz
hybrid_site_defs 5 nz
last_row_site_fef_index 5 nz
use_existing_placement 5 nz
set_macro_options 5 nz
propagate_pin_mask_constraint 5 nz
exclude_unplaced_objects 5 nz
read_topology_project 5 nz
white_space_density 5 nz
edge_zone_width 5 nz
outer_zone_width 5 nz
gradient_tolerance 5 nz
reuse_processes 5 nz
round_pos_int 5 nz
library_version 5 nz
pack_top 5 nz
pack_right 5 nz
unit_width 5 nz
allowable_site_rows 5 nz
ec_mode 5 nz
last_state 5 nz
hdlin_mux_size_limit 5 nz
one_cold 5 nz
my_bus 5 nz
parameter_type 5 nz
netlist_inductance 5 nz
thickness_vs_density 5 nz
etch_vs_contact_and_gate_spacings 5 nz
etch_vs_width_and_length 5 nz
via_to 5 nz
via_from 5 nz
netlist_smc_formular 5 nz
netlist_print_cc_twice 5 nz
mos_gate_delta_resistance 5 nz
netlist_remove_loops 5 nz
oa_lib_name 5 nz
rcapi_library_name 5 nz
hold_clk_rise 5 nz
duplicate_registers 5 nz
save_fusion_lib 5 nz
no_boundary_optimization 5 nz
keepout_spacing_for_non_pin_shapes 5 nz
plan_grouping_size 5 nz
replace_layer 5 nz
side_tangent 5 nz
input_grd_file 5 nz
input_itf 5 nz
polynomial_based_thickness_variation 5 nz
add_10 5 nz
add_11 5 nz
data_signal 5 nz
my_ring_sib_03 5 nz
max_input_delta_underdrive_high 5 nz
any_rotation 5 nz
my_b 5 nz
default_wire_load 5 nz
ripped_pin 5 nz
fall_delay_intercept 5 nz
ann_num_pages 5 nz
lsi_rounding_cutoff 5 nz
edif_view_name 5 nz
scaling_factors 5 nz
cmos_out 5 nz
your_area 5 nz
removal_falling 5 nz
power_lut_template 5 nz
fpga_complex_degenerate 5 nz
non_seq_setup_falling 5 nz
a_cell 5 nz
iv_output_voltage 5 nz
steady_state_current_tristate 5 nz
ocv_derate_factors 5 nz
mode_defintion 5 nz
is_pass_gate 5 nz
max_input_noise_width 5 nz
output_signal_level_low 5 nz
rise_capacitance_range 5 nz
power_pin 5 nz
output_current_template 5 nz
receiver_capacitance2_rise 5 nz
receiver_capacitance2_fall 5 nz
propagated_noise_height_below_low 5 nz
wave_rise_timing_interval 5 nz
test_3 5 nz
cell_based_variation 5 nz
va_tb2invxc_rise_1 5 nz
mw_library_name 5 nz
bc_id1 5 nz
end_current 5 nz
hl_lh 5 nz
ccsn_ov 5 nz
routing_grid 5 nz
placement_rule 5 nz
contact_spacing 5 nz
default_routing_wire_model 5 nz
enclosed_via_min_edge_length 5 nz
min_edge_length 5 nz
tap_cell_properties 5 nz
coverage_distance 5 nz
reserved_width_flags 5 nz
grid_low_offsets 5 nz
first_row_orientation 5 nz
cell_group 5 nz
parameter_value_delta 5 nz
sens_cell_rise 5 nz
sens_rise_transition 5 nz
executable_os_variable 5 nz
unbound_oper_pin 5 nz
synopsys_syn_root 5 nz
stop_layer 5 nz
isolation_cells 5 nz
retention_registers 5 nz
rebuild_lib 5 nz
use_parasitic_tech_lib 5 nz
exclude_voltage_names 5 nz
sensitivity_lib_vs_ctpm 5 nz
signal_types 5 nz
power_ground 5 nz
max_horizontal_abutment_layer_width_ignored_condition 5 nz
cost_check 5 nz
is_userdef_attr 5 nz
dual_power 5 nz
fine_grained_lib_pins 5 nz
upf_async_clamp_value 5 nz
upf_generic_async_load 5 nz
map_isolation_cells 5 nz
suggest_domain_based 5 nz
fix_mv_desing 5 nz
hier_boundary 5 nz
bus_name 5 nz
create_pins 5 nz
one_of 5 nz
lib_package 5 nz
less_or_equal 5 nz
greater_or_equal 5 nz
is_locked 5 nz
add_floating_elements 5 nz
create_foreach_statement 5 nz
create_parameter_statement 5 nz
rde_via_model 5 nz
starrc_centric 5 nz
set_route_opt_targeted_endpoints 5 nz
check_placement_constraints 5 nz
read_power_file 5 nz
sh_message_limit 5 nz
differential_groups 5 nz
set_rtl_power_analysis_options 5 nz
set_slm_configuration 5 nz
pmm_test 5 nz
o_si 5 nz
milkyway_expand_hierarchical_cells 5 nz
icv_schematic_netlist 5 nz
substrate_extraction 5 nz
ranxt_boundary_condition 5 nz
ranxt_boundary_box 5 nz
netlist_ground_node_name 5 nz
print_silicon_info 5 nz
enhanced_process_variation_handling 5 nz
conly_nets 5 nz
fixed_density_value 5 nz
retain_gate_contact_coupling 5 nz
netlist_mincap_threshold 5 nz
netlist_select_nets 5 nz
keep_via_nodes 5 nz
netlist_minres_handling 5 nz
minres_threshold_grd_file 5 nz
netlist_mmc_formula 5 nz
lpe_devices 5 nz
netlist_remove_isolated_ports 5 nz
metal_fill_gds_file_net_name 5 nz
metal_fill_oasis_file_net_name 5 nz
metal_fill_gds_offset 5 nz
metal_fill_oasis_offset 5 nz
probe_text_file 5 nz
star_directory 5 nz
agf_netlist 5 nz
calibre_query_file 5 nz
calibre_agf_cell_extents_file 5 nz
fs_scale 5 nz
wide_device_term_resistance 5 nz
lower_full_coverage_parameter 5 nz
upper_full_coverage_parameter 5 nz
upper_semi_coverage_parameter 5 nz
via_array_bbox 5 nz
is_gate 5 nz
map_layer 5 nz
translate_def_blockage_type 5 nz
gds_layer_map_file 5 nz
memory_array_comparison 5 nz
debug_non_color_polygon 5 nz
mos_gate_delta_resistance_layers 5 nz
additional_layer_generation_file 5 nz
enable_ipv6 5 nz
gpd_in_ndm 5 nz
adjust_rpv_by_via_count 5 nz
input_names_escape_removal 5 nz
scale_rc_on_iso_impacted_polygons_only 5 nz
ignore_blocks 5 nz
set_logic_one 5 nz
cell_or_design_list 5 nz
set_test_isolate 5 nz
set_scan_transparent 5 nz
clean_buffer_tree 5 nz
set_wire_load_selection_group 5 nz
rise_delay 5 nz
set_iddq_invalid_state 5 nz
cell_of 5 nz
delete_all 5 nz
set_cell_internal_power 5 nz
save_mw_cel 5 nz
min_delta_delay 5 nz
remove_scenario 5 nz
ocvm_type 5 nz
macro_only 5 nz
mw_ref_lib 5 nz
mw_oc_type 5 nz
db_load_ccs_data 5 nz
partial_scan 5 nz
core_scan_chain_name 5 nz
input_or_output_port_name 5 nz
tristate_or_bidirectional_port_name 5 nz
reg_enable 5 nz
no_internal_scan 5 nz
set_jtag_part_number 5 nz
test_default_bidir_delay 5 nz
leaf_cell 5 nz
remove_pin_map 5 nz
tristate_output 5 nz
access_list 5 nz
create_bsd 5 nz
set_autofix_element 5 nz
input_inverted 5 nz
output_inverted 5 nz
mode_decoding_style 5 nz
set_core_wrapper_cell 5 nz
set_scan_bidi 5 nz
hdlin_enable_rtldrc_info 5 nz
reset_wrapper_configuration 5 nz
create_command 5 nz
default_retention 5 nz
ack_port 5 nz
function_only 5 nz
my_handle 5 nz
ls_stg 5 nz
default_pst 5 nz
retention_supply 5 nz
golden_upf_files 5 nz
unconnected_drive 5 nz
myrec_type 5 nz
a_in 5 nz
nonfixed_route 5 nz
split_net 5 nz
add_array_to_macro_group 5 nz
add_lib_cells_to_family 5 nz
add_powertap_shield_association 5 nz
all_dft_partitions 5 nz
assign_bump_objects 5 nz
assign_redundant_bumps 5 nz
attach_topology_nodes 5 nz
change_pin_arrangement 5 nz
check_advanced_boundary_cells 5 nz
check_bump_spacing 5 nz
check_pre_pin_placement 5 nz
check_variants 5 nz
close_fusion_thermal_result 5 nz
commit_pseudo_tsvs 5 nz
compare_design_io 5 nz
compute_infeasible_path_overrides 5 nz
connect_topology_nodes 5 nz
convert_bump_region_to_freeform 5 nz
convert_vias_to_via_matrix 5 nz
copy_relative_placement 5 nz
create_bundles_from_patterns 5 nz
create_comments 5 nz
create_icovl_cells 5 nz
create_io_corner_cell 5 nz
create_pseudo_bumps_from_bumps 5 nz
create_pseudo_tsv 5 nz
create_rdl_routing_guides 5 nz
create_safety_control_group 5 nz
create_safety_peer_pin_group 5 nz
create_targeted_boundary_cells 5 nz
create_topology_connections 5 nz
define_antenna_area_rule 5 nz
define_antenna_layer_ratio_scale 5 nz
derive_preferred_macro_locations 5 nz
explore_macro_placement 5 nz
generate_net_pattern 5 nz
generate_pg_script 5 nz
generate_rm 5 nz
get_block_objects 5 nz
get_cells_of_scan_chain 5 nz
get_clock_toggle_rate 5 nz
get_domain_elements 5 nz
get_new_lib_cell_function_string 5 nz
get_num_scan_chains 5 nz
get_object_by_id 5 nz
get_object_occurrences 5 nz
get_related_supply_set 5 nz
get_routes_between_objects 5 nz
get_total_flop_count 5 nz
get_upf_design_attribute 5 nz
gui_add_missing_vias 5 nz
gui_check_drc_errors 5 nz
gui_define_charts_proc 5 nz
gui_edit_vmbucket_contents 5 nz
gui_fill_utable 5 nz
gui_get_mouse_tool_option 5 nz
gui_get_performance_log_option 5 nz
gui_get_task_page 5 nz
gui_get_window_presets 5 nz
gui_hide_palette 5 nz
gui_hide_window_toolbar 5 nz
gui_highlight_nets_of_selected 5 nz
gui_load_cell_displacement_vm 5 nz
gui_load_cell_slack_vm 5 nz
gui_load_power_density_mm 5 nz
gui_query_objects 5 nz
gui_remove_all_rulers 5 nz
gui_remove_user_map 5 nz
gui_schematic_add_logic 5 nz
gui_schematic_remove_logic 5 nz
gui_select_anchor_objects_of_selected 5 nz
gui_select_anchors_of_selected 5 nz
gui_select_annotation_points_of_selected 5 nz
gui_select_annotation_shapes_of_selected 5 nz
gui_select_block_pin_constraints_of_selected 5 nz
gui_select_bounds_of_selected 5 nz
gui_select_bump_patterns_of_selected 5 nz
gui_select_bump_regions_of_selected 5 nz
gui_select_bundles_of_selected 5 nz
gui_select_cell_buses_of_selected 5 nz
gui_select_cells_of_selected 5 nz
gui_select_connected_rdl_net_shapes 5 nz
gui_select_connected_topology_of_selected 5 nz
gui_select_constraint_groups_of_selected 5 nz
gui_select_dependent_objects_of_selected 5 nz
gui_select_failsafe_fsm_groups_of_selected 5 nz
gui_select_failsafe_fsm_rules_of_selected 5 nz
gui_select_flops_of_selected 5 nz
gui_select_keepout_margins_of_selected 5 nz
gui_select_macros_of_selected 5 nz
gui_select_manufacturing_shapes_of_selected 5 nz
gui_select_matching_types_of_selected 5 nz
gui_select_modules_of_selected 5 nz
gui_select_net_buses_of_selected 5 nz
gui_select_net_routing_of_selected 5 nz
gui_select_net_shapes_of_selected 5 nz
gui_select_net_vias_of_selected 5 nz
gui_select_objects_of_selected_edit_group 5 nz
gui_select_pin_buses_of_selected 5 nz
gui_select_pin_constraints_of_selected 5 nz
gui_select_placement_attraction_of_selected 5 nz
gui_select_port_buses_of_selected 5 nz
gui_select_ports_of_selected_power_supply_nets 5 nz
gui_select_power_domains_of_selected 5 nz
gui_select_primary_power_supply_nets_of_selected 5 nz
gui_select_pseudo_bumps_column_of_selected 5 nz
gui_select_pseudo_bumps_of_selected 5 nz
gui_select_pseudo_bumps_row_of_selected 5 nz
gui_select_pseudo_tsvs_column_of_selected 5 nz
gui_select_pseudo_tsvs_row_of_selected 5 nz
gui_select_repeater_cells_of_selected 5 nz
gui_select_routing_corridors_of_selected 5 nz
gui_select_rp_blockages_of_selected 5 nz
gui_select_rp_groups_of_selected 5 nz
gui_select_rtl_statements_of_selected 5 nz
gui_select_safety_core_groups_of_selected 5 nz
gui_select_safety_core_rules_of_selected 5 nz
gui_select_safety_register_groups_of_selected 5 nz
gui_select_safety_register_rules_of_selected 5 nz
gui_select_sequential_cells_of_selected 5 nz
gui_select_shapes_of_selected 5 nz
gui_select_site_arrays_of_selected 5 nz
gui_select_site_rows_of_selected 5 nz
gui_select_supernets_of_selected 5 nz
gui_select_tap_cells_of_selected 5 nz
gui_select_terminals_of_selected 5 nz
gui_select_tracks_of_selected 5 nz
gui_select_via_ladders_of_selected 5 nz
gui_select_vmbucket 5 nz
gui_select_voltage_areas_of_selected 5 nz
gui_select_voting_logics_of_selected 5 nz
gui_set_charts_data 5 nz
gui_set_layout_layer_visibility 5 nz
gui_set_mouse_tool_option 5 nz
gui_set_region 5 nz
gui_set_window_preset 5 nz
gui_show_rtl_source_file_line 5 nz
gui_show_source_file 5 nz
gui_trim_dangling_wires 5 nz
gui_write_annotations 5 nz
gui_write_hierarchy_colors 5 nz
gui_zoom_to_selected_errors 5 nz
insert_safety_core_boundary_protection 5 nz
insert_topology_repeater_connections 5 nz
list_dont_touch_types 5 nz
list_size_only_types 5 nz
load_metal_pattern_density 5 nz
move_block_origin 5 nz
pack_macro_group 5 nz
read_thermal_info 5 nz
refresh_performance_via_ladder_constraints 5 nz
remove_bond_pad_defs 5 nz
remove_comments 5 nz
remove_duplicate_timing_contexts 5 nz
remove_layer_map_file 5 nz
remove_lib_cells_from_family 5 nz
remove_manufacturing_shapes 5 nz
remove_max_lvth_percentages 5 nz
remove_ml_db_record 5 nz
remove_post_route_filler 5 nz
remove_power_profiles 5 nz
remove_pseudo_bumps 5 nz
remove_pseudo_tsvs 5 nz
remove_purposes 5 nz
remove_safety_core_rules 5 nz
remove_safety_peer_pin_groups 5 nz
remove_topology_routing 5 nz
remove_via_regions 5 nz
rename_module 5 nz
report_auto_partition_constraints 5 nz
report_autoungroup_options 5 nz
report_cell_em_profiles 5 nz
report_corners 5 nz
report_dft_clock_gating_configuration 5 nz
report_dft_isolation 5 nz
report_dft_signal 5 nz
report_lc_status 5 nz
report_lib_timing_arcs 5 nz
report_manufacturing_shapes 5 nz
report_mim_capacitor 5 nz
report_pipeline_scan_data_configuration 5 nz
report_removed_size_only_cells 5 nz
report_serialize_configuration 5 nz
report_si_calculation 5 nz
report_syncff_libcells 5 nz
report_synlib_history 5 nz
report_threshold_voltage_group 5 nz
report_tool_options 5 nz
report_via_matrixes 5 nz
reset_dft_insertion_configuration 5 nz
reset_pipeline_scan_data_configuration 5 nz
reset_pvt 5 nz
rotate_block_contents 5 nz
route_eco_after_gre 5 nz
run_vclp_cmd 5 nz
save_secondary_pg_placement_constraints 5 nz
segmentize_topology_edge 5 nz
set_congestion_optimization 5 nz
set_datapath_rounding 5 nz
set_etm_link_mode 5 nz
set_floorplan_composite_spacing_rules 5 nz
set_floorplan_rule_description 5 nz
set_interfaces 5 nz
set_layer_map_file 5 nz
set_metal_area 5 nz
set_non_physical_mode 5 nz
set_pg_routing_mode 5 nz
set_pseudo_bump_objects 5 nz
set_stdcell_filler_rules 5 nz
set_vclp_options 5 nz
shape_blocks_ml 5 nz
shell_is_in_cv_mode 5 nz
split_macro_group 5 nz
swap_objects 5 nz
uniquify_topology_plans 5 nz
vclp_zoom_highlight 5 nz
write_drc_error_waivers 5 nz
write_ems_rules 5 nz
write_routing_constraints 5 nz
write_svsim 5 nz
write_topology_constraints 5 nz
write_waiver_containers 5 nz
length_ratio 5 nz
x_coordinate 5 nz
y_coordinate 5 nz
cutline_list 5 nz
snap_pattern 5 nz
exclude_pin_port 5 nz
list_of_macro_cells 5 nz
align_type 5 nz
abutment_threshold 5 nz
data_pins 5 nz
clock_pins 5 nz
drc_nets 5 nz
rpt_max 5 nz
num_drcs 5 nz
pad_references 5 nz
report_eco_options 5 nz
model_a 5 nz
symbols_only 5 nz
terminal_list 5 nz
supply_set_ref 5 nz
generate_solutions 5 nz
tcl_code 5 nz
gui_cleanup 5 nz
use_default_panel 5 nz
include_sub_blocks 5 nz
remove_irregular_net_bus 5 nz
check_internal_net_name 5 nz
check_bus_indexing 5 nz
physical_contact 5 nz
die_list 5 nz
am_l 5 nz
cts_qor 5 nz
rect_18_2505 5 nz
rect_18_2506 5 nz
polygon_18_2507 5 nz
rect_28_1739 5 nz
rect_28_1742 5 nz
rect_28_1743 5 nz
close_to_edge 5 nz
power_constraints 5 nz
dft_signals 5 nz
clamp_value_list 5 nz
output_wrp_shift 5 nz
exclude_types 5 nz
swapped_connections 5 nz
macro_pin 5 nz
path_detour 5 nz
window_length 5 nz
minimum_slack 5 nz
maximum_slack 5 nz
snps_tcl 5 nz
rect_pattern_31_0 5 nz
reduced_effort 5 nz
multiple_clock 5 nz
ss_ff 5 nz
no_braces 5 nz
obj_spec_list 5 nz
opcond_name_string 5 nz
ppvt_label_string 5 nz
slew_point 5 nz
load_point 5 nz
on_status 5 nz
voltage_level 5 nz
target_boundary 5 nz
include_blocks 5 nz
depth_row 5 nz
via_matrix_1 5 nz
to_cells 5 nz
bump_cluster_list 5 nz
reference_object_name 5 nz
text_string 5 nz
i_pci_core 5 nz
dist_layer 5 nz
bump_lib_cell 5 nz
required_objects 5 nz
slew_points 5 nz
list_members 5 nz
literal_text 5 nz
layer_distance_list 5 nz
layer_width_list 5 nz
layer_mode_list 5 nz
source_drain_annotation 5 nz
return_type 5 nz
drive_strength 5 nz
any_member_removed 5 nz
bump_instance_name 5 nz
io_guide_top 5 nz
io_guide3 5 nz
padding_size 5 nz
list_of_numbers 5 nz
by_hierarchy 5 nz
material_name 5 nz
mat_2 5 nz
mah_0 5 nz
exclude_overlap_net_type 5 nz
all_slot 5 nz
non_exclusive 5 nz
route_pins_on_layer 5 nz
sub_net_list 5 nz
between_parallel 5 nz
pin_filter_spec 5 nz
remove_notch 5 nz
edge_id 5 nz
side_width 5 nz
insert_channel_straps 5 nz
honor_max_stdcell_strap_distance 5 nz
channel_between_objects 5 nz
from_shapes 5 nz
shape_collection 5 nz
to_shapes 5 nz
outermost_ring 5 nz
pad_ring 5 nz
macro_pins 5 nz
distance_pair 5 nz
pb_1 5 nz
pg_strategy_spec 5 nz
step_lengths 5 nz
list_of_distance 5 nz
step_depths 5 nz
c_dist 5 nz
shield_routing_tie 5 nz
forbid_metal_fill_only 5 nz
design_boundary_blockage 5 nz
pin_access 5 nz
standard_cell_region 5 nz
corr_blk 5 nz
power_factor 5 nz
left_min 5 nz
left_max 5 nz
bottom_min 5 nz
right_min 5 nz
top_max 5 nz
left_column 5 nz
right_column 5 nz
port_or_pin 5 nz
multiple_tap_cells 5 nz
tap_1 5 nz
nets_to_exclude_from_routing 5 nz
start_offset_range 5 nz
end_offset_range 5 nz
float_single_or_pair 5 nz
site_def_and_offsets 5 nz
row_end_grid_high_steps 5 nz
routing_guide_width 5 nz
routing_guide_offset 5 nz
track_step 5 nz
my_marker 5 nz
hard_blockages 5 nz
rule_2 5 nz
via_ladder_1 5 nz
base_pattern 5 nz
upper_layer_uses_auto_generated_tracks_table 5 nz
snps_vc_2 5 nz
snps_tclpro_home 5 nz
cut_to_metal_for_accumulation_area 5 nz
metal_to_cut_for_accumulation_area 5 nz
invs_1 5 nz
remove_chars 5 nz
reserved_words 5 nz
flatten_multi_dimension_sv_types 5 nz
value_help 5 nz
wc_v0p99_t0 5 nz
wc_v0p99_t 5 nz
wc_v0p81_t 5 nz
update_color_mask 5 nz
boundary_cells 5 nz
layer_spacing_pair 5 nz
x_spacing_value 5 nz
ext_value 5 nz
top_26795 5 nz
copy_value 5 nz
golden_library 5 nz
rtl_mode 5 nz
training_features 5 nz
topology_edge2 5 nz
list_svf 5 nz
file_or_dir_name 5 nz
driver_list 5 nz
dual_rail_buf 5 nz
single_rail_buf 5 nz
parameter_file 5 nz
itr_var 5 nz
special_pattern_command 5 nz
max_cut_rows 5 nz
xml_file_name 5 nz
user_value 5 nz
mpu_0_0 5 nz
mpu_0_1 5 nz
mpu_1_0 5 nz
segments_or_pin_data 5 nz
groups_from 5 nz
extended_attribute_expression 5 nz
value_for_undefined_attributes 5 nz
depth_min 5 nz
return_classes 5 nz
value_info 5 nz
is_list 5 nz
block_1 5 nz
test_si 5 nz
edit_group_3 5 nz
ems_db_0 5 nz
fill_inst_0 5 nz
my_group 5 nz
my_inv_svt 5 nz
my_inv_lvt 5 nz
port_name_case_orca_invbd2 5 nz
get_attr 5 nz
ob_4683 5 nz
gate_data1 5 nz
rg_0 5 nz
corner_s1_min 5 nz
corner_s5_min 5 nz
corner_s7_min 5 nz
target_selection_bus 5 nz
slct_targets_operation 5 nz
more_than 5 nz
first_row 5 nz
rise_toggle_rate 5 nz
fall_toggle_rate 5 nz
end_detailed 5 nz
tpf_constraint_0 5 nz
time_threshold 5 nz
column_value_map 5 nz
rule_types 5 nz
enable_my_item 5 nz
icon_file 5 nz
my_toolbar 5 nz
threshold_ratio 5 nz
auto_cycle_color 5 nz
path_number 5 nz
attrib_name 5 nz
meta_data 5 nz
end_meta_data 5 nz
menu_name 5 nz
snap_type 5 nz
col_type 5 nz
original_list 5 nz
strict_check 5 nz
stop_by_sequential_cells 5 nz
logical_levels 5 nz
filler_map_strategy 5 nz
retention_1 5 nz
cell_log_file 5 nz
move_element 5 nz
height_scaling_factor 5 nz
width_scaling_factor 5 nz
floorplan_file 5 nz
create_pg_feedthrough 5 nz
transition_degradation 5 nz
slew_degradation 5 nz
from_ml_db 5 nz
xecutng_instrn 5 nz
exclude_sdpd 5 nz
pattern_exec_name 5 nz
hierarchy_depth 5 nz
alignment_marker_rule_list 5 nz
nochange_high 5 nz
test_attachment 5 nz
def_list 5 nz
cell_bus_list 5 nz
action_names 5 nz
max_incr_repeater_levels 5 nz
clock_object 5 nz
density_rules 5 nz
design_rule_list 5 nz
fill_cell_list 5 nz
port_collection 5 nz
phys_cstr_list 5 nz
syn_cd 5 nz
pr_rule_list 5 nz
rc_1 5 nz
safety_core_rule_list 5 nz
orientation_type 5 nz
left_replacement_cell 5 nz
activity_type_list 5 nz
row_count 5 nz
abutted_design 5 nz
enable_auto_mim_detection 5 nz
fanin_pin 5 nz
max_depth 5 nz
cell_mode 5 nz
load_cap 5 nz
default_clk2 5 nz
block_instances 5 nz
crp_rise 5 nz
crp_fall 5 nz
arc_list 5 nz
target_power_domain 5 nz
ref_strategy 5 nz
min_estimated_displacement 5 nz
min_estimated_routing_length_ratio 5 nz
implant_width 5 nz
diffusion_width_height 5 nz
audio_sclk_in 5 nz
hdl_libraries 5 nz
empower_shell 5 nz
include_db_mapping 5 nz
my_lib_fast 5 nz
pd_ls_strategy_2 5 nz
sdram_clk 5 nz
high_fanout 5 nz
report_parallel_work 5 nz
rpt_dir 5 nz
s_mesh1 5 nz
power_derate 5 nz
dp_op_16_1311_65259_j1 5 nz
safety_core_rules 5 nz
failsafe_fsm_rules 5 nz
safety_error_code_rules 5 nz
chain_names 5 nz
clock_stats 5 nz
dftc_4 5 nz
changed_name 5 nz
to_ml_db 5 nz
rnd_coeff 5 nz
pos_attribute_value 5 nz
drive_type_name 5 nz
load_type_name 5 nz
safe_state 5 nz
hookup_pin_name 5 nz
runtime_units 5 nz
cg_fanout_list 5 nz
latch_negedge_precontrol 5 nz
remove_constant_register 5 nz
booth_cell 5 nz
mult_sign_mag 5 nz
tp_opt_tree 5 nz
tp_oper_sel 5 nz
inv_out_adder_cell 5 nz
inv_sum_adder_cell 5 nz
optimize_for 5 nz
dft_shell 5 nz
pll_clk 5 nz
dont_connect_cgs_of 5 nz
set_rules 5 nz
pipeline_scan_enable 5 nz
a_vss 5 nz
mv_allow_logical_feedthrough 5 nz
late_ccap_scale 5 nz
early_ccap_scale 5 nz
late_vr_horizontal_cap_scale 5 nz
early_vr_horizontal_cap_scale 5 nz
late_vr_vertical_cap_scale 5 nz
early_vr_vertical_cap_scale 5 nz
late_vr_horizontal_res_scale 5 nz
early_vr_horizontal_res_scale 5 nz
late_vr_vertical_res_scale 5 nz
early_vr_vertical_res_scale 5 nz
late_vr_via_res_scale 5 nz
early_vr_via_res_scale 5 nz
late_rde_cap_scale 5 nz
early_rde_cap_scale 5 nz
late_rde_res_scale 5 nz
early_rde_res_scale 5 nz
early_ccap_threshold 5 nz
early_ccap_ratio 5 nz
late_thermal_parameter_file 5 nz
early_thermal_parameter_file 5 nz
process_scale 5 nz
area_list 5 nz
object_and_lib_cell_list 5 nz
index_direction_distance_value_list 5 nz
direction_distance_value_list 5 nz
max_parallel_run_length 5 nz
density_method 5 nz
from_corner 5 nz
to_corner 5 nz
orientation_types 5 nz
location_type 5 nz
enet_block_name 5 nz
glitch_pulse_r 5 nz
special_port 5 nz
only_level 5 nz
tap_drivers 5 nz
maximize_via 5 nz
string_list_list_list 5 nz
not_same_as_mib 5 nz
same_as 5 nz
pin_name_synonym 5 nz
total_depth 5 nz
shared_top_level_depth 5 nz
input_wrapper 5 nz
output_wrapper 5 nz
ratio_value 5 nz
fill_number 5 nz
pair_list 5 nz
stdcell_ss_0 5 nz
create_extract_view 5 nz
create_electromigration_view 5 nz
extra_python_script_file 5 nz
simulation_cycles 5 nz
new_block 5 nz
assert_rs_mutex 5 nz
hier_cells 5 nz
occ_ctrl2 5 nz
list_of_registers 5 nz
signoff_image 5 nz
left_boundary 5 nz
right_boundary 5 nz
l_x_first 5 nz
remove_unloaded_register 5 nz
max_voltage 5 nz
ignored_layers 5 nz
diffusion_layers 5 nz
poly_layers 5 nz
controlling_domain 5 nz
keep_width 5 nz
get_timing_path 5 nz
latch_loop_breaker 5 nz
via_interval 5 nz
message_list 5 nz
original_file 5 nz
new_file 5 nz
saif_suffix 5 nz
all_physical_cells 5 nz
empty_modules 5 nz
feedthrough_cells 5 nz
flip_chip_driver_cells 5 nz
flip_chip_pad_cells 5 nz
shadow_netlist 5 nz
qtm_format 5 nz
clock_period 5 nz
include_all_blocks 5 nz
include_views 5 nz
exclude_views 5 nz
include_labels 5 nz
exclude_labels 5 nz
file_name_string 5 nz
from_existing_assignment 5 nz
offset_range_percent 5 nz
list_of_reports 5 nz
net_delays 5 nz
timing_checks 5 nz
top_module_first 5 nz
exclude_modules 5 nz
timing_setup 5 nz
timing_hold 5 nz
root_workspace_name 5 nz
pins_out 5 nz
ngate_area 5 nz
pgate_area 5 nz
clock_timing_path 5 nz
get_clock_network_objects 5 nz
sh_limited_messages 5 nz
all_in 5 nz
set_distributed_variables 5 nz
pin_slack1 5 nz
constant_disabled 5 nz
load_distributed_design 5 nz
my_pin 5 nz
report_supply_set 5 nz
max_clients 5 nz
logical_update_timing 5 nz
gtp_only 5 nz
mock_collection 5 nz
create_qtm_model 5 nz
c_dma 5 nz
synopsys_gca 5 nz
pll_feedback 5 nz
clk_pll 5 nz
timing_disable_clock_gating_checks 5 nz
clk_div 5 nz
sdc_save_source_file_information 5 nz
no_negative_values 5 nz
timing_label_mpw_high 5 nz
sdf_version 5 nz
sdf_busbit 5 nz
in_to_q 5 nz
cp_q 5 nz
cp_qn 5 nz
e_z_3s_enable 5 nz
e_z_3s_disable 5 nz
flip_x 5 nz
flip_y 5 nz
complete_net_parasitics 5 nz
get_resistors 5 nz
design_mode_name 5 nz
get_power_switches 5 nz
lib_pg_pin_info 5 nz
domain_crossing 5 nz
related_power_pins_user 5 nz
vdd_sd 5 nz
set_noise_derate 5 nz
sim_validate_noise 5 nz
ideal_clocks 5 nz
si_xtalk_double_switching_mode 5 nz
remove_coupling_separation 5 nz
report_si_double_switching 5 nz
timing_report_use_worst_parallel_cell_arc 5 nz
normalized_slack 5 nz
exd_0012 5 nz
get_rule_violations 5 nz
output_delays 5 nz
res_reg 5 nz
run_tutorial 5 nz
path_set1 5 nz
path_set2 5 nz
timing_report_union_tns 5 nz
ff_c 5 nz
timing_save_pin_arrival_and_slack 5 nz
path_cost 5 nz
fanout_endpoint_cost 5 nz
pba_recalculate_full_path 5 nz
estimate_unfixable_reasons 5 nz
eco_physical_match_site_row_names 5 nz
target_violation_type 5 nz
wns_limit 5 nz
power_attribute 5 nz
vt_swap_priority 5 nz
top_eco1 5 nz
num_violations 5 nz
blk_hyperscale 5 nz
update_budget 5 nz
positive_slack_margin 5 nz
vdd_n 5 nz
vddsw_n 5 nz
create_qtm_port 5 nz
sim_validate_stage 5 nz
my_arcs 5 nz
