set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {MIPS_System.vo MIPS_System_v.sdo}}
	{{"Fast Model"} {MIPS_System_fast.vo MIPS_System_v_fast.sdo}}
}
