<source>

<component>DP_BMEM_BE</component>

<authors>
   	<author login="kosek">Martin Kosek</author>
</authors>

<features>
	<item>Adds Byte Enable feature to clasic dual-port BlockRAM</item>
</features>

<description>
   This generic component is just a wrapper over DP_BMEM component, which
   adds Byte Enable feature by composing a memory with chosen width from
   8 bit DP_BMEM components where 9 bit BlockRAMs are used.
</description>

<interface>
	<generic_map>
		<generic name="DATA_WIDTH" type="integer" default="">
              Interface A data width.
		</generic>
		<generic name="ITEMS" type="integer" default="">
              Number of items at the interface A.
      </generic>

		<generic name="OUTPUT_REG" type="TOUTPUT_REG" default="auto">
              Places register at the output of component. Register is placed
              after multiplexor. Allowed values are TRUE, FALSE and AUTO. 
              When parameter is set to AUTO, register is placed only when 
              component is composed of more than one column.
		</generic>

		<generic name="DEBUG" type="boolean" default="false">
			Prints debug information (row count, column count,
			output register...) about component.
      </generic>
   </generic_map>

   <port_map>
         <divider>Common interface</divider>
	      <port name="RESET" dir="in" width="1">
        	    Reset
	      </port>

         <divider>Port A</divider>
	      <port name="CLKA" dir="in" width="1">
	            Clock for port A
	      </port>

	      <port name="PIPE_ENA" dir="in" width="1">
	            Pipe enable for port A
	      </port>

	      <port name="REA" dir="in" width="1">
	            Read enable for port A
	      </port>

	      <port name="WEA" dir="in" width="1">
	            Write enable for port A
         </port>

         <port name="BEA" dir="in" width="DATA_WIDTH/8">
	            Byte enable for port A
	      </port> 

	      <port name="ADDRA" dir="in" width="log2(ITEMS)">
	            Address for Port A
	      </port>

	      <port name="DIA" dir="in" width="DATA_WIDTH">
	            Data in for port A
	      </port>

	      <port name="DOA" dir="out" width="DATA_WIDTH">
	            Data out from port A
	      </port>

	      <port name="DOA_DV" dir="out" width="1">
	            Data out valid from port A
	      </port>

         <divider>Port B</divider>
         <port name="CLKB" dir="in" width="1">
	            Clock for port B
	      </port>

	      <port name="PIPE_ENB" dir="in" width="1">
	            Pipe enable for port B
	      </port>

	      <port name="REB" dir="in" width="1">
	            Read enable for port B
	      </port>

	      <port name="WEB" dir="in" width="1">
	            Write enable for port B
	      </port>

         <port name="BEB" dir="in" width="DATA_WIDTH/8">
	            Byte enable for port B
	      </port> 
         
         <port name="ADDRB" dir="in" width="B_DATA_WIDTH (see text)">
	            Address for Port B
	      </port>

	      <port name="DIB" dir="in" width="32">
	            Data in for port B
	      </port>

	      <port name="DOB" dir="out" width="32">
	            Data out from port B
	      </port>

	      <port name="DOB_DV" dir="out" width="1">
	            Data out valid from port B
	      </port>
	</port_map>

</interface>

<body>
   <h1>Frequency and Resources usage</h1>
   <p>
      <tab sloupce="cccc">
         <tr>
            <th>Generic settings</th>
            <th>Slices (% of C6X slices)</th>
            <th>BlockRams (% of C6X BRAMs)</th>
            <th>Max. HW frequency</th>
         </tr>
         <tr>
            <th>64b width, 9b BlockRAMs</th> 
            <td>16 (0.1%)</td>
            <td>8 (3.5%)</td>
            <td>100 MHz</td>
         </tr>
         <tr>
            <th>32b width, 9b BlockRAMs</th> 
            <td>8 (0.03%)</td>
            <td>4 (1.7%)</td>
            <td>100 MHz</td>
         </tr>
      <nazev>Chip utilization &amp; max design frequency</nazev>
      </tab> 
   </p>
</body>

</source>
