

================================================================
== Vivado HLS Report for 'controller'
================================================================
* Date:           Sat Mar 23 21:48:20 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        wrapper
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      79|    102|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      75|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     154|    253|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |controller_AXILiteS_s_axi_U  |controller_AXILiteS_s_axi  |        0|      0|  79|  102|
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |Total                        |                           |        0|      0|  79|  102|
    +-----------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_io              |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_159                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_182                |    and   |      0|  0|   8|           1|           1|
    |packet2host_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |packet2host_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |packet2host_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_118_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |ap_condition_180                |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_138_p2               |    or    |      0|  0|   8|           1|           1|
    |p_not_fu_132_p2                 |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  88|          13|          12|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |controller2host_ack        |  15|          3|    1|          3|
    |packet2host_V_1_data_out   |   9|          2|   32|         64|
    |packet2host_V_1_state      |  15|          3|    2|          6|
    |packet2host_V_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  63|         13|   37|         78|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   2|   0|    2|          0|
    |ap_reg_ioackin_config_out_V_dummy_ack         |   1|   0|    1|          0|
    |ap_reg_ioackin_controller2host_ack_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ioackin_packet2daco_V_dummy_ack        |   1|   0|    1|          0|
    |packet2daco_vld                               |   1|   0|    1|          0|
    |packet2host_V_1_payload_A                     |  32|   0|   32|          0|
    |packet2host_V_1_payload_B                     |  32|   0|   32|          0|
    |packet2host_V_1_sel_rd                        |   1|   0|    1|          0|
    |packet2host_V_1_sel_wr                        |   1|   0|    1|          0|
    |packet2host_V_1_state                         |   2|   0|    2|          0|
    |tmp_3_reg_168                                 |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  75|   0|   75|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+------------------------+-----+-----+--------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS      |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS      |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |      controller     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      controller     | return value |
|packet2host_V_TDATA     | out |   32|     axis     |    packet2host_V    |    pointer   |
|packet2host_V_TVALID    | out |    1|     axis     |    packet2host_V    |    pointer   |
|packet2host_V_TREADY    |  in |    1|     axis     |    packet2host_V    |    pointer   |
|daco2controller_V       |  in |   28|    ap_none   |  daco2controller_V  |    scalar    |
|packet2daco_V           | out |   28|    ap_vld    |    packet2daco_V    |    pointer   |
|packet2daco_V_ap_vld    | out |    1|    ap_vld    |    packet2daco_V    |    pointer   |
|config_out_V            | out |    2|    ap_vld    |     config_out_V    |    pointer   |
|config_out_V_ap_vld     | out |    1|    ap_vld    |     config_out_V    |    pointer   |
|daco2controller_ack     |  in |    1|    ap_none   | daco2controller_ack |    scalar    |
+------------------------+-----+-----+--------------+---------------------+--------------+

