// Seed: 2144573055
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_3 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5
    , id_13,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11
);
  assign id_13 = id_9;
  xor (id_5, id_1, id_15, id_0, id_13, id_9, id_8, id_7, id_10);
  wor  id_14 = 1'h0 - id_0;
  wire id_15;
  module_0(
      id_8, id_2, id_4, id_5
  );
endmodule
