library ieee;
use ieee.std_logic_1164.all;

entity RISC_control is 
	port(
		Opcode: in std_logic_vector (5 downto 0);
		RegDst, Jump, Branch, MemRead, MemtoReg, ALUop, MemWrite, ALUsrc, RegWrite: out std_logic
	);
end RISC_control;

architecture struct of RISC_control is 
begin

end struct;