$date
	Thu Apr 24 12:48:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2to1_tb $end
$var wire 1 ! Y $end
$var reg 2 " A [1:0] $end
$var reg 1 # S $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 1 # S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#10
1!
b1 "
b1 $
#20
0!
b10 "
b10 $
#30
1!
b11 "
b11 $
#40
0!
1#
b0 "
b0 $
#50
b1 "
b1 $
#60
1!
b10 "
b10 $
#70
b11 "
b11 $
#80
