#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000281b5f324b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000281b5f32890 .scope module, "tb_mips" "tb_mips" 3 1;
 .timescale 0 0;
v00000281b5f99d10_0 .var "clk", 0 0;
v00000281b5f99db0_0 .var "reset", 0 0;
S_00000281b5f32a20 .scope module, "mp" "MIPS" 3 6, 4 1 0, S_00000281b5f32890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000281b5f98730_0 .net "alu_control", 3 0, v00000281b5f37c20_0;  1 drivers
v00000281b5f9a0d0_0 .net "alu_result", 31 0, v00000281b5f374a0_0;  1 drivers
v00000281b5f99ef0_0 .net "alu_src", 0 0, v00000281b5f982a0_0;  1 drivers
v00000281b5f999f0_0 .net "branch", 0 0, v00000281b5f97120_0;  1 drivers
v00000281b5f98e10_0 .net "branch_address", 31 0, v00000281b5f99630_0;  1 drivers
v00000281b5f98eb0_0 .net "clk", 0 0, v00000281b5f99d10_0;  1 drivers
v00000281b5f9a490_0 .net "input1", 31 0, v00000281b5f9a3f0_0;  1 drivers
v00000281b5f9a530_0 .net "input2", 31 0, L_00000281b5f9cbf0;  1 drivers
v00000281b5f993b0_0 .net "instruction", 31 0, v00000281b5f98200_0;  1 drivers
v00000281b5f99f90_0 .net "jump", 0 0, v00000281b5f96e00_0;  1 drivers
v00000281b5f98690_0 .net "mem_to_reg", 0 0, v00000281b5f97940_0;  1 drivers
v00000281b5f994f0_0 .net "mem_write", 0 0, v00000281b5f97ee0_0;  1 drivers
v00000281b5f9a030_0 .net "pc_branch", 31 0, L_00000281b5f9ca10;  1 drivers
v00000281b5f9a170_0 .net "pc_next", 31 0, L_00000281b5f9d050;  1 drivers
v00000281b5f98f50_0 .net "pc_out", 31 0, v00000281b5f99450_0;  1 drivers
v00000281b5f99130_0 .net "pc_plus4", 31 0, L_00000281b5f9bc50;  1 drivers
v00000281b5f99590_0 .net "pc_src", 0 0, L_00000281b5f1b710;  1 drivers
v00000281b5f996d0_0 .net "read_data", 31 0, v00000281b5f974e0_0;  1 drivers
v00000281b5f99950_0 .net "reg_dst", 0 0, v00000281b5f97bc0_0;  1 drivers
v00000281b5f99770_0 .net "reg_write", 0 0, v00000281b5f983e0_0;  1 drivers
v00000281b5f991d0_0 .net "reset", 0 0, v00000281b5f99db0_0;  1 drivers
v00000281b5f99810_0 .net "result", 31 0, L_00000281b5f9d410;  1 drivers
v00000281b5f99a90_0 .net "sign_immediate", 31 0, L_00000281b5f9c510;  1 drivers
v00000281b5f99b30_0 .net "write_data", 31 0, v00000281b5f99310_0;  1 drivers
v00000281b5f99bd0_0 .net "write_reg", 4 0, L_00000281b5f9cab0;  1 drivers
v00000281b5f99c70_0 .net "zero", 0 0, L_00000281b5f9d370;  1 drivers
L_00000281b5f9a210 .part v00000281b5f98200_0, 26, 6;
L_00000281b5f9d2d0 .part v00000281b5f98200_0, 0, 6;
L_00000281b5f9cfb0 .part v00000281b5f98200_0, 21, 5;
L_00000281b5f9c8d0 .part v00000281b5f98200_0, 16, 5;
L_00000281b5f9c150 .part v00000281b5f98200_0, 0, 16;
L_00000281b5f9bf70 .part v00000281b5f98200_0, 16, 5;
L_00000281b5f9b930 .part v00000281b5f98200_0, 11, 5;
S_00000281b5f39c80 .scope module, "alu" "ALU" 4 88, 5 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000281b5fa0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000281b5f37f40_0 .net/2u *"_ivl_0", 31 0, L_00000281b5fa0088;  1 drivers
v00000281b5f37680_0 .net "alu_control", 3 0, v00000281b5f37c20_0;  alias, 1 drivers
v00000281b5f374a0_0 .var "alu_result", 31 0;
v00000281b5f37fe0_0 .net "input1", 31 0, v00000281b5f9a3f0_0;  alias, 1 drivers
v00000281b5f37540_0 .net "input2", 31 0, L_00000281b5f9cbf0;  alias, 1 drivers
v00000281b5f37720_0 .net "zero", 0 0, L_00000281b5f9d370;  alias, 1 drivers
E_00000281b5f28970 .event anyedge, v00000281b5f37680_0, v00000281b5f37fe0_0, v00000281b5f37540_0;
L_00000281b5f9d370 .cmp/eq 32, v00000281b5f374a0_0, L_00000281b5fa0088;
S_00000281b5f39e10 .scope module, "ba" "Adder" 4 120, 6 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000281b5f37900_0 .net "a", 31 0, v00000281b5f99630_0;  alias, 1 drivers
v00000281b5f379a0_0 .net "b", 31 0, L_00000281b5f9bc50;  alias, 1 drivers
v00000281b5f37a40_0 .net "y", 31 0, L_00000281b5f9ca10;  alias, 1 drivers
L_00000281b5f9ca10 .arith/sum 32, v00000281b5f99630_0, L_00000281b5f9bc50;
S_00000281b5f1abf0 .scope module, "cou" "ControlUnit" 4 62, 7 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "pc_src";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_dst";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 4 "alu_control";
L_00000281b5f1b710 .functor AND 1, v00000281b5f97120_0, L_00000281b5f9d370, C4<1>, C4<1>;
v00000281b5f98020_0 .net "alu_control", 3 0, v00000281b5f37c20_0;  alias, 1 drivers
v00000281b5f98340_0 .net "alu_op", 1 0, v00000281b5f381c0_0;  1 drivers
v00000281b5f980c0_0 .net "alu_src", 0 0, v00000281b5f982a0_0;  alias, 1 drivers
v00000281b5f967c0_0 .net "branch", 0 0, v00000281b5f97120_0;  alias, 1 drivers
v00000281b5f97a80_0 .net "funct", 5 0, L_00000281b5f9d2d0;  1 drivers
v00000281b5f96ae0_0 .net "jump", 0 0, v00000281b5f96e00_0;  alias, 1 drivers
v00000281b5f969a0_0 .net "mem_to_reg", 0 0, v00000281b5f97940_0;  alias, 1 drivers
v00000281b5f96860_0 .net "mem_write", 0 0, v00000281b5f97ee0_0;  alias, 1 drivers
v00000281b5f98160_0 .net "op", 5 0, L_00000281b5f9a210;  1 drivers
v00000281b5f97620_0 .net "pc_src", 0 0, L_00000281b5f1b710;  alias, 1 drivers
v00000281b5f98520_0 .net "reg_dst", 0 0, v00000281b5f97bc0_0;  alias, 1 drivers
v00000281b5f976c0_0 .net "reg_write", 0 0, v00000281b5f983e0_0;  alias, 1 drivers
v00000281b5f97760_0 .net "zero", 0 0, L_00000281b5f9d370;  alias, 1 drivers
S_00000281b5f1ad80 .scope module, "ad" "AluDecoder" 7 22, 8 1 0, S_00000281b5f1abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "alu_op";
    .port_info 2 /OUTPUT 4 "alu_control";
v00000281b5f37c20_0 .var "alu_control", 3 0;
v00000281b5f37d60_0 .net "alu_op", 1 0, v00000281b5f381c0_0;  alias, 1 drivers
v00000281b5f38080_0 .net "funct", 5 0, L_00000281b5f9d2d0;  alias, 1 drivers
E_00000281b5f28870 .event anyedge, v00000281b5f37d60_0, v00000281b5f38080_0;
S_00000281b5f159b0 .scope module, "md" "MainDecoder" 7 10, 9 1 0, S_00000281b5f1abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "mem_to_reg";
    .port_info 2 /OUTPUT 1 "mem_write";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "reg_dst";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 2 "alu_op";
v00000281b5f381c0_0 .var "alu_op", 1 0;
v00000281b5f982a0_0 .var "alu_src", 0 0;
v00000281b5f97120_0 .var "branch", 0 0;
v00000281b5f96e00_0 .var "jump", 0 0;
v00000281b5f97940_0 .var "mem_to_reg", 0 0;
v00000281b5f97ee0_0 .var "mem_write", 0 0;
v00000281b5f97f80_0 .net "op", 5 0, L_00000281b5f9a210;  alias, 1 drivers
v00000281b5f97bc0_0 .var "reg_dst", 0 0;
v00000281b5f983e0_0 .var "reg_write", 0 0;
E_00000281b5f287b0 .event anyedge, v00000281b5f97f80_0;
S_00000281b5f15b40 .scope module, "dm" "DataMemory" 4 96, 10 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
v00000281b5f96680_0 .net "address", 31 0, v00000281b5f374a0_0;  alias, 1 drivers
v00000281b5f97b20_0 .net "clk", 0 0, v00000281b5f99d10_0;  alias, 1 drivers
v00000281b5f97c60 .array "memory", 0 63, 31 0;
v00000281b5f974e0_0 .var "read_data", 31 0;
v00000281b5f97800_0 .net "we", 0 0, v00000281b5f97ee0_0;  alias, 1 drivers
v00000281b5f96cc0_0 .net "write_data", 31 0, v00000281b5f99310_0;  alias, 1 drivers
E_00000281b5f28a70 .event posedge, v00000281b5f97b20_0;
v00000281b5f97c60_0 .array/port v00000281b5f97c60, 0;
v00000281b5f97c60_1 .array/port v00000281b5f97c60, 1;
v00000281b5f97c60_2 .array/port v00000281b5f97c60, 2;
E_00000281b5f280b0/0 .event anyedge, v00000281b5f374a0_0, v00000281b5f97c60_0, v00000281b5f97c60_1, v00000281b5f97c60_2;
v00000281b5f97c60_3 .array/port v00000281b5f97c60, 3;
v00000281b5f97c60_4 .array/port v00000281b5f97c60, 4;
v00000281b5f97c60_5 .array/port v00000281b5f97c60, 5;
v00000281b5f97c60_6 .array/port v00000281b5f97c60, 6;
E_00000281b5f280b0/1 .event anyedge, v00000281b5f97c60_3, v00000281b5f97c60_4, v00000281b5f97c60_5, v00000281b5f97c60_6;
v00000281b5f97c60_7 .array/port v00000281b5f97c60, 7;
v00000281b5f97c60_8 .array/port v00000281b5f97c60, 8;
v00000281b5f97c60_9 .array/port v00000281b5f97c60, 9;
v00000281b5f97c60_10 .array/port v00000281b5f97c60, 10;
E_00000281b5f280b0/2 .event anyedge, v00000281b5f97c60_7, v00000281b5f97c60_8, v00000281b5f97c60_9, v00000281b5f97c60_10;
v00000281b5f97c60_11 .array/port v00000281b5f97c60, 11;
v00000281b5f97c60_12 .array/port v00000281b5f97c60, 12;
v00000281b5f97c60_13 .array/port v00000281b5f97c60, 13;
v00000281b5f97c60_14 .array/port v00000281b5f97c60, 14;
E_00000281b5f280b0/3 .event anyedge, v00000281b5f97c60_11, v00000281b5f97c60_12, v00000281b5f97c60_13, v00000281b5f97c60_14;
v00000281b5f97c60_15 .array/port v00000281b5f97c60, 15;
v00000281b5f97c60_16 .array/port v00000281b5f97c60, 16;
v00000281b5f97c60_17 .array/port v00000281b5f97c60, 17;
v00000281b5f97c60_18 .array/port v00000281b5f97c60, 18;
E_00000281b5f280b0/4 .event anyedge, v00000281b5f97c60_15, v00000281b5f97c60_16, v00000281b5f97c60_17, v00000281b5f97c60_18;
v00000281b5f97c60_19 .array/port v00000281b5f97c60, 19;
v00000281b5f97c60_20 .array/port v00000281b5f97c60, 20;
v00000281b5f97c60_21 .array/port v00000281b5f97c60, 21;
v00000281b5f97c60_22 .array/port v00000281b5f97c60, 22;
E_00000281b5f280b0/5 .event anyedge, v00000281b5f97c60_19, v00000281b5f97c60_20, v00000281b5f97c60_21, v00000281b5f97c60_22;
v00000281b5f97c60_23 .array/port v00000281b5f97c60, 23;
v00000281b5f97c60_24 .array/port v00000281b5f97c60, 24;
v00000281b5f97c60_25 .array/port v00000281b5f97c60, 25;
v00000281b5f97c60_26 .array/port v00000281b5f97c60, 26;
E_00000281b5f280b0/6 .event anyedge, v00000281b5f97c60_23, v00000281b5f97c60_24, v00000281b5f97c60_25, v00000281b5f97c60_26;
v00000281b5f97c60_27 .array/port v00000281b5f97c60, 27;
v00000281b5f97c60_28 .array/port v00000281b5f97c60, 28;
v00000281b5f97c60_29 .array/port v00000281b5f97c60, 29;
v00000281b5f97c60_30 .array/port v00000281b5f97c60, 30;
E_00000281b5f280b0/7 .event anyedge, v00000281b5f97c60_27, v00000281b5f97c60_28, v00000281b5f97c60_29, v00000281b5f97c60_30;
v00000281b5f97c60_31 .array/port v00000281b5f97c60, 31;
v00000281b5f97c60_32 .array/port v00000281b5f97c60, 32;
v00000281b5f97c60_33 .array/port v00000281b5f97c60, 33;
v00000281b5f97c60_34 .array/port v00000281b5f97c60, 34;
E_00000281b5f280b0/8 .event anyedge, v00000281b5f97c60_31, v00000281b5f97c60_32, v00000281b5f97c60_33, v00000281b5f97c60_34;
v00000281b5f97c60_35 .array/port v00000281b5f97c60, 35;
v00000281b5f97c60_36 .array/port v00000281b5f97c60, 36;
v00000281b5f97c60_37 .array/port v00000281b5f97c60, 37;
v00000281b5f97c60_38 .array/port v00000281b5f97c60, 38;
E_00000281b5f280b0/9 .event anyedge, v00000281b5f97c60_35, v00000281b5f97c60_36, v00000281b5f97c60_37, v00000281b5f97c60_38;
v00000281b5f97c60_39 .array/port v00000281b5f97c60, 39;
v00000281b5f97c60_40 .array/port v00000281b5f97c60, 40;
v00000281b5f97c60_41 .array/port v00000281b5f97c60, 41;
v00000281b5f97c60_42 .array/port v00000281b5f97c60, 42;
E_00000281b5f280b0/10 .event anyedge, v00000281b5f97c60_39, v00000281b5f97c60_40, v00000281b5f97c60_41, v00000281b5f97c60_42;
v00000281b5f97c60_43 .array/port v00000281b5f97c60, 43;
v00000281b5f97c60_44 .array/port v00000281b5f97c60, 44;
v00000281b5f97c60_45 .array/port v00000281b5f97c60, 45;
v00000281b5f97c60_46 .array/port v00000281b5f97c60, 46;
E_00000281b5f280b0/11 .event anyedge, v00000281b5f97c60_43, v00000281b5f97c60_44, v00000281b5f97c60_45, v00000281b5f97c60_46;
v00000281b5f97c60_47 .array/port v00000281b5f97c60, 47;
v00000281b5f97c60_48 .array/port v00000281b5f97c60, 48;
v00000281b5f97c60_49 .array/port v00000281b5f97c60, 49;
v00000281b5f97c60_50 .array/port v00000281b5f97c60, 50;
E_00000281b5f280b0/12 .event anyedge, v00000281b5f97c60_47, v00000281b5f97c60_48, v00000281b5f97c60_49, v00000281b5f97c60_50;
v00000281b5f97c60_51 .array/port v00000281b5f97c60, 51;
v00000281b5f97c60_52 .array/port v00000281b5f97c60, 52;
v00000281b5f97c60_53 .array/port v00000281b5f97c60, 53;
v00000281b5f97c60_54 .array/port v00000281b5f97c60, 54;
E_00000281b5f280b0/13 .event anyedge, v00000281b5f97c60_51, v00000281b5f97c60_52, v00000281b5f97c60_53, v00000281b5f97c60_54;
v00000281b5f97c60_55 .array/port v00000281b5f97c60, 55;
v00000281b5f97c60_56 .array/port v00000281b5f97c60, 56;
v00000281b5f97c60_57 .array/port v00000281b5f97c60, 57;
v00000281b5f97c60_58 .array/port v00000281b5f97c60, 58;
E_00000281b5f280b0/14 .event anyedge, v00000281b5f97c60_55, v00000281b5f97c60_56, v00000281b5f97c60_57, v00000281b5f97c60_58;
v00000281b5f97c60_59 .array/port v00000281b5f97c60, 59;
v00000281b5f97c60_60 .array/port v00000281b5f97c60, 60;
v00000281b5f97c60_61 .array/port v00000281b5f97c60, 61;
v00000281b5f97c60_62 .array/port v00000281b5f97c60, 62;
E_00000281b5f280b0/15 .event anyedge, v00000281b5f97c60_59, v00000281b5f97c60_60, v00000281b5f97c60_61, v00000281b5f97c60_62;
v00000281b5f97c60_63 .array/port v00000281b5f97c60, 63;
E_00000281b5f280b0/16 .event anyedge, v00000281b5f97c60_63;
E_00000281b5f280b0 .event/or E_00000281b5f280b0/0, E_00000281b5f280b0/1, E_00000281b5f280b0/2, E_00000281b5f280b0/3, E_00000281b5f280b0/4, E_00000281b5f280b0/5, E_00000281b5f280b0/6, E_00000281b5f280b0/7, E_00000281b5f280b0/8, E_00000281b5f280b0/9, E_00000281b5f280b0/10, E_00000281b5f280b0/11, E_00000281b5f280b0/12, E_00000281b5f280b0/13, E_00000281b5f280b0/14, E_00000281b5f280b0/15, E_00000281b5f280b0/16;
S_00000281b5f14600 .scope begin, "$unm_blk_6" "$unm_blk_6" 10 11, 10 11 0, S_00000281b5f15b40;
 .timescale 0 0;
v00000281b5f98480_0 .var/i "i", 31 0;
S_00000281b5f140d0 .scope module, "im" "InstructionMemory" 4 57, 11 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "instruction";
v00000281b5f971c0_0 .net "PC", 31 0, v00000281b5f99450_0;  alias, 1 drivers
v00000281b5f98200_0 .var "instruction", 31 0;
v00000281b5f97080 .array "memory", 63 0, 31 0;
v00000281b5f97080_0 .array/port v00000281b5f97080, 0;
v00000281b5f97080_1 .array/port v00000281b5f97080, 1;
v00000281b5f97080_2 .array/port v00000281b5f97080, 2;
E_00000281b5f281b0/0 .event anyedge, v00000281b5f971c0_0, v00000281b5f97080_0, v00000281b5f97080_1, v00000281b5f97080_2;
v00000281b5f97080_3 .array/port v00000281b5f97080, 3;
v00000281b5f97080_4 .array/port v00000281b5f97080, 4;
v00000281b5f97080_5 .array/port v00000281b5f97080, 5;
v00000281b5f97080_6 .array/port v00000281b5f97080, 6;
E_00000281b5f281b0/1 .event anyedge, v00000281b5f97080_3, v00000281b5f97080_4, v00000281b5f97080_5, v00000281b5f97080_6;
v00000281b5f97080_7 .array/port v00000281b5f97080, 7;
v00000281b5f97080_8 .array/port v00000281b5f97080, 8;
v00000281b5f97080_9 .array/port v00000281b5f97080, 9;
v00000281b5f97080_10 .array/port v00000281b5f97080, 10;
E_00000281b5f281b0/2 .event anyedge, v00000281b5f97080_7, v00000281b5f97080_8, v00000281b5f97080_9, v00000281b5f97080_10;
v00000281b5f97080_11 .array/port v00000281b5f97080, 11;
v00000281b5f97080_12 .array/port v00000281b5f97080, 12;
v00000281b5f97080_13 .array/port v00000281b5f97080, 13;
v00000281b5f97080_14 .array/port v00000281b5f97080, 14;
E_00000281b5f281b0/3 .event anyedge, v00000281b5f97080_11, v00000281b5f97080_12, v00000281b5f97080_13, v00000281b5f97080_14;
v00000281b5f97080_15 .array/port v00000281b5f97080, 15;
v00000281b5f97080_16 .array/port v00000281b5f97080, 16;
v00000281b5f97080_17 .array/port v00000281b5f97080, 17;
v00000281b5f97080_18 .array/port v00000281b5f97080, 18;
E_00000281b5f281b0/4 .event anyedge, v00000281b5f97080_15, v00000281b5f97080_16, v00000281b5f97080_17, v00000281b5f97080_18;
v00000281b5f97080_19 .array/port v00000281b5f97080, 19;
v00000281b5f97080_20 .array/port v00000281b5f97080, 20;
v00000281b5f97080_21 .array/port v00000281b5f97080, 21;
v00000281b5f97080_22 .array/port v00000281b5f97080, 22;
E_00000281b5f281b0/5 .event anyedge, v00000281b5f97080_19, v00000281b5f97080_20, v00000281b5f97080_21, v00000281b5f97080_22;
v00000281b5f97080_23 .array/port v00000281b5f97080, 23;
v00000281b5f97080_24 .array/port v00000281b5f97080, 24;
v00000281b5f97080_25 .array/port v00000281b5f97080, 25;
v00000281b5f97080_26 .array/port v00000281b5f97080, 26;
E_00000281b5f281b0/6 .event anyedge, v00000281b5f97080_23, v00000281b5f97080_24, v00000281b5f97080_25, v00000281b5f97080_26;
v00000281b5f97080_27 .array/port v00000281b5f97080, 27;
v00000281b5f97080_28 .array/port v00000281b5f97080, 28;
v00000281b5f97080_29 .array/port v00000281b5f97080, 29;
v00000281b5f97080_30 .array/port v00000281b5f97080, 30;
E_00000281b5f281b0/7 .event anyedge, v00000281b5f97080_27, v00000281b5f97080_28, v00000281b5f97080_29, v00000281b5f97080_30;
v00000281b5f97080_31 .array/port v00000281b5f97080, 31;
v00000281b5f97080_32 .array/port v00000281b5f97080, 32;
v00000281b5f97080_33 .array/port v00000281b5f97080, 33;
v00000281b5f97080_34 .array/port v00000281b5f97080, 34;
E_00000281b5f281b0/8 .event anyedge, v00000281b5f97080_31, v00000281b5f97080_32, v00000281b5f97080_33, v00000281b5f97080_34;
v00000281b5f97080_35 .array/port v00000281b5f97080, 35;
v00000281b5f97080_36 .array/port v00000281b5f97080, 36;
v00000281b5f97080_37 .array/port v00000281b5f97080, 37;
v00000281b5f97080_38 .array/port v00000281b5f97080, 38;
E_00000281b5f281b0/9 .event anyedge, v00000281b5f97080_35, v00000281b5f97080_36, v00000281b5f97080_37, v00000281b5f97080_38;
v00000281b5f97080_39 .array/port v00000281b5f97080, 39;
v00000281b5f97080_40 .array/port v00000281b5f97080, 40;
v00000281b5f97080_41 .array/port v00000281b5f97080, 41;
v00000281b5f97080_42 .array/port v00000281b5f97080, 42;
E_00000281b5f281b0/10 .event anyedge, v00000281b5f97080_39, v00000281b5f97080_40, v00000281b5f97080_41, v00000281b5f97080_42;
v00000281b5f97080_43 .array/port v00000281b5f97080, 43;
v00000281b5f97080_44 .array/port v00000281b5f97080, 44;
v00000281b5f97080_45 .array/port v00000281b5f97080, 45;
v00000281b5f97080_46 .array/port v00000281b5f97080, 46;
E_00000281b5f281b0/11 .event anyedge, v00000281b5f97080_43, v00000281b5f97080_44, v00000281b5f97080_45, v00000281b5f97080_46;
v00000281b5f97080_47 .array/port v00000281b5f97080, 47;
v00000281b5f97080_48 .array/port v00000281b5f97080, 48;
v00000281b5f97080_49 .array/port v00000281b5f97080, 49;
v00000281b5f97080_50 .array/port v00000281b5f97080, 50;
E_00000281b5f281b0/12 .event anyedge, v00000281b5f97080_47, v00000281b5f97080_48, v00000281b5f97080_49, v00000281b5f97080_50;
v00000281b5f97080_51 .array/port v00000281b5f97080, 51;
v00000281b5f97080_52 .array/port v00000281b5f97080, 52;
v00000281b5f97080_53 .array/port v00000281b5f97080, 53;
v00000281b5f97080_54 .array/port v00000281b5f97080, 54;
E_00000281b5f281b0/13 .event anyedge, v00000281b5f97080_51, v00000281b5f97080_52, v00000281b5f97080_53, v00000281b5f97080_54;
v00000281b5f97080_55 .array/port v00000281b5f97080, 55;
v00000281b5f97080_56 .array/port v00000281b5f97080, 56;
v00000281b5f97080_57 .array/port v00000281b5f97080, 57;
v00000281b5f97080_58 .array/port v00000281b5f97080, 58;
E_00000281b5f281b0/14 .event anyedge, v00000281b5f97080_55, v00000281b5f97080_56, v00000281b5f97080_57, v00000281b5f97080_58;
v00000281b5f97080_59 .array/port v00000281b5f97080, 59;
v00000281b5f97080_60 .array/port v00000281b5f97080, 60;
v00000281b5f97080_61 .array/port v00000281b5f97080, 61;
v00000281b5f97080_62 .array/port v00000281b5f97080, 62;
E_00000281b5f281b0/15 .event anyedge, v00000281b5f97080_59, v00000281b5f97080_60, v00000281b5f97080_61, v00000281b5f97080_62;
v00000281b5f97080_63 .array/port v00000281b5f97080, 63;
E_00000281b5f281b0/16 .event anyedge, v00000281b5f97080_63;
E_00000281b5f281b0 .event/or E_00000281b5f281b0/0, E_00000281b5f281b0/1, E_00000281b5f281b0/2, E_00000281b5f281b0/3, E_00000281b5f281b0/4, E_00000281b5f281b0/5, E_00000281b5f281b0/6, E_00000281b5f281b0/7, E_00000281b5f281b0/8, E_00000281b5f281b0/9, E_00000281b5f281b0/10, E_00000281b5f281b0/11, E_00000281b5f281b0/12, E_00000281b5f281b0/13, E_00000281b5f281b0/14, E_00000281b5f281b0/15, E_00000281b5f281b0/16;
S_00000281b5efa6f0 .scope module, "mc" "Multiplexer32" 4 126, 12 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000281b5f96720_0 .net "in0", 31 0, L_00000281b5f9bc50;  alias, 1 drivers
v00000281b5f96900_0 .net "in1", 31 0, L_00000281b5f9ca10;  alias, 1 drivers
v00000281b5f96a40_0 .net "out", 31 0, L_00000281b5f9d050;  alias, 1 drivers
v00000281b5f96b80_0 .net "sel", 0 0, L_00000281b5f1b710;  alias, 1 drivers
L_00000281b5f9d050 .functor MUXZ 32, L_00000281b5f9bc50, L_00000281b5f9ca10, L_00000281b5f1b710, C4<>;
S_00000281b5efa880 .scope module, "mr" "Multiplexer32" 4 147, 12 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000281b5f96c20_0 .net "in0", 31 0, v00000281b5f374a0_0;  alias, 1 drivers
v00000281b5f97da0_0 .net "in1", 31 0, v00000281b5f974e0_0;  alias, 1 drivers
v00000281b5f96d60_0 .net "out", 31 0, L_00000281b5f9d410;  alias, 1 drivers
v00000281b5f97e40_0 .net "sel", 0 0, v00000281b5f97940_0;  alias, 1 drivers
L_00000281b5f9d410 .functor MUXZ 32, v00000281b5f374a0_0, v00000281b5f974e0_0, v00000281b5f97940_0, C4<>;
S_00000281b5f053d0 .scope module, "ms" "Multiplexer32" 4 140, 12 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000281b5f96ea0_0 .net "in0", 31 0, v00000281b5f99310_0;  alias, 1 drivers
v00000281b5f978a0_0 .net "in1", 31 0, L_00000281b5f9c510;  alias, 1 drivers
v00000281b5f97300_0 .net "out", 31 0, L_00000281b5f9cbf0;  alias, 1 drivers
v00000281b5f96f40_0 .net "sel", 0 0, v00000281b5f982a0_0;  alias, 1 drivers
L_00000281b5f9cbf0 .functor MUXZ 32, v00000281b5f99310_0, L_00000281b5f9c510, v00000281b5f982a0_0, C4<>;
S_00000281b5f05560 .scope module, "mw" "Multiplexer5" 4 133, 13 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v00000281b5f979e0_0 .net "in0", 4 0, L_00000281b5f9bf70;  1 drivers
v00000281b5f97580_0 .net "in1", 4 0, L_00000281b5f9b930;  1 drivers
v00000281b5f97d00_0 .net "out", 4 0, L_00000281b5f9cab0;  alias, 1 drivers
v00000281b5f96fe0_0 .net "sel", 0 0, v00000281b5f97bc0_0;  alias, 1 drivers
L_00000281b5f9cab0 .functor MUXZ 5, L_00000281b5f9bf70, L_00000281b5f9b930, v00000281b5f97bc0_0, C4<>;
S_00000281b5ef6420 .scope module, "pa" "Adder" 4 114, 6 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000281b5f97260_0 .net "a", 31 0, v00000281b5f99450_0;  alias, 1 drivers
L_00000281b5fa00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000281b5f973a0_0 .net "b", 31 0, L_00000281b5fa00d0;  1 drivers
v00000281b5f97440_0 .net "y", 31 0, L_00000281b5f9bc50;  alias, 1 drivers
L_00000281b5f9bc50 .arith/sum 32, v00000281b5f99450_0, L_00000281b5fa00d0;
S_00000281b5ef65b0 .scope module, "pc" "ProgramCounter" 4 50, 14 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000281b5f98b90_0 .net "clk", 0 0, v00000281b5f99d10_0;  alias, 1 drivers
v00000281b5f99450_0 .var "data", 31 0;
v00000281b5f998b0_0 .net "pc_in", 31 0, L_00000281b5f9d050;  alias, 1 drivers
v00000281b5f98c30_0 .net "pc_out", 31 0, v00000281b5f99450_0;  alias, 1 drivers
v00000281b5f98af0_0 .net "reset", 0 0, v00000281b5f99db0_0;  alias, 1 drivers
E_00000281b5f281f0 .event posedge, v00000281b5f98af0_0, v00000281b5f97b20_0;
S_00000281b5f9b190 .scope module, "rf" "RegisterFile" 4 77, 15 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000281b5f989b0_0 .net "clk", 0 0, v00000281b5f99d10_0;  alias, 1 drivers
v00000281b5f98910_0 .net "ra1", 4 0, L_00000281b5f9cfb0;  1 drivers
v00000281b5f98870_0 .net "ra2", 4 0, L_00000281b5f9c8d0;  1 drivers
v00000281b5f9a3f0_0 .var "rd1", 31 0;
v00000281b5f99310_0 .var "rd2", 31 0;
v00000281b5f9a350 .array "rf", 0 31, 31 0;
v00000281b5f98a50_0 .net "wa3", 4 0, L_00000281b5f9cab0;  alias, 1 drivers
v00000281b5f9a2b0_0 .net "wd3", 31 0, L_00000281b5f9d410;  alias, 1 drivers
v00000281b5f98cd0_0 .net "we3", 0 0, v00000281b5f983e0_0;  alias, 1 drivers
v00000281b5f9a350_0 .array/port v00000281b5f9a350, 0;
v00000281b5f9a350_1 .array/port v00000281b5f9a350, 1;
v00000281b5f9a350_2 .array/port v00000281b5f9a350, 2;
E_00000281b5f28470/0 .event anyedge, v00000281b5f98910_0, v00000281b5f9a350_0, v00000281b5f9a350_1, v00000281b5f9a350_2;
v00000281b5f9a350_3 .array/port v00000281b5f9a350, 3;
v00000281b5f9a350_4 .array/port v00000281b5f9a350, 4;
v00000281b5f9a350_5 .array/port v00000281b5f9a350, 5;
v00000281b5f9a350_6 .array/port v00000281b5f9a350, 6;
E_00000281b5f28470/1 .event anyedge, v00000281b5f9a350_3, v00000281b5f9a350_4, v00000281b5f9a350_5, v00000281b5f9a350_6;
v00000281b5f9a350_7 .array/port v00000281b5f9a350, 7;
v00000281b5f9a350_8 .array/port v00000281b5f9a350, 8;
v00000281b5f9a350_9 .array/port v00000281b5f9a350, 9;
v00000281b5f9a350_10 .array/port v00000281b5f9a350, 10;
E_00000281b5f28470/2 .event anyedge, v00000281b5f9a350_7, v00000281b5f9a350_8, v00000281b5f9a350_9, v00000281b5f9a350_10;
v00000281b5f9a350_11 .array/port v00000281b5f9a350, 11;
v00000281b5f9a350_12 .array/port v00000281b5f9a350, 12;
v00000281b5f9a350_13 .array/port v00000281b5f9a350, 13;
v00000281b5f9a350_14 .array/port v00000281b5f9a350, 14;
E_00000281b5f28470/3 .event anyedge, v00000281b5f9a350_11, v00000281b5f9a350_12, v00000281b5f9a350_13, v00000281b5f9a350_14;
v00000281b5f9a350_15 .array/port v00000281b5f9a350, 15;
v00000281b5f9a350_16 .array/port v00000281b5f9a350, 16;
v00000281b5f9a350_17 .array/port v00000281b5f9a350, 17;
v00000281b5f9a350_18 .array/port v00000281b5f9a350, 18;
E_00000281b5f28470/4 .event anyedge, v00000281b5f9a350_15, v00000281b5f9a350_16, v00000281b5f9a350_17, v00000281b5f9a350_18;
v00000281b5f9a350_19 .array/port v00000281b5f9a350, 19;
v00000281b5f9a350_20 .array/port v00000281b5f9a350, 20;
v00000281b5f9a350_21 .array/port v00000281b5f9a350, 21;
v00000281b5f9a350_22 .array/port v00000281b5f9a350, 22;
E_00000281b5f28470/5 .event anyedge, v00000281b5f9a350_19, v00000281b5f9a350_20, v00000281b5f9a350_21, v00000281b5f9a350_22;
v00000281b5f9a350_23 .array/port v00000281b5f9a350, 23;
v00000281b5f9a350_24 .array/port v00000281b5f9a350, 24;
v00000281b5f9a350_25 .array/port v00000281b5f9a350, 25;
v00000281b5f9a350_26 .array/port v00000281b5f9a350, 26;
E_00000281b5f28470/6 .event anyedge, v00000281b5f9a350_23, v00000281b5f9a350_24, v00000281b5f9a350_25, v00000281b5f9a350_26;
v00000281b5f9a350_27 .array/port v00000281b5f9a350, 27;
v00000281b5f9a350_28 .array/port v00000281b5f9a350, 28;
v00000281b5f9a350_29 .array/port v00000281b5f9a350, 29;
v00000281b5f9a350_30 .array/port v00000281b5f9a350, 30;
E_00000281b5f28470/7 .event anyedge, v00000281b5f9a350_27, v00000281b5f9a350_28, v00000281b5f9a350_29, v00000281b5f9a350_30;
v00000281b5f9a350_31 .array/port v00000281b5f9a350, 31;
E_00000281b5f28470/8 .event anyedge, v00000281b5f9a350_31, v00000281b5f98870_0;
E_00000281b5f28470 .event/or E_00000281b5f28470/0, E_00000281b5f28470/1, E_00000281b5f28470/2, E_00000281b5f28470/3, E_00000281b5f28470/4, E_00000281b5f28470/5, E_00000281b5f28470/6, E_00000281b5f28470/7, E_00000281b5f28470/8;
S_00000281b5f9ae70 .scope begin, "$unm_blk_22" "$unm_blk_22" 15 11, 15 11 0, S_00000281b5f9b190;
 .timescale 0 0;
v00000281b5f99e50_0 .var/i "i", 31 0;
S_00000281b5f9b000 .scope module, "se" "SignExtend" 4 104, 16 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000281b5f98ff0_0 .net *"_ivl_1", 0 0, L_00000281b5f9cd30;  1 drivers
v00000281b5f99090_0 .net *"_ivl_2", 15 0, L_00000281b5f9b6b0;  1 drivers
v00000281b5f987d0_0 .net "a", 15 0, L_00000281b5f9c150;  1 drivers
v00000281b5f98d70_0 .net "y", 31 0, L_00000281b5f9c510;  alias, 1 drivers
L_00000281b5f9cd30 .part L_00000281b5f9c150, 15, 1;
LS_00000281b5f9b6b0_0_0 .concat [ 1 1 1 1], L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30;
LS_00000281b5f9b6b0_0_4 .concat [ 1 1 1 1], L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30;
LS_00000281b5f9b6b0_0_8 .concat [ 1 1 1 1], L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30;
LS_00000281b5f9b6b0_0_12 .concat [ 1 1 1 1], L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30, L_00000281b5f9cd30;
L_00000281b5f9b6b0 .concat [ 4 4 4 4], LS_00000281b5f9b6b0_0_0, LS_00000281b5f9b6b0_0_4, LS_00000281b5f9b6b0_0_8, LS_00000281b5f9b6b0_0_12;
L_00000281b5f9c510 .concat [ 16 16 0 0], L_00000281b5f9c150, L_00000281b5f9b6b0;
S_00000281b5f9b320 .scope module, "sl" "ShiftLeft" 4 109, 17 1 0, S_00000281b5f32a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000281b5f99270_0 .net "a", 31 0, L_00000281b5f9c510;  alias, 1 drivers
v00000281b5f99630_0 .var "y", 31 0;
E_00000281b5f29a30 .event anyedge, v00000281b5f978a0_0;
    .scope S_00000281b5ef65b0;
T_0 ;
    %wait E_00000281b5f281f0;
    %load/vec4 v00000281b5f98af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000281b5f99450_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000281b5f998b0_0;
    %assign/vec4 v00000281b5f99450_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000281b5f140d0;
T_1 ;
    %vpi_call/w 11 9 "$readmemb", "instructions.txt", v00000281b5f97080, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000281b5f140d0;
T_2 ;
    %wait E_00000281b5f281b0;
    %load/vec4 v00000281b5f971c0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000281b5f97080, 4;
    %store/vec4 v00000281b5f98200_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000281b5f159b0;
T_3 ;
    %wait E_00000281b5f287b0;
    %load/vec4 v00000281b5f97f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f983e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f982a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f97940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f96e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000281b5f381c0_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000281b5f1ad80;
T_4 ;
    %wait E_00000281b5f28870;
    %load/vec4 v00000281b5f37d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v00000281b5f38080_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 7, 7, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000281b5f37c20_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000281b5f9b190;
T_5 ;
    %fork t_1, S_00000281b5f9ae70;
    %jmp t_0;
    .scope S_00000281b5f9ae70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000281b5f99e50_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000281b5f99e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000281b5f99e50_0;
    %store/vec4a v00000281b5f9a350, 4, 0;
    %load/vec4 v00000281b5f99e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000281b5f99e50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_00000281b5f9b190;
t_0 %join;
    %end;
    .thread T_5;
    .scope S_00000281b5f9b190;
T_6 ;
    %wait E_00000281b5f28a70;
    %load/vec4 v00000281b5f98cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000281b5f9a2b0_0;
    %load/vec4 v00000281b5f98a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000281b5f9a350, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000281b5f9b190;
T_7 ;
    %wait E_00000281b5f28470;
    %load/vec4 v00000281b5f98910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000281b5f9a350, 4;
    %store/vec4 v00000281b5f9a3f0_0, 0, 32;
    %load/vec4 v00000281b5f98870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000281b5f9a350, 4;
    %store/vec4 v00000281b5f99310_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000281b5f39c80;
T_8 ;
    %wait E_00000281b5f28970;
    %load/vec4 v00000281b5f37680_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v00000281b5f37fe0_0;
    %load/vec4 v00000281b5f37540_0;
    %add;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v00000281b5f37fe0_0;
    %load/vec4 v00000281b5f37540_0;
    %sub;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v00000281b5f37fe0_0;
    %load/vec4 v00000281b5f37540_0;
    %and;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v00000281b5f37fe0_0;
    %load/vec4 v00000281b5f37540_0;
    %or;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v00000281b5f37540_0;
    %load/vec4 v00000281b5f37fe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v00000281b5f37fe0_0;
    %load/vec4 v00000281b5f37540_0;
    %div;
    %store/vec4 v00000281b5f374a0_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000281b5f15b40;
T_9 ;
    %fork t_3, S_00000281b5f14600;
    %jmp t_2;
    .scope S_00000281b5f14600;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000281b5f98480_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000281b5f98480_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000281b5f98480_0;
    %store/vec4a v00000281b5f97c60, 4, 0;
    %load/vec4 v00000281b5f98480_0;
    %addi 1, 0, 32;
    %store/vec4 v00000281b5f98480_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_00000281b5f15b40;
t_2 %join;
    %end;
    .thread T_9;
    .scope S_00000281b5f15b40;
T_10 ;
    %wait E_00000281b5f280b0;
    %load/vec4 v00000281b5f96680_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000281b5f97c60, 4;
    %store/vec4 v00000281b5f974e0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000281b5f15b40;
T_11 ;
    %wait E_00000281b5f28a70;
    %load/vec4 v00000281b5f97800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call/w 10 24 "$display", "ADDRESS: %h, VALUE: %d", &PV<v00000281b5f96680_0, 0, 6>, v00000281b5f96cc0_0 {0 0 0};
    %load/vec4 v00000281b5f96cc0_0;
    %load/vec4 v00000281b5f96680_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000281b5f97c60, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000281b5f9b320;
T_12 ;
    %wait E_00000281b5f29a30;
    %load/vec4 v00000281b5f99270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000281b5f99630_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000281b5f32890;
T_13 ;
    %vpi_call/w 3 12 "$dumpfile", "sim/mips_tb.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000281b5f32890 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f99d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281b5f99db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281b5f99db0_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000281b5f32890;
T_14 ;
    %delay 5, 0;
    %load/vec4 v00000281b5f99d10_0;
    %inv;
    %store/vec4 v00000281b5f99d10_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_00000281b5f32890;
T_15 ;
    %wait E_00000281b5f28a70;
    %vpi_call/w 3 28 "$display", "[%0t] t0 = %0d, t1 = %0d, t2 = %0d", $time, &A<v00000281b5f9a350, 8>, &A<v00000281b5f9a350, 9>, &A<v00000281b5f9a350, 10> {0 0 0};
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_mips.v";
    "src/mips.v";
    "src/alu.v";
    "src/adder.v";
    "src/control_unity.v";
    "src/alu_decoder.v";
    "src/main_decoder.v";
    "src/data_mem.v";
    "src/instr_mem.v";
    "src/mux32bits.v";
    "src/mux5bits.v";
    "src/pc.v";
    "src/reg_file.v";
    "src/sign_extend.v";
    "src/shift_left2.v";
