
first_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b58  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08008d38  08008d38  00009d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e08  08008e08  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e08  08008e08  00009e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e10  08008e10  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e10  08008e10  00009e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e14  08008e14  00009e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008e18  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bd4  200001d4  08008fec  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001da8  08008fec  0000ada8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c43  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003254  00000000  00000000  0001be47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  0001f0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b26  00000000  00000000  0001ffb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002780f  00000000  00000000  00020ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011db7  00000000  00000000  000482ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed3ae  00000000  00000000  0005a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147452  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004164  00000000  00000000  00147498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  0014b5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008d20 	.word	0x08008d20

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008d20 	.word	0x08008d20

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	b0a7      	sub	sp, #156	@ 0x9c
 80002c4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fa76 	bl	80007b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f867 	bl	800039c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 f8f7 	bl	80004c0 <MX_GPIO_Init>
  MX_FDCAN3_Init();
 80002d2:	f000 f8af 	bl	8000434 <MX_FDCAN3_Init>
  MX_USB_Device_Init();
 80002d6:	f007 fb65 	bl	80079a4 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */
  /* Accept ALL standard-ID messages into RX FIFO 0 */
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan3,
 80002da:	2301      	movs	r3, #1
 80002dc:	9300      	str	r3, [sp, #0]
 80002de:	2301      	movs	r3, #1
 80002e0:	2200      	movs	r2, #0
 80002e2:	2100      	movs	r1, #0
 80002e4:	4828      	ldr	r0, [pc, #160]	@ (8000388 <main+0xc8>)
 80002e6:	f000 fd63 	bl	8000db0 <HAL_FDCAN_ConfigGlobalFilter>
        FDCAN_ACCEPT_IN_RX_FIFO0,   /* non-matching ext frames  */
        FDCAN_REJECT_REMOTE,         /* reject remote std frames */
        FDCAN_REJECT_REMOTE);        /* reject remote ext frames */

    /* Start FDCAN */
    if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 80002ea:	4827      	ldr	r0, [pc, #156]	@ (8000388 <main+0xc8>)
 80002ec:	f000 fd91 	bl	8000e12 <HAL_FDCAN_Start>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <main+0x3a>
      Error_Handler();
 80002f6:	f000 f91d 	bl	8000534 <Error_Handler>
    }

    /* Enable interrupt: fires when a new message lands in RX FIFO 0 */
    if (HAL_FDCAN_ActivateNotification(&hfdcan3,
 80002fa:	2200      	movs	r2, #0
 80002fc:	2101      	movs	r1, #1
 80002fe:	4822      	ldr	r0, [pc, #136]	@ (8000388 <main+0xc8>)
 8000300:	f000 feb8 	bl	8001074 <HAL_FDCAN_ActivateNotification>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <main+0x4e>
          FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
      Error_Handler();
 800030a:	f000 f913 	bl	8000534 <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	    if (datacheck) {
 800030e:	4b1f      	ldr	r3, [pc, #124]	@ (800038c <main+0xcc>)
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	b2db      	uxtb	r3, r3
 8000314:	2b00      	cmp	r3, #0
 8000316:	d033      	beq.n	8000380 <main+0xc0>
	      char msg[100];
	      int len = snprintf(msg, sizeof(msg),
 8000318:	4b1d      	ldr	r3, [pc, #116]	@ (8000390 <main+0xd0>)
 800031a:	681b      	ldr	r3, [r3, #0]
	          "RX | ID=0x%03lX  Data=[%d %d %d %d %d %d %d %d]\r\n",
	          RxHeader.Identifier,
	          RxData[0], RxData[1], RxData[2], RxData[3],
 800031c:	4a1d      	ldr	r2, [pc, #116]	@ (8000394 <main+0xd4>)
 800031e:	7812      	ldrb	r2, [r2, #0]
	      int len = snprintf(msg, sizeof(msg),
 8000320:	4611      	mov	r1, r2
	          RxData[0], RxData[1], RxData[2], RxData[3],
 8000322:	4a1c      	ldr	r2, [pc, #112]	@ (8000394 <main+0xd4>)
 8000324:	7852      	ldrb	r2, [r2, #1]
	      int len = snprintf(msg, sizeof(msg),
 8000326:	4614      	mov	r4, r2
	          RxData[0], RxData[1], RxData[2], RxData[3],
 8000328:	4a1a      	ldr	r2, [pc, #104]	@ (8000394 <main+0xd4>)
 800032a:	7892      	ldrb	r2, [r2, #2]
	      int len = snprintf(msg, sizeof(msg),
 800032c:	4615      	mov	r5, r2
	          RxData[0], RxData[1], RxData[2], RxData[3],
 800032e:	4a19      	ldr	r2, [pc, #100]	@ (8000394 <main+0xd4>)
 8000330:	78d2      	ldrb	r2, [r2, #3]
	      int len = snprintf(msg, sizeof(msg),
 8000332:	4616      	mov	r6, r2
	          RxData[4], RxData[5], RxData[6], RxData[7]);
 8000334:	4a17      	ldr	r2, [pc, #92]	@ (8000394 <main+0xd4>)
 8000336:	7912      	ldrb	r2, [r2, #4]
	      int len = snprintf(msg, sizeof(msg),
 8000338:	60fa      	str	r2, [r7, #12]
	          RxData[4], RxData[5], RxData[6], RxData[7]);
 800033a:	4a16      	ldr	r2, [pc, #88]	@ (8000394 <main+0xd4>)
 800033c:	7952      	ldrb	r2, [r2, #5]
	      int len = snprintf(msg, sizeof(msg),
 800033e:	60ba      	str	r2, [r7, #8]
	          RxData[4], RxData[5], RxData[6], RxData[7]);
 8000340:	4a14      	ldr	r2, [pc, #80]	@ (8000394 <main+0xd4>)
 8000342:	7992      	ldrb	r2, [r2, #6]
	      int len = snprintf(msg, sizeof(msg),
 8000344:	607a      	str	r2, [r7, #4]
	          RxData[4], RxData[5], RxData[6], RxData[7]);
 8000346:	4a13      	ldr	r2, [pc, #76]	@ (8000394 <main+0xd4>)
 8000348:	79d2      	ldrb	r2, [r2, #7]
	      int len = snprintf(msg, sizeof(msg),
 800034a:	f107 0010 	add.w	r0, r7, #16
 800034e:	9207      	str	r2, [sp, #28]
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	9206      	str	r2, [sp, #24]
 8000354:	68ba      	ldr	r2, [r7, #8]
 8000356:	9205      	str	r2, [sp, #20]
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	9204      	str	r2, [sp, #16]
 800035c:	9603      	str	r6, [sp, #12]
 800035e:	9502      	str	r5, [sp, #8]
 8000360:	9401      	str	r4, [sp, #4]
 8000362:	9100      	str	r1, [sp, #0]
 8000364:	4a0c      	ldr	r2, [pc, #48]	@ (8000398 <main+0xd8>)
 8000366:	2164      	movs	r1, #100	@ 0x64
 8000368:	f008 f826 	bl	80083b8 <sniprintf>
 800036c:	6778      	str	r0, [r7, #116]	@ 0x74

	      CDC_Transmit_FS((uint8_t *)msg, len);
 800036e:	f107 0310 	add.w	r3, r7, #16
 8000372:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000374:	4618      	mov	r0, r3
 8000376:	f007 fbd3 	bl	8007b20 <CDC_Transmit_FS>
	      datacheck = 0;
 800037a:	4b04      	ldr	r3, [pc, #16]	@ (800038c <main+0xcc>)
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]
	    }

	    HAL_Delay(10);
 8000380:	200a      	movs	r0, #10
 8000382:	f000 fa89 	bl	8000898 <HAL_Delay>
	    if (datacheck) {
 8000386:	e7c2      	b.n	800030e <main+0x4e>
 8000388:	200001f0 	.word	0x200001f0
 800038c:	20000284 	.word	0x20000284
 8000390:	20000254 	.word	0x20000254
 8000394:	2000027c 	.word	0x2000027c
 8000398:	08008d38 	.word	0x08008d38

0800039c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b094      	sub	sp, #80	@ 0x50
 80003a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003a2:	f107 0318 	add.w	r3, r7, #24
 80003a6:	2238      	movs	r2, #56	@ 0x38
 80003a8:	2100      	movs	r1, #0
 80003aa:	4618      	mov	r0, r3
 80003ac:	f008 f83a 	bl	8008424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b0:	1d3b      	adds	r3, r7, #4
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]
 80003b8:	609a      	str	r2, [r3, #8]
 80003ba:	60da      	str	r2, [r3, #12]
 80003bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003c2:	f003 f819 	bl	80033f8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003c6:	2302      	movs	r3, #2
 80003c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003d0:	2340      	movs	r3, #64	@ 0x40
 80003d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d4:	2302      	movs	r3, #2
 80003d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003d8:	2302      	movs	r3, #2
 80003da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80003dc:	2301      	movs	r3, #1
 80003de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80003e0:	230c      	movs	r3, #12
 80003e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003e4:	2302      	movs	r3, #2
 80003e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80003e8:	2304      	movs	r3, #4
 80003ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003ec:	2302      	movs	r3, #2
 80003ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f0:	f107 0318 	add.w	r3, r7, #24
 80003f4:	4618      	mov	r0, r3
 80003f6:	f003 f8b3 	bl	8003560 <HAL_RCC_OscConfig>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d001      	beq.n	8000404 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000400:	f000 f898 	bl	8000534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000404:	230f      	movs	r3, #15
 8000406:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000408:	2301      	movs	r3, #1
 800040a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040c:	2300      	movs	r3, #0
 800040e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000410:	2300      	movs	r3, #0
 8000412:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000418:	1d3b      	adds	r3, r7, #4
 800041a:	2100      	movs	r1, #0
 800041c:	4618      	mov	r0, r3
 800041e:	f003 fbb1 	bl	8003b84 <HAL_RCC_ClockConfig>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000428:	f000 f884 	bl	8000534 <Error_Handler>
  }
}
 800042c:	bf00      	nop
 800042e:	3750      	adds	r7, #80	@ 0x50
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}

08000434 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8000438:	4b1f      	ldr	r3, [pc, #124]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800043a:	4a20      	ldr	r2, [pc, #128]	@ (80004bc <MX_FDCAN3_Init+0x88>)
 800043c:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800043e:	4b1e      	ldr	r3, [pc, #120]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000440:	2200      	movs	r2, #0
 8000442:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000444:	4b1c      	ldr	r3, [pc, #112]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800044a:	4b1b      	ldr	r3, [pc, #108]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800044c:	2200      	movs	r2, #0
 800044e:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = ENABLE;
 8000450:	4b19      	ldr	r3, [pc, #100]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000452:	2201      	movs	r2, #1
 8000454:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8000456:	4b18      	ldr	r3, [pc, #96]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000458:	2200      	movs	r2, #0
 800045a:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 800045c:	4b16      	ldr	r3, [pc, #88]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800045e:	2200      	movs	r2, #0
 8000460:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 2;
 8000462:	4b15      	ldr	r3, [pc, #84]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000464:	2202      	movs	r2, #2
 8000466:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8000468:	4b13      	ldr	r3, [pc, #76]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800046a:	2201      	movs	r2, #1
 800046c:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 13;
 800046e:	4b12      	ldr	r3, [pc, #72]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000470:	220d      	movs	r2, #13
 8000472:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8000474:	4b10      	ldr	r3, [pc, #64]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000476:	2202      	movs	r2, #2
 8000478:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 800047a:	4b0f      	ldr	r3, [pc, #60]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800047c:	2201      	movs	r2, #1
 800047e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8000480:	4b0d      	ldr	r3, [pc, #52]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000482:	2201      	movs	r2, #1
 8000484:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8000486:	4b0c      	ldr	r3, [pc, #48]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000488:	2201      	movs	r2, #1
 800048a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 800048c:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800048e:	2201      	movs	r2, #1
 8000490:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.StdFiltersNbr = 0;
 8000492:	4b09      	ldr	r3, [pc, #36]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 8000494:	2200      	movs	r2, #0
 8000496:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8000498:	4b07      	ldr	r3, [pc, #28]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 800049a:	2200      	movs	r2, #0
 800049c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800049e:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 80004a4:	4804      	ldr	r0, [pc, #16]	@ (80004b8 <MX_FDCAN3_Init+0x84>)
 80004a6:	f000 fb29 	bl	8000afc <HAL_FDCAN_Init>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_FDCAN3_Init+0x80>
  {
    Error_Handler();
 80004b0:	f000 f840 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	200001f0 	.word	0x200001f0
 80004bc:	40006c00 	.word	0x40006c00

080004c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c6:	4b09      	ldr	r3, [pc, #36]	@ (80004ec <MX_GPIO_Init+0x2c>)
 80004c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ca:	4a08      	ldr	r2, [pc, #32]	@ (80004ec <MX_GPIO_Init+0x2c>)
 80004cc:	f043 0301 	orr.w	r3, r3, #1
 80004d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004d2:	4b06      	ldr	r3, [pc, #24]	@ (80004ec <MX_GPIO_Init+0x2c>)
 80004d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d6:	f003 0301 	and.w	r3, r3, #1
 80004da:	607b      	str	r3, [r7, #4]
 80004dc:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40021000 	.word	0x40021000

080004f0 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	f003 0301 	and.w	r3, r3, #1
 8000500:	2b00      	cmp	r3, #0
 8000502:	d00d      	beq.n	8000520 <HAL_FDCAN_RxFifo0Callback+0x30>
  {
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8000504:	4b08      	ldr	r3, [pc, #32]	@ (8000528 <HAL_FDCAN_RxFifo0Callback+0x38>)
 8000506:	4a09      	ldr	r2, [pc, #36]	@ (800052c <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8000508:	2140      	movs	r1, #64	@ 0x40
 800050a:	6878      	ldr	r0, [r7, #4]
 800050c:	f000 fcaa 	bl	8000e64 <HAL_FDCAN_GetRxMessage>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <HAL_FDCAN_RxFifo0Callback+0x2a>
      Error_Handler();
 8000516:	f000 f80d 	bl	8000534 <Error_Handler>
    }
    datacheck = 1;
 800051a:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <HAL_FDCAN_RxFifo0Callback+0x40>)
 800051c:	2201      	movs	r2, #1
 800051e:	701a      	strb	r2, [r3, #0]
  }
}
 8000520:	bf00      	nop
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	2000027c 	.word	0x2000027c
 800052c:	20000254 	.word	0x20000254
 8000530:	20000284 	.word	0x20000284

08000534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000538:	b672      	cpsid	i
}
 800053a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800053c:	bf00      	nop
 800053e:	e7fd      	b.n	800053c <Error_Handler+0x8>

08000540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000546:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <HAL_MspInit+0x44>)
 8000548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800054a:	4a0e      	ldr	r2, [pc, #56]	@ (8000584 <HAL_MspInit+0x44>)
 800054c:	f043 0301 	orr.w	r3, r3, #1
 8000550:	6613      	str	r3, [r2, #96]	@ 0x60
 8000552:	4b0c      	ldr	r3, [pc, #48]	@ (8000584 <HAL_MspInit+0x44>)
 8000554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055e:	4b09      	ldr	r3, [pc, #36]	@ (8000584 <HAL_MspInit+0x44>)
 8000560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000562:	4a08      	ldr	r2, [pc, #32]	@ (8000584 <HAL_MspInit+0x44>)
 8000564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000568:	6593      	str	r3, [r2, #88]	@ 0x58
 800056a:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <HAL_MspInit+0x44>)
 800056c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800056e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000572:	603b      	str	r3, [r7, #0]
 8000574:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000576:	f002 ffe3 	bl	8003540 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	40021000 	.word	0x40021000

08000588 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b09e      	sub	sp, #120	@ 0x78
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000590:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2254      	movs	r2, #84	@ 0x54
 80005a6:	2100      	movs	r1, #0
 80005a8:	4618      	mov	r0, r3
 80005aa:	f007 ff3b 	bl	8008424 <memset>
  if(hfdcan->Instance==FDCAN3)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a24      	ldr	r2, [pc, #144]	@ (8000644 <HAL_FDCAN_MspInit+0xbc>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d141      	bne.n	800063c <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80005b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005bc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80005be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80005c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005c4:	f107 0310 	add.w	r3, r7, #16
 80005c8:	4618      	mov	r0, r3
 80005ca:	f003 fcbf 	bl	8003f4c <HAL_RCCEx_PeriphCLKConfig>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80005d4:	f7ff ffae 	bl	8000534 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80005d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000648 <HAL_FDCAN_MspInit+0xc0>)
 80005da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000648 <HAL_FDCAN_MspInit+0xc0>)
 80005de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80005e4:	4b18      	ldr	r3, [pc, #96]	@ (8000648 <HAL_FDCAN_MspInit+0xc0>)
 80005e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f0:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <HAL_FDCAN_MspInit+0xc0>)
 80005f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f4:	4a14      	ldr	r2, [pc, #80]	@ (8000648 <HAL_FDCAN_MspInit+0xc0>)
 80005f6:	f043 0301 	orr.w	r3, r3, #1
 80005fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005fc:	4b12      	ldr	r3, [pc, #72]	@ (8000648 <HAL_FDCAN_MspInit+0xc0>)
 80005fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000600:	f003 0301 	and.w	r3, r3, #1
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PA8     ------> FDCAN3_RX
    PA15     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000608:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 800060c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800060e:	2302      	movs	r3, #2
 8000610:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000616:	2300      	movs	r3, #0
 8000618:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 800061a:	230b      	movs	r3, #11
 800061c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000622:	4619      	mov	r1, r3
 8000624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000628:	f001 f812 	bl	8001650 <HAL_GPIO_Init>

    /* FDCAN3 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 800062c:	2200      	movs	r2, #0
 800062e:	2100      	movs	r1, #0
 8000630:	2058      	movs	r0, #88	@ 0x58
 8000632:	f000 fa2e 	bl	8000a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8000636:	2058      	movs	r0, #88	@ 0x58
 8000638:	f000 fa45 	bl	8000ac6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN3_MspInit 1 */

  }

}
 800063c:	bf00      	nop
 800063e:	3778      	adds	r7, #120	@ 0x78
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40006c00 	.word	0x40006c00
 8000648:	40021000 	.word	0x40021000

0800064c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <NMI_Handler+0x4>

08000654 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <HardFault_Handler+0x4>

0800065c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <MemManage_Handler+0x4>

08000664 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <BusFault_Handler+0x4>

0800066c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <UsageFault_Handler+0x4>

08000674 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a2:	f000 f8db 	bl	800085c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80006b0:	4802      	ldr	r0, [pc, #8]	@ (80006bc <USB_LP_IRQHandler+0x10>)
 80006b2:	f001 fa49 	bl	8001b48 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20001764 	.word	0x20001764

080006c0 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80006c4:	4802      	ldr	r0, [pc, #8]	@ (80006d0 <FDCAN3_IT0_IRQHandler+0x10>)
 80006c6:	f000 fdbb 	bl	8001240 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200001f0 	.word	0x200001f0

080006d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006dc:	4a14      	ldr	r2, [pc, #80]	@ (8000730 <_sbrk+0x5c>)
 80006de:	4b15      	ldr	r3, [pc, #84]	@ (8000734 <_sbrk+0x60>)
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006e8:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <_sbrk+0x64>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d102      	bne.n	80006f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006f0:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <_sbrk+0x64>)
 80006f2:	4a12      	ldr	r2, [pc, #72]	@ (800073c <_sbrk+0x68>)
 80006f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006f6:	4b10      	ldr	r3, [pc, #64]	@ (8000738 <_sbrk+0x64>)
 80006f8:	681a      	ldr	r2, [r3, #0]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4413      	add	r3, r2
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	429a      	cmp	r2, r3
 8000702:	d207      	bcs.n	8000714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000704:	f007 fe96 	bl	8008434 <__errno>
 8000708:	4603      	mov	r3, r0
 800070a:	220c      	movs	r2, #12
 800070c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800070e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000712:	e009      	b.n	8000728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <_sbrk+0x64>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800071a:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <_sbrk+0x64>)
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4413      	add	r3, r2
 8000722:	4a05      	ldr	r2, [pc, #20]	@ (8000738 <_sbrk+0x64>)
 8000724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000726:	68fb      	ldr	r3, [r7, #12]
}
 8000728:	4618      	mov	r0, r3
 800072a:	3718      	adds	r7, #24
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20020000 	.word	0x20020000
 8000734:	00000400 	.word	0x00000400
 8000738:	20000288 	.word	0x20000288
 800073c:	20001da8 	.word	0x20001da8

08000740 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <SystemInit+0x20>)
 8000746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800074a:	4a05      	ldr	r2, [pc, #20]	@ (8000760 <SystemInit+0x20>)
 800074c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000750:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000764:	480d      	ldr	r0, [pc, #52]	@ (800079c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000766:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000768:	f7ff ffea 	bl	8000740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800076c:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800076e:	490d      	ldr	r1, [pc, #52]	@ (80007a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000770:	4a0d      	ldr	r2, [pc, #52]	@ (80007a8 <LoopForever+0xe>)
  movs r3, #0
 8000772:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000774:	e002      	b.n	800077c <LoopCopyDataInit>

08000776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800077a:	3304      	adds	r3, #4

0800077c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800077c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800077e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000780:	d3f9      	bcc.n	8000776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000782:	4a0a      	ldr	r2, [pc, #40]	@ (80007ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000784:	4c0a      	ldr	r4, [pc, #40]	@ (80007b0 <LoopForever+0x16>)
  movs r3, #0
 8000786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000788:	e001      	b.n	800078e <LoopFillZerobss>

0800078a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800078a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800078c:	3204      	adds	r2, #4

0800078e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800078e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000790:	d3fb      	bcc.n	800078a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000792:	f007 fe55 	bl	8008440 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000796:	f7ff fd93 	bl	80002c0 <main>

0800079a <LoopForever>:

LoopForever:
    b LoopForever
 800079a:	e7fe      	b.n	800079a <LoopForever>
  ldr   r0, =_estack
 800079c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007a4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80007a8:	08008e18 	.word	0x08008e18
  ldr r2, =_sbss
 80007ac:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80007b0:	20001da8 	.word	0x20001da8

080007b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007b4:	e7fe      	b.n	80007b4 <ADC1_2_IRQHandler>

080007b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007bc:	2300      	movs	r3, #0
 80007be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c0:	2003      	movs	r0, #3
 80007c2:	f000 f95b 	bl	8000a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007c6:	200f      	movs	r0, #15
 80007c8:	f000 f80e 	bl	80007e8 <HAL_InitTick>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d002      	beq.n	80007d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	71fb      	strb	r3, [r7, #7]
 80007d6:	e001      	b.n	80007dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007d8:	f7ff feb2 	bl	8000540 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007dc:	79fb      	ldrb	r3, [r7, #7]

}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007f0:	2300      	movs	r3, #0
 80007f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80007f4:	4b16      	ldr	r3, [pc, #88]	@ (8000850 <HAL_InitTick+0x68>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d022      	beq.n	8000842 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80007fc:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <HAL_InitTick+0x6c>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4b13      	ldr	r3, [pc, #76]	@ (8000850 <HAL_InitTick+0x68>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000808:	fbb1 f3f3 	udiv	r3, r1, r3
 800080c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000810:	4618      	mov	r0, r3
 8000812:	f000 f966 	bl	8000ae2 <HAL_SYSTICK_Config>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d10f      	bne.n	800083c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b0f      	cmp	r3, #15
 8000820:	d809      	bhi.n	8000836 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000822:	2200      	movs	r2, #0
 8000824:	6879      	ldr	r1, [r7, #4]
 8000826:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800082a:	f000 f932 	bl	8000a92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800082e:	4a0a      	ldr	r2, [pc, #40]	@ (8000858 <HAL_InitTick+0x70>)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	e007      	b.n	8000846 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000836:	2301      	movs	r3, #1
 8000838:	73fb      	strb	r3, [r7, #15]
 800083a:	e004      	b.n	8000846 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800083c:	2301      	movs	r3, #1
 800083e:	73fb      	strb	r3, [r7, #15]
 8000840:	e001      	b.n	8000846 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000842:	2301      	movs	r3, #1
 8000844:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000846:	7bfb      	ldrb	r3, [r7, #15]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20000008 	.word	0x20000008
 8000854:	20000000 	.word	0x20000000
 8000858:	20000004 	.word	0x20000004

0800085c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000860:	4b05      	ldr	r3, [pc, #20]	@ (8000878 <HAL_IncTick+0x1c>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <HAL_IncTick+0x20>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4413      	add	r3, r2
 800086a:	4a03      	ldr	r2, [pc, #12]	@ (8000878 <HAL_IncTick+0x1c>)
 800086c:	6013      	str	r3, [r2, #0]
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	2000028c 	.word	0x2000028c
 800087c:	20000008 	.word	0x20000008

08000880 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  return uwTick;
 8000884:	4b03      	ldr	r3, [pc, #12]	@ (8000894 <HAL_GetTick+0x14>)
 8000886:	681b      	ldr	r3, [r3, #0]
}
 8000888:	4618      	mov	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	2000028c 	.word	0x2000028c

08000898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008a0:	f7ff ffee 	bl	8000880 <HAL_GetTick>
 80008a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008b0:	d004      	beq.n	80008bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80008b2:	4b09      	ldr	r3, [pc, #36]	@ (80008d8 <HAL_Delay+0x40>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	68fa      	ldr	r2, [r7, #12]
 80008b8:	4413      	add	r3, r2
 80008ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008bc:	bf00      	nop
 80008be:	f7ff ffdf 	bl	8000880 <HAL_GetTick>
 80008c2:	4602      	mov	r2, r0
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	1ad3      	subs	r3, r2, r3
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d8f7      	bhi.n	80008be <HAL_Delay+0x26>
  {
  }
}
 80008ce:	bf00      	nop
 80008d0:	bf00      	nop
 80008d2:	3710      	adds	r7, #16
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000008 	.word	0x20000008

080008dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f003 0307 	and.w	r3, r3, #7
 80008ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <__NVIC_SetPriorityGrouping+0x44>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008f8:	4013      	ands	r3, r2
 80008fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000904:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800090c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800090e:	4a04      	ldr	r2, [pc, #16]	@ (8000920 <__NVIC_SetPriorityGrouping+0x44>)
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	60d3      	str	r3, [r2, #12]
}
 8000914:	bf00      	nop
 8000916:	3714      	adds	r7, #20
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	e000ed00 	.word	0xe000ed00

08000924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000928:	4b04      	ldr	r3, [pc, #16]	@ (800093c <__NVIC_GetPriorityGrouping+0x18>)
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	0a1b      	lsrs	r3, r3, #8
 800092e:	f003 0307 	and.w	r3, r3, #7
}
 8000932:	4618      	mov	r0, r3
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800094a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094e:	2b00      	cmp	r3, #0
 8000950:	db0b      	blt.n	800096a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000952:	79fb      	ldrb	r3, [r7, #7]
 8000954:	f003 021f 	and.w	r2, r3, #31
 8000958:	4907      	ldr	r1, [pc, #28]	@ (8000978 <__NVIC_EnableIRQ+0x38>)
 800095a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095e:	095b      	lsrs	r3, r3, #5
 8000960:	2001      	movs	r0, #1
 8000962:	fa00 f202 	lsl.w	r2, r0, r2
 8000966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800096a:	bf00      	nop
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	e000e100 	.word	0xe000e100

0800097c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	6039      	str	r1, [r7, #0]
 8000986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098c:	2b00      	cmp	r3, #0
 800098e:	db0a      	blt.n	80009a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	b2da      	uxtb	r2, r3
 8000994:	490c      	ldr	r1, [pc, #48]	@ (80009c8 <__NVIC_SetPriority+0x4c>)
 8000996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099a:	0112      	lsls	r2, r2, #4
 800099c:	b2d2      	uxtb	r2, r2
 800099e:	440b      	add	r3, r1
 80009a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009a4:	e00a      	b.n	80009bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	4908      	ldr	r1, [pc, #32]	@ (80009cc <__NVIC_SetPriority+0x50>)
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	f003 030f 	and.w	r3, r3, #15
 80009b2:	3b04      	subs	r3, #4
 80009b4:	0112      	lsls	r2, r2, #4
 80009b6:	b2d2      	uxtb	r2, r2
 80009b8:	440b      	add	r3, r1
 80009ba:	761a      	strb	r2, [r3, #24]
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	e000e100 	.word	0xe000e100
 80009cc:	e000ed00 	.word	0xe000ed00

080009d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b089      	sub	sp, #36	@ 0x24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	f003 0307 	and.w	r3, r3, #7
 80009e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009e4:	69fb      	ldr	r3, [r7, #28]
 80009e6:	f1c3 0307 	rsb	r3, r3, #7
 80009ea:	2b04      	cmp	r3, #4
 80009ec:	bf28      	it	cs
 80009ee:	2304      	movcs	r3, #4
 80009f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	3304      	adds	r3, #4
 80009f6:	2b06      	cmp	r3, #6
 80009f8:	d902      	bls.n	8000a00 <NVIC_EncodePriority+0x30>
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	3b03      	subs	r3, #3
 80009fe:	e000      	b.n	8000a02 <NVIC_EncodePriority+0x32>
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	43da      	mvns	r2, r3
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	401a      	ands	r2, r3
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a22:	43d9      	mvns	r1, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a28:	4313      	orrs	r3, r2
         );
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3724      	adds	r7, #36	@ 0x24
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
	...

08000a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	3b01      	subs	r3, #1
 8000a44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a48:	d301      	bcc.n	8000a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e00f      	b.n	8000a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a78 <SysTick_Config+0x40>)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a56:	210f      	movs	r1, #15
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a5c:	f7ff ff8e 	bl	800097c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a60:	4b05      	ldr	r3, [pc, #20]	@ (8000a78 <SysTick_Config+0x40>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a66:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <SysTick_Config+0x40>)
 8000a68:	2207      	movs	r2, #7
 8000a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	e000e010 	.word	0xe000e010

08000a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff ff29 	bl	80008dc <__NVIC_SetPriorityGrouping>
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b086      	sub	sp, #24
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	4603      	mov	r3, r0
 8000a9a:	60b9      	str	r1, [r7, #8]
 8000a9c:	607a      	str	r2, [r7, #4]
 8000a9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000aa0:	f7ff ff40 	bl	8000924 <__NVIC_GetPriorityGrouping>
 8000aa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	68b9      	ldr	r1, [r7, #8]
 8000aaa:	6978      	ldr	r0, [r7, #20]
 8000aac:	f7ff ff90 	bl	80009d0 <NVIC_EncodePriority>
 8000ab0:	4602      	mov	r2, r0
 8000ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ab6:	4611      	mov	r1, r2
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff5f 	bl	800097c <__NVIC_SetPriority>
}
 8000abe:	bf00      	nop
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	4603      	mov	r3, r0
 8000ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff33 	bl	8000940 <__NVIC_EnableIRQ>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff ffa4 	bl	8000a38 <SysTick_Config>
 8000af0:	4603      	mov	r3, r0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d101      	bne.n	8000b0e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e147      	b.n	8000d9e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d106      	bne.n	8000b28 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff fd30 	bl	8000588 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	699a      	ldr	r2, [r3, #24]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f022 0210 	bic.w	r2, r2, #16
 8000b36:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b38:	f7ff fea2 	bl	8000880 <HAL_GetTick>
 8000b3c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000b3e:	e012      	b.n	8000b66 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000b40:	f7ff fe9e 	bl	8000880 <HAL_GetTick>
 8000b44:	4602      	mov	r2, r0
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	2b0a      	cmp	r3, #10
 8000b4c:	d90b      	bls.n	8000b66 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b52:	f043 0201 	orr.w	r2, r3, #1
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e11b      	b.n	8000d9e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f003 0308 	and.w	r3, r3, #8
 8000b70:	2b08      	cmp	r3, #8
 8000b72:	d0e5      	beq.n	8000b40 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	699a      	ldr	r2, [r3, #24]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f042 0201 	orr.w	r2, r2, #1
 8000b82:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b84:	f7ff fe7c 	bl	8000880 <HAL_GetTick>
 8000b88:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000b8a:	e012      	b.n	8000bb2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000b8c:	f7ff fe78 	bl	8000880 <HAL_GetTick>
 8000b90:	4602      	mov	r2, r0
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	2b0a      	cmp	r3, #10
 8000b98:	d90b      	bls.n	8000bb2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b9e:	f043 0201 	orr.w	r2, r3, #1
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2203      	movs	r2, #3
 8000baa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e0f5      	b.n	8000d9e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f003 0301 	and.w	r3, r3, #1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d0e5      	beq.n	8000b8c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	699a      	ldr	r2, [r3, #24]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f042 0202 	orr.w	r2, r2, #2
 8000bce:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a74      	ldr	r2, [pc, #464]	@ (8000da8 <HAL_FDCAN_Init+0x2ac>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d103      	bne.n	8000be2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000bda:	4a74      	ldr	r2, [pc, #464]	@ (8000dac <HAL_FDCAN_Init+0x2b0>)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	7c1b      	ldrb	r3, [r3, #16]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d108      	bne.n	8000bfc <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	699a      	ldr	r2, [r3, #24]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000bf8:	619a      	str	r2, [r3, #24]
 8000bfa:	e007      	b.n	8000c0c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	699a      	ldr	r2, [r3, #24]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c0a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	7c5b      	ldrb	r3, [r3, #17]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d108      	bne.n	8000c26 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	699a      	ldr	r2, [r3, #24]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000c22:	619a      	str	r2, [r3, #24]
 8000c24:	e007      	b.n	8000c36 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	699a      	ldr	r2, [r3, #24]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000c34:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	7c9b      	ldrb	r3, [r3, #18]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d108      	bne.n	8000c50 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	699a      	ldr	r2, [r3, #24]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000c4c:	619a      	str	r2, [r3, #24]
 8000c4e:	e007      	b.n	8000c60 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	699a      	ldr	r2, [r3, #24]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000c5e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	689a      	ldr	r2, [r3, #8]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	430a      	orrs	r2, r1
 8000c74:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	699a      	ldr	r2, [r3, #24]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000c84:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	691a      	ldr	r2, [r3, #16]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f022 0210 	bic.w	r2, r2, #16
 8000c94:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d108      	bne.n	8000cb0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	699a      	ldr	r2, [r3, #24]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f042 0204 	orr.w	r2, r2, #4
 8000cac:	619a      	str	r2, [r3, #24]
 8000cae:	e02c      	b.n	8000d0a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d028      	beq.n	8000d0a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	2b02      	cmp	r3, #2
 8000cbe:	d01c      	beq.n	8000cfa <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	699a      	ldr	r2, [r3, #24]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000cce:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	691a      	ldr	r2, [r3, #16]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f042 0210 	orr.w	r2, r2, #16
 8000cde:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	2b03      	cmp	r3, #3
 8000ce6:	d110      	bne.n	8000d0a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	699a      	ldr	r2, [r3, #24]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f042 0220 	orr.w	r2, r2, #32
 8000cf6:	619a      	str	r2, [r3, #24]
 8000cf8:	e007      	b.n	8000d0a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	699a      	ldr	r2, [r3, #24]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f042 0220 	orr.w	r2, r2, #32
 8000d08:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	69db      	ldr	r3, [r3, #28]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d1a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6a1b      	ldr	r3, [r3, #32]
 8000d20:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000d22:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000d32:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d34:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000d3e:	d115      	bne.n	8000d6c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d44:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d4e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d54:	3b01      	subs	r3, #1
 8000d56:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000d58:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d60:	3b01      	subs	r3, #1
 8000d62:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000d68:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d6a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f000 fbf8 	bl	8001578 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2201      	movs	r2, #1
 8000d98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40006400 	.word	0x40006400
 8000dac:	40006500 	.word	0x40006500

08000db0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
 8000dbc:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d116      	bne.n	8000df8 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000dd2:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	011a      	lsls	r2, r3, #4
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	431a      	orrs	r2, r3
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	431a      	orrs	r2, r3
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	431a      	orrs	r2, r3
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	430a      	orrs	r2, r1
 8000df0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8000df4:	2300      	movs	r3, #0
 8000df6:	e006      	b.n	8000e06 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dfc:	f043 0204 	orr.w	r2, r3, #4
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
  }
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b083      	sub	sp, #12
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d110      	bne.n	8000e48 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2202      	movs	r2, #2
 8000e2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	699a      	ldr	r2, [r3, #24]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f022 0201 	bic.w	r2, r2, #1
 8000e3c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8000e44:	2300      	movs	r3, #0
 8000e46:	e006      	b.n	8000e56 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e4c:	f043 0204 	orr.w	r2, r3, #4
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
  }
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b08b      	sub	sp, #44	@ 0x2c
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	60b9      	str	r1, [r7, #8]
 8000e6e:	607a      	str	r2, [r7, #4]
 8000e70:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000e78:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8000e7a:	7efb      	ldrb	r3, [r7, #27]
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	f040 80ea 	bne.w	8001056 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	2b40      	cmp	r3, #64	@ 0x40
 8000e86:	d138      	bne.n	8000efa <HAL_FDCAN_GetRxMessage+0x96>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e90:	f003 030f 	and.w	r3, r3, #15
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d107      	bne.n	8000ea8 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e0dd      	b.n	8001064 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Calculate Rx FIFO 0 element index */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	f003 0303 	and.w	r3, r3, #3
 8000eb6:	61fb      	str	r3, [r7, #28]

        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ec0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ec8:	d10d      	bne.n	8000ee6 <HAL_FDCAN_GetRxMessage+0x82>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ed2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ed6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000eda:	d104      	bne.n	8000ee6 <HAL_FDCAN_GetRxMessage+0x82>
          {
            /* When overwrite status is on discard first message in FIFO */
            /* GetIndex is incremented by one and wraps to 0 in case it overflows the FIFO size */
            GetIndex = (GetIndex + 1U) & SRAMCAN_RF0_NBR;
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8000eea:	69fa      	ldr	r2, [r7, #28]
 8000eec:	4613      	mov	r3, r2
 8000eee:	00db      	lsls	r3, r3, #3
 8000ef0:	4413      	add	r3, r2
 8000ef2:	00db      	lsls	r3, r3, #3
 8000ef4:	440b      	add	r3, r1
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ef8:	e037      	b.n	8000f6a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f02:	f003 030f 	and.w	r3, r3, #15
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d107      	bne.n	8000f1a <HAL_FDCAN_GetRxMessage+0xb6>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e0a4      	b.n	8001064 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Calculate Rx FIFO 1 element index */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f22:	0a1b      	lsrs	r3, r3, #8
 8000f24:	f003 0303 	and.w	r3, r3, #3
 8000f28:	61fb      	str	r3, [r7, #28]

        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000f36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f3a:	d10d      	bne.n	8000f58 <HAL_FDCAN_GetRxMessage+0xf4>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000f4c:	d104      	bne.n	8000f58 <HAL_FDCAN_GetRxMessage+0xf4>
          {
            /* When overwrite status is on discard first message in FIFO */
            /* GetIndex is incremented by one and wraps to 0 in case it overflows the FIFO size */
            GetIndex = (GetIndex + 1U) & SRAMCAN_RF1_NBR;
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3301      	adds	r3, #1
 8000f52:	f003 0303 	and.w	r3, r3, #3
 8000f56:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8000f5c:	69fa      	ldr	r2, [r7, #28]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	4413      	add	r3, r2
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	440b      	add	r3, r1
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d107      	bne.n	8000f8e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	0c9b      	lsrs	r3, r3, #18
 8000f84:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	e005      	b.n	8000f9a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8000fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8000fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	0c1b      	lsrs	r3, r3, #16
 8000fc8:	f003 020f 	and.w	r2, r3, #15
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	0e1b      	lsrs	r3, r3, #24
 8000fee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8000ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	0fda      	lsrs	r2, r3, #31
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001002:	3304      	adds	r3, #4
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001008:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800100a:	2300      	movs	r3, #0
 800100c:	623b      	str	r3, [r7, #32]
 800100e:	e00a      	b.n	8001026 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	441a      	add	r2, r3
 8001016:	6839      	ldr	r1, [r7, #0]
 8001018:	6a3b      	ldr	r3, [r7, #32]
 800101a:	440b      	add	r3, r1
 800101c:	7812      	ldrb	r2, [r2, #0]
 800101e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001020:	6a3b      	ldr	r3, [r7, #32]
 8001022:	3301      	adds	r3, #1
 8001024:	623b      	str	r3, [r7, #32]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	4a11      	ldr	r2, [pc, #68]	@ (8001070 <HAL_FDCAN_GetRxMessage+0x20c>)
 800102c:	5cd3      	ldrb	r3, [r2, r3]
 800102e:	461a      	mov	r2, r3
 8001030:	6a3b      	ldr	r3, [r7, #32]
 8001032:	4293      	cmp	r3, r2
 8001034:	d3ec      	bcc.n	8001010 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	2b40      	cmp	r3, #64	@ 0x40
 800103a:	d105      	bne.n	8001048 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	69fa      	ldr	r2, [r7, #28]
 8001042:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001046:	e004      	b.n	8001052 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	69fa      	ldr	r2, [r7, #28]
 800104e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001052:	2300      	movs	r3, #0
 8001054:	e006      	b.n	8001064 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800105a:	f043 0208 	orr.w	r2, r3, #8
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
  }
}
 8001064:	4618      	mov	r0, r3
 8001066:	372c      	adds	r7, #44	@ 0x2c
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	08008dc4 	.word	0x08008dc4

08001074 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001074:	b480      	push	{r7}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001086:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001088:	7dfb      	ldrb	r3, [r7, #23]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d003      	beq.n	8001096 <HAL_FDCAN_ActivateNotification+0x22>
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	2b02      	cmp	r3, #2
 8001092:	f040 80c8 	bne.w	8001226 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800109c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	f003 0307 	and.w	r3, r3, #7
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d004      	beq.n	80010b2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d03b      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d004      	beq.n	80010c6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d031      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d004      	beq.n	80010da <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d027      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d004      	beq.n	80010ee <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	f003 0308 	and.w	r3, r3, #8
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d01d      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d004      	beq.n	8001102 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	f003 0310 	and.w	r3, r3, #16
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d013      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001108:	2b00      	cmp	r3, #0
 800110a:	d004      	beq.n	8001116 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	f003 0320 	and.w	r3, r3, #32
 8001112:	2b00      	cmp	r3, #0
 8001114:	d009      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800111c:	2b00      	cmp	r3, #0
 800111e:	d00c      	beq.n	800113a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001126:	2b00      	cmp	r3, #0
 8001128:	d107      	bne.n	800113a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f042 0201 	orr.w	r2, r2, #1
 8001138:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	f003 0307 	and.w	r3, r3, #7
 8001140:	2b00      	cmp	r3, #0
 8001142:	d004      	beq.n	800114e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	2b00      	cmp	r3, #0
 800114c:	d13b      	bne.n	80011c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001154:	2b00      	cmp	r3, #0
 8001156:	d004      	beq.n	8001162 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	2b00      	cmp	r3, #0
 8001160:	d131      	bne.n	80011c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001168:	2b00      	cmp	r3, #0
 800116a:	d004      	beq.n	8001176 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	2b00      	cmp	r3, #0
 8001174:	d127      	bne.n	80011c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800117c:	2b00      	cmp	r3, #0
 800117e:	d004      	beq.n	800118a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	f003 0308 	and.w	r3, r3, #8
 8001186:	2b00      	cmp	r3, #0
 8001188:	d11d      	bne.n	80011c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001190:	2b00      	cmp	r3, #0
 8001192:	d004      	beq.n	800119e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	f003 0310 	and.w	r3, r3, #16
 800119a:	2b00      	cmp	r3, #0
 800119c:	d113      	bne.n	80011c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d004      	beq.n	80011b2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	f003 0320 	and.w	r3, r3, #32
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d109      	bne.n	80011c6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d00c      	beq.n	80011d6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d007      	beq.n	80011d6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f042 0202 	orr.w	r2, r2, #2
 80011d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d009      	beq.n	80011f4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	430a      	orrs	r2, r1
 80011f0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d009      	beq.n	8001212 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	430a      	orrs	r2, r1
 800120e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68ba      	ldr	r2, [r7, #8]
 800121e:	430a      	orrs	r2, r1
 8001220:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001222:	2300      	movs	r3, #0
 8001224:	e006      	b.n	8001234 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	f043 0202 	orr.w	r2, r3, #2
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
  }
}
 8001234:	4618      	mov	r0, r3
 8001236:	371c      	adds	r7, #28
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08c      	sub	sp, #48	@ 0x30
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800125a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800125c:	4013      	ands	r3, r2
 800125e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001274:	4013      	ands	r3, r2
 8001276:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800127e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001282:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800128a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800128c:	4013      	ands	r3, r2
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001296:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800129a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012a2:	6a3a      	ldr	r2, [r7, #32]
 80012a4:	4013      	ands	r3, r2
 80012a6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012ae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80012b2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012ba:	69fa      	ldr	r2, [r7, #28]
 80012bc:	4013      	ands	r3, r2
 80012be:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012c6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012ce:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	099b      	lsrs	r3, r3, #6
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d00c      	beq.n	80012f6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	099b      	lsrs	r3, r3, #6
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d006      	beq.n	80012f6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2240      	movs	r2, #64	@ 0x40
 80012ee:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f000 f922 	bl	800153a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	0a1b      	lsrs	r3, r3, #8
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d01a      	beq.n	8001338 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b00      	cmp	r3, #0
 800130c:	d014      	beq.n	8001338 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001316:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	4013      	ands	r3, r2
 8001324:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800132e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001330:	6939      	ldr	r1, [r7, #16]
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f000 f8e2 	bl	80014fc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800133a:	2b00      	cmp	r3, #0
 800133c:	d007      	beq.n	800134e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001344:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001346:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 f8ac 	bl	80014a6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800134e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001350:	2b00      	cmp	r3, #0
 8001352:	d007      	beq.n	8001364 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800135a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800135c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff f8c6 	bl	80004f0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001366:	2b00      	cmp	r3, #0
 8001368:	d007      	beq.n	800137a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001370:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001372:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 f8a1 	bl	80014bc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	0a5b      	lsrs	r3, r3, #9
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00d      	beq.n	80013a2 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	0a5b      	lsrs	r3, r3, #9
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	2b00      	cmp	r3, #0
 8001390:	d007      	beq.n	80013a2 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800139a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 f898 	bl	80014d2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	09db      	lsrs	r3, r3, #7
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d019      	beq.n	80013e2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	09db      	lsrs	r3, r3, #7
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d013      	beq.n	80013e2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80013c2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	4013      	ands	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2280      	movs	r2, #128	@ 0x80
 80013d8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80013da:	68f9      	ldr	r1, [r7, #12]
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f000 f882 	bl	80014e6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	0b5b      	lsrs	r3, r3, #13
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d00d      	beq.n	800140a <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	0b5b      	lsrs	r3, r3, #13
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d007      	beq.n	800140a <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001402:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f000 f884 	bl	8001512 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	0bdb      	lsrs	r3, r3, #15
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	2b00      	cmp	r3, #0
 8001414:	d00d      	beq.n	8001432 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	0bdb      	lsrs	r3, r3, #15
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800142a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f87a 	bl	8001526 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	0b9b      	lsrs	r3, r3, #14
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d010      	beq.n	8001460 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	0b9b      	lsrs	r3, r3, #14
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	2b00      	cmp	r3, #0
 8001448:	d00a      	beq.n	8001460 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001452:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001458:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d007      	beq.n	8001476 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	69fa      	ldr	r2, [r7, #28]
 800146c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800146e:	69f9      	ldr	r1, [r7, #28]
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 f876 	bl	8001562 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001476:	6a3b      	ldr	r3, [r7, #32]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d009      	beq.n	8001490 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6a3a      	ldr	r2, [r7, #32]
 8001482:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001488:	6a3b      	ldr	r3, [r7, #32]
 800148a:	431a      	orrs	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 f858 	bl	800154e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800149e:	bf00      	nop
 80014a0:	3730      	adds	r7, #48	@ 0x30
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
 80014ae:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
 80014ee:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001580:	4b30      	ldr	r3, [pc, #192]	@ (8001644 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8001582:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a2f      	ldr	r2, [pc, #188]	@ (8001648 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d103      	bne.n	8001596 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001594:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a2c      	ldr	r2, [pc, #176]	@ (800164c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d103      	bne.n	80015a8 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 80015a6:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015b6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015be:	041a      	lsls	r2, r3, #16
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015dc:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015e4:	061a      	lsls	r2, r3, #24
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	430a      	orrs	r2, r1
 80015ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	e005      	b.n	800162a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	3304      	adds	r3, #4
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	429a      	cmp	r2, r3
 8001634:	d3f3      	bcc.n	800161e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8001636:	bf00      	nop
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	4000a400 	.word	0x4000a400
 8001648:	40006800 	.word	0x40006800
 800164c:	40006c00 	.word	0x40006c00

08001650 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef const *GPIO_Init)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800165e:	e164      	b.n	800192a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2101      	movs	r1, #1
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 8156 	beq.w	8001924 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	2b01      	cmp	r3, #1
 8001682:	d005      	beq.n	8001690 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800168c:	2b02      	cmp	r3, #2
 800168e:	d130      	bne.n	80016f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	2203      	movs	r2, #3
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4013      	ands	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68da      	ldr	r2, [r3, #12]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016c6:	2201      	movs	r2, #1
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	4013      	ands	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	091b      	lsrs	r3, r3, #4
 80016dc:	f003 0201 	and.w	r2, r3, #1
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b03      	cmp	r3, #3
 80016fc:	d109      	bne.n	8001712 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001706:	2b03      	cmp	r3, #3
 8001708:	d11b      	bne.n	8001742 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d017      	beq.n	8001742 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	2203      	movs	r2, #3
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4013      	ands	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d123      	bne.n	8001796 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	08da      	lsrs	r2, r3, #3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	3208      	adds	r2, #8
 8001756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800175a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	220f      	movs	r2, #15
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4013      	ands	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	691a      	ldr	r2, [r3, #16]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	f003 0307 	and.w	r3, r3, #7
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	4313      	orrs	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	08da      	lsrs	r2, r3, #3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3208      	adds	r2, #8
 8001790:	6939      	ldr	r1, [r7, #16]
 8001792:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	2203      	movs	r2, #3
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	4013      	ands	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f003 0203 	and.w	r2, r3, #3
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 80a6 	beq.w	8001924 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001948 <HAL_GPIO_Init+0x2f8>)
 80017da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017dc:	4a5a      	ldr	r2, [pc, #360]	@ (8001948 <HAL_GPIO_Init+0x2f8>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80017e4:	4b58      	ldr	r3, [pc, #352]	@ (8001948 <HAL_GPIO_Init+0x2f8>)
 80017e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e8:	f003 0301 	and.w	r3, r3, #1
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017f0:	4a56      	ldr	r2, [pc, #344]	@ (800194c <HAL_GPIO_Init+0x2fc>)
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3302      	adds	r3, #2
 80017f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	220f      	movs	r2, #15
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800181a:	d01f      	beq.n	800185c <HAL_GPIO_Init+0x20c>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a4c      	ldr	r2, [pc, #304]	@ (8001950 <HAL_GPIO_Init+0x300>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d019      	beq.n	8001858 <HAL_GPIO_Init+0x208>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a4b      	ldr	r2, [pc, #300]	@ (8001954 <HAL_GPIO_Init+0x304>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d013      	beq.n	8001854 <HAL_GPIO_Init+0x204>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a4a      	ldr	r2, [pc, #296]	@ (8001958 <HAL_GPIO_Init+0x308>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d00d      	beq.n	8001850 <HAL_GPIO_Init+0x200>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a49      	ldr	r2, [pc, #292]	@ (800195c <HAL_GPIO_Init+0x30c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d007      	beq.n	800184c <HAL_GPIO_Init+0x1fc>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a48      	ldr	r2, [pc, #288]	@ (8001960 <HAL_GPIO_Init+0x310>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d101      	bne.n	8001848 <HAL_GPIO_Init+0x1f8>
 8001844:	2305      	movs	r3, #5
 8001846:	e00a      	b.n	800185e <HAL_GPIO_Init+0x20e>
 8001848:	2306      	movs	r3, #6
 800184a:	e008      	b.n	800185e <HAL_GPIO_Init+0x20e>
 800184c:	2304      	movs	r3, #4
 800184e:	e006      	b.n	800185e <HAL_GPIO_Init+0x20e>
 8001850:	2303      	movs	r3, #3
 8001852:	e004      	b.n	800185e <HAL_GPIO_Init+0x20e>
 8001854:	2302      	movs	r3, #2
 8001856:	e002      	b.n	800185e <HAL_GPIO_Init+0x20e>
 8001858:	2301      	movs	r3, #1
 800185a:	e000      	b.n	800185e <HAL_GPIO_Init+0x20e>
 800185c:	2300      	movs	r3, #0
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	f002 0203 	and.w	r2, r2, #3
 8001864:	0092      	lsls	r2, r2, #2
 8001866:	4093      	lsls	r3, r2
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4313      	orrs	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800186e:	4937      	ldr	r1, [pc, #220]	@ (800194c <HAL_GPIO_Init+0x2fc>)
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	089b      	lsrs	r3, r3, #2
 8001874:	3302      	adds	r3, #2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800187c:	4b39      	ldr	r3, [pc, #228]	@ (8001964 <HAL_GPIO_Init+0x314>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	43db      	mvns	r3, r3
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018a0:	4a30      	ldr	r2, [pc, #192]	@ (8001964 <HAL_GPIO_Init+0x314>)
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001964 <HAL_GPIO_Init+0x314>)
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4013      	ands	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018ca:	4a26      	ldr	r2, [pc, #152]	@ (8001964 <HAL_GPIO_Init+0x314>)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80018d0:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <HAL_GPIO_Init+0x314>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001964 <HAL_GPIO_Init+0x314>)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001964 <HAL_GPIO_Init+0x314>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	43db      	mvns	r3, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800191e:	4a11      	ldr	r2, [pc, #68]	@ (8001964 <HAL_GPIO_Init+0x314>)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	3301      	adds	r3, #1
 8001928:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	fa22 f303 	lsr.w	r3, r2, r3
 8001934:	2b00      	cmp	r3, #0
 8001936:	f47f ae93 	bne.w	8001660 <HAL_GPIO_Init+0x10>
  }
}
 800193a:	bf00      	nop
 800193c:	bf00      	nop
 800193e:	371c      	adds	r7, #28
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	40021000 	.word	0x40021000
 800194c:	40010000 	.word	0x40010000
 8001950:	48000400 	.word	0x48000400
 8001954:	48000800 	.word	0x48000800
 8001958:	48000c00 	.word	0x48000c00
 800195c:	48001000 	.word	0x48001000
 8001960:	48001400 	.word	0x48001400
 8001964:	40010400 	.word	0x40010400

08001968 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e0c0      	b.n	8001afc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d106      	bne.n	8001994 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f006 fa0e 	bl	8007db0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2203      	movs	r2, #3
 8001998:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f002 fd38 	bl	8004416 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019a6:	2300      	movs	r3, #0
 80019a8:	73fb      	strb	r3, [r7, #15]
 80019aa:	e03e      	b.n	8001a2a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019ac:	7bfa      	ldrb	r2, [r7, #15]
 80019ae:	6879      	ldr	r1, [r7, #4]
 80019b0:	4613      	mov	r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	4413      	add	r3, r2
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	440b      	add	r3, r1
 80019ba:	3311      	adds	r3, #17
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80019c0:	7bfa      	ldrb	r2, [r7, #15]
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	440b      	add	r3, r1
 80019ce:	3310      	adds	r3, #16
 80019d0:	7bfa      	ldrb	r2, [r7, #15]
 80019d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019d4:	7bfa      	ldrb	r2, [r7, #15]
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	4613      	mov	r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4413      	add	r3, r2
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	440b      	add	r3, r1
 80019e2:	3313      	adds	r3, #19
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019e8:	7bfa      	ldrb	r2, [r7, #15]
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	3320      	adds	r3, #32
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019fc:	7bfa      	ldrb	r2, [r7, #15]
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	440b      	add	r3, r1
 8001a0a:	3324      	adds	r3, #36	@ 0x24
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	1c5a      	adds	r2, r3, #1
 8001a16:	4613      	mov	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	440b      	add	r3, r1
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	3301      	adds	r3, #1
 8001a28:	73fb      	strb	r3, [r7, #15]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	791b      	ldrb	r3, [r3, #4]
 8001a2e:	7bfa      	ldrb	r2, [r7, #15]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d3bb      	bcc.n	80019ac <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]
 8001a38:	e044      	b.n	8001ac4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a3a:	7bfa      	ldrb	r2, [r7, #15]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4413      	add	r3, r2
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	440b      	add	r3, r1
 8001a48:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a50:	7bfa      	ldrb	r2, [r7, #15]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	4413      	add	r3, r2
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	440b      	add	r3, r1
 8001a5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a62:	7bfa      	ldrb	r2, [r7, #15]
 8001a64:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a66:	7bfa      	ldrb	r2, [r7, #15]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4413      	add	r3, r2
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	440b      	add	r3, r1
 8001a74:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	440b      	add	r3, r1
 8001a8a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a92:	7bfa      	ldrb	r2, [r7, #15]
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	4613      	mov	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	440b      	add	r3, r1
 8001aa0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	440b      	add	r3, r1
 8001ab6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	73fb      	strb	r3, [r7, #15]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	791b      	ldrb	r3, [r3, #4]
 8001ac8:	7bfa      	ldrb	r2, [r7, #15]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d3b5      	bcc.n	8001a3a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6818      	ldr	r0, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001ada:	f002 fcb7 	bl	800444c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	7a9b      	ldrb	r3, [r3, #10]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d102      	bne.n	8001afa <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f001 fc55 	bl	80033a4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d101      	bne.n	8001b1a <HAL_PCD_Start+0x16>
 8001b16:	2302      	movs	r3, #2
 8001b18:	e012      	b.n	8001b40 <HAL_PCD_Start+0x3c>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f002 fc5e 	bl	80043e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f004 fa3b 	bl	8005fac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f004 fa40 	bl	8005fda <USB_ReadInterrupts>
 8001b5a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 fb06 	bl	8002178 <PCD_EP_ISR_Handler>

    return;
 8001b6c:	e110      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d013      	beq.n	8001ba0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b8a:	b292      	uxth	r2, r2
 8001b8c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f006 f99e 	bl	8007ed2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001b96:	2100      	movs	r1, #0
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 f8fc 	bl	8001d96 <HAL_PCD_SetAddress>

    return;
 8001b9e:	e0f7      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d00c      	beq.n	8001bc4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001bbc:	b292      	uxth	r2, r2
 8001bbe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001bc2:	e0e5      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00c      	beq.n	8001be8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001be0:	b292      	uxth	r2, r2
 8001be2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001be6:	e0d3      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d034      	beq.n	8001c5c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0204 	bic.w	r2, r2, #4
 8001c04:	b292      	uxth	r2, r2
 8001c06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f022 0208 	bic.w	r2, r2, #8
 8001c1c:	b292      	uxth	r2, r2
 8001c1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d107      	bne.n	8001c3c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001c34:	2100      	movs	r1, #0
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f006 fb3e 	bl	80082b8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f006 f981 	bl	8007f44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c54:	b292      	uxth	r2, r2
 8001c56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001c5a:	e099      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d027      	beq.n	8001cb6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f042 0208 	orr.w	r2, r2, #8
 8001c78:	b292      	uxth	r2, r2
 8001c7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c90:	b292      	uxth	r2, r2
 8001c92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f042 0204 	orr.w	r2, r2, #4
 8001ca8:	b292      	uxth	r2, r2
 8001caa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f006 f92e 	bl	8007f10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001cb4:	e06c      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d040      	beq.n	8001d42 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cd2:	b292      	uxth	r2, r2
 8001cd4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d12b      	bne.n	8001d3a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f042 0204 	orr.w	r2, r2, #4
 8001cf4:	b292      	uxth	r2, r2
 8001cf6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 0208 	orr.w	r2, r2, #8
 8001d0c:	b292      	uxth	r2, r2
 8001d0e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2201      	movs	r2, #1
 8001d16:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	089b      	lsrs	r3, r3, #2
 8001d26:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001d30:	2101      	movs	r1, #1
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f006 fac0 	bl	80082b8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001d38:	e02a      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f006 f8e8 	bl	8007f10 <HAL_PCD_SuspendCallback>
    return;
 8001d40:	e026      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00f      	beq.n	8001d6c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001d5e:	b292      	uxth	r2, r2
 8001d60:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f006 f8a6 	bl	8007eb6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001d6a:	e011      	b.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d00c      	beq.n	8001d90 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d88:	b292      	uxth	r2, r2
 8001d8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001d8e:	bf00      	nop
  }
}
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <HAL_PCD_SetAddress+0x1a>
 8001dac:	2302      	movs	r3, #2
 8001dae:	e012      	b.n	8001dd6 <HAL_PCD_SetAddress+0x40>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	78fa      	ldrb	r2, [r7, #3]
 8001dbc:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	78fa      	ldrb	r2, [r7, #3]
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f004 f8dc 	bl	8005f84 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b084      	sub	sp, #16
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
 8001de6:	4608      	mov	r0, r1
 8001de8:	4611      	mov	r1, r2
 8001dea:	461a      	mov	r2, r3
 8001dec:	4603      	mov	r3, r0
 8001dee:	70fb      	strb	r3, [r7, #3]
 8001df0:	460b      	mov	r3, r1
 8001df2:	803b      	strh	r3, [r7, #0]
 8001df4:	4613      	mov	r3, r2
 8001df6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001dfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	da0e      	bge.n	8001e22 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e04:	78fb      	ldrb	r3, [r7, #3]
 8001e06:	f003 0207 	and.w	r2, r3, #7
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	3310      	adds	r3, #16
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	4413      	add	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	705a      	strb	r2, [r3, #1]
 8001e20:	e00e      	b.n	8001e40 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e22:	78fb      	ldrb	r3, [r7, #3]
 8001e24:	f003 0207 	and.w	r2, r3, #7
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	4413      	add	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001e40:	78fb      	ldrb	r3, [r7, #3]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001e4c:	883b      	ldrh	r3, [r7, #0]
 8001e4e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	78ba      	ldrb	r2, [r7, #2]
 8001e5a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001e5c:	78bb      	ldrb	r3, [r7, #2]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d102      	bne.n	8001e68 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2200      	movs	r2, #0
 8001e66:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d101      	bne.n	8001e76 <HAL_PCD_EP_Open+0x98>
 8001e72:	2302      	movs	r3, #2
 8001e74:	e00e      	b.n	8001e94 <HAL_PCD_EP_Open+0xb6>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68f9      	ldr	r1, [r7, #12]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f002 faff 	bl	8004488 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001e92:	7afb      	ldrb	r3, [r7, #11]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ea8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	da0e      	bge.n	8001ece <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eb0:	78fb      	ldrb	r3, [r7, #3]
 8001eb2:	f003 0207 	and.w	r2, r3, #7
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	3310      	adds	r3, #16
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	705a      	strb	r2, [r3, #1]
 8001ecc:	e00e      	b.n	8001eec <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	f003 0207 	and.w	r2, r3, #7
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001eec:	78fb      	ldrb	r3, [r7, #3]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d101      	bne.n	8001f06 <HAL_PCD_EP_Close+0x6a>
 8001f02:	2302      	movs	r3, #2
 8001f04:	e00e      	b.n	8001f24 <HAL_PCD_EP_Close+0x88>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68f9      	ldr	r1, [r7, #12]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f002 ff9f 	bl	8004e58 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	607a      	str	r2, [r7, #4]
 8001f36:	603b      	str	r3, [r7, #0]
 8001f38:	460b      	mov	r3, r1
 8001f3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f3c:	7afb      	ldrb	r3, [r7, #11]
 8001f3e:	f003 0207 	and.w	r2, r3, #7
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	4413      	add	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f6c:	7afb      	ldrb	r3, [r7, #11]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	b2da      	uxtb	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6979      	ldr	r1, [r7, #20]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 f957 	bl	8005232 <USB_EPStartXfer>

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	460b      	mov	r3, r1
 8001f98:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	f003 0207 	and.w	r2, r3, #7
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	00db      	lsls	r3, r3, #3
 8001faa:	440b      	add	r3, r1
 8001fac:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001fb0:	681b      	ldr	r3, [r3, #0]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b086      	sub	sp, #24
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	603b      	str	r3, [r7, #0]
 8001fca:	460b      	mov	r3, r1
 8001fcc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fce:	7afb      	ldrb	r3, [r7, #11]
 8001fd0:	f003 0207 	and.w	r2, r3, #7
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	3310      	adds	r3, #16
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	2200      	movs	r2, #0
 8002002:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2201      	movs	r2, #1
 8002008:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800200a:	7afb      	ldrb	r3, [r7, #11]
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	b2da      	uxtb	r2, r3
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6979      	ldr	r1, [r7, #20]
 800201c:	4618      	mov	r0, r3
 800201e:	f003 f908 	bl	8005232 <USB_EPStartXfer>

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	7912      	ldrb	r2, [r2, #4]
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e03e      	b.n	80020c8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800204a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800204e:	2b00      	cmp	r3, #0
 8002050:	da0e      	bge.n	8002070 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	f003 0207 	and.w	r2, r3, #7
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	3310      	adds	r3, #16
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	4413      	add	r3, r2
 8002066:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2201      	movs	r2, #1
 800206c:	705a      	strb	r2, [r3, #1]
 800206e:	e00c      	b.n	800208a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002070:	78fa      	ldrb	r2, [r7, #3]
 8002072:	4613      	mov	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002090:	78fb      	ldrb	r3, [r7, #3]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	b2da      	uxtb	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_PCD_EP_SetStall+0x7e>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e00e      	b.n	80020c8 <HAL_PCD_EP_SetStall+0x9c>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68f9      	ldr	r1, [r7, #12]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f003 fe69 	bl	8005d90 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	460b      	mov	r3, r1
 80020da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	7912      	ldrb	r2, [r2, #4]
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d901      	bls.n	80020ee <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e040      	b.n	8002170 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	da0e      	bge.n	8002114 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020f6:	78fb      	ldrb	r3, [r7, #3]
 80020f8:	f003 0207 	and.w	r2, r3, #7
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	3310      	adds	r3, #16
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2201      	movs	r2, #1
 8002110:	705a      	strb	r2, [r3, #1]
 8002112:	e00e      	b.n	8002132 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	f003 0207 	and.w	r2, r3, #7
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	b2da      	uxtb	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800214a:	2b01      	cmp	r3, #1
 800214c:	d101      	bne.n	8002152 <HAL_PCD_EP_ClrStall+0x82>
 800214e:	2302      	movs	r3, #2
 8002150:	e00e      	b.n	8002170 <HAL_PCD_EP_ClrStall+0xa0>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68f9      	ldr	r1, [r7, #12]
 8002160:	4618      	mov	r0, r3
 8002162:	f003 fe66 	bl	8005e32 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b094      	sub	sp, #80	@ 0x50
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002180:	e37a      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
  {
    wIstr = hpcd->Instance->ISTR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800218a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800218e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002192:	b2db      	uxtb	r3, r3
 8002194:	f003 030f 	and.w	r3, r3, #15
 8002198:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex >= 8U)
 800219c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80021a0:	2b07      	cmp	r3, #7
 80021a2:	d901      	bls.n	80021a8 <PCD_EP_ISR_Handler+0x30>
    {
      return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e371      	b.n	800288c <PCD_EP_ISR_Handler+0x714>
    }

    if (epindex == 0U)
 80021a8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f040 8143 	bne.w	8002438 <PCD_EP_ISR_Handler+0x2c0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80021b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d14c      	bne.n	8002258 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80021ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021ce:	817b      	strh	r3, [r7, #10]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	897b      	ldrh	r3, [r7, #10]
 80021d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021de:	b29b      	uxth	r3, r3
 80021e0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3310      	adds	r3, #16
 80021e6:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	461a      	mov	r2, r3
 80021f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4413      	add	r3, r2
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	6812      	ldr	r2, [r2, #0]
 8002200:	4413      	add	r3, r2
 8002202:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800220c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800220e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002212:	695a      	ldr	r2, [r3, #20]
 8002214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002216:	69db      	ldr	r3, [r3, #28]
 8002218:	441a      	add	r2, r3
 800221a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800221c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800221e:	2100      	movs	r1, #0
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f005 fe2e 	bl	8007e82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	7b1b      	ldrb	r3, [r3, #12]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 8323 	beq.w	8002878 <PCD_EP_ISR_Handler+0x700>
 8002232:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	2b00      	cmp	r3, #0
 8002238:	f040 831e 	bne.w	8002878 <PCD_EP_ISR_Handler+0x700>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7b1b      	ldrb	r3, [r3, #12]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002246:	b2da      	uxtb	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	731a      	strb	r2, [r3, #12]
 8002256:	e30f      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800225e:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002268:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800226a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800226e:	2b00      	cmp	r3, #0
 8002270:	d07b      	beq.n	800236a <PCD_EP_ISR_Handler+0x1f2>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800227a:	b29b      	uxth	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	4413      	add	r3, r2
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	4413      	add	r3, r2
 800228c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002296:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002298:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 800229a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	2b08      	cmp	r3, #8
 80022a0:	d044      	beq.n	800232c <PCD_EP_ISR_Handler+0x1b4>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80022ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022b2:	823b      	strh	r3, [r7, #16]
 80022b4:	8a3b      	ldrh	r3, [r7, #16]
 80022b6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80022ba:	823b      	strh	r3, [r7, #16]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	8a3b      	ldrh	r3, [r7, #16]
 80022c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80022c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80022ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	b29b      	uxth	r3, r3
 80022de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80022e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80022e6:	81fb      	strh	r3, [r7, #14]
 80022e8:	89fb      	ldrh	r3, [r7, #14]
 80022ea:	f083 0310 	eor.w	r3, r3, #16
 80022ee:	81fb      	strh	r3, [r7, #14]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	89fb      	ldrh	r3, [r7, #14]
 80022f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80022fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80022fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002306:	b29b      	uxth	r3, r3
 8002308:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	881b      	ldrh	r3, [r3, #0]
 8002310:	b29a      	uxth	r2, r3
 8002312:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002316:	4013      	ands	r3, r2
 8002318:	81bb      	strh	r3, [r7, #12]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	89ba      	ldrh	r2, [r7, #12]
 8002320:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002324:	b292      	uxth	r2, r2
 8002326:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	e2af      	b.n	800288c <PCD_EP_ISR_Handler+0x714>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002338:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800233a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800233c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800233e:	b29b      	uxth	r3, r3
 8002340:	f003 fe9e 	bl	8006080 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	b29a      	uxth	r2, r3
 800234c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002350:	4013      	ands	r3, r2
 8002352:	827b      	strh	r3, [r7, #18]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	8a7a      	ldrh	r2, [r7, #18]
 800235a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800235e:	b292      	uxth	r2, r2
 8002360:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f005 fd60 	bl	8007e28 <HAL_PCD_SetupStageCallback>
 8002368:	e286      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800236a:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 800236e:	2b00      	cmp	r3, #0
 8002370:	f280 8282 	bge.w	8002878 <PCD_EP_ISR_Handler+0x700>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	b29a      	uxth	r2, r3
 800237c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002380:	4013      	ands	r3, r2
 8002382:	82fb      	strh	r3, [r7, #22]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	8afa      	ldrh	r2, [r7, #22]
 800238a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800238e:	b292      	uxth	r2, r2
 8002390:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800239a:	b29b      	uxth	r3, r3
 800239c:	461a      	mov	r2, r3
 800239e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6812      	ldr	r2, [r2, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023b8:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 80023ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d11e      	bne.n	8002400 <PCD_EP_ISR_Handler+0x288>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023d2:	82bb      	strh	r3, [r7, #20]
 80023d4:	8abb      	ldrh	r3, [r7, #20]
 80023d6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80023da:	82bb      	strh	r3, [r7, #20]
 80023dc:	8abb      	ldrh	r3, [r7, #20]
 80023de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80023e2:	82bb      	strh	r3, [r7, #20]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	8abb      	ldrh	r3, [r7, #20]
 80023ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	8013      	strh	r3, [r2, #0]
 80023fe:	e23b      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8002400:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 8237 	beq.w	8002878 <PCD_EP_ISR_Handler+0x700>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002410:	6959      	ldr	r1, [r3, #20]
 8002412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002414:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8002416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002418:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800241a:	b29b      	uxth	r3, r3
 800241c:	f003 fe30 	bl	8006080 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8002420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002426:	69db      	ldr	r3, [r3, #28]
 8002428:	441a      	add	r2, r3
 800242a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800242c:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800242e:	2100      	movs	r1, #0
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f005 fd0b 	bl	8007e4c <HAL_PCD_DataOutStageCallback>
 8002436:	e21f      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	881b      	ldrh	r3, [r3, #0]
 8002448:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800244a:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 800244e:	2b00      	cmp	r3, #0
 8002450:	f280 80f5 	bge.w	800263e <PCD_EP_ISR_Handler+0x4c6>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	b29a      	uxth	r2, r3
 8002466:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800246a:	4013      	ands	r3, r2
 800246c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	461a      	mov	r2, r3
 8002476:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	4413      	add	r3, r2
 800247e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002482:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002486:	b292      	uxth	r2, r2
 8002488:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800248a:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80024a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024a2:	7b1b      	ldrb	r3, [r3, #12]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d123      	bne.n	80024f0 <PCD_EP_ISR_Handler+0x378>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	461a      	mov	r2, r3
 80024b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	4413      	add	r3, r2
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	4413      	add	r3, r2
 80024c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024c6:	881b      	ldrh	r3, [r3, #0]
 80024c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024cc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 80024d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 808d 	beq.w	80025f4 <PCD_EP_ISR_Handler+0x47c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6818      	ldr	r0, [r3, #0]
 80024de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024e0:	6959      	ldr	r1, [r3, #20]
 80024e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024e4:	88da      	ldrh	r2, [r3, #6]
 80024e6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80024ea:	f003 fdc9 	bl	8006080 <USB_ReadPMA>
 80024ee:	e081      	b.n	80025f4 <PCD_EP_ISR_Handler+0x47c>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80024f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024f2:	78db      	ldrb	r3, [r3, #3]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d109      	bne.n	800250c <PCD_EP_ISR_Handler+0x394>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80024f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80024fa:	461a      	mov	r2, r3
 80024fc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 f9c8 	bl	8002894 <HAL_PCD_EP_DB_Receive>
 8002504:	4603      	mov	r3, r0
 8002506:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800250a:	e073      	b.n	80025f4 <PCD_EP_ISR_Handler+0x47c>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	b29b      	uxth	r3, r3
 800251e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002526:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	461a      	mov	r2, r3
 8002530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	441a      	add	r2, r3
 8002538:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800253c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002540:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002544:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002548:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800254c:	b29b      	uxth	r3, r3
 800254e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	461a      	mov	r2, r3
 8002556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	b29b      	uxth	r3, r3
 8002562:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d022      	beq.n	80025b0 <PCD_EP_ISR_Handler+0x438>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002572:	b29b      	uxth	r3, r3
 8002574:	461a      	mov	r2, r3
 8002576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4413      	add	r3, r2
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	4413      	add	r3, r2
 8002584:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800258e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8002592:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002596:	2b00      	cmp	r3, #0
 8002598:	d02c      	beq.n	80025f4 <PCD_EP_ISR_Handler+0x47c>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6818      	ldr	r0, [r3, #0]
 800259e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025a0:	6959      	ldr	r1, [r3, #20]
 80025a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025a4:	891a      	ldrh	r2, [r3, #8]
 80025a6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025aa:	f003 fd69 	bl	8006080 <USB_ReadPMA>
 80025ae:	e021      	b.n	80025f4 <PCD_EP_ISR_Handler+0x47c>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	461a      	mov	r2, r3
 80025bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	4413      	add	r3, r2
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	6812      	ldr	r2, [r2, #0]
 80025c8:	4413      	add	r3, r2
 80025ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025d4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 80025d8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d009      	beq.n	80025f4 <PCD_EP_ISR_Handler+0x47c>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025e6:	6959      	ldr	r1, [r3, #20]
 80025e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ea:	895a      	ldrh	r2, [r3, #10]
 80025ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025f0:	f003 fd46 	bl	8006080 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80025f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025f6:	69da      	ldr	r2, [r3, #28]
 80025f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025fc:	441a      	add	r2, r3
 80025fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002600:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d005      	beq.n	8002616 <PCD_EP_ISR_Handler+0x49e>
 800260a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800260e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	429a      	cmp	r2, r3
 8002614:	d206      	bcs.n	8002624 <PCD_EP_ISR_Handler+0x4ac>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002616:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	4619      	mov	r1, r3
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f005 fc15 	bl	8007e4c <HAL_PCD_DataOutStageCallback>
 8002622:	e00c      	b.n	800263e <PCD_EP_ISR_Handler+0x4c6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          ep->xfer_buff += count;
 8002624:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002626:	695a      	ldr	r2, [r3, #20]
 8002628:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800262c:	441a      	add	r2, r3
 800262e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002630:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002638:	4618      	mov	r0, r3
 800263a:	f002 fdfa 	bl	8005232 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800263e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 8117 	beq.w	8002878 <PCD_EP_ISR_Handler+0x700>
      {
        ep = &hpcd->IN_ep[epindex];
 800264a:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800264e:	4613      	mov	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	3310      	adds	r3, #16
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4413      	add	r3, r2
 800265c:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	461a      	mov	r2, r3
 8002664:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	4413      	add	r3, r2
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	b29b      	uxth	r3, r3
 8002670:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002674:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002678:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	461a      	mov	r2, r3
 8002680:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	441a      	add	r2, r3
 8002688:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800268a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800268e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002692:	b29b      	uxth	r3, r3
 8002694:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002696:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002698:	78db      	ldrb	r3, [r3, #3]
 800269a:	2b01      	cmp	r3, #1
 800269c:	f040 80a1 	bne.w	80027e2 <PCD_EP_ISR_Handler+0x66a>
        {
          ep->xfer_len = 0U;
 80026a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026a2:	2200      	movs	r2, #0
 80026a4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80026a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026a8:	7b1b      	ldrb	r3, [r3, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8092 	beq.w	80027d4 <PCD_EP_ISR_Handler+0x65c>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80026b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80026b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d046      	beq.n	8002748 <PCD_EP_ISR_Handler+0x5d0>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80026ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026bc:	785b      	ldrb	r3, [r3, #1]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d126      	bne.n	8002710 <PCD_EP_ISR_Handler+0x598>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	61fb      	str	r3, [r7, #28]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	461a      	mov	r2, r3
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	4413      	add	r3, r2
 80026d8:	61fb      	str	r3, [r7, #28]
 80026da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	00da      	lsls	r2, r3, #3
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	4413      	add	r3, r2
 80026e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80026e8:	61bb      	str	r3, [r7, #24]
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	801a      	strh	r2, [r3, #0]
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	b29b      	uxth	r3, r3
 8002700:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002704:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002708:	b29a      	uxth	r2, r3
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	801a      	strh	r2, [r3, #0]
 800270e:	e061      	b.n	80027d4 <PCD_EP_ISR_Handler+0x65c>
 8002710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002712:	785b      	ldrb	r3, [r3, #1]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d15d      	bne.n	80027d4 <PCD_EP_ISR_Handler+0x65c>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002726:	b29b      	uxth	r3, r3
 8002728:	461a      	mov	r2, r3
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	4413      	add	r3, r2
 800272e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	00da      	lsls	r2, r3, #3
 8002736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002738:	4413      	add	r3, r2
 800273a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800273e:	623b      	str	r3, [r7, #32]
 8002740:	6a3b      	ldr	r3, [r7, #32]
 8002742:	2200      	movs	r2, #0
 8002744:	801a      	strh	r2, [r3, #0]
 8002746:	e045      	b.n	80027d4 <PCD_EP_ISR_Handler+0x65c>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	637b      	str	r3, [r7, #52]	@ 0x34
 800274e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002750:	785b      	ldrb	r3, [r3, #1]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d126      	bne.n	80027a4 <PCD_EP_ISR_Handler+0x62c>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002764:	b29b      	uxth	r3, r3
 8002766:	461a      	mov	r2, r3
 8002768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800276a:	4413      	add	r3, r2
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800276e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	00da      	lsls	r2, r3, #3
 8002774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002776:	4413      	add	r3, r2
 8002778:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800277c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800277e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	b29b      	uxth	r3, r3
 8002784:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002788:	b29a      	uxth	r2, r3
 800278a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800278c:	801a      	strh	r2, [r3, #0]
 800278e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	b29b      	uxth	r3, r3
 8002794:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002798:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800279c:	b29a      	uxth	r2, r3
 800279e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a0:	801a      	strh	r2, [r3, #0]
 80027a2:	e017      	b.n	80027d4 <PCD_EP_ISR_Handler+0x65c>
 80027a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027a6:	785b      	ldrb	r3, [r3, #1]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d113      	bne.n	80027d4 <PCD_EP_ISR_Handler+0x65c>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ba:	4413      	add	r3, r2
 80027bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80027be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	00da      	lsls	r2, r3, #3
 80027c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027c6:	4413      	add	r3, r2
 80027c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80027cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80027ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027d0:	2200      	movs	r2, #0
 80027d2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	4619      	mov	r1, r3
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f005 fb51 	bl	8007e82 <HAL_PCD_DataInStageCallback>
 80027e0:	e04a      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80027e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80027e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d13f      	bne.n	800286c <PCD_EP_ISR_Handler+0x6f4>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	461a      	mov	r2, r3
 80027f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	4413      	add	r3, r2
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	4413      	add	r3, r2
 8002806:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002810:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8002812:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002814:	699a      	ldr	r2, [r3, #24]
 8002816:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002818:	429a      	cmp	r2, r3
 800281a:	d906      	bls.n	800282a <PCD_EP_ISR_Handler+0x6b2>
            {
              ep->xfer_len -= TxPctSize;
 800281c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800281e:	699a      	ldr	r2, [r3, #24]
 8002820:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002822:	1ad2      	subs	r2, r2, r3
 8002824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002826:	619a      	str	r2, [r3, #24]
 8002828:	e002      	b.n	8002830 <PCD_EP_ISR_Handler+0x6b8>
            }
            else
            {
              ep->xfer_len = 0U;
 800282a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800282c:	2200      	movs	r2, #0
 800282e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <PCD_EP_ISR_Handler+0x6ce>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	4619      	mov	r1, r3
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f005 fb1f 	bl	8007e82 <HAL_PCD_DataInStageCallback>
 8002844:	e018      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002846:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002848:	695a      	ldr	r2, [r3, #20]
 800284a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800284c:	441a      	add	r2, r3
 800284e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002850:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002854:	69da      	ldr	r2, [r3, #28]
 8002856:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002858:	441a      	add	r2, r3
 800285a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800285c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002864:	4618      	mov	r0, r3
 8002866:	f002 fce4 	bl	8005232 <USB_EPStartXfer>
 800286a:	e005      	b.n	8002878 <PCD_EP_ISR_Handler+0x700>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800286c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800286e:	461a      	mov	r2, r3
 8002870:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f917 	bl	8002aa6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002880:	b29b      	uxth	r3, r3
 8002882:	b21b      	sxth	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	f6ff ac7c 	blt.w	8002182 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3750      	adds	r7, #80	@ 0x50
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	4613      	mov	r3, r2
 80028a0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d07c      	beq.n	80029a6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	461a      	mov	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	4413      	add	r3, r2
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	4413      	add	r3, r2
 80028c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028d0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	8b7b      	ldrh	r3, [r7, #26]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d306      	bcc.n	80028ea <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	699a      	ldr	r2, [r3, #24]
 80028e0:	8b7b      	ldrh	r3, [r7, #26]
 80028e2:	1ad2      	subs	r2, r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	619a      	str	r2, [r3, #24]
 80028e8:	e002      	b.n	80028f0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2200      	movs	r2, #0
 80028ee:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d123      	bne.n	8002940 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	b29b      	uxth	r3, r3
 800290a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800290e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002912:	833b      	strh	r3, [r7, #24]
 8002914:	8b3b      	ldrh	r3, [r7, #24]
 8002916:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800291a:	833b      	strh	r3, [r7, #24]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	441a      	add	r2, r3
 800292a:	8b3b      	ldrh	r3, [r7, #24]
 800292c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002930:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002934:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800293c:	b29b      	uxth	r3, r3
 800293e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002940:	88fb      	ldrh	r3, [r7, #6]
 8002942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002946:	2b00      	cmp	r3, #0
 8002948:	d01f      	beq.n	800298a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	b29b      	uxth	r3, r3
 800295c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002964:	82fb      	strh	r3, [r7, #22]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	441a      	add	r2, r3
 8002974:	8afb      	ldrh	r3, [r7, #22]
 8002976:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800297a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800297e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002982:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002986:	b29b      	uxth	r3, r3
 8002988:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800298a:	8b7b      	ldrh	r3, [r7, #26]
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 8085 	beq.w	8002a9c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	6959      	ldr	r1, [r3, #20]
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	891a      	ldrh	r2, [r3, #8]
 800299e:	8b7b      	ldrh	r3, [r7, #26]
 80029a0:	f003 fb6e 	bl	8006080 <USB_ReadPMA>
 80029a4:	e07a      	b.n	8002a9c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	461a      	mov	r2, r3
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	4413      	add	r3, r2
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	4413      	add	r3, r2
 80029c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80029c4:	881b      	ldrh	r3, [r3, #0]
 80029c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ca:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	699a      	ldr	r2, [r3, #24]
 80029d0:	8b7b      	ldrh	r3, [r7, #26]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d306      	bcc.n	80029e4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	8b7b      	ldrh	r3, [r7, #26]
 80029dc:	1ad2      	subs	r2, r2, r3
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	619a      	str	r2, [r3, #24]
 80029e2:	e002      	b.n	80029ea <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2200      	movs	r2, #0
 80029e8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d123      	bne.n	8002a3a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a0c:	83fb      	strh	r3, [r7, #30]
 8002a0e:	8bfb      	ldrh	r3, [r7, #30]
 8002a10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002a14:	83fb      	strh	r3, [r7, #30]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	441a      	add	r2, r3
 8002a24:	8bfb      	ldrh	r3, [r7, #30]
 8002a26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002a3a:	88fb      	ldrh	r3, [r7, #6]
 8002a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d11f      	bne.n	8002a84 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a5e:	83bb      	strh	r3, [r7, #28]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	461a      	mov	r2, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	441a      	add	r2, r3
 8002a6e:	8bbb      	ldrh	r3, [r7, #28]
 8002a70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a7c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002a84:	8b7b      	ldrh	r3, [r7, #26]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d008      	beq.n	8002a9c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6818      	ldr	r0, [r3, #0]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	6959      	ldr	r1, [r3, #20]
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	895a      	ldrh	r2, [r3, #10]
 8002a96:	8b7b      	ldrh	r3, [r7, #26]
 8002a98:	f003 faf2 	bl	8006080 <USB_ReadPMA>
    }
  }

  return count;
 8002a9c:	8b7b      	ldrh	r3, [r7, #26]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3720      	adds	r7, #32
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b0a6      	sub	sp, #152	@ 0x98
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	60f8      	str	r0, [r7, #12]
 8002aae:	60b9      	str	r1, [r7, #8]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 81f7 	beq.w	8002eae <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	461a      	mov	r2, r3
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	4413      	add	r3, r2
 8002ada:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ae4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	699a      	ldr	r2, [r3, #24]
 8002aec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d907      	bls.n	8002b04 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	699a      	ldr	r2, [r3, #24]
 8002af8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002afc:	1ad2      	subs	r2, r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	619a      	str	r2, [r3, #24]
 8002b02:	e002      	b.n	8002b0a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2200      	movs	r2, #0
 8002b08:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f040 80e1 	bne.w	8002cd6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	785b      	ldrb	r3, [r3, #1]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d126      	bne.n	8002b6a <HAL_PCD_EP_DB_Transmit+0xc4>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b30:	4413      	add	r3, r2
 8002b32:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	00da      	lsls	r2, r3, #3
 8002b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b3c:	4413      	add	r3, r2
 8002b3e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b52:	801a      	strh	r2, [r3, #0]
 8002b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b66:	801a      	strh	r2, [r3, #0]
 8002b68:	e01a      	b.n	8002ba0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	785b      	ldrb	r3, [r3, #1]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d116      	bne.n	8002ba0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	461a      	mov	r2, r3
 8002b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b86:	4413      	add	r3, r2
 8002b88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	00da      	lsls	r2, r3, #3
 8002b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b92:	4413      	add	r3, r2
 8002b94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002b98:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	785b      	ldrb	r3, [r3, #1]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d126      	bne.n	8002bfc <HAL_PCD_EP_DB_Transmit+0x156>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	623b      	str	r3, [r7, #32]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	6a3b      	ldr	r3, [r7, #32]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	623b      	str	r3, [r7, #32]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	00da      	lsls	r2, r3, #3
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	4413      	add	r3, r2
 8002bd0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	801a      	strh	r2, [r3, #0]
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	881b      	ldrh	r3, [r3, #0]
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	801a      	strh	r2, [r3, #0]
 8002bfa:	e017      	b.n	8002c2c <HAL_PCD_EP_DB_Transmit+0x186>
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	785b      	ldrb	r3, [r3, #1]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d113      	bne.n	8002c2c <HAL_PCD_EP_DB_Transmit+0x186>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	461a      	mov	r2, r3
 8002c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c12:	4413      	add	r3, r2
 8002c14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	00da      	lsls	r2, r3, #3
 8002c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1e:	4413      	add	r3, r2
 8002c20:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	2200      	movs	r2, #0
 8002c2a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	78db      	ldrb	r3, [r3, #3]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d123      	bne.n	8002c7c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c4e:	837b      	strh	r3, [r7, #26]
 8002c50:	8b7b      	ldrh	r3, [r7, #26]
 8002c52:	f083 0320 	eor.w	r3, r3, #32
 8002c56:	837b      	strh	r3, [r7, #26]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	441a      	add	r2, r3
 8002c66:	8b7b      	ldrh	r3, [r7, #26]
 8002c68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	4619      	mov	r1, r3
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f005 f8fd 	bl	8007e82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01f      	beq.n	8002cd2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	461a      	mov	r2, r3
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ca8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cac:	833b      	strh	r3, [r7, #24]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	441a      	add	r2, r3
 8002cbc:	8b3b      	ldrh	r3, [r7, #24]
 8002cbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002cc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002cc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	e31f      	b.n	8003316 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002cd6:	88fb      	ldrh	r3, [r7, #6]
 8002cd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d021      	beq.n	8002d24 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	881b      	ldrh	r3, [r3, #0]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cfa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	461a      	mov	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	441a      	add	r2, r3
 8002d0c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002d10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	f040 82ca 	bne.w	80032c4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	695a      	ldr	r2, [r3, #20]
 8002d34:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002d38:	441a      	add	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	69da      	ldr	r2, [r3, #28]
 8002d42:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002d46:	441a      	add	r2, r3
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	6a1a      	ldr	r2, [r3, #32]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d309      	bcc.n	8002d6c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	6a1a      	ldr	r2, [r3, #32]
 8002d62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d64:	1ad2      	subs	r2, r2, r3
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	621a      	str	r2, [r3, #32]
 8002d6a:	e015      	b.n	8002d98 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d107      	bne.n	8002d84 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002d74:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002d78:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002d82:	e009      	b.n	8002d98 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2200      	movs	r2, #0
 8002d96:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	785b      	ldrb	r3, [r3, #1]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d15f      	bne.n	8002e60 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	461a      	mov	r2, r3
 8002db2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002db4:	4413      	add	r3, r2
 8002db6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	00da      	lsls	r2, r3, #3
 8002dbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dc0:	4413      	add	r3, r2
 8002dc2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dca:	881b      	ldrh	r3, [r3, #0]
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dd6:	801a      	strh	r2, [r3, #0]
 8002dd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10a      	bne.n	8002df4 <HAL_PCD_EP_DB_Transmit+0x34e>
 8002dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002de8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002df0:	801a      	strh	r2, [r3, #0]
 8002df2:	e051      	b.n	8002e98 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002df4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002df6:	2b3e      	cmp	r3, #62	@ 0x3e
 8002df8:	d816      	bhi.n	8002e28 <HAL_PCD_EP_DB_Transmit+0x382>
 8002dfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dfc:	085b      	lsrs	r3, r3, #1
 8002dfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d002      	beq.n	8002e10 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002e0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	029b      	lsls	r3, r3, #10
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e24:	801a      	strh	r2, [r3, #0]
 8002e26:	e037      	b.n	8002e98 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e2a:	095b      	lsrs	r3, r3, #5
 8002e2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e30:	f003 031f 	and.w	r3, r3, #31
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d102      	bne.n	8002e3e <HAL_PCD_EP_DB_Transmit+0x398>
 8002e38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e40:	881b      	ldrh	r3, [r3, #0]
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	029b      	lsls	r3, r3, #10
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e5c:	801a      	strh	r2, [r3, #0]
 8002e5e:	e01b      	b.n	8002e98 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	785b      	ldrb	r3, [r3, #1]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d117      	bne.n	8002e98 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	461a      	mov	r2, r3
 8002e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e7c:	4413      	add	r3, r2
 8002e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	00da      	lsls	r2, r3, #3
 8002e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e88:	4413      	add	r3, r2
 8002e8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002e8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e96:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	6959      	ldr	r1, [r3, #20]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	891a      	ldrh	r2, [r3, #8]
 8002ea4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	f003 f8a7 	bl	8005ffa <USB_WritePMA>
 8002eac:	e20a      	b.n	80032c4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	4413      	add	r3, r2
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	6812      	ldr	r2, [r2, #0]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ed2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	699a      	ldr	r2, [r3, #24]
 8002eda:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d307      	bcc.n	8002ef2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	699a      	ldr	r2, [r3, #24]
 8002ee6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002eea:	1ad2      	subs	r2, r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	619a      	str	r2, [r3, #24]
 8002ef0:	e002      	b.n	8002ef8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f040 80f6 	bne.w	80030ee <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	785b      	ldrb	r3, [r3, #1]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d126      	bne.n	8002f58 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f1e:	4413      	add	r3, r2
 8002f20:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	00da      	lsls	r2, r3, #3
 8002f28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f2a:	4413      	add	r3, r2
 8002f2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f30:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f34:	881b      	ldrh	r3, [r3, #0]
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f40:	801a      	strh	r2, [r3, #0]
 8002f42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f54:	801a      	strh	r2, [r3, #0]
 8002f56:	e01a      	b.n	8002f8e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	785b      	ldrb	r3, [r3, #1]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d116      	bne.n	8002f8e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	461a      	mov	r2, r3
 8002f72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f74:	4413      	add	r3, r2
 8002f76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	00da      	lsls	r2, r3, #3
 8002f7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f80:	4413      	add	r3, r2
 8002f82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f86:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	785b      	ldrb	r3, [r3, #1]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d12f      	bne.n	8002ffe <HAL_PCD_EP_DB_Transmit+0x558>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fb6:	4413      	add	r3, r2
 8002fb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	00da      	lsls	r2, r3, #3
 8002fc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fc6:	4413      	add	r3, r2
 8002fc8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002fcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002fd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fe2:	801a      	strh	r2, [r3, #0]
 8002fe4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ffa:	801a      	strh	r2, [r3, #0]
 8002ffc:	e01c      	b.n	8003038 <HAL_PCD_EP_DB_Transmit+0x592>
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	785b      	ldrb	r3, [r3, #1]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d118      	bne.n	8003038 <HAL_PCD_EP_DB_Transmit+0x592>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800300e:	b29b      	uxth	r3, r3
 8003010:	461a      	mov	r2, r3
 8003012:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003016:	4413      	add	r3, r2
 8003018:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	00da      	lsls	r2, r3, #3
 8003022:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003026:	4413      	add	r3, r2
 8003028:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800302c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003030:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003034:	2200      	movs	r2, #0
 8003036:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	78db      	ldrb	r3, [r3, #3]
 800303c:	2b02      	cmp	r3, #2
 800303e:	d127      	bne.n	8003090 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	b29b      	uxth	r3, r3
 8003052:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003056:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800305a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800305e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003062:	f083 0320 	eor.w	r3, r3, #32
 8003066:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	441a      	add	r2, r3
 8003078:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800307c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003080:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003084:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800308c:	b29b      	uxth	r3, r3
 800308e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	4619      	mov	r1, r3
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f004 fef3 	bl	8007e82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800309c:	88fb      	ldrh	r3, [r7, #6]
 800309e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d121      	bne.n	80030ea <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030c0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	461a      	mov	r2, r3
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	441a      	add	r2, r3
 80030d2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80030d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80030da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80030de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80030ea:	2300      	movs	r3, #0
 80030ec:	e113      	b.n	8003316 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80030ee:	88fb      	ldrh	r3, [r7, #6]
 80030f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d121      	bne.n	800313c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	461a      	mov	r2, r3
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	4413      	add	r3, r2
 8003106:	881b      	ldrh	r3, [r3, #0]
 8003108:	b29b      	uxth	r3, r3
 800310a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800310e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003112:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	441a      	add	r2, r3
 8003124:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003128:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800312c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003130:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003138:	b29b      	uxth	r3, r3
 800313a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003142:	2b01      	cmp	r3, #1
 8003144:	f040 80be 	bne.w	80032c4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	695a      	ldr	r2, [r3, #20]
 800314c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003150:	441a      	add	r2, r3
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	69da      	ldr	r2, [r3, #28]
 800315a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800315e:	441a      	add	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	6a1a      	ldr	r2, [r3, #32]
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	429a      	cmp	r2, r3
 800316e:	d309      	bcc.n	8003184 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	6a1a      	ldr	r2, [r3, #32]
 800317a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800317c:	1ad2      	subs	r2, r2, r3
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	621a      	str	r2, [r3, #32]
 8003182:	e015      	b.n	80031b0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d107      	bne.n	800319c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800318c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003190:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800319a:	e009      	b.n	80031b0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2200      	movs	r2, #0
 80031a6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	785b      	ldrb	r3, [r3, #1]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d15f      	bne.n	800327e <HAL_PCD_EP_DB_Transmit+0x7d8>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	461a      	mov	r2, r3
 80031d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031d2:	4413      	add	r3, r2
 80031d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	00da      	lsls	r2, r3, #3
 80031dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031de:	4413      	add	r3, r2
 80031e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80031e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80031e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031f4:	801a      	strh	r2, [r3, #0]
 80031f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10a      	bne.n	8003212 <HAL_PCD_EP_DB_Transmit+0x76c>
 80031fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031fe:	881b      	ldrh	r3, [r3, #0]
 8003200:	b29b      	uxth	r3, r3
 8003202:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003206:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800320a:	b29a      	uxth	r2, r3
 800320c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800320e:	801a      	strh	r2, [r3, #0]
 8003210:	e04e      	b.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003212:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003214:	2b3e      	cmp	r3, #62	@ 0x3e
 8003216:	d816      	bhi.n	8003246 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003218:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800321a:	085b      	lsrs	r3, r3, #1
 800321c:	663b      	str	r3, [r7, #96]	@ 0x60
 800321e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b00      	cmp	r3, #0
 8003226:	d002      	beq.n	800322e <HAL_PCD_EP_DB_Transmit+0x788>
 8003228:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800322a:	3301      	adds	r3, #1
 800322c:	663b      	str	r3, [r7, #96]	@ 0x60
 800322e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003230:	881b      	ldrh	r3, [r3, #0]
 8003232:	b29a      	uxth	r2, r3
 8003234:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003236:	b29b      	uxth	r3, r3
 8003238:	029b      	lsls	r3, r3, #10
 800323a:	b29b      	uxth	r3, r3
 800323c:	4313      	orrs	r3, r2
 800323e:	b29a      	uxth	r2, r3
 8003240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003242:	801a      	strh	r2, [r3, #0]
 8003244:	e034      	b.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003246:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003248:	095b      	lsrs	r3, r3, #5
 800324a:	663b      	str	r3, [r7, #96]	@ 0x60
 800324c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800324e:	f003 031f 	and.w	r3, r3, #31
 8003252:	2b00      	cmp	r3, #0
 8003254:	d102      	bne.n	800325c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003256:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003258:	3b01      	subs	r3, #1
 800325a:	663b      	str	r3, [r7, #96]	@ 0x60
 800325c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800325e:	881b      	ldrh	r3, [r3, #0]
 8003260:	b29a      	uxth	r2, r3
 8003262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003264:	b29b      	uxth	r3, r3
 8003266:	029b      	lsls	r3, r3, #10
 8003268:	b29b      	uxth	r3, r3
 800326a:	4313      	orrs	r3, r2
 800326c:	b29b      	uxth	r3, r3
 800326e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003272:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003276:	b29a      	uxth	r2, r3
 8003278:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800327a:	801a      	strh	r2, [r3, #0]
 800327c:	e018      	b.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	785b      	ldrb	r3, [r3, #1]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d114      	bne.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800328e:	b29b      	uxth	r3, r3
 8003290:	461a      	mov	r2, r3
 8003292:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003294:	4413      	add	r3, r2
 8003296:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	00da      	lsls	r2, r3, #3
 800329e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032a0:	4413      	add	r3, r2
 80032a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80032a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032ae:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6818      	ldr	r0, [r3, #0]
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	6959      	ldr	r1, [r3, #20]
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	895a      	ldrh	r2, [r3, #10]
 80032bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032be:	b29b      	uxth	r3, r3
 80032c0:	f002 fe9b 	bl	8005ffa <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4413      	add	r3, r2
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032de:	82fb      	strh	r3, [r7, #22]
 80032e0:	8afb      	ldrh	r3, [r7, #22]
 80032e2:	f083 0310 	eor.w	r3, r3, #16
 80032e6:	82fb      	strh	r3, [r7, #22]
 80032e8:	8afb      	ldrh	r3, [r7, #22]
 80032ea:	f083 0320 	eor.w	r3, r3, #32
 80032ee:	82fb      	strh	r3, [r7, #22]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	441a      	add	r2, r3
 80032fe:	8afb      	ldrh	r3, [r7, #22]
 8003300:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003304:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003308:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800330c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003310:	b29b      	uxth	r3, r3
 8003312:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3798      	adds	r7, #152	@ 0x98
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800331e:	b480      	push	{r7}
 8003320:	b087      	sub	sp, #28
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	607b      	str	r3, [r7, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	817b      	strh	r3, [r7, #10]
 800332c:	4613      	mov	r3, r2
 800332e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* Initialize ep structure */
  if ((0x80U & ep_addr) == 0x80U)
 8003330:	897b      	ldrh	r3, [r7, #10]
 8003332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003336:	b29b      	uxth	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00b      	beq.n	8003354 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800333c:	897b      	ldrh	r3, [r7, #10]
 800333e:	f003 0207 	and.w	r2, r3, #7
 8003342:	4613      	mov	r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	4413      	add	r3, r2
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	3310      	adds	r3, #16
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4413      	add	r3, r2
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	e009      	b.n	8003368 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003354:	897a      	ldrh	r2, [r7, #10]
 8003356:	4613      	mov	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4413      	add	r3, r2
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	4413      	add	r3, r2
 8003366:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003368:	893b      	ldrh	r3, [r7, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d107      	bne.n	800337e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2200      	movs	r2, #0
 8003372:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	b29a      	uxth	r2, r3
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	80da      	strh	r2, [r3, #6]
 800337c:	e00b      	b.n	8003396 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2201      	movs	r2, #1
 8003382:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	b29a      	uxth	r2, r3
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	0c1b      	lsrs	r3, r3, #16
 8003390:	b29a      	uxth	r2, r3
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	371c      	adds	r7, #28
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80033dc:	b29b      	uxth	r3, r3
 80033de:	f043 0302 	orr.w	r3, r3, #2
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d141      	bne.n	800348a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003406:	4b4b      	ldr	r3, [pc, #300]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800340e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003412:	d131      	bne.n	8003478 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003414:	4b47      	ldr	r3, [pc, #284]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800341a:	4a46      	ldr	r2, [pc, #280]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800341c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003420:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003424:	4b43      	ldr	r3, [pc, #268]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800342c:	4a41      	ldr	r2, [pc, #260]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800342e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003432:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003434:	4b40      	ldr	r3, [pc, #256]	@ (8003538 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2232      	movs	r2, #50	@ 0x32
 800343a:	fb02 f303 	mul.w	r3, r2, r3
 800343e:	4a3f      	ldr	r2, [pc, #252]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	0c9b      	lsrs	r3, r3, #18
 8003446:	3301      	adds	r3, #1
 8003448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800344a:	e002      	b.n	8003452 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	3b01      	subs	r3, #1
 8003450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003452:	4b38      	ldr	r3, [pc, #224]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800345a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800345e:	d102      	bne.n	8003466 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f2      	bne.n	800344c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003466:	4b33      	ldr	r3, [pc, #204]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800346e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003472:	d158      	bne.n	8003526 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e057      	b.n	8003528 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003478:	4b2e      	ldr	r3, [pc, #184]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800347a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800347e:	4a2d      	ldr	r2, [pc, #180]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003484:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003488:	e04d      	b.n	8003526 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003490:	d141      	bne.n	8003516 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003492:	4b28      	ldr	r3, [pc, #160]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800349a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349e:	d131      	bne.n	8003504 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034a0:	4b24      	ldr	r3, [pc, #144]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034a6:	4a23      	ldr	r2, [pc, #140]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034b0:	4b20      	ldr	r3, [pc, #128]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003538 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2232      	movs	r2, #50	@ 0x32
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	4a1c      	ldr	r2, [pc, #112]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	0c9b      	lsrs	r3, r3, #18
 80034d2:	3301      	adds	r3, #1
 80034d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d6:	e002      	b.n	80034de <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	3b01      	subs	r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034de:	4b15      	ldr	r3, [pc, #84]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ea:	d102      	bne.n	80034f2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f2      	bne.n	80034d8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034f2:	4b10      	ldr	r3, [pc, #64]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034fe:	d112      	bne.n	8003526 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e011      	b.n	8003528 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003504:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800350a:	4a0a      	ldr	r2, [pc, #40]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800350c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003510:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003514:	e007      	b.n	8003526 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003516:	4b07      	ldr	r3, [pc, #28]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800351e:	4a05      	ldr	r2, [pc, #20]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003520:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003524:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3714      	adds	r7, #20
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr
 8003534:	40007000 	.word	0x40007000
 8003538:	20000000 	.word	0x20000000
 800353c:	431bde83 	.word	0x431bde83

08003540 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003544:	4b05      	ldr	r3, [pc, #20]	@ (800355c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	4a04      	ldr	r2, [pc, #16]	@ (800355c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800354a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800354e:	6093      	str	r3, [r2, #8]
}
 8003550:	bf00      	nop
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40007000 	.word	0x40007000

08003560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e2fe      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	d075      	beq.n	800366a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800357e:	4b97      	ldr	r3, [pc, #604]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 030c 	and.w	r3, r3, #12
 8003586:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003588:	4b94      	ldr	r3, [pc, #592]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	2b0c      	cmp	r3, #12
 8003596:	d102      	bne.n	800359e <HAL_RCC_OscConfig+0x3e>
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2b03      	cmp	r3, #3
 800359c:	d002      	beq.n	80035a4 <HAL_RCC_OscConfig+0x44>
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	2b08      	cmp	r3, #8
 80035a2:	d10b      	bne.n	80035bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a4:	4b8d      	ldr	r3, [pc, #564]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d05b      	beq.n	8003668 <HAL_RCC_OscConfig+0x108>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d157      	bne.n	8003668 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e2d9      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c4:	d106      	bne.n	80035d4 <HAL_RCC_OscConfig+0x74>
 80035c6:	4b85      	ldr	r3, [pc, #532]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a84      	ldr	r2, [pc, #528]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d0:	6013      	str	r3, [r2, #0]
 80035d2:	e01d      	b.n	8003610 <HAL_RCC_OscConfig+0xb0>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035dc:	d10c      	bne.n	80035f8 <HAL_RCC_OscConfig+0x98>
 80035de:	4b7f      	ldr	r3, [pc, #508]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a7e      	ldr	r2, [pc, #504]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035e8:	6013      	str	r3, [r2, #0]
 80035ea:	4b7c      	ldr	r3, [pc, #496]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a7b      	ldr	r2, [pc, #492]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f4:	6013      	str	r3, [r2, #0]
 80035f6:	e00b      	b.n	8003610 <HAL_RCC_OscConfig+0xb0>
 80035f8:	4b78      	ldr	r3, [pc, #480]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a77      	ldr	r2, [pc, #476]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80035fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003602:	6013      	str	r3, [r2, #0]
 8003604:	4b75      	ldr	r3, [pc, #468]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a74      	ldr	r2, [pc, #464]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800360a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800360e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d013      	beq.n	8003640 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003618:	f7fd f932 	bl	8000880 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003620:	f7fd f92e 	bl	8000880 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b64      	cmp	r3, #100	@ 0x64
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e29e      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003632:	4b6a      	ldr	r3, [pc, #424]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0f0      	beq.n	8003620 <HAL_RCC_OscConfig+0xc0>
 800363e:	e014      	b.n	800366a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003640:	f7fd f91e 	bl	8000880 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003648:	f7fd f91a 	bl	8000880 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b64      	cmp	r3, #100	@ 0x64
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e28a      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800365a:	4b60      	ldr	r3, [pc, #384]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0xe8>
 8003666:	e000      	b.n	800366a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d075      	beq.n	8003762 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003676:	4b59      	ldr	r3, [pc, #356]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f003 030c 	and.w	r3, r3, #12
 800367e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003680:	4b56      	ldr	r3, [pc, #344]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	2b0c      	cmp	r3, #12
 800368e:	d102      	bne.n	8003696 <HAL_RCC_OscConfig+0x136>
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d002      	beq.n	800369c <HAL_RCC_OscConfig+0x13c>
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	2b04      	cmp	r3, #4
 800369a:	d11f      	bne.n	80036dc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800369c:	4b4f      	ldr	r3, [pc, #316]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d005      	beq.n	80036b4 <HAL_RCC_OscConfig+0x154>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e25d      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b4:	4b49      	ldr	r3, [pc, #292]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	061b      	lsls	r3, r3, #24
 80036c2:	4946      	ldr	r1, [pc, #280]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80036c8:	4b45      	ldr	r3, [pc, #276]	@ (80037e0 <HAL_RCC_OscConfig+0x280>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7fd f88b 	bl	80007e8 <HAL_InitTick>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d043      	beq.n	8003760 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e249      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d023      	beq.n	800372c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036e4:	4b3d      	ldr	r3, [pc, #244]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a3c      	ldr	r2, [pc, #240]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80036ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f0:	f7fd f8c6 	bl	8000880 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f8:	f7fd f8c2 	bl	8000880 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e232      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800370a:	4b34      	ldr	r3, [pc, #208]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003716:	4b31      	ldr	r3, [pc, #196]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	061b      	lsls	r3, r3, #24
 8003724:	492d      	ldr	r1, [pc, #180]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003726:	4313      	orrs	r3, r2
 8003728:	604b      	str	r3, [r1, #4]
 800372a:	e01a      	b.n	8003762 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800372c:	4b2b      	ldr	r3, [pc, #172]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a2a      	ldr	r2, [pc, #168]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003732:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003738:	f7fd f8a2 	bl	8000880 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003740:	f7fd f89e 	bl	8000880 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e20e      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003752:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f0      	bne.n	8003740 <HAL_RCC_OscConfig+0x1e0>
 800375e:	e000      	b.n	8003762 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003760:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0308 	and.w	r3, r3, #8
 800376a:	2b00      	cmp	r3, #0
 800376c:	d041      	beq.n	80037f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d01c      	beq.n	80037b0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003776:	4b19      	ldr	r3, [pc, #100]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 8003778:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800377c:	4a17      	ldr	r2, [pc, #92]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 800377e:	f043 0301 	orr.w	r3, r3, #1
 8003782:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003786:	f7fd f87b 	bl	8000880 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800378e:	f7fd f877 	bl	8000880 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b02      	cmp	r3, #2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e1e7      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037a0:	4b0e      	ldr	r3, [pc, #56]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80037a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0ef      	beq.n	800378e <HAL_RCC_OscConfig+0x22e>
 80037ae:	e020      	b.n	80037f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b0:	4b0a      	ldr	r3, [pc, #40]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80037b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037b6:	4a09      	ldr	r2, [pc, #36]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80037b8:	f023 0301 	bic.w	r3, r3, #1
 80037bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c0:	f7fd f85e 	bl	8000880 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037c6:	e00d      	b.n	80037e4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c8:	f7fd f85a 	bl	8000880 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d906      	bls.n	80037e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e1ca      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000
 80037e0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037e4:	4b8c      	ldr	r3, [pc, #560]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80037e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1ea      	bne.n	80037c8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 80a6 	beq.w	800394c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003800:	2300      	movs	r3, #0
 8003802:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003804:	4b84      	ldr	r3, [pc, #528]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <HAL_RCC_OscConfig+0x2b4>
 8003810:	2301      	movs	r3, #1
 8003812:	e000      	b.n	8003816 <HAL_RCC_OscConfig+0x2b6>
 8003814:	2300      	movs	r3, #0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00d      	beq.n	8003836 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800381a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 800381c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800381e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003824:	6593      	str	r3, [r2, #88]	@ 0x58
 8003826:	4b7c      	ldr	r3, [pc, #496]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003832:	2301      	movs	r3, #1
 8003834:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003836:	4b79      	ldr	r3, [pc, #484]	@ (8003a1c <HAL_RCC_OscConfig+0x4bc>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383e:	2b00      	cmp	r3, #0
 8003840:	d118      	bne.n	8003874 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003842:	4b76      	ldr	r3, [pc, #472]	@ (8003a1c <HAL_RCC_OscConfig+0x4bc>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a75      	ldr	r2, [pc, #468]	@ (8003a1c <HAL_RCC_OscConfig+0x4bc>)
 8003848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800384c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800384e:	f7fd f817 	bl	8000880 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003856:	f7fd f813 	bl	8000880 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e183      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003868:	4b6c      	ldr	r3, [pc, #432]	@ (8003a1c <HAL_RCC_OscConfig+0x4bc>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0f0      	beq.n	8003856 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d108      	bne.n	800388e <HAL_RCC_OscConfig+0x32e>
 800387c:	4b66      	ldr	r3, [pc, #408]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003882:	4a65      	ldr	r2, [pc, #404]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800388c:	e024      	b.n	80038d8 <HAL_RCC_OscConfig+0x378>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b05      	cmp	r3, #5
 8003894:	d110      	bne.n	80038b8 <HAL_RCC_OscConfig+0x358>
 8003896:	4b60      	ldr	r3, [pc, #384]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800389c:	4a5e      	ldr	r2, [pc, #376]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 800389e:	f043 0304 	orr.w	r3, r3, #4
 80038a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80038a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ac:	4a5a      	ldr	r2, [pc, #360]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80038ae:	f043 0301 	orr.w	r3, r3, #1
 80038b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038b6:	e00f      	b.n	80038d8 <HAL_RCC_OscConfig+0x378>
 80038b8:	4b57      	ldr	r3, [pc, #348]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80038ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038be:	4a56      	ldr	r2, [pc, #344]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80038c0:	f023 0301 	bic.w	r3, r3, #1
 80038c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038c8:	4b53      	ldr	r3, [pc, #332]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80038ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ce:	4a52      	ldr	r2, [pc, #328]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80038d0:	f023 0304 	bic.w	r3, r3, #4
 80038d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d016      	beq.n	800390e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e0:	f7fc ffce 	bl	8000880 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e8:	f7fc ffca 	bl	8000880 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e138      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038fe:	4b46      	ldr	r3, [pc, #280]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0ed      	beq.n	80038e8 <HAL_RCC_OscConfig+0x388>
 800390c:	e015      	b.n	800393a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800390e:	f7fc ffb7 	bl	8000880 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003914:	e00a      	b.n	800392c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7fc ffb3 	bl	8000880 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e121      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800392c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1ed      	bne.n	8003916 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800393a:	7ffb      	ldrb	r3, [r7, #31]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d105      	bne.n	800394c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003940:	4b35      	ldr	r3, [pc, #212]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003944:	4a34      	ldr	r2, [pc, #208]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003946:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800394a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0320 	and.w	r3, r3, #32
 8003954:	2b00      	cmp	r3, #0
 8003956:	d03c      	beq.n	80039d2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01c      	beq.n	800399a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003960:	4b2d      	ldr	r3, [pc, #180]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003962:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003966:	4a2c      	ldr	r2, [pc, #176]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003970:	f7fc ff86 	bl	8000880 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003978:	f7fc ff82 	bl	8000880 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e0f2      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800398a:	4b23      	ldr	r3, [pc, #140]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 800398c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0ef      	beq.n	8003978 <HAL_RCC_OscConfig+0x418>
 8003998:	e01b      	b.n	80039d2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800399a:	4b1f      	ldr	r3, [pc, #124]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 800399c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80039a2:	f023 0301 	bic.w	r3, r3, #1
 80039a6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039aa:	f7fc ff69 	bl	8000880 <HAL_GetTick>
 80039ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039b0:	e008      	b.n	80039c4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039b2:	f7fc ff65 	bl	8000880 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e0d5      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039c4:	4b14      	ldr	r3, [pc, #80]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80039c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1ef      	bne.n	80039b2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 80c9 	beq.w	8003b6e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f003 030c 	and.w	r3, r3, #12
 80039e4:	2b0c      	cmp	r3, #12
 80039e6:	f000 8083 	beq.w	8003af0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d15e      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039f2:	4b09      	ldr	r3, [pc, #36]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a08      	ldr	r2, [pc, #32]	@ (8003a18 <HAL_RCC_OscConfig+0x4b8>)
 80039f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fe:	f7fc ff3f 	bl	8000880 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a04:	e00c      	b.n	8003a20 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a06:	f7fc ff3b 	bl	8000880 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d905      	bls.n	8003a20 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e0ab      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a20:	4b55      	ldr	r3, [pc, #340]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1ec      	bne.n	8003a06 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a2c:	4b52      	ldr	r3, [pc, #328]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a2e:	68da      	ldr	r2, [r3, #12]
 8003a30:	4b52      	ldr	r3, [pc, #328]	@ (8003b7c <HAL_RCC_OscConfig+0x61c>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6a11      	ldr	r1, [r2, #32]
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a3c:	3a01      	subs	r2, #1
 8003a3e:	0112      	lsls	r2, r2, #4
 8003a40:	4311      	orrs	r1, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003a46:	0212      	lsls	r2, r2, #8
 8003a48:	4311      	orrs	r1, r2
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a4e:	0852      	lsrs	r2, r2, #1
 8003a50:	3a01      	subs	r2, #1
 8003a52:	0552      	lsls	r2, r2, #21
 8003a54:	4311      	orrs	r1, r2
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a5a:	0852      	lsrs	r2, r2, #1
 8003a5c:	3a01      	subs	r2, #1
 8003a5e:	0652      	lsls	r2, r2, #25
 8003a60:	4311      	orrs	r1, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a66:	06d2      	lsls	r2, r2, #27
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	4943      	ldr	r1, [pc, #268]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a70:	4b41      	ldr	r3, [pc, #260]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a40      	ldr	r2, [pc, #256]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a7a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a7c:	4b3e      	ldr	r3, [pc, #248]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	4a3d      	ldr	r2, [pc, #244]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003a82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a86:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a88:	f7fc fefa 	bl	8000880 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a90:	f7fc fef6 	bl	8000880 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e066      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa2:	4b35      	ldr	r3, [pc, #212]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x530>
 8003aae:	e05e      	b.n	8003b6e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab0:	4b31      	ldr	r3, [pc, #196]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a30      	ldr	r2, [pc, #192]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003ab6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abc:	f7fc fee0 	bl	8000880 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac4:	f7fc fedc 	bl	8000880 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e04c      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ad6:	4b28      	ldr	r3, [pc, #160]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f0      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003ae2:	4b25      	ldr	r3, [pc, #148]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003ae4:	68da      	ldr	r2, [r3, #12]
 8003ae6:	4924      	ldr	r1, [pc, #144]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003ae8:	4b25      	ldr	r3, [pc, #148]	@ (8003b80 <HAL_RCC_OscConfig+0x620>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	60cb      	str	r3, [r1, #12]
 8003aee:	e03e      	b.n	8003b6e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	69db      	ldr	r3, [r3, #28]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e039      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003afc:	4b1e      	ldr	r3, [pc, #120]	@ (8003b78 <HAL_RCC_OscConfig+0x618>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f003 0203 	and.w	r2, r3, #3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d12c      	bne.n	8003b6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d123      	bne.n	8003b6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d11b      	bne.n	8003b6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d113      	bne.n	8003b6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4c:	085b      	lsrs	r3, r3, #1
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d109      	bne.n	8003b6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b60:	085b      	lsrs	r3, r3, #1
 8003b62:	3b01      	subs	r3, #1
 8003b64:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d001      	beq.n	8003b6e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3720      	adds	r7, #32
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	019f800c 	.word	0x019f800c
 8003b80:	feeefffc 	.word	0xfeeefffc

08003b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e11e      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b9c:	4b91      	ldr	r3, [pc, #580]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 030f 	and.w	r3, r3, #15
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d910      	bls.n	8003bcc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003baa:	4b8e      	ldr	r3, [pc, #568]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f023 020f 	bic.w	r2, r3, #15
 8003bb2:	498c      	ldr	r1, [pc, #560]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bba:	4b8a      	ldr	r3, [pc, #552]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 030f 	and.w	r3, r3, #15
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e106      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d073      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	2b03      	cmp	r3, #3
 8003bde:	d129      	bne.n	8003c34 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003be0:	4b81      	ldr	r3, [pc, #516]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0f4      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003bf0:	f000 f966 	bl	8003ec0 <RCC_GetSysClockFreqFromPLLSource>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	4a7c      	ldr	r2, [pc, #496]	@ (8003dec <HAL_RCC_ClockConfig+0x268>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d93f      	bls.n	8003c7e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003bfe:	4b7a      	ldr	r3, [pc, #488]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d009      	beq.n	8003c1e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d033      	beq.n	8003c7e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d12f      	bne.n	8003c7e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c1e:	4b72      	ldr	r3, [pc, #456]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c26:	4a70      	ldr	r2, [pc, #448]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c2c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c2e:	2380      	movs	r3, #128	@ 0x80
 8003c30:	617b      	str	r3, [r7, #20]
 8003c32:	e024      	b.n	8003c7e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d107      	bne.n	8003c4c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c3c:	4b6a      	ldr	r3, [pc, #424]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d109      	bne.n	8003c5c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e0c6      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c4c:	4b66      	ldr	r3, [pc, #408]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d101      	bne.n	8003c5c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e0be      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003c5c:	f000 f8ce 	bl	8003dfc <HAL_RCC_GetSysClockFreq>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	4a61      	ldr	r2, [pc, #388]	@ (8003dec <HAL_RCC_ClockConfig+0x268>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d909      	bls.n	8003c7e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c72:	4a5d      	ldr	r2, [pc, #372]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c78:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003c7a:	2380      	movs	r3, #128	@ 0x80
 8003c7c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c7e:	4b5a      	ldr	r3, [pc, #360]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f023 0203 	bic.w	r2, r3, #3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	4957      	ldr	r1, [pc, #348]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c90:	f7fc fdf6 	bl	8000880 <HAL_GetTick>
 8003c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c98:	f7fc fdf2 	bl	8000880 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e095      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	4b4e      	ldr	r3, [pc, #312]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 020c 	and.w	r2, r3, #12
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d1eb      	bne.n	8003c98 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d023      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d005      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cd8:	4b43      	ldr	r3, [pc, #268]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	4a42      	ldr	r2, [pc, #264]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003cde:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ce2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0308 	and.w	r3, r3, #8
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d007      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003cf0:	4b3d      	ldr	r3, [pc, #244]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003cf8:	4a3b      	ldr	r2, [pc, #236]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003cfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003cfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d00:	4b39      	ldr	r3, [pc, #228]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	4936      	ldr	r1, [pc, #216]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	608b      	str	r3, [r1, #8]
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	2b80      	cmp	r3, #128	@ 0x80
 8003d18:	d105      	bne.n	8003d26 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003d1a:	4b33      	ldr	r3, [pc, #204]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	4a32      	ldr	r2, [pc, #200]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d24:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d26:	4b2f      	ldr	r3, [pc, #188]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d21d      	bcs.n	8003d70 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d34:	4b2b      	ldr	r3, [pc, #172]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f023 020f 	bic.w	r2, r3, #15
 8003d3c:	4929      	ldr	r1, [pc, #164]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d44:	f7fc fd9c 	bl	8000880 <HAL_GetTick>
 8003d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d4a:	e00a      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d4c:	f7fc fd98 	bl	8000880 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e03b      	b.n	8003dda <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d62:	4b20      	ldr	r3, [pc, #128]	@ (8003de4 <HAL_RCC_ClockConfig+0x260>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 030f 	and.w	r3, r3, #15
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d1ed      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d008      	beq.n	8003d8e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	4917      	ldr	r1, [pc, #92]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0308 	and.w	r3, r3, #8
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d009      	beq.n	8003dae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d9a:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	490f      	ldr	r1, [pc, #60]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dae:	f000 f825 	bl	8003dfc <HAL_RCC_GetSysClockFreq>
 8003db2:	4602      	mov	r2, r0
 8003db4:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <HAL_RCC_ClockConfig+0x264>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	091b      	lsrs	r3, r3, #4
 8003dba:	f003 030f 	and.w	r3, r3, #15
 8003dbe:	490c      	ldr	r1, [pc, #48]	@ (8003df0 <HAL_RCC_ClockConfig+0x26c>)
 8003dc0:	5ccb      	ldrb	r3, [r1, r3]
 8003dc2:	f003 031f 	and.w	r3, r3, #31
 8003dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dca:	4a0a      	ldr	r2, [pc, #40]	@ (8003df4 <HAL_RCC_ClockConfig+0x270>)
 8003dcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003dce:	4b0a      	ldr	r3, [pc, #40]	@ (8003df8 <HAL_RCC_ClockConfig+0x274>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc fd08 	bl	80007e8 <HAL_InitTick>
 8003dd8:	4603      	mov	r3, r0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40022000 	.word	0x40022000
 8003de8:	40021000 	.word	0x40021000
 8003dec:	04c4b400 	.word	0x04c4b400
 8003df0:	08008db4 	.word	0x08008db4
 8003df4:	20000000 	.word	0x20000000
 8003df8:	20000004 	.word	0x20000004

08003dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b087      	sub	sp, #28
 8003e00:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e02:	4b2c      	ldr	r3, [pc, #176]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d102      	bne.n	8003e14 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e10:	613b      	str	r3, [r7, #16]
 8003e12:	e047      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e14:	4b27      	ldr	r3, [pc, #156]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f003 030c 	and.w	r3, r3, #12
 8003e1c:	2b08      	cmp	r3, #8
 8003e1e:	d102      	bne.n	8003e26 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e20:	4b26      	ldr	r3, [pc, #152]	@ (8003ebc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e22:	613b      	str	r3, [r7, #16]
 8003e24:	e03e      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003e26:	4b23      	ldr	r3, [pc, #140]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	2b0c      	cmp	r3, #12
 8003e30:	d136      	bne.n	8003ea0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e32:	4b20      	ldr	r3, [pc, #128]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	091b      	lsrs	r3, r3, #4
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	3301      	adds	r3, #1
 8003e48:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d10c      	bne.n	8003e6a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e50:	4a1a      	ldr	r2, [pc, #104]	@ (8003ebc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e58:	4a16      	ldr	r2, [pc, #88]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e5a:	68d2      	ldr	r2, [r2, #12]
 8003e5c:	0a12      	lsrs	r2, r2, #8
 8003e5e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	617b      	str	r3, [r7, #20]
      break;
 8003e68:	e00c      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e6a:	4a13      	ldr	r2, [pc, #76]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e72:	4a10      	ldr	r2, [pc, #64]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e74:	68d2      	ldr	r2, [r2, #12]
 8003e76:	0a12      	lsrs	r2, r2, #8
 8003e78:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e7c:	fb02 f303 	mul.w	r3, r2, r3
 8003e80:	617b      	str	r3, [r7, #20]
      break;
 8003e82:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e84:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	0e5b      	lsrs	r3, r3, #25
 8003e8a:	f003 0303 	and.w	r3, r3, #3
 8003e8e:	3301      	adds	r3, #1
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	e001      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ea4:	693b      	ldr	r3, [r7, #16]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	371c      	adds	r7, #28
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	00f42400 	.word	0x00f42400
 8003ebc:	007a1200 	.word	0x007a1200

08003ec0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	091b      	lsrs	r3, r3, #4
 8003ed6:	f003 030f 	and.w	r3, r3, #15
 8003eda:	3301      	adds	r3, #1
 8003edc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	2b03      	cmp	r3, #3
 8003ee2:	d10c      	bne.n	8003efe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ee4:	4a17      	ldr	r2, [pc, #92]	@ (8003f44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eec:	4a14      	ldr	r2, [pc, #80]	@ (8003f40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003eee:	68d2      	ldr	r2, [r2, #12]
 8003ef0:	0a12      	lsrs	r2, r2, #8
 8003ef2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ef6:	fb02 f303 	mul.w	r3, r2, r3
 8003efa:	617b      	str	r3, [r7, #20]
    break;
 8003efc:	e00c      	b.n	8003f18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003efe:	4a12      	ldr	r2, [pc, #72]	@ (8003f48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f06:	4a0e      	ldr	r2, [pc, #56]	@ (8003f40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f08:	68d2      	ldr	r2, [r2, #12]
 8003f0a:	0a12      	lsrs	r2, r2, #8
 8003f0c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f10:	fb02 f303 	mul.w	r3, r2, r3
 8003f14:	617b      	str	r3, [r7, #20]
    break;
 8003f16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f18:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	0e5b      	lsrs	r3, r3, #25
 8003f1e:	f003 0303 	and.w	r3, r3, #3
 8003f22:	3301      	adds	r3, #1
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003f32:	687b      	ldr	r3, [r7, #4]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	371c      	adds	r7, #28
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	40021000 	.word	0x40021000
 8003f44:	007a1200 	.word	0x007a1200
 8003f48:	00f42400 	.word	0x00f42400

08003f4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef const *PeriphClkInit)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b086      	sub	sp, #24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f54:	2300      	movs	r3, #0
 8003f56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f58:	2300      	movs	r3, #0
 8003f5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f000 8098 	beq.w	800409a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f6e:	4b43      	ldr	r3, [pc, #268]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10d      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f7a:	4b40      	ldr	r3, [pc, #256]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7e:	4a3f      	ldr	r2, [pc, #252]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f86:	4b3d      	ldr	r3, [pc, #244]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f8e:	60bb      	str	r3, [r7, #8]
 8003f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f92:	2301      	movs	r3, #1
 8003f94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f96:	4b3a      	ldr	r3, [pc, #232]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a39      	ldr	r2, [pc, #228]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fa2:	f7fc fc6d 	bl	8000880 <HAL_GetTick>
 8003fa6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fa8:	e009      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003faa:	f7fc fc69 	bl	8000880 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d902      	bls.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	74fb      	strb	r3, [r7, #19]
        break;
 8003fbc:	e005      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fbe:	4b30      	ldr	r3, [pc, #192]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0ef      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003fca:	7cfb      	ldrb	r3, [r7, #19]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d159      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003fd0:	4b2a      	ldr	r3, [pc, #168]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d01e      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d019      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003fec:	4b23      	ldr	r3, [pc, #140]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ff6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ff8:	4b20      	ldr	r3, [pc, #128]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004004:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004008:	4b1c      	ldr	r3, [pc, #112]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800400e:	4a1b      	ldr	r2, [pc, #108]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004010:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004014:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004018:	4a18      	ldr	r2, [pc, #96]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d016      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402a:	f7fc fc29 	bl	8000880 <HAL_GetTick>
 800402e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004030:	e00b      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004032:	f7fc fc25 	bl	8000880 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004040:	4293      	cmp	r3, r2
 8004042:	d902      	bls.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	74fb      	strb	r3, [r7, #19]
            break;
 8004048:	e006      	b.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800404a:	4b0c      	ldr	r3, [pc, #48]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800404c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0ec      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004058:	7cfb      	ldrb	r3, [r7, #19]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10b      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800405e:	4b07      	ldr	r3, [pc, #28]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004064:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800406c:	4903      	ldr	r1, [pc, #12]	@ (800407c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004074:	e008      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004076:	7cfb      	ldrb	r3, [r7, #19]
 8004078:	74bb      	strb	r3, [r7, #18]
 800407a:	e005      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800407c:	40021000 	.word	0x40021000
 8004080:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004084:	7cfb      	ldrb	r3, [r7, #19]
 8004086:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004088:	7c7b      	ldrb	r3, [r7, #17]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d105      	bne.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800408e:	4ba7      	ldr	r3, [pc, #668]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004092:	4aa6      	ldr	r2, [pc, #664]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004094:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004098:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00a      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040a6:	4ba1      	ldr	r3, [pc, #644]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ac:	f023 0203 	bic.w	r2, r3, #3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	499d      	ldr	r1, [pc, #628]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00a      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040c8:	4b98      	ldr	r3, [pc, #608]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ce:	f023 020c 	bic.w	r2, r3, #12
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	4995      	ldr	r1, [pc, #596]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00a      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040ea:	4b90      	ldr	r3, [pc, #576]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	498c      	ldr	r1, [pc, #560]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0308 	and.w	r3, r3, #8
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00a      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800410c:	4b87      	ldr	r3, [pc, #540]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004112:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	4984      	ldr	r1, [pc, #528]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411c:	4313      	orrs	r3, r2
 800411e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800412e:	4b7f      	ldr	r3, [pc, #508]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004134:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	497b      	ldr	r1, [pc, #492]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800413e:	4313      	orrs	r3, r2
 8004140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0320 	and.w	r3, r3, #32
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004150:	4b76      	ldr	r3, [pc, #472]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004156:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	4973      	ldr	r1, [pc, #460]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004160:	4313      	orrs	r3, r2
 8004162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004172:	4b6e      	ldr	r3, [pc, #440]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004178:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	496a      	ldr	r1, [pc, #424]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004194:	4b65      	ldr	r3, [pc, #404]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	4962      	ldr	r1, [pc, #392]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041b6:	4b5d      	ldr	r3, [pc, #372]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c4:	4959      	ldr	r1, [pc, #356]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041d8:	4b54      	ldr	r3, [pc, #336]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041de:	f023 0203 	bic.w	r2, r3, #3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e6:	4951      	ldr	r1, [pc, #324]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00a      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041fa:	4b4c      	ldr	r3, [pc, #304]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004200:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004208:	4948      	ldr	r1, [pc, #288]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004218:	2b00      	cmp	r3, #0
 800421a:	d015      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800421c:	4b43      	ldr	r3, [pc, #268]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004222:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422a:	4940      	ldr	r1, [pc, #256]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800423a:	d105      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800423c:	4b3b      	ldr	r3, [pc, #236]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	4a3a      	ldr	r2, [pc, #232]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004242:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004246:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004250:	2b00      	cmp	r3, #0
 8004252:	d015      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004254:	4b35      	ldr	r3, [pc, #212]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004262:	4932      	ldr	r1, [pc, #200]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800426e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004272:	d105      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004274:	4b2d      	ldr	r3, [pc, #180]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	4a2c      	ldr	r2, [pc, #176]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800427a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800427e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d015      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800428c:	4b27      	ldr	r3, [pc, #156]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004292:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429a:	4924      	ldr	r1, [pc, #144]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042aa:	d105      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042ac:	4b1f      	ldr	r3, [pc, #124]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	4a1e      	ldr	r2, [pc, #120]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d015      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042c4:	4b19      	ldr	r3, [pc, #100]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d2:	4916      	ldr	r1, [pc, #88]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042e2:	d105      	bne.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042e4:	4b11      	ldr	r3, [pc, #68]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	4a10      	ldr	r2, [pc, #64]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d019      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042fc:	4b0b      	ldr	r3, [pc, #44]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004302:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	4908      	ldr	r1, [pc, #32]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430c:	4313      	orrs	r3, r2
 800430e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800431a:	d109      	bne.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800431c:	4b03      	ldr	r3, [pc, #12]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	4a02      	ldr	r2, [pc, #8]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004326:	60d3      	str	r3, [r2, #12]
 8004328:	e002      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d015      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800433c:	4b29      	ldr	r3, [pc, #164]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004342:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	4926      	ldr	r1, [pc, #152]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800434c:	4313      	orrs	r3, r2
 800434e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004356:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800435a:	d105      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800435c:	4b21      	ldr	r3, [pc, #132]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	4a20      	ldr	r2, [pc, #128]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004366:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d015      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004374:	4b1b      	ldr	r3, [pc, #108]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004382:	4918      	ldr	r1, [pc, #96]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800438e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004392:	d105      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004394:	4b13      	ldr	r3, [pc, #76]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	4a12      	ldr	r2, [pc, #72]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800439a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800439e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d015      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80043ac:	4b0d      	ldr	r3, [pc, #52]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ba:	490a      	ldr	r1, [pc, #40]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043ca:	d105      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043cc:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4a04      	ldr	r2, [pc, #16]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80043d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3718      	adds	r7, #24
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	40021000 	.word	0x40021000

080043e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80043f8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80043fc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	b29a      	uxth	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004416:	b480      	push	{r7}
 8004418:	b085      	sub	sp, #20
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800441e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8004422:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800442a:	b29a      	uxth	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	b29b      	uxth	r3, r3
 8004430:	43db      	mvns	r3, r3
 8004432:	b29b      	uxth	r3, r3
 8004434:	4013      	ands	r3, r2
 8004436:	b29a      	uxth	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	1d3b      	adds	r3, r7, #4
 8004456:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3714      	adds	r7, #20
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004488:	b480      	push	{r7}
 800448a:	b0a7      	sub	sp, #156	@ 0x9c
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004492:	2300      	movs	r3, #0
 8004494:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80044aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	78db      	ldrb	r3, [r3, #3]
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d81f      	bhi.n	80044fa <USB_ActivateEndpoint+0x72>
 80044ba:	a201      	add	r2, pc, #4	@ (adr r2, 80044c0 <USB_ActivateEndpoint+0x38>)
 80044bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c0:	080044d1 	.word	0x080044d1
 80044c4:	080044ed 	.word	0x080044ed
 80044c8:	08004503 	.word	0x08004503
 80044cc:	080044df 	.word	0x080044df
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80044d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80044d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80044dc:	e012      	b.n	8004504 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80044de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80044e2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80044e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80044ea:	e00b      	b.n	8004504 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80044ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80044f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80044f8:	e004      	b.n	8004504 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8004500:	e000      	b.n	8004504 <USB_ActivateEndpoint+0x7c>
      break;
 8004502:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	441a      	add	r2, r3
 800450e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004512:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004516:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800451a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800451e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004522:	b29b      	uxth	r3, r3
 8004524:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	881b      	ldrh	r3, [r3, #0]
 8004532:	b29b      	uxth	r3, r3
 8004534:	b21b      	sxth	r3, r3
 8004536:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800453a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800453e:	b21a      	sxth	r2, r3
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	b21b      	sxth	r3, r3
 8004546:	4313      	orrs	r3, r2
 8004548:	b21b      	sxth	r3, r3
 800454a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	441a      	add	r2, r3
 8004558:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800455c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004560:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004564:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004568:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800456c:	b29b      	uxth	r3, r3
 800456e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	7b1b      	ldrb	r3, [r3, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	f040 8180 	bne.w	800487a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	785b      	ldrb	r3, [r3, #1]
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 8084 	beq.w	800468c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	61bb      	str	r3, [r7, #24]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800458e:	b29b      	uxth	r3, r3
 8004590:	461a      	mov	r2, r3
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	4413      	add	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	00da      	lsls	r2, r3, #3
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	88db      	ldrh	r3, [r3, #6]
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	4413      	add	r3, r2
 80045c2:	881b      	ldrh	r3, [r3, #0]
 80045c4:	827b      	strh	r3, [r7, #18]
 80045c6:	8a7b      	ldrh	r3, [r7, #18]
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d01b      	beq.n	8004608 <USB_ActivateEndpoint+0x180>
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	881b      	ldrh	r3, [r3, #0]
 80045dc:	b29b      	uxth	r3, r3
 80045de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045e6:	823b      	strh	r3, [r7, #16]
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	441a      	add	r2, r3
 80045f2:	8a3b      	ldrh	r3, [r7, #16]
 80045f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004600:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004604:	b29b      	uxth	r3, r3
 8004606:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	78db      	ldrb	r3, [r3, #3]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d020      	beq.n	8004652 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	881b      	ldrh	r3, [r3, #0]
 800461c:	b29b      	uxth	r3, r3
 800461e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004622:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004626:	81bb      	strh	r3, [r7, #12]
 8004628:	89bb      	ldrh	r3, [r7, #12]
 800462a:	f083 0320 	eor.w	r3, r3, #32
 800462e:	81bb      	strh	r3, [r7, #12]
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	441a      	add	r2, r3
 800463a:	89bb      	ldrh	r3, [r7, #12]
 800463c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004640:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004644:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800464c:	b29b      	uxth	r3, r3
 800464e:	8013      	strh	r3, [r2, #0]
 8004650:	e3f9      	b.n	8004e46 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	b29b      	uxth	r3, r3
 8004660:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004664:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004668:	81fb      	strh	r3, [r7, #14]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	441a      	add	r2, r3
 8004674:	89fb      	ldrh	r3, [r7, #14]
 8004676:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800467a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800467e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004686:	b29b      	uxth	r3, r3
 8004688:	8013      	strh	r3, [r2, #0]
 800468a:	e3dc      	b.n	8004e46 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004696:	b29b      	uxth	r3, r3
 8004698:	461a      	mov	r2, r3
 800469a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469c:	4413      	add	r3, r2
 800469e:	633b      	str	r3, [r7, #48]	@ 0x30
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	00da      	lsls	r2, r3, #3
 80046a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a8:	4413      	add	r3, r2
 80046aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80046ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	88db      	ldrh	r3, [r3, #6]
 80046b4:	085b      	lsrs	r3, r3, #1
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046be:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	461a      	mov	r2, r3
 80046ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d0:	4413      	add	r3, r2
 80046d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	00da      	lsls	r2, r3, #3
 80046da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046dc:	4413      	add	r3, r2
 80046de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80046e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80046e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	801a      	strh	r2, [r3, #0]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10a      	bne.n	8004712 <USB_ActivateEndpoint+0x28a>
 80046fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	b29b      	uxth	r3, r3
 8004702:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004706:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800470a:	b29a      	uxth	r2, r3
 800470c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470e:	801a      	strh	r2, [r3, #0]
 8004710:	e041      	b.n	8004796 <USB_ActivateEndpoint+0x30e>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	2b3e      	cmp	r3, #62	@ 0x3e
 8004718:	d81c      	bhi.n	8004754 <USB_ActivateEndpoint+0x2cc>
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	085b      	lsrs	r3, r3, #1
 8004720:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	2b00      	cmp	r3, #0
 800472e:	d004      	beq.n	800473a <USB_ActivateEndpoint+0x2b2>
 8004730:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004734:	3301      	adds	r3, #1
 8004736:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800473a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473c:	881b      	ldrh	r3, [r3, #0]
 800473e:	b29a      	uxth	r2, r3
 8004740:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004744:	b29b      	uxth	r3, r3
 8004746:	029b      	lsls	r3, r3, #10
 8004748:	b29b      	uxth	r3, r3
 800474a:	4313      	orrs	r3, r2
 800474c:	b29a      	uxth	r2, r3
 800474e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004750:	801a      	strh	r2, [r3, #0]
 8004752:	e020      	b.n	8004796 <USB_ActivateEndpoint+0x30e>
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	095b      	lsrs	r3, r3, #5
 800475a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2b00      	cmp	r3, #0
 8004768:	d104      	bne.n	8004774 <USB_ActivateEndpoint+0x2ec>
 800476a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800476e:	3b01      	subs	r3, #1
 8004770:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004776:	881b      	ldrh	r3, [r3, #0]
 8004778:	b29a      	uxth	r2, r3
 800477a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800477e:	b29b      	uxth	r3, r3
 8004780:	029b      	lsls	r3, r3, #10
 8004782:	b29b      	uxth	r3, r3
 8004784:	4313      	orrs	r3, r2
 8004786:	b29b      	uxth	r3, r3
 8004788:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800478c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004790:	b29a      	uxth	r2, r3
 8004792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004794:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	4413      	add	r3, r2
 80047a0:	881b      	ldrh	r3, [r3, #0]
 80047a2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80047a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80047a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d01b      	beq.n	80047e6 <USB_ActivateEndpoint+0x35e>
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4413      	add	r3, r2
 80047b8:	881b      	ldrh	r3, [r3, #0]
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047c4:	843b      	strh	r3, [r7, #32]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	441a      	add	r2, r3
 80047d0:	8c3b      	ldrh	r3, [r7, #32]
 80047d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d124      	bne.n	8004838 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	881b      	ldrh	r3, [r3, #0]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004804:	83bb      	strh	r3, [r7, #28]
 8004806:	8bbb      	ldrh	r3, [r7, #28]
 8004808:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800480c:	83bb      	strh	r3, [r7, #28]
 800480e:	8bbb      	ldrh	r3, [r7, #28]
 8004810:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004814:	83bb      	strh	r3, [r7, #28]
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	441a      	add	r2, r3
 8004820:	8bbb      	ldrh	r3, [r7, #28]
 8004822:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004826:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800482a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800482e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004832:	b29b      	uxth	r3, r3
 8004834:	8013      	strh	r3, [r2, #0]
 8004836:	e306      	b.n	8004e46 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	b29b      	uxth	r3, r3
 8004846:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800484a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800484e:	83fb      	strh	r3, [r7, #30]
 8004850:	8bfb      	ldrh	r3, [r7, #30]
 8004852:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004856:	83fb      	strh	r3, [r7, #30]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	441a      	add	r2, r3
 8004862:	8bfb      	ldrh	r3, [r7, #30]
 8004864:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004868:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800486c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004874:	b29b      	uxth	r3, r3
 8004876:	8013      	strh	r3, [r2, #0]
 8004878:	e2e5      	b.n	8004e46 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	78db      	ldrb	r3, [r3, #3]
 800487e:	2b02      	cmp	r3, #2
 8004880:	d11e      	bne.n	80048c0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	881b      	ldrh	r3, [r3, #0]
 800488e:	b29b      	uxth	r3, r3
 8004890:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004894:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004898:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	441a      	add	r2, r3
 80048a6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80048aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80048b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	8013      	strh	r3, [r2, #0]
 80048be:	e01d      	b.n	80048fc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	881b      	ldrh	r3, [r3, #0]
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80048d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	441a      	add	r2, r3
 80048e4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80048e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004906:	b29b      	uxth	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800490c:	4413      	add	r3, r2
 800490e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	00da      	lsls	r2, r3, #3
 8004916:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004918:	4413      	add	r3, r2
 800491a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800491e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	891b      	ldrh	r3, [r3, #8]
 8004924:	085b      	lsrs	r3, r3, #1
 8004926:	b29b      	uxth	r3, r3
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	b29a      	uxth	r2, r3
 800492c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800492e:	801a      	strh	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	677b      	str	r3, [r7, #116]	@ 0x74
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800493a:	b29b      	uxth	r3, r3
 800493c:	461a      	mov	r2, r3
 800493e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004940:	4413      	add	r3, r2
 8004942:	677b      	str	r3, [r7, #116]	@ 0x74
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	00da      	lsls	r2, r3, #3
 800494a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800494c:	4413      	add	r3, r2
 800494e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004952:	673b      	str	r3, [r7, #112]	@ 0x70
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	895b      	ldrh	r3, [r3, #10]
 8004958:	085b      	lsrs	r3, r3, #1
 800495a:	b29b      	uxth	r3, r3
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	b29a      	uxth	r2, r3
 8004960:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004962:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	785b      	ldrb	r3, [r3, #1]
 8004968:	2b00      	cmp	r3, #0
 800496a:	f040 81af 	bne.w	8004ccc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	4413      	add	r3, r2
 8004978:	881b      	ldrh	r3, [r3, #0]
 800497a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800497e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8004982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d01d      	beq.n	80049c6 <USB_ActivateEndpoint+0x53e>
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	881b      	ldrh	r3, [r3, #0]
 8004996:	b29b      	uxth	r3, r3
 8004998:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800499c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	441a      	add	r2, r3
 80049ae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80049b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	4413      	add	r3, r2
 80049d0:	881b      	ldrh	r3, [r3, #0]
 80049d2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80049d6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80049da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d01d      	beq.n	8004a1e <USB_ActivateEndpoint+0x596>
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4413      	add	r3, r2
 80049ec:	881b      	ldrh	r3, [r3, #0]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	441a      	add	r2, r3
 8004a06:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8004a0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	785b      	ldrb	r3, [r3, #1]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d16b      	bne.n	8004afe <USB_ActivateEndpoint+0x676>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	461a      	mov	r2, r3
 8004a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a36:	4413      	add	r3, r2
 8004a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	00da      	lsls	r2, r3, #3
 8004a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a42:	4413      	add	r3, r2
 8004a44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004a48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a4c:	881b      	ldrh	r3, [r3, #0]
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a58:	801a      	strh	r2, [r3, #0]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10a      	bne.n	8004a78 <USB_ActivateEndpoint+0x5f0>
 8004a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a64:	881b      	ldrh	r3, [r3, #0]
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a74:	801a      	strh	r2, [r3, #0]
 8004a76:	e05d      	b.n	8004b34 <USB_ActivateEndpoint+0x6ac>
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8004a7e:	d81c      	bhi.n	8004aba <USB_ActivateEndpoint+0x632>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	085b      	lsrs	r3, r3, #1
 8004a86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d004      	beq.n	8004aa0 <USB_ActivateEndpoint+0x618>
 8004a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aa2:	881b      	ldrh	r3, [r3, #0]
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	029b      	lsls	r3, r3, #10
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ab6:	801a      	strh	r2, [r3, #0]
 8004ab8:	e03c      	b.n	8004b34 <USB_ActivateEndpoint+0x6ac>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	095b      	lsrs	r3, r3, #5
 8004ac0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	f003 031f 	and.w	r3, r3, #31
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d104      	bne.n	8004ada <USB_ActivateEndpoint+0x652>
 8004ad0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004ada:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004adc:	881b      	ldrh	r3, [r3, #0]
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	029b      	lsls	r3, r3, #10
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	4313      	orrs	r3, r2
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004af6:	b29a      	uxth	r2, r3
 8004af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004afa:	801a      	strh	r2, [r3, #0]
 8004afc:	e01a      	b.n	8004b34 <USB_ActivateEndpoint+0x6ac>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	785b      	ldrb	r3, [r3, #1]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d116      	bne.n	8004b34 <USB_ActivateEndpoint+0x6ac>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	461a      	mov	r2, r3
 8004b14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b16:	4413      	add	r3, r2
 8004b18:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	00da      	lsls	r2, r3, #3
 8004b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b22:	4413      	add	r3, r2
 8004b24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b28:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b32:	801a      	strh	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	785b      	ldrb	r3, [r3, #1]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d16b      	bne.n	8004c18 <USB_ActivateEndpoint+0x790>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b50:	4413      	add	r3, r2
 8004b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	00da      	lsls	r2, r3, #3
 8004b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b5c:	4413      	add	r3, r2
 8004b5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004b62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b72:	801a      	strh	r2, [r3, #0]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10a      	bne.n	8004b92 <USB_ActivateEndpoint+0x70a>
 8004b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b7e:	881b      	ldrh	r3, [r3, #0]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b8a:	b29a      	uxth	r2, r3
 8004b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b8e:	801a      	strh	r2, [r3, #0]
 8004b90:	e05b      	b.n	8004c4a <USB_ActivateEndpoint+0x7c2>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b98:	d81c      	bhi.n	8004bd4 <USB_ActivateEndpoint+0x74c>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d004      	beq.n	8004bba <USB_ActivateEndpoint+0x732>
 8004bb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbc:	881b      	ldrh	r3, [r3, #0]
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	029b      	lsls	r3, r3, #10
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd0:	801a      	strh	r2, [r3, #0]
 8004bd2:	e03a      	b.n	8004c4a <USB_ActivateEndpoint+0x7c2>
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	095b      	lsrs	r3, r3, #5
 8004bda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f003 031f 	and.w	r3, r3, #31
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d104      	bne.n	8004bf4 <USB_ActivateEndpoint+0x76c>
 8004bea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf6:	881b      	ldrh	r3, [r3, #0]
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	029b      	lsls	r3, r3, #10
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	4313      	orrs	r3, r2
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c14:	801a      	strh	r2, [r3, #0]
 8004c16:	e018      	b.n	8004c4a <USB_ActivateEndpoint+0x7c2>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	785b      	ldrb	r3, [r3, #1]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d114      	bne.n	8004c4a <USB_ActivateEndpoint+0x7c2>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	461a      	mov	r2, r3
 8004c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c2c:	4413      	add	r3, r2
 8004c2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	00da      	lsls	r2, r3, #3
 8004c36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c38:	4413      	add	r3, r2
 8004c3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004c3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c48:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	881b      	ldrh	r3, [r3, #0]
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c60:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004c62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004c64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004c68:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004c6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004c6c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004c70:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	441a      	add	r2, r3
 8004c7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004c7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	881b      	ldrh	r3, [r3, #0]
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ca4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ca8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	441a      	add	r2, r3
 8004cb4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004cb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	8013      	strh	r3, [r2, #0]
 8004cca:	e0bc      	b.n	8004e46 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	881b      	ldrh	r3, [r3, #0]
 8004cd8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8004cdc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01d      	beq.n	8004d24 <USB_ActivateEndpoint+0x89c>
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cfe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	441a      	add	r2, r3
 8004d0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004d10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4413      	add	r3, r2
 8004d2e:	881b      	ldrh	r3, [r3, #0]
 8004d30:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004d34:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d01d      	beq.n	8004d7c <USB_ActivateEndpoint+0x8f4>
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4413      	add	r3, r2
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d56:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	441a      	add	r2, r3
 8004d64:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004d68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d74:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	78db      	ldrb	r3, [r3, #3]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d024      	beq.n	8004dce <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4413      	add	r3, r2
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d9a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004d9e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004da2:	f083 0320 	eor.w	r3, r3, #32
 8004da6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	441a      	add	r2, r3
 8004db4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004db8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004dc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	8013      	strh	r3, [r2, #0]
 8004dcc:	e01d      	b.n	8004e0a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4413      	add	r3, r2
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004de0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004de4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	441a      	add	r2, r3
 8004df2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004df6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004dfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	4413      	add	r3, r2
 8004e14:	881b      	ldrh	r3, [r3, #0]
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e20:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	441a      	add	r2, r3
 8004e2e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004e46:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	379c      	adds	r7, #156	@ 0x9c
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop

08004e58 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b08d      	sub	sp, #52	@ 0x34
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	7b1b      	ldrb	r3, [r3, #12]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f040 808e 	bne.w	8004f88 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	785b      	ldrb	r3, [r3, #1]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d044      	beq.n	8004efe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	81bb      	strh	r3, [r7, #12]
 8004e82:	89bb      	ldrh	r3, [r7, #12]
 8004e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d01b      	beq.n	8004ec4 <USB_DeactivateEndpoint+0x6c>
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea2:	817b      	strh	r3, [r7, #10]
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	441a      	add	r2, r3
 8004eae:	897b      	ldrh	r3, [r7, #10]
 8004eb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004eb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ebc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4413      	add	r3, r2
 8004ece:	881b      	ldrh	r3, [r3, #0]
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ed6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eda:	813b      	strh	r3, [r7, #8]
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	441a      	add	r2, r3
 8004ee6:	893b      	ldrh	r3, [r7, #8]
 8004ee8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ef0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ef4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	8013      	strh	r3, [r2, #0]
 8004efc:	e192      	b.n	8005224 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4413      	add	r3, r2
 8004f08:	881b      	ldrh	r3, [r3, #0]
 8004f0a:	827b      	strh	r3, [r7, #18]
 8004f0c:	8a7b      	ldrh	r3, [r7, #18]
 8004f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d01b      	beq.n	8004f4e <USB_DeactivateEndpoint+0xf6>
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	881b      	ldrh	r3, [r3, #0]
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f2c:	823b      	strh	r3, [r7, #16]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	441a      	add	r2, r3
 8004f38:	8a3b      	ldrh	r3, [r7, #16]
 8004f3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f42:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4413      	add	r3, r2
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f64:	81fb      	strh	r3, [r7, #14]
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	441a      	add	r2, r3
 8004f70:	89fb      	ldrh	r3, [r7, #14]
 8004f72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	8013      	strh	r3, [r2, #0]
 8004f86:	e14d      	b.n	8005224 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	785b      	ldrb	r3, [r3, #1]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f040 80a5 	bne.w	80050dc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4413      	add	r3, r2
 8004f9c:	881b      	ldrh	r3, [r3, #0]
 8004f9e:	843b      	strh	r3, [r7, #32]
 8004fa0:	8c3b      	ldrh	r3, [r7, #32]
 8004fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d01b      	beq.n	8004fe2 <USB_DeactivateEndpoint+0x18a>
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	881b      	ldrh	r3, [r3, #0]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc0:	83fb      	strh	r3, [r7, #30]
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	441a      	add	r2, r3
 8004fcc:	8bfb      	ldrh	r3, [r7, #30]
 8004fce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	881b      	ldrh	r3, [r3, #0]
 8004fee:	83bb      	strh	r3, [r7, #28]
 8004ff0:	8bbb      	ldrh	r3, [r7, #28]
 8004ff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d01b      	beq.n	8005032 <USB_DeactivateEndpoint+0x1da>
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	b29b      	uxth	r3, r3
 8005008:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800500c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005010:	837b      	strh	r3, [r7, #26]
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	441a      	add	r2, r3
 800501c:	8b7b      	ldrh	r3, [r7, #26]
 800501e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005022:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005026:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800502a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800502e:	b29b      	uxth	r3, r3
 8005030:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	4413      	add	r3, r2
 800503c:	881b      	ldrh	r3, [r3, #0]
 800503e:	b29b      	uxth	r3, r3
 8005040:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005048:	833b      	strh	r3, [r7, #24]
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	441a      	add	r2, r3
 8005054:	8b3b      	ldrh	r3, [r7, #24]
 8005056:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800505a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800505e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005062:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005066:	b29b      	uxth	r3, r3
 8005068:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	b29b      	uxth	r3, r3
 8005078:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800507c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005080:	82fb      	strh	r3, [r7, #22]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	441a      	add	r2, r3
 800508c:	8afb      	ldrh	r3, [r7, #22]
 800508e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005092:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800509a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800509e:	b29b      	uxth	r3, r3
 80050a0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	881b      	ldrh	r3, [r3, #0]
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050b8:	82bb      	strh	r3, [r7, #20]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	441a      	add	r2, r3
 80050c4:	8abb      	ldrh	r3, [r7, #20]
 80050c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	8013      	strh	r3, [r2, #0]
 80050da:	e0a3      	b.n	8005224 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	881b      	ldrh	r3, [r3, #0]
 80050e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80050ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80050ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d01b      	beq.n	800512c <USB_DeactivateEndpoint+0x2d4>
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4413      	add	r3, r2
 80050fe:	881b      	ldrh	r3, [r3, #0]
 8005100:	b29b      	uxth	r3, r3
 8005102:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800510a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	441a      	add	r2, r3
 8005116:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005118:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800511c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005120:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005128:	b29b      	uxth	r3, r3
 800512a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	881b      	ldrh	r3, [r3, #0]
 8005138:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800513a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800513c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005140:	2b00      	cmp	r3, #0
 8005142:	d01b      	beq.n	800517c <USB_DeactivateEndpoint+0x324>
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	b29b      	uxth	r3, r3
 8005152:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	441a      	add	r2, r3
 8005166:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005168:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800516c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005170:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005174:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005178:	b29b      	uxth	r3, r3
 800517a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	881b      	ldrh	r3, [r3, #0]
 8005188:	b29b      	uxth	r3, r3
 800518a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800518e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005192:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	441a      	add	r2, r3
 800519e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80051a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80051ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	881b      	ldrh	r3, [r3, #0]
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	441a      	add	r2, r3
 80051d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80051d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	4413      	add	r3, r2
 80051f6:	881b      	ldrh	r3, [r3, #0]
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005202:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	441a      	add	r2, r3
 800520e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005210:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005214:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005218:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800521c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005220:	b29b      	uxth	r3, r3
 8005222:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3734      	adds	r7, #52	@ 0x34
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr

08005232 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005232:	b580      	push	{r7, lr}
 8005234:	b0ac      	sub	sp, #176	@ 0xb0
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
 800523a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	785b      	ldrb	r3, [r3, #1]
 8005240:	2b01      	cmp	r3, #1
 8005242:	f040 84ca 	bne.w	8005bda <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	699a      	ldr	r2, [r3, #24]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	691b      	ldr	r3, [r3, #16]
 800524e:	429a      	cmp	r2, r3
 8005250:	d904      	bls.n	800525c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800525a:	e003      	b.n	8005264 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	699b      	ldr	r3, [r3, #24]
 8005260:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	7b1b      	ldrb	r3, [r3, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d122      	bne.n	80052b2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	6959      	ldr	r1, [r3, #20]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	88da      	ldrh	r2, [r3, #6]
 8005274:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005278:	b29b      	uxth	r3, r3
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 febd 	bl	8005ffa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800528a:	b29b      	uxth	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	4413      	add	r3, r2
 8005292:	613b      	str	r3, [r7, #16]
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	00da      	lsls	r2, r3, #3
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4413      	add	r3, r2
 800529e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80052a2:	60fb      	str	r3, [r7, #12]
 80052a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	801a      	strh	r2, [r3, #0]
 80052ae:	f000 bc6f 	b.w	8005b90 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	78db      	ldrb	r3, [r3, #3]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	f040 831e 	bne.w	80058f8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	6a1a      	ldr	r2, [r3, #32]
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	f240 82cf 	bls.w	8005868 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4413      	add	r3, r2
 80052d4:	881b      	ldrh	r3, [r3, #0]
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	441a      	add	r2, r3
 80052ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80052f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80052fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005302:	b29b      	uxth	r3, r3
 8005304:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	6a1a      	ldr	r2, [r3, #32]
 800530a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800530e:	1ad2      	subs	r2, r2, r3
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	b29b      	uxth	r3, r3
 8005322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 814f 	beq.w	80055ca <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	785b      	ldrb	r3, [r3, #1]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d16b      	bne.n	8005410 <USB_EPStartXfer+0x1de>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005342:	b29b      	uxth	r3, r3
 8005344:	461a      	mov	r2, r3
 8005346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005348:	4413      	add	r3, r2
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	00da      	lsls	r2, r3, #3
 8005352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005354:	4413      	add	r3, r2
 8005356:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800535a:	627b      	str	r3, [r7, #36]	@ 0x24
 800535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535e:	881b      	ldrh	r3, [r3, #0]
 8005360:	b29b      	uxth	r3, r3
 8005362:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005366:	b29a      	uxth	r2, r3
 8005368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536a:	801a      	strh	r2, [r3, #0]
 800536c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10a      	bne.n	800538a <USB_EPStartXfer+0x158>
 8005374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	b29b      	uxth	r3, r3
 800537a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800537e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005382:	b29a      	uxth	r2, r3
 8005384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005386:	801a      	strh	r2, [r3, #0]
 8005388:	e05b      	b.n	8005442 <USB_EPStartXfer+0x210>
 800538a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800538e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005390:	d81c      	bhi.n	80053cc <USB_EPStartXfer+0x19a>
 8005392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005396:	085b      	lsrs	r3, r3, #1
 8005398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800539c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d004      	beq.n	80053b2 <USB_EPStartXfer+0x180>
 80053a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053ac:	3301      	adds	r3, #1
 80053ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b4:	881b      	ldrh	r3, [r3, #0]
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053bc:	b29b      	uxth	r3, r3
 80053be:	029b      	lsls	r3, r3, #10
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	4313      	orrs	r3, r2
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	801a      	strh	r2, [r3, #0]
 80053ca:	e03a      	b.n	8005442 <USB_EPStartXfer+0x210>
 80053cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053d0:	095b      	lsrs	r3, r3, #5
 80053d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053da:	f003 031f 	and.w	r3, r3, #31
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d104      	bne.n	80053ec <USB_EPStartXfer+0x1ba>
 80053e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053e6:	3b01      	subs	r3, #1
 80053e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ee:	881b      	ldrh	r3, [r3, #0]
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	029b      	lsls	r3, r3, #10
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	4313      	orrs	r3, r2
 80053fe:	b29b      	uxth	r3, r3
 8005400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005408:	b29a      	uxth	r2, r3
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	801a      	strh	r2, [r3, #0]
 800540e:	e018      	b.n	8005442 <USB_EPStartXfer+0x210>
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	785b      	ldrb	r3, [r3, #1]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d114      	bne.n	8005442 <USB_EPStartXfer+0x210>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800541e:	b29b      	uxth	r3, r3
 8005420:	461a      	mov	r2, r3
 8005422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005424:	4413      	add	r3, r2
 8005426:	633b      	str	r3, [r7, #48]	@ 0x30
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	00da      	lsls	r2, r3, #3
 800542e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005430:	4413      	add	r3, r2
 8005432:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005436:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800543c:	b29a      	uxth	r2, r3
 800543e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005440:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	895b      	ldrh	r3, [r3, #10]
 8005446:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6959      	ldr	r1, [r3, #20]
 800544e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005452:	b29b      	uxth	r3, r3
 8005454:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 fdce 	bl	8005ffa <USB_WritePMA>
            ep->xfer_buff += len;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	695a      	ldr	r2, [r3, #20]
 8005462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005466:	441a      	add	r2, r3
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	6a1a      	ldr	r2, [r3, #32]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	429a      	cmp	r2, r3
 8005476:	d907      	bls.n	8005488 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	6a1a      	ldr	r2, [r3, #32]
 800547c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005480:	1ad2      	subs	r2, r2, r3
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	621a      	str	r2, [r3, #32]
 8005486:	e006      	b.n	8005496 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2200      	movs	r2, #0
 8005494:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	785b      	ldrb	r3, [r3, #1]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d16b      	bne.n	8005576 <USB_EPStartXfer+0x344>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	61bb      	str	r3, [r7, #24]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	461a      	mov	r2, r3
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	4413      	add	r3, r2
 80054b0:	61bb      	str	r3, [r7, #24]
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	00da      	lsls	r2, r3, #3
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	4413      	add	r3, r2
 80054bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80054c0:	617b      	str	r3, [r7, #20]
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	881b      	ldrh	r3, [r3, #0]
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	801a      	strh	r2, [r3, #0]
 80054d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10a      	bne.n	80054f0 <USB_EPStartXfer+0x2be>
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	881b      	ldrh	r3, [r3, #0]
 80054de:	b29b      	uxth	r3, r3
 80054e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	801a      	strh	r2, [r3, #0]
 80054ee:	e05d      	b.n	80055ac <USB_EPStartXfer+0x37a>
 80054f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80054f6:	d81c      	bhi.n	8005532 <USB_EPStartXfer+0x300>
 80054f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054fc:	085b      	lsrs	r3, r3, #1
 80054fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d004      	beq.n	8005518 <USB_EPStartXfer+0x2e6>
 800550e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005512:	3301      	adds	r3, #1
 8005514:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	881b      	ldrh	r3, [r3, #0]
 800551c:	b29a      	uxth	r2, r3
 800551e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005522:	b29b      	uxth	r3, r3
 8005524:	029b      	lsls	r3, r3, #10
 8005526:	b29b      	uxth	r3, r3
 8005528:	4313      	orrs	r3, r2
 800552a:	b29a      	uxth	r2, r3
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	801a      	strh	r2, [r3, #0]
 8005530:	e03c      	b.n	80055ac <USB_EPStartXfer+0x37a>
 8005532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005536:	095b      	lsrs	r3, r3, #5
 8005538:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800553c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005540:	f003 031f 	and.w	r3, r3, #31
 8005544:	2b00      	cmp	r3, #0
 8005546:	d104      	bne.n	8005552 <USB_EPStartXfer+0x320>
 8005548:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800554c:	3b01      	subs	r3, #1
 800554e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	881b      	ldrh	r3, [r3, #0]
 8005556:	b29a      	uxth	r2, r3
 8005558:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800555c:	b29b      	uxth	r3, r3
 800555e:	029b      	lsls	r3, r3, #10
 8005560:	b29b      	uxth	r3, r3
 8005562:	4313      	orrs	r3, r2
 8005564:	b29b      	uxth	r3, r3
 8005566:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800556a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800556e:	b29a      	uxth	r2, r3
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	801a      	strh	r2, [r3, #0]
 8005574:	e01a      	b.n	80055ac <USB_EPStartXfer+0x37a>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	785b      	ldrb	r3, [r3, #1]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d116      	bne.n	80055ac <USB_EPStartXfer+0x37a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	623b      	str	r3, [r7, #32]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005588:	b29b      	uxth	r3, r3
 800558a:	461a      	mov	r2, r3
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	4413      	add	r3, r2
 8005590:	623b      	str	r3, [r7, #32]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	00da      	lsls	r2, r3, #3
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	4413      	add	r3, r2
 800559c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	891b      	ldrh	r3, [r3, #8]
 80055b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	6959      	ldr	r1, [r3, #20]
 80055b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055bc:	b29b      	uxth	r3, r3
 80055be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fd19 	bl	8005ffa <USB_WritePMA>
 80055c8:	e2e2      	b.n	8005b90 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	785b      	ldrb	r3, [r3, #1]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d16b      	bne.n	80056aa <USB_EPStartXfer+0x478>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055dc:	b29b      	uxth	r3, r3
 80055de:	461a      	mov	r2, r3
 80055e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055e2:	4413      	add	r3, r2
 80055e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	00da      	lsls	r2, r3, #3
 80055ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055ee:	4413      	add	r3, r2
 80055f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80055f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80055f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055f8:	881b      	ldrh	r3, [r3, #0]
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005600:	b29a      	uxth	r2, r3
 8005602:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005604:	801a      	strh	r2, [r3, #0]
 8005606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10a      	bne.n	8005624 <USB_EPStartXfer+0x3f2>
 800560e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005610:	881b      	ldrh	r3, [r3, #0]
 8005612:	b29b      	uxth	r3, r3
 8005614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800561c:	b29a      	uxth	r2, r3
 800561e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005620:	801a      	strh	r2, [r3, #0]
 8005622:	e05d      	b.n	80056e0 <USB_EPStartXfer+0x4ae>
 8005624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005628:	2b3e      	cmp	r3, #62	@ 0x3e
 800562a:	d81c      	bhi.n	8005666 <USB_EPStartXfer+0x434>
 800562c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005630:	085b      	lsrs	r3, r3, #1
 8005632:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b00      	cmp	r3, #0
 8005640:	d004      	beq.n	800564c <USB_EPStartXfer+0x41a>
 8005642:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005646:	3301      	adds	r3, #1
 8005648:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800564c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800564e:	881b      	ldrh	r3, [r3, #0]
 8005650:	b29a      	uxth	r2, r3
 8005652:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005656:	b29b      	uxth	r3, r3
 8005658:	029b      	lsls	r3, r3, #10
 800565a:	b29b      	uxth	r3, r3
 800565c:	4313      	orrs	r3, r2
 800565e:	b29a      	uxth	r2, r3
 8005660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005662:	801a      	strh	r2, [r3, #0]
 8005664:	e03c      	b.n	80056e0 <USB_EPStartXfer+0x4ae>
 8005666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005674:	f003 031f 	and.w	r3, r3, #31
 8005678:	2b00      	cmp	r3, #0
 800567a:	d104      	bne.n	8005686 <USB_EPStartXfer+0x454>
 800567c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005680:	3b01      	subs	r3, #1
 8005682:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	b29a      	uxth	r2, r3
 800568c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005690:	b29b      	uxth	r3, r3
 8005692:	029b      	lsls	r3, r3, #10
 8005694:	b29b      	uxth	r3, r3
 8005696:	4313      	orrs	r3, r2
 8005698:	b29b      	uxth	r3, r3
 800569a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800569e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056a6:	801a      	strh	r2, [r3, #0]
 80056a8:	e01a      	b.n	80056e0 <USB_EPStartXfer+0x4ae>
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	785b      	ldrb	r3, [r3, #1]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d116      	bne.n	80056e0 <USB_EPStartXfer+0x4ae>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056bc:	b29b      	uxth	r3, r3
 80056be:	461a      	mov	r2, r3
 80056c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056c2:	4413      	add	r3, r2
 80056c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	00da      	lsls	r2, r3, #3
 80056cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056ce:	4413      	add	r3, r2
 80056d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80056d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056da:	b29a      	uxth	r2, r3
 80056dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056de:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	891b      	ldrh	r3, [r3, #8]
 80056e4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	6959      	ldr	r1, [r3, #20]
 80056ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 fc7f 	bl	8005ffa <USB_WritePMA>
            ep->xfer_buff += len;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	695a      	ldr	r2, [r3, #20]
 8005700:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005704:	441a      	add	r2, r3
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	6a1a      	ldr	r2, [r3, #32]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	429a      	cmp	r2, r3
 8005714:	d907      	bls.n	8005726 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	6a1a      	ldr	r2, [r3, #32]
 800571a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800571e:	1ad2      	subs	r2, r2, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	621a      	str	r2, [r3, #32]
 8005724:	e006      	b.n	8005734 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2200      	movs	r2, #0
 8005732:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	643b      	str	r3, [r7, #64]	@ 0x40
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	785b      	ldrb	r3, [r3, #1]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d16b      	bne.n	8005818 <USB_EPStartXfer+0x5e6>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800574a:	b29b      	uxth	r3, r3
 800574c:	461a      	mov	r2, r3
 800574e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005750:	4413      	add	r3, r2
 8005752:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	00da      	lsls	r2, r3, #3
 800575a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575c:	4413      	add	r3, r2
 800575e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005762:	637b      	str	r3, [r7, #52]	@ 0x34
 8005764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005766:	881b      	ldrh	r3, [r3, #0]
 8005768:	b29b      	uxth	r3, r3
 800576a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800576e:	b29a      	uxth	r2, r3
 8005770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005772:	801a      	strh	r2, [r3, #0]
 8005774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10a      	bne.n	8005792 <USB_EPStartXfer+0x560>
 800577c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800577e:	881b      	ldrh	r3, [r3, #0]
 8005780:	b29b      	uxth	r3, r3
 8005782:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005786:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800578a:	b29a      	uxth	r2, r3
 800578c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578e:	801a      	strh	r2, [r3, #0]
 8005790:	e05b      	b.n	800584a <USB_EPStartXfer+0x618>
 8005792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005796:	2b3e      	cmp	r3, #62	@ 0x3e
 8005798:	d81c      	bhi.n	80057d4 <USB_EPStartXfer+0x5a2>
 800579a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800579e:	085b      	lsrs	r3, r3, #1
 80057a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d004      	beq.n	80057ba <USB_EPStartXfer+0x588>
 80057b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057b4:	3301      	adds	r3, #1
 80057b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057bc:	881b      	ldrh	r3, [r3, #0]
 80057be:	b29a      	uxth	r2, r3
 80057c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	029b      	lsls	r3, r3, #10
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	4313      	orrs	r3, r2
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d0:	801a      	strh	r2, [r3, #0]
 80057d2:	e03a      	b.n	800584a <USB_EPStartXfer+0x618>
 80057d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057d8:	095b      	lsrs	r3, r3, #5
 80057da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057e2:	f003 031f 	and.w	r3, r3, #31
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d104      	bne.n	80057f4 <USB_EPStartXfer+0x5c2>
 80057ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057ee:	3b01      	subs	r3, #1
 80057f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f6:	881b      	ldrh	r3, [r3, #0]
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057fe:	b29b      	uxth	r3, r3
 8005800:	029b      	lsls	r3, r3, #10
 8005802:	b29b      	uxth	r3, r3
 8005804:	4313      	orrs	r3, r2
 8005806:	b29b      	uxth	r3, r3
 8005808:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800580c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005810:	b29a      	uxth	r2, r3
 8005812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005814:	801a      	strh	r2, [r3, #0]
 8005816:	e018      	b.n	800584a <USB_EPStartXfer+0x618>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	785b      	ldrb	r3, [r3, #1]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d114      	bne.n	800584a <USB_EPStartXfer+0x618>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005826:	b29b      	uxth	r3, r3
 8005828:	461a      	mov	r2, r3
 800582a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800582c:	4413      	add	r3, r2
 800582e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	00da      	lsls	r2, r3, #3
 8005836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005838:	4413      	add	r3, r2
 800583a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800583e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005840:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005844:	b29a      	uxth	r2, r3
 8005846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005848:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	895b      	ldrh	r3, [r3, #10]
 800584e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	6959      	ldr	r1, [r3, #20]
 8005856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800585a:	b29b      	uxth	r3, r3
 800585c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 fbca 	bl	8005ffa <USB_WritePMA>
 8005866:	e193      	b.n	8005b90 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	4413      	add	r3, r2
 800587a:	881b      	ldrh	r3, [r3, #0]
 800587c:	b29b      	uxth	r3, r3
 800587e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005886:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	441a      	add	r2, r3
 8005894:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005898:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800589c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058bc:	4413      	add	r3, r2
 80058be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	00da      	lsls	r2, r3, #3
 80058c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058c8:	4413      	add	r3, r2
 80058ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80058ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80058d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80058d8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	891b      	ldrh	r3, [r3, #8]
 80058de:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	6959      	ldr	r1, [r3, #20]
 80058e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 fb82 	bl	8005ffa <USB_WritePMA>
 80058f6:	e14b      	b.n	8005b90 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	6a1a      	ldr	r2, [r3, #32]
 80058fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005900:	1ad2      	subs	r2, r2, r3
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	4413      	add	r3, r2
 8005910:	881b      	ldrh	r3, [r3, #0]
 8005912:	b29b      	uxth	r3, r3
 8005914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 809a 	beq.w	8005a52 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	673b      	str	r3, [r7, #112]	@ 0x70
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	785b      	ldrb	r3, [r3, #1]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d16b      	bne.n	8005a02 <USB_EPStartXfer+0x7d0>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005934:	b29b      	uxth	r3, r3
 8005936:	461a      	mov	r2, r3
 8005938:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800593a:	4413      	add	r3, r2
 800593c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	00da      	lsls	r2, r3, #3
 8005944:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005946:	4413      	add	r3, r2
 8005948:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800594c:	667b      	str	r3, [r7, #100]	@ 0x64
 800594e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005950:	881b      	ldrh	r3, [r3, #0]
 8005952:	b29b      	uxth	r3, r3
 8005954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005958:	b29a      	uxth	r2, r3
 800595a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800595c:	801a      	strh	r2, [r3, #0]
 800595e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <USB_EPStartXfer+0x74a>
 8005966:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005968:	881b      	ldrh	r3, [r3, #0]
 800596a:	b29b      	uxth	r3, r3
 800596c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005970:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005974:	b29a      	uxth	r2, r3
 8005976:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005978:	801a      	strh	r2, [r3, #0]
 800597a:	e05b      	b.n	8005a34 <USB_EPStartXfer+0x802>
 800597c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005980:	2b3e      	cmp	r3, #62	@ 0x3e
 8005982:	d81c      	bhi.n	80059be <USB_EPStartXfer+0x78c>
 8005984:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005988:	085b      	lsrs	r3, r3, #1
 800598a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800598e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d004      	beq.n	80059a4 <USB_EPStartXfer+0x772>
 800599a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800599e:	3301      	adds	r3, #1
 80059a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80059a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059a6:	881b      	ldrh	r3, [r3, #0]
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	029b      	lsls	r3, r3, #10
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	4313      	orrs	r3, r2
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059ba:	801a      	strh	r2, [r3, #0]
 80059bc:	e03a      	b.n	8005a34 <USB_EPStartXfer+0x802>
 80059be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059c2:	095b      	lsrs	r3, r3, #5
 80059c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80059c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059cc:	f003 031f 	and.w	r3, r3, #31
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d104      	bne.n	80059de <USB_EPStartXfer+0x7ac>
 80059d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059d8:	3b01      	subs	r3, #1
 80059da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80059de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	b29a      	uxth	r2, r3
 80059e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	029b      	lsls	r3, r3, #10
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	4313      	orrs	r3, r2
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059fa:	b29a      	uxth	r2, r3
 80059fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059fe:	801a      	strh	r2, [r3, #0]
 8005a00:	e018      	b.n	8005a34 <USB_EPStartXfer+0x802>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	785b      	ldrb	r3, [r3, #1]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d114      	bne.n	8005a34 <USB_EPStartXfer+0x802>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	461a      	mov	r2, r3
 8005a14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a16:	4413      	add	r3, r2
 8005a18:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	00da      	lsls	r2, r3, #3
 8005a20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a22:	4413      	add	r3, r2
 8005a24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005a28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	895b      	ldrh	r3, [r3, #10]
 8005a38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	6959      	ldr	r1, [r3, #20]
 8005a40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 fad5 	bl	8005ffa <USB_WritePMA>
 8005a50:	e09e      	b.n	8005b90 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	785b      	ldrb	r3, [r3, #1]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d16b      	bne.n	8005b32 <USB_EPStartXfer+0x900>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	461a      	mov	r2, r3
 8005a68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a6a:	4413      	add	r3, r2
 8005a6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	781b      	ldrb	r3, [r3, #0]
 8005a72:	00da      	lsls	r2, r3, #3
 8005a74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a76:	4413      	add	r3, r2
 8005a78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005a7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a80:	881b      	ldrh	r3, [r3, #0]
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a8c:	801a      	strh	r2, [r3, #0]
 8005a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10a      	bne.n	8005aac <USB_EPStartXfer+0x87a>
 8005a96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a98:	881b      	ldrh	r3, [r3, #0]
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005aa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005aa8:	801a      	strh	r2, [r3, #0]
 8005aaa:	e063      	b.n	8005b74 <USB_EPStartXfer+0x942>
 8005aac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ab0:	2b3e      	cmp	r3, #62	@ 0x3e
 8005ab2:	d81c      	bhi.n	8005aee <USB_EPStartXfer+0x8bc>
 8005ab4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ab8:	085b      	lsrs	r3, r3, #1
 8005aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005abe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d004      	beq.n	8005ad4 <USB_EPStartXfer+0x8a2>
 8005aca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ace:	3301      	adds	r3, #1
 8005ad0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005ad4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ad6:	881b      	ldrh	r3, [r3, #0]
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	029b      	lsls	r3, r3, #10
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005aea:	801a      	strh	r2, [r3, #0]
 8005aec:	e042      	b.n	8005b74 <USB_EPStartXfer+0x942>
 8005aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005af2:	095b      	lsrs	r3, r3, #5
 8005af4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005af8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005afc:	f003 031f 	and.w	r3, r3, #31
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d104      	bne.n	8005b0e <USB_EPStartXfer+0x8dc>
 8005b04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b10:	881b      	ldrh	r3, [r3, #0]
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	029b      	lsls	r3, r3, #10
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b2e:	801a      	strh	r2, [r3, #0]
 8005b30:	e020      	b.n	8005b74 <USB_EPStartXfer+0x942>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	785b      	ldrb	r3, [r3, #1]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d11c      	bne.n	8005b74 <USB_EPStartXfer+0x942>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b4e:	4413      	add	r3, r2
 8005b50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	00da      	lsls	r2, r3, #3
 8005b5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b5e:	4413      	add	r3, r2
 8005b60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005b64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	891b      	ldrh	r3, [r3, #8]
 8005b78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	6959      	ldr	r1, [r3, #20]
 8005b80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fa35 	bl	8005ffa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	881b      	ldrh	r3, [r3, #0]
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ba2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ba6:	817b      	strh	r3, [r7, #10]
 8005ba8:	897b      	ldrh	r3, [r7, #10]
 8005baa:	f083 0310 	eor.w	r3, r3, #16
 8005bae:	817b      	strh	r3, [r7, #10]
 8005bb0:	897b      	ldrh	r3, [r7, #10]
 8005bb2:	f083 0320 	eor.w	r3, r3, #32
 8005bb6:	817b      	strh	r3, [r7, #10]
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	441a      	add	r2, r3
 8005bc2:	897b      	ldrh	r3, [r7, #10]
 8005bc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	8013      	strh	r3, [r2, #0]
 8005bd8:	e0d5      	b.n	8005d86 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	7b1b      	ldrb	r3, [r3, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d156      	bne.n	8005c90 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d122      	bne.n	8005c30 <USB_EPStartXfer+0x9fe>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	78db      	ldrb	r3, [r3, #3]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d11e      	bne.n	8005c30 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	4413      	add	r3, r2
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c08:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	441a      	add	r2, r3
 8005c16:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005c1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c22:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	8013      	strh	r3, [r2, #0]
 8005c2e:	e01d      	b.n	8005c6c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	881b      	ldrh	r3, [r3, #0]
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c46:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	441a      	add	r2, r3
 8005c54:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8005c58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	699a      	ldr	r2, [r3, #24]
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d907      	bls.n	8005c88 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	699a      	ldr	r2, [r3, #24]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	1ad2      	subs	r2, r2, r3
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	619a      	str	r2, [r3, #24]
 8005c86:	e054      	b.n	8005d32 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	619a      	str	r2, [r3, #24]
 8005c8e:	e050      	b.n	8005d32 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	78db      	ldrb	r3, [r3, #3]
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d142      	bne.n	8005d1e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	69db      	ldr	r3, [r3, #28]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d048      	beq.n	8005d32 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	4413      	add	r3, r2
 8005caa:	881b      	ldrh	r3, [r3, #0]
 8005cac:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005cb0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005cb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d005      	beq.n	8005cc8 <USB_EPStartXfer+0xa96>
 8005cbc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d10b      	bne.n	8005ce0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005cc8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005ccc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d12e      	bne.n	8005d32 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005cd4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d128      	bne.n	8005d32 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	4413      	add	r3, r2
 8005cea:	881b      	ldrh	r3, [r3, #0]
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	441a      	add	r2, r3
 8005d04:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005d08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	8013      	strh	r3, [r2, #0]
 8005d1c:	e009      	b.n	8005d32 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	78db      	ldrb	r3, [r3, #3]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d103      	bne.n	8005d2e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	619a      	str	r2, [r3, #24]
 8005d2c:	e001      	b.n	8005d32 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e02a      	b.n	8005d88 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	781b      	ldrb	r3, [r3, #0]
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	4413      	add	r3, r2
 8005d3c:	881b      	ldrh	r3, [r3, #0]
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d48:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005d4c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005d50:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005d54:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005d58:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005d5c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005d60:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	441a      	add	r2, r3
 8005d6e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	37b0      	adds	r7, #176	@ 0xb0
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	785b      	ldrb	r3, [r3, #1]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d020      	beq.n	8005de4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	4413      	add	r3, r2
 8005dac:	881b      	ldrh	r3, [r3, #0]
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005db4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005db8:	81bb      	strh	r3, [r7, #12]
 8005dba:	89bb      	ldrh	r3, [r7, #12]
 8005dbc:	f083 0310 	eor.w	r3, r3, #16
 8005dc0:	81bb      	strh	r3, [r7, #12]
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	441a      	add	r2, r3
 8005dcc:	89bb      	ldrh	r3, [r7, #12]
 8005dce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005dd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005dd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	8013      	strh	r3, [r2, #0]
 8005de2:	e01f      	b.n	8005e24 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	4413      	add	r3, r2
 8005dee:	881b      	ldrh	r3, [r3, #0]
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dfa:	81fb      	strh	r3, [r7, #14]
 8005dfc:	89fb      	ldrh	r3, [r7, #14]
 8005dfe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005e02:	81fb      	strh	r3, [r7, #14]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	441a      	add	r2, r3
 8005e0e:	89fb      	ldrh	r3, [r7, #14]
 8005e10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3714      	adds	r7, #20
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr

08005e32 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e32:	b480      	push	{r7}
 8005e34:	b087      	sub	sp, #28
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	6078      	str	r0, [r7, #4]
 8005e3a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	785b      	ldrb	r3, [r3, #1]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d04c      	beq.n	8005ede <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	881b      	ldrh	r3, [r3, #0]
 8005e50:	823b      	strh	r3, [r7, #16]
 8005e52:	8a3b      	ldrh	r3, [r7, #16]
 8005e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d01b      	beq.n	8005e94 <USB_EPClearStall+0x62>
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4413      	add	r3, r2
 8005e66:	881b      	ldrh	r3, [r3, #0]
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e72:	81fb      	strh	r3, [r7, #14]
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	441a      	add	r2, r3
 8005e7e:	89fb      	ldrh	r3, [r7, #14]
 8005e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e8c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	78db      	ldrb	r3, [r3, #3]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d06c      	beq.n	8005f76 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	881b      	ldrh	r3, [r3, #0]
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005eb2:	81bb      	strh	r3, [r7, #12]
 8005eb4:	89bb      	ldrh	r3, [r7, #12]
 8005eb6:	f083 0320 	eor.w	r3, r3, #32
 8005eba:	81bb      	strh	r3, [r7, #12]
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	441a      	add	r2, r3
 8005ec6:	89bb      	ldrh	r3, [r7, #12]
 8005ec8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ecc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ed0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ed4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	8013      	strh	r3, [r2, #0]
 8005edc:	e04b      	b.n	8005f76 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	82fb      	strh	r3, [r7, #22]
 8005eec:	8afb      	ldrh	r3, [r7, #22]
 8005eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d01b      	beq.n	8005f2e <USB_EPClearStall+0xfc>
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	781b      	ldrb	r3, [r3, #0]
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4413      	add	r3, r2
 8005f00:	881b      	ldrh	r3, [r3, #0]
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f0c:	82bb      	strh	r3, [r7, #20]
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	441a      	add	r2, r3
 8005f18:	8abb      	ldrh	r3, [r7, #20]
 8005f1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4413      	add	r3, r2
 8005f38:	881b      	ldrh	r3, [r3, #0]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f44:	827b      	strh	r3, [r7, #18]
 8005f46:	8a7b      	ldrh	r3, [r7, #18]
 8005f48:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005f4c:	827b      	strh	r3, [r7, #18]
 8005f4e:	8a7b      	ldrh	r3, [r7, #18]
 8005f50:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f54:	827b      	strh	r3, [r7, #18]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	441a      	add	r2, r3
 8005f60:	8a7b      	ldrh	r3, [r7, #18]
 8005f62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	371c      	adds	r7, #28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005f90:	78fb      	ldrb	r3, [r7, #3]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d103      	bne.n	8005f9e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2280      	movs	r2, #128	@ 0x80
 8005f9a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	370c      	adds	r7, #12
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b085      	sub	sp, #20
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005fec:	68fb      	ldr	r3, [r7, #12]
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b08b      	sub	sp, #44	@ 0x2c
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	60f8      	str	r0, [r7, #12]
 8006002:	60b9      	str	r1, [r7, #8]
 8006004:	4611      	mov	r1, r2
 8006006:	461a      	mov	r2, r3
 8006008:	460b      	mov	r3, r1
 800600a:	80fb      	strh	r3, [r7, #6]
 800600c:	4613      	mov	r3, r2
 800600e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006010:	88bb      	ldrh	r3, [r7, #4]
 8006012:	3301      	adds	r3, #1
 8006014:	085b      	lsrs	r3, r3, #1
 8006016:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006020:	88fa      	ldrh	r2, [r7, #6]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	4413      	add	r3, r2
 8006026:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800602a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006030:	e01c      	b.n	800606c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	3301      	adds	r3, #1
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	b21b      	sxth	r3, r3
 8006040:	021b      	lsls	r3, r3, #8
 8006042:	b21a      	sxth	r2, r3
 8006044:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006048:	4313      	orrs	r3, r2
 800604a:	b21b      	sxth	r3, r3
 800604c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	8a7a      	ldrh	r2, [r7, #18]
 8006052:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	3302      	adds	r3, #2
 8006058:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	3301      	adds	r3, #1
 800605e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	3301      	adds	r3, #1
 8006064:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	3b01      	subs	r3, #1
 800606a:	627b      	str	r3, [r7, #36]	@ 0x24
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1df      	bne.n	8006032 <USB_WritePMA+0x38>
  }
}
 8006072:	bf00      	nop
 8006074:	bf00      	nop
 8006076:	372c      	adds	r7, #44	@ 0x2c
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006080:	b480      	push	{r7}
 8006082:	b08b      	sub	sp, #44	@ 0x2c
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	4611      	mov	r1, r2
 800608c:	461a      	mov	r2, r3
 800608e:	460b      	mov	r3, r1
 8006090:	80fb      	strh	r3, [r7, #6]
 8006092:	4613      	mov	r3, r2
 8006094:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006096:	88bb      	ldrh	r3, [r7, #4]
 8006098:	085b      	lsrs	r3, r3, #1
 800609a:	b29b      	uxth	r3, r3
 800609c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80060a6:	88fa      	ldrh	r2, [r7, #6]
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060b0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80060b6:	e018      	b.n	80060ea <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	881b      	ldrh	r3, [r3, #0]
 80060bc:	b29b      	uxth	r3, r3
 80060be:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	3302      	adds	r3, #2
 80060c4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	b2da      	uxtb	r2, r3
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	3301      	adds	r3, #1
 80060d2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	0a1b      	lsrs	r3, r3, #8
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	3301      	adds	r3, #1
 80060e2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80060e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e6:	3b01      	subs	r3, #1
 80060e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e3      	bne.n	80060b8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80060f0:	88bb      	ldrh	r3, [r7, #4]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d007      	beq.n	800610c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	881b      	ldrh	r3, [r3, #0]
 8006100:	b29b      	uxth	r3, r3
 8006102:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	b2da      	uxtb	r2, r3
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	701a      	strb	r2, [r3, #0]
  }
}
 800610c:	bf00      	nop
 800610e:	372c      	adds	r7, #44	@ 0x2c
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	460b      	mov	r3, r1
 8006122:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006124:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006128:	f002 f8fc 	bl	8008324 <USBD_static_malloc>
 800612c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d105      	bne.n	8006140 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800613c:	2302      	movs	r3, #2
 800613e:	e066      	b.n	800620e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	7c1b      	ldrb	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d119      	bne.n	8006184 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006150:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006154:	2202      	movs	r2, #2
 8006156:	2181      	movs	r1, #129	@ 0x81
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f001 ff8a 	bl	8008072 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2201      	movs	r2, #1
 8006162:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006164:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006168:	2202      	movs	r2, #2
 800616a:	2101      	movs	r1, #1
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f001 ff80 	bl	8008072 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2210      	movs	r2, #16
 800617e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8006182:	e016      	b.n	80061b2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006184:	2340      	movs	r3, #64	@ 0x40
 8006186:	2202      	movs	r2, #2
 8006188:	2181      	movs	r1, #129	@ 0x81
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f001 ff71 	bl	8008072 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006196:	2340      	movs	r3, #64	@ 0x40
 8006198:	2202      	movs	r2, #2
 800619a:	2101      	movs	r1, #1
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f001 ff68 	bl	8008072 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2210      	movs	r2, #16
 80061ae:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80061b2:	2308      	movs	r3, #8
 80061b4:	2203      	movs	r2, #3
 80061b6:	2182      	movs	r1, #130	@ 0x82
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f001 ff5a 	bl	8008072 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	7c1b      	ldrb	r3, [r3, #16]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80061ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061f2:	2101      	movs	r1, #1
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f002 f82b 	bl	8008250 <USBD_LL_PrepareReceive>
 80061fa:	e007      	b.n	800620c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006202:	2340      	movs	r3, #64	@ 0x40
 8006204:	2101      	movs	r1, #1
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f002 f822 	bl	8008250 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006216:	b580      	push	{r7, lr}
 8006218:	b082      	sub	sp, #8
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
 800621e:	460b      	mov	r3, r1
 8006220:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006222:	2181      	movs	r1, #129	@ 0x81
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f001 ff4a 	bl	80080be <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006230:	2101      	movs	r1, #1
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f001 ff43 	bl	80080be <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006240:	2182      	movs	r1, #130	@ 0x82
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f001 ff3b 	bl	80080be <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00e      	beq.n	8006280 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006272:	4618      	mov	r0, r3
 8006274:	f002 f864 	bl	8008340 <USBD_static_free>
    pdev->pClassData = NULL;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3708      	adds	r7, #8
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
	...

0800628c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800629c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800629e:	2300      	movs	r3, #0
 80062a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80062a6:	2300      	movs	r3, #0
 80062a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e0af      	b.n	8006414 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d03f      	beq.n	8006340 <USBD_CDC_Setup+0xb4>
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	f040 809f 	bne.w	8006404 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	88db      	ldrh	r3, [r3, #6]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d02e      	beq.n	800632c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	b25b      	sxtb	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	da16      	bge.n	8006306 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	683a      	ldr	r2, [r7, #0]
 80062e2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80062e4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80062e6:	683a      	ldr	r2, [r7, #0]
 80062e8:	88d2      	ldrh	r2, [r2, #6]
 80062ea:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	88db      	ldrh	r3, [r3, #6]
 80062f0:	2b07      	cmp	r3, #7
 80062f2:	bf28      	it	cs
 80062f4:	2307      	movcs	r3, #7
 80062f6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	89fa      	ldrh	r2, [r7, #14]
 80062fc:	4619      	mov	r1, r3
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f001 facf 	bl	80078a2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006304:	e085      	b.n	8006412 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	785a      	ldrb	r2, [r3, #1]
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	88db      	ldrh	r3, [r3, #6]
 8006314:	b2da      	uxtb	r2, r3
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800631c:	6939      	ldr	r1, [r7, #16]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	88db      	ldrh	r3, [r3, #6]
 8006322:	461a      	mov	r2, r3
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f001 fae8 	bl	80078fa <USBD_CtlPrepareRx>
      break;
 800632a:	e072      	b.n	8006412 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	683a      	ldr	r2, [r7, #0]
 8006336:	7850      	ldrb	r0, [r2, #1]
 8006338:	2200      	movs	r2, #0
 800633a:	6839      	ldr	r1, [r7, #0]
 800633c:	4798      	blx	r3
      break;
 800633e:	e068      	b.n	8006412 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	785b      	ldrb	r3, [r3, #1]
 8006344:	2b0b      	cmp	r3, #11
 8006346:	d852      	bhi.n	80063ee <USBD_CDC_Setup+0x162>
 8006348:	a201      	add	r2, pc, #4	@ (adr r2, 8006350 <USBD_CDC_Setup+0xc4>)
 800634a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634e:	bf00      	nop
 8006350:	08006381 	.word	0x08006381
 8006354:	080063fd 	.word	0x080063fd
 8006358:	080063ef 	.word	0x080063ef
 800635c:	080063ef 	.word	0x080063ef
 8006360:	080063ef 	.word	0x080063ef
 8006364:	080063ef 	.word	0x080063ef
 8006368:	080063ef 	.word	0x080063ef
 800636c:	080063ef 	.word	0x080063ef
 8006370:	080063ef 	.word	0x080063ef
 8006374:	080063ef 	.word	0x080063ef
 8006378:	080063ab 	.word	0x080063ab
 800637c:	080063d5 	.word	0x080063d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b03      	cmp	r3, #3
 800638a:	d107      	bne.n	800639c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800638c:	f107 030a 	add.w	r3, r7, #10
 8006390:	2202      	movs	r2, #2
 8006392:	4619      	mov	r1, r3
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f001 fa84 	bl	80078a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800639a:	e032      	b.n	8006402 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800639c:	6839      	ldr	r1, [r7, #0]
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f001 fa0e 	bl	80077c0 <USBD_CtlError>
            ret = USBD_FAIL;
 80063a4:	2303      	movs	r3, #3
 80063a6:	75fb      	strb	r3, [r7, #23]
          break;
 80063a8:	e02b      	b.n	8006402 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b03      	cmp	r3, #3
 80063b4:	d107      	bne.n	80063c6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80063b6:	f107 030d 	add.w	r3, r7, #13
 80063ba:	2201      	movs	r2, #1
 80063bc:	4619      	mov	r1, r3
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f001 fa6f 	bl	80078a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80063c4:	e01d      	b.n	8006402 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80063c6:	6839      	ldr	r1, [r7, #0]
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f001 f9f9 	bl	80077c0 <USBD_CtlError>
            ret = USBD_FAIL;
 80063ce:	2303      	movs	r3, #3
 80063d0:	75fb      	strb	r3, [r7, #23]
          break;
 80063d2:	e016      	b.n	8006402 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b03      	cmp	r3, #3
 80063de:	d00f      	beq.n	8006400 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80063e0:	6839      	ldr	r1, [r7, #0]
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f001 f9ec 	bl	80077c0 <USBD_CtlError>
            ret = USBD_FAIL;
 80063e8:	2303      	movs	r3, #3
 80063ea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80063ec:	e008      	b.n	8006400 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80063ee:	6839      	ldr	r1, [r7, #0]
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f001 f9e5 	bl	80077c0 <USBD_CtlError>
          ret = USBD_FAIL;
 80063f6:	2303      	movs	r3, #3
 80063f8:	75fb      	strb	r3, [r7, #23]
          break;
 80063fa:	e002      	b.n	8006402 <USBD_CDC_Setup+0x176>
          break;
 80063fc:	bf00      	nop
 80063fe:	e008      	b.n	8006412 <USBD_CDC_Setup+0x186>
          break;
 8006400:	bf00      	nop
      }
      break;
 8006402:	e006      	b.n	8006412 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006404:	6839      	ldr	r1, [r7, #0]
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f001 f9da 	bl	80077c0 <USBD_CtlError>
      ret = USBD_FAIL;
 800640c:	2303      	movs	r3, #3
 800640e:	75fb      	strb	r3, [r7, #23]
      break;
 8006410:	bf00      	nop
  }

  return (uint8_t)ret;
 8006412:	7dfb      	ldrb	r3, [r7, #23]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3718      	adds	r7, #24
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	460b      	mov	r3, r1
 8006426:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800642e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800643a:	2303      	movs	r3, #3
 800643c:	e04f      	b.n	80064de <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006444:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006446:	78fa      	ldrb	r2, [r7, #3]
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	4613      	mov	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	440b      	add	r3, r1
 8006454:	3318      	adds	r3, #24
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d029      	beq.n	80064b0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800645c:	78fa      	ldrb	r2, [r7, #3]
 800645e:	6879      	ldr	r1, [r7, #4]
 8006460:	4613      	mov	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	4413      	add	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	440b      	add	r3, r1
 800646a:	3318      	adds	r3, #24
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	78f9      	ldrb	r1, [r7, #3]
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	460b      	mov	r3, r1
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	440b      	add	r3, r1
 8006478:	00db      	lsls	r3, r3, #3
 800647a:	4403      	add	r3, r0
 800647c:	3320      	adds	r3, #32
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	fbb2 f1f3 	udiv	r1, r2, r3
 8006484:	fb01 f303 	mul.w	r3, r1, r3
 8006488:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800648a:	2b00      	cmp	r3, #0
 800648c:	d110      	bne.n	80064b0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800648e:	78fa      	ldrb	r2, [r7, #3]
 8006490:	6879      	ldr	r1, [r7, #4]
 8006492:	4613      	mov	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4413      	add	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	440b      	add	r3, r1
 800649c:	3318      	adds	r3, #24
 800649e:	2200      	movs	r2, #0
 80064a0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80064a2:	78f9      	ldrb	r1, [r7, #3]
 80064a4:	2300      	movs	r3, #0
 80064a6:	2200      	movs	r2, #0
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f001 feb0 	bl	800820e <USBD_LL_Transmit>
 80064ae:	e015      	b.n	80064dc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00b      	beq.n	80064dc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80064d8:	78fa      	ldrb	r2, [r7, #3]
 80064da:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3710      	adds	r7, #16
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}

080064e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80064e6:	b580      	push	{r7, lr}
 80064e8:	b084      	sub	sp, #16
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
 80064ee:	460b      	mov	r3, r1
 80064f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80064f8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006504:	2303      	movs	r3, #3
 8006506:	e015      	b.n	8006534 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006508:	78fb      	ldrb	r3, [r7, #3]
 800650a:	4619      	mov	r1, r3
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f001 fec0 	bl	8008292 <USBD_LL_GetRxDataSize>
 8006512:	4602      	mov	r2, r0
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800652e:	4611      	mov	r1, r2
 8006530:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800654a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8006552:	2303      	movs	r3, #3
 8006554:	e01a      	b.n	800658c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d014      	beq.n	800658a <USBD_CDC_EP0_RxReady+0x4e>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006566:	2bff      	cmp	r3, #255	@ 0xff
 8006568:	d00f      	beq.n	800658a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8006578:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006580:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	22ff      	movs	r2, #255	@ 0xff
 8006586:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2243      	movs	r2, #67	@ 0x43
 80065a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80065a2:	4b03      	ldr	r3, [pc, #12]	@ (80065b0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr
 80065b0:	20000094 	.word	0x20000094

080065b4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2243      	movs	r2, #67	@ 0x43
 80065c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80065c2:	4b03      	ldr	r3, [pc, #12]	@ (80065d0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr
 80065d0:	20000050 	.word	0x20000050

080065d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2243      	movs	r2, #67	@ 0x43
 80065e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80065e2:	4b03      	ldr	r3, [pc, #12]	@ (80065f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr
 80065f0:	200000d8 	.word	0x200000d8

080065f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	220a      	movs	r2, #10
 8006600:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006602:	4b03      	ldr	r3, [pc, #12]	@ (8006610 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006604:	4618      	mov	r0, r3
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	2000000c 	.word	0x2000000c

08006614 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006624:	2303      	movs	r3, #3
 8006626:	e004      	b.n	8006632 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	683a      	ldr	r2, [r7, #0]
 800662c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	370c      	adds	r7, #12
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr

0800663e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800663e:	b480      	push	{r7}
 8006640:	b087      	sub	sp, #28
 8006642:	af00      	add	r7, sp, #0
 8006644:	60f8      	str	r0, [r7, #12]
 8006646:	60b9      	str	r1, [r7, #8]
 8006648:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006650:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006658:	2303      	movs	r3, #3
 800665a:	e008      	b.n	800666e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	371c      	adds	r7, #28
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800668a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8006692:	2303      	movs	r3, #3
 8006694:	e004      	b.n	80066a0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80066ba:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80066bc:	2301      	movs	r3, #1
 80066be:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d101      	bne.n	80066ce <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80066ca:	2303      	movs	r3, #3
 80066cc:	e01a      	b.n	8006704 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d114      	bne.n	8006702 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2201      	movs	r2, #1
 80066dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80066f6:	2181      	movs	r1, #129	@ 0x81
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f001 fd88 	bl	800820e <USBD_LL_Transmit>

    ret = USBD_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006702:	7bfb      	ldrb	r3, [r7, #15]
}
 8006704:	4618      	mov	r0, r3
 8006706:	3710      	adds	r7, #16
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}

0800670c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800671a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006722:	2b00      	cmp	r3, #0
 8006724:	d101      	bne.n	800672a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006726:	2303      	movs	r3, #3
 8006728:	e016      	b.n	8006758 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	7c1b      	ldrb	r3, [r3, #16]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d109      	bne.n	8006746 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006738:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800673c:	2101      	movs	r1, #1
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f001 fd86 	bl	8008250 <USBD_LL_PrepareReceive>
 8006744:	e007      	b.n	8006756 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800674c:	2340      	movs	r3, #64	@ 0x40
 800674e:	2101      	movs	r1, #1
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f001 fd7d 	bl	8008250 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	4613      	mov	r3, r2
 800676c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006774:	2303      	movs	r3, #3
 8006776:	e01f      	b.n	80067b8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d003      	beq.n	800679e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	79fa      	ldrb	r2, [r7, #7]
 80067aa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f001 fbe5 	bl	8007f7c <USBD_LL_Init>
 80067b2:	4603      	mov	r3, r0
 80067b4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80067b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3718      	adds	r7, #24
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80067ca:	2300      	movs	r3, #0
 80067cc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d101      	bne.n	80067d8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e016      	b.n	8006806 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00b      	beq.n	8006804 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f4:	f107 020e 	add.w	r2, r7, #14
 80067f8:	4610      	mov	r0, r2
 80067fa:	4798      	blx	r3
 80067fc:	4602      	mov	r2, r0
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b082      	sub	sp, #8
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f001 fc10 	bl	800803c <USBD_LL_Start>
 800681c:	4603      	mov	r3, r0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006826:	b480      	push	{r7}
 8006828:	b083      	sub	sp, #12
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	460b      	mov	r3, r1
 8006846:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006848:	2303      	movs	r3, #3
 800684a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006852:	2b00      	cmp	r3, #0
 8006854:	d009      	beq.n	800686a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	78fa      	ldrb	r2, [r7, #3]
 8006860:	4611      	mov	r1, r2
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	4798      	blx	r3
 8006866:	4603      	mov	r3, r0
 8006868:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800686a:	7bfb      	ldrb	r3, [r7, #15]
}
 800686c:	4618      	mov	r0, r3
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	460b      	mov	r3, r1
 800687e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006886:	2b00      	cmp	r3, #0
 8006888:	d007      	beq.n	800689a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	78fa      	ldrb	r2, [r7, #3]
 8006894:	4611      	mov	r1, r2
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	4798      	blx	r3
  }

  return USBD_OK;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3708      	adds	r7, #8
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80068b4:	6839      	ldr	r1, [r7, #0]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 ff48 	bl	800774c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80068ca:	461a      	mov	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80068d8:	f003 031f 	and.w	r3, r3, #31
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d01a      	beq.n	8006916 <USBD_LL_SetupStage+0x72>
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d822      	bhi.n	800692a <USBD_LL_SetupStage+0x86>
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <USBD_LL_SetupStage+0x4a>
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d00a      	beq.n	8006902 <USBD_LL_SetupStage+0x5e>
 80068ec:	e01d      	b.n	800692a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80068f4:	4619      	mov	r1, r3
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f9f0 	bl	8006cdc <USBD_StdDevReq>
 80068fc:	4603      	mov	r3, r0
 80068fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006900:	e020      	b.n	8006944 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 fa54 	bl	8006db8 <USBD_StdItfReq>
 8006910:	4603      	mov	r3, r0
 8006912:	73fb      	strb	r3, [r7, #15]
      break;
 8006914:	e016      	b.n	8006944 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800691c:	4619      	mov	r1, r3
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fa93 	bl	8006e4a <USBD_StdEPReq>
 8006924:	4603      	mov	r3, r0
 8006926:	73fb      	strb	r3, [r7, #15]
      break;
 8006928:	e00c      	b.n	8006944 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006930:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006934:	b2db      	uxtb	r3, r3
 8006936:	4619      	mov	r1, r3
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f001 fbdf 	bl	80080fc <USBD_LL_StallEP>
 800693e:	4603      	mov	r3, r0
 8006940:	73fb      	strb	r3, [r7, #15]
      break;
 8006942:	bf00      	nop
  }

  return ret;
 8006944:	7bfb      	ldrb	r3, [r7, #15]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b086      	sub	sp, #24
 8006952:	af00      	add	r7, sp, #0
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	460b      	mov	r3, r1
 8006958:	607a      	str	r2, [r7, #4]
 800695a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800695c:	7afb      	ldrb	r3, [r7, #11]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d138      	bne.n	80069d4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006968:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006970:	2b03      	cmp	r3, #3
 8006972:	d14a      	bne.n	8006a0a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	429a      	cmp	r2, r3
 800697e:	d913      	bls.n	80069a8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	689a      	ldr	r2, [r3, #8]
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	1ad2      	subs	r2, r2, r3
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	68da      	ldr	r2, [r3, #12]
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	4293      	cmp	r3, r2
 8006998:	bf28      	it	cs
 800699a:	4613      	movcs	r3, r2
 800699c:	461a      	mov	r2, r3
 800699e:	6879      	ldr	r1, [r7, #4]
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 ffc7 	bl	8007934 <USBD_CtlContinueRx>
 80069a6:	e030      	b.n	8006a0a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	2b03      	cmp	r3, #3
 80069b2:	d10b      	bne.n	80069cc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d005      	beq.n	80069cc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 ffc2 	bl	8007956 <USBD_CtlSendStatus>
 80069d2:	e01a      	b.n	8006a0a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	2b03      	cmp	r3, #3
 80069de:	d114      	bne.n	8006a0a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069e6:	699b      	ldr	r3, [r3, #24]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00e      	beq.n	8006a0a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	7afa      	ldrb	r2, [r7, #11]
 80069f6:	4611      	mov	r1, r2
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	4798      	blx	r3
 80069fc:	4603      	mov	r3, r0
 80069fe:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006a00:	7dfb      	ldrb	r3, [r7, #23]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d001      	beq.n	8006a0a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006a06:	7dfb      	ldrb	r3, [r7, #23]
 8006a08:	e000      	b.n	8006a0c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3718      	adds	r7, #24
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	607a      	str	r2, [r7, #4]
 8006a20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006a22:	7afb      	ldrb	r3, [r7, #11]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d16b      	bne.n	8006b00 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	3314      	adds	r3, #20
 8006a2c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d156      	bne.n	8006ae6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	689a      	ldr	r2, [r3, #8]
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d914      	bls.n	8006a6e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	689a      	ldr	r2, [r3, #8]
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	1ad2      	subs	r2, r2, r3
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	461a      	mov	r2, r3
 8006a58:	6879      	ldr	r1, [r7, #4]
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f000 ff3c 	bl	80078d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a60:	2300      	movs	r3, #0
 8006a62:	2200      	movs	r2, #0
 8006a64:	2100      	movs	r1, #0
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f001 fbf2 	bl	8008250 <USBD_LL_PrepareReceive>
 8006a6c:	e03b      	b.n	8006ae6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	68da      	ldr	r2, [r3, #12]
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d11c      	bne.n	8006ab4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	685a      	ldr	r2, [r3, #4]
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d316      	bcc.n	8006ab4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d20f      	bcs.n	8006ab4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006a94:	2200      	movs	r2, #0
 8006a96:	2100      	movs	r1, #0
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f000 ff1d 	bl	80078d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2100      	movs	r1, #0
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f001 fbcf 	bl	8008250 <USBD_LL_PrepareReceive>
 8006ab2:	e018      	b.n	8006ae6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	d10b      	bne.n	8006ad8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d005      	beq.n	8006ad8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ad8:	2180      	movs	r1, #128	@ 0x80
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f001 fb0e 	bl	80080fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 ff4b 	bl	800797c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d122      	bne.n	8006b36 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f7ff fe98 	bl	8006826 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006afe:	e01a      	b.n	8006b36 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b03      	cmp	r3, #3
 8006b0a:	d114      	bne.n	8006b36 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b12:	695b      	ldr	r3, [r3, #20]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00e      	beq.n	8006b36 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	7afa      	ldrb	r2, [r7, #11]
 8006b22:	4611      	mov	r1, r2
 8006b24:	68f8      	ldr	r0, [r7, #12]
 8006b26:	4798      	blx	r3
 8006b28:	4603      	mov	r3, r0
 8006b2a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006b2c:	7dfb      	ldrb	r3, [r7, #23]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d001      	beq.n	8006b36 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006b32:	7dfb      	ldrb	r3, [r7, #23]
 8006b34:	e000      	b.n	8006b38 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3718      	adds	r7, #24
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b082      	sub	sp, #8
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e02f      	b.n	8006bd4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00f      	beq.n	8006b9e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d009      	beq.n	8006b9e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	6852      	ldr	r2, [r2, #4]
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	4611      	mov	r1, r2
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006b9e:	2340      	movs	r3, #64	@ 0x40
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f001 fa64 	bl	8008072 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2240      	movs	r2, #64	@ 0x40
 8006bb6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006bba:	2340      	movs	r3, #64	@ 0x40
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2180      	movs	r1, #128	@ 0x80
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f001 fa56 	bl	8008072 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2240      	movs	r2, #64	@ 0x40
 8006bd0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	78fa      	ldrb	r2, [r7, #3]
 8006bec:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2204      	movs	r2, #4
 8006c16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b04      	cmp	r3, #4
 8006c3a:	d106      	bne.n	8006c4a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006c42:	b2da      	uxtb	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006c4a:	2300      	movs	r3, #0
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e012      	b.n	8006c94 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b03      	cmp	r3, #3
 8006c78:	d10b      	bne.n	8006c92 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d005      	beq.n	8006c92 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3708      	adds	r7, #8
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006cba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006cbe:	021b      	lsls	r3, r3, #8
 8006cc0:	b21a      	sxth	r2, r3
 8006cc2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	b21b      	sxth	r3, r3
 8006cca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006ccc:	89fb      	ldrh	r3, [r7, #14]
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
	...

08006cdc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006cf2:	2b40      	cmp	r3, #64	@ 0x40
 8006cf4:	d005      	beq.n	8006d02 <USBD_StdDevReq+0x26>
 8006cf6:	2b40      	cmp	r3, #64	@ 0x40
 8006cf8:	d853      	bhi.n	8006da2 <USBD_StdDevReq+0xc6>
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00b      	beq.n	8006d16 <USBD_StdDevReq+0x3a>
 8006cfe:	2b20      	cmp	r3, #32
 8006d00:	d14f      	bne.n	8006da2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	6839      	ldr	r1, [r7, #0]
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	4798      	blx	r3
 8006d10:	4603      	mov	r3, r0
 8006d12:	73fb      	strb	r3, [r7, #15]
      break;
 8006d14:	e04a      	b.n	8006dac <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	785b      	ldrb	r3, [r3, #1]
 8006d1a:	2b09      	cmp	r3, #9
 8006d1c:	d83b      	bhi.n	8006d96 <USBD_StdDevReq+0xba>
 8006d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d24 <USBD_StdDevReq+0x48>)
 8006d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d24:	08006d79 	.word	0x08006d79
 8006d28:	08006d8d 	.word	0x08006d8d
 8006d2c:	08006d97 	.word	0x08006d97
 8006d30:	08006d83 	.word	0x08006d83
 8006d34:	08006d97 	.word	0x08006d97
 8006d38:	08006d57 	.word	0x08006d57
 8006d3c:	08006d4d 	.word	0x08006d4d
 8006d40:	08006d97 	.word	0x08006d97
 8006d44:	08006d6f 	.word	0x08006d6f
 8006d48:	08006d61 	.word	0x08006d61
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006d4c:	6839      	ldr	r1, [r7, #0]
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f9de 	bl	8007110 <USBD_GetDescriptor>
          break;
 8006d54:	e024      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006d56:	6839      	ldr	r1, [r7, #0]
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 fb6d 	bl	8007438 <USBD_SetAddress>
          break;
 8006d5e:	e01f      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006d60:	6839      	ldr	r1, [r7, #0]
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fbac 	bl	80074c0 <USBD_SetConfig>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	73fb      	strb	r3, [r7, #15]
          break;
 8006d6c:	e018      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006d6e:	6839      	ldr	r1, [r7, #0]
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fc4b 	bl	800760c <USBD_GetConfig>
          break;
 8006d76:	e013      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006d78:	6839      	ldr	r1, [r7, #0]
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 fc7c 	bl	8007678 <USBD_GetStatus>
          break;
 8006d80:	e00e      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006d82:	6839      	ldr	r1, [r7, #0]
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 fcab 	bl	80076e0 <USBD_SetFeature>
          break;
 8006d8a:	e009      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006d8c:	6839      	ldr	r1, [r7, #0]
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fcba 	bl	8007708 <USBD_ClrFeature>
          break;
 8006d94:	e004      	b.n	8006da0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006d96:	6839      	ldr	r1, [r7, #0]
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 fd11 	bl	80077c0 <USBD_CtlError>
          break;
 8006d9e:	bf00      	nop
      }
      break;
 8006da0:	e004      	b.n	8006dac <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006da2:	6839      	ldr	r1, [r7, #0]
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fd0b 	bl	80077c0 <USBD_CtlError>
      break;
 8006daa:	bf00      	nop
  }

  return ret;
 8006dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3710      	adds	r7, #16
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop

08006db8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006dce:	2b40      	cmp	r3, #64	@ 0x40
 8006dd0:	d005      	beq.n	8006dde <USBD_StdItfReq+0x26>
 8006dd2:	2b40      	cmp	r3, #64	@ 0x40
 8006dd4:	d82f      	bhi.n	8006e36 <USBD_StdItfReq+0x7e>
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d001      	beq.n	8006dde <USBD_StdItfReq+0x26>
 8006dda:	2b20      	cmp	r3, #32
 8006ddc:	d12b      	bne.n	8006e36 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	3b01      	subs	r3, #1
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d81d      	bhi.n	8006e28 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	889b      	ldrh	r3, [r3, #4]
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d813      	bhi.n	8006e1e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	6839      	ldr	r1, [r7, #0]
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	4798      	blx	r3
 8006e04:	4603      	mov	r3, r0
 8006e06:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	88db      	ldrh	r3, [r3, #6]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d110      	bne.n	8006e32 <USBD_StdItfReq+0x7a>
 8006e10:	7bfb      	ldrb	r3, [r7, #15]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10d      	bne.n	8006e32 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 fd9d 	bl	8007956 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006e1c:	e009      	b.n	8006e32 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006e1e:	6839      	ldr	r1, [r7, #0]
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fccd 	bl	80077c0 <USBD_CtlError>
          break;
 8006e26:	e004      	b.n	8006e32 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006e28:	6839      	ldr	r1, [r7, #0]
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 fcc8 	bl	80077c0 <USBD_CtlError>
          break;
 8006e30:	e000      	b.n	8006e34 <USBD_StdItfReq+0x7c>
          break;
 8006e32:	bf00      	nop
      }
      break;
 8006e34:	e004      	b.n	8006e40 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006e36:	6839      	ldr	r1, [r7, #0]
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f000 fcc1 	bl	80077c0 <USBD_CtlError>
      break;
 8006e3e:	bf00      	nop
  }

  return ret;
 8006e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b084      	sub	sp, #16
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006e54:	2300      	movs	r3, #0
 8006e56:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	889b      	ldrh	r3, [r3, #4]
 8006e5c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006e66:	2b40      	cmp	r3, #64	@ 0x40
 8006e68:	d007      	beq.n	8006e7a <USBD_StdEPReq+0x30>
 8006e6a:	2b40      	cmp	r3, #64	@ 0x40
 8006e6c:	f200 8145 	bhi.w	80070fa <USBD_StdEPReq+0x2b0>
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d00c      	beq.n	8006e8e <USBD_StdEPReq+0x44>
 8006e74:	2b20      	cmp	r3, #32
 8006e76:	f040 8140 	bne.w	80070fa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	6839      	ldr	r1, [r7, #0]
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	4798      	blx	r3
 8006e88:	4603      	mov	r3, r0
 8006e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e8c:	e13a      	b.n	8007104 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	785b      	ldrb	r3, [r3, #1]
 8006e92:	2b03      	cmp	r3, #3
 8006e94:	d007      	beq.n	8006ea6 <USBD_StdEPReq+0x5c>
 8006e96:	2b03      	cmp	r3, #3
 8006e98:	f300 8129 	bgt.w	80070ee <USBD_StdEPReq+0x2a4>
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d07f      	beq.n	8006fa0 <USBD_StdEPReq+0x156>
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d03c      	beq.n	8006f1e <USBD_StdEPReq+0xd4>
 8006ea4:	e123      	b.n	80070ee <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d002      	beq.n	8006eb8 <USBD_StdEPReq+0x6e>
 8006eb2:	2b03      	cmp	r3, #3
 8006eb4:	d016      	beq.n	8006ee4 <USBD_StdEPReq+0x9a>
 8006eb6:	e02c      	b.n	8006f12 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006eb8:	7bbb      	ldrb	r3, [r7, #14]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00d      	beq.n	8006eda <USBD_StdEPReq+0x90>
 8006ebe:	7bbb      	ldrb	r3, [r7, #14]
 8006ec0:	2b80      	cmp	r3, #128	@ 0x80
 8006ec2:	d00a      	beq.n	8006eda <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ec4:	7bbb      	ldrb	r3, [r7, #14]
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f001 f917 	bl	80080fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ece:	2180      	movs	r1, #128	@ 0x80
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f001 f913 	bl	80080fc <USBD_LL_StallEP>
 8006ed6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006ed8:	e020      	b.n	8006f1c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006eda:	6839      	ldr	r1, [r7, #0]
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 fc6f 	bl	80077c0 <USBD_CtlError>
              break;
 8006ee2:	e01b      	b.n	8006f1c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	885b      	ldrh	r3, [r3, #2]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10e      	bne.n	8006f0a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006eec:	7bbb      	ldrb	r3, [r7, #14]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00b      	beq.n	8006f0a <USBD_StdEPReq+0xc0>
 8006ef2:	7bbb      	ldrb	r3, [r7, #14]
 8006ef4:	2b80      	cmp	r3, #128	@ 0x80
 8006ef6:	d008      	beq.n	8006f0a <USBD_StdEPReq+0xc0>
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	88db      	ldrh	r3, [r3, #6]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d104      	bne.n	8006f0a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f00:	7bbb      	ldrb	r3, [r7, #14]
 8006f02:	4619      	mov	r1, r3
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f001 f8f9 	bl	80080fc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 fd23 	bl	8007956 <USBD_CtlSendStatus>

              break;
 8006f10:	e004      	b.n	8006f1c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006f12:	6839      	ldr	r1, [r7, #0]
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 fc53 	bl	80077c0 <USBD_CtlError>
              break;
 8006f1a:	bf00      	nop
          }
          break;
 8006f1c:	e0ec      	b.n	80070f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d002      	beq.n	8006f30 <USBD_StdEPReq+0xe6>
 8006f2a:	2b03      	cmp	r3, #3
 8006f2c:	d016      	beq.n	8006f5c <USBD_StdEPReq+0x112>
 8006f2e:	e030      	b.n	8006f92 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f30:	7bbb      	ldrb	r3, [r7, #14]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00d      	beq.n	8006f52 <USBD_StdEPReq+0x108>
 8006f36:	7bbb      	ldrb	r3, [r7, #14]
 8006f38:	2b80      	cmp	r3, #128	@ 0x80
 8006f3a:	d00a      	beq.n	8006f52 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f3c:	7bbb      	ldrb	r3, [r7, #14]
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f001 f8db 	bl	80080fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f46:	2180      	movs	r1, #128	@ 0x80
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f001 f8d7 	bl	80080fc <USBD_LL_StallEP>
 8006f4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006f50:	e025      	b.n	8006f9e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006f52:	6839      	ldr	r1, [r7, #0]
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 fc33 	bl	80077c0 <USBD_CtlError>
              break;
 8006f5a:	e020      	b.n	8006f9e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	885b      	ldrh	r3, [r3, #2]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d11b      	bne.n	8006f9c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006f64:	7bbb      	ldrb	r3, [r7, #14]
 8006f66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d004      	beq.n	8006f78 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006f6e:	7bbb      	ldrb	r3, [r7, #14]
 8006f70:	4619      	mov	r1, r3
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f001 f8e1 	bl	800813a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fcec 	bl	8007956 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	6839      	ldr	r1, [r7, #0]
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	4798      	blx	r3
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006f90:	e004      	b.n	8006f9c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006f92:	6839      	ldr	r1, [r7, #0]
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fc13 	bl	80077c0 <USBD_CtlError>
              break;
 8006f9a:	e000      	b.n	8006f9e <USBD_StdEPReq+0x154>
              break;
 8006f9c:	bf00      	nop
          }
          break;
 8006f9e:	e0ab      	b.n	80070f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d002      	beq.n	8006fb2 <USBD_StdEPReq+0x168>
 8006fac:	2b03      	cmp	r3, #3
 8006fae:	d032      	beq.n	8007016 <USBD_StdEPReq+0x1cc>
 8006fb0:	e097      	b.n	80070e2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006fb2:	7bbb      	ldrb	r3, [r7, #14]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d007      	beq.n	8006fc8 <USBD_StdEPReq+0x17e>
 8006fb8:	7bbb      	ldrb	r3, [r7, #14]
 8006fba:	2b80      	cmp	r3, #128	@ 0x80
 8006fbc:	d004      	beq.n	8006fc8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8006fbe:	6839      	ldr	r1, [r7, #0]
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fbfd 	bl	80077c0 <USBD_CtlError>
                break;
 8006fc6:	e091      	b.n	80070ec <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006fc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	da0b      	bge.n	8006fe8 <USBD_StdEPReq+0x19e>
 8006fd0:	7bbb      	ldrb	r3, [r7, #14]
 8006fd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	3310      	adds	r3, #16
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	4413      	add	r3, r2
 8006fe4:	3304      	adds	r3, #4
 8006fe6:	e00b      	b.n	8007000 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006fe8:	7bbb      	ldrb	r3, [r7, #14]
 8006fea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006fee:	4613      	mov	r3, r2
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	4413      	add	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	3304      	adds	r3, #4
 8007000:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	2200      	movs	r2, #0
 8007006:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	2202      	movs	r2, #2
 800700c:	4619      	mov	r1, r3
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 fc47 	bl	80078a2 <USBD_CtlSendData>
              break;
 8007014:	e06a      	b.n	80070ec <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007016:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800701a:	2b00      	cmp	r3, #0
 800701c:	da11      	bge.n	8007042 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800701e:	7bbb      	ldrb	r3, [r7, #14]
 8007020:	f003 020f 	and.w	r2, r3, #15
 8007024:	6879      	ldr	r1, [r7, #4]
 8007026:	4613      	mov	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	440b      	add	r3, r1
 8007030:	3324      	adds	r3, #36	@ 0x24
 8007032:	881b      	ldrh	r3, [r3, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d117      	bne.n	8007068 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007038:	6839      	ldr	r1, [r7, #0]
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 fbc0 	bl	80077c0 <USBD_CtlError>
                  break;
 8007040:	e054      	b.n	80070ec <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007042:	7bbb      	ldrb	r3, [r7, #14]
 8007044:	f003 020f 	and.w	r2, r3, #15
 8007048:	6879      	ldr	r1, [r7, #4]
 800704a:	4613      	mov	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4413      	add	r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	440b      	add	r3, r1
 8007054:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007058:	881b      	ldrh	r3, [r3, #0]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d104      	bne.n	8007068 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800705e:	6839      	ldr	r1, [r7, #0]
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 fbad 	bl	80077c0 <USBD_CtlError>
                  break;
 8007066:	e041      	b.n	80070ec <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007068:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800706c:	2b00      	cmp	r3, #0
 800706e:	da0b      	bge.n	8007088 <USBD_StdEPReq+0x23e>
 8007070:	7bbb      	ldrb	r3, [r7, #14]
 8007072:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007076:	4613      	mov	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4413      	add	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	3310      	adds	r3, #16
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	4413      	add	r3, r2
 8007084:	3304      	adds	r3, #4
 8007086:	e00b      	b.n	80070a0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007088:	7bbb      	ldrb	r3, [r7, #14]
 800708a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800708e:	4613      	mov	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	4413      	add	r3, r2
 800709e:	3304      	adds	r3, #4
 80070a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80070a2:	7bbb      	ldrb	r3, [r7, #14]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <USBD_StdEPReq+0x264>
 80070a8:	7bbb      	ldrb	r3, [r7, #14]
 80070aa:	2b80      	cmp	r3, #128	@ 0x80
 80070ac:	d103      	bne.n	80070b6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	2200      	movs	r2, #0
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	e00e      	b.n	80070d4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80070b6:	7bbb      	ldrb	r3, [r7, #14]
 80070b8:	4619      	mov	r1, r3
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f001 f85c 	bl	8008178 <USBD_LL_IsStallEP>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2201      	movs	r2, #1
 80070ca:	601a      	str	r2, [r3, #0]
 80070cc:	e002      	b.n	80070d4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	2200      	movs	r2, #0
 80070d2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2202      	movs	r2, #2
 80070d8:	4619      	mov	r1, r3
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fbe1 	bl	80078a2 <USBD_CtlSendData>
              break;
 80070e0:	e004      	b.n	80070ec <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80070e2:	6839      	ldr	r1, [r7, #0]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fb6b 	bl	80077c0 <USBD_CtlError>
              break;
 80070ea:	bf00      	nop
          }
          break;
 80070ec:	e004      	b.n	80070f8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80070ee:	6839      	ldr	r1, [r7, #0]
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 fb65 	bl	80077c0 <USBD_CtlError>
          break;
 80070f6:	bf00      	nop
      }
      break;
 80070f8:	e004      	b.n	8007104 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80070fa:	6839      	ldr	r1, [r7, #0]
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 fb5f 	bl	80077c0 <USBD_CtlError>
      break;
 8007102:	bf00      	nop
  }

  return ret;
 8007104:	7bfb      	ldrb	r3, [r7, #15]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800711a:	2300      	movs	r3, #0
 800711c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800711e:	2300      	movs	r3, #0
 8007120:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007122:	2300      	movs	r3, #0
 8007124:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	885b      	ldrh	r3, [r3, #2]
 800712a:	0a1b      	lsrs	r3, r3, #8
 800712c:	b29b      	uxth	r3, r3
 800712e:	3b01      	subs	r3, #1
 8007130:	2b0e      	cmp	r3, #14
 8007132:	f200 8152 	bhi.w	80073da <USBD_GetDescriptor+0x2ca>
 8007136:	a201      	add	r2, pc, #4	@ (adr r2, 800713c <USBD_GetDescriptor+0x2c>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	080071ad 	.word	0x080071ad
 8007140:	080071c5 	.word	0x080071c5
 8007144:	08007205 	.word	0x08007205
 8007148:	080073db 	.word	0x080073db
 800714c:	080073db 	.word	0x080073db
 8007150:	0800737b 	.word	0x0800737b
 8007154:	080073a7 	.word	0x080073a7
 8007158:	080073db 	.word	0x080073db
 800715c:	080073db 	.word	0x080073db
 8007160:	080073db 	.word	0x080073db
 8007164:	080073db 	.word	0x080073db
 8007168:	080073db 	.word	0x080073db
 800716c:	080073db 	.word	0x080073db
 8007170:	080073db 	.word	0x080073db
 8007174:	08007179 	.word	0x08007179
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800717e:	69db      	ldr	r3, [r3, #28]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00b      	beq.n	800719c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	7c12      	ldrb	r2, [r2, #16]
 8007190:	f107 0108 	add.w	r1, r7, #8
 8007194:	4610      	mov	r0, r2
 8007196:	4798      	blx	r3
 8007198:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800719a:	e126      	b.n	80073ea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800719c:	6839      	ldr	r1, [r7, #0]
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 fb0e 	bl	80077c0 <USBD_CtlError>
        err++;
 80071a4:	7afb      	ldrb	r3, [r7, #11]
 80071a6:	3301      	adds	r3, #1
 80071a8:	72fb      	strb	r3, [r7, #11]
      break;
 80071aa:	e11e      	b.n	80073ea <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	7c12      	ldrb	r2, [r2, #16]
 80071b8:	f107 0108 	add.w	r1, r7, #8
 80071bc:	4610      	mov	r0, r2
 80071be:	4798      	blx	r3
 80071c0:	60f8      	str	r0, [r7, #12]
      break;
 80071c2:	e112      	b.n	80073ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	7c1b      	ldrb	r3, [r3, #16]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10d      	bne.n	80071e8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d4:	f107 0208 	add.w	r2, r7, #8
 80071d8:	4610      	mov	r0, r2
 80071da:	4798      	blx	r3
 80071dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	3301      	adds	r3, #1
 80071e2:	2202      	movs	r2, #2
 80071e4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80071e6:	e100      	b.n	80073ea <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	f107 0208 	add.w	r2, r7, #8
 80071f4:	4610      	mov	r0, r2
 80071f6:	4798      	blx	r3
 80071f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	3301      	adds	r3, #1
 80071fe:	2202      	movs	r2, #2
 8007200:	701a      	strb	r2, [r3, #0]
      break;
 8007202:	e0f2      	b.n	80073ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	885b      	ldrh	r3, [r3, #2]
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b05      	cmp	r3, #5
 800720c:	f200 80ac 	bhi.w	8007368 <USBD_GetDescriptor+0x258>
 8007210:	a201      	add	r2, pc, #4	@ (adr r2, 8007218 <USBD_GetDescriptor+0x108>)
 8007212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007216:	bf00      	nop
 8007218:	08007231 	.word	0x08007231
 800721c:	08007265 	.word	0x08007265
 8007220:	08007299 	.word	0x08007299
 8007224:	080072cd 	.word	0x080072cd
 8007228:	08007301 	.word	0x08007301
 800722c:	08007335 	.word	0x08007335
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00b      	beq.n	8007254 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	7c12      	ldrb	r2, [r2, #16]
 8007248:	f107 0108 	add.w	r1, r7, #8
 800724c:	4610      	mov	r0, r2
 800724e:	4798      	blx	r3
 8007250:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007252:	e091      	b.n	8007378 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007254:	6839      	ldr	r1, [r7, #0]
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 fab2 	bl	80077c0 <USBD_CtlError>
            err++;
 800725c:	7afb      	ldrb	r3, [r7, #11]
 800725e:	3301      	adds	r3, #1
 8007260:	72fb      	strb	r3, [r7, #11]
          break;
 8007262:	e089      	b.n	8007378 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00b      	beq.n	8007288 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	7c12      	ldrb	r2, [r2, #16]
 800727c:	f107 0108 	add.w	r1, r7, #8
 8007280:	4610      	mov	r0, r2
 8007282:	4798      	blx	r3
 8007284:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007286:	e077      	b.n	8007378 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007288:	6839      	ldr	r1, [r7, #0]
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 fa98 	bl	80077c0 <USBD_CtlError>
            err++;
 8007290:	7afb      	ldrb	r3, [r7, #11]
 8007292:	3301      	adds	r3, #1
 8007294:	72fb      	strb	r3, [r7, #11]
          break;
 8007296:	e06f      	b.n	8007378 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00b      	beq.n	80072bc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	7c12      	ldrb	r2, [r2, #16]
 80072b0:	f107 0108 	add.w	r1, r7, #8
 80072b4:	4610      	mov	r0, r2
 80072b6:	4798      	blx	r3
 80072b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072ba:	e05d      	b.n	8007378 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80072bc:	6839      	ldr	r1, [r7, #0]
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fa7e 	bl	80077c0 <USBD_CtlError>
            err++;
 80072c4:	7afb      	ldrb	r3, [r7, #11]
 80072c6:	3301      	adds	r3, #1
 80072c8:	72fb      	strb	r3, [r7, #11]
          break;
 80072ca:	e055      	b.n	8007378 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00b      	beq.n	80072f0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	7c12      	ldrb	r2, [r2, #16]
 80072e4:	f107 0108 	add.w	r1, r7, #8
 80072e8:	4610      	mov	r0, r2
 80072ea:	4798      	blx	r3
 80072ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072ee:	e043      	b.n	8007378 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80072f0:	6839      	ldr	r1, [r7, #0]
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fa64 	bl	80077c0 <USBD_CtlError>
            err++;
 80072f8:	7afb      	ldrb	r3, [r7, #11]
 80072fa:	3301      	adds	r3, #1
 80072fc:	72fb      	strb	r3, [r7, #11]
          break;
 80072fe:	e03b      	b.n	8007378 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00b      	beq.n	8007324 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	7c12      	ldrb	r2, [r2, #16]
 8007318:	f107 0108 	add.w	r1, r7, #8
 800731c:	4610      	mov	r0, r2
 800731e:	4798      	blx	r3
 8007320:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007322:	e029      	b.n	8007378 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007324:	6839      	ldr	r1, [r7, #0]
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 fa4a 	bl	80077c0 <USBD_CtlError>
            err++;
 800732c:	7afb      	ldrb	r3, [r7, #11]
 800732e:	3301      	adds	r3, #1
 8007330:	72fb      	strb	r3, [r7, #11]
          break;
 8007332:	e021      	b.n	8007378 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800733a:	699b      	ldr	r3, [r3, #24]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00b      	beq.n	8007358 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007346:	699b      	ldr	r3, [r3, #24]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	7c12      	ldrb	r2, [r2, #16]
 800734c:	f107 0108 	add.w	r1, r7, #8
 8007350:	4610      	mov	r0, r2
 8007352:	4798      	blx	r3
 8007354:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007356:	e00f      	b.n	8007378 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007358:	6839      	ldr	r1, [r7, #0]
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fa30 	bl	80077c0 <USBD_CtlError>
            err++;
 8007360:	7afb      	ldrb	r3, [r7, #11]
 8007362:	3301      	adds	r3, #1
 8007364:	72fb      	strb	r3, [r7, #11]
          break;
 8007366:	e007      	b.n	8007378 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007368:	6839      	ldr	r1, [r7, #0]
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fa28 	bl	80077c0 <USBD_CtlError>
          err++;
 8007370:	7afb      	ldrb	r3, [r7, #11]
 8007372:	3301      	adds	r3, #1
 8007374:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007376:	bf00      	nop
      }
      break;
 8007378:	e037      	b.n	80073ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	7c1b      	ldrb	r3, [r3, #16]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d109      	bne.n	8007396 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800738a:	f107 0208 	add.w	r2, r7, #8
 800738e:	4610      	mov	r0, r2
 8007390:	4798      	blx	r3
 8007392:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007394:	e029      	b.n	80073ea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007396:	6839      	ldr	r1, [r7, #0]
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 fa11 	bl	80077c0 <USBD_CtlError>
        err++;
 800739e:	7afb      	ldrb	r3, [r7, #11]
 80073a0:	3301      	adds	r3, #1
 80073a2:	72fb      	strb	r3, [r7, #11]
      break;
 80073a4:	e021      	b.n	80073ea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	7c1b      	ldrb	r3, [r3, #16]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10d      	bne.n	80073ca <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b6:	f107 0208 	add.w	r2, r7, #8
 80073ba:	4610      	mov	r0, r2
 80073bc:	4798      	blx	r3
 80073be:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	3301      	adds	r3, #1
 80073c4:	2207      	movs	r2, #7
 80073c6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80073c8:	e00f      	b.n	80073ea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80073ca:	6839      	ldr	r1, [r7, #0]
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f9f7 	bl	80077c0 <USBD_CtlError>
        err++;
 80073d2:	7afb      	ldrb	r3, [r7, #11]
 80073d4:	3301      	adds	r3, #1
 80073d6:	72fb      	strb	r3, [r7, #11]
      break;
 80073d8:	e007      	b.n	80073ea <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80073da:	6839      	ldr	r1, [r7, #0]
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f9ef 	bl	80077c0 <USBD_CtlError>
      err++;
 80073e2:	7afb      	ldrb	r3, [r7, #11]
 80073e4:	3301      	adds	r3, #1
 80073e6:	72fb      	strb	r3, [r7, #11]
      break;
 80073e8:	bf00      	nop
  }

  if (err != 0U)
 80073ea:	7afb      	ldrb	r3, [r7, #11]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d11e      	bne.n	800742e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	88db      	ldrh	r3, [r3, #6]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d016      	beq.n	8007426 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80073f8:	893b      	ldrh	r3, [r7, #8]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00e      	beq.n	800741c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	88da      	ldrh	r2, [r3, #6]
 8007402:	893b      	ldrh	r3, [r7, #8]
 8007404:	4293      	cmp	r3, r2
 8007406:	bf28      	it	cs
 8007408:	4613      	movcs	r3, r2
 800740a:	b29b      	uxth	r3, r3
 800740c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800740e:	893b      	ldrh	r3, [r7, #8]
 8007410:	461a      	mov	r2, r3
 8007412:	68f9      	ldr	r1, [r7, #12]
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 fa44 	bl	80078a2 <USBD_CtlSendData>
 800741a:	e009      	b.n	8007430 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800741c:	6839      	ldr	r1, [r7, #0]
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f9ce 	bl	80077c0 <USBD_CtlError>
 8007424:	e004      	b.n	8007430 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fa95 	bl	8007956 <USBD_CtlSendStatus>
 800742c:	e000      	b.n	8007430 <USBD_GetDescriptor+0x320>
    return;
 800742e:	bf00      	nop
  }
}
 8007430:	3710      	adds	r7, #16
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop

08007438 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	889b      	ldrh	r3, [r3, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d131      	bne.n	80074ae <USBD_SetAddress+0x76>
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	88db      	ldrh	r3, [r3, #6]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d12d      	bne.n	80074ae <USBD_SetAddress+0x76>
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	885b      	ldrh	r3, [r3, #2]
 8007456:	2b7f      	cmp	r3, #127	@ 0x7f
 8007458:	d829      	bhi.n	80074ae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	885b      	ldrh	r3, [r3, #2]
 800745e:	b2db      	uxtb	r3, r3
 8007460:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007464:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800746c:	b2db      	uxtb	r3, r3
 800746e:	2b03      	cmp	r3, #3
 8007470:	d104      	bne.n	800747c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007472:	6839      	ldr	r1, [r7, #0]
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f9a3 	bl	80077c0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800747a:	e01d      	b.n	80074b8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	7bfa      	ldrb	r2, [r7, #15]
 8007480:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007484:	7bfb      	ldrb	r3, [r7, #15]
 8007486:	4619      	mov	r1, r3
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 fea1 	bl	80081d0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 fa61 	bl	8007956 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d004      	beq.n	80074a4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2202      	movs	r2, #2
 800749e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074a2:	e009      	b.n	80074b8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ac:	e004      	b.n	80074b8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80074ae:	6839      	ldr	r1, [r7, #0]
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f985 	bl	80077c0 <USBD_CtlError>
  }
}
 80074b6:	bf00      	nop
 80074b8:	bf00      	nop
 80074ba:	3710      	adds	r7, #16
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}

080074c0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074ca:	2300      	movs	r3, #0
 80074cc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	885b      	ldrh	r3, [r3, #2]
 80074d2:	b2da      	uxtb	r2, r3
 80074d4:	4b4c      	ldr	r3, [pc, #304]	@ (8007608 <USBD_SetConfig+0x148>)
 80074d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80074d8:	4b4b      	ldr	r3, [pc, #300]	@ (8007608 <USBD_SetConfig+0x148>)
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d905      	bls.n	80074ec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80074e0:	6839      	ldr	r1, [r7, #0]
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f96c 	bl	80077c0 <USBD_CtlError>
    return USBD_FAIL;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e088      	b.n	80075fe <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d002      	beq.n	80074fe <USBD_SetConfig+0x3e>
 80074f8:	2b03      	cmp	r3, #3
 80074fa:	d025      	beq.n	8007548 <USBD_SetConfig+0x88>
 80074fc:	e071      	b.n	80075e2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80074fe:	4b42      	ldr	r3, [pc, #264]	@ (8007608 <USBD_SetConfig+0x148>)
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d01c      	beq.n	8007540 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8007506:	4b40      	ldr	r3, [pc, #256]	@ (8007608 <USBD_SetConfig+0x148>)
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	461a      	mov	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007510:	4b3d      	ldr	r3, [pc, #244]	@ (8007608 <USBD_SetConfig+0x148>)
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	4619      	mov	r1, r3
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7ff f990 	bl	800683c <USBD_SetClassConfig>
 800751c:	4603      	mov	r3, r0
 800751e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007520:	7bfb      	ldrb	r3, [r7, #15]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d004      	beq.n	8007530 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f949 	bl	80077c0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800752e:	e065      	b.n	80075fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fa10 	bl	8007956 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2203      	movs	r2, #3
 800753a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800753e:	e05d      	b.n	80075fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fa08 	bl	8007956 <USBD_CtlSendStatus>
      break;
 8007546:	e059      	b.n	80075fc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007548:	4b2f      	ldr	r3, [pc, #188]	@ (8007608 <USBD_SetConfig+0x148>)
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d112      	bne.n	8007576 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2202      	movs	r2, #2
 8007554:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007558:	4b2b      	ldr	r3, [pc, #172]	@ (8007608 <USBD_SetConfig+0x148>)
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007562:	4b29      	ldr	r3, [pc, #164]	@ (8007608 <USBD_SetConfig+0x148>)
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	4619      	mov	r1, r3
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f7ff f983 	bl	8006874 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f9f1 	bl	8007956 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007574:	e042      	b.n	80075fc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007576:	4b24      	ldr	r3, [pc, #144]	@ (8007608 <USBD_SetConfig+0x148>)
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	461a      	mov	r2, r3
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	429a      	cmp	r2, r3
 8007582:	d02a      	beq.n	80075da <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	b2db      	uxtb	r3, r3
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7ff f971 	bl	8006874 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007592:	4b1d      	ldr	r3, [pc, #116]	@ (8007608 <USBD_SetConfig+0x148>)
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800759c:	4b1a      	ldr	r3, [pc, #104]	@ (8007608 <USBD_SetConfig+0x148>)
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	4619      	mov	r1, r3
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7ff f94a 	bl	800683c <USBD_SetClassConfig>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00f      	beq.n	80075d2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80075b2:	6839      	ldr	r1, [r7, #0]
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 f903 	bl	80077c0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	4619      	mov	r1, r3
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f7ff f956 	bl	8006874 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2202      	movs	r2, #2
 80075cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80075d0:	e014      	b.n	80075fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f9bf 	bl	8007956 <USBD_CtlSendStatus>
      break;
 80075d8:	e010      	b.n	80075fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f9bb 	bl	8007956 <USBD_CtlSendStatus>
      break;
 80075e0:	e00c      	b.n	80075fc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80075e2:	6839      	ldr	r1, [r7, #0]
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 f8eb 	bl	80077c0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80075ea:	4b07      	ldr	r3, [pc, #28]	@ (8007608 <USBD_SetConfig+0x148>)
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	4619      	mov	r1, r3
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff f93f 	bl	8006874 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80075f6:	2303      	movs	r3, #3
 80075f8:	73fb      	strb	r3, [r7, #15]
      break;
 80075fa:	bf00      	nop
  }

  return ret;
 80075fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	20000290 	.word	0x20000290

0800760c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	88db      	ldrh	r3, [r3, #6]
 800761a:	2b01      	cmp	r3, #1
 800761c:	d004      	beq.n	8007628 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f8cd 	bl	80077c0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007626:	e023      	b.n	8007670 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800762e:	b2db      	uxtb	r3, r3
 8007630:	2b02      	cmp	r3, #2
 8007632:	dc02      	bgt.n	800763a <USBD_GetConfig+0x2e>
 8007634:	2b00      	cmp	r3, #0
 8007636:	dc03      	bgt.n	8007640 <USBD_GetConfig+0x34>
 8007638:	e015      	b.n	8007666 <USBD_GetConfig+0x5a>
 800763a:	2b03      	cmp	r3, #3
 800763c:	d00b      	beq.n	8007656 <USBD_GetConfig+0x4a>
 800763e:	e012      	b.n	8007666 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	3308      	adds	r3, #8
 800764a:	2201      	movs	r2, #1
 800764c:	4619      	mov	r1, r3
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 f927 	bl	80078a2 <USBD_CtlSendData>
        break;
 8007654:	e00c      	b.n	8007670 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	3304      	adds	r3, #4
 800765a:	2201      	movs	r2, #1
 800765c:	4619      	mov	r1, r3
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f91f 	bl	80078a2 <USBD_CtlSendData>
        break;
 8007664:	e004      	b.n	8007670 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007666:	6839      	ldr	r1, [r7, #0]
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 f8a9 	bl	80077c0 <USBD_CtlError>
        break;
 800766e:	bf00      	nop
}
 8007670:	bf00      	nop
 8007672:	3708      	adds	r7, #8
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}

08007678 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007688:	b2db      	uxtb	r3, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	2b02      	cmp	r3, #2
 800768e:	d81e      	bhi.n	80076ce <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	88db      	ldrh	r3, [r3, #6]
 8007694:	2b02      	cmp	r3, #2
 8007696:	d004      	beq.n	80076a2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007698:	6839      	ldr	r1, [r7, #0]
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f890 	bl	80077c0 <USBD_CtlError>
        break;
 80076a0:	e01a      	b.n	80076d8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2201      	movs	r2, #1
 80076a6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d005      	beq.n	80076be <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	f043 0202 	orr.w	r2, r3, #2
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	330c      	adds	r3, #12
 80076c2:	2202      	movs	r2, #2
 80076c4:	4619      	mov	r1, r3
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f8eb 	bl	80078a2 <USBD_CtlSendData>
      break;
 80076cc:	e004      	b.n	80076d8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 f875 	bl	80077c0 <USBD_CtlError>
      break;
 80076d6:	bf00      	nop
  }
}
 80076d8:	bf00      	nop
 80076da:	3708      	adds	r7, #8
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	885b      	ldrh	r3, [r3, #2]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d106      	bne.n	8007700 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f92b 	bl	8007956 <USBD_CtlSendStatus>
  }
}
 8007700:	bf00      	nop
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007718:	b2db      	uxtb	r3, r3
 800771a:	3b01      	subs	r3, #1
 800771c:	2b02      	cmp	r3, #2
 800771e:	d80b      	bhi.n	8007738 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	885b      	ldrh	r3, [r3, #2]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d10c      	bne.n	8007742 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f910 	bl	8007956 <USBD_CtlSendStatus>
      }
      break;
 8007736:	e004      	b.n	8007742 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007738:	6839      	ldr	r1, [r7, #0]
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f840 	bl	80077c0 <USBD_CtlError>
      break;
 8007740:	e000      	b.n	8007744 <USBD_ClrFeature+0x3c>
      break;
 8007742:	bf00      	nop
  }
}
 8007744:	bf00      	nop
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	781a      	ldrb	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3301      	adds	r3, #1
 8007766:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	781a      	ldrb	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	3301      	adds	r3, #1
 8007774:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f7ff fa90 	bl	8006c9c <SWAPBYTE>
 800777c:	4603      	mov	r3, r0
 800777e:	461a      	mov	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	3301      	adds	r3, #1
 8007788:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	3301      	adds	r3, #1
 800778e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f7ff fa83 	bl	8006c9c <SWAPBYTE>
 8007796:	4603      	mov	r3, r0
 8007798:	461a      	mov	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	3301      	adds	r3, #1
 80077a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	3301      	adds	r3, #1
 80077a8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f7ff fa76 	bl	8006c9c <SWAPBYTE>
 80077b0:	4603      	mov	r3, r0
 80077b2:	461a      	mov	r2, r3
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	80da      	strh	r2, [r3, #6]
}
 80077b8:	bf00      	nop
 80077ba:	3710      	adds	r7, #16
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80077ca:	2180      	movs	r1, #128	@ 0x80
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fc95 	bl	80080fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80077d2:	2100      	movs	r1, #0
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fc91 	bl	80080fc <USBD_LL_StallEP>
}
 80077da:	bf00      	nop
 80077dc:	3708      	adds	r7, #8
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}

080077e2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80077e2:	b580      	push	{r7, lr}
 80077e4:	b086      	sub	sp, #24
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	60f8      	str	r0, [r7, #12]
 80077ea:	60b9      	str	r1, [r7, #8]
 80077ec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80077ee:	2300      	movs	r3, #0
 80077f0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d036      	beq.n	8007866 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80077fc:	6938      	ldr	r0, [r7, #16]
 80077fe:	f000 f836 	bl	800786e <USBD_GetLen>
 8007802:	4603      	mov	r3, r0
 8007804:	3301      	adds	r3, #1
 8007806:	b29b      	uxth	r3, r3
 8007808:	005b      	lsls	r3, r3, #1
 800780a:	b29a      	uxth	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007810:	7dfb      	ldrb	r3, [r7, #23]
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	4413      	add	r3, r2
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	7812      	ldrb	r2, [r2, #0]
 800781a:	701a      	strb	r2, [r3, #0]
  idx++;
 800781c:	7dfb      	ldrb	r3, [r7, #23]
 800781e:	3301      	adds	r3, #1
 8007820:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007822:	7dfb      	ldrb	r3, [r7, #23]
 8007824:	68ba      	ldr	r2, [r7, #8]
 8007826:	4413      	add	r3, r2
 8007828:	2203      	movs	r2, #3
 800782a:	701a      	strb	r2, [r3, #0]
  idx++;
 800782c:	7dfb      	ldrb	r3, [r7, #23]
 800782e:	3301      	adds	r3, #1
 8007830:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007832:	e013      	b.n	800785c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007834:	7dfb      	ldrb	r3, [r7, #23]
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	4413      	add	r3, r2
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	7812      	ldrb	r2, [r2, #0]
 800783e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	3301      	adds	r3, #1
 8007844:	613b      	str	r3, [r7, #16]
    idx++;
 8007846:	7dfb      	ldrb	r3, [r7, #23]
 8007848:	3301      	adds	r3, #1
 800784a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800784c:	7dfb      	ldrb	r3, [r7, #23]
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	4413      	add	r3, r2
 8007852:	2200      	movs	r2, #0
 8007854:	701a      	strb	r2, [r3, #0]
    idx++;
 8007856:	7dfb      	ldrb	r3, [r7, #23]
 8007858:	3301      	adds	r3, #1
 800785a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1e7      	bne.n	8007834 <USBD_GetString+0x52>
 8007864:	e000      	b.n	8007868 <USBD_GetString+0x86>
    return;
 8007866:	bf00      	nop
  }
}
 8007868:	3718      	adds	r7, #24
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}

0800786e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800786e:	b480      	push	{r7}
 8007870:	b085      	sub	sp, #20
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007876:	2300      	movs	r3, #0
 8007878:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800787e:	e005      	b.n	800788c <USBD_GetLen+0x1e>
  {
    len++;
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	3301      	adds	r3, #1
 8007884:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	3301      	adds	r3, #1
 800788a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1f5      	bne.n	8007880 <USBD_GetLen+0x12>
  }

  return len;
 8007894:	7bfb      	ldrb	r3, [r7, #15]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b084      	sub	sp, #16
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	60f8      	str	r0, [r7, #12]
 80078aa:	60b9      	str	r1, [r7, #8]
 80078ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2202      	movs	r2, #2
 80078b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	68ba      	ldr	r2, [r7, #8]
 80078c6:	2100      	movs	r1, #0
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	f000 fca0 	bl	800820e <USBD_LL_Transmit>

  return USBD_OK;
 80078ce:	2300      	movs	r3, #0
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3710      	adds	r7, #16
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	2100      	movs	r1, #0
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f000 fc8f 	bl	800820e <USBD_LL_Transmit>

  return USBD_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3710      	adds	r7, #16
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}

080078fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b084      	sub	sp, #16
 80078fe:	af00      	add	r7, sp, #0
 8007900:	60f8      	str	r0, [r7, #12]
 8007902:	60b9      	str	r1, [r7, #8]
 8007904:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2203      	movs	r2, #3
 800790a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	2100      	movs	r1, #0
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 fc93 	bl	8008250 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	2100      	movs	r1, #0
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f000 fc82 	bl	8008250 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b082      	sub	sp, #8
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2204      	movs	r2, #4
 8007962:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007966:	2300      	movs	r3, #0
 8007968:	2200      	movs	r2, #0
 800796a:	2100      	movs	r1, #0
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 fc4e 	bl	800820e <USBD_LL_Transmit>

  return USBD_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2205      	movs	r2, #5
 8007988:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800798c:	2300      	movs	r3, #0
 800798e:	2200      	movs	r2, #0
 8007990:	2100      	movs	r1, #0
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 fc5c 	bl	8008250 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3708      	adds	r7, #8
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
	...

080079a4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80079a8:	2200      	movs	r2, #0
 80079aa:	4912      	ldr	r1, [pc, #72]	@ (80079f4 <MX_USB_Device_Init+0x50>)
 80079ac:	4812      	ldr	r0, [pc, #72]	@ (80079f8 <MX_USB_Device_Init+0x54>)
 80079ae:	f7fe fed7 	bl	8006760 <USBD_Init>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d001      	beq.n	80079bc <MX_USB_Device_Init+0x18>
    Error_Handler();
 80079b8:	f7f8 fdbc 	bl	8000534 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80079bc:	490f      	ldr	r1, [pc, #60]	@ (80079fc <MX_USB_Device_Init+0x58>)
 80079be:	480e      	ldr	r0, [pc, #56]	@ (80079f8 <MX_USB_Device_Init+0x54>)
 80079c0:	f7fe fefe 	bl	80067c0 <USBD_RegisterClass>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d001      	beq.n	80079ce <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80079ca:	f7f8 fdb3 	bl	8000534 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80079ce:	490c      	ldr	r1, [pc, #48]	@ (8007a00 <MX_USB_Device_Init+0x5c>)
 80079d0:	4809      	ldr	r0, [pc, #36]	@ (80079f8 <MX_USB_Device_Init+0x54>)
 80079d2:	f7fe fe1f 	bl	8006614 <USBD_CDC_RegisterInterface>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80079dc:	f7f8 fdaa 	bl	8000534 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80079e0:	4805      	ldr	r0, [pc, #20]	@ (80079f8 <MX_USB_Device_Init+0x54>)
 80079e2:	f7fe ff14 	bl	800680e <USBD_Start>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d001      	beq.n	80079f0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80079ec:	f7f8 fda2 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80079f0:	bf00      	nop
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	20000130 	.word	0x20000130
 80079f8:	20000294 	.word	0x20000294
 80079fc:	20000018 	.word	0x20000018
 8007a00:	2000011c 	.word	0x2000011c

08007a04 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007a08:	2200      	movs	r2, #0
 8007a0a:	4905      	ldr	r1, [pc, #20]	@ (8007a20 <CDC_Init_FS+0x1c>)
 8007a0c:	4805      	ldr	r0, [pc, #20]	@ (8007a24 <CDC_Init_FS+0x20>)
 8007a0e:	f7fe fe16 	bl	800663e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007a12:	4905      	ldr	r1, [pc, #20]	@ (8007a28 <CDC_Init_FS+0x24>)
 8007a14:	4803      	ldr	r0, [pc, #12]	@ (8007a24 <CDC_Init_FS+0x20>)
 8007a16:	f7fe fe30 	bl	800667a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007a1a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	20000d64 	.word	0x20000d64
 8007a24:	20000294 	.word	0x20000294
 8007a28:	20000564 	.word	0x20000564

08007a2c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007a30:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	4603      	mov	r3, r0
 8007a44:	6039      	str	r1, [r7, #0]
 8007a46:	71fb      	strb	r3, [r7, #7]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007a4c:	79fb      	ldrb	r3, [r7, #7]
 8007a4e:	2b23      	cmp	r3, #35	@ 0x23
 8007a50:	d84a      	bhi.n	8007ae8 <CDC_Control_FS+0xac>
 8007a52:	a201      	add	r2, pc, #4	@ (adr r2, 8007a58 <CDC_Control_FS+0x1c>)
 8007a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a58:	08007ae9 	.word	0x08007ae9
 8007a5c:	08007ae9 	.word	0x08007ae9
 8007a60:	08007ae9 	.word	0x08007ae9
 8007a64:	08007ae9 	.word	0x08007ae9
 8007a68:	08007ae9 	.word	0x08007ae9
 8007a6c:	08007ae9 	.word	0x08007ae9
 8007a70:	08007ae9 	.word	0x08007ae9
 8007a74:	08007ae9 	.word	0x08007ae9
 8007a78:	08007ae9 	.word	0x08007ae9
 8007a7c:	08007ae9 	.word	0x08007ae9
 8007a80:	08007ae9 	.word	0x08007ae9
 8007a84:	08007ae9 	.word	0x08007ae9
 8007a88:	08007ae9 	.word	0x08007ae9
 8007a8c:	08007ae9 	.word	0x08007ae9
 8007a90:	08007ae9 	.word	0x08007ae9
 8007a94:	08007ae9 	.word	0x08007ae9
 8007a98:	08007ae9 	.word	0x08007ae9
 8007a9c:	08007ae9 	.word	0x08007ae9
 8007aa0:	08007ae9 	.word	0x08007ae9
 8007aa4:	08007ae9 	.word	0x08007ae9
 8007aa8:	08007ae9 	.word	0x08007ae9
 8007aac:	08007ae9 	.word	0x08007ae9
 8007ab0:	08007ae9 	.word	0x08007ae9
 8007ab4:	08007ae9 	.word	0x08007ae9
 8007ab8:	08007ae9 	.word	0x08007ae9
 8007abc:	08007ae9 	.word	0x08007ae9
 8007ac0:	08007ae9 	.word	0x08007ae9
 8007ac4:	08007ae9 	.word	0x08007ae9
 8007ac8:	08007ae9 	.word	0x08007ae9
 8007acc:	08007ae9 	.word	0x08007ae9
 8007ad0:	08007ae9 	.word	0x08007ae9
 8007ad4:	08007ae9 	.word	0x08007ae9
 8007ad8:	08007ae9 	.word	0x08007ae9
 8007adc:	08007ae9 	.word	0x08007ae9
 8007ae0:	08007ae9 	.word	0x08007ae9
 8007ae4:	08007ae9 	.word	0x08007ae9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007ae8:	bf00      	nop
  }

  return (USBD_OK);
 8007aea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007b02:	6879      	ldr	r1, [r7, #4]
 8007b04:	4805      	ldr	r0, [pc, #20]	@ (8007b1c <CDC_Receive_FS+0x24>)
 8007b06:	f7fe fdb8 	bl	800667a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007b0a:	4804      	ldr	r0, [pc, #16]	@ (8007b1c <CDC_Receive_FS+0x24>)
 8007b0c:	f7fe fdfe 	bl	800670c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007b10:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3708      	adds	r7, #8
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	20000294 	.word	0x20000294

08007b20 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007b30:	4b0d      	ldr	r3, [pc, #52]	@ (8007b68 <CDC_Transmit_FS+0x48>)
 8007b32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007b36:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e00b      	b.n	8007b5e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007b46:	887b      	ldrh	r3, [r7, #2]
 8007b48:	461a      	mov	r2, r3
 8007b4a:	6879      	ldr	r1, [r7, #4]
 8007b4c:	4806      	ldr	r0, [pc, #24]	@ (8007b68 <CDC_Transmit_FS+0x48>)
 8007b4e:	f7fe fd76 	bl	800663e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007b52:	4805      	ldr	r0, [pc, #20]	@ (8007b68 <CDC_Transmit_FS+0x48>)
 8007b54:	f7fe fdaa 	bl	80066ac <USBD_CDC_TransmitPacket>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20000294 	.word	0x20000294

08007b6c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b087      	sub	sp, #28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	4613      	mov	r3, r2
 8007b78:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007b7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
	...

08007b90 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	4603      	mov	r3, r0
 8007b98:	6039      	str	r1, [r7, #0]
 8007b9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	2212      	movs	r2, #18
 8007ba0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8007ba2:	4b03      	ldr	r3, [pc, #12]	@ (8007bb0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr
 8007bb0:	20000150 	.word	0x20000150

08007bb4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	6039      	str	r1, [r7, #0]
 8007bbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	2204      	movs	r2, #4
 8007bc4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007bc6:	4b03      	ldr	r3, [pc, #12]	@ (8007bd4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr
 8007bd4:	20000164 	.word	0x20000164

08007bd8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	4603      	mov	r3, r0
 8007be0:	6039      	str	r1, [r7, #0]
 8007be2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007be4:	79fb      	ldrb	r3, [r7, #7]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d105      	bne.n	8007bf6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8007bea:	683a      	ldr	r2, [r7, #0]
 8007bec:	4907      	ldr	r1, [pc, #28]	@ (8007c0c <USBD_CDC_ProductStrDescriptor+0x34>)
 8007bee:	4808      	ldr	r0, [pc, #32]	@ (8007c10 <USBD_CDC_ProductStrDescriptor+0x38>)
 8007bf0:	f7ff fdf7 	bl	80077e2 <USBD_GetString>
 8007bf4:	e004      	b.n	8007c00 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	4904      	ldr	r1, [pc, #16]	@ (8007c0c <USBD_CDC_ProductStrDescriptor+0x34>)
 8007bfa:	4805      	ldr	r0, [pc, #20]	@ (8007c10 <USBD_CDC_ProductStrDescriptor+0x38>)
 8007bfc:	f7ff fdf1 	bl	80077e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c00:	4b02      	ldr	r3, [pc, #8]	@ (8007c0c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	20001564 	.word	0x20001564
 8007c10:	08008d6c 	.word	0x08008d6c

08007c14 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	6039      	str	r1, [r7, #0]
 8007c1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007c20:	683a      	ldr	r2, [r7, #0]
 8007c22:	4904      	ldr	r1, [pc, #16]	@ (8007c34 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8007c24:	4804      	ldr	r0, [pc, #16]	@ (8007c38 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8007c26:	f7ff fddc 	bl	80077e2 <USBD_GetString>
  return USBD_StrDesc;
 8007c2a:	4b02      	ldr	r3, [pc, #8]	@ (8007c34 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3708      	adds	r7, #8
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	20001564 	.word	0x20001564
 8007c38:	08008d84 	.word	0x08008d84

08007c3c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	4603      	mov	r3, r0
 8007c44:	6039      	str	r1, [r7, #0]
 8007c46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	221a      	movs	r2, #26
 8007c4c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007c4e:	f000 f843 	bl	8007cd8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8007c52:	4b02      	ldr	r3, [pc, #8]	@ (8007c5c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3708      	adds	r7, #8
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	20000168 	.word	0x20000168

08007c60 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	4603      	mov	r3, r0
 8007c68:	6039      	str	r1, [r7, #0]
 8007c6a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007c6c:	79fb      	ldrb	r3, [r7, #7]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d105      	bne.n	8007c7e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	4907      	ldr	r1, [pc, #28]	@ (8007c94 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8007c76:	4808      	ldr	r0, [pc, #32]	@ (8007c98 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8007c78:	f7ff fdb3 	bl	80077e2 <USBD_GetString>
 8007c7c:	e004      	b.n	8007c88 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8007c7e:	683a      	ldr	r2, [r7, #0]
 8007c80:	4904      	ldr	r1, [pc, #16]	@ (8007c94 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8007c82:	4805      	ldr	r0, [pc, #20]	@ (8007c98 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8007c84:	f7ff fdad 	bl	80077e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c88:	4b02      	ldr	r3, [pc, #8]	@ (8007c94 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20001564 	.word	0x20001564
 8007c98:	08008d98 	.word	0x08008d98

08007c9c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	6039      	str	r1, [r7, #0]
 8007ca6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007ca8:	79fb      	ldrb	r3, [r7, #7]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d105      	bne.n	8007cba <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8007cae:	683a      	ldr	r2, [r7, #0]
 8007cb0:	4907      	ldr	r1, [pc, #28]	@ (8007cd0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8007cb2:	4808      	ldr	r0, [pc, #32]	@ (8007cd4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8007cb4:	f7ff fd95 	bl	80077e2 <USBD_GetString>
 8007cb8:	e004      	b.n	8007cc4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	4904      	ldr	r1, [pc, #16]	@ (8007cd0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8007cbe:	4805      	ldr	r0, [pc, #20]	@ (8007cd4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8007cc0:	f7ff fd8f 	bl	80077e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007cc4:	4b02      	ldr	r3, [pc, #8]	@ (8007cd0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3708      	adds	r7, #8
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	20001564 	.word	0x20001564
 8007cd4:	08008da4 	.word	0x08008da4

08007cd8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007cde:	4b0f      	ldr	r3, [pc, #60]	@ (8007d1c <Get_SerialNum+0x44>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8007d20 <Get_SerialNum+0x48>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007cea:	4b0e      	ldr	r3, [pc, #56]	@ (8007d24 <Get_SerialNum+0x4c>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d009      	beq.n	8007d12 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007cfe:	2208      	movs	r2, #8
 8007d00:	4909      	ldr	r1, [pc, #36]	@ (8007d28 <Get_SerialNum+0x50>)
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	f000 f814 	bl	8007d30 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007d08:	2204      	movs	r2, #4
 8007d0a:	4908      	ldr	r1, [pc, #32]	@ (8007d2c <Get_SerialNum+0x54>)
 8007d0c:	68b8      	ldr	r0, [r7, #8]
 8007d0e:	f000 f80f 	bl	8007d30 <IntToUnicode>
  }
}
 8007d12:	bf00      	nop
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	1fff7590 	.word	0x1fff7590
 8007d20:	1fff7594 	.word	0x1fff7594
 8007d24:	1fff7598 	.word	0x1fff7598
 8007d28:	2000016a 	.word	0x2000016a
 8007d2c:	2000017a 	.word	0x2000017a

08007d30 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b087      	sub	sp, #28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007d42:	2300      	movs	r3, #0
 8007d44:	75fb      	strb	r3, [r7, #23]
 8007d46:	e027      	b.n	8007d98 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	0f1b      	lsrs	r3, r3, #28
 8007d4c:	2b09      	cmp	r3, #9
 8007d4e:	d80b      	bhi.n	8007d68 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	0f1b      	lsrs	r3, r3, #28
 8007d54:	b2da      	uxtb	r2, r3
 8007d56:	7dfb      	ldrb	r3, [r7, #23]
 8007d58:	005b      	lsls	r3, r3, #1
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	440b      	add	r3, r1
 8007d60:	3230      	adds	r2, #48	@ 0x30
 8007d62:	b2d2      	uxtb	r2, r2
 8007d64:	701a      	strb	r2, [r3, #0]
 8007d66:	e00a      	b.n	8007d7e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	0f1b      	lsrs	r3, r3, #28
 8007d6c:	b2da      	uxtb	r2, r3
 8007d6e:	7dfb      	ldrb	r3, [r7, #23]
 8007d70:	005b      	lsls	r3, r3, #1
 8007d72:	4619      	mov	r1, r3
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	440b      	add	r3, r1
 8007d78:	3237      	adds	r2, #55	@ 0x37
 8007d7a:	b2d2      	uxtb	r2, r2
 8007d7c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	011b      	lsls	r3, r3, #4
 8007d82:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007d84:	7dfb      	ldrb	r3, [r7, #23]
 8007d86:	005b      	lsls	r3, r3, #1
 8007d88:	3301      	adds	r3, #1
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	2200      	movs	r2, #0
 8007d90:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007d92:	7dfb      	ldrb	r3, [r7, #23]
 8007d94:	3301      	adds	r3, #1
 8007d96:	75fb      	strb	r3, [r7, #23]
 8007d98:	7dfa      	ldrb	r2, [r7, #23]
 8007d9a:	79fb      	ldrb	r3, [r7, #7]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d3d3      	bcc.n	8007d48 <IntToUnicode+0x18>
  }
}
 8007da0:	bf00      	nop
 8007da2:	bf00      	nop
 8007da4:	371c      	adds	r7, #28
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
	...

08007db0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b098      	sub	sp, #96	@ 0x60
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007db8:	f107 030c 	add.w	r3, r7, #12
 8007dbc:	2254      	movs	r2, #84	@ 0x54
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f000 fb2f 	bl	8008424 <memset>
  if(pcdHandle->Instance==USB)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a15      	ldr	r2, [pc, #84]	@ (8007e20 <HAL_PCD_MspInit+0x70>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d123      	bne.n	8007e18 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007dd0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007dd4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8007dd6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007dda:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007ddc:	f107 030c 	add.w	r3, r7, #12
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7fc f8b3 	bl	8003f4c <HAL_RCCEx_PeriphCLKConfig>
 8007de6:	4603      	mov	r3, r0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d001      	beq.n	8007df0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8007dec:	f7f8 fba2 	bl	8000534 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007df0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e24 <HAL_PCD_MspInit+0x74>)
 8007df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007df4:	4a0b      	ldr	r2, [pc, #44]	@ (8007e24 <HAL_PCD_MspInit+0x74>)
 8007df6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007dfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007dfc:	4b09      	ldr	r3, [pc, #36]	@ (8007e24 <HAL_PCD_MspInit+0x74>)
 8007dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e04:	60bb      	str	r3, [r7, #8]
 8007e06:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8007e08:	2200      	movs	r2, #0
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	2014      	movs	r0, #20
 8007e0e:	f7f8 fe40 	bl	8000a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8007e12:	2014      	movs	r0, #20
 8007e14:	f7f8 fe57 	bl	8000ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007e18:	bf00      	nop
 8007e1a:	3760      	adds	r7, #96	@ 0x60
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	40005c00 	.word	0x40005c00
 8007e24:	40021000 	.word	0x40021000

08007e28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4610      	mov	r0, r2
 8007e40:	f7fe fd30 	bl	80068a4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8007e44:	bf00      	nop
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	460b      	mov	r3, r1
 8007e56:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8007e5e:	78fa      	ldrb	r2, [r7, #3]
 8007e60:	6879      	ldr	r1, [r7, #4]
 8007e62:	4613      	mov	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	00db      	lsls	r3, r3, #3
 8007e6a:	440b      	add	r3, r1
 8007e6c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	78fb      	ldrb	r3, [r7, #3]
 8007e74:	4619      	mov	r1, r3
 8007e76:	f7fe fd6a 	bl	800694e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8007e7a:	bf00      	nop
 8007e7c:	3708      	adds	r7, #8
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b082      	sub	sp, #8
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8007e94:	78fa      	ldrb	r2, [r7, #3]
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	00db      	lsls	r3, r3, #3
 8007ea0:	440b      	add	r3, r1
 8007ea2:	3324      	adds	r3, #36	@ 0x24
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	78fb      	ldrb	r3, [r7, #3]
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	f7fe fdb3 	bl	8006a14 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8007eae:	bf00      	nop
 8007eb0:	3708      	adds	r7, #8
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b082      	sub	sp, #8
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7fe fec7 	bl	8006c58 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8007eca:	bf00      	nop
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b084      	sub	sp, #16
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007eda:	2301      	movs	r3, #1
 8007edc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	795b      	ldrb	r3, [r3, #5]
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	d001      	beq.n	8007eea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007ee6:	f7f8 fb25 	bl	8000534 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007ef0:	7bfa      	ldrb	r2, [r7, #15]
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f7fe fe71 	bl	8006bdc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7fe fe1d 	bl	8006b40 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8007f06:	bf00      	nop
 8007f08:	3710      	adds	r7, #16
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
	...

08007f10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b082      	sub	sp, #8
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fe fe6c 	bl	8006bfc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	7a5b      	ldrb	r3, [r3, #9]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d005      	beq.n	8007f38 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f2c:	4b04      	ldr	r3, [pc, #16]	@ (8007f40 <HAL_PCD_SuspendCallback+0x30>)
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	4a03      	ldr	r2, [pc, #12]	@ (8007f40 <HAL_PCD_SuspendCallback+0x30>)
 8007f32:	f043 0306 	orr.w	r3, r3, #6
 8007f36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8007f38:	bf00      	nop
 8007f3a:	3708      	adds	r7, #8
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	e000ed00 	.word	0xe000ed00

08007f44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b082      	sub	sp, #8
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	7a5b      	ldrb	r3, [r3, #9]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d007      	beq.n	8007f64 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f54:	4b08      	ldr	r3, [pc, #32]	@ (8007f78 <HAL_PCD_ResumeCallback+0x34>)
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	4a07      	ldr	r2, [pc, #28]	@ (8007f78 <HAL_PCD_ResumeCallback+0x34>)
 8007f5a:	f023 0306 	bic.w	r3, r3, #6
 8007f5e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007f60:	f000 f9f8 	bl	8008354 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7fe fe5c 	bl	8006c28 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8007f70:	bf00      	nop
 8007f72:	3708      	adds	r7, #8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	e000ed00 	.word	0xe000ed00

08007f7c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b082      	sub	sp, #8
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8007f84:	4a2b      	ldr	r2, [pc, #172]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a29      	ldr	r2, [pc, #164]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007f90:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8007f94:	4b27      	ldr	r3, [pc, #156]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007f96:	4a28      	ldr	r2, [pc, #160]	@ (8008038 <USBD_LL_Init+0xbc>)
 8007f98:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007f9a:	4b26      	ldr	r3, [pc, #152]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007f9c:	2208      	movs	r2, #8
 8007f9e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007fa0:	4b24      	ldr	r3, [pc, #144]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fa2:	2202      	movs	r2, #2
 8007fa4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007fa6:	4b23      	ldr	r3, [pc, #140]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fa8:	2202      	movs	r2, #2
 8007faa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8007fac:	4b21      	ldr	r3, [pc, #132]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fae:	2200      	movs	r2, #0
 8007fb0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007fb2:	4b20      	ldr	r3, [pc, #128]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fba:	2200      	movs	r2, #0
 8007fbc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007fc4:	481b      	ldr	r0, [pc, #108]	@ (8008034 <USBD_LL_Init+0xb8>)
 8007fc6:	f7f9 fccf 	bl	8001968 <HAL_PCD_Init>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d001      	beq.n	8007fd4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8007fd0:	f7f8 fab0 	bl	8000534 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007fda:	2318      	movs	r3, #24
 8007fdc:	2200      	movs	r2, #0
 8007fde:	2100      	movs	r1, #0
 8007fe0:	f7fb f99d 	bl	800331e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007fea:	2358      	movs	r3, #88	@ 0x58
 8007fec:	2200      	movs	r2, #0
 8007fee:	2180      	movs	r1, #128	@ 0x80
 8007ff0:	f7fb f995 	bl	800331e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007ffa:	23c0      	movs	r3, #192	@ 0xc0
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	2181      	movs	r1, #129	@ 0x81
 8008000:	f7fb f98d 	bl	800331e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800800a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800800e:	2200      	movs	r2, #0
 8008010:	2101      	movs	r1, #1
 8008012:	f7fb f984 	bl	800331e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800801c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008020:	2200      	movs	r2, #0
 8008022:	2182      	movs	r1, #130	@ 0x82
 8008024:	f7fb f97b 	bl	800331e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3708      	adds	r7, #8
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	20001764 	.word	0x20001764
 8008038:	40005c00 	.word	0x40005c00

0800803c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008052:	4618      	mov	r0, r3
 8008054:	f7f9 fd56 	bl	8001b04 <HAL_PCD_Start>
 8008058:	4603      	mov	r3, r0
 800805a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800805c:	7bfb      	ldrb	r3, [r7, #15]
 800805e:	4618      	mov	r0, r3
 8008060:	f000 f97e 	bl	8008360 <USBD_Get_USB_Status>
 8008064:	4603      	mov	r3, r0
 8008066:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008068:	7bbb      	ldrb	r3, [r7, #14]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b084      	sub	sp, #16
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
 800807a:	4608      	mov	r0, r1
 800807c:	4611      	mov	r1, r2
 800807e:	461a      	mov	r2, r3
 8008080:	4603      	mov	r3, r0
 8008082:	70fb      	strb	r3, [r7, #3]
 8008084:	460b      	mov	r3, r1
 8008086:	70bb      	strb	r3, [r7, #2]
 8008088:	4613      	mov	r3, r2
 800808a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800808c:	2300      	movs	r3, #0
 800808e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008090:	2300      	movs	r3, #0
 8008092:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800809a:	78bb      	ldrb	r3, [r7, #2]
 800809c:	883a      	ldrh	r2, [r7, #0]
 800809e:	78f9      	ldrb	r1, [r7, #3]
 80080a0:	f7f9 fe9d 	bl	8001dde <HAL_PCD_EP_Open>
 80080a4:	4603      	mov	r3, r0
 80080a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80080a8:	7bfb      	ldrb	r3, [r7, #15]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 f958 	bl	8008360 <USBD_Get_USB_Status>
 80080b0:	4603      	mov	r3, r0
 80080b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3710      	adds	r7, #16
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}

080080be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080be:	b580      	push	{r7, lr}
 80080c0:	b084      	sub	sp, #16
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
 80080c6:	460b      	mov	r3, r1
 80080c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080ca:	2300      	movs	r3, #0
 80080cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80080ce:	2300      	movs	r3, #0
 80080d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80080d8:	78fa      	ldrb	r2, [r7, #3]
 80080da:	4611      	mov	r1, r2
 80080dc:	4618      	mov	r0, r3
 80080de:	f7f9 fedd 	bl	8001e9c <HAL_PCD_EP_Close>
 80080e2:	4603      	mov	r3, r0
 80080e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80080e6:	7bfb      	ldrb	r3, [r7, #15]
 80080e8:	4618      	mov	r0, r3
 80080ea:	f000 f939 	bl	8008360 <USBD_Get_USB_Status>
 80080ee:	4603      	mov	r3, r0
 80080f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	460b      	mov	r3, r1
 8008106:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800810c:	2300      	movs	r3, #0
 800810e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008116:	78fa      	ldrb	r2, [r7, #3]
 8008118:	4611      	mov	r1, r2
 800811a:	4618      	mov	r0, r3
 800811c:	f7f9 ff86 	bl	800202c <HAL_PCD_EP_SetStall>
 8008120:	4603      	mov	r3, r0
 8008122:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008124:	7bfb      	ldrb	r3, [r7, #15]
 8008126:	4618      	mov	r0, r3
 8008128:	f000 f91a 	bl	8008360 <USBD_Get_USB_Status>
 800812c:	4603      	mov	r3, r0
 800812e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008130:	7bbb      	ldrb	r3, [r7, #14]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
 8008142:	460b      	mov	r3, r1
 8008144:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008154:	78fa      	ldrb	r2, [r7, #3]
 8008156:	4611      	mov	r1, r2
 8008158:	4618      	mov	r0, r3
 800815a:	f7f9 ffb9 	bl	80020d0 <HAL_PCD_EP_ClrStall>
 800815e:	4603      	mov	r3, r0
 8008160:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008162:	7bfb      	ldrb	r3, [r7, #15]
 8008164:	4618      	mov	r0, r3
 8008166:	f000 f8fb 	bl	8008360 <USBD_Get_USB_Status>
 800816a:	4603      	mov	r3, r0
 800816c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800816e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008178:	b480      	push	{r7}
 800817a:	b085      	sub	sp, #20
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	460b      	mov	r3, r1
 8008182:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800818a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800818c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008190:	2b00      	cmp	r3, #0
 8008192:	da0b      	bge.n	80081ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008194:	78fb      	ldrb	r3, [r7, #3]
 8008196:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800819a:	68f9      	ldr	r1, [r7, #12]
 800819c:	4613      	mov	r3, r2
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	4413      	add	r3, r2
 80081a2:	00db      	lsls	r3, r3, #3
 80081a4:	440b      	add	r3, r1
 80081a6:	3312      	adds	r3, #18
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	e00b      	b.n	80081c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80081ac:	78fb      	ldrb	r3, [r7, #3]
 80081ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081b2:	68f9      	ldr	r1, [r7, #12]
 80081b4:	4613      	mov	r3, r2
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	4413      	add	r3, r2
 80081ba:	00db      	lsls	r3, r3, #3
 80081bc:	440b      	add	r3, r1
 80081be:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80081c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3714      	adds	r7, #20
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	460b      	mov	r3, r1
 80081da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081dc:	2300      	movs	r3, #0
 80081de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081e0:	2300      	movs	r3, #0
 80081e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80081ea:	78fa      	ldrb	r2, [r7, #3]
 80081ec:	4611      	mov	r1, r2
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7f9 fdd1 	bl	8001d96 <HAL_PCD_SetAddress>
 80081f4:	4603      	mov	r3, r0
 80081f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081f8:	7bfb      	ldrb	r3, [r7, #15]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 f8b0 	bl	8008360 <USBD_Get_USB_Status>
 8008200:	4603      	mov	r3, r0
 8008202:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008204:	7bbb      	ldrb	r3, [r7, #14]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b086      	sub	sp, #24
 8008212:	af00      	add	r7, sp, #0
 8008214:	60f8      	str	r0, [r7, #12]
 8008216:	607a      	str	r2, [r7, #4]
 8008218:	603b      	str	r3, [r7, #0]
 800821a:	460b      	mov	r3, r1
 800821c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800821e:	2300      	movs	r3, #0
 8008220:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800822c:	7af9      	ldrb	r1, [r7, #11]
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	f7f9 fec4 	bl	8001fbe <HAL_PCD_EP_Transmit>
 8008236:	4603      	mov	r3, r0
 8008238:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800823a:	7dfb      	ldrb	r3, [r7, #23]
 800823c:	4618      	mov	r0, r3
 800823e:	f000 f88f 	bl	8008360 <USBD_Get_USB_Status>
 8008242:	4603      	mov	r3, r0
 8008244:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008246:	7dbb      	ldrb	r3, [r7, #22]
}
 8008248:	4618      	mov	r0, r3
 800824a:	3718      	adds	r7, #24
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b086      	sub	sp, #24
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	607a      	str	r2, [r7, #4]
 800825a:	603b      	str	r3, [r7, #0]
 800825c:	460b      	mov	r3, r1
 800825e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008264:	2300      	movs	r3, #0
 8008266:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800826e:	7af9      	ldrb	r1, [r7, #11]
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	f7f9 fe5a 	bl	8001f2c <HAL_PCD_EP_Receive>
 8008278:	4603      	mov	r3, r0
 800827a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800827c:	7dfb      	ldrb	r3, [r7, #23]
 800827e:	4618      	mov	r0, r3
 8008280:	f000 f86e 	bl	8008360 <USBD_Get_USB_Status>
 8008284:	4603      	mov	r3, r0
 8008286:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008288:	7dbb      	ldrb	r3, [r7, #22]
}
 800828a:	4618      	mov	r0, r3
 800828c:	3718      	adds	r7, #24
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b082      	sub	sp, #8
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
 800829a:	460b      	mov	r3, r1
 800829c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80082a4:	78fa      	ldrb	r2, [r7, #3]
 80082a6:	4611      	mov	r1, r2
 80082a8:	4618      	mov	r0, r3
 80082aa:	f7f9 fe70 	bl	8001f8e <HAL_PCD_EP_GetRxCount>
 80082ae:	4603      	mov	r3, r0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3708      	adds	r7, #8
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b082      	sub	sp, #8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	460b      	mov	r3, r1
 80082c2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80082c4:	78fb      	ldrb	r3, [r7, #3]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d002      	beq.n	80082d0 <HAL_PCDEx_LPM_Callback+0x18>
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d013      	beq.n	80082f6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80082ce:	e023      	b.n	8008318 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	7a5b      	ldrb	r3, [r3, #9]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d007      	beq.n	80082e8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80082d8:	f000 f83c 	bl	8008354 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80082dc:	4b10      	ldr	r3, [pc, #64]	@ (8008320 <HAL_PCDEx_LPM_Callback+0x68>)
 80082de:	691b      	ldr	r3, [r3, #16]
 80082e0:	4a0f      	ldr	r2, [pc, #60]	@ (8008320 <HAL_PCDEx_LPM_Callback+0x68>)
 80082e2:	f023 0306 	bic.w	r3, r3, #6
 80082e6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80082ee:	4618      	mov	r0, r3
 80082f0:	f7fe fc9a 	bl	8006c28 <USBD_LL_Resume>
    break;
 80082f4:	e010      	b.n	8008318 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7fe fc7d 	bl	8006bfc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	7a5b      	ldrb	r3, [r3, #9]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d005      	beq.n	8008316 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800830a:	4b05      	ldr	r3, [pc, #20]	@ (8008320 <HAL_PCDEx_LPM_Callback+0x68>)
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	4a04      	ldr	r2, [pc, #16]	@ (8008320 <HAL_PCDEx_LPM_Callback+0x68>)
 8008310:	f043 0306 	orr.w	r3, r3, #6
 8008314:	6113      	str	r3, [r2, #16]
    break;
 8008316:	bf00      	nop
}
 8008318:	bf00      	nop
 800831a:	3708      	adds	r7, #8
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	e000ed00 	.word	0xe000ed00

08008324 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800832c:	4b03      	ldr	r3, [pc, #12]	@ (800833c <USBD_static_malloc+0x18>)
}
 800832e:	4618      	mov	r0, r3
 8008330:	370c      	adds	r7, #12
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	20001a40 	.word	0x20001a40

08008340 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]

}
 8008348:	bf00      	nop
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8008358:	f7f8 f820 	bl	800039c <SystemClock_Config>
}
 800835c:	bf00      	nop
 800835e:	bd80      	pop	{r7, pc}

08008360 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	4603      	mov	r3, r0
 8008368:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800836a:	2300      	movs	r3, #0
 800836c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800836e:	79fb      	ldrb	r3, [r7, #7]
 8008370:	2b03      	cmp	r3, #3
 8008372:	d817      	bhi.n	80083a4 <USBD_Get_USB_Status+0x44>
 8008374:	a201      	add	r2, pc, #4	@ (adr r2, 800837c <USBD_Get_USB_Status+0x1c>)
 8008376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800837a:	bf00      	nop
 800837c:	0800838d 	.word	0x0800838d
 8008380:	08008393 	.word	0x08008393
 8008384:	08008399 	.word	0x08008399
 8008388:	0800839f 	.word	0x0800839f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	73fb      	strb	r3, [r7, #15]
    break;
 8008390:	e00b      	b.n	80083aa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008392:	2303      	movs	r3, #3
 8008394:	73fb      	strb	r3, [r7, #15]
    break;
 8008396:	e008      	b.n	80083aa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008398:	2301      	movs	r3, #1
 800839a:	73fb      	strb	r3, [r7, #15]
    break;
 800839c:	e005      	b.n	80083aa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800839e:	2303      	movs	r3, #3
 80083a0:	73fb      	strb	r3, [r7, #15]
    break;
 80083a2:	e002      	b.n	80083aa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80083a4:	2303      	movs	r3, #3
 80083a6:	73fb      	strb	r3, [r7, #15]
    break;
 80083a8:	bf00      	nop
  }
  return usb_status;
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3714      	adds	r7, #20
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <sniprintf>:
 80083b8:	b40c      	push	{r2, r3}
 80083ba:	b530      	push	{r4, r5, lr}
 80083bc:	4b18      	ldr	r3, [pc, #96]	@ (8008420 <sniprintf+0x68>)
 80083be:	1e0c      	subs	r4, r1, #0
 80083c0:	681d      	ldr	r5, [r3, #0]
 80083c2:	b09d      	sub	sp, #116	@ 0x74
 80083c4:	da08      	bge.n	80083d8 <sniprintf+0x20>
 80083c6:	238b      	movs	r3, #139	@ 0x8b
 80083c8:	602b      	str	r3, [r5, #0]
 80083ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083ce:	b01d      	add	sp, #116	@ 0x74
 80083d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083d4:	b002      	add	sp, #8
 80083d6:	4770      	bx	lr
 80083d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80083dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80083e0:	f04f 0300 	mov.w	r3, #0
 80083e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80083e6:	bf14      	ite	ne
 80083e8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80083ec:	4623      	moveq	r3, r4
 80083ee:	9304      	str	r3, [sp, #16]
 80083f0:	9307      	str	r3, [sp, #28]
 80083f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80083f6:	9002      	str	r0, [sp, #8]
 80083f8:	9006      	str	r0, [sp, #24]
 80083fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80083fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008400:	ab21      	add	r3, sp, #132	@ 0x84
 8008402:	a902      	add	r1, sp, #8
 8008404:	4628      	mov	r0, r5
 8008406:	9301      	str	r3, [sp, #4]
 8008408:	f000 f89c 	bl	8008544 <_svfiprintf_r>
 800840c:	1c43      	adds	r3, r0, #1
 800840e:	bfbc      	itt	lt
 8008410:	238b      	movlt	r3, #139	@ 0x8b
 8008412:	602b      	strlt	r3, [r5, #0]
 8008414:	2c00      	cmp	r4, #0
 8008416:	d0da      	beq.n	80083ce <sniprintf+0x16>
 8008418:	9b02      	ldr	r3, [sp, #8]
 800841a:	2200      	movs	r2, #0
 800841c:	701a      	strb	r2, [r3, #0]
 800841e:	e7d6      	b.n	80083ce <sniprintf+0x16>
 8008420:	20000184 	.word	0x20000184

08008424 <memset>:
 8008424:	4402      	add	r2, r0
 8008426:	4603      	mov	r3, r0
 8008428:	4293      	cmp	r3, r2
 800842a:	d100      	bne.n	800842e <memset+0xa>
 800842c:	4770      	bx	lr
 800842e:	f803 1b01 	strb.w	r1, [r3], #1
 8008432:	e7f9      	b.n	8008428 <memset+0x4>

08008434 <__errno>:
 8008434:	4b01      	ldr	r3, [pc, #4]	@ (800843c <__errno+0x8>)
 8008436:	6818      	ldr	r0, [r3, #0]
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	20000184 	.word	0x20000184

08008440 <__libc_init_array>:
 8008440:	b570      	push	{r4, r5, r6, lr}
 8008442:	4d0d      	ldr	r5, [pc, #52]	@ (8008478 <__libc_init_array+0x38>)
 8008444:	4c0d      	ldr	r4, [pc, #52]	@ (800847c <__libc_init_array+0x3c>)
 8008446:	1b64      	subs	r4, r4, r5
 8008448:	10a4      	asrs	r4, r4, #2
 800844a:	2600      	movs	r6, #0
 800844c:	42a6      	cmp	r6, r4
 800844e:	d109      	bne.n	8008464 <__libc_init_array+0x24>
 8008450:	4d0b      	ldr	r5, [pc, #44]	@ (8008480 <__libc_init_array+0x40>)
 8008452:	4c0c      	ldr	r4, [pc, #48]	@ (8008484 <__libc_init_array+0x44>)
 8008454:	f000 fc64 	bl	8008d20 <_init>
 8008458:	1b64      	subs	r4, r4, r5
 800845a:	10a4      	asrs	r4, r4, #2
 800845c:	2600      	movs	r6, #0
 800845e:	42a6      	cmp	r6, r4
 8008460:	d105      	bne.n	800846e <__libc_init_array+0x2e>
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	f855 3b04 	ldr.w	r3, [r5], #4
 8008468:	4798      	blx	r3
 800846a:	3601      	adds	r6, #1
 800846c:	e7ee      	b.n	800844c <__libc_init_array+0xc>
 800846e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008472:	4798      	blx	r3
 8008474:	3601      	adds	r6, #1
 8008476:	e7f2      	b.n	800845e <__libc_init_array+0x1e>
 8008478:	08008e10 	.word	0x08008e10
 800847c:	08008e10 	.word	0x08008e10
 8008480:	08008e10 	.word	0x08008e10
 8008484:	08008e14 	.word	0x08008e14

08008488 <__retarget_lock_acquire_recursive>:
 8008488:	4770      	bx	lr

0800848a <__retarget_lock_release_recursive>:
 800848a:	4770      	bx	lr

0800848c <__ssputs_r>:
 800848c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	688e      	ldr	r6, [r1, #8]
 8008492:	461f      	mov	r7, r3
 8008494:	42be      	cmp	r6, r7
 8008496:	680b      	ldr	r3, [r1, #0]
 8008498:	4682      	mov	sl, r0
 800849a:	460c      	mov	r4, r1
 800849c:	4690      	mov	r8, r2
 800849e:	d82d      	bhi.n	80084fc <__ssputs_r+0x70>
 80084a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80084a8:	d026      	beq.n	80084f8 <__ssputs_r+0x6c>
 80084aa:	6965      	ldr	r5, [r4, #20]
 80084ac:	6909      	ldr	r1, [r1, #16]
 80084ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084b2:	eba3 0901 	sub.w	r9, r3, r1
 80084b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084ba:	1c7b      	adds	r3, r7, #1
 80084bc:	444b      	add	r3, r9
 80084be:	106d      	asrs	r5, r5, #1
 80084c0:	429d      	cmp	r5, r3
 80084c2:	bf38      	it	cc
 80084c4:	461d      	movcc	r5, r3
 80084c6:	0553      	lsls	r3, r2, #21
 80084c8:	d527      	bpl.n	800851a <__ssputs_r+0x8e>
 80084ca:	4629      	mov	r1, r5
 80084cc:	f000 f958 	bl	8008780 <_malloc_r>
 80084d0:	4606      	mov	r6, r0
 80084d2:	b360      	cbz	r0, 800852e <__ssputs_r+0xa2>
 80084d4:	6921      	ldr	r1, [r4, #16]
 80084d6:	464a      	mov	r2, r9
 80084d8:	f000 fbc2 	bl	8008c60 <memcpy>
 80084dc:	89a3      	ldrh	r3, [r4, #12]
 80084de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084e6:	81a3      	strh	r3, [r4, #12]
 80084e8:	6126      	str	r6, [r4, #16]
 80084ea:	6165      	str	r5, [r4, #20]
 80084ec:	444e      	add	r6, r9
 80084ee:	eba5 0509 	sub.w	r5, r5, r9
 80084f2:	6026      	str	r6, [r4, #0]
 80084f4:	60a5      	str	r5, [r4, #8]
 80084f6:	463e      	mov	r6, r7
 80084f8:	42be      	cmp	r6, r7
 80084fa:	d900      	bls.n	80084fe <__ssputs_r+0x72>
 80084fc:	463e      	mov	r6, r7
 80084fe:	6820      	ldr	r0, [r4, #0]
 8008500:	4632      	mov	r2, r6
 8008502:	4641      	mov	r1, r8
 8008504:	f000 fb82 	bl	8008c0c <memmove>
 8008508:	68a3      	ldr	r3, [r4, #8]
 800850a:	1b9b      	subs	r3, r3, r6
 800850c:	60a3      	str	r3, [r4, #8]
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	4433      	add	r3, r6
 8008512:	6023      	str	r3, [r4, #0]
 8008514:	2000      	movs	r0, #0
 8008516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800851a:	462a      	mov	r2, r5
 800851c:	f000 fb48 	bl	8008bb0 <_realloc_r>
 8008520:	4606      	mov	r6, r0
 8008522:	2800      	cmp	r0, #0
 8008524:	d1e0      	bne.n	80084e8 <__ssputs_r+0x5c>
 8008526:	6921      	ldr	r1, [r4, #16]
 8008528:	4650      	mov	r0, sl
 800852a:	f000 fba7 	bl	8008c7c <_free_r>
 800852e:	230c      	movs	r3, #12
 8008530:	f8ca 3000 	str.w	r3, [sl]
 8008534:	89a3      	ldrh	r3, [r4, #12]
 8008536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800853a:	81a3      	strh	r3, [r4, #12]
 800853c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008540:	e7e9      	b.n	8008516 <__ssputs_r+0x8a>
	...

08008544 <_svfiprintf_r>:
 8008544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008548:	4698      	mov	r8, r3
 800854a:	898b      	ldrh	r3, [r1, #12]
 800854c:	061b      	lsls	r3, r3, #24
 800854e:	b09d      	sub	sp, #116	@ 0x74
 8008550:	4607      	mov	r7, r0
 8008552:	460d      	mov	r5, r1
 8008554:	4614      	mov	r4, r2
 8008556:	d510      	bpl.n	800857a <_svfiprintf_r+0x36>
 8008558:	690b      	ldr	r3, [r1, #16]
 800855a:	b973      	cbnz	r3, 800857a <_svfiprintf_r+0x36>
 800855c:	2140      	movs	r1, #64	@ 0x40
 800855e:	f000 f90f 	bl	8008780 <_malloc_r>
 8008562:	6028      	str	r0, [r5, #0]
 8008564:	6128      	str	r0, [r5, #16]
 8008566:	b930      	cbnz	r0, 8008576 <_svfiprintf_r+0x32>
 8008568:	230c      	movs	r3, #12
 800856a:	603b      	str	r3, [r7, #0]
 800856c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008570:	b01d      	add	sp, #116	@ 0x74
 8008572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008576:	2340      	movs	r3, #64	@ 0x40
 8008578:	616b      	str	r3, [r5, #20]
 800857a:	2300      	movs	r3, #0
 800857c:	9309      	str	r3, [sp, #36]	@ 0x24
 800857e:	2320      	movs	r3, #32
 8008580:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008584:	f8cd 800c 	str.w	r8, [sp, #12]
 8008588:	2330      	movs	r3, #48	@ 0x30
 800858a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008728 <_svfiprintf_r+0x1e4>
 800858e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008592:	f04f 0901 	mov.w	r9, #1
 8008596:	4623      	mov	r3, r4
 8008598:	469a      	mov	sl, r3
 800859a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800859e:	b10a      	cbz	r2, 80085a4 <_svfiprintf_r+0x60>
 80085a0:	2a25      	cmp	r2, #37	@ 0x25
 80085a2:	d1f9      	bne.n	8008598 <_svfiprintf_r+0x54>
 80085a4:	ebba 0b04 	subs.w	fp, sl, r4
 80085a8:	d00b      	beq.n	80085c2 <_svfiprintf_r+0x7e>
 80085aa:	465b      	mov	r3, fp
 80085ac:	4622      	mov	r2, r4
 80085ae:	4629      	mov	r1, r5
 80085b0:	4638      	mov	r0, r7
 80085b2:	f7ff ff6b 	bl	800848c <__ssputs_r>
 80085b6:	3001      	adds	r0, #1
 80085b8:	f000 80a7 	beq.w	800870a <_svfiprintf_r+0x1c6>
 80085bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085be:	445a      	add	r2, fp
 80085c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80085c2:	f89a 3000 	ldrb.w	r3, [sl]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f000 809f 	beq.w	800870a <_svfiprintf_r+0x1c6>
 80085cc:	2300      	movs	r3, #0
 80085ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80085d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085d6:	f10a 0a01 	add.w	sl, sl, #1
 80085da:	9304      	str	r3, [sp, #16]
 80085dc:	9307      	str	r3, [sp, #28]
 80085de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80085e4:	4654      	mov	r4, sl
 80085e6:	2205      	movs	r2, #5
 80085e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ec:	484e      	ldr	r0, [pc, #312]	@ (8008728 <_svfiprintf_r+0x1e4>)
 80085ee:	f7f7 fe17 	bl	8000220 <memchr>
 80085f2:	9a04      	ldr	r2, [sp, #16]
 80085f4:	b9d8      	cbnz	r0, 800862e <_svfiprintf_r+0xea>
 80085f6:	06d0      	lsls	r0, r2, #27
 80085f8:	bf44      	itt	mi
 80085fa:	2320      	movmi	r3, #32
 80085fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008600:	0711      	lsls	r1, r2, #28
 8008602:	bf44      	itt	mi
 8008604:	232b      	movmi	r3, #43	@ 0x2b
 8008606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800860a:	f89a 3000 	ldrb.w	r3, [sl]
 800860e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008610:	d015      	beq.n	800863e <_svfiprintf_r+0xfa>
 8008612:	9a07      	ldr	r2, [sp, #28]
 8008614:	4654      	mov	r4, sl
 8008616:	2000      	movs	r0, #0
 8008618:	f04f 0c0a 	mov.w	ip, #10
 800861c:	4621      	mov	r1, r4
 800861e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008622:	3b30      	subs	r3, #48	@ 0x30
 8008624:	2b09      	cmp	r3, #9
 8008626:	d94b      	bls.n	80086c0 <_svfiprintf_r+0x17c>
 8008628:	b1b0      	cbz	r0, 8008658 <_svfiprintf_r+0x114>
 800862a:	9207      	str	r2, [sp, #28]
 800862c:	e014      	b.n	8008658 <_svfiprintf_r+0x114>
 800862e:	eba0 0308 	sub.w	r3, r0, r8
 8008632:	fa09 f303 	lsl.w	r3, r9, r3
 8008636:	4313      	orrs	r3, r2
 8008638:	9304      	str	r3, [sp, #16]
 800863a:	46a2      	mov	sl, r4
 800863c:	e7d2      	b.n	80085e4 <_svfiprintf_r+0xa0>
 800863e:	9b03      	ldr	r3, [sp, #12]
 8008640:	1d19      	adds	r1, r3, #4
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	9103      	str	r1, [sp, #12]
 8008646:	2b00      	cmp	r3, #0
 8008648:	bfbb      	ittet	lt
 800864a:	425b      	neglt	r3, r3
 800864c:	f042 0202 	orrlt.w	r2, r2, #2
 8008650:	9307      	strge	r3, [sp, #28]
 8008652:	9307      	strlt	r3, [sp, #28]
 8008654:	bfb8      	it	lt
 8008656:	9204      	strlt	r2, [sp, #16]
 8008658:	7823      	ldrb	r3, [r4, #0]
 800865a:	2b2e      	cmp	r3, #46	@ 0x2e
 800865c:	d10a      	bne.n	8008674 <_svfiprintf_r+0x130>
 800865e:	7863      	ldrb	r3, [r4, #1]
 8008660:	2b2a      	cmp	r3, #42	@ 0x2a
 8008662:	d132      	bne.n	80086ca <_svfiprintf_r+0x186>
 8008664:	9b03      	ldr	r3, [sp, #12]
 8008666:	1d1a      	adds	r2, r3, #4
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	9203      	str	r2, [sp, #12]
 800866c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008670:	3402      	adds	r4, #2
 8008672:	9305      	str	r3, [sp, #20]
 8008674:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008738 <_svfiprintf_r+0x1f4>
 8008678:	7821      	ldrb	r1, [r4, #0]
 800867a:	2203      	movs	r2, #3
 800867c:	4650      	mov	r0, sl
 800867e:	f7f7 fdcf 	bl	8000220 <memchr>
 8008682:	b138      	cbz	r0, 8008694 <_svfiprintf_r+0x150>
 8008684:	9b04      	ldr	r3, [sp, #16]
 8008686:	eba0 000a 	sub.w	r0, r0, sl
 800868a:	2240      	movs	r2, #64	@ 0x40
 800868c:	4082      	lsls	r2, r0
 800868e:	4313      	orrs	r3, r2
 8008690:	3401      	adds	r4, #1
 8008692:	9304      	str	r3, [sp, #16]
 8008694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008698:	4824      	ldr	r0, [pc, #144]	@ (800872c <_svfiprintf_r+0x1e8>)
 800869a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800869e:	2206      	movs	r2, #6
 80086a0:	f7f7 fdbe 	bl	8000220 <memchr>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d036      	beq.n	8008716 <_svfiprintf_r+0x1d2>
 80086a8:	4b21      	ldr	r3, [pc, #132]	@ (8008730 <_svfiprintf_r+0x1ec>)
 80086aa:	bb1b      	cbnz	r3, 80086f4 <_svfiprintf_r+0x1b0>
 80086ac:	9b03      	ldr	r3, [sp, #12]
 80086ae:	3307      	adds	r3, #7
 80086b0:	f023 0307 	bic.w	r3, r3, #7
 80086b4:	3308      	adds	r3, #8
 80086b6:	9303      	str	r3, [sp, #12]
 80086b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ba:	4433      	add	r3, r6
 80086bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80086be:	e76a      	b.n	8008596 <_svfiprintf_r+0x52>
 80086c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80086c4:	460c      	mov	r4, r1
 80086c6:	2001      	movs	r0, #1
 80086c8:	e7a8      	b.n	800861c <_svfiprintf_r+0xd8>
 80086ca:	2300      	movs	r3, #0
 80086cc:	3401      	adds	r4, #1
 80086ce:	9305      	str	r3, [sp, #20]
 80086d0:	4619      	mov	r1, r3
 80086d2:	f04f 0c0a 	mov.w	ip, #10
 80086d6:	4620      	mov	r0, r4
 80086d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086dc:	3a30      	subs	r2, #48	@ 0x30
 80086de:	2a09      	cmp	r2, #9
 80086e0:	d903      	bls.n	80086ea <_svfiprintf_r+0x1a6>
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0c6      	beq.n	8008674 <_svfiprintf_r+0x130>
 80086e6:	9105      	str	r1, [sp, #20]
 80086e8:	e7c4      	b.n	8008674 <_svfiprintf_r+0x130>
 80086ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ee:	4604      	mov	r4, r0
 80086f0:	2301      	movs	r3, #1
 80086f2:	e7f0      	b.n	80086d6 <_svfiprintf_r+0x192>
 80086f4:	ab03      	add	r3, sp, #12
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	462a      	mov	r2, r5
 80086fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008734 <_svfiprintf_r+0x1f0>)
 80086fc:	a904      	add	r1, sp, #16
 80086fe:	4638      	mov	r0, r7
 8008700:	f3af 8000 	nop.w
 8008704:	1c42      	adds	r2, r0, #1
 8008706:	4606      	mov	r6, r0
 8008708:	d1d6      	bne.n	80086b8 <_svfiprintf_r+0x174>
 800870a:	89ab      	ldrh	r3, [r5, #12]
 800870c:	065b      	lsls	r3, r3, #25
 800870e:	f53f af2d 	bmi.w	800856c <_svfiprintf_r+0x28>
 8008712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008714:	e72c      	b.n	8008570 <_svfiprintf_r+0x2c>
 8008716:	ab03      	add	r3, sp, #12
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	462a      	mov	r2, r5
 800871c:	4b05      	ldr	r3, [pc, #20]	@ (8008734 <_svfiprintf_r+0x1f0>)
 800871e:	a904      	add	r1, sp, #16
 8008720:	4638      	mov	r0, r7
 8008722:	f000 f91b 	bl	800895c <_printf_i>
 8008726:	e7ed      	b.n	8008704 <_svfiprintf_r+0x1c0>
 8008728:	08008dd4 	.word	0x08008dd4
 800872c:	08008dde 	.word	0x08008dde
 8008730:	00000000 	.word	0x00000000
 8008734:	0800848d 	.word	0x0800848d
 8008738:	08008dda 	.word	0x08008dda

0800873c <sbrk_aligned>:
 800873c:	b570      	push	{r4, r5, r6, lr}
 800873e:	4e0f      	ldr	r6, [pc, #60]	@ (800877c <sbrk_aligned+0x40>)
 8008740:	460c      	mov	r4, r1
 8008742:	6831      	ldr	r1, [r6, #0]
 8008744:	4605      	mov	r5, r0
 8008746:	b911      	cbnz	r1, 800874e <sbrk_aligned+0x12>
 8008748:	f000 fa7a 	bl	8008c40 <_sbrk_r>
 800874c:	6030      	str	r0, [r6, #0]
 800874e:	4621      	mov	r1, r4
 8008750:	4628      	mov	r0, r5
 8008752:	f000 fa75 	bl	8008c40 <_sbrk_r>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	d103      	bne.n	8008762 <sbrk_aligned+0x26>
 800875a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800875e:	4620      	mov	r0, r4
 8008760:	bd70      	pop	{r4, r5, r6, pc}
 8008762:	1cc4      	adds	r4, r0, #3
 8008764:	f024 0403 	bic.w	r4, r4, #3
 8008768:	42a0      	cmp	r0, r4
 800876a:	d0f8      	beq.n	800875e <sbrk_aligned+0x22>
 800876c:	1a21      	subs	r1, r4, r0
 800876e:	4628      	mov	r0, r5
 8008770:	f000 fa66 	bl	8008c40 <_sbrk_r>
 8008774:	3001      	adds	r0, #1
 8008776:	d1f2      	bne.n	800875e <sbrk_aligned+0x22>
 8008778:	e7ef      	b.n	800875a <sbrk_aligned+0x1e>
 800877a:	bf00      	nop
 800877c:	20001d9c 	.word	0x20001d9c

08008780 <_malloc_r>:
 8008780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008784:	1ccd      	adds	r5, r1, #3
 8008786:	f025 0503 	bic.w	r5, r5, #3
 800878a:	3508      	adds	r5, #8
 800878c:	2d0c      	cmp	r5, #12
 800878e:	bf38      	it	cc
 8008790:	250c      	movcc	r5, #12
 8008792:	2d00      	cmp	r5, #0
 8008794:	4606      	mov	r6, r0
 8008796:	db01      	blt.n	800879c <_malloc_r+0x1c>
 8008798:	42a9      	cmp	r1, r5
 800879a:	d904      	bls.n	80087a6 <_malloc_r+0x26>
 800879c:	230c      	movs	r3, #12
 800879e:	6033      	str	r3, [r6, #0]
 80087a0:	2000      	movs	r0, #0
 80087a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800887c <_malloc_r+0xfc>
 80087aa:	f000 f9f5 	bl	8008b98 <__malloc_lock>
 80087ae:	f8d8 3000 	ldr.w	r3, [r8]
 80087b2:	461c      	mov	r4, r3
 80087b4:	bb44      	cbnz	r4, 8008808 <_malloc_r+0x88>
 80087b6:	4629      	mov	r1, r5
 80087b8:	4630      	mov	r0, r6
 80087ba:	f7ff ffbf 	bl	800873c <sbrk_aligned>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	4604      	mov	r4, r0
 80087c2:	d158      	bne.n	8008876 <_malloc_r+0xf6>
 80087c4:	f8d8 4000 	ldr.w	r4, [r8]
 80087c8:	4627      	mov	r7, r4
 80087ca:	2f00      	cmp	r7, #0
 80087cc:	d143      	bne.n	8008856 <_malloc_r+0xd6>
 80087ce:	2c00      	cmp	r4, #0
 80087d0:	d04b      	beq.n	800886a <_malloc_r+0xea>
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	4639      	mov	r1, r7
 80087d6:	4630      	mov	r0, r6
 80087d8:	eb04 0903 	add.w	r9, r4, r3
 80087dc:	f000 fa30 	bl	8008c40 <_sbrk_r>
 80087e0:	4581      	cmp	r9, r0
 80087e2:	d142      	bne.n	800886a <_malloc_r+0xea>
 80087e4:	6821      	ldr	r1, [r4, #0]
 80087e6:	1a6d      	subs	r5, r5, r1
 80087e8:	4629      	mov	r1, r5
 80087ea:	4630      	mov	r0, r6
 80087ec:	f7ff ffa6 	bl	800873c <sbrk_aligned>
 80087f0:	3001      	adds	r0, #1
 80087f2:	d03a      	beq.n	800886a <_malloc_r+0xea>
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	442b      	add	r3, r5
 80087f8:	6023      	str	r3, [r4, #0]
 80087fa:	f8d8 3000 	ldr.w	r3, [r8]
 80087fe:	685a      	ldr	r2, [r3, #4]
 8008800:	bb62      	cbnz	r2, 800885c <_malloc_r+0xdc>
 8008802:	f8c8 7000 	str.w	r7, [r8]
 8008806:	e00f      	b.n	8008828 <_malloc_r+0xa8>
 8008808:	6822      	ldr	r2, [r4, #0]
 800880a:	1b52      	subs	r2, r2, r5
 800880c:	d420      	bmi.n	8008850 <_malloc_r+0xd0>
 800880e:	2a0b      	cmp	r2, #11
 8008810:	d917      	bls.n	8008842 <_malloc_r+0xc2>
 8008812:	1961      	adds	r1, r4, r5
 8008814:	42a3      	cmp	r3, r4
 8008816:	6025      	str	r5, [r4, #0]
 8008818:	bf18      	it	ne
 800881a:	6059      	strne	r1, [r3, #4]
 800881c:	6863      	ldr	r3, [r4, #4]
 800881e:	bf08      	it	eq
 8008820:	f8c8 1000 	streq.w	r1, [r8]
 8008824:	5162      	str	r2, [r4, r5]
 8008826:	604b      	str	r3, [r1, #4]
 8008828:	4630      	mov	r0, r6
 800882a:	f000 f9bb 	bl	8008ba4 <__malloc_unlock>
 800882e:	f104 000b 	add.w	r0, r4, #11
 8008832:	1d23      	adds	r3, r4, #4
 8008834:	f020 0007 	bic.w	r0, r0, #7
 8008838:	1ac2      	subs	r2, r0, r3
 800883a:	bf1c      	itt	ne
 800883c:	1a1b      	subne	r3, r3, r0
 800883e:	50a3      	strne	r3, [r4, r2]
 8008840:	e7af      	b.n	80087a2 <_malloc_r+0x22>
 8008842:	6862      	ldr	r2, [r4, #4]
 8008844:	42a3      	cmp	r3, r4
 8008846:	bf0c      	ite	eq
 8008848:	f8c8 2000 	streq.w	r2, [r8]
 800884c:	605a      	strne	r2, [r3, #4]
 800884e:	e7eb      	b.n	8008828 <_malloc_r+0xa8>
 8008850:	4623      	mov	r3, r4
 8008852:	6864      	ldr	r4, [r4, #4]
 8008854:	e7ae      	b.n	80087b4 <_malloc_r+0x34>
 8008856:	463c      	mov	r4, r7
 8008858:	687f      	ldr	r7, [r7, #4]
 800885a:	e7b6      	b.n	80087ca <_malloc_r+0x4a>
 800885c:	461a      	mov	r2, r3
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	42a3      	cmp	r3, r4
 8008862:	d1fb      	bne.n	800885c <_malloc_r+0xdc>
 8008864:	2300      	movs	r3, #0
 8008866:	6053      	str	r3, [r2, #4]
 8008868:	e7de      	b.n	8008828 <_malloc_r+0xa8>
 800886a:	230c      	movs	r3, #12
 800886c:	6033      	str	r3, [r6, #0]
 800886e:	4630      	mov	r0, r6
 8008870:	f000 f998 	bl	8008ba4 <__malloc_unlock>
 8008874:	e794      	b.n	80087a0 <_malloc_r+0x20>
 8008876:	6005      	str	r5, [r0, #0]
 8008878:	e7d6      	b.n	8008828 <_malloc_r+0xa8>
 800887a:	bf00      	nop
 800887c:	20001da0 	.word	0x20001da0

08008880 <_printf_common>:
 8008880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008884:	4616      	mov	r6, r2
 8008886:	4698      	mov	r8, r3
 8008888:	688a      	ldr	r2, [r1, #8]
 800888a:	690b      	ldr	r3, [r1, #16]
 800888c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008890:	4293      	cmp	r3, r2
 8008892:	bfb8      	it	lt
 8008894:	4613      	movlt	r3, r2
 8008896:	6033      	str	r3, [r6, #0]
 8008898:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800889c:	4607      	mov	r7, r0
 800889e:	460c      	mov	r4, r1
 80088a0:	b10a      	cbz	r2, 80088a6 <_printf_common+0x26>
 80088a2:	3301      	adds	r3, #1
 80088a4:	6033      	str	r3, [r6, #0]
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	0699      	lsls	r1, r3, #26
 80088aa:	bf42      	ittt	mi
 80088ac:	6833      	ldrmi	r3, [r6, #0]
 80088ae:	3302      	addmi	r3, #2
 80088b0:	6033      	strmi	r3, [r6, #0]
 80088b2:	6825      	ldr	r5, [r4, #0]
 80088b4:	f015 0506 	ands.w	r5, r5, #6
 80088b8:	d106      	bne.n	80088c8 <_printf_common+0x48>
 80088ba:	f104 0a19 	add.w	sl, r4, #25
 80088be:	68e3      	ldr	r3, [r4, #12]
 80088c0:	6832      	ldr	r2, [r6, #0]
 80088c2:	1a9b      	subs	r3, r3, r2
 80088c4:	42ab      	cmp	r3, r5
 80088c6:	dc26      	bgt.n	8008916 <_printf_common+0x96>
 80088c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088cc:	6822      	ldr	r2, [r4, #0]
 80088ce:	3b00      	subs	r3, #0
 80088d0:	bf18      	it	ne
 80088d2:	2301      	movne	r3, #1
 80088d4:	0692      	lsls	r2, r2, #26
 80088d6:	d42b      	bmi.n	8008930 <_printf_common+0xb0>
 80088d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088dc:	4641      	mov	r1, r8
 80088de:	4638      	mov	r0, r7
 80088e0:	47c8      	blx	r9
 80088e2:	3001      	adds	r0, #1
 80088e4:	d01e      	beq.n	8008924 <_printf_common+0xa4>
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	6922      	ldr	r2, [r4, #16]
 80088ea:	f003 0306 	and.w	r3, r3, #6
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	bf02      	ittt	eq
 80088f2:	68e5      	ldreq	r5, [r4, #12]
 80088f4:	6833      	ldreq	r3, [r6, #0]
 80088f6:	1aed      	subeq	r5, r5, r3
 80088f8:	68a3      	ldr	r3, [r4, #8]
 80088fa:	bf0c      	ite	eq
 80088fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008900:	2500      	movne	r5, #0
 8008902:	4293      	cmp	r3, r2
 8008904:	bfc4      	itt	gt
 8008906:	1a9b      	subgt	r3, r3, r2
 8008908:	18ed      	addgt	r5, r5, r3
 800890a:	2600      	movs	r6, #0
 800890c:	341a      	adds	r4, #26
 800890e:	42b5      	cmp	r5, r6
 8008910:	d11a      	bne.n	8008948 <_printf_common+0xc8>
 8008912:	2000      	movs	r0, #0
 8008914:	e008      	b.n	8008928 <_printf_common+0xa8>
 8008916:	2301      	movs	r3, #1
 8008918:	4652      	mov	r2, sl
 800891a:	4641      	mov	r1, r8
 800891c:	4638      	mov	r0, r7
 800891e:	47c8      	blx	r9
 8008920:	3001      	adds	r0, #1
 8008922:	d103      	bne.n	800892c <_printf_common+0xac>
 8008924:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800892c:	3501      	adds	r5, #1
 800892e:	e7c6      	b.n	80088be <_printf_common+0x3e>
 8008930:	18e1      	adds	r1, r4, r3
 8008932:	1c5a      	adds	r2, r3, #1
 8008934:	2030      	movs	r0, #48	@ 0x30
 8008936:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800893a:	4422      	add	r2, r4
 800893c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008940:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008944:	3302      	adds	r3, #2
 8008946:	e7c7      	b.n	80088d8 <_printf_common+0x58>
 8008948:	2301      	movs	r3, #1
 800894a:	4622      	mov	r2, r4
 800894c:	4641      	mov	r1, r8
 800894e:	4638      	mov	r0, r7
 8008950:	47c8      	blx	r9
 8008952:	3001      	adds	r0, #1
 8008954:	d0e6      	beq.n	8008924 <_printf_common+0xa4>
 8008956:	3601      	adds	r6, #1
 8008958:	e7d9      	b.n	800890e <_printf_common+0x8e>
	...

0800895c <_printf_i>:
 800895c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008960:	7e0f      	ldrb	r7, [r1, #24]
 8008962:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008964:	2f78      	cmp	r7, #120	@ 0x78
 8008966:	4691      	mov	r9, r2
 8008968:	4680      	mov	r8, r0
 800896a:	460c      	mov	r4, r1
 800896c:	469a      	mov	sl, r3
 800896e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008972:	d807      	bhi.n	8008984 <_printf_i+0x28>
 8008974:	2f62      	cmp	r7, #98	@ 0x62
 8008976:	d80a      	bhi.n	800898e <_printf_i+0x32>
 8008978:	2f00      	cmp	r7, #0
 800897a:	f000 80d1 	beq.w	8008b20 <_printf_i+0x1c4>
 800897e:	2f58      	cmp	r7, #88	@ 0x58
 8008980:	f000 80b8 	beq.w	8008af4 <_printf_i+0x198>
 8008984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008988:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800898c:	e03a      	b.n	8008a04 <_printf_i+0xa8>
 800898e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008992:	2b15      	cmp	r3, #21
 8008994:	d8f6      	bhi.n	8008984 <_printf_i+0x28>
 8008996:	a101      	add	r1, pc, #4	@ (adr r1, 800899c <_printf_i+0x40>)
 8008998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800899c:	080089f5 	.word	0x080089f5
 80089a0:	08008a09 	.word	0x08008a09
 80089a4:	08008985 	.word	0x08008985
 80089a8:	08008985 	.word	0x08008985
 80089ac:	08008985 	.word	0x08008985
 80089b0:	08008985 	.word	0x08008985
 80089b4:	08008a09 	.word	0x08008a09
 80089b8:	08008985 	.word	0x08008985
 80089bc:	08008985 	.word	0x08008985
 80089c0:	08008985 	.word	0x08008985
 80089c4:	08008985 	.word	0x08008985
 80089c8:	08008b07 	.word	0x08008b07
 80089cc:	08008a33 	.word	0x08008a33
 80089d0:	08008ac1 	.word	0x08008ac1
 80089d4:	08008985 	.word	0x08008985
 80089d8:	08008985 	.word	0x08008985
 80089dc:	08008b29 	.word	0x08008b29
 80089e0:	08008985 	.word	0x08008985
 80089e4:	08008a33 	.word	0x08008a33
 80089e8:	08008985 	.word	0x08008985
 80089ec:	08008985 	.word	0x08008985
 80089f0:	08008ac9 	.word	0x08008ac9
 80089f4:	6833      	ldr	r3, [r6, #0]
 80089f6:	1d1a      	adds	r2, r3, #4
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	6032      	str	r2, [r6, #0]
 80089fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a04:	2301      	movs	r3, #1
 8008a06:	e09c      	b.n	8008b42 <_printf_i+0x1e6>
 8008a08:	6833      	ldr	r3, [r6, #0]
 8008a0a:	6820      	ldr	r0, [r4, #0]
 8008a0c:	1d19      	adds	r1, r3, #4
 8008a0e:	6031      	str	r1, [r6, #0]
 8008a10:	0606      	lsls	r6, r0, #24
 8008a12:	d501      	bpl.n	8008a18 <_printf_i+0xbc>
 8008a14:	681d      	ldr	r5, [r3, #0]
 8008a16:	e003      	b.n	8008a20 <_printf_i+0xc4>
 8008a18:	0645      	lsls	r5, r0, #25
 8008a1a:	d5fb      	bpl.n	8008a14 <_printf_i+0xb8>
 8008a1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a20:	2d00      	cmp	r5, #0
 8008a22:	da03      	bge.n	8008a2c <_printf_i+0xd0>
 8008a24:	232d      	movs	r3, #45	@ 0x2d
 8008a26:	426d      	negs	r5, r5
 8008a28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a2c:	4858      	ldr	r0, [pc, #352]	@ (8008b90 <_printf_i+0x234>)
 8008a2e:	230a      	movs	r3, #10
 8008a30:	e011      	b.n	8008a56 <_printf_i+0xfa>
 8008a32:	6821      	ldr	r1, [r4, #0]
 8008a34:	6833      	ldr	r3, [r6, #0]
 8008a36:	0608      	lsls	r0, r1, #24
 8008a38:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a3c:	d402      	bmi.n	8008a44 <_printf_i+0xe8>
 8008a3e:	0649      	lsls	r1, r1, #25
 8008a40:	bf48      	it	mi
 8008a42:	b2ad      	uxthmi	r5, r5
 8008a44:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a46:	4852      	ldr	r0, [pc, #328]	@ (8008b90 <_printf_i+0x234>)
 8008a48:	6033      	str	r3, [r6, #0]
 8008a4a:	bf14      	ite	ne
 8008a4c:	230a      	movne	r3, #10
 8008a4e:	2308      	moveq	r3, #8
 8008a50:	2100      	movs	r1, #0
 8008a52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a56:	6866      	ldr	r6, [r4, #4]
 8008a58:	60a6      	str	r6, [r4, #8]
 8008a5a:	2e00      	cmp	r6, #0
 8008a5c:	db05      	blt.n	8008a6a <_printf_i+0x10e>
 8008a5e:	6821      	ldr	r1, [r4, #0]
 8008a60:	432e      	orrs	r6, r5
 8008a62:	f021 0104 	bic.w	r1, r1, #4
 8008a66:	6021      	str	r1, [r4, #0]
 8008a68:	d04b      	beq.n	8008b02 <_printf_i+0x1a6>
 8008a6a:	4616      	mov	r6, r2
 8008a6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a70:	fb03 5711 	mls	r7, r3, r1, r5
 8008a74:	5dc7      	ldrb	r7, [r0, r7]
 8008a76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a7a:	462f      	mov	r7, r5
 8008a7c:	42bb      	cmp	r3, r7
 8008a7e:	460d      	mov	r5, r1
 8008a80:	d9f4      	bls.n	8008a6c <_printf_i+0x110>
 8008a82:	2b08      	cmp	r3, #8
 8008a84:	d10b      	bne.n	8008a9e <_printf_i+0x142>
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	07df      	lsls	r7, r3, #31
 8008a8a:	d508      	bpl.n	8008a9e <_printf_i+0x142>
 8008a8c:	6923      	ldr	r3, [r4, #16]
 8008a8e:	6861      	ldr	r1, [r4, #4]
 8008a90:	4299      	cmp	r1, r3
 8008a92:	bfde      	ittt	le
 8008a94:	2330      	movle	r3, #48	@ 0x30
 8008a96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a9a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008a9e:	1b92      	subs	r2, r2, r6
 8008aa0:	6122      	str	r2, [r4, #16]
 8008aa2:	f8cd a000 	str.w	sl, [sp]
 8008aa6:	464b      	mov	r3, r9
 8008aa8:	aa03      	add	r2, sp, #12
 8008aaa:	4621      	mov	r1, r4
 8008aac:	4640      	mov	r0, r8
 8008aae:	f7ff fee7 	bl	8008880 <_printf_common>
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	d14a      	bne.n	8008b4c <_printf_i+0x1f0>
 8008ab6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008aba:	b004      	add	sp, #16
 8008abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	f043 0320 	orr.w	r3, r3, #32
 8008ac6:	6023      	str	r3, [r4, #0]
 8008ac8:	4832      	ldr	r0, [pc, #200]	@ (8008b94 <_printf_i+0x238>)
 8008aca:	2778      	movs	r7, #120	@ 0x78
 8008acc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	6831      	ldr	r1, [r6, #0]
 8008ad4:	061f      	lsls	r7, r3, #24
 8008ad6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ada:	d402      	bmi.n	8008ae2 <_printf_i+0x186>
 8008adc:	065f      	lsls	r7, r3, #25
 8008ade:	bf48      	it	mi
 8008ae0:	b2ad      	uxthmi	r5, r5
 8008ae2:	6031      	str	r1, [r6, #0]
 8008ae4:	07d9      	lsls	r1, r3, #31
 8008ae6:	bf44      	itt	mi
 8008ae8:	f043 0320 	orrmi.w	r3, r3, #32
 8008aec:	6023      	strmi	r3, [r4, #0]
 8008aee:	b11d      	cbz	r5, 8008af8 <_printf_i+0x19c>
 8008af0:	2310      	movs	r3, #16
 8008af2:	e7ad      	b.n	8008a50 <_printf_i+0xf4>
 8008af4:	4826      	ldr	r0, [pc, #152]	@ (8008b90 <_printf_i+0x234>)
 8008af6:	e7e9      	b.n	8008acc <_printf_i+0x170>
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	f023 0320 	bic.w	r3, r3, #32
 8008afe:	6023      	str	r3, [r4, #0]
 8008b00:	e7f6      	b.n	8008af0 <_printf_i+0x194>
 8008b02:	4616      	mov	r6, r2
 8008b04:	e7bd      	b.n	8008a82 <_printf_i+0x126>
 8008b06:	6833      	ldr	r3, [r6, #0]
 8008b08:	6825      	ldr	r5, [r4, #0]
 8008b0a:	6961      	ldr	r1, [r4, #20]
 8008b0c:	1d18      	adds	r0, r3, #4
 8008b0e:	6030      	str	r0, [r6, #0]
 8008b10:	062e      	lsls	r6, r5, #24
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	d501      	bpl.n	8008b1a <_printf_i+0x1be>
 8008b16:	6019      	str	r1, [r3, #0]
 8008b18:	e002      	b.n	8008b20 <_printf_i+0x1c4>
 8008b1a:	0668      	lsls	r0, r5, #25
 8008b1c:	d5fb      	bpl.n	8008b16 <_printf_i+0x1ba>
 8008b1e:	8019      	strh	r1, [r3, #0]
 8008b20:	2300      	movs	r3, #0
 8008b22:	6123      	str	r3, [r4, #16]
 8008b24:	4616      	mov	r6, r2
 8008b26:	e7bc      	b.n	8008aa2 <_printf_i+0x146>
 8008b28:	6833      	ldr	r3, [r6, #0]
 8008b2a:	1d1a      	adds	r2, r3, #4
 8008b2c:	6032      	str	r2, [r6, #0]
 8008b2e:	681e      	ldr	r6, [r3, #0]
 8008b30:	6862      	ldr	r2, [r4, #4]
 8008b32:	2100      	movs	r1, #0
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7f7 fb73 	bl	8000220 <memchr>
 8008b3a:	b108      	cbz	r0, 8008b40 <_printf_i+0x1e4>
 8008b3c:	1b80      	subs	r0, r0, r6
 8008b3e:	6060      	str	r0, [r4, #4]
 8008b40:	6863      	ldr	r3, [r4, #4]
 8008b42:	6123      	str	r3, [r4, #16]
 8008b44:	2300      	movs	r3, #0
 8008b46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b4a:	e7aa      	b.n	8008aa2 <_printf_i+0x146>
 8008b4c:	6923      	ldr	r3, [r4, #16]
 8008b4e:	4632      	mov	r2, r6
 8008b50:	4649      	mov	r1, r9
 8008b52:	4640      	mov	r0, r8
 8008b54:	47d0      	blx	sl
 8008b56:	3001      	adds	r0, #1
 8008b58:	d0ad      	beq.n	8008ab6 <_printf_i+0x15a>
 8008b5a:	6823      	ldr	r3, [r4, #0]
 8008b5c:	079b      	lsls	r3, r3, #30
 8008b5e:	d413      	bmi.n	8008b88 <_printf_i+0x22c>
 8008b60:	68e0      	ldr	r0, [r4, #12]
 8008b62:	9b03      	ldr	r3, [sp, #12]
 8008b64:	4298      	cmp	r0, r3
 8008b66:	bfb8      	it	lt
 8008b68:	4618      	movlt	r0, r3
 8008b6a:	e7a6      	b.n	8008aba <_printf_i+0x15e>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	4632      	mov	r2, r6
 8008b70:	4649      	mov	r1, r9
 8008b72:	4640      	mov	r0, r8
 8008b74:	47d0      	blx	sl
 8008b76:	3001      	adds	r0, #1
 8008b78:	d09d      	beq.n	8008ab6 <_printf_i+0x15a>
 8008b7a:	3501      	adds	r5, #1
 8008b7c:	68e3      	ldr	r3, [r4, #12]
 8008b7e:	9903      	ldr	r1, [sp, #12]
 8008b80:	1a5b      	subs	r3, r3, r1
 8008b82:	42ab      	cmp	r3, r5
 8008b84:	dcf2      	bgt.n	8008b6c <_printf_i+0x210>
 8008b86:	e7eb      	b.n	8008b60 <_printf_i+0x204>
 8008b88:	2500      	movs	r5, #0
 8008b8a:	f104 0619 	add.w	r6, r4, #25
 8008b8e:	e7f5      	b.n	8008b7c <_printf_i+0x220>
 8008b90:	08008de5 	.word	0x08008de5
 8008b94:	08008df6 	.word	0x08008df6

08008b98 <__malloc_lock>:
 8008b98:	4801      	ldr	r0, [pc, #4]	@ (8008ba0 <__malloc_lock+0x8>)
 8008b9a:	f7ff bc75 	b.w	8008488 <__retarget_lock_acquire_recursive>
 8008b9e:	bf00      	nop
 8008ba0:	20001d98 	.word	0x20001d98

08008ba4 <__malloc_unlock>:
 8008ba4:	4801      	ldr	r0, [pc, #4]	@ (8008bac <__malloc_unlock+0x8>)
 8008ba6:	f7ff bc70 	b.w	800848a <__retarget_lock_release_recursive>
 8008baa:	bf00      	nop
 8008bac:	20001d98 	.word	0x20001d98

08008bb0 <_realloc_r>:
 8008bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb4:	4607      	mov	r7, r0
 8008bb6:	4614      	mov	r4, r2
 8008bb8:	460d      	mov	r5, r1
 8008bba:	b921      	cbnz	r1, 8008bc6 <_realloc_r+0x16>
 8008bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc0:	4611      	mov	r1, r2
 8008bc2:	f7ff bddd 	b.w	8008780 <_malloc_r>
 8008bc6:	b92a      	cbnz	r2, 8008bd4 <_realloc_r+0x24>
 8008bc8:	f000 f858 	bl	8008c7c <_free_r>
 8008bcc:	4625      	mov	r5, r4
 8008bce:	4628      	mov	r0, r5
 8008bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd4:	f000 f89c 	bl	8008d10 <_malloc_usable_size_r>
 8008bd8:	4284      	cmp	r4, r0
 8008bda:	4606      	mov	r6, r0
 8008bdc:	d802      	bhi.n	8008be4 <_realloc_r+0x34>
 8008bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008be2:	d8f4      	bhi.n	8008bce <_realloc_r+0x1e>
 8008be4:	4621      	mov	r1, r4
 8008be6:	4638      	mov	r0, r7
 8008be8:	f7ff fdca 	bl	8008780 <_malloc_r>
 8008bec:	4680      	mov	r8, r0
 8008bee:	b908      	cbnz	r0, 8008bf4 <_realloc_r+0x44>
 8008bf0:	4645      	mov	r5, r8
 8008bf2:	e7ec      	b.n	8008bce <_realloc_r+0x1e>
 8008bf4:	42b4      	cmp	r4, r6
 8008bf6:	4622      	mov	r2, r4
 8008bf8:	4629      	mov	r1, r5
 8008bfa:	bf28      	it	cs
 8008bfc:	4632      	movcs	r2, r6
 8008bfe:	f000 f82f 	bl	8008c60 <memcpy>
 8008c02:	4629      	mov	r1, r5
 8008c04:	4638      	mov	r0, r7
 8008c06:	f000 f839 	bl	8008c7c <_free_r>
 8008c0a:	e7f1      	b.n	8008bf0 <_realloc_r+0x40>

08008c0c <memmove>:
 8008c0c:	4288      	cmp	r0, r1
 8008c0e:	b510      	push	{r4, lr}
 8008c10:	eb01 0402 	add.w	r4, r1, r2
 8008c14:	d902      	bls.n	8008c1c <memmove+0x10>
 8008c16:	4284      	cmp	r4, r0
 8008c18:	4623      	mov	r3, r4
 8008c1a:	d807      	bhi.n	8008c2c <memmove+0x20>
 8008c1c:	1e43      	subs	r3, r0, #1
 8008c1e:	42a1      	cmp	r1, r4
 8008c20:	d008      	beq.n	8008c34 <memmove+0x28>
 8008c22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c2a:	e7f8      	b.n	8008c1e <memmove+0x12>
 8008c2c:	4402      	add	r2, r0
 8008c2e:	4601      	mov	r1, r0
 8008c30:	428a      	cmp	r2, r1
 8008c32:	d100      	bne.n	8008c36 <memmove+0x2a>
 8008c34:	bd10      	pop	{r4, pc}
 8008c36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c3e:	e7f7      	b.n	8008c30 <memmove+0x24>

08008c40 <_sbrk_r>:
 8008c40:	b538      	push	{r3, r4, r5, lr}
 8008c42:	4d06      	ldr	r5, [pc, #24]	@ (8008c5c <_sbrk_r+0x1c>)
 8008c44:	2300      	movs	r3, #0
 8008c46:	4604      	mov	r4, r0
 8008c48:	4608      	mov	r0, r1
 8008c4a:	602b      	str	r3, [r5, #0]
 8008c4c:	f7f7 fd42 	bl	80006d4 <_sbrk>
 8008c50:	1c43      	adds	r3, r0, #1
 8008c52:	d102      	bne.n	8008c5a <_sbrk_r+0x1a>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	b103      	cbz	r3, 8008c5a <_sbrk_r+0x1a>
 8008c58:	6023      	str	r3, [r4, #0]
 8008c5a:	bd38      	pop	{r3, r4, r5, pc}
 8008c5c:	20001da4 	.word	0x20001da4

08008c60 <memcpy>:
 8008c60:	440a      	add	r2, r1
 8008c62:	4291      	cmp	r1, r2
 8008c64:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008c68:	d100      	bne.n	8008c6c <memcpy+0xc>
 8008c6a:	4770      	bx	lr
 8008c6c:	b510      	push	{r4, lr}
 8008c6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c76:	4291      	cmp	r1, r2
 8008c78:	d1f9      	bne.n	8008c6e <memcpy+0xe>
 8008c7a:	bd10      	pop	{r4, pc}

08008c7c <_free_r>:
 8008c7c:	b538      	push	{r3, r4, r5, lr}
 8008c7e:	4605      	mov	r5, r0
 8008c80:	2900      	cmp	r1, #0
 8008c82:	d041      	beq.n	8008d08 <_free_r+0x8c>
 8008c84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c88:	1f0c      	subs	r4, r1, #4
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	bfb8      	it	lt
 8008c8e:	18e4      	addlt	r4, r4, r3
 8008c90:	f7ff ff82 	bl	8008b98 <__malloc_lock>
 8008c94:	4a1d      	ldr	r2, [pc, #116]	@ (8008d0c <_free_r+0x90>)
 8008c96:	6813      	ldr	r3, [r2, #0]
 8008c98:	b933      	cbnz	r3, 8008ca8 <_free_r+0x2c>
 8008c9a:	6063      	str	r3, [r4, #4]
 8008c9c:	6014      	str	r4, [r2, #0]
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ca4:	f7ff bf7e 	b.w	8008ba4 <__malloc_unlock>
 8008ca8:	42a3      	cmp	r3, r4
 8008caa:	d908      	bls.n	8008cbe <_free_r+0x42>
 8008cac:	6820      	ldr	r0, [r4, #0]
 8008cae:	1821      	adds	r1, r4, r0
 8008cb0:	428b      	cmp	r3, r1
 8008cb2:	bf01      	itttt	eq
 8008cb4:	6819      	ldreq	r1, [r3, #0]
 8008cb6:	685b      	ldreq	r3, [r3, #4]
 8008cb8:	1809      	addeq	r1, r1, r0
 8008cba:	6021      	streq	r1, [r4, #0]
 8008cbc:	e7ed      	b.n	8008c9a <_free_r+0x1e>
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	b10b      	cbz	r3, 8008cc8 <_free_r+0x4c>
 8008cc4:	42a3      	cmp	r3, r4
 8008cc6:	d9fa      	bls.n	8008cbe <_free_r+0x42>
 8008cc8:	6811      	ldr	r1, [r2, #0]
 8008cca:	1850      	adds	r0, r2, r1
 8008ccc:	42a0      	cmp	r0, r4
 8008cce:	d10b      	bne.n	8008ce8 <_free_r+0x6c>
 8008cd0:	6820      	ldr	r0, [r4, #0]
 8008cd2:	4401      	add	r1, r0
 8008cd4:	1850      	adds	r0, r2, r1
 8008cd6:	4283      	cmp	r3, r0
 8008cd8:	6011      	str	r1, [r2, #0]
 8008cda:	d1e0      	bne.n	8008c9e <_free_r+0x22>
 8008cdc:	6818      	ldr	r0, [r3, #0]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	6053      	str	r3, [r2, #4]
 8008ce2:	4408      	add	r0, r1
 8008ce4:	6010      	str	r0, [r2, #0]
 8008ce6:	e7da      	b.n	8008c9e <_free_r+0x22>
 8008ce8:	d902      	bls.n	8008cf0 <_free_r+0x74>
 8008cea:	230c      	movs	r3, #12
 8008cec:	602b      	str	r3, [r5, #0]
 8008cee:	e7d6      	b.n	8008c9e <_free_r+0x22>
 8008cf0:	6820      	ldr	r0, [r4, #0]
 8008cf2:	1821      	adds	r1, r4, r0
 8008cf4:	428b      	cmp	r3, r1
 8008cf6:	bf04      	itt	eq
 8008cf8:	6819      	ldreq	r1, [r3, #0]
 8008cfa:	685b      	ldreq	r3, [r3, #4]
 8008cfc:	6063      	str	r3, [r4, #4]
 8008cfe:	bf04      	itt	eq
 8008d00:	1809      	addeq	r1, r1, r0
 8008d02:	6021      	streq	r1, [r4, #0]
 8008d04:	6054      	str	r4, [r2, #4]
 8008d06:	e7ca      	b.n	8008c9e <_free_r+0x22>
 8008d08:	bd38      	pop	{r3, r4, r5, pc}
 8008d0a:	bf00      	nop
 8008d0c:	20001da0 	.word	0x20001da0

08008d10 <_malloc_usable_size_r>:
 8008d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d14:	1f18      	subs	r0, r3, #4
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	bfbc      	itt	lt
 8008d1a:	580b      	ldrlt	r3, [r1, r0]
 8008d1c:	18c0      	addlt	r0, r0, r3
 8008d1e:	4770      	bx	lr

08008d20 <_init>:
 8008d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d22:	bf00      	nop
 8008d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d26:	bc08      	pop	{r3}
 8008d28:	469e      	mov	lr, r3
 8008d2a:	4770      	bx	lr

08008d2c <_fini>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	bf00      	nop
 8008d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d32:	bc08      	pop	{r3}
 8008d34:	469e      	mov	lr, r3
 8008d36:	4770      	bx	lr
