-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
-- Date        : Wed Jan 28 16:34:38 2015
-- Host        : PCPSB375 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_funcsim.vhdl
-- Design      : aurora_8b10b_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_AXI_TO_LL is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    O181 : in STD_LOGIC;
    O182 : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    tx_dst_rdy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_AXI_TO_LL : entity is "aurora_8b10b_0_AXI_TO_LL";
end aurora_8b10b_0_aurora_8b10b_0_AXI_TO_LL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_AXI_TO_LL is
  signal \^o1\ : STD_LOGIC;
  signal new_pkt_r : STD_LOGIC;
begin
  O1 <= \^o1\;
new_pkt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000302020"
    )
    port map (
      I0 => \^o1\,
      I1 => O181,
      I2 => O182,
      I3 => s_axi_tx_tlast,
      I4 => s_axi_tx_tvalid,
      I5 => tx_dst_rdy,
      O => new_pkt_r
    );
new_pkt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => new_pkt_r,
      Q => \^o1\,
      R => '0'
    );
sof_to_eof_1_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axi_tx_tvalid,
      I2 => tx_dst_rdy,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_CHANNEL_ERR_DETECT is
  port (
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    reset_channel_i : out STD_LOGIC;
    wait_for_lane_up_r0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    power_down : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_CHANNEL_ERR_DETECT : entity is "aurora_8b10b_0_CHANNEL_ERR_DETECT";
end aurora_8b10b_0_aurora_8b10b_0_CHANNEL_ERR_DETECT;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_CHANNEL_ERR_DETECT is
  signal channel_soft_err_c : STD_LOGIC;
  signal hard_err_r : STD_LOGIC;
  signal lane_up_r : STD_LOGIC;
  signal n_0_RESET_CHANNEL_i_1 : STD_LOGIC;
  signal \n_0_soft_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[1]\ : STD_LOGIC;
  signal \^reset_channel_i\ : STD_LOGIC;
begin
  reset_channel_i <= \^reset_channel_i\;
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_r,
      Q => hard_err,
      R => '0'
    );
CHANNEL_SOFT_ERR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[1]\,
      I1 => \n_0_soft_err_r_reg[0]\,
      O => channel_soft_err_c
    );
CHANNEL_SOFT_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => channel_soft_err_c,
      Q => soft_err,
      R => '0'
    );
RESET_CHANNEL_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => power_down,
      I1 => lane_up_r,
      O => n_0_RESET_CHANNEL_i_1
    );
RESET_CHANNEL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_RESET_CHANNEL_i_1,
      Q => \^reset_channel_i\,
      R => '0'
    );
hard_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_i,
      Q => hard_err_r,
      R => '0'
    );
lane_up_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => lane_up,
      Q => lane_up_r,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^reset_channel_i\,
      I1 => I1(0),
      O => wait_for_lane_up_r0
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => \n_0_soft_err_r_reg[0]\,
      R => '0'
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => \n_0_soft_err_r_reg[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_CHANNEL_INIT_SM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    gen_ver_i : out STD_LOGIC;
    gtrxreset_i : out STD_LOGIC;
    START_RX : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_i : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    GOT_V : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txver_count_r0 : in STD_LOGIC;
    reset_channel_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_CHANNEL_INIT_SM : entity is "aurora_8b10b_0_CHANNEL_INIT_SM";
end aurora_8b10b_0_aurora_8b10b_0_CHANNEL_INIT_SM;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_CHANNEL_INIT_SM is
  signal \^o1\ : STD_LOGIC;
  signal \^start_rx\ : STD_LOGIC;
  signal START_RX0 : STD_LOGIC;
  signal all_lanes_v_r : STD_LOGIC;
  signal bad_v_r : STD_LOGIC;
  signal bad_v_r0 : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 13 );
  signal \^gen_ver_i\ : STD_LOGIC;
  signal got_first_v_r : STD_LOGIC;
  signal gtrxreset_extend_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtrxreset_nxt : STD_LOGIC;
  signal n_0_GTRXRESET_OUT_i_1 : STD_LOGIC;
  signal n_0_GTRXRESET_OUT_i_2 : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_4\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_5\ : STD_LOGIC;
  signal \n_0_free_count_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_4\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_5\ : STD_LOGIC;
  signal \n_0_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal n_0_got_first_v_r_i_1 : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[1]_srl2\ : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[1]_srl2_i_1\ : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[2]\ : STD_LOGIC;
  signal \n_0_txver_count_r_reg[6]_srl7\ : STD_LOGIC;
  signal \n_0_txver_count_r_reg[7]\ : STD_LOGIC;
  signal \n_0_v_count_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_v_count_r_reg[15]\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15_i_1\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15_i_2\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15_i_3\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[15]\ : STD_LOGIC;
  signal \n_1_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_1_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_2_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_4_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_4_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_4_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_5_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_5_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_5_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_verify_c : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_3_in : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r2 : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal wait_for_lane_up_r : STD_LOGIC;
  signal \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of got_first_v_r_i_1 : label is "soft_lutpair39";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtreset_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gtreset_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of ready_r_i_2 : label is "soft_lutpair38";
  attribute BOX_TYPE of reset_lanes_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_i : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rxver_count_r_reg[1]_srl2\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \rxver_count_r_reg[1]_srl2\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2 ";
  attribute srl_bus_name of \txver_count_r_reg[6]_srl7\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg ";
  attribute srl_name of \txver_count_r_reg[6]_srl7\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7 ";
  attribute srl_bus_name of \v_count_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg ";
  attribute srl_name of \v_count_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \v_count_r_reg[14]_srl15_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of verify_r_i_1 : label is "soft_lutpair38";
  attribute srl_bus_name of \verify_watchdog_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg ";
  attribute srl_name of \verify_watchdog_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15 ";
begin
  O1 <= \^o1\;
  START_RX <= \^start_rx\;
  gen_ver_i <= \^gen_ver_i\;
CHANNEL_UP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ready_r2,
      Q => \^o1\,
      R => '0'
    );
FRAME_ERR_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^start_rx\,
      O => O2(0)
    );
GTRXRESET_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gtrxreset_extend_r(2),
      I1 => n_0_GTRXRESET_OUT_i_2,
      I2 => gtrxreset_extend_r(3),
      O => n_0_GTRXRESET_OUT_i_1
    );
GTRXRESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => gtrxreset_extend_r(1),
      I1 => gtrxreset_extend_r(0),
      I2 => gtrxreset_extend_r(6),
      I3 => gtrxreset_extend_r(7),
      I4 => gtrxreset_extend_r(5),
      I5 => gtrxreset_extend_r(4),
      O => n_0_GTRXRESET_OUT_i_2
    );
GTRXRESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_GTRXRESET_OUT_i_1,
      Q => gtrxreset_i,
      R => '0'
    );
START_RX_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_for_lane_up_r,
      O => START_RX0
    );
START_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => START_RX0,
      Q => \^start_rx\,
      R => I1(0)
    );
all_lanes_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GOT_V,
      Q => all_lanes_v_r,
      R => '0'
    );
bad_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => got_first_v_r,
      I1 => \n_0_v_count_r_reg[15]\,
      I2 => all_lanes_v_r,
      O => bad_v_r0
    );
bad_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => bad_v_r0,
      Q => bad_v_r,
      R => '0'
    );
\free_count_r[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(10),
      O => \n_0_free_count_r[13]_i_2\
    );
\free_count_r[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(11),
      O => \n_0_free_count_r[13]_i_3\
    );
\free_count_r[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(12),
      O => \n_0_free_count_r[13]_i_4\
    );
\free_count_r[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(13),
      O => \n_0_free_count_r[13]_i_5\
    );
\free_count_r[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(0),
      O => \n_0_free_count_r[1]_i_2\
    );
\free_count_r[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(1),
      O => \n_0_free_count_r[1]_i_3\
    );
\free_count_r[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(2),
      O => \n_0_free_count_r[5]_i_2\
    );
\free_count_r[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(3),
      O => \n_0_free_count_r[5]_i_3\
    );
\free_count_r[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(4),
      O => \n_0_free_count_r[5]_i_4\
    );
\free_count_r[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(5),
      O => \n_0_free_count_r[5]_i_5\
    );
\free_count_r[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(6),
      O => \n_0_free_count_r[9]_i_2\
    );
\free_count_r[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(7),
      O => \n_0_free_count_r[9]_i_3\
    );
\free_count_r[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(8),
      O => \n_0_free_count_r[9]_i_4\
    );
\free_count_r[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(9),
      O => \n_0_free_count_r[9]_i_5\
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[1]_i_1\,
      Q => free_count_r_reg(0),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_4_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(10),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[11]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_5_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(11),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[12]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(12),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(13),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_free_count_r_reg[13]_i_1\,
      CO(2) => \n_1_free_count_r_reg[13]_i_1\,
      CO(1) => \n_2_free_count_r_reg[13]_i_1\,
      CO(0) => \n_3_free_count_r_reg[13]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_free_count_r_reg[13]_i_1\,
      O(2) => \n_5_free_count_r_reg[13]_i_1\,
      O(1) => \n_6_free_count_r_reg[13]_i_1\,
      O(0) => \n_7_free_count_r_reg[13]_i_1\,
      S(3) => \n_0_free_count_r[13]_i_2\,
      S(2) => \n_0_free_count_r[13]_i_3\,
      S(1) => \n_0_free_count_r[13]_i_4\,
      S(0) => \n_0_free_count_r[13]_i_5\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[1]_i_1\,
      Q => free_count_r_reg(1),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_free_count_r_reg[5]_i_1\,
      CO(3 downto 1) => \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_free_count_r_reg[1]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3 downto 2) => \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_free_count_r_reg[1]_i_1\,
      O(0) => \n_7_free_count_r_reg[1]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_free_count_r[1]_i_2\,
      S(0) => \n_0_free_count_r[1]_i_3\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_4_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(2),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_5_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(3),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(4),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(5),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_free_count_r_reg[9]_i_1\,
      CO(3) => \n_0_free_count_r_reg[5]_i_1\,
      CO(2) => \n_1_free_count_r_reg[5]_i_1\,
      CO(1) => \n_2_free_count_r_reg[5]_i_1\,
      CO(0) => \n_3_free_count_r_reg[5]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_free_count_r_reg[5]_i_1\,
      O(2) => \n_5_free_count_r_reg[5]_i_1\,
      O(1) => \n_6_free_count_r_reg[5]_i_1\,
      O(0) => \n_7_free_count_r_reg[5]_i_1\,
      S(3) => \n_0_free_count_r[5]_i_2\,
      S(2) => \n_0_free_count_r[5]_i_3\,
      S(1) => \n_0_free_count_r[5]_i_4\,
      S(0) => \n_0_free_count_r[5]_i_5\
    );
\free_count_r_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_4_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(6),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_5_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(7),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(8),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(9),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_free_count_r_reg[13]_i_1\,
      CO(3) => \n_0_free_count_r_reg[9]_i_1\,
      CO(2) => \n_1_free_count_r_reg[9]_i_1\,
      CO(1) => \n_2_free_count_r_reg[9]_i_1\,
      CO(0) => \n_3_free_count_r_reg[9]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_free_count_r_reg[9]_i_1\,
      O(2) => \n_5_free_count_r_reg[9]_i_1\,
      O(1) => \n_6_free_count_r_reg[9]_i_1\,
      O(0) => \n_7_free_count_r_reg[9]_i_1\,
      S(3) => \n_0_free_count_r[9]_i_2\,
      S(2) => \n_0_free_count_r[9]_i_3\,
      S(1) => \n_0_free_count_r[9]_i_4\,
      S(0) => \n_0_free_count_r[9]_i_5\
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => reset_i
    );
got_first_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^gen_ver_i\,
      I1 => got_first_v_r,
      I2 => all_lanes_v_r,
      O => n_0_got_first_v_r_i_1
    );
got_first_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_got_first_v_r_i_1,
      Q => got_first_v_r,
      R => '0'
    );
gtreset_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_3_in,
      Q => gtrxreset_nxt,
      R => '0'
    );
gtreset_flop_0_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => \^gen_ver_i\,
      I1 => \n_0_verify_watchdog_r_reg[15]\,
      I2 => \n_0_rxver_count_r_reg[2]\,
      I3 => bad_v_r,
      O => p_3_in
    );
\gtrxreset_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(1),
      Q => gtrxreset_extend_r(0),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(2),
      Q => gtrxreset_extend_r(1),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(3),
      Q => gtrxreset_extend_r(2),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(4),
      Q => gtrxreset_extend_r(3),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(5),
      Q => gtrxreset_extend_r(4),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(6),
      Q => gtrxreset_extend_r(5),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(7),
      Q => gtrxreset_extend_r(6),
      R => I1(0)
    );
\gtrxreset_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_nxt,
      Q => gtrxreset_extend_r(7),
      R => I1(0)
    );
ready_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => ready_r2,
      R => '0'
    );
ready_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => ready_r,
      I1 => \n_0_rxver_count_r_reg[2]\,
      I2 => \n_0_txver_count_r_reg[7]\,
      I3 => \^gen_ver_i\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r0
    );
reset_lanes_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => SR(0),
      R => '0'
    );
reset_lanes_flop_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => p_3_in,
      I1 => reset_channel_i,
      I2 => wait_for_lane_up_r,
      I3 => I1(0),
      O => reset_lanes_c
    );
\rxver_count_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \n_0_rxver_count_r_reg[1]_srl2_i_1\,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \n_0_rxver_count_r_reg[1]_srl2\
    );
\rxver_count_r_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \n_0_v_count_r_reg[15]\,
      I1 => all_lanes_v_r,
      I2 => \^gen_ver_i\,
      O => \n_0_rxver_count_r_reg[1]_srl2_i_1\
    );
\rxver_count_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_rxver_count_r_reg[1]_srl2_i_1\,
      D => \n_0_rxver_count_r_reg[1]_srl2\,
      Q => \n_0_rxver_count_r_reg[2]\,
      R => '0'
    );
\txver_count_r_reg[6]_srl7\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => txver_count_r0,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \n_0_txver_count_r_reg[6]_srl7\
    );
\txver_count_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => txver_count_r0,
      D => \n_0_txver_count_r_reg[6]_srl7\,
      Q => \n_0_txver_count_r_reg[7]\,
      R => '0'
    );
\v_count_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => p_2_out(15),
      Q => \n_0_v_count_r_reg[14]_srl15\
    );
\v_count_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => \n_0_v_count_r_reg[15]\,
      I1 => \^gen_ver_i\,
      I2 => got_first_v_r,
      I3 => all_lanes_v_r,
      O => p_2_out(15)
    );
\v_count_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_v_count_r_reg[14]_srl15\,
      Q => \n_0_v_count_r_reg[15]\,
      R => '0'
    );
verify_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
    port map (
      I0 => wait_for_lane_up_r,
      I1 => \^gen_ver_i\,
      I2 => \n_0_rxver_count_r_reg[2]\,
      I3 => \n_0_txver_count_r_reg[7]\,
      O => next_verify_c
    );
verify_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_verify_c,
      Q => \^gen_ver_i\,
      R => wait_for_lane_up_r0
    );
\verify_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \n_0_verify_watchdog_r_reg[14]_srl15\
    );
\verify_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
    port map (
      I0 => \n_0_verify_watchdog_r_reg[14]_srl15_i_2\,
      I1 => \n_0_verify_watchdog_r_reg[14]_srl15_i_3\,
      I2 => free_count_r_reg(12),
      I3 => free_count_r_reg(6),
      I4 => \^gen_ver_i\,
      O => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\
    );
\verify_watchdog_r_reg[14]_srl15_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(8),
      I3 => free_count_r_reg(7),
      I4 => free_count_r_reg(9),
      I5 => free_count_r_reg(13),
      O => \n_0_verify_watchdog_r_reg[14]_srl15_i_2\
    );
\verify_watchdog_r_reg[14]_srl15_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => free_count_r_reg(5),
      I1 => free_count_r_reg(10),
      I2 => free_count_r_reg(11),
      I3 => free_count_r_reg(4),
      I4 => free_count_r_reg(0),
      I5 => free_count_r_reg(1),
      O => \n_0_verify_watchdog_r_reg[14]_srl15_i_3\
    );
\verify_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\,
      D => \n_0_verify_watchdog_r_reg[14]_srl15\,
      Q => \n_0_verify_watchdog_r_reg[15]\,
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => wait_for_lane_up_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_ERR_DETECT_4BYTE is
  port (
    ready_r0 : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_ERR_DETECT_4BYTE : entity is "aurora_8b10b_0_ERR_DETECT_4BYTE";
end aurora_8b10b_0_aurora_8b10b_0_ERR_DETECT_4BYTE;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_ERR_DETECT_4BYTE is
  signal SOFT_ERR0 : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal \n_0_SOFT_ERR[1]_i_1\ : STD_LOGIC;
  signal n_0_cnt_good_code_r_i_2 : STD_LOGIC;
  signal n_0_cnt_good_code_r_i_3 : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[1]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[2]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[3]\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of align_r_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \err_cnt_r[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of hard_err_r_i_1 : label is "soft_lutpair2";
begin
\SOFT_ERR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[1]\,
      I1 => \n_0_soft_err_r_reg[0]\,
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[3]\,
      I1 => \n_0_soft_err_r_reg[2]\,
      O => \n_0_SOFT_ERR[1]_i_1\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR0,
      Q => O14(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_SOFT_ERR[1]_i_1\,
      Q => O14(0),
      R => '0'
    );
align_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => SR(0),
      I1 => p_1_in11_in,
      I2 => hard_err_frm_soft_err,
      I3 => hard_err_gt,
      O => ready_r0
    );
cnt_good_code_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => n_0_cnt_good_code_r_i_3,
      I2 => \good_cnt_r_reg__0\(3),
      I3 => cnt_good_code_r,
      I4 => cnt_soft_err_r,
      O => next_good_code_c
    );
cnt_good_code_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[0]\,
      I1 => \n_0_soft_err_r_reg[1]\,
      I2 => \n_0_soft_err_r_reg[2]\,
      I3 => \n_0_soft_err_r_reg[3]\,
      O => n_0_cnt_good_code_r_i_2
    );
cnt_good_code_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(2),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(0),
      O => n_0_cnt_good_code_r_i_3
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => I1
    );
cnt_soft_err_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => cnt_soft_err_r,
      I2 => start_r,
      I3 => cnt_good_code_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => I1
    );
\err_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBE4140"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => \n_0_err_cnt_r[2]_i_2\,
      I2 => cnt_soft_err_r,
      I3 => err_cnt_r(1),
      I4 => err_cnt_r(0),
      O => \n_0_err_cnt_r[0]_i_1\
    );
\err_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6CC8"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2\,
      I4 => p_1_in11_in,
      O => \n_0_err_cnt_r[1]_i_1\
    );
\err_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2\,
      I4 => p_1_in11_in,
      O => \n_0_err_cnt_r[2]_i_1\
    );
\err_cnt_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(3),
      I3 => \good_cnt_r_reg__0\(2),
      O => \n_0_err_cnt_r[2]_i_2\
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[0]_i_1\,
      Q => err_cnt_r(0),
      R => I1
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[1]_i_1\,
      Q => err_cnt_r(1),
      R => I1
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[2]_i_1\,
      Q => p_1_in11_in,
      R => I1
    );
\good_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\good_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\good_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__4\(2)
    );
\good_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => start_r,
      I1 => cnt_soft_err_r,
      I2 => enable_err_detect_i,
      I3 => cnt_good_code_r,
      O => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(3),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(1),
      I3 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__4\(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__4\(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__4\(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__4\(2),
      Q => \good_cnt_r_reg__0\(2),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__4\(3),
      Q => \good_cnt_r_reg__0\(3),
      R => \n_0_good_cnt_r[3]_i_1\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => hard_err_frm_soft_err,
      R => I1
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => I1
    );
hard_err_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => hard_err_gt,
      I1 => hard_err_frm_soft_err,
      I2 => p_1_in11_in,
      O => hard_err_i
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13,
      Q => \n_0_soft_err_r_reg[0]\,
      R => I1
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14,
      Q => \n_0_soft_err_r_reg[1]\,
      R => I1
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15,
      Q => \n_0_soft_err_r_reg[2]\,
      R => I1
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16,
      Q => \n_0_soft_err_r_reg[3]\,
      R => I1
    );
start_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => start_r,
      I2 => n_0_cnt_good_code_r_i_3,
      I3 => \good_cnt_r_reg__0\(3),
      I4 => cnt_good_code_r,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_IDLE_AND_VER_GEN is
  port (
    I7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gen_a_i : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txver_count_r0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    gen_ver_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_IDLE_AND_VER_GEN : entity is "aurora_8b10b_0_IDLE_AND_VER_GEN";
end aurora_8b10b_0_aurora_8b10b_0_IDLE_AND_VER_GEN;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_IDLE_AND_VER_GEN is
  signal D0 : STD_LOGIC;
  signal did_ver_i : STD_LOGIC;
  signal down_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal gen_a_flop_c : STD_LOGIC;
  signal gen_k_c : STD_LOGIC_VECTOR ( 1 to 3 );
  signal insert_ver_c : STD_LOGIC;
  signal \n_0_down_count_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_down_count_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[0]\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[1]\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[2]\ : STD_LOGIC;
  signal n_0_gen_r_flop_0_i_i_1 : STD_LOGIC;
  signal \n_0_lfsr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_lfsr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_lfsr_reg_reg[3]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal prev_cycle_gen_ver_r : STD_LOGIC;
  signal recycle_gen_ver_c : STD_LOGIC;
  signal ver_counter_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \down_count_r[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \down_count_r[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \downcounter_r[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \downcounter_r[2]_i_1\ : label is "soft_lutpair42";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_a_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_a_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of gen_a_flop_0_i_i_1 : label is "soft_lutpair40";
  attribute BOX_TYPE of gen_k_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_3_i : label is "FD";
  attribute SOFT_HLUTNM of gen_k_flop_3_i_i_1 : label is "soft_lutpair44";
  attribute BOX_TYPE of gen_r_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_3_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_1_i : label is "FD";
  attribute SOFT_HLUTNM of gen_v_flop_1_i_i_1 : label is "soft_lutpair43";
  attribute BOX_TYPE of gen_v_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_3_i : label is "FD";
  attribute SOFT_HLUTNM of \lfsr_reg[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txver_count_r_reg[6]_srl7_i_1\ : label is "soft_lutpair40";
  attribute BOX_TYPE of ver_counter_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of ver_counter_i : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of ver_counter_i : label is "\inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i ";
  attribute SOFT_HLUTNM of ver_counter_i_i_1 : label is "soft_lutpair43";
begin
DID_VER_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ver_counter_c,
      Q => did_ver_i,
      R => '0'
    );
\down_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[3]\,
      I1 => p_2_in,
      O => \n_0_down_count_r[0]_i_1\
    );
\down_count_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[3]\,
      I1 => p_2_in,
      O => \n_0_down_count_r[1]_i_1\
    );
\down_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_down_count_r[0]_i_1\,
      Q => down_count_r(0),
      R => '0'
    );
\down_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_down_count_r[1]_i_1\,
      Q => down_count_r(1),
      R => '0'
    );
\down_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => down_count_r(2),
      R => '0'
    );
\downcounter_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0C2"
    )
    port map (
      I0 => down_count_r(0),
      I1 => \n_0_downcounter_r_reg[2]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => \n_0_downcounter_r_reg[1]\,
      O => \n_0_downcounter_r[0]_i_1\
    );
\downcounter_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC32"
    )
    port map (
      I0 => down_count_r(1),
      I1 => \n_0_downcounter_r_reg[2]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => \n_0_downcounter_r_reg[1]\,
      O => \n_0_downcounter_r[1]_i_1\
    );
\downcounter_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[2]\,
      I1 => \n_0_downcounter_r_reg[1]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => down_count_r(2),
      O => \n_0_downcounter_r[2]_i_1\
    );
\downcounter_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_downcounter_r[0]_i_1\,
      Q => \n_0_downcounter_r_reg[0]\,
      R => I1(0)
    );
\downcounter_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_downcounter_r[1]_i_1\,
      Q => \n_0_downcounter_r_reg[1]\,
      R => I1(0)
    );
\downcounter_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_downcounter_r[2]_i_1\,
      Q => \n_0_downcounter_r_reg[2]\,
      R => I1(0)
    );
gen_a_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_flop_c,
      Q => gen_a_i,
      R => '0'
    );
gen_a_flop_0_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[1]\,
      I1 => \n_0_downcounter_r_reg[0]\,
      I2 => \n_0_downcounter_r_reg[2]\,
      I3 => gen_ver_i,
      I4 => did_ver_i,
      O => gen_a_flop_c
    );
gen_k_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => D0,
      Q => I9(3),
      R => '0'
    );
gen_k_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5D5D5C0"
    )
    port map (
      I0 => p_1_in,
      I1 => did_ver_i,
      I2 => gen_ver_i,
      I3 => \n_0_downcounter_r_reg[2]\,
      I4 => \n_0_downcounter_r_reg[0]\,
      I5 => \n_0_downcounter_r_reg[1]\,
      O => D0
    );
gen_k_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(1),
      Q => I9(2),
      R => '0'
    );
gen_k_flop_1_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[1]\,
      O => gen_k_c(1)
    );
gen_k_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(2),
      Q => I9(1),
      R => '0'
    );
gen_k_flop_2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_2_in,
      O => gen_k_c(2)
    );
gen_k_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => I9(0),
      R => '0'
    );
gen_k_flop_3_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[3]\,
      O => gen_k_c(3)
    );
gen_r_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gen_r_flop_0_i_i_1,
      Q => I8(3),
      R => '0'
    );
gen_r_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE00FE00"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[1]\,
      I1 => \n_0_downcounter_r_reg[0]\,
      I2 => \n_0_downcounter_r_reg[2]\,
      I3 => p_1_in,
      I4 => did_ver_i,
      I5 => gen_ver_i,
      O => n_0_gen_r_flop_0_i_i_1
    );
gen_r_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => I8(2),
      R => '0'
    );
gen_r_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => I8(1),
      R => '0'
    );
gen_r_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => I8(0),
      R => '0'
    );
gen_v_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => I7(2),
      R => '0'
    );
gen_v_flop_1_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => recycle_gen_ver_c
    );
gen_v_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => I7(1),
      R => '0'
    );
gen_v_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => I7(0),
      R => '0'
    );
\lfsr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
    port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => \n_0_lfsr_reg_reg[1]\,
      I3 => \n_0_lfsr_reg_reg[3]\,
      O => \n_0_lfsr_reg[3]_i_1\
    );
\lfsr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => p_1_in,
      R => '0'
    );
\lfsr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => \n_0_lfsr_reg_reg[1]\,
      R => '0'
    );
\lfsr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => p_2_in,
      R => '0'
    );
\lfsr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg[3]_i_1\,
      Q => \n_0_lfsr_reg_reg[3]\,
      R => '0'
    );
prev_cycle_gen_ver_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_ver_i,
      Q => prev_cycle_gen_ver_r,
      R => '0'
    );
\txver_count_r_reg[6]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => txver_count_r0
    );
ver_counter_i: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => insert_ver_c,
      Q => ver_counter_c
    );
ver_counter_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => gen_ver_i,
      I1 => did_ver_i,
      I2 => prev_cycle_gen_ver_r,
      O => insert_ver_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE is
  port (
    lane_up : out STD_LOGIC;
    ready_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_i : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    ready_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    rx_realign_i : in STD_LOGIC;
    RXDISPERR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    RXCHARISK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_v_received_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE : entity is "aurora_8b10b_0_LANE_INIT_SM_4BYTE";
end aurora_8b10b_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE is
  signal ENABLE_ERR_DETECT0 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal n_0_begin_r_i_2 : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_counter1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl14\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[15]\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[15]\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[15]\ : STD_LOGIC;
  signal n_0_reset_count_r_i_3 : STD_LOGIC;
  signal n_0_rx_polarity_r_i_1 : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  signal \^rx_polarity_i\ : STD_LOGIC;
  signal tx_reset_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ENABLE_ERR_DETECT_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of begin_r_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1\ : label is "soft_lutpair10";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of gen_sp_r_i_1 : label is "soft_lutpair11";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of polarity_r_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of realign_r_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of rx_polarity_r_i_1 : label is "soft_lutpair9";
begin
  O1 <= \^o1\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
  ready_r <= \^ready_r\;
  rx_polarity_i <= \^rx_polarity_i\;
ENABLE_ERR_DETECT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => \^ready_r\,
      O => ENABLE_ERR_DETECT0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ENABLE_ERR_DETECT0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => '0'
    );
ack_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
    port map (
      I0 => \n_0_counter5_r_reg[15]\,
      I1 => \^gen_spa_i\,
      I2 => \n_0_counter3_r_reg[3]\,
      I3 => \n_0_counter2_r_reg[15]\,
      I4 => RX_NEG,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r0
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => \^o1\,
      I1 => count_128d_done_r,
      I2 => tx_reset_i,
      I3 => count_8d_done_r,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => \^o1\,
      R => ready_r0
    );
begin_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => \n_0_counter5_r_reg[15]\,
      I2 => realign_r,
      I3 => rx_realign_i,
      I4 => n_0_begin_r_i_2,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \n_0_counter4_r_reg[15]\,
      I3 => \^ready_r\,
      O => n_0_begin_r_i_2
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r0
    );
consecutive_commas_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I2 => p_0_in2_in,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^ready_r\,
      I1 => reset_count_r,
      O => counter1_r0
    );
\counter1_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => count_32d_done_r,
      I2 => count_8d_done_r,
      I3 => \n_0_counter1_r[0]_i_3\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => \n_0_counter1_r_reg[1]\,
      O => \p_0_in__3\(7)
    );
\counter1_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      O => \n_0_counter1_r[0]_i_3\
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_counter1_r_reg[1]\,
      I1 => \n_0_counter1_r_reg[3]\,
      I2 => \n_0_counter1_r[0]_i_3\,
      I3 => count_8d_done_r,
      I4 => count_32d_done_r,
      O => \p_0_in__3\(6)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[6]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => \n_0_counter1_r[2]_i_1\
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_counter1_r_reg[3]\,
      I1 => \n_0_counter1_r_reg[5]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => count_8d_done_r,
      O => \p_0_in__3\(4)
    );
\counter1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[5]\,
      O => \p_0_in__3\(3)
    );
\counter1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[5]\,
      O => \p_0_in__3\(2)
    );
\counter1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => \p_0_in__3\(1)
    );
\counter1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => \p_0_in__3\(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \n_0_counter1_r[2]_i_1\,
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => \p_0_in__3\(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => gen_spa_r,
      Q => \n_0_counter2_r_reg[14]_srl14\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_counter2_r_reg[14]_srl14\,
      Q => \n_0_counter2_r_reg[15]\,
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => \n_0_counter3_r_reg[3]\,
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => user_clk,
      D => \^ready_r\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => \n_0_counter4_r_reg[15]\,
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => \n_0_counter5_r_reg[15]\,
      R => '0'
    );
do_watchdog_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => '0'
    );
gen_sp_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^ready_r\,
      I1 => \^gen_spa_i\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \^ready_r\,
      Q => lane_up,
      R => SR(0)
    );
\left_align_select_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF888F"
    )
    port map (
      I0 => RXCHARISK(1),
      I1 => RXCHARISK(0),
      I2 => \^ready_r\,
      I3 => \^o1\,
      I4 => first_v_received_r,
      O => O3
    );
polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => rx_realign_i,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => \n_0_counter5_r_reg[15]\,
      I1 => \^gen_spa_i\,
      I2 => \n_0_counter3_r_reg[3]\,
      I3 => \n_0_counter2_r_reg[15]\,
      I4 => \n_0_counter4_r_reg[15]\,
      I5 => \^ready_r\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => \^ready_r\,
      R => ready_r0
    );
realign_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => rx_realign_i,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => count_128d_done_r,
      I4 => \^o1\,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r0
    );
reset_count_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555551"
    )
    port map (
      I0 => tx_reset_i,
      I1 => consecutive_commas_r,
      I2 => RXDISPERR(0),
      I3 => RXDISPERR(1),
      I4 => I4,
      I5 => n_0_reset_count_r_i_3,
      O => reset_count_r0
    );
reset_count_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEE"
    )
    port map (
      I0 => SR(0),
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => tx_reset_i,
      O => n_0_reset_count_r_i_3
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => begin_r,
      I1 => count_8d_done_r,
      I2 => tx_reset_i,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => tx_reset_i,
      R => ready_r0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \^rx_polarity_i\,
      O => n_0_rx_polarity_r_i_1
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_rx_polarity_r_i_1,
      Q => \^rx_polarity_i\,
      R => '0'
    );
\soft_err_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect_i\,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL is
  port (
    MUX_SELECT : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL : entity is "aurora_8b10b_0_LEFT_ALIGN_CONTROL";
end aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL is
begin
\MUX_SELECT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => MUX_SELECT(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_MUX is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    stage_2_data_r : in STD_LOGIC_VECTOR ( 0 to 31 );
    MUX_SELECT : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    STORAGE_SELECT : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_MUX : entity is "aurora_8b10b_0_LEFT_ALIGN_MUX";
end aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_MUX;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_MUX is
  signal MUXED_DATA : STD_LOGIC_VECTOR ( 16 to 31 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal muxed_data_c : STD_LOGIC_VECTOR ( 0 to 15 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MUXED_DATA[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \MUXED_DATA[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \MUXED_DATA[11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \MUXED_DATA[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \MUXED_DATA[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \MUXED_DATA[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \MUXED_DATA[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \MUXED_DATA[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \MUXED_DATA[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \MUXED_DATA[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \MUXED_DATA[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \MUXED_DATA[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \MUXED_DATA[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MUXED_DATA[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MUXED_DATA[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \MUXED_DATA[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \STORAGE_DATA[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \STORAGE_DATA[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \STORAGE_DATA[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \STORAGE_DATA[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \STORAGE_DATA[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \STORAGE_DATA[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \STORAGE_DATA[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \STORAGE_DATA[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \STORAGE_DATA[17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \STORAGE_DATA[18]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \STORAGE_DATA[19]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \STORAGE_DATA[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \STORAGE_DATA[20]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \STORAGE_DATA[21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \STORAGE_DATA[22]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \STORAGE_DATA[23]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \STORAGE_DATA[24]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \STORAGE_DATA[25]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \STORAGE_DATA[26]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \STORAGE_DATA[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \STORAGE_DATA[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \STORAGE_DATA[29]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \STORAGE_DATA[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \STORAGE_DATA[30]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \STORAGE_DATA[31]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \STORAGE_DATA[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \STORAGE_DATA[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \STORAGE_DATA[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \STORAGE_DATA[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \STORAGE_DATA[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \STORAGE_DATA[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \STORAGE_DATA[9]_i_1\ : label is "soft_lutpair70";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\MUXED_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(16),
      I1 => stage_2_data_r(0),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(0)
    );
\MUXED_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(26),
      I1 => stage_2_data_r(10),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(10)
    );
\MUXED_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(27),
      I1 => stage_2_data_r(11),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(11)
    );
\MUXED_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(28),
      I1 => stage_2_data_r(12),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(12)
    );
\MUXED_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(29),
      I1 => stage_2_data_r(13),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(13)
    );
\MUXED_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(30),
      I1 => stage_2_data_r(14),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(14)
    );
\MUXED_DATA[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(31),
      I1 => stage_2_data_r(15),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(15)
    );
\MUXED_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(17),
      I1 => stage_2_data_r(1),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(1)
    );
\MUXED_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(18),
      I1 => stage_2_data_r(2),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(2)
    );
\MUXED_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(19),
      I1 => stage_2_data_r(3),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(3)
    );
\MUXED_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(20),
      I1 => stage_2_data_r(4),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(4)
    );
\MUXED_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(21),
      I1 => stage_2_data_r(5),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(5)
    );
\MUXED_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(22),
      I1 => stage_2_data_r(6),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(6)
    );
\MUXED_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(23),
      I1 => stage_2_data_r(7),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(7)
    );
\MUXED_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(24),
      I1 => stage_2_data_r(8),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(8)
    );
\MUXED_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => stage_2_data_r(25),
      I1 => stage_2_data_r(9),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(9)
    );
\MUXED_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(0),
      Q => \^q\(15),
      R => '0'
    );
\MUXED_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(10),
      Q => \^q\(5),
      R => '0'
    );
\MUXED_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(11),
      Q => \^q\(4),
      R => '0'
    );
\MUXED_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(12),
      Q => \^q\(3),
      R => '0'
    );
\MUXED_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(13),
      Q => \^q\(2),
      R => '0'
    );
\MUXED_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(14),
      Q => \^q\(1),
      R => '0'
    );
\MUXED_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(15),
      Q => \^q\(0),
      R => '0'
    );
\MUXED_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(16),
      Q => MUXED_DATA(16),
      R => '0'
    );
\MUXED_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(17),
      Q => MUXED_DATA(17),
      R => '0'
    );
\MUXED_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(18),
      Q => MUXED_DATA(18),
      R => '0'
    );
\MUXED_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(19),
      Q => MUXED_DATA(19),
      R => '0'
    );
\MUXED_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(1),
      Q => \^q\(14),
      R => '0'
    );
\MUXED_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(20),
      Q => MUXED_DATA(20),
      R => '0'
    );
\MUXED_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(21),
      Q => MUXED_DATA(21),
      R => '0'
    );
\MUXED_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(22),
      Q => MUXED_DATA(22),
      R => '0'
    );
\MUXED_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(23),
      Q => MUXED_DATA(23),
      R => '0'
    );
\MUXED_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(24),
      Q => MUXED_DATA(24),
      R => '0'
    );
\MUXED_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(25),
      Q => MUXED_DATA(25),
      R => '0'
    );
\MUXED_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(26),
      Q => MUXED_DATA(26),
      R => '0'
    );
\MUXED_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(27),
      Q => MUXED_DATA(27),
      R => '0'
    );
\MUXED_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(28),
      Q => MUXED_DATA(28),
      R => '0'
    );
\MUXED_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(29),
      Q => MUXED_DATA(29),
      R => '0'
    );
\MUXED_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(2),
      Q => \^q\(13),
      R => '0'
    );
\MUXED_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(30),
      Q => MUXED_DATA(30),
      R => '0'
    );
\MUXED_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(31),
      Q => MUXED_DATA(31),
      R => '0'
    );
\MUXED_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(3),
      Q => \^q\(12),
      R => '0'
    );
\MUXED_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(4),
      Q => \^q\(11),
      R => '0'
    );
\MUXED_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(5),
      Q => \^q\(10),
      R => '0'
    );
\MUXED_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(6),
      Q => \^q\(9),
      R => '0'
    );
\MUXED_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(7),
      Q => \^q\(8),
      R => '0'
    );
\MUXED_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(8),
      Q => \^q\(7),
      R => '0'
    );
\MUXED_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(9),
      Q => \^q\(6),
      R => '0'
    );
\STORAGE_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(16),
      I1 => \^q\(15),
      I2 => STORAGE_SELECT(1),
      O => D(31)
    );
\STORAGE_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(26),
      I1 => \^q\(5),
      I2 => STORAGE_SELECT(1),
      O => D(21)
    );
\STORAGE_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(27),
      I1 => \^q\(4),
      I2 => STORAGE_SELECT(1),
      O => D(20)
    );
\STORAGE_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(28),
      I1 => \^q\(3),
      I2 => STORAGE_SELECT(1),
      O => D(19)
    );
\STORAGE_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(29),
      I1 => \^q\(2),
      I2 => STORAGE_SELECT(1),
      O => D(18)
    );
\STORAGE_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(30),
      I1 => \^q\(1),
      I2 => STORAGE_SELECT(1),
      O => D(17)
    );
\STORAGE_DATA[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(31),
      I1 => \^q\(0),
      I2 => STORAGE_SELECT(1),
      O => D(16)
    );
\STORAGE_DATA[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(16),
      I1 => \^q\(15),
      I2 => STORAGE_SELECT(0),
      O => D(15)
    );
\STORAGE_DATA[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(17),
      I1 => \^q\(14),
      I2 => STORAGE_SELECT(0),
      O => D(14)
    );
\STORAGE_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(18),
      I1 => \^q\(13),
      I2 => STORAGE_SELECT(0),
      O => D(13)
    );
\STORAGE_DATA[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(19),
      I1 => \^q\(12),
      I2 => STORAGE_SELECT(0),
      O => D(12)
    );
\STORAGE_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(17),
      I1 => \^q\(14),
      I2 => STORAGE_SELECT(1),
      O => D(30)
    );
\STORAGE_DATA[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(20),
      I1 => \^q\(11),
      I2 => STORAGE_SELECT(0),
      O => D(11)
    );
\STORAGE_DATA[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(21),
      I1 => \^q\(10),
      I2 => STORAGE_SELECT(0),
      O => D(10)
    );
\STORAGE_DATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(22),
      I1 => \^q\(9),
      I2 => STORAGE_SELECT(0),
      O => D(9)
    );
\STORAGE_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(23),
      I1 => \^q\(8),
      I2 => STORAGE_SELECT(0),
      O => D(8)
    );
\STORAGE_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(24),
      I1 => \^q\(7),
      I2 => STORAGE_SELECT(0),
      O => D(7)
    );
\STORAGE_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(25),
      I1 => \^q\(6),
      I2 => STORAGE_SELECT(0),
      O => D(6)
    );
\STORAGE_DATA[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(26),
      I1 => \^q\(5),
      I2 => STORAGE_SELECT(0),
      O => D(5)
    );
\STORAGE_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(27),
      I1 => \^q\(4),
      I2 => STORAGE_SELECT(0),
      O => D(4)
    );
\STORAGE_DATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(28),
      I1 => \^q\(3),
      I2 => STORAGE_SELECT(0),
      O => D(3)
    );
\STORAGE_DATA[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(29),
      I1 => \^q\(2),
      I2 => STORAGE_SELECT(0),
      O => D(2)
    );
\STORAGE_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(18),
      I1 => \^q\(13),
      I2 => STORAGE_SELECT(1),
      O => D(29)
    );
\STORAGE_DATA[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(30),
      I1 => \^q\(1),
      I2 => STORAGE_SELECT(0),
      O => D(1)
    );
\STORAGE_DATA[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(31),
      I1 => \^q\(0),
      I2 => STORAGE_SELECT(0),
      O => D(0)
    );
\STORAGE_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(19),
      I1 => \^q\(12),
      I2 => STORAGE_SELECT(1),
      O => D(28)
    );
\STORAGE_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(20),
      I1 => \^q\(11),
      I2 => STORAGE_SELECT(1),
      O => D(27)
    );
\STORAGE_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(21),
      I1 => \^q\(10),
      I2 => STORAGE_SELECT(1),
      O => D(26)
    );
\STORAGE_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(22),
      I1 => \^q\(9),
      I2 => STORAGE_SELECT(1),
      O => D(25)
    );
\STORAGE_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(23),
      I1 => \^q\(8),
      I2 => STORAGE_SELECT(1),
      O => D(24)
    );
\STORAGE_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(24),
      I1 => \^q\(7),
      I2 => STORAGE_SELECT(1),
      O => D(23)
    );
\STORAGE_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => MUXED_DATA(25),
      I1 => \^q\(6),
      I2 => STORAGE_SELECT(1),
      O => D(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_LL_TO_AXI is
  port (
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_eof : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_LL_TO_AXI : entity is "aurora_8b10b_0_LL_TO_AXI";
end aurora_8b10b_0_aurora_8b10b_0_LL_TO_AXI;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_LL_TO_AXI is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[1]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[3]_INST_0\ : label is "soft_lutpair124";
begin
\m_axi_rx_tkeep[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => rx_eof,
      I1 => Q(0),
      I2 => Q(1),
      O => m_axi_rx_tkeep(2)
    );
\m_axi_rx_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_eof,
      I1 => Q(1),
      O => m_axi_rx_tkeep(1)
    );
\m_axi_rx_tkeep[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => rx_eof,
      I1 => Q(1),
      I2 => Q(0),
      O => m_axi_rx_tkeep(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_OUTPUT_MUX is
  port (
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_OUTPUT_MUX : entity is "aurora_8b10b_0_OUTPUT_MUX";
end aurora_8b10b_0_aurora_8b10b_0_OUTPUT_MUX;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_OUTPUT_MUX is
  signal output_data_c : STD_LOGIC_VECTOR ( 16 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OUTPUT_DATA[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[18]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[19]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[20]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[21]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[24]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[25]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[26]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[28]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[29]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[30]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[31]_i_1\ : label is "soft_lutpair45";
begin
\OUTPUT_DATA[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(15),
      I1 => Q(15),
      I2 => I2,
      O => output_data_c(16)
    );
\OUTPUT_DATA[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(14),
      I1 => Q(14),
      I2 => I2,
      O => output_data_c(17)
    );
\OUTPUT_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(13),
      I1 => Q(13),
      I2 => I2,
      O => output_data_c(18)
    );
\OUTPUT_DATA[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(12),
      I1 => Q(12),
      I2 => I2,
      O => output_data_c(19)
    );
\OUTPUT_DATA[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(11),
      I1 => Q(11),
      I2 => I2,
      O => output_data_c(20)
    );
\OUTPUT_DATA[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(10),
      I1 => Q(10),
      I2 => I2,
      O => output_data_c(21)
    );
\OUTPUT_DATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(9),
      I1 => Q(9),
      I2 => I2,
      O => output_data_c(22)
    );
\OUTPUT_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(8),
      I1 => Q(8),
      I2 => I2,
      O => output_data_c(23)
    );
\OUTPUT_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(7),
      I1 => Q(7),
      I2 => I2,
      O => output_data_c(24)
    );
\OUTPUT_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(6),
      I1 => Q(6),
      I2 => I2,
      O => output_data_c(25)
    );
\OUTPUT_DATA[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(5),
      I1 => Q(5),
      I2 => I2,
      O => output_data_c(26)
    );
\OUTPUT_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(4),
      I1 => Q(4),
      I2 => I2,
      O => output_data_c(27)
    );
\OUTPUT_DATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(3),
      I1 => Q(3),
      I2 => I2,
      O => output_data_c(28)
    );
\OUTPUT_DATA[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(2),
      I1 => Q(2),
      I2 => I2,
      O => output_data_c(29)
    );
\OUTPUT_DATA[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(1),
      I1 => Q(1),
      I2 => I2,
      O => output_data_c(30)
    );
\OUTPUT_DATA[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I1(0),
      I1 => Q(0),
      I2 => I2,
      O => output_data_c(31)
    );
\OUTPUT_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(31),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\OUTPUT_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(21),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\OUTPUT_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(20),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\OUTPUT_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(19),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\OUTPUT_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(18),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\OUTPUT_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(17),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\OUTPUT_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(16),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\OUTPUT_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(16),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\OUTPUT_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(17),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\OUTPUT_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(18),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\OUTPUT_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(19),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\OUTPUT_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(30),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\OUTPUT_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(20),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\OUTPUT_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(21),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\OUTPUT_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(22),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\OUTPUT_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(23),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\OUTPUT_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(24),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\OUTPUT_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(25),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\OUTPUT_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(26),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\OUTPUT_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(27),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\OUTPUT_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(28),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\OUTPUT_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(29),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\OUTPUT_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(29),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\OUTPUT_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(30),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\OUTPUT_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(31),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\OUTPUT_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(28),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\OUTPUT_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(27),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\OUTPUT_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(26),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\OUTPUT_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(25),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\OUTPUT_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(24),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\OUTPUT_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(23),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\OUTPUT_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(22),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL : entity is "aurora_8b10b_0_OUTPUT_SWITCH_CONTROL";
end aurora_8b10b_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL is
begin
\OUTPUT_SELECT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => O1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_RX_LL_DEFRAMER is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    S11_in : in STD_LOGIC;
    S1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    START_RX : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_RX_LL_DEFRAMER : entity is "aurora_8b10b_0_RX_LL_DEFRAMER";
end aurora_8b10b_0_aurora_8b10b_0_RX_LL_DEFRAMER;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_RX_LL_DEFRAMER is
  signal after_scp_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal in_frame_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal in_frame_r : STD_LOGIC;
  signal \n_0_DEFRAMED_DATA_V[0]_i_1\ : STD_LOGIC;
  signal \n_0_DEFRAMED_DATA_V[1]_i_1\ : STD_LOGIC;
  signal n_0_stage_2_frame_err_r_i_2 : STD_LOGIC;
  signal stage_1_after_scp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_data_v_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_in_frame_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal NLW_data_after_start_muxcy_0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_data_after_start_muxcy_0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_after_start_muxcy_0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in_frame_muxcy_0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \MUX_SELECT[2]_i_1\ : label is "soft_lutpair53";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_after_start_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_after_start_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of in_frame_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of in_frame_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of stage_2_end_after_start_r_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of stage_2_end_before_start_r_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of stage_2_start_with_data_r_i_1 : label is "soft_lutpair53";
begin
\AFTER_SCP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => after_scp_c(0),
      Q => stage_1_after_scp_r(0),
      R => SR(0)
    );
\AFTER_SCP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => after_scp_c(1),
      Q => stage_1_after_scp_r(1),
      R => SR(0)
    );
\COUNT[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => O6(1)
    );
\COUNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => O6(0)
    );
\DEFRAMED_DATA_V[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => in_frame_c(0),
      I1 => O13(1),
      O => \n_0_DEFRAMED_DATA_V[0]_i_1\
    );
\DEFRAMED_DATA_V[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => in_frame_c(1),
      I1 => O13(0),
      O => \n_0_DEFRAMED_DATA_V[1]_i_1\
    );
\DEFRAMED_DATA_V_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_DEFRAMED_DATA_V[0]_i_1\,
      Q => stage_1_data_v_r(0),
      R => SR(0)
    );
\DEFRAMED_DATA_V_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_DEFRAMED_DATA_V[1]_i_1\,
      Q => stage_1_data_v_r(1),
      R => SR(0)
    );
\IN_FRAME_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => in_frame_r,
      Q => stage_1_in_frame_r(0),
      R => SR(0)
    );
\IN_FRAME_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => in_frame_c(0),
      Q => stage_1_in_frame_r(1),
      R => SR(0)
    );
\MUX_SELECT[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => O5
    );
data_after_start_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => after_scp_c(1),
      CO(0) => after_scp_c(0),
      CYINIT => '0',
      DI(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_DI_UNCONNECTED(3 downto 2),
      DI(1) => '1',
      DI(0) => '1',
      O(3 downto 0) => NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => S1,
      S(0) => S11_in
    );
in_frame_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => in_frame_c(1),
      CO(0) => in_frame_c(0),
      CYINIT => in_frame_r,
      DI(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_DI_UNCONNECTED(3 downto 2),
      DI(1) => D(0),
      DI(0) => D(1),
      O(3 downto 0) => NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => I2,
      S(0) => I1
    );
in_frame_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => in_frame_c(1),
      Q => in_frame_r,
      R => SR(0)
    );
stage_2_end_after_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => stage_1_after_scp_r(1),
      I1 => Q(0),
      I2 => stage_1_after_scp_r(0),
      I3 => Q(1),
      O => O4
    );
stage_2_end_before_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => stage_1_after_scp_r(1),
      I1 => Q(0),
      I2 => stage_1_after_scp_r(0),
      I3 => Q(1),
      O => O3
    );
stage_2_frame_err_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => n_0_stage_2_frame_err_r_i_2,
      I1 => START_RX,
      O => O1
    );
stage_2_frame_err_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
    port map (
      I0 => Q(1),
      I1 => stage_1_in_frame_r(0),
      I2 => I3(1),
      I3 => Q(0),
      I4 => stage_1_in_frame_r(1),
      I5 => I3(0),
      O => n_0_stage_2_frame_err_r_i_2
    );
stage_2_start_with_data_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => stage_1_after_scp_r(1),
      I1 => stage_1_data_v_r(1),
      I2 => stage_1_after_scp_r(0),
      I3 => stage_1_data_v_r(0),
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_SIDEBAND_OUTPUT is
  port (
    SRC_RDY_N : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    EOF_N : out STD_LOGIC;
    stage_3_end_storage_r : out STD_LOGIC;
    FRAME_ERR_RESULT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    end_storage_r0 : in STD_LOGIC;
    FRAME_ERR_RESULT0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    START_RX : in STD_LOGIC;
    stage_2_pad_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_SIDEBAND_OUTPUT : entity is "aurora_8b10b_0_SIDEBAND_OUTPUT";
end aurora_8b10b_0_aurora_8b10b_0_SIDEBAND_OUTPUT;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_SIDEBAND_OUTPUT is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_RX_REM[1]_i_1\ : STD_LOGIC;
  signal n_0_SRC_RDY_N_i_2 : STD_LOGIC;
  signal n_0_pad_storage_r_i_1 : STD_LOGIC;
  signal n_0_pad_storage_r_reg : STD_LOGIC;
  signal \^stage_3_end_storage_r\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  stage_3_end_storage_r <= \^stage_3_end_storage_r\;
EOF_N_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => EOF_N,
      R => '0'
    );
FRAME_ERR_RESULT_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => FRAME_ERR_RESULT0,
      Q => FRAME_ERR_RESULT,
      R => '0'
    );
\RX_REM[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
    port map (
      I0 => stage_2_pad_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^stage_3_end_storage_r\,
      I3 => n_0_pad_storage_r_reg,
      O => \n_0_RX_REM[1]_i_1\
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5(0),
      Q => O1(1),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_REM[1]_i_1\,
      Q => O1(0),
      R => '0'
    );
SRC_RDY_N_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I2,
      I1 => START_RX,
      O => \^sr\(0)
    );
SRC_RDY_N_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => stage_2_end_before_start_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^stage_3_end_storage_r\,
      I3 => I3,
      O => n_0_SRC_RDY_N_i_2
    );
SRC_RDY_N_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_SRC_RDY_N_i_2,
      Q => SRC_RDY_N,
      S => \^sr\(0)
    );
end_storage_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => end_storage_r0,
      Q => \^stage_3_end_storage_r\,
      R => \^sr\(0)
    );
pad_storage_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30203000"
    )
    port map (
      I0 => n_0_SRC_RDY_N_i_2,
      I1 => I2,
      I2 => START_RX,
      I3 => stage_2_pad_r,
      I4 => n_0_pad_storage_r_reg,
      O => n_0_pad_storage_r_i_1
    );
pad_storage_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_pad_storage_r_i_1,
      Q => n_0_pad_storage_r_reg,
      R => '0'
    );
\storage_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => \^stage_3_end_storage_r\,
      I2 => Q(0),
      I3 => I4(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_STORAGE_CE_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_STORAGE_CE_CONTROL : entity is "aurora_8b10b_0_STORAGE_CE_CONTROL";
end aurora_8b10b_0_aurora_8b10b_0_STORAGE_CE_CONTROL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_STORAGE_CE_CONTROL is
begin
\STORAGE_CE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\STORAGE_CE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_3_end_storage_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL : entity is "aurora_8b10b_0_STORAGE_COUNT_CONTROL";
end aurora_8b10b_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of EOF_N_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of FRAME_ERR_RESULT_i_2 : label is "soft_lutpair80";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
EOF_N_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000777F"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => stage_2_end_before_start_r,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => stage_3_end_storage_r,
      O => O2
    );
FRAME_ERR_RESULT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => O3
    );
\OUTPUT_SELECT[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => I1(0),
      I3 => I1(1),
      I4 => stage_2_start_with_data_r,
      I5 => stage_3_end_storage_r,
      O => O1
    );
\STORAGE_CE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => I1(0),
      I2 => I1(1),
      I3 => stage_2_start_with_data_r,
      I4 => stage_3_end_storage_r,
      I5 => \^q\(1),
      O => D(0)
    );
\storage_count_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(1),
      Q => \^q\(1),
      R => SR(0)
    );
\storage_count_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(0),
      Q => \^q\(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_STORAGE_MUX is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_STORAGE_MUX : entity is "aurora_8b10b_0_STORAGE_MUX";
end aurora_8b10b_0_aurora_8b10b_0_STORAGE_MUX;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_STORAGE_MUX is
begin
\STORAGE_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\STORAGE_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\STORAGE_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\STORAGE_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\STORAGE_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\STORAGE_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\STORAGE_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\STORAGE_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\STORAGE_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\STORAGE_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\STORAGE_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\STORAGE_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\STORAGE_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\STORAGE_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\STORAGE_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\STORAGE_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\STORAGE_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\STORAGE_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\STORAGE_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\STORAGE_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\STORAGE_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\STORAGE_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\STORAGE_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\STORAGE_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\STORAGE_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\STORAGE_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\STORAGE_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\STORAGE_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\STORAGE_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\STORAGE_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\STORAGE_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\STORAGE_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(1),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL is
  port (
    STORAGE_SELECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_3_end_storage_r : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL : entity is "aurora_8b10b_0_STORAGE_SWITCH_CONTROL";
end aurora_8b10b_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL is
  signal \n_0_STORAGE_SELECT[4]_i_1\ : STD_LOGIC;
  signal \n_0_STORAGE_SELECT[9]_i_1\ : STD_LOGIC;
begin
\STORAGE_SELECT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => I1(0),
      I1 => I1(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => stage_3_end_storage_r,
      I5 => stage_2_start_with_data_r,
      O => \n_0_STORAGE_SELECT[4]_i_1\
    );
\STORAGE_SELECT[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF14"
    )
    port map (
      I0 => Q(0),
      I1 => I1(0),
      I2 => I1(1),
      I3 => stage_3_end_storage_r,
      I4 => stage_2_start_with_data_r,
      O => \n_0_STORAGE_SELECT[9]_i_1\
    );
\STORAGE_SELECT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_STORAGE_SELECT[4]_i_1\,
      Q => STORAGE_SELECT(1),
      R => '0'
    );
\STORAGE_SELECT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_STORAGE_SELECT[9]_i_1\,
      Q => STORAGE_SELECT(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_SYM_DEC_4BYTE is
  port (
    RX_NEG : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    GOT_V : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1 : out STD_LOGIC;
    S11_in : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    gen_spa_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_SYM_DEC_4BYTE : entity is "aurora_8b10b_0_SYM_DEC_4BYTE";
end aurora_8b10b_0_aurora_8b10b_0_SYM_DEC_4BYTE;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_SYM_DEC_4BYTE is
  signal \^o10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_ECP0 : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_PAD : STD_LOGIC_VECTOR ( 0 to 1 );
  signal RX_SCP0 : STD_LOGIC;
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_v_c : STD_LOGIC;
  signal n_0_GOT_V_i_2 : STD_LOGIC;
  signal n_0_RX_CC_i_2 : STD_LOGIC;
  signal n_0_RX_CC_i_3 : STD_LOGIC;
  signal \n_0_RX_ECP[1]_i_1\ : STD_LOGIC;
  signal \n_0_RX_SCP[1]_i_1\ : STD_LOGIC;
  signal n_0_RX_SPA_i_2 : STD_LOGIC;
  signal n_0_RX_SP_i_2 : STD_LOGIC;
  signal n_0_RX_SP_i_3 : STD_LOGIC;
  signal n_0_first_v_received_r_i_1 : STD_LOGIC;
  signal \n_0_left_align_select_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_left_align_select_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 1 to 7 );
  signal rx_cc_r0 : STD_LOGIC;
  signal rx_ecp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_ecp_d_r0 : STD_LOGIC;
  signal rx_pad_d_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rx_pad_d_r0 : STD_LOGIC;
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_neg_d_r0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_spa_r0 : STD_LOGIC;
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_v_d_r0 : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RX_CC_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \RX_PAD[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \RX_PAD[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \RX_PE_DATA_V[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \RX_PE_DATA_V[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of RX_SP_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rx_cc_r[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rx_pad_d_r[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rx_pad_d_r[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rx_scp_d_r[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rx_scp_d_r[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rx_scp_d_r[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rx_spa_r[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rx_spa_r[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rx_spa_r[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rx_spa_r[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rx_spa_r[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rx_v_d_r[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1\ : label is "soft_lutpair20";
begin
  O10(7 downto 0) <= \^o10\(7 downto 0);
  O11(7 downto 0) <= \^o11\(7 downto 0);
  O12(7 downto 0) <= \^o12\(7 downto 0);
  O3(1 downto 0) <= \^o3\(1 downto 0);
  O5 <= \^o5\;
  O6(0) <= \^o6\(0);
  O7 <= \^o7\;
  O8(7 downto 0) <= \^o8\(7 downto 0);
  O9(7 downto 0) <= \^o9\(7 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  first_v_received_r <= \^first_v_received_r\;
GOT_V_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_GOT_V_i_2,
      I2 => rx_v_d_r(7),
      I3 => rx_spa_r(1),
      O => got_v_c
    );
GOT_V_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(0),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(3),
      I3 => rx_v_d_r(2),
      I4 => rx_v_d_r(5),
      I5 => rx_v_d_r(4),
      O => n_0_GOT_V_i_2
    );
GOT_V_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => got_v_c,
      Q => GOT_V,
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_RX_CC_i_2,
      I1 => n_0_RX_CC_i_3,
      I2 => \n_0_rx_pe_control_r_reg[3]\,
      I3 => \n_0_rx_pe_control_r_reg[2]\,
      I4 => rx_ecp_d_r(4),
      I5 => rx_scp_d_r(6),
      O => RX_CC0
    );
RX_CC_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      I1 => \n_0_rx_pe_control_r_reg[1]\,
      O => n_0_RX_CC_i_2
    );
RX_CC_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(1),
      I1 => rx_cc_r(3),
      I2 => rx_cc_r(7),
      I3 => rx_scp_d_r(2),
      I4 => rx_cc_r(5),
      I5 => rx_ecp_d_r(0),
      O => n_0_RX_CC_i_3
    );
RX_CC_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_CC0,
      Q => D(0),
      R => '0'
    );
\RX_ECP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[1]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => rx_scp_d_r(2),
      I3 => rx_ecp_d_r(1),
      I4 => rx_ecp_d_r(0),
      I5 => rx_ecp_d_r(3),
      O => RX_ECP0
    );
\RX_ECP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_scp_d_r(6),
      I1 => rx_ecp_d_r(4),
      I2 => \n_0_rx_pe_control_r_reg[2]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      I4 => rx_ecp_d_r(5),
      I5 => rx_ecp_d_r(7),
      O => \n_0_RX_ECP[1]_i_1\
    );
\RX_ECP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_ECP0,
      Q => \^q\(1),
      R => '0'
    );
\RX_ECP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_ECP[1]_i_1\,
      Q => \^q\(0),
      R => '0'
    );
RX_NEG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => \n_0_rx_pe_control_r_reg[1]\,
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PAD[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      I1 => rx_pad_d_r(0),
      I2 => rx_spa_r(3),
      I3 => \n_0_rx_pe_control_r_reg[1]\,
      O => p_3_out(1)
    );
\RX_PAD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => rx_pad_d_r(2),
      I2 => rx_spa_r(7),
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => p_3_out(0)
    );
\RX_PAD_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_3_out(1),
      Q => RX_PAD(0),
      R => '0'
    );
\RX_PAD_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_3_out(0),
      Q => RX_PAD(1),
      R => '0'
    );
\RX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      O => p_1_out(1)
    );
\RX_PE_DATA_V[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      O => p_1_out(0)
    );
\RX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_out(1),
      Q => O13(1),
      R => '0'
    );
\RX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_out(0),
      Q => O13(0),
      R => '0'
    );
\RX_SCP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[1]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => rx_spa_r(1),
      I3 => rx_scp_d_r(2),
      I4 => rx_scp_d_r(3),
      I5 => rx_scp_d_r(0),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[3]\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => rx_spa_r(5),
      I3 => rx_scp_d_r(6),
      I4 => rx_scp_d_r(7),
      I5 => rx_scp_d_r(4),
      O => \n_0_RX_SCP[1]_i_1\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SCP0,
      Q => \^o3\(1),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_SCP[1]_i_1\,
      Q => \^o3\(0),
      R => '0'
    );
RX_SPA_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_RX_SPA_i_2,
      I2 => rx_spa_r(4),
      I3 => rx_spa_r(2),
      O => RX_SPA0
    );
RX_SPA_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(7),
      I1 => rx_spa_r(3),
      I2 => rx_spa_r(1),
      I3 => rx_spa_r(0),
      I4 => rx_spa_r(5),
      I5 => rx_spa_r(6),
      O => n_0_RX_SPA_i_2
    );
RX_SPA_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
RX_SP_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_RX_SP_i_3,
      I2 => rx_sp_r(4),
      I3 => rx_sp_r(6),
      O => RX_SP0
    );
RX_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => \n_0_rx_pe_control_r_reg[1]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => n_0_RX_SP_i_2
    );
RX_SP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(5),
      I1 => rx_sp_r(7),
      I2 => rx_spa_r(1),
      I3 => rx_spa_r(0),
      I4 => rx_sp_r(2),
      I5 => rx_sp_r(3),
      O => n_0_RX_SP_i_3
    );
RX_SP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
\counter3_r_reg[2]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
data_after_start_muxcy_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(1),
      O => S11_in
    );
data_after_start_muxcy_1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => S1
    );
first_v_received_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_GOT_V_i_2,
      I2 => rx_v_d_r(7),
      I3 => rx_spa_r(1),
      I4 => lane_up,
      I5 => \^first_v_received_r\,
      O => n_0_first_v_received_r_i_1
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_first_v_received_r_i_1,
      Q => \^first_v_received_r\,
      R => '0'
    );
in_frame_muxcy_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^o3\(1),
      O => O4
    );
in_frame_muxcy_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^o3\(0),
      O => O2
    );
\left_align_select_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFB10114010"
    )
    port map (
      I0 => I1,
      I1 => RXCHARISK(0),
      I2 => RXCHARISK(2),
      I3 => RXCHARISK(1),
      I4 => RXCHARISK(3),
      I5 => \^o7\,
      O => \n_0_left_align_select_r[0]_i_1\
    );
\left_align_select_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFEB10110500"
    )
    port map (
      I0 => I1,
      I1 => RXCHARISK(0),
      I2 => RXCHARISK(2),
      I3 => RXCHARISK(1),
      I4 => RXCHARISK(3),
      I5 => \^o5\,
      O => \n_0_left_align_select_r[1]_i_1\
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_left_align_select_r[0]_i_1\,
      Q => \^o7\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_left_align_select_r[1]_i_1\,
      Q => \^o5\,
      R => '0'
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(3),
      Q => \^o6\(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(24),
      Q => \^o8\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(8),
      Q => \n_0_previous_cycle_data_r_reg[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(9),
      Q => \n_0_previous_cycle_data_r_reg[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(10),
      Q => \n_0_previous_cycle_data_r_reg[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(11),
      Q => \n_0_previous_cycle_data_r_reg[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(25),
      Q => \^o8\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(12),
      Q => \n_0_previous_cycle_data_r_reg[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(13),
      Q => \n_0_previous_cycle_data_r_reg[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(14),
      Q => \n_0_previous_cycle_data_r_reg[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(15),
      Q => \n_0_previous_cycle_data_r_reg[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(26),
      Q => \^o8\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(27),
      Q => \^o8\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(28),
      Q => \^o8\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(29),
      Q => \^o8\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(30),
      Q => \^o8\(6),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(31),
      Q => \^o8\(7),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(17),
      Q => p_2_in(1),
      R => '0'
    );
\rx_cc_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o12\(3),
      I1 => \^o12\(2),
      I2 => \^o12\(1),
      I3 => \^o12\(0),
      O => rx_cc_r0
    );
\rx_cc_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o11\(3),
      I1 => \^o11\(2),
      I2 => \^o11\(1),
      I3 => \^o11\(0),
      O => \n_0_rx_cc_r[3]_i_1\
    );
\rx_cc_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o10\(3),
      I1 => \^o10\(2),
      I2 => \^o10\(1),
      I3 => \^o10\(0),
      O => \n_0_rx_cc_r[5]_i_1\
    );
\rx_cc_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(2),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_cc_r[7]_i_1\
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r0,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[3]_i_1\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[5]_i_1\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[7]_i_1\,
      Q => rx_cc_r(7),
      R => '0'
    );
\rx_ecp_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o12\(5),
      I1 => \^o12\(4),
      I2 => \^o12\(6),
      I3 => \^o12\(7),
      O => rx_ecp_d_r0
    );
\rx_ecp_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o12\(1),
      I1 => \^o12\(2),
      I2 => \^o12\(3),
      I3 => \^o12\(0),
      O => \n_0_rx_ecp_d_r[1]_i_1\
    );
\rx_ecp_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o11\(0),
      I1 => \^o11\(2),
      I2 => \^o11\(3),
      I3 => \^o11\(1),
      O => \n_0_rx_ecp_d_r[3]_i_1\
    );
\rx_ecp_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o10\(5),
      I1 => \^o10\(4),
      I2 => \^o10\(6),
      I3 => \^o10\(7),
      O => \n_0_rx_ecp_d_r[4]_i_1\
    );
\rx_ecp_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o10\(1),
      I1 => \^o10\(2),
      I2 => \^o10\(3),
      I3 => \^o10\(0),
      O => \n_0_rx_ecp_d_r[5]_i_1\
    );
\rx_ecp_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(0),
      I1 => \^o9\(2),
      I2 => \^o9\(3),
      I3 => \^o9\(1),
      O => \n_0_rx_ecp_d_r[7]_i_1\
    );
\rx_ecp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_ecp_d_r0,
      Q => rx_ecp_d_r(0),
      R => '0'
    );
\rx_ecp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_ecp_d_r[1]_i_1\,
      Q => rx_ecp_d_r(1),
      R => '0'
    );
\rx_ecp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_ecp_d_r[3]_i_1\,
      Q => rx_ecp_d_r(3),
      R => '0'
    );
\rx_ecp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_ecp_d_r[4]_i_1\,
      Q => rx_ecp_d_r(4),
      R => '0'
    );
\rx_ecp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_ecp_d_r[5]_i_1\,
      Q => rx_ecp_d_r(5),
      R => '0'
    );
\rx_ecp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_ecp_d_r[7]_i_1\,
      Q => rx_ecp_d_r(7),
      R => '0'
    );
\rx_pad_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o11\(6),
      I1 => \^o11\(5),
      I2 => \^o11\(7),
      I3 => \^o11\(4),
      O => rx_pad_d_r0
    );
\rx_pad_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(5),
      I2 => \^o9\(7),
      I3 => \^o9\(4),
      O => \n_0_rx_pad_d_r[2]_i_1\
    );
\rx_pad_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pad_d_r0,
      Q => rx_pad_d_r(0),
      R => '0'
    );
\rx_pad_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_pad_d_r[2]_i_1\,
      Q => rx_pad_d_r(2),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => \n_0_rx_pe_control_r_reg[0]\,
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => \n_0_rx_pe_control_r_reg[1]\,
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => '0'
    );
\rx_scp_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o12\(7),
      I1 => \^o12\(5),
      I2 => \^o12\(6),
      I3 => \^o12\(4),
      O => \n_0_rx_scp_d_r[0]_i_1\
    );
\rx_scp_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o11\(5),
      I1 => \^o11\(4),
      I2 => \^o11\(6),
      I3 => \^o11\(7),
      O => \n_0_rx_scp_d_r[2]_i_1\
    );
\rx_scp_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o11\(2),
      I1 => \^o11\(3),
      I2 => \^o11\(1),
      I3 => \^o11\(0),
      O => \n_0_rx_scp_d_r[3]_i_1\
    );
\rx_scp_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o10\(7),
      I1 => \^o10\(5),
      I2 => \^o10\(6),
      I3 => \^o10\(4),
      O => \n_0_rx_scp_d_r[4]_i_1\
    );
\rx_scp_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(4),
      I2 => \^o9\(6),
      I3 => \^o9\(7),
      O => \n_0_rx_scp_d_r[6]_i_1\
    );
\rx_scp_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_scp_d_r[7]_i_1\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[0]_i_1\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[2]_i_1\,
      Q => rx_scp_d_r(2),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[3]_i_1\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[4]_i_1\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[6]_i_1\,
      Q => rx_scp_d_r(6),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[7]_i_1\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o11\(6),
      I1 => \^o11\(7),
      I2 => \^o11\(5),
      I3 => \^o11\(4),
      O => rx_sp_r114_in
    );
\rx_sp_neg_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o11\(3),
      I1 => \^o11\(1),
      I2 => \^o11\(2),
      I3 => \^o11\(0),
      O => rx_sp_r111_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
\rx_sp_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \^o11\(5),
      I1 => \^o11\(6),
      I2 => \^o11\(4),
      I3 => \^o11\(7),
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \^o11\(3),
      I1 => \^o11\(1),
      I2 => \^o11\(2),
      I3 => \^o11\(0),
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \^o10\(7),
      I1 => \^o10\(5),
      I2 => \^o10\(6),
      I3 => \^o10\(4),
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \^o10\(3),
      I1 => \^o10\(2),
      I2 => \^o10\(1),
      I3 => \^o10\(0),
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \^o9\(7),
      I1 => \^o9\(5),
      I2 => \^o9\(6),
      I3 => \^o9\(4),
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(2),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => p_8_out(0)
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
\rx_spa_neg_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o11\(5),
      I1 => \^o11\(6),
      I2 => \^o11\(7),
      I3 => \^o11\(4),
      O => rx_spa_neg_d_r0
    );
\rx_spa_neg_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o11\(2),
      I1 => \^o11\(3),
      I2 => \^o11\(1),
      I3 => \^o11\(0),
      O => \n_0_rx_spa_neg_d_r[1]_i_1\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_neg_d_r0,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_neg_d_r[1]_i_1\,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
\rx_spa_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o12\(6),
      I1 => \^o12\(7),
      I2 => \^o12\(5),
      I3 => \^o12\(4),
      O => \n_0_rx_spa_r[0]_i_1\
    );
\rx_spa_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o12\(1),
      I1 => \^o12\(0),
      I2 => \^o12\(2),
      I3 => \^o12\(3),
      O => \n_0_rx_spa_r[1]_i_1\
    );
\rx_spa_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o11\(6),
      I1 => \^o11\(7),
      I2 => \^o11\(5),
      I3 => \^o11\(4),
      O => rx_spa_r0
    );
\rx_spa_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o11\(1),
      I1 => \^o11\(0),
      I2 => \^o11\(2),
      I3 => \^o11\(3),
      O => \n_0_rx_spa_r[3]_i_1\
    );
\rx_spa_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o10\(6),
      I1 => \^o10\(7),
      I2 => \^o10\(5),
      I3 => \^o10\(4),
      O => \n_0_rx_spa_r[4]_i_1\
    );
\rx_spa_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o10\(1),
      I1 => \^o10\(0),
      I2 => \^o10\(2),
      I3 => \^o10\(3),
      O => \n_0_rx_spa_r[5]_i_1\
    );
\rx_spa_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(7),
      I2 => \^o9\(5),
      I3 => \^o9\(4),
      O => \n_0_rx_spa_r[6]_i_1\
    );
\rx_spa_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(0),
      I2 => \^o9\(2),
      I3 => \^o9\(3),
      O => \n_0_rx_spa_r[7]_i_1\
    );
\rx_spa_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[0]_i_1\,
      Q => rx_spa_r(0),
      R => '0'
    );
\rx_spa_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[1]_i_1\,
      Q => rx_spa_r(1),
      R => '0'
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_r0,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[3]_i_1\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[4]_i_1\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[5]_i_1\,
      Q => rx_spa_r(5),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[6]_i_1\,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[7]_i_1\,
      Q => rx_spa_r(7),
      R => '0'
    );
\rx_v_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o11\(4),
      I1 => \^o11\(6),
      I2 => \^o11\(7),
      I3 => \^o11\(5),
      O => rx_v_d_r0
    );
\rx_v_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o11\(2),
      I1 => \^o11\(1),
      I2 => \^o11\(3),
      I3 => \^o11\(0),
      O => \n_0_rx_v_d_r[3]_i_1\
    );
\rx_v_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o10\(4),
      I1 => \^o10\(6),
      I2 => \^o10\(7),
      I3 => \^o10\(5),
      O => \n_0_rx_v_d_r[4]_i_1\
    );
\rx_v_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o10\(2),
      I1 => \^o10\(1),
      I2 => \^o10\(3),
      I3 => \^o10\(0),
      O => \n_0_rx_v_d_r[5]_i_1\
    );
\rx_v_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(4),
      I1 => \^o9\(6),
      I2 => \^o9\(7),
      I3 => \^o9\(5),
      O => \n_0_rx_v_d_r[6]_i_1\
    );
\rx_v_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(1),
      I2 => \^o9\(3),
      I3 => \^o9\(0),
      O => \n_0_rx_v_d_r[7]_i_1\
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_v_d_r0,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[3]_i_1\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[4]_i_1\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[5]_i_1\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[6]_i_1\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[7]_i_1\,
      Q => rx_v_d_r(7),
      R => '0'
    );
stage_1_pad_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_PAD(0),
      I1 => RX_PAD(1),
      O => O1
    );
\word_aligned_control_bits_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(0),
      I1 => previous_cycle_control_r(2),
      I2 => \^o5\,
      I3 => previous_cycle_control_r(1),
      I4 => \^o7\,
      I5 => RXCHARISK(0),
      O => \n_0_word_aligned_control_bits_r[0]_i_1\
    );
\word_aligned_control_bits_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXCHARISK(0),
      I1 => previous_cycle_control_r(1),
      I2 => \^o5\,
      I3 => \^o6\(0),
      I4 => \^o7\,
      I5 => RXCHARISK(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[0]_i_1\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[1]_i_1\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(7),
      I1 => \n_0_previous_cycle_data_r_reg[23]\,
      I2 => \^o5\,
      I3 => p_2_in(7),
      I4 => \^o7\,
      I5 => RXDATA(7),
      O => \n_0_word_aligned_data_r[0]_i_1\
    );
\word_aligned_data_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(5),
      I1 => p_2_in(5),
      I2 => \^o5\,
      I3 => \^o8\(5),
      I4 => \^o7\,
      I5 => RXDATA(13),
      O => \n_0_word_aligned_data_r[10]_i_1\
    );
\word_aligned_data_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(4),
      I1 => p_2_in(4),
      I2 => \^o5\,
      I3 => \^o8\(4),
      I4 => \^o7\,
      I5 => RXDATA(12),
      O => \n_0_word_aligned_data_r[11]_i_1\
    );
\word_aligned_data_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(3),
      I1 => p_2_in(3),
      I2 => \^o5\,
      I3 => \^o8\(3),
      I4 => \^o7\,
      I5 => RXDATA(11),
      O => \n_0_word_aligned_data_r[12]_i_1\
    );
\word_aligned_data_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(2),
      I1 => p_2_in(2),
      I2 => \^o5\,
      I3 => \^o8\(2),
      I4 => \^o7\,
      I5 => RXDATA(10),
      O => \n_0_word_aligned_data_r[13]_i_1\
    );
\word_aligned_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(1),
      I1 => p_2_in(1),
      I2 => \^o5\,
      I3 => \^o8\(1),
      I4 => \^o7\,
      I5 => RXDATA(9),
      O => \n_0_word_aligned_data_r[14]_i_1\
    );
\word_aligned_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(0),
      I1 => p_2_in(0),
      I2 => \^o5\,
      I3 => \^o8\(0),
      I4 => \^o7\,
      I5 => RXDATA(8),
      O => \n_0_word_aligned_data_r[15]_i_1\
    );
\word_aligned_data_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(6),
      I1 => \n_0_previous_cycle_data_r_reg[22]\,
      I2 => \^o5\,
      I3 => p_2_in(6),
      I4 => \^o7\,
      I5 => RXDATA(6),
      O => \n_0_word_aligned_data_r[1]_i_1\
    );
\word_aligned_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(5),
      I1 => \n_0_previous_cycle_data_r_reg[21]\,
      I2 => \^o5\,
      I3 => p_2_in(5),
      I4 => \^o7\,
      I5 => RXDATA(5),
      O => \n_0_word_aligned_data_r[2]_i_1\
    );
\word_aligned_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(4),
      I1 => \n_0_previous_cycle_data_r_reg[20]\,
      I2 => \^o5\,
      I3 => p_2_in(4),
      I4 => \^o7\,
      I5 => RXDATA(4),
      O => \n_0_word_aligned_data_r[3]_i_1\
    );
\word_aligned_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(3),
      I1 => \n_0_previous_cycle_data_r_reg[19]\,
      I2 => \^o5\,
      I3 => p_2_in(3),
      I4 => \^o7\,
      I5 => RXDATA(3),
      O => \n_0_word_aligned_data_r[4]_i_1\
    );
\word_aligned_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(2),
      I1 => \n_0_previous_cycle_data_r_reg[18]\,
      I2 => \^o5\,
      I3 => p_2_in(2),
      I4 => \^o7\,
      I5 => RXDATA(2),
      O => \n_0_word_aligned_data_r[5]_i_1\
    );
\word_aligned_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(1),
      I1 => \n_0_previous_cycle_data_r_reg[17]\,
      I2 => \^o5\,
      I3 => p_2_in(1),
      I4 => \^o7\,
      I5 => RXDATA(1),
      O => \n_0_word_aligned_data_r[6]_i_1\
    );
\word_aligned_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o8\(0),
      I1 => \n_0_previous_cycle_data_r_reg[16]\,
      I2 => \^o5\,
      I3 => p_2_in(0),
      I4 => \^o7\,
      I5 => RXDATA(0),
      O => \n_0_word_aligned_data_r[7]_i_1\
    );
\word_aligned_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(7),
      I1 => p_2_in(7),
      I2 => \^o5\,
      I3 => \^o8\(7),
      I4 => \^o7\,
      I5 => RXDATA(15),
      O => \n_0_word_aligned_data_r[8]_i_1\
    );
\word_aligned_data_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => RXDATA(6),
      I1 => p_2_in(6),
      I2 => \^o5\,
      I3 => \^o8\(6),
      I4 => \^o7\,
      I5 => RXDATA(14),
      O => \n_0_word_aligned_data_r[9]_i_1\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[0]_i_1\,
      Q => \^o12\(7),
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[10]_i_1\,
      Q => \^o11\(5),
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[11]_i_1\,
      Q => \^o11\(4),
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[12]_i_1\,
      Q => \^o11\(3),
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[13]_i_1\,
      Q => \^o11\(2),
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[14]_i_1\,
      Q => \^o11\(1),
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[15]_i_1\,
      Q => \^o11\(0),
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(7),
      Q => \^o10\(7),
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(6),
      Q => \^o10\(6),
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(5),
      Q => \^o10\(5),
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(4),
      Q => \^o10\(4),
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[1]_i_1\,
      Q => \^o12\(6),
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(3),
      Q => \^o10\(3),
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(2),
      Q => \^o10\(2),
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(1),
      Q => \^o10\(1),
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(0),
      Q => \^o10\(0),
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(7),
      Q => \^o9\(7),
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(6),
      Q => \^o9\(6),
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(5),
      Q => \^o9\(5),
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(4),
      Q => \^o9\(4),
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(3),
      Q => \^o9\(3),
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(2),
      Q => \^o9\(2),
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[2]_i_1\,
      Q => \^o12\(5),
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(1),
      Q => \^o9\(1),
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(0),
      Q => \^o9\(0),
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[3]_i_1\,
      Q => \^o12\(4),
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[4]_i_1\,
      Q => \^o12\(3),
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[5]_i_1\,
      Q => \^o12\(2),
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[6]_i_1\,
      Q => \^o12\(1),
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[7]_i_1\,
      Q => \^o12\(0),
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[8]_i_1\,
      Q => \^o11\(7),
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[9]_i_1\,
      Q => \^o11\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_SYM_GEN_4BYTE is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gen_spa_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    GEN_ECP : in STD_LOGIC;
    I1 : in STD_LOGIC;
    gen_a_i : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_SYM_GEN_4BYTE : entity is "aurora_8b10b_0_SYM_GEN_4BYTE";
end aurora_8b10b_0_aurora_8b10b_0_SYM_GEN_4BYTE;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_SYM_GEN_4BYTE is
  signal gen_a_r : STD_LOGIC;
  signal gen_cc_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[1]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[2]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[3]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[10]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[10]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[11]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[12]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[12]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[13]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[13]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[16]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[17]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[18]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[18]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[19]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[1]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[20]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[20]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[24]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[25]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[26]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[27]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[28]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[28]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[29]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[2]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[2]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_4\ : STD_LOGIC;
  signal \n_0_TX_DATA[3]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[4]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[4]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[5]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[5]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[8]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[9]_i_1\ : STD_LOGIC;
  signal \n_0_gen_ecp_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \TX_DATA[26]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \TX_DATA[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \TX_DATA[28]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \TX_DATA[30]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1\ : label is "soft_lutpair37";
begin
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_1_in,
      O => \n_0_TX_CHAR_IS_K[0]_i_1\
    );
\TX_CHAR_IS_K[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => gen_sp_r,
      I2 => \^gen_spa_r\,
      I3 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_CHAR_IS_K[1]_i_1\
    );
\TX_CHAR_IS_K[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => p_1_in10_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_1_in5_in,
      O => \n_0_TX_CHAR_IS_K[2]_i_1\
    );
\TX_CHAR_IS_K[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_1_in10_in,
      O => \n_0_TX_CHAR_IS_K[3]_i_1\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[0]_i_1\,
      Q => TXCHARISK(3),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[1]_i_1\,
      Q => TXCHARISK(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[2]_i_1\,
      Q => TXCHARISK(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[3]_i_1\,
      Q => TXCHARISK(0),
      R => '0'
    );
\TX_DATA[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(31),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => gen_cc_r,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[0]_i_1\
    );
\TX_DATA[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => tx_pe_data_r(21),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA[10]_i_2\,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[10]_i_1\
    );
\TX_DATA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
    port map (
      I0 => p_0_in6_in,
      I1 => p_1_in1_in,
      I2 => p_0_in,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[10]_i_2\
    );
\TX_DATA[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FB"
    )
    port map (
      I0 => tx_pe_data_r(20),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_gen_ecp_r_reg[1]\,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA[11]_i_1\
    );
\TX_DATA[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => tx_pe_data_r(19),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA[12]_i_2\,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[12]_i_1\
    );
\TX_DATA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
    port map (
      I0 => p_0_in6_in,
      I1 => p_1_in1_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_0_in,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[12]_i_2\
    );
\TX_DATA[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => tx_pe_data_r(18),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA[13]_i_2\,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[13]_i_1\
    );
\TX_DATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
    port map (
      I0 => p_0_in6_in,
      I1 => p_1_in1_in,
      I2 => \^gen_spa_r\,
      I3 => p_0_in,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \n_0_TX_DATA[13]_i_2\
    );
\TX_DATA[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => tx_pe_data_r(17),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA[14]_i_2\,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[14]_i_1\
    );
\TX_DATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
    port map (
      I0 => p_0_in6_in,
      I1 => p_1_in1_in,
      I2 => p_0_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[14]_i_2\
    );
\TX_DATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => p_0_in,
      I2 => \n_0_TX_DATA[31]_i_3\,
      I3 => p_1_in1_in,
      I4 => p_0_in6_in,
      I5 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_DATA[15]_i_1\
    );
\TX_DATA[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => tx_pe_data_r(16),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA[15]_i_3\,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[15]_i_2\
    );
\TX_DATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
    port map (
      I0 => p_0_in6_in,
      I1 => p_1_in1_in,
      I2 => p_0_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[15]_i_3\
    );
\TX_DATA[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(15),
      I2 => p_1_in10_in,
      I3 => gen_cc_r,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[16]_i_1\
    );
\TX_DATA[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F4F4F40"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(14),
      I2 => p_1_in10_in,
      I3 => gen_cc_r,
      I4 => gen_sp_r,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[17]_i_1\
    );
\TX_DATA[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(13),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[18]_i_2\,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[18]_i_1\
    );
\TX_DATA[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_1_in5_in,
      I2 => p_0_in8_in,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[18]_i_2\
    );
\TX_DATA[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFEF"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(12),
      I2 => p_1_in10_in,
      I3 => p_1_in13_in,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA[19]_i_1\
    );
\TX_DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F4F4F40"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(30),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => gen_cc_r,
      I4 => gen_sp_r,
      I5 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[1]_i_1\
    );
\TX_DATA[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(11),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[20]_i_2\,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[20]_i_1\
    );
\TX_DATA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_1_in5_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_0_in8_in,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[20]_i_2\
    );
\TX_DATA[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(10),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[21]_i_2\,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[21]_i_1\
    );
\TX_DATA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_1_in5_in,
      I2 => \^gen_spa_r\,
      I3 => p_0_in8_in,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \n_0_TX_DATA[21]_i_2\
    );
\TX_DATA[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(9),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[22]_i_2\,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[22]_i_1\
    );
\TX_DATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_1_in5_in,
      I2 => p_0_in8_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[22]_i_2\
    );
\TX_DATA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => p_0_in8_in,
      I2 => \n_0_TX_DATA[31]_i_3\,
      I3 => p_1_in5_in,
      I4 => p_0_in11_in,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA[23]_i_1\
    );
\TX_DATA[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => tx_pe_data_r(8),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[23]_i_3\,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[23]_i_2\
    );
\TX_DATA[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_1_in5_in,
      I2 => p_0_in8_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[23]_i_3\
    );
\TX_DATA[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => tx_pe_data_r(7),
      I1 => p_1_in10_in,
      I2 => gen_cc_r,
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA[24]_i_1\
    );
\TX_DATA[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => tx_pe_data_r(6),
      I1 => p_1_in10_in,
      I2 => gen_cc_r,
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA[25]_i_1\
    );
\TX_DATA[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => tx_pe_data_r(5),
      I1 => p_1_in13_in,
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[28]_i_2\,
      O => \n_0_TX_DATA[26]_i_1\
    );
\TX_DATA[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FB"
    )
    port map (
      I0 => tx_pe_data_r(4),
      I1 => p_1_in10_in,
      I2 => p_1_in13_in,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA[27]_i_1\
    );
\TX_DATA[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => tx_pe_data_r(3),
      I1 => p_1_in13_in,
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA[28]_i_2\,
      O => \n_0_TX_DATA[28]_i_1\
    );
\TX_DATA[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => p_0_in17_in,
      I2 => \n_0_TX_DATA[31]_i_3\,
      I3 => p_0_in20_in,
      I4 => gen_a_r,
      O => \n_0_TX_DATA[28]_i_2\
    );
\TX_DATA[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B3B0B08"
    )
    port map (
      I0 => tx_pe_data_r(2),
      I1 => p_1_in10_in,
      I2 => p_1_in13_in,
      I3 => gen_a_r,
      I4 => \n_0_TX_DATA[31]_i_4\,
      O => \n_0_TX_DATA[29]_i_1\
    );
\TX_DATA[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(29),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA[2]_i_2\,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[2]_i_1\
    );
\TX_DATA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[2]_i_2\
    );
\TX_DATA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFBBFFB8CC88"
    )
    port map (
      I0 => tx_pe_data_r(1),
      I1 => p_1_in10_in,
      I2 => \n_0_TX_DATA[30]_i_2\,
      I3 => p_1_in13_in,
      I4 => gen_a_r,
      I5 => \n_0_TX_DATA[30]_i_3\,
      O => \n_0_TX_DATA[30]_i_1\
    );
\TX_DATA[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => gen_sp_r,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA[30]_i_2\
    );
\TX_DATA[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => gen_cc_r,
      I1 => gen_sp_r,
      I2 => \^gen_spa_r\,
      I3 => p_0_in17_in,
      I4 => p_0_in20_in,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[30]_i_3\
    );
\TX_DATA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => gen_a_r,
      I1 => p_0_in20_in,
      I2 => \n_0_TX_DATA[31]_i_3\,
      I3 => p_0_in17_in,
      I4 => p_1_in13_in,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA[31]_i_1\
    );
\TX_DATA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B833BB00B80088"
    )
    port map (
      I0 => tx_pe_data_r(0),
      I1 => p_1_in10_in,
      I2 => \n_0_TX_DATA[31]_i_3\,
      I3 => p_1_in13_in,
      I4 => gen_a_r,
      I5 => \n_0_TX_DATA[31]_i_4\,
      O => \n_0_TX_DATA[31]_i_2\
    );
\TX_DATA[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA[31]_i_3\
    );
\TX_DATA[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => gen_cc_r,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_0_in17_in,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[31]_i_4\
    );
\TX_DATA[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFEF"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(28),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA[3]_i_1\
    );
\TX_DATA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(27),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA[4]_i_2\,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[4]_i_1\
    );
\TX_DATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => p_1_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => \n_0_gen_r_r_reg[3]\,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[4]_i_2\
    );
\TX_DATA[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(26),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA[5]_i_2\,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[5]_i_1\
    );
\TX_DATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => p_1_in,
      I2 => \^gen_spa_r\,
      I3 => \n_0_gen_r_r_reg[3]\,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \n_0_TX_DATA[5]_i_2\
    );
\TX_DATA[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(25),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA[6]_i_2\,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[6]_i_1\
    );
\TX_DATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[6]_i_2\
    );
\TX_DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => \n_0_gen_r_r_reg[3]\,
      I2 => \n_0_TX_DATA[31]_i_3\,
      I3 => p_1_in,
      I4 => \n_0_gen_k_r_reg[3]\,
      I5 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_DATA[7]_i_1\
    );
\TX_DATA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => tx_pe_data_r(24),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA[7]_i_3\,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[7]_i_2\
    );
\TX_DATA[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA[7]_i_3\
    );
\TX_DATA[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => tx_pe_data_r(23),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_cc_r,
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[8]_i_1\
    );
\TX_DATA[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBB8"
    )
    port map (
      I0 => tx_pe_data_r(22),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_cc_r,
      I3 => gen_sp_r,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA[9]_i_1\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[0]_i_1\,
      Q => TXDATA(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[10]_i_1\,
      Q => TXDATA(18),
      R => '0'
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[11]_i_1\,
      Q => TXDATA(19),
      R => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[12]_i_1\,
      Q => TXDATA(20),
      R => '0'
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[13]_i_1\,
      Q => TXDATA(21),
      R => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[14]_i_1\,
      Q => TXDATA(22),
      R => '0'
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[15]_i_2\,
      Q => TXDATA(23),
      R => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[16]_i_1\,
      Q => TXDATA(8),
      R => '0'
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[17]_i_1\,
      Q => TXDATA(9),
      R => '0'
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[18]_i_1\,
      Q => TXDATA(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[19]_i_1\,
      Q => TXDATA(11),
      R => '0'
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[1]_i_1\,
      Q => TXDATA(25),
      R => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[20]_i_1\,
      Q => TXDATA(12),
      R => '0'
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[21]_i_1\,
      Q => TXDATA(13),
      R => '0'
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[22]_i_1\,
      Q => TXDATA(14),
      R => '0'
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[23]_i_2\,
      Q => TXDATA(15),
      R => '0'
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[24]_i_1\,
      Q => TXDATA(0),
      R => '0'
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[25]_i_1\,
      Q => TXDATA(1),
      R => '0'
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[26]_i_1\,
      Q => TXDATA(2),
      R => '0'
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[27]_i_1\,
      Q => TXDATA(3),
      R => '0'
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[28]_i_1\,
      Q => TXDATA(4),
      R => '0'
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[29]_i_1\,
      Q => TXDATA(5),
      R => '0'
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[2]_i_1\,
      Q => TXDATA(26),
      R => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[30]_i_1\,
      Q => TXDATA(6),
      R => '0'
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[31]_i_2\,
      Q => TXDATA(7),
      R => '0'
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[3]_i_1\,
      Q => TXDATA(27),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[4]_i_1\,
      Q => TXDATA(28),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[5]_i_1\,
      Q => TXDATA(29),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[6]_i_1\,
      Q => TXDATA(30),
      R => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[7]_i_2\,
      Q => TXDATA(31),
      R => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[8]_i_1\,
      Q => TXDATA(16),
      R => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[9]_i_1\,
      Q => TXDATA(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_i,
      Q => gen_a_r,
      R => '0'
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_cc_i,
      Q => gen_cc_r,
      R => '0'
    );
\gen_ecp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_ECP,
      Q => \n_0_gen_ecp_r_reg[1]\,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I9(3),
      Q => p_0_in20_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I9(2),
      Q => p_0_in11_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I9(1),
      Q => p_0_in6_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I9(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => '0'
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5(1),
      Q => p_0_in15_in,
      R => '0'
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5(0),
      Q => \n_0_gen_pad_r_reg[1]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I8(3),
      Q => p_0_in17_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I8(2),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I8(1),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I8(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => '0'
    );
\gen_scp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => p_1_in13_in,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_SP,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I7(2),
      Q => p_1_in5_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I7(1),
      Q => p_1_in1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I7(0),
      Q => p_1_in,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(19),
      Q => tx_pe_data_r(12),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(16),
      Q => tx_pe_data_r(15),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(15),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(14),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(13),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(12),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(11),
      Q => tx_pe_data_r(20),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(10),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(9),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(8),
      Q => tx_pe_data_r(23),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(7),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(6),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(5),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(4),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(3),
      Q => tx_pe_data_r(28),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(2),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(1),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(0),
      Q => tx_pe_data_r(31),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(27),
      Q => tx_pe_data_r(4),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(25),
      Q => tx_pe_data_r(6),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(24),
      Q => tx_pe_data_r(7),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I10(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I6(1),
      Q => p_1_in10_in,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I6(0),
      Q => \n_0_tx_pe_data_v_r_reg[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_TX_LL_CONTROL is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    GEN_ECP : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    storage_pad_r0 : out STD_LOGIC;
    storage_v_r0 : out STD_LOGIC;
    reset_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    O182 : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_TX_LL_CONTROL : entity is "aurora_8b10b_0_TX_LL_CONTROL";
end aurora_8b10b_0_aurora_8b10b_0_TX_LL_CONTROL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_TX_LL_CONTROL is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GEN_ECP0 : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal data_to_eof_1_r : STD_LOGIC;
  signal data_to_eof_2_r : STD_LOGIC;
  signal \^do_cc_r\ : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal n_0_GEN_SCP_i_1 : STD_LOGIC;
  signal n_0_sof_to_data_r_i_1 : STD_LOGIC;
  signal n_0_storage_v_r_i_2 : STD_LOGIC;
  signal next_data_c : STD_LOGIC;
  signal next_data_to_eof_1_c : STD_LOGIC;
  signal next_idle_c : STD_LOGIC;
  signal next_sof_to_eof_1_c : STD_LOGIC;
  signal sof_to_data_r : STD_LOGIC;
  signal sof_to_eof_1_r : STD_LOGIC;
  signal sof_to_eof_2_r : STD_LOGIC;
  signal tx_dst_rdy_n_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of GEN_ECP_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of GEN_SCP_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of data_r_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of data_to_eof_1_r_i_1 : label is "soft_lutpair81";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of sof_to_data_r_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of sof_to_eof_1_r_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of storage_v_r_i_2 : label is "soft_lutpair83";
begin
  E(0) <= \^e\(0);
  O2 <= \^o2\;
  do_cc_r <= \^do_cc_r\;
GEN_ECP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => data_to_eof_2_r,
      I1 => sof_to_eof_2_r,
      I2 => \^do_cc_r\,
      O => GEN_ECP0
    );
GEN_ECP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_ECP0,
      Q => GEN_ECP,
      R => reset_i
    );
GEN_SCP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \^do_cc_r\,
      I1 => sof_to_eof_1_r,
      I2 => sof_to_data_r,
      O => n_0_GEN_SCP_i_1
    );
GEN_SCP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_GEN_SCP_i_1,
      Q => O1,
      R => reset_i
    );
TX_DST_RDY_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBEEEA"
    )
    port map (
      I0 => do_cc,
      I1 => \^do_cc_r\,
      I2 => data_to_eof_1_r,
      I3 => sof_to_eof_1_r,
      I4 => next_sof_to_eof_1_c,
      I5 => next_data_to_eof_1_c,
      O => tx_dst_rdy_n_c
    );
TX_DST_RDY_N_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => tx_dst_rdy_n_c,
      Q => \^o2\,
      S => reset_i
    );
data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
    port map (
      I0 => \^o2\,
      I1 => s_axi_tx_tvalid,
      I2 => s_axi_tx_tlast,
      I3 => sof_to_data_r,
      I4 => data_r,
      O => next_data_c
    );
data_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_data_c,
      Q => data_r,
      R => reset_i
    );
data_to_eof_1_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \^o2\,
      I1 => s_axi_tx_tvalid,
      I2 => s_axi_tx_tlast,
      I3 => sof_to_data_r,
      I4 => data_r,
      O => next_data_to_eof_1_c
    );
data_to_eof_1_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_data_to_eof_1_c,
      Q => data_to_eof_1_r,
      R => reset_i
    );
data_to_eof_2_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => data_to_eof_1_r,
      Q => data_to_eof_2_r,
      R => reset_i
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_cc,
      Q => \^do_cc_r\,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \^do_cc_r\,
      Q => gen_cc_i,
      R => reset_i
    );
\gen_pad_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001011400000000"
    )
    port map (
      I0 => n_0_storage_v_r_i_2,
      I1 => s_axi_tx_tkeep(3),
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(1),
      I4 => s_axi_tx_tkeep(2),
      I5 => s_axi_tx_tlast,
      O => D(0)
    );
idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB00"
    )
    port map (
      I0 => \^o2\,
      I1 => s_axi_tx_tvalid,
      I2 => I1,
      I3 => sof_to_eof_2_r,
      I4 => data_to_eof_2_r,
      I5 => idle_r,
      O => next_idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_idle_c,
      Q => idle_r,
      S => reset_i
    );
in_frame_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2AA00000200"
    )
    port map (
      I0 => O182,
      I1 => s_axi_tx_tlast,
      I2 => \^o2\,
      I3 => s_axi_tx_tvalid,
      I4 => I1,
      I5 => I2,
      O => O3
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      O => s_axi_tx_tready
    );
sof_to_data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005554"
    )
    port map (
      I0 => s_axi_tx_tlast,
      I1 => idle_r,
      I2 => data_to_eof_2_r,
      I3 => sof_to_eof_2_r,
      I4 => I3,
      O => n_0_sof_to_data_r_i_1
    );
sof_to_data_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => n_0_sof_to_data_r_i_1,
      Q => sof_to_data_r,
      R => reset_i
    );
sof_to_eof_1_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => s_axi_tx_tlast,
      I1 => idle_r,
      I2 => data_to_eof_2_r,
      I3 => sof_to_eof_2_r,
      I4 => I3,
      O => next_sof_to_eof_1_c
    );
sof_to_eof_1_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_sof_to_eof_1_c,
      Q => sof_to_eof_1_r,
      R => reset_i
    );
sof_to_eof_2_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \^e\(0),
      D => sof_to_eof_1_r,
      Q => sof_to_eof_2_r,
      R => reset_i
    );
storage_pad_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1440400000000000"
    )
    port map (
      I0 => n_0_storage_v_r_i_2,
      I1 => s_axi_tx_tkeep(3),
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(1),
      I4 => s_axi_tx_tkeep(2),
      I5 => s_axi_tx_tlast,
      O => storage_pad_r0
    );
\storage_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^do_cc_r\,
      O => \^e\(0)
    );
storage_v_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDD5D557"
    )
    port map (
      I0 => s_axi_tx_tlast,
      I1 => s_axi_tx_tkeep(3),
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(1),
      I4 => s_axi_tx_tkeep(2),
      I5 => n_0_storage_v_r_i_2,
      O => storage_v_r0
    );
storage_v_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFEF"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => s_axi_tx_tvalid,
      I3 => I2,
      O => n_0_storage_v_r_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_TX_LL_DATAPATH is
  port (
    O1 : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_v_r0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    storage_pad_r0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    tx_dst_rdy : in STD_LOGIC;
    I2 : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_TX_LL_DATAPATH : entity is "aurora_8b10b_0_TX_LL_DATAPATH";
end aurora_8b10b_0_aurora_8b10b_0_TX_LL_DATAPATH;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_TX_LL_DATAPATH is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[1]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[0]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[10]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[11]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[12]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[13]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[14]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[15]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[1]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[24]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[25]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[26]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[27]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[28]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[29]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[2]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[30]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[31]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[4]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[5]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[6]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[7]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[8]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_r_reg[9]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[0]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[1]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal storage_pad_r : STD_LOGIC;
  signal storage_r : STD_LOGIC_VECTOR ( 0 to 15 );
  signal storage_v_r : STD_LOGIC;
begin
  O1 <= \^o1\;
\GEN_PAD_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_gen_pad_r_reg[0]\,
      Q => I5(1),
      R => do_cc_r
    );
\GEN_PAD_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_gen_pad_r_reg[1]\,
      Q => I5(0),
      R => do_cc_r
    );
\TX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_v_r_reg[0]\,
      Q => I6(1),
      R => do_cc_r
    );
\TX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_v_r_reg[1]\,
      Q => I6(0),
      R => do_cc_r
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[0]\,
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[10]\,
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[11]\,
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[12]\,
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[13]\,
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[14]\,
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[15]\,
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[16]\,
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[17]\,
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[18]\,
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[19]\,
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[1]\,
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[20]\,
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[21]\,
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[22]\,
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[23]\,
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[24]\,
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[25]\,
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[26]\,
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[27]\,
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[28]\,
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[29]\,
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[2]\,
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[30]\,
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[31]\,
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[3]\,
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[4]\,
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[5]\,
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[6]\,
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[7]\,
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[8]\,
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_tx_pe_data_r_reg[9]\,
      Q => Q(22),
      R => '0'
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_pad_r,
      Q => \n_0_gen_pad_r_reg[0]\,
      R => '0'
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => D(0),
      Q => \n_0_gen_pad_r_reg[1]\,
      R => '0'
    );
in_frame_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => \^o1\,
      R => '0'
    );
storage_pad_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_pad_r0,
      Q => storage_pad_r,
      R => '0'
    );
\storage_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(16),
      Q => storage_r(0),
      R => '0'
    );
\storage_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(26),
      Q => storage_r(10),
      R => '0'
    );
\storage_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(27),
      Q => storage_r(11),
      R => '0'
    );
\storage_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(28),
      Q => storage_r(12),
      R => '0'
    );
\storage_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(29),
      Q => storage_r(13),
      R => '0'
    );
\storage_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(30),
      Q => storage_r(14),
      R => '0'
    );
\storage_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(31),
      Q => storage_r(15),
      R => '0'
    );
\storage_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(17),
      Q => storage_r(1),
      R => '0'
    );
\storage_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(18),
      Q => storage_r(2),
      R => '0'
    );
\storage_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(19),
      Q => storage_r(3),
      R => '0'
    );
\storage_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(20),
      Q => storage_r(4),
      R => '0'
    );
\storage_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(21),
      Q => storage_r(5),
      R => '0'
    );
\storage_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(22),
      Q => storage_r(6),
      R => '0'
    );
\storage_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(23),
      Q => storage_r(7),
      R => '0'
    );
\storage_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(24),
      Q => storage_r(8),
      R => '0'
    );
\storage_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(25),
      Q => storage_r(9),
      R => '0'
    );
storage_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_v_r0,
      Q => storage_v_r,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(0),
      Q => \n_0_tx_pe_data_r_reg[0]\,
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(10),
      Q => \n_0_tx_pe_data_r_reg[10]\,
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(11),
      Q => \n_0_tx_pe_data_r_reg[11]\,
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(12),
      Q => \n_0_tx_pe_data_r_reg[12]\,
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(13),
      Q => \n_0_tx_pe_data_r_reg[13]\,
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(14),
      Q => \n_0_tx_pe_data_r_reg[14]\,
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(15),
      Q => \n_0_tx_pe_data_r_reg[15]\,
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(0),
      Q => \n_0_tx_pe_data_r_reg[16]\,
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(1),
      Q => \n_0_tx_pe_data_r_reg[17]\,
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(2),
      Q => \n_0_tx_pe_data_r_reg[18]\,
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(3),
      Q => \n_0_tx_pe_data_r_reg[19]\,
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(1),
      Q => \n_0_tx_pe_data_r_reg[1]\,
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(4),
      Q => \n_0_tx_pe_data_r_reg[20]\,
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(5),
      Q => \n_0_tx_pe_data_r_reg[21]\,
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(6),
      Q => \n_0_tx_pe_data_r_reg[22]\,
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(7),
      Q => \n_0_tx_pe_data_r_reg[23]\,
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(8),
      Q => \n_0_tx_pe_data_r_reg[24]\,
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(9),
      Q => \n_0_tx_pe_data_r_reg[25]\,
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(10),
      Q => \n_0_tx_pe_data_r_reg[26]\,
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(11),
      Q => \n_0_tx_pe_data_r_reg[27]\,
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(12),
      Q => \n_0_tx_pe_data_r_reg[28]\,
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(13),
      Q => \n_0_tx_pe_data_r_reg[29]\,
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(2),
      Q => \n_0_tx_pe_data_r_reg[2]\,
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(14),
      Q => \n_0_tx_pe_data_r_reg[30]\,
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => s_axi_tx_tdata(15),
      Q => \n_0_tx_pe_data_r_reg[31]\,
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(3),
      Q => \n_0_tx_pe_data_r_reg[3]\,
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(4),
      Q => \n_0_tx_pe_data_r_reg[4]\,
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(5),
      Q => \n_0_tx_pe_data_r_reg[5]\,
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(6),
      Q => \n_0_tx_pe_data_r_reg[6]\,
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(7),
      Q => \n_0_tx_pe_data_r_reg[7]\,
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(8),
      Q => \n_0_tx_pe_data_r_reg[8]\,
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_r(9),
      Q => \n_0_tx_pe_data_r_reg[9]\,
      R => '0'
    );
\tx_pe_data_v_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080C"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axi_tx_tvalid,
      I2 => tx_dst_rdy,
      I3 => I2,
      O => p_1_out(0)
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => storage_v_r,
      Q => \n_0_tx_pe_data_v_r_reg[0]\,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => \n_0_tx_pe_data_v_r_reg[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_VALID_DATA_COUNTER is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    FRAME_ERR_RESULT0 : out STD_LOGIC;
    end_storage_r0 : out STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_3_end_storage_r : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    stage_2_end_after_start_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_VALID_DATA_COUNTER : entity is "aurora_8b10b_0_VALID_DATA_COUNTER";
end aurora_8b10b_0_aurora_8b10b_0_VALID_DATA_COUNTER;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_VALID_DATA_COUNTER is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_end_storage_r_i_2 : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4(1),
      Q => \^q\(1),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4(0),
      Q => \^q\(0),
      R => SR(0)
    );
FRAME_ERR_RESULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFECFCCCFCECFCC"
    )
    port map (
      I0 => n_0_end_storage_r_i_2,
      I1 => I2,
      I2 => stage_2_start_with_data_r,
      I3 => stage_2_end_after_start_r,
      I4 => stage_2_end_before_start_r,
      I5 => I3,
      O => FRAME_ERR_RESULT0
    );
\RX_REM[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3339"
    )
    port map (
      I0 => \^q\(0),
      I1 => I1(0),
      I2 => stage_2_start_with_data_r,
      I3 => stage_3_end_storage_r,
      O => I5(0)
    );
SRC_RDY_N_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEEE"
    )
    port map (
      I0 => stage_3_end_storage_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^q\(1),
      I3 => I1(1),
      I4 => \^q\(0),
      I5 => I1(0),
      O => O1
    );
\STORAGE_CE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFEFFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => stage_2_start_with_data_r,
      I3 => stage_3_end_storage_r,
      I4 => I1(1),
      I5 => I1(0),
      O => D(0)
    );
end_storage_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
    port map (
      I0 => stage_2_end_before_start_r,
      I1 => n_0_end_storage_r_i_2,
      I2 => stage_2_end_after_start_r,
      I3 => stage_2_start_with_data_r,
      O => end_storage_r0
    );
end_storage_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1(1),
      I2 => \^q\(0),
      I3 => I1(0),
      O => n_0_end_storage_r_i_2
    );
\storage_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1F1F0E0F0E0F1F0"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => stage_3_end_storage_r,
      I2 => \^q\(1),
      I3 => I1(1),
      I4 => \^q\(0),
      I5 => I1(0),
      O => O2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync is
  port (
    s_out_d1_cdc_to_14 : out STD_LOGIC;
    s_out_d2_15 : out STD_LOGIC;
    s_out_d3_16 : out STD_LOGIC;
    s_out_d4_17 : out STD_LOGIC;
    s_out_d5_18 : out STD_LOGIC;
    s_out_d6_19 : out STD_LOGIC;
    s_out_d7_20 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= reset;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_14
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_15
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O19(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O20(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O20(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O21(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O21(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O22(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O22(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O23(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O23(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_16
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_17
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_18
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_19
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_20
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O18(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O18(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O19(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_0 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_i : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_0 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_0;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_0 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  O1 <= s_level_out_d4;
  p_level_in_int <= gtrxreset_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_28
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_29
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O31(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O32(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O32(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O33(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O33(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O34(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O34(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O35(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O35(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_30
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_31
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_32
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_33
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_34
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O30(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O30(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O31(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_1 is
  port (
    txresetdone_s3 : out STD_LOGIC;
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    cplllock_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_1 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_1;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_1 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= txfsm_txresetdone_r;
  txresetdone_s3 <= s_level_out_d4;
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => reset_time_out,
      I2 => I1,
      I3 => \out\(0),
      I4 => I2,
      I5 => cplllock_sync,
      O => O1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_56
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_57
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O55(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O56(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O56(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O57(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O57(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O58(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O58(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O59(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O59(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_58
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_59
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_60
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_61
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_62
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O54(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O54(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O55(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_10 is
  port (
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmaresetdone_i : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_10 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_10;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_10 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= rxpmaresetdone_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_98
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_99
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O91(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O92(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O92(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O93(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O93(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O94(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O94(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O95(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O95(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_100
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_101
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_102
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_103
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_104
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O90(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O90(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O91(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_11 is
  port (
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmaresetdone_i : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_11 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_11;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_11 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= txpmaresetdone_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_105
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_106
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O97(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O98(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O98(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O99(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O99(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O100(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O100(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O101(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O101(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_107
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_108
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_109
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_110
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_111
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O96(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O96(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O97(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_12 is
  port (
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    cplllock_sync : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I5 : in STD_LOGIC;
    time_tlock_max : in STD_LOGIC;
    I6 : in STD_LOGIC;
    data_valid_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_12 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_12;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_12 is
  signal \n_0_FSM_sequential_rx_state[3]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_7\ : STD_LOGIC;
  signal n_0_reset_time_out_i_5 : STD_LOGIC;
  signal n_0_reset_time_out_i_6 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= rxfsm_rxresetdone_r;
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0EFEFAFA0EFE0"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => I4,
      I2 => \out\(1),
      I3 => mmcm_lock_reclocked,
      I4 => I5,
      I5 => time_tlock_max,
      O => \n_0_FSM_sequential_rx_state[3]_i_10\
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_7\,
      I1 => \out\(0),
      I2 => I2,
      I3 => \out\(2),
      I4 => I3,
      O => \n_0_FSM_sequential_rx_state[3]_i_3\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_10\,
      I1 => \out\(2),
      I2 => I4,
      I3 => cplllock_sync,
      I4 => \out\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_7\
    );
\FSM_sequential_rx_state_reg[3]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_3\,
      I1 => I1,
      O => E(0),
      S => \out\(3)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_147
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_148
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O133(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O134(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O134(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O135(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O135(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O136(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O136(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O137(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O137(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_149
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_150
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_151
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_152
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_153
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O132(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O132(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O133(1)
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFCFAFCF"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => I6,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => cplllock_sync,
      I5 => data_valid_sync,
      O => n_0_reset_time_out_i_5
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => mmcm_lock_reclocked,
      I2 => \out\(2),
      I3 => cplllock_sync,
      I4 => \out\(1),
      O => n_0_reset_time_out_i_6
    );
reset_time_out_reg_i_3: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_reset_time_out_i_5,
      I1 => n_0_reset_time_out_i_6,
      O => O1,
      S => \out\(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_13 is
  port (
    cplllock_sync : out STD_LOGIC;
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    recclk_mon_count_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_13 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_13;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_13 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  cplllock_sync <= s_level_out_d3;
  p_level_in_int <= O2;
adapt_count_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000022"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => s_level_out_d3,
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => recclk_mon_count_reset,
      O => O1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_168
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_169
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O151(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O152(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O152(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O153(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O153(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O154(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O154(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O155(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O155(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_170
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_171
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_172
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_173
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_174
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O150(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O150(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O151(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_14 is
  port (
    data_valid_sync : out STD_LOGIC;
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O144 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_14 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_14;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_14 is
  signal \n_0_FSM_sequential_rx_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_6\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_2__0\ : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_4 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  data_valid_sync <= s_level_out_d3;
  p_level_in_int <= gt_rxuserrdy_i;
\FSM_sequential_rx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010FFFF"
    )
    port map (
      I0 => \out\(1),
      I1 => s_level_out_d3,
      I2 => I6,
      I3 => I3,
      I4 => \out\(0),
      I5 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[0]_i_3\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888833338BBB0000"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[1]_i_2\,
      I1 => \out\(3),
      I2 => rx_state16_out,
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => \out\(1),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111011"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => s_level_out_d3,
      I3 => I6,
      I4 => I3,
      O => \n_0_FSM_sequential_rx_state[1]_i_2\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000FFF4F"
    )
    port map (
      I0 => I3,
      I1 => I6,
      I2 => \out\(0),
      I3 => s_level_out_d3,
      I4 => \out\(1),
      I5 => \out\(2),
      O => O3
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B8BB"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[1]_i_2\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => time_out_wait_bypass_s3,
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_6\
    );
\FSM_sequential_rx_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => I5,
      I1 => \n_0_FSM_sequential_rx_state[0]_i_3\,
      O => D(0),
      S => \out\(3)
    );
\FSM_sequential_rx_state_reg[3]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => I7,
      I1 => \n_0_FSM_sequential_rx_state[3]_i_6\,
      O => D(2),
      S => \out\(3)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_161
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_162
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O145(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O146(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O146(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O147(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O147(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O148(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O148(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O149(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O149(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_163
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_164
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_165
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_166
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_167
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O144(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O144(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O145(1)
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_reset_time_out_i_2__0\,
      I1 => \out\(3),
      I2 => I1,
      I3 => I2,
      I4 => I3,
      O => O1
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
    port map (
      I0 => \out\(0),
      I1 => s_level_out_d3,
      I2 => \out\(1),
      I3 => \out\(2),
      O => \n_0_reset_time_out_i_2__0\
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFA8080000"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => n_0_rx_fsm_reset_done_int_i_3,
      I2 => \out\(0),
      I3 => n_0_rx_fsm_reset_done_int_i_4,
      I4 => \out\(3),
      I5 => I4,
      O => O2
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => s_level_out_d3,
      I3 => I8,
      I4 => I3,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000020AA"
    )
    port map (
      I0 => \out\(1),
      I1 => I3,
      I2 => I8,
      I3 => s_level_out_d3,
      I4 => \out\(2),
      O => n_0_rx_fsm_reset_done_int_i_3
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004544"
    )
    port map (
      I0 => \out\(1),
      I1 => s_level_out_d3,
      I2 => I3,
      I3 => I6,
      I4 => \out\(2),
      O => n_0_rx_fsm_reset_done_int_i_4
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_15 is
  port (
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_in : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_15 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_15;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_15 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_154
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O139(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O139(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O140(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O140(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O141(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O141(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O142(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O142(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O143(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O143(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_155
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_156
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_157
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_158
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_159
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_160
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O138(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O138(0)
    );
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => I1,
      I2 => s_level_out_d3,
      O => O1
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_16 is
  port (
    rxpmaresetdone_s : out STD_LOGIC;
    rxpmaresetdone_ss : out STD_LOGIC;
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_16 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_16;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_16 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  rxpmaresetdone_s <= s_level_out_d3;
  rxpmaresetdone_ss <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_112
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O103(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O103(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O104(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O104(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O105(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O105(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O106(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O106(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O107(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O107(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_113
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_114
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_115
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_116
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_117
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_118
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O102(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O102(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_17 is
  port (
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmaresetdone_i0 : out STD_LOGIC;
    pmaresetdone_fallingedge_detect : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rxpmaresetdone_rx_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_17 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_17;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_17 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= pmaresetdone_fallingedge_detect;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_119
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_120
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O109(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O110(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O110(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O111(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O111(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O112(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O112(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O113(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O113(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_121
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_122
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_123
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_124
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_125
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O108(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O108(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O109(1)
    );
rxpmaresetdone_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => rxpmaresetdone_rx_s,
      O => rxpmaresetdone_i0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_18 is
  port (
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_18 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_18;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_18 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_175
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O157(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O157(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O158(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O158(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O159(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O159(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O160(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O160(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O161(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O161(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_176
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_177
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_178
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_179
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_180
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_181
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O156(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O156(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_19 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_19 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_19;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_19 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  O1 <= s_level_out_d4;
  p_level_in_int <= I1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_126
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_127
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O115(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O116(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O116(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O117(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O117(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O118(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O118(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O119(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O119(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_128
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_129
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_130
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_131
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_132
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O114(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O114(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O115(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d4,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_2 is
  port (
    cplllock_sync : out STD_LOGIC;
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    wait_time_done : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_2 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_2;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_2 is
  signal \n_0_FSM_sequential_tx_state[3]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state_reg[3]_i_3\ : STD_LOGIC;
  signal n_0_reset_time_out_i_3 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  cplllock_sync <= s_level_out_d3;
  p_level_in_int <= O2;
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA0FCF0FC0"
    )
    port map (
      I0 => \n_0_FSM_sequential_tx_state_reg[3]_i_3\,
      I1 => wait_time_done,
      I2 => I1,
      I3 => \out\(3),
      I4 => I2,
      I5 => \out\(0),
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => reset_time_out,
      I2 => I4,
      I3 => \out\(2),
      I4 => I5,
      I5 => s_level_out_d3,
      O => \n_0_FSM_sequential_tx_state[3]_i_7\
    );
\FSM_sequential_tx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_tx_state[3]_i_7\,
      I1 => I3,
      O => \n_0_FSM_sequential_tx_state_reg[3]_i_3\,
      S => \out\(1)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_70
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_71
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O67(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O68(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O68(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O69(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O69(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O70(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O70(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O71(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O71(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_72
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_73
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_74
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_75
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_76
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O66(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O66(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O67(1)
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
    port map (
      I0 => reset_time_out_0,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => reset_time_out,
      O => O1
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C554C555F554F55"
    )
    port map (
      I0 => \out\(3),
      I1 => n_0_reset_time_out_i_3,
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => mmcm_lock_reclocked,
      I5 => \out\(1),
      O => reset_time_out_0
    );
reset_time_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040404"
    )
    port map (
      I0 => \out\(3),
      I1 => s_level_out_d3,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => txresetdone_s3,
      O => n_0_reset_time_out_i_3
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_20 is
  port (
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    wait_bypass_count_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_20 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_20;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_20 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= I1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_133
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_134
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O121(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O122(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O122(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O123(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O123(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O124(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O124(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O125(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O125(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_135
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_136
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_137
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_138
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_139
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O120(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O120(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O121(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => I2,
      I1 => wait_bypass_count_reg(0),
      I2 => I3,
      I3 => I4,
      I4 => s_level_out_d4,
      I5 => I5,
      O => O1
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => I2,
      I1 => wait_bypass_count_reg(0),
      I2 => I3,
      I3 => s_level_out_d4,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_21 is
  port (
    time_out_wait_bypass_s3 : out STD_LOGIC;
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_21 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_21;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_21 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= I1;
  time_out_wait_bypass_s3 <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_140
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_141
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O127(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O128(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O128(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O129(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O129(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O130(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O130(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O131(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O131(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_142
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_143
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_144
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_145
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_146
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O126(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O126(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O127(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_22 is
  port (
    gtrxreset_f : out STD_LOGIC;
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_22 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_22;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_22 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  gtrxreset_f <= s_level_out_d3;
  p_level_in_int <= SR(0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_196
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_197
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O176(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O177(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O177(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O178(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O178(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O179(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O179(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O180(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O180(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_198
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_199
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_200
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_201
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_202
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O175(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O175(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O176(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_23 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpll_reset_i : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_23 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_23;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_23 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  SR(0) <= s_level_out_d3;
  p_level_in_int <= cpll_reset_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_189
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_190
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O170(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O171(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O171(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O172(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O172(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O173(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O173(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O174(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O174(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_191
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_192
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_193
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_194
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_195
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O169(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O169(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O170(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_24 is
  port (
    rxpmaresetdone_ss : out STD_LOGIC;
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrxreset_ss : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_24 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_24;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_24 is
  signal \n_0_state[0]_i_2\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= I1;
  rxpmaresetdone_ss <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_182
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_183
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O164(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O165(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O165(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O166(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O166(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O167(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O167(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O168(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O168(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_184
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_185
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_186
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_187
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_188
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O163(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O163(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O164(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F23332F0C2F002"
    )
    port map (
      I0 => gtrxreset_ss,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \n_0_state[0]_i_2\,
      I5 => I2,
      O => D(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => rxpmaresetdone_sss,
      O => \n_0_state[0]_i_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553000FFFF00FF00"
    )
    port map (
      I0 => I2,
      I1 => s_level_out_d3,
      I2 => rxpmaresetdone_sss,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_25 is
  port (
    s_out_d1_cdc_to_0 : out STD_LOGIC;
    s_out_d2_1 : out STD_LOGIC;
    s_out_d3_2 : out STD_LOGIC;
    s_out_d4_3 : out STD_LOGIC;
    s_out_d5_4 : out STD_LOGIC;
    s_out_d6_5 : out STD_LOGIC;
    s_out_d7_6 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    link_reset_comb_r : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    tx_lock_sync : in STD_LOGIC;
    gt_rxresetdone_r3 : in STD_LOGIC;
    gt_txresetdone_r3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_25 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_25;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_25 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= link_reset_comb_r;
SYSTEM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => reset,
      I1 => s_level_out_d3,
      I2 => tx_lock_sync,
      I3 => gt_rxresetdone_r3,
      I4 => gt_txresetdone_r3,
      O => O1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O7(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O8(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O8(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O9(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O9(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O10(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O10(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O11(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O11(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O6(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O6(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O7(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_26 is
  port (
    tx_lock_sync : out STD_LOGIC;
    s_out_d1_cdc_to_7 : out STD_LOGIC;
    s_out_d2_8 : out STD_LOGIC;
    s_out_d3_9 : out STD_LOGIC;
    s_out_d4_10 : out STD_LOGIC;
    s_out_d5_11 : out STD_LOGIC;
    s_out_d6_12 : out STD_LOGIC;
    s_out_d7_13 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_lock_comb_r : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_26 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_26;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_26 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= tx_lock_comb_r;
  tx_lock_sync <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_7
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_8
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O13(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O14(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O14(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O15(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O15(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O16(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O16(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O17(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O17(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_9
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_10
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_11
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_12
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_13
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O12(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O12(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O13(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_27 is
  port (
    s_out_d1_cdc_to : out STD_LOGIC;
    s_out_d2 : out STD_LOGIC;
    s_out_d3 : out STD_LOGIC;
    s_out_d4 : out STD_LOGIC;
    s_out_d5 : out STD_LOGIC;
    s_out_d6 : out STD_LOGIC;
    s_out_d7 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_27 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_27;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_27 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= I1;
gt_txresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => O6
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O3(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O3(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O4(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O4(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O5(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O5(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_28 is
  port (
    cc_sync : out STD_LOGIC;
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_cc_extend_r2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_28 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_28;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_28 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  cc_sync <= s_level_out_d3;
  p_level_in_int <= rx_cc_extend_r2;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_21
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_22
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O25(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O26(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O26(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O27(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O27(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O28(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O28(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O29(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O29(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_23
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_24
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_25
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_26
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_27
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O24(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O24(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O25(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_3 is
  port (
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_in : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_3 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_3;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_3 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_63
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O61(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O61(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O62(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O62(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O63(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O63(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O64(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O64(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O65(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O65(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_64
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_65
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_66
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_67
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_68
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_69
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O60(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O60(0)
    );
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => I1,
      I5 => s_level_out_d3,
      O => O1
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_4 is
  port (
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_4 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_4;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_4 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_77
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O73(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O73(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O74(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O74(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O75(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O75(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O76(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O76(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O77(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O77(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_78
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_79
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_80
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_81
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_82
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_83
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O72(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O72(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_5 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_5 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_5;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_5 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  O1 <= s_level_out_d4;
  p_level_in_int <= I1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_35
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_36
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O37(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O38(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O38(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O39(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O39(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O40(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O40(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O41(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O41(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_37
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_38
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_39
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_40
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_41
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O36(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O36(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O37(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d4,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_6 is
  port (
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_6 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_6;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_6 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= I1;
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00073000"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => I2,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_49
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_50
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O49(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O50(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O50(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O51(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O51(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O52(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O52(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O53(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O53(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_51
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_52
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_53
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_54
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_55
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O48(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O48(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O49(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_7 is
  port (
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    wait_bypass_count_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_7 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_7;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_7 is
  signal n_0_time_out_wait_bypass_i_2 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  p_level_in_int <= O1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_42
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_43
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O43(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O44(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O44(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O45(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O45(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O46(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O46(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O47(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O47(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_44
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_45
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_46
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_47
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_48
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O42(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O42(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O43(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAE00000000"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => I3,
      I3 => n_0_time_out_wait_bypass_i_2,
      I4 => I4,
      I5 => I5,
      O => O2
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(0),
      O => n_0_time_out_wait_bypass_i_2
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDFFF"
    )
    port map (
      I0 => I2,
      I1 => I4,
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(1),
      I4 => I3,
      I5 => s_level_out_d4,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_8 is
  port (
    gtrxreset_s : out STD_LOGIC;
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_8 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_8;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_8 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  gtrxreset_s <= s_level_out_d3;
  p_level_in_int <= I1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_84
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_85
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O79(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O80(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O80(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O81(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O81(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O82(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O82(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O83(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O83(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_86
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_87
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_88
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_89
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_90
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O78(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O78(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O79(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_cdc_sync_9 is
  port (
    rxpmaresetdone_rx_s : out STD_LOGIC;
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_9 : entity is "aurora_8b10b_0_cdc_sync";
end aurora_8b10b_0_aurora_8b10b_0_cdc_sync_9;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_cdc_sync_9 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  rxpmaresetdone_rx_s <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_91
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O85(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O85(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O86(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O86(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O87(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O87(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O88(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O88(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O89(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O89(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_92
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_93
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_94
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_95
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_96
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_97
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O84(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O84(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_GLOBAL_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gen_a_i : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    gtrxreset_i : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    START_RX : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_i : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    GOT_V : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    power_down : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_GLOBAL_LOGIC : entity is "aurora_8b10b_0_GLOBAL_LOGIC";
end aurora_8b10b_0_aurora_8b10b_0_GLOBAL_LOGIC;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_GLOBAL_LOGIC is
  signal gen_ver_i : STD_LOGIC;
  signal reset_channel_i : STD_LOGIC;
  signal txver_count_r0 : STD_LOGIC;
  signal wait_for_lane_up_r0 : STD_LOGIC;
begin
channel_err_detect_i: entity work.aurora_8b10b_0_aurora_8b10b_0_CHANNEL_ERR_DETECT
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1(0) => I1(0),
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      lane_up => lane_up,
      power_down => power_down,
      reset_channel_i => reset_channel_i,
      soft_err => soft_err,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
channel_init_sm_i: entity work.aurora_8b10b_0_aurora_8b10b_0_CHANNEL_INIT_SM
    port map (
      GOT_V => GOT_V,
      I1(0) => I1(0),
      O1 => O1,
      O2(0) => O2(0),
      SR(0) => SR(0),
      START_RX => START_RX,
      gen_ver_i => gen_ver_i,
      gtrxreset_i => gtrxreset_i,
      reset_channel_i => reset_channel_i,
      reset_i => reset_i,
      txver_count_r0 => txver_count_r0,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
idle_and_ver_gen_i: entity work.aurora_8b10b_0_aurora_8b10b_0_IDLE_AND_VER_GEN
    port map (
      I1(0) => I1(0),
      I7(2 downto 0) => I7(2 downto 0),
      I8(3 downto 0) => I8(3 downto 0),
      I9(3 downto 0) => I9(3 downto 0),
      gen_a_i => gen_a_i,
      gen_ver_i => gen_ver_i,
      txver_count_r0 => txver_count_r0,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_RESET_LOGIC is
  port (
    s_out_d1_cdc_to : out STD_LOGIC;
    s_out_d2 : out STD_LOGIC;
    s_out_d3 : out STD_LOGIC;
    s_out_d4 : out STD_LOGIC;
    s_out_d5 : out STD_LOGIC;
    s_out_d6 : out STD_LOGIC;
    s_out_d7 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_comb_r : out STD_LOGIC;
    s_out_d1_cdc_to_0 : out STD_LOGIC;
    s_out_d2_1 : out STD_LOGIC;
    s_out_d3_2 : out STD_LOGIC;
    s_out_d4_3 : out STD_LOGIC;
    s_out_d5_4 : out STD_LOGIC;
    s_out_d6_5 : out STD_LOGIC;
    s_out_d7_6 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_7 : out STD_LOGIC;
    s_out_d2_8 : out STD_LOGIC;
    s_out_d3_9 : out STD_LOGIC;
    s_out_d4_10 : out STD_LOGIC;
    s_out_d5_11 : out STD_LOGIC;
    s_out_d6_12 : out STD_LOGIC;
    s_out_d7_13 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_RESET_LOGIC : entity is "aurora_8b10b_0_RESET_LOGIC";
end aurora_8b10b_0_aurora_8b10b_0_RESET_LOGIC;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_RESET_LOGIC is
  signal gt_rxresetdone_r : STD_LOGIC;
  signal gt_rxresetdone_r2 : STD_LOGIC;
  signal gt_rxresetdone_r3 : STD_LOGIC;
  signal gt_txresetdone_r : STD_LOGIC;
  signal gt_txresetdone_r2 : STD_LOGIC;
  signal gt_txresetdone_r3 : STD_LOGIC;
  signal \^link_reset_comb_r\ : STD_LOGIC;
  signal n_19_link_reset_cdc_sync : STD_LOGIC;
  signal n_19_tx_resetdone_cdc_sync : STD_LOGIC;
  signal tx_lock_comb_r : STD_LOGIC;
  signal tx_lock_sync : STD_LOGIC;
begin
  link_reset_comb_r <= \^link_reset_comb_r\;
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_19_link_reset_cdc_sync,
      Q => O181,
      R => '0'
    );
gt_rxresetdone_r2_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => I2,
      D => gt_rxresetdone_r,
      Q => gt_rxresetdone_r2
    );
gt_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gt_rxresetdone_r2,
      Q => gt_rxresetdone_r3,
      R => '0'
    );
gt_rxresetdone_r_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => I2,
      D => '1',
      Q => gt_rxresetdone_r
    );
gt_txresetdone_r2_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => n_19_tx_resetdone_cdc_sync,
      D => gt_txresetdone_r,
      Q => gt_txresetdone_r2
    );
gt_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gt_txresetdone_r2,
      Q => gt_txresetdone_r3,
      R => '0'
    );
gt_txresetdone_r_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => n_19_tx_resetdone_cdc_sync,
      D => '1',
      Q => gt_txresetdone_r
    );
link_reset_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_25
    port map (
      O1 => n_19_link_reset_cdc_sync,
      O10(1 downto 0) => O10(1 downto 0),
      O11(1 downto 0) => O11(1 downto 0),
      O6(1 downto 0) => O6(1 downto 0),
      O7(1 downto 0) => O7(1 downto 0),
      O8(1 downto 0) => O8(1 downto 0),
      O9(1 downto 0) => O9(1 downto 0),
      gt_rxresetdone_r3 => gt_rxresetdone_r3,
      gt_txresetdone_r3 => gt_txresetdone_r3,
      link_reset_comb_r => \^link_reset_comb_r\,
      reset => reset,
      s_out_d1_cdc_to_0 => s_out_d1_cdc_to_0,
      s_out_d2_1 => s_out_d2_1,
      s_out_d3_2 => s_out_d3_2,
      s_out_d4_3 => s_out_d4_3,
      s_out_d5_4 => s_out_d5_4,
      s_out_d6_5 => s_out_d6_5,
      s_out_d7_6 => s_out_d7_6,
      tx_lock_sync => tx_lock_sync,
      user_clk => user_clk
    );
link_reset_comb_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_out,
      Q => \^link_reset_comb_r\,
      R => '0'
    );
tx_lock_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_26
    port map (
      O12(1 downto 0) => O12(1 downto 0),
      O13(1 downto 0) => O13(1 downto 0),
      O14(1 downto 0) => O14(1 downto 0),
      O15(1 downto 0) => O15(1 downto 0),
      O16(1 downto 0) => O16(1 downto 0),
      O17(1 downto 0) => O17(1 downto 0),
      s_out_d1_cdc_to_7 => s_out_d1_cdc_to_7,
      s_out_d2_8 => s_out_d2_8,
      s_out_d3_9 => s_out_d3_9,
      s_out_d4_10 => s_out_d4_10,
      s_out_d5_11 => s_out_d5_11,
      s_out_d6_12 => s_out_d6_12,
      s_out_d7_13 => s_out_d7_13,
      tx_lock_comb_r => tx_lock_comb_r,
      tx_lock_sync => tx_lock_sync,
      user_clk => user_clk
    );
tx_lock_comb_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => I3,
      Q => tx_lock_comb_r,
      R => '0'
    );
tx_resetdone_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_27
    port map (
      I1 => I1,
      O1(1 downto 0) => O1(1 downto 0),
      O2(1 downto 0) => O2(1 downto 0),
      O3(1 downto 0) => O3(1 downto 0),
      O4(1 downto 0) => O4(1 downto 0),
      O5(1 downto 0) => O5(1 downto 0),
      O6 => n_19_tx_resetdone_cdc_sync,
      \out\(1 downto 0) => \out\(1 downto 0),
      s_out_d1_cdc_to => s_out_d1_cdc_to,
      s_out_d2 => s_out_d2,
      s_out_d3 => s_out_d3,
      s_out_d4 => s_out_d4,
      s_out_d5 => s_out_d5,
      s_out_d6 => s_out_d6,
      s_out_d7 => s_out_d7,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH is
  port (
    rx_eof : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    S11_in : in STD_LOGIC;
    S1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    START_RX : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH : entity is "aurora_8b10b_0_RX_LL_PDU_DATAPATH";
end aurora_8b10b_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH is
  signal EOF_N : STD_LOGIC;
  signal FRAME_ERR_RESULT : STD_LOGIC;
  signal FRAME_ERR_RESULT0 : STD_LOGIC;
  signal MUXED_DATA : STD_LOGIC_VECTOR ( 0 to 15 );
  signal MUX_SELECT : STD_LOGIC_VECTOR ( 2 to 2 );
  signal RX_SRC_RDY_N : STD_LOGIC;
  signal SRC_RDY_N : STD_LOGIC;
  signal STORAGE_CE : STD_LOGIC_VECTOR ( 0 to 1 );
  signal STORAGE_DATA : STD_LOGIC_VECTOR ( 0 to 31 );
  signal STORAGE_SELECT : STD_LOGIC_VECTOR ( 4 to 9 );
  signal ce_command_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal count_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal end_storage_r0 : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[0]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[10]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[11]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[12]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[13]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[14]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[15]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[16]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[17]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[18]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[19]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[1]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[20]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[21]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[22]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[23]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[24]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[25]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[26]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[27]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[28]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[29]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[30]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[31]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[3]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[4]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[5]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[6]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[7]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[8]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[9]_srl3\ : STD_LOGIC;
  signal n_0_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_0_stage_2_frame_err_r_reg : STD_LOGIC;
  signal n_0_stage_3_output_switch_control_i : STD_LOGIC;
  signal n_16_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_17_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_18_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_19_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_1_sideband_output_i : STD_LOGIC;
  signal n_1_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_20_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_21_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_22_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_23_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_24_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_25_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_26_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_27_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_28_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_29_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_2_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_30_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_31_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_32_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_33_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_34_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_35_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_36_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_37_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_38_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_39_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_3_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_3_stage_2_valid_data_counter_i : STD_LOGIC;
  signal n_3_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_40_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_41_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_42_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_43_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_44_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_45_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_46_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_47_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_4_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_4_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_5_stage_2_valid_data_counter_i : STD_LOGIC;
  signal n_5_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_6_sideband_output_i : STD_LOGIC;
  signal n_7_sideband_output_i : STD_LOGIC;
  signal \^rx_eof\ : STD_LOGIC;
  signal stage_1_ecp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_pad_r : STD_LOGIC;
  signal stage_1_scp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_2_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal stage_2_data_v_count_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_2_end_after_start_r : STD_LOGIC;
  signal stage_2_end_before_start_r : STD_LOGIC;
  signal stage_2_pad_r : STD_LOGIC;
  signal stage_2_start_with_data_r : STD_LOGIC;
  signal stage_3_end_storage_r : STD_LOGIC;
  signal stage_3_storage_count_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal storage_count_c : STD_LOGIC_VECTOR ( 0 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \stage_1_data_r_reg[0]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \stage_1_data_r_reg[0]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[10]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[10]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[11]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[11]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[12]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[12]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[13]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[13]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[14]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[14]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[15]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[15]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[16]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[16]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[16]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[17]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[17]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[17]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[18]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[18]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[18]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[19]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[19]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[19]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[1]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[1]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[20]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[20]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[20]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[21]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[21]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[21]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[22]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[22]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[22]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[23]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[23]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[23]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[24]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[24]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[24]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[25]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[25]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[25]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[26]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[26]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[27]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[27]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[27]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[28]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[28]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[28]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[29]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[29]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[29]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[2]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[30]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[30]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[31]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[31]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[3]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[3]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[3]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[4]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[4]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[4]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[5]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[5]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[5]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[6]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[6]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[7]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[7]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[8]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[8]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[8]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[9]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[9]_srl3\ : label is "\inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3 ";
begin
  rx_eof <= \^rx_eof\;
FRAME_ERR_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => FRAME_ERR_RESULT,
      Q => frame_err,
      R => SR(0)
    );
RX_EOF_N_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => EOF_N,
      Q => \^rx_eof\,
      R => '0'
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_6_sideband_output_i,
      Q => Q(1),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_7_sideband_output_i,
      Q => Q(0),
      R => '0'
    );
RX_SRC_RDY_N_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => SRC_RDY_N,
      Q => RX_SRC_RDY_N,
      S => SR(0)
    );
m_axi_rx_tlast_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_eof\,
      O => m_axi_rx_tlast
    );
m_axi_rx_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RX_SRC_RDY_N,
      O => m_axi_rx_tvalid
    );
output_mux_i: entity work.aurora_8b10b_0_aurora_8b10b_0_OUTPUT_MUX
    port map (
      I1(15) => MUXED_DATA(0),
      I1(14) => MUXED_DATA(1),
      I1(13) => MUXED_DATA(2),
      I1(12) => MUXED_DATA(3),
      I1(11) => MUXED_DATA(4),
      I1(10) => MUXED_DATA(5),
      I1(9) => MUXED_DATA(6),
      I1(8) => MUXED_DATA(7),
      I1(7) => MUXED_DATA(8),
      I1(6) => MUXED_DATA(9),
      I1(5) => MUXED_DATA(10),
      I1(4) => MUXED_DATA(11),
      I1(3) => MUXED_DATA(12),
      I1(2) => MUXED_DATA(13),
      I1(1) => MUXED_DATA(14),
      I1(0) => MUXED_DATA(15),
      I2 => n_0_stage_3_output_switch_control_i,
      Q(31) => STORAGE_DATA(0),
      Q(30) => STORAGE_DATA(1),
      Q(29) => STORAGE_DATA(2),
      Q(28) => STORAGE_DATA(3),
      Q(27) => STORAGE_DATA(4),
      Q(26) => STORAGE_DATA(5),
      Q(25) => STORAGE_DATA(6),
      Q(24) => STORAGE_DATA(7),
      Q(23) => STORAGE_DATA(8),
      Q(22) => STORAGE_DATA(9),
      Q(21) => STORAGE_DATA(10),
      Q(20) => STORAGE_DATA(11),
      Q(19) => STORAGE_DATA(12),
      Q(18) => STORAGE_DATA(13),
      Q(17) => STORAGE_DATA(14),
      Q(16) => STORAGE_DATA(15),
      Q(15) => STORAGE_DATA(16),
      Q(14) => STORAGE_DATA(17),
      Q(13) => STORAGE_DATA(18),
      Q(12) => STORAGE_DATA(19),
      Q(11) => STORAGE_DATA(20),
      Q(10) => STORAGE_DATA(21),
      Q(9) => STORAGE_DATA(22),
      Q(8) => STORAGE_DATA(23),
      Q(7) => STORAGE_DATA(24),
      Q(6) => STORAGE_DATA(25),
      Q(5) => STORAGE_DATA(26),
      Q(4) => STORAGE_DATA(27),
      Q(3) => STORAGE_DATA(28),
      Q(2) => STORAGE_DATA(29),
      Q(1) => STORAGE_DATA(30),
      Q(0) => STORAGE_DATA(31),
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      user_clk => user_clk
    );
sideband_output_i: entity work.aurora_8b10b_0_aurora_8b10b_0_SIDEBAND_OUTPUT
    port map (
      D(0) => storage_count_c(1),
      EOF_N => EOF_N,
      FRAME_ERR_RESULT => FRAME_ERR_RESULT,
      FRAME_ERR_RESULT0 => FRAME_ERR_RESULT0,
      I1 => n_4_stage_3_storage_count_control_i,
      I2 => n_0_stage_2_frame_err_r_reg,
      I3 => n_3_stage_2_valid_data_counter_i,
      I4(0) => stage_2_data_v_count_r(1),
      I5(0) => n_5_stage_2_valid_data_counter_i,
      O1(1) => n_6_sideband_output_i,
      O1(0) => n_7_sideband_output_i,
      Q(0) => stage_3_storage_count_r(1),
      SR(0) => n_1_sideband_output_i,
      SRC_RDY_N => SRC_RDY_N,
      START_RX => START_RX,
      end_storage_r0 => end_storage_r0,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_pad_r => stage_2_pad_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      user_clk => user_clk
    );
\stage_1_data_r_reg[0]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(7),
      Q => \n_0_stage_1_data_r_reg[0]_srl3\
    );
\stage_1_data_r_reg[10]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(5),
      Q => \n_0_stage_1_data_r_reg[10]_srl3\
    );
\stage_1_data_r_reg[11]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(4),
      Q => \n_0_stage_1_data_r_reg[11]_srl3\
    );
\stage_1_data_r_reg[12]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(3),
      Q => \n_0_stage_1_data_r_reg[12]_srl3\
    );
\stage_1_data_r_reg[13]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(2),
      Q => \n_0_stage_1_data_r_reg[13]_srl3\
    );
\stage_1_data_r_reg[14]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(1),
      Q => \n_0_stage_1_data_r_reg[14]_srl3\
    );
\stage_1_data_r_reg[15]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(0),
      Q => \n_0_stage_1_data_r_reg[15]_srl3\
    );
\stage_1_data_r_reg[16]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(7),
      Q => \n_0_stage_1_data_r_reg[16]_srl3\
    );
\stage_1_data_r_reg[17]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(6),
      Q => \n_0_stage_1_data_r_reg[17]_srl3\
    );
\stage_1_data_r_reg[18]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(5),
      Q => \n_0_stage_1_data_r_reg[18]_srl3\
    );
\stage_1_data_r_reg[19]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(4),
      Q => \n_0_stage_1_data_r_reg[19]_srl3\
    );
\stage_1_data_r_reg[1]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(6),
      Q => \n_0_stage_1_data_r_reg[1]_srl3\
    );
\stage_1_data_r_reg[20]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(3),
      Q => \n_0_stage_1_data_r_reg[20]_srl3\
    );
\stage_1_data_r_reg[21]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(2),
      Q => \n_0_stage_1_data_r_reg[21]_srl3\
    );
\stage_1_data_r_reg[22]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(1),
      Q => \n_0_stage_1_data_r_reg[22]_srl3\
    );
\stage_1_data_r_reg[23]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O10(0),
      Q => \n_0_stage_1_data_r_reg[23]_srl3\
    );
\stage_1_data_r_reg[24]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(7),
      Q => \n_0_stage_1_data_r_reg[24]_srl3\
    );
\stage_1_data_r_reg[25]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(6),
      Q => \n_0_stage_1_data_r_reg[25]_srl3\
    );
\stage_1_data_r_reg[26]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(5),
      Q => \n_0_stage_1_data_r_reg[26]_srl3\
    );
\stage_1_data_r_reg[27]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(4),
      Q => \n_0_stage_1_data_r_reg[27]_srl3\
    );
\stage_1_data_r_reg[28]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(3),
      Q => \n_0_stage_1_data_r_reg[28]_srl3\
    );
\stage_1_data_r_reg[29]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(2),
      Q => \n_0_stage_1_data_r_reg[29]_srl3\
    );
\stage_1_data_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(5),
      Q => \n_0_stage_1_data_r_reg[2]_srl3\
    );
\stage_1_data_r_reg[30]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(1),
      Q => \n_0_stage_1_data_r_reg[30]_srl3\
    );
\stage_1_data_r_reg[31]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O9(0),
      Q => \n_0_stage_1_data_r_reg[31]_srl3\
    );
\stage_1_data_r_reg[3]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(4),
      Q => \n_0_stage_1_data_r_reg[3]_srl3\
    );
\stage_1_data_r_reg[4]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(3),
      Q => \n_0_stage_1_data_r_reg[4]_srl3\
    );
\stage_1_data_r_reg[5]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(2),
      Q => \n_0_stage_1_data_r_reg[5]_srl3\
    );
\stage_1_data_r_reg[6]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(1),
      Q => \n_0_stage_1_data_r_reg[6]_srl3\
    );
\stage_1_data_r_reg[7]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O12(0),
      Q => \n_0_stage_1_data_r_reg[7]_srl3\
    );
\stage_1_data_r_reg[8]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(7),
      Q => \n_0_stage_1_data_r_reg[8]_srl3\
    );
\stage_1_data_r_reg[9]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => O11(6),
      Q => \n_0_stage_1_data_r_reg[9]_srl3\
    );
\stage_1_ecp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4(1),
      Q => stage_1_ecp_r(0),
      R => '0'
    );
\stage_1_ecp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4(0),
      Q => stage_1_ecp_r(1),
      R => '0'
    );
stage_1_pad_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3,
      Q => stage_1_pad_r,
      R => '0'
    );
stage_1_rx_ll_deframer_i: entity work.aurora_8b10b_0_aurora_8b10b_0_RX_LL_DEFRAMER
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3(1) => stage_1_scp_r(0),
      I3(0) => stage_1_scp_r(1),
      O1 => n_0_stage_1_rx_ll_deframer_i,
      O13(1 downto 0) => O13(1 downto 0),
      O2 => n_1_stage_1_rx_ll_deframer_i,
      O3 => n_2_stage_1_rx_ll_deframer_i,
      O4 => n_3_stage_1_rx_ll_deframer_i,
      O5 => n_4_stage_1_rx_ll_deframer_i,
      O6(1) => count_c(0),
      O6(0) => count_c(1),
      Q(1) => stage_1_ecp_r(0),
      Q(0) => stage_1_ecp_r(1),
      S1 => S1,
      S11_in => S11_in,
      SR(0) => SR(0),
      START_RX => START_RX,
      user_clk => user_clk
    );
\stage_1_scp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => stage_1_scp_r(0),
      R => '0'
    );
\stage_1_scp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => stage_1_scp_r(1),
      R => '0'
    );
\stage_2_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[0]_srl3\,
      Q => stage_2_data_r(0),
      R => '0'
    );
\stage_2_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[10]_srl3\,
      Q => stage_2_data_r(10),
      R => '0'
    );
\stage_2_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[11]_srl3\,
      Q => stage_2_data_r(11),
      R => '0'
    );
\stage_2_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[12]_srl3\,
      Q => stage_2_data_r(12),
      R => '0'
    );
\stage_2_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[13]_srl3\,
      Q => stage_2_data_r(13),
      R => '0'
    );
\stage_2_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[14]_srl3\,
      Q => stage_2_data_r(14),
      R => '0'
    );
\stage_2_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[15]_srl3\,
      Q => stage_2_data_r(15),
      R => '0'
    );
\stage_2_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[16]_srl3\,
      Q => stage_2_data_r(16),
      R => '0'
    );
\stage_2_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[17]_srl3\,
      Q => stage_2_data_r(17),
      R => '0'
    );
\stage_2_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[18]_srl3\,
      Q => stage_2_data_r(18),
      R => '0'
    );
\stage_2_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[19]_srl3\,
      Q => stage_2_data_r(19),
      R => '0'
    );
\stage_2_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[1]_srl3\,
      Q => stage_2_data_r(1),
      R => '0'
    );
\stage_2_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[20]_srl3\,
      Q => stage_2_data_r(20),
      R => '0'
    );
\stage_2_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[21]_srl3\,
      Q => stage_2_data_r(21),
      R => '0'
    );
\stage_2_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[22]_srl3\,
      Q => stage_2_data_r(22),
      R => '0'
    );
\stage_2_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[23]_srl3\,
      Q => stage_2_data_r(23),
      R => '0'
    );
\stage_2_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[24]_srl3\,
      Q => stage_2_data_r(24),
      R => '0'
    );
\stage_2_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[25]_srl3\,
      Q => stage_2_data_r(25),
      R => '0'
    );
\stage_2_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[26]_srl3\,
      Q => stage_2_data_r(26),
      R => '0'
    );
\stage_2_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[27]_srl3\,
      Q => stage_2_data_r(27),
      R => '0'
    );
\stage_2_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[28]_srl3\,
      Q => stage_2_data_r(28),
      R => '0'
    );
\stage_2_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[29]_srl3\,
      Q => stage_2_data_r(29),
      R => '0'
    );
\stage_2_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[2]_srl3\,
      Q => stage_2_data_r(2),
      R => '0'
    );
\stage_2_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[30]_srl3\,
      Q => stage_2_data_r(30),
      R => '0'
    );
\stage_2_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[31]_srl3\,
      Q => stage_2_data_r(31),
      R => '0'
    );
\stage_2_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[3]_srl3\,
      Q => stage_2_data_r(3),
      R => '0'
    );
\stage_2_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[4]_srl3\,
      Q => stage_2_data_r(4),
      R => '0'
    );
\stage_2_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[5]_srl3\,
      Q => stage_2_data_r(5),
      R => '0'
    );
\stage_2_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[6]_srl3\,
      Q => stage_2_data_r(6),
      R => '0'
    );
\stage_2_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[7]_srl3\,
      Q => stage_2_data_r(7),
      R => '0'
    );
\stage_2_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[8]_srl3\,
      Q => stage_2_data_r(8),
      R => '0'
    );
\stage_2_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_stage_1_data_r_reg[9]_srl3\,
      Q => stage_2_data_r(9),
      R => '0'
    );
stage_2_end_after_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_3_stage_1_rx_ll_deframer_i,
      Q => stage_2_end_after_start_r,
      R => SR(0)
    );
stage_2_end_before_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_2_stage_1_rx_ll_deframer_i,
      Q => stage_2_end_before_start_r,
      R => SR(0)
    );
stage_2_frame_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_stage_1_rx_ll_deframer_i,
      Q => n_0_stage_2_frame_err_r_reg,
      R => '0'
    );
stage_2_left_align_control_i: entity work.aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL
    port map (
      I1 => n_4_stage_1_rx_ll_deframer_i,
      MUX_SELECT(0) => MUX_SELECT(2),
      user_clk => user_clk
    );
stage_2_pad_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => stage_1_pad_r,
      Q => stage_2_pad_r,
      R => '0'
    );
stage_2_start_with_data_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_1_stage_1_rx_ll_deframer_i,
      Q => stage_2_start_with_data_r,
      R => SR(0)
    );
stage_2_valid_data_counter_i: entity work.aurora_8b10b_0_aurora_8b10b_0_VALID_DATA_COUNTER
    port map (
      D(0) => ce_command_c(0),
      FRAME_ERR_RESULT0 => FRAME_ERR_RESULT0,
      I1(1) => stage_3_storage_count_r(0),
      I1(0) => stage_3_storage_count_r(1),
      I2 => n_0_stage_2_frame_err_r_reg,
      I3 => n_5_stage_3_storage_count_control_i,
      I4(1) => count_c(0),
      I4(0) => count_c(1),
      I5(0) => n_5_stage_2_valid_data_counter_i,
      O1 => n_3_stage_2_valid_data_counter_i,
      O2(0) => storage_count_c(0),
      Q(1) => stage_2_data_v_count_r(0),
      Q(0) => stage_2_data_v_count_r(1),
      SR(0) => SR(0),
      end_storage_r0 => end_storage_r0,
      stage_2_end_after_start_r => stage_2_end_after_start_r,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      user_clk => user_clk
    );
stage_3_left_align_datapath_mux_i: entity work.aurora_8b10b_0_aurora_8b10b_0_LEFT_ALIGN_MUX
    port map (
      D(31) => n_16_stage_3_left_align_datapath_mux_i,
      D(30) => n_17_stage_3_left_align_datapath_mux_i,
      D(29) => n_18_stage_3_left_align_datapath_mux_i,
      D(28) => n_19_stage_3_left_align_datapath_mux_i,
      D(27) => n_20_stage_3_left_align_datapath_mux_i,
      D(26) => n_21_stage_3_left_align_datapath_mux_i,
      D(25) => n_22_stage_3_left_align_datapath_mux_i,
      D(24) => n_23_stage_3_left_align_datapath_mux_i,
      D(23) => n_24_stage_3_left_align_datapath_mux_i,
      D(22) => n_25_stage_3_left_align_datapath_mux_i,
      D(21) => n_26_stage_3_left_align_datapath_mux_i,
      D(20) => n_27_stage_3_left_align_datapath_mux_i,
      D(19) => n_28_stage_3_left_align_datapath_mux_i,
      D(18) => n_29_stage_3_left_align_datapath_mux_i,
      D(17) => n_30_stage_3_left_align_datapath_mux_i,
      D(16) => n_31_stage_3_left_align_datapath_mux_i,
      D(15) => n_32_stage_3_left_align_datapath_mux_i,
      D(14) => n_33_stage_3_left_align_datapath_mux_i,
      D(13) => n_34_stage_3_left_align_datapath_mux_i,
      D(12) => n_35_stage_3_left_align_datapath_mux_i,
      D(11) => n_36_stage_3_left_align_datapath_mux_i,
      D(10) => n_37_stage_3_left_align_datapath_mux_i,
      D(9) => n_38_stage_3_left_align_datapath_mux_i,
      D(8) => n_39_stage_3_left_align_datapath_mux_i,
      D(7) => n_40_stage_3_left_align_datapath_mux_i,
      D(6) => n_41_stage_3_left_align_datapath_mux_i,
      D(5) => n_42_stage_3_left_align_datapath_mux_i,
      D(4) => n_43_stage_3_left_align_datapath_mux_i,
      D(3) => n_44_stage_3_left_align_datapath_mux_i,
      D(2) => n_45_stage_3_left_align_datapath_mux_i,
      D(1) => n_46_stage_3_left_align_datapath_mux_i,
      D(0) => n_47_stage_3_left_align_datapath_mux_i,
      MUX_SELECT(0) => MUX_SELECT(2),
      Q(15) => MUXED_DATA(0),
      Q(14) => MUXED_DATA(1),
      Q(13) => MUXED_DATA(2),
      Q(12) => MUXED_DATA(3),
      Q(11) => MUXED_DATA(4),
      Q(10) => MUXED_DATA(5),
      Q(9) => MUXED_DATA(6),
      Q(8) => MUXED_DATA(7),
      Q(7) => MUXED_DATA(8),
      Q(6) => MUXED_DATA(9),
      Q(5) => MUXED_DATA(10),
      Q(4) => MUXED_DATA(11),
      Q(3) => MUXED_DATA(12),
      Q(2) => MUXED_DATA(13),
      Q(1) => MUXED_DATA(14),
      Q(0) => MUXED_DATA(15),
      STORAGE_SELECT(1) => STORAGE_SELECT(4),
      STORAGE_SELECT(0) => STORAGE_SELECT(9),
      stage_2_data_r(0 to 31) => stage_2_data_r(0 to 31),
      user_clk => user_clk
    );
stage_3_output_switch_control_i: entity work.aurora_8b10b_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL
    port map (
      I1 => n_3_stage_3_storage_count_control_i,
      O1 => n_0_stage_3_output_switch_control_i,
      user_clk => user_clk
    );
stage_3_storage_ce_control_i: entity work.aurora_8b10b_0_aurora_8b10b_0_STORAGE_CE_CONTROL
    port map (
      D(1) => ce_command_c(0),
      D(0) => ce_command_c(1),
      Q(1) => STORAGE_CE(0),
      Q(0) => STORAGE_CE(1),
      SR(0) => SR(0),
      user_clk => user_clk
    );
stage_3_storage_count_control_i: entity work.aurora_8b10b_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL
    port map (
      D(0) => ce_command_c(1),
      I1(1) => stage_2_data_v_count_r(0),
      I1(0) => stage_2_data_v_count_r(1),
      I2(1) => storage_count_c(0),
      I2(0) => storage_count_c(1),
      O1 => n_3_stage_3_storage_count_control_i,
      O2 => n_4_stage_3_storage_count_control_i,
      O3 => n_5_stage_3_storage_count_control_i,
      Q(1) => stage_3_storage_count_r(0),
      Q(0) => stage_3_storage_count_r(1),
      SR(0) => n_1_sideband_output_i,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      user_clk => user_clk
    );
stage_3_storage_switch_control_i: entity work.aurora_8b10b_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL
    port map (
      I1(1) => stage_2_data_v_count_r(0),
      I1(0) => stage_2_data_v_count_r(1),
      Q(1) => stage_3_storage_count_r(0),
      Q(0) => stage_3_storage_count_r(1),
      STORAGE_SELECT(1) => STORAGE_SELECT(4),
      STORAGE_SELECT(0) => STORAGE_SELECT(9),
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      user_clk => user_clk
    );
stage_4_storage_mux_i: entity work.aurora_8b10b_0_aurora_8b10b_0_STORAGE_MUX
    port map (
      D(31) => n_16_stage_3_left_align_datapath_mux_i,
      D(30) => n_17_stage_3_left_align_datapath_mux_i,
      D(29) => n_18_stage_3_left_align_datapath_mux_i,
      D(28) => n_19_stage_3_left_align_datapath_mux_i,
      D(27) => n_20_stage_3_left_align_datapath_mux_i,
      D(26) => n_21_stage_3_left_align_datapath_mux_i,
      D(25) => n_22_stage_3_left_align_datapath_mux_i,
      D(24) => n_23_stage_3_left_align_datapath_mux_i,
      D(23) => n_24_stage_3_left_align_datapath_mux_i,
      D(22) => n_25_stage_3_left_align_datapath_mux_i,
      D(21) => n_26_stage_3_left_align_datapath_mux_i,
      D(20) => n_27_stage_3_left_align_datapath_mux_i,
      D(19) => n_28_stage_3_left_align_datapath_mux_i,
      D(18) => n_29_stage_3_left_align_datapath_mux_i,
      D(17) => n_30_stage_3_left_align_datapath_mux_i,
      D(16) => n_31_stage_3_left_align_datapath_mux_i,
      D(15) => n_32_stage_3_left_align_datapath_mux_i,
      D(14) => n_33_stage_3_left_align_datapath_mux_i,
      D(13) => n_34_stage_3_left_align_datapath_mux_i,
      D(12) => n_35_stage_3_left_align_datapath_mux_i,
      D(11) => n_36_stage_3_left_align_datapath_mux_i,
      D(10) => n_37_stage_3_left_align_datapath_mux_i,
      D(9) => n_38_stage_3_left_align_datapath_mux_i,
      D(8) => n_39_stage_3_left_align_datapath_mux_i,
      D(7) => n_40_stage_3_left_align_datapath_mux_i,
      D(6) => n_41_stage_3_left_align_datapath_mux_i,
      D(5) => n_42_stage_3_left_align_datapath_mux_i,
      D(4) => n_43_stage_3_left_align_datapath_mux_i,
      D(3) => n_44_stage_3_left_align_datapath_mux_i,
      D(2) => n_45_stage_3_left_align_datapath_mux_i,
      D(1) => n_46_stage_3_left_align_datapath_mux_i,
      D(0) => n_47_stage_3_left_align_datapath_mux_i,
      E(1) => STORAGE_CE(0),
      E(0) => STORAGE_CE(1),
      Q(31) => STORAGE_DATA(0),
      Q(30) => STORAGE_DATA(1),
      Q(29) => STORAGE_DATA(2),
      Q(28) => STORAGE_DATA(3),
      Q(27) => STORAGE_DATA(4),
      Q(26) => STORAGE_DATA(5),
      Q(25) => STORAGE_DATA(6),
      Q(24) => STORAGE_DATA(7),
      Q(23) => STORAGE_DATA(8),
      Q(22) => STORAGE_DATA(9),
      Q(21) => STORAGE_DATA(10),
      Q(20) => STORAGE_DATA(11),
      Q(19) => STORAGE_DATA(12),
      Q(18) => STORAGE_DATA(13),
      Q(17) => STORAGE_DATA(14),
      Q(16) => STORAGE_DATA(15),
      Q(15) => STORAGE_DATA(16),
      Q(14) => STORAGE_DATA(17),
      Q(13) => STORAGE_DATA(18),
      Q(12) => STORAGE_DATA(19),
      Q(11) => STORAGE_DATA(20),
      Q(10) => STORAGE_DATA(21),
      Q(9) => STORAGE_DATA(22),
      Q(8) => STORAGE_DATA(23),
      Q(7) => STORAGE_DATA(24),
      Q(6) => STORAGE_DATA(25),
      Q(5) => STORAGE_DATA(26),
      Q(4) => STORAGE_DATA(27),
      Q(3) => STORAGE_DATA(28),
      Q(2) => STORAGE_DATA(29),
      Q(1) => STORAGE_DATA(30),
      Q(0) => STORAGE_DATA(31),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_TX_LL is
  port (
    gen_cc_i : out STD_LOGIC;
    GEN_ECP : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tx_dst_rdy : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    O182 : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_TX_LL : entity is "aurora_8b10b_0_TX_LL";
end aurora_8b10b_0_aurora_8b10b_0_TX_LL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_TX_LL is
  signal do_cc_r : STD_LOGIC;
  signal n_0_tx_ll_datapath_i : STD_LOGIC;
  signal n_6_tx_ll_control_i : STD_LOGIC;
  signal n_8_tx_ll_control_i : STD_LOGIC;
  signal pdu_ok_c : STD_LOGIC;
  signal storage_pad_r0 : STD_LOGIC;
  signal storage_v_r0 : STD_LOGIC;
  signal \^tx_dst_rdy\ : STD_LOGIC;
begin
  tx_dst_rdy <= \^tx_dst_rdy\;
tx_ll_control_i: entity work.aurora_8b10b_0_aurora_8b10b_0_TX_LL_CONTROL
    port map (
      D(0) => n_8_tx_ll_control_i,
      E(0) => pdu_ok_c,
      GEN_ECP => GEN_ECP,
      I1 => I1,
      I2 => n_0_tx_ll_datapath_i,
      I3 => I2,
      O1 => O1,
      O182 => O182,
      O2 => \^tx_dst_rdy\,
      O3 => n_6_tx_ll_control_i,
      do_cc => do_cc,
      do_cc_r => do_cc_r,
      gen_cc_i => gen_cc_i,
      reset_i => reset_i,
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      storage_pad_r0 => storage_pad_r0,
      storage_v_r0 => storage_v_r0,
      user_clk => user_clk
    );
tx_ll_datapath_i: entity work.aurora_8b10b_0_aurora_8b10b_0_TX_LL_DATAPATH
    port map (
      D(0) => n_8_tx_ll_control_i,
      E(0) => pdu_ok_c,
      I1 => n_6_tx_ll_control_i,
      I2 => I1,
      I5(1 downto 0) => I5(1 downto 0),
      I6(1 downto 0) => I6(1 downto 0),
      O1 => n_0_tx_ll_datapath_i,
      Q(31 downto 0) => Q(31 downto 0),
      do_cc_r => do_cc_r,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      storage_pad_r0 => storage_pad_r0,
      storage_v_r0 => storage_v_r0,
      tx_dst_rdy => \^tx_dst_rdy\,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_gtrxreset_seq is
  port (
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_out : out STD_LOGIC;
    drpen_i : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_i : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    cpll_reset_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    drpdo_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_gtrxreset_seq : entity is "aurora_8b10b_0_gtrxreset_seq";
end aurora_8b10b_0_aurora_8b10b_0_gtrxreset_seq;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_gtrxreset_seq is
  signal drp_op_done : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal gtrxreset_f : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_s : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal n_0_DRP_OP_DONE_i_1 : STD_LOGIC;
  signal n_0_flag_i_1 : STD_LOGIC;
  signal \n_0_rd_data[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[10]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[11]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[12]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[13]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[14]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[15]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[15]_i_2\ : STD_LOGIC;
  signal \n_0_rd_data[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[6]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[7]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[8]_i_1\ : STD_LOGIC;
  signal \n_0_rd_data[9]_i_1\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal original_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal original_rd_data0 : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rst_ss : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gthe2_i_i_20 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of gthe2_i_i_21 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of gthe2_i_i_22 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of gthe2_i_i_23 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of gthe2_i_i_24 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of gthe2_i_i_25 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of gthe2_i_i_26 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of gthe2_i_i_27 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of gtrxreset_o_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair85";
begin
DRP_OP_DONE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => I2,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_op_done,
      O => n_0_DRP_OP_DONE_i_1
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDCE
    port map (
      C => drpclk_in,
      CE => '1',
      CLR => gtrxreset_f,
      D => n_0_DRP_OP_DONE_i_1,
      Q => drp_op_done
    );
flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EEE"
    )
    port map (
      I0 => flag,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => n_0_flag_i_1
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => drpclk_in,
      CE => '1',
      D => n_0_flag_i_1,
      Q => flag,
      R => '0'
    );
gthe2_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(9),
      I1 => rd_data(9),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(9)
    );
gthe2_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(8),
      I1 => rd_data(8),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(8)
    );
gthe2_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(7),
      I1 => rd_data(7),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(7)
    );
gthe2_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(6),
      I1 => rd_data(6),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(6)
    );
gthe2_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(5),
      I1 => rd_data(5),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(5)
    );
gthe2_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(4),
      I1 => rd_data(4),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(4)
    );
gthe2_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(3),
      I1 => rd_data(3),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(3)
    );
gthe2_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(2),
      I1 => rd_data(2),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(2)
    );
gthe2_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(1),
      I1 => rd_data(1),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(1)
    );
gthe2_i_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(0),
      I1 => rd_data(0),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(0)
    );
gthe2_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF640064"
    )
    port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => drp_op_done,
      I4 => drpen_in,
      O => drpen_i
    );
gthe2_i_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(8),
      O => DRPADDR(8)
    );
gthe2_i_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(7),
      O => DRPADDR(7)
    );
gthe2_i_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(6),
      O => DRPADDR(6)
    );
gthe2_i_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(5),
      O => DRPADDR(5)
    );
gthe2_i_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in(4),
      I1 => drp_op_done,
      O => DRPADDR(4)
    );
gthe2_i_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(3),
      O => DRPADDR(3)
    );
gthe2_i_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(2),
      O => DRPADDR(2)
    );
gthe2_i_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(1),
      O => DRPADDR(1)
    );
gthe2_i_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in(0),
      I1 => drp_op_done,
      O => DRPADDR(0)
    );
gthe2_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA3C00"
    )
    port map (
      I0 => drpwe_in,
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => drp_op_done,
      O => drpwe_i
    );
gthe2_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(15),
      I1 => rd_data(15),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(15)
    );
gthe2_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(14),
      I1 => rd_data(14),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(14)
    );
gthe2_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(13),
      I1 => rd_data(13),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(13)
    );
gthe2_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(12),
      I1 => rd_data(12),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(12)
    );
gthe2_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0CAA00AA00AA00"
    )
    port map (
      I0 => drpdi_in(11),
      I1 => state(2),
      I2 => state(0),
      I3 => drp_op_done,
      I4 => state(1),
      I5 => rd_data(11),
      O => DRPDI(11)
    );
gthe2_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0ACA0ACA0A0A0"
    )
    port map (
      I0 => drpdi_in(10),
      I1 => rd_data(10),
      I2 => drp_op_done,
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => DRPDI(10)
    );
gtrxreset_in_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_22
    port map (
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      SR(0) => SR(0),
      drpclk_in => drpclk_in,
      gtrxreset_f => gtrxreset_f,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_202 => s_out_d7_202
    );
gtrxreset_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFA"
    )
    port map (
      I0 => state(0),
      I1 => gtrxreset_ss,
      I2 => state(1),
      I3 => state(2),
      O => gtrxreset_i
    );
gtrxreset_o_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => gtrxreset_out,
      R => rst_ss
    );
gtrxreset_s_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_f,
      Q => gtrxreset_s,
      R => rst_ss
    );
gtrxreset_ss_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_s,
      Q => gtrxreset_ss,
      R => rst_ss
    );
\original_rd_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
    port map (
      I0 => state(0),
      I1 => I2,
      I2 => flag,
      I3 => state(2),
      I4 => state(1),
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(0),
      Q => original_rd_data(0),
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(10),
      Q => original_rd_data(10),
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(11),
      Q => original_rd_data(11),
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(12),
      Q => original_rd_data(12),
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(13),
      Q => original_rd_data(13),
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(14),
      Q => original_rd_data(14),
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(15),
      Q => original_rd_data(15),
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(1),
      Q => original_rd_data(1),
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(2),
      Q => original_rd_data(2),
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(3),
      Q => original_rd_data(3),
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(4),
      Q => original_rd_data(4),
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(5),
      Q => original_rd_data(5),
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(6),
      Q => original_rd_data(6),
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(7),
      Q => original_rd_data(7),
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(8),
      Q => original_rd_data(8),
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => original_rd_data0,
      D => drpdo_out(9),
      Q => original_rd_data(9),
      R => '0'
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(0),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(0),
      O => \n_0_rd_data[0]_i_1\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(10),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(10),
      O => \n_0_rd_data[10]_i_1\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(11),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(11),
      O => \n_0_rd_data[11]_i_1\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(12),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(12),
      O => \n_0_rd_data[12]_i_1\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(13),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(13),
      O => \n_0_rd_data[13]_i_1\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(14),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(14),
      O => \n_0_rd_data[14]_i_1\
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => I2,
      O => \n_0_rd_data[15]_i_1\
    );
\rd_data[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(15),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(15),
      O => \n_0_rd_data[15]_i_2\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(1),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(1),
      O => \n_0_rd_data[1]_i_1\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(2),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(2),
      O => \n_0_rd_data[2]_i_1\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(3),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(3),
      O => \n_0_rd_data[3]_i_1\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(4),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(4),
      O => \n_0_rd_data[4]_i_1\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(5),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(5),
      O => \n_0_rd_data[5]_i_1\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(6),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(6),
      O => \n_0_rd_data[6]_i_1\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(7),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(7),
      O => \n_0_rd_data[7]_i_1\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(8),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(8),
      O => \n_0_rd_data[8]_i_1\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => drpdo_out(9),
      I1 => I2,
      I2 => flag,
      I3 => original_rd_data(9),
      O => \n_0_rd_data[9]_i_1\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[0]_i_1\,
      Q => rd_data(0),
      R => rst_ss
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[10]_i_1\,
      Q => rd_data(10),
      R => rst_ss
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[11]_i_1\,
      Q => rd_data(11),
      R => rst_ss
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[12]_i_1\,
      Q => rd_data(12),
      R => rst_ss
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[13]_i_1\,
      Q => rd_data(13),
      R => rst_ss
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[14]_i_1\,
      Q => rd_data(14),
      R => rst_ss
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[15]_i_2\,
      Q => rd_data(15),
      R => rst_ss
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[1]_i_1\,
      Q => rd_data(1),
      R => rst_ss
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[2]_i_1\,
      Q => rd_data(2),
      R => rst_ss
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[3]_i_1\,
      Q => rd_data(3),
      R => rst_ss
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[4]_i_1\,
      Q => rd_data(4),
      R => rst_ss
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[5]_i_1\,
      Q => rd_data(5),
      R => rst_ss
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[6]_i_1\,
      Q => rd_data(6),
      R => rst_ss
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[7]_i_1\,
      Q => rd_data(7),
      R => rst_ss
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[8]_i_1\,
      Q => rd_data(8),
      R => rst_ss
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => \n_0_rd_data[9]_i_1\,
      Q => rd_data(9),
      R => rst_ss
    );
rst_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_23
    port map (
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      SR(0) => rst_ss,
      cpll_reset_i => cpll_reset_i,
      drpclk_in => drpclk_in,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d2_190 => s_out_d2_190,
      s_out_d3_191 => s_out_d3_191,
      s_out_d4_192 => s_out_d4_192,
      s_out_d5_193 => s_out_d5_193,
      s_out_d6_194 => s_out_d6_194,
      s_out_d7_195 => s_out_d7_195
    );
rxpmaresetdone_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_24
    port map (
      D(1 downto 0) => next_state(1 downto 0),
      I1 => I1,
      I2 => I2,
      O163(1 downto 0) => O163(1 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      gtrxreset_ss => gtrxreset_ss,
      rxpmaresetdone_ss => rxpmaresetdone_ss,
      rxpmaresetdone_sss => rxpmaresetdone_sss,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d2_183 => s_out_d2_183,
      s_out_d3_184 => s_out_d3_184,
      s_out_d4_185 => s_out_d4_185,
      s_out_d5_186 => s_out_d5_186,
      s_out_d6_187 => s_out_d6_187,
      s_out_d7_188 => s_out_d7_188
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss,
      R => rst_ss
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7CCC"
    )
    port map (
      I0 => I2,
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(0),
      Q => state(0),
      R => rst_ss
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(1),
      Q => state(1),
      R => rst_ss
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(2),
      Q => state(2),
      R => rst_ss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_hotplug is
  port (
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_out : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_hotplug : entity is "aurora_8b10b_0_hotplug";
end aurora_8b10b_0_aurora_8b10b_0_hotplug;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_hotplug is
  signal cc_sync : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[24]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[24]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_link_reset_0_i_1 : STD_LOGIC;
  signal n_0_link_reset_0_i_2 : STD_LOGIC;
  signal n_0_link_reset_0_i_3 : STD_LOGIC;
  signal n_0_link_reset_0_i_4 : STD_LOGIC;
  signal n_0_link_reset_0_i_5 : STD_LOGIC;
  signal n_0_rx_cc_extend_r2_i_1 : STD_LOGIC;
  signal n_0_rx_cc_extend_r2_i_2 : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[24]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[24]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[24]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal rx_cc_extend_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\count_for_reset_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2\
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3\
    );
\count_for_reset_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4\
    );
\count_for_reset_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5\
    );
\count_for_reset_r[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2\
    );
\count_for_reset_r[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3\
    );
\count_for_reset_r[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4\
    );
\count_for_reset_r[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5\
    );
\count_for_reset_r[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2\
    );
\count_for_reset_r[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3\
    );
\count_for_reset_r[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4\
    );
\count_for_reset_r[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5\
    );
\count_for_reset_r[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(23),
      O => \n_0_count_for_reset_r[20]_i_2\
    );
\count_for_reset_r[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(22),
      O => \n_0_count_for_reset_r[20]_i_3\
    );
\count_for_reset_r[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_4\
    );
\count_for_reset_r[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_5\
    );
\count_for_reset_r[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(25),
      O => \n_0_count_for_reset_r[24]_i_2\
    );
\count_for_reset_r[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(24),
      O => \n_0_count_for_reset_r[24]_i_3\
    );
\count_for_reset_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2\
    );
\count_for_reset_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3\
    );
\count_for_reset_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4\
    );
\count_for_reset_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5\
    );
\count_for_reset_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2\
    );
\count_for_reset_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3\
    );
\count_for_reset_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4\
    );
\count_for_reset_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1\,
      S(3) => \n_0_count_for_reset_r[0]_i_2\,
      S(2) => \n_0_count_for_reset_r[0]_i_3\,
      S(1) => \n_0_count_for_reset_r[0]_i_4\,
      S(0) => \n_0_count_for_reset_r[0]_i_5\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1\,
      S(3) => \n_0_count_for_reset_r[12]_i_2\,
      S(2) => \n_0_count_for_reset_r[12]_i_3\,
      S(1) => \n_0_count_for_reset_r[12]_i_4\,
      S(0) => \n_0_count_for_reset_r[12]_i_5\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1\,
      S(3) => \n_0_count_for_reset_r[16]_i_2\,
      S(2) => \n_0_count_for_reset_r[16]_i_3\,
      S(1) => \n_0_count_for_reset_r[16]_i_4\,
      S(0) => \n_0_count_for_reset_r[16]_i_5\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[20]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[20]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[20]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[20]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[20]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1\,
      S(3) => \n_0_count_for_reset_r[20]_i_2\,
      S(2) => \n_0_count_for_reset_r[20]_i_3\,
      S(1) => \n_0_count_for_reset_r[20]_i_4\,
      S(0) => \n_0_count_for_reset_r[20]_i_5\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(22),
      R => cc_sync
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(23),
      R => cc_sync
    );
\count_for_reset_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[24]_i_1\,
      Q => count_for_reset_r_reg(24),
      R => cc_sync
    );
\count_for_reset_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[20]_i_1\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[24]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_count_for_reset_r_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[24]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[24]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_count_for_reset_r[24]_i_2\,
      S(0) => \n_0_count_for_reset_r[24]_i_3\
    );
\count_for_reset_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[24]_i_1\,
      Q => count_for_reset_r_reg(25),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1\,
      S(3) => \n_0_count_for_reset_r[4]_i_2\,
      S(2) => \n_0_count_for_reset_r[4]_i_3\,
      S(1) => \n_0_count_for_reset_r[4]_i_4\,
      S(0) => \n_0_count_for_reset_r[4]_i_5\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1\,
      S(3) => \n_0_count_for_reset_r[8]_i_2\,
      S(2) => \n_0_count_for_reset_r[8]_i_3\,
      S(1) => \n_0_count_for_reset_r[8]_i_4\,
      S(0) => \n_0_count_for_reset_r[8]_i_5\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
link_reset_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF888800000000"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(2),
      I2 => count_for_reset_r_reg(0),
      I3 => count_for_reset_r_reg(1),
      I4 => count_for_reset_r_reg(4),
      I5 => n_0_link_reset_0_i_2,
      O => n_0_link_reset_0_i_1
    );
link_reset_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_link_reset_0_i_3,
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(7),
      I4 => n_0_link_reset_0_i_4,
      I5 => n_0_link_reset_0_i_5,
      O => n_0_link_reset_0_i_2
    );
link_reset_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(23),
      I2 => count_for_reset_r_reg(14),
      I3 => count_for_reset_r_reg(8),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(21),
      O => n_0_link_reset_0_i_3
    );
link_reset_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(25),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(13),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(16),
      I5 => count_for_reset_r_reg(22),
      O => n_0_link_reset_0_i_4
    );
link_reset_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      I1 => count_for_reset_r_reg(20),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(6),
      I4 => count_for_reset_r_reg(5),
      I5 => count_for_reset_r_reg(24),
      O => n_0_link_reset_0_i_5
    );
link_reset_0_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_link_reset_0_i_1,
      Q => link_reset_0,
      R => '0'
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_out,
      R => '0'
    );
rx_cc_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_28
    port map (
      O24(1 downto 0) => O24(1 downto 0),
      O25(1 downto 0) => O25(1 downto 0),
      O26(1 downto 0) => O26(1 downto 0),
      O27(1 downto 0) => O27(1 downto 0),
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      cc_sync => cc_sync,
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_out_d1_cdc_to_21 => s_out_d1_cdc_to_21,
      s_out_d2_22 => s_out_d2_22,
      s_out_d3_23 => s_out_d3_23,
      s_out_d4_24 => s_out_d4_24,
      s_out_d5_25 => s_out_d5_25,
      s_out_d6_26 => s_out_d6_26,
      s_out_d7_27 => s_out_d7_27
    );
rx_cc_extend_r2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => rx_cc_extend_r(2),
      I1 => n_0_rx_cc_extend_r2_i_2,
      I2 => rx_cc_extend_r(3),
      O => n_0_rx_cc_extend_r2_i_1
    );
rx_cc_extend_r2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cc_extend_r(1),
      I1 => rx_cc_extend_r(0),
      I2 => rx_cc_extend_r(6),
      I3 => rx_cc_extend_r(7),
      I4 => rx_cc_extend_r(5),
      I5 => rx_cc_extend_r(4),
      O => n_0_rx_cc_extend_r2_i_2
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_rx_cc_extend_r2_i_1,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(1),
      Q => rx_cc_extend_r(0),
      R => SR(0)
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(2),
      Q => rx_cc_extend_r(1),
      R => SR(0)
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(3),
      Q => rx_cc_extend_r(2),
      R => SR(0)
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(4),
      Q => rx_cc_extend_r(3),
      R => SR(0)
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(5),
      Q => rx_cc_extend_r(4),
      R => SR(0)
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(6),
      Q => rx_cc_extend_r(5),
      R => SR(0)
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(7),
      Q => rx_cc_extend_r(6),
      R => SR(0)
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => rx_cc_extend_r(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_rx_startup_fsm is
  port (
    fsm_gt_rx_reset_t : out STD_LOGIC;
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_rxuserrdy_i : out STD_LOGIC;
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O144 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_rxdfelfhold_i : out STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    O2 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txuserrdy_i : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_rx_startup_fsm : entity is "aurora_8b10b_0_rx_startup_fsm";
end aurora_8b10b_0_aurora_8b10b_0_rx_startup_fsm;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_rx_startup_fsm is
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cplllock_sync : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \^fsm_gt_rx_reset_t\ : STD_LOGIC;
  signal \^gt_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_s : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_9\ : STD_LOGIC;
  signal n_0_RXDFEAGCHOLD_i_1 : STD_LOGIC;
  signal n_0_RXUSERRDY_i_1 : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_10\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_11\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_12\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_13\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_9\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_check_tlock_max_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal n_0_gtrxreset_i_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__0\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_reclocked_i_2__0\ : STD_LOGIC;
  signal n_0_pmaresetdone_fallingedge_detect_i_1 : STD_LOGIC;
  signal n_0_reset_time_out_i_4 : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__0\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_reg : STD_LOGIC;
  signal n_0_sync_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal n_0_time_out_100us_i_1 : STD_LOGIC;
  signal n_0_time_out_100us_i_2 : STD_LOGIC;
  signal n_0_time_out_100us_i_3 : STD_LOGIC;
  signal n_0_time_out_100us_i_4 : STD_LOGIC;
  signal n_0_time_out_100us_i_5 : STD_LOGIC;
  signal n_0_time_out_100us_reg : STD_LOGIC;
  signal n_0_time_out_1us_i_1 : STD_LOGIC;
  signal n_0_time_out_1us_i_2 : STD_LOGIC;
  signal n_0_time_out_1us_i_3 : STD_LOGIC;
  signal n_0_time_out_1us_i_4 : STD_LOGIC;
  signal n_0_time_out_1us_i_5 : STD_LOGIC;
  signal n_0_time_out_1us_reg : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal n_0_time_out_adapt_i_1 : STD_LOGIC;
  signal n_0_time_out_adapt_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_10\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_11\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal n_0_time_tlock_max_i_2 : STD_LOGIC;
  signal n_0_time_tlock_max_i_3 : STD_LOGIC;
  signal n_0_time_tlock_max_i_4 : STD_LOGIC;
  signal n_0_time_tlock_max_i_5 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_9\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_19_sync_RXRESETDONE_cdc_sync : STD_LOGIC;
  signal n_19_sync_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_19_sync_rx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal \n_1_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_20_sync_RXRESETDONE_cdc_sync : STD_LOGIC;
  signal n_20_sync_cplllock_cdc_sync : STD_LOGIC;
  signal n_20_sync_data_valid_cdc_sync : STD_LOGIC;
  signal n_20_sync_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_20_sync_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal n_20_sync_rx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_21_sync_data_valid_cdc_sync : STD_LOGIC;
  signal n_22_sync_data_valid_cdc_sync : STD_LOGIC;
  signal n_23_sync_data_valid_cdc_sync : STD_LOGIC;
  signal n_24_sync_data_valid_cdc_sync : STD_LOGIC;
  signal n_25_sync_data_valid_cdc_sync : STD_LOGIC;
  signal \n_2_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pmaresetdone_fallingedge_detect : STD_LOGIC;
  signal recclk_mon_count_reset : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_state16_out : STD_LOGIC;
  signal rxpmaresetdone_i : STD_LOGIC;
  signal rxpmaresetdone_i0 : STD_LOGIC;
  signal rxpmaresetdone_rx_s : STD_LOGIC;
  signal rxpmaresetdone_s : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_adapt : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal txpmaresetdone_i : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \init_wait_done_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_4__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of time_out_100us_i_5 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of time_tlock_max_i_5 : label is "soft_lutpair96";
begin
  fsm_gt_rx_reset_t <= \^fsm_gt_rx_reset_t\;
  gt_rxdfelfhold_i <= \^gt_rxdfelfhold_i\;
  gt_rxuserrdy_i <= \^gt_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08B80888FFFFFFFF"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => n_0_reset_time_out_reg,
      I4 => time_tlock_max,
      I5 => rx_state(0),
      O => \n_0_FSM_sequential_rx_state[0]_i_2\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000262226AA"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => n_0_time_out_2ms_reg,
      I3 => rx_state(1),
      I4 => rx_state16_out,
      I5 => rx_state(3),
      O => \n_0_FSM_sequential_rx_state[2]_i_1\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_11\
    );
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => n_0_reset_time_out_reg,
      I3 => n_0_time_out_2ms_reg,
      I4 => rx_state(0),
      O => \n_0_FSM_sequential_rx_state[3]_i_5\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_11\,
      I1 => \n_0_wait_time_cnt[0]_i_4__0\,
      I2 => \n_0_wait_time_cnt[0]_i_5__0\,
      I3 => rx_state(1),
      I4 => I1,
      O => \n_0_FSM_sequential_rx_state[3]_i_8\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_11\,
      I1 => \n_0_wait_time_cnt[0]_i_4__0\,
      I2 => \n_0_wait_time_cnt[0]_i_5__0\,
      I3 => rx_state(1),
      I4 => n_0_init_wait_done_reg,
      O => \n_0_FSM_sequential_rx_state[3]_i_9\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_19_sync_RXRESETDONE_cdc_sync,
      D => n_24_sync_data_valid_cdc_sync,
      Q => rx_state(0),
      R => AR(0)
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_19_sync_RXRESETDONE_cdc_sync,
      D => n_23_sync_data_valid_cdc_sync,
      Q => rx_state(1),
      R => AR(0)
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_19_sync_RXRESETDONE_cdc_sync,
      D => \n_0_FSM_sequential_rx_state[2]_i_1\,
      Q => rx_state(2),
      R => AR(0)
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_19_sync_RXRESETDONE_cdc_sync,
      D => n_22_sync_data_valid_cdc_sync,
      Q => rx_state(3),
      R => AR(0)
    );
RXDFEAGCHOLD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => n_0_time_out_adapt_reg,
      I5 => \^gt_rxdfelfhold_i\,
      O => n_0_RXDFEAGCHOLD_i_1
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_RXDFEAGCHOLD_i_1,
      Q => \^gt_rxdfelfhold_i\,
      R => AR(0)
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF500008000"
    )
    port map (
      I0 => rx_state(0),
      I1 => gt_txuserrdy_i,
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => rx_state(3),
      I5 => \^gt_rxuserrdy_i\,
      O => n_0_RXUSERRDY_i_1
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_RXUSERRDY_i_1,
      Q => \^gt_rxuserrdy_i\,
      R => AR(0)
    );
\adapt_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_adapt,
      O => \n_0_adapt_count[0]_i_1\
    );
\adapt_count[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(12),
      I2 => adapt_count_reg(6),
      I3 => adapt_count_reg(1),
      I4 => adapt_count_reg(17),
      I5 => adapt_count_reg(21),
      O => \n_0_adapt_count[0]_i_10\
    );
\adapt_count[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => adapt_count_reg(13),
      I1 => adapt_count_reg(19),
      I2 => adapt_count_reg(5),
      I3 => adapt_count_reg(2),
      I4 => adapt_count_reg(26),
      I5 => adapt_count_reg(31),
      O => \n_0_adapt_count[0]_i_11\
    );
\adapt_count[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => adapt_count_reg(28),
      I1 => adapt_count_reg(24),
      I2 => adapt_count_reg(16),
      I3 => adapt_count_reg(30),
      I4 => adapt_count_reg(7),
      I5 => adapt_count_reg(25),
      O => \n_0_adapt_count[0]_i_12\
    );
\adapt_count[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(4),
      I3 => adapt_count_reg(0),
      I4 => adapt_count_reg(15),
      I5 => adapt_count_reg(10),
      O => \n_0_adapt_count[0]_i_13\
    );
\adapt_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_adapt_count[0]_i_8\,
      I1 => \n_0_adapt_count[0]_i_9\,
      I2 => \n_0_adapt_count[0]_i_10\,
      I3 => \n_0_adapt_count[0]_i_11\,
      I4 => \n_0_adapt_count[0]_i_12\,
      I5 => \n_0_adapt_count[0]_i_13\,
      O => time_out_adapt
    );
\adapt_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(3),
      O => \n_0_adapt_count[0]_i_4\
    );
\adapt_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(2),
      O => \n_0_adapt_count[0]_i_5\
    );
\adapt_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(1),
      O => \n_0_adapt_count[0]_i_6\
    );
\adapt_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => adapt_count_reg(0),
      O => \n_0_adapt_count[0]_i_7\
    );
\adapt_count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => adapt_count_reg(29),
      I1 => adapt_count_reg(22),
      I2 => adapt_count_reg(11),
      I3 => adapt_count_reg(9),
      I4 => adapt_count_reg(8),
      I5 => adapt_count_reg(27),
      O => \n_0_adapt_count[0]_i_8\
    );
\adapt_count[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => adapt_count_reg(20),
      I1 => adapt_count_reg(18),
      O => \n_0_adapt_count[0]_i_9\
    );
\adapt_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(15),
      O => \n_0_adapt_count[12]_i_2\
    );
\adapt_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(14),
      O => \n_0_adapt_count[12]_i_3\
    );
\adapt_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(13),
      O => \n_0_adapt_count[12]_i_4\
    );
\adapt_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(12),
      O => \n_0_adapt_count[12]_i_5\
    );
\adapt_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(19),
      O => \n_0_adapt_count[16]_i_2\
    );
\adapt_count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(18),
      O => \n_0_adapt_count[16]_i_3\
    );
\adapt_count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(17),
      O => \n_0_adapt_count[16]_i_4\
    );
\adapt_count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(16),
      O => \n_0_adapt_count[16]_i_5\
    );
\adapt_count[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(23),
      O => \n_0_adapt_count[20]_i_2\
    );
\adapt_count[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(22),
      O => \n_0_adapt_count[20]_i_3\
    );
\adapt_count[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(21),
      O => \n_0_adapt_count[20]_i_4\
    );
\adapt_count[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(20),
      O => \n_0_adapt_count[20]_i_5\
    );
\adapt_count[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(27),
      O => \n_0_adapt_count[24]_i_2\
    );
\adapt_count[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(26),
      O => \n_0_adapt_count[24]_i_3\
    );
\adapt_count[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(25),
      O => \n_0_adapt_count[24]_i_4\
    );
\adapt_count[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(24),
      O => \n_0_adapt_count[24]_i_5\
    );
\adapt_count[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(31),
      O => \n_0_adapt_count[28]_i_2\
    );
\adapt_count[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(30),
      O => \n_0_adapt_count[28]_i_3\
    );
\adapt_count[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(29),
      O => \n_0_adapt_count[28]_i_4\
    );
\adapt_count[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(28),
      O => \n_0_adapt_count[28]_i_5\
    );
\adapt_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(7),
      O => \n_0_adapt_count[4]_i_2\
    );
\adapt_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(6),
      O => \n_0_adapt_count[4]_i_3\
    );
\adapt_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(5),
      O => \n_0_adapt_count[4]_i_4\
    );
\adapt_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(4),
      O => \n_0_adapt_count[4]_i_5\
    );
\adapt_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(11),
      O => \n_0_adapt_count[8]_i_2\
    );
\adapt_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(10),
      O => \n_0_adapt_count[8]_i_3\
    );
\adapt_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(9),
      O => \n_0_adapt_count[8]_i_4\
    );
\adapt_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(8),
      O => \n_0_adapt_count[8]_i_5\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(0),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_adapt_count_reg[0]_i_2\,
      CO(2) => \n_1_adapt_count_reg[0]_i_2\,
      CO(1) => \n_2_adapt_count_reg[0]_i_2\,
      CO(0) => \n_3_adapt_count_reg[0]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_adapt_count_reg[0]_i_2\,
      O(2) => \n_5_adapt_count_reg[0]_i_2\,
      O(1) => \n_6_adapt_count_reg[0]_i_2\,
      O(0) => \n_7_adapt_count_reg[0]_i_2\,
      S(3) => \n_0_adapt_count[0]_i_4\,
      S(2) => \n_0_adapt_count[0]_i_5\,
      S(1) => \n_0_adapt_count[0]_i_6\,
      S(0) => \n_0_adapt_count[0]_i_7\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(10),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(11),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(12),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[8]_i_1\,
      CO(3) => \n_0_adapt_count_reg[12]_i_1\,
      CO(2) => \n_1_adapt_count_reg[12]_i_1\,
      CO(1) => \n_2_adapt_count_reg[12]_i_1\,
      CO(0) => \n_3_adapt_count_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[12]_i_1\,
      O(2) => \n_5_adapt_count_reg[12]_i_1\,
      O(1) => \n_6_adapt_count_reg[12]_i_1\,
      O(0) => \n_7_adapt_count_reg[12]_i_1\,
      S(3) => \n_0_adapt_count[12]_i_2\,
      S(2) => \n_0_adapt_count[12]_i_3\,
      S(1) => \n_0_adapt_count[12]_i_4\,
      S(0) => \n_0_adapt_count[12]_i_5\
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(13),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(14),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(15),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(16),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[12]_i_1\,
      CO(3) => \n_0_adapt_count_reg[16]_i_1\,
      CO(2) => \n_1_adapt_count_reg[16]_i_1\,
      CO(1) => \n_2_adapt_count_reg[16]_i_1\,
      CO(0) => \n_3_adapt_count_reg[16]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[16]_i_1\,
      O(2) => \n_5_adapt_count_reg[16]_i_1\,
      O(1) => \n_6_adapt_count_reg[16]_i_1\,
      O(0) => \n_7_adapt_count_reg[16]_i_1\,
      S(3) => \n_0_adapt_count[16]_i_2\,
      S(2) => \n_0_adapt_count[16]_i_3\,
      S(1) => \n_0_adapt_count[16]_i_4\,
      S(0) => \n_0_adapt_count[16]_i_5\
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(17),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(18),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(19),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(1),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(20),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[16]_i_1\,
      CO(3) => \n_0_adapt_count_reg[20]_i_1\,
      CO(2) => \n_1_adapt_count_reg[20]_i_1\,
      CO(1) => \n_2_adapt_count_reg[20]_i_1\,
      CO(0) => \n_3_adapt_count_reg[20]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[20]_i_1\,
      O(2) => \n_5_adapt_count_reg[20]_i_1\,
      O(1) => \n_6_adapt_count_reg[20]_i_1\,
      O(0) => \n_7_adapt_count_reg[20]_i_1\,
      S(3) => \n_0_adapt_count[20]_i_2\,
      S(2) => \n_0_adapt_count[20]_i_3\,
      S(1) => \n_0_adapt_count[20]_i_4\,
      S(0) => \n_0_adapt_count[20]_i_5\
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(21),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(22),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(23),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(24),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[20]_i_1\,
      CO(3) => \n_0_adapt_count_reg[24]_i_1\,
      CO(2) => \n_1_adapt_count_reg[24]_i_1\,
      CO(1) => \n_2_adapt_count_reg[24]_i_1\,
      CO(0) => \n_3_adapt_count_reg[24]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[24]_i_1\,
      O(2) => \n_5_adapt_count_reg[24]_i_1\,
      O(1) => \n_6_adapt_count_reg[24]_i_1\,
      O(0) => \n_7_adapt_count_reg[24]_i_1\,
      S(3) => \n_0_adapt_count[24]_i_2\,
      S(2) => \n_0_adapt_count[24]_i_3\,
      S(1) => \n_0_adapt_count[24]_i_4\,
      S(0) => \n_0_adapt_count[24]_i_5\
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(25),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(26),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(27),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(28),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[24]_i_1\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_adapt_count_reg[28]_i_1\,
      CO(1) => \n_2_adapt_count_reg[28]_i_1\,
      CO(0) => \n_3_adapt_count_reg[28]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[28]_i_1\,
      O(2) => \n_5_adapt_count_reg[28]_i_1\,
      O(1) => \n_6_adapt_count_reg[28]_i_1\,
      O(0) => \n_7_adapt_count_reg[28]_i_1\,
      S(3) => \n_0_adapt_count[28]_i_2\,
      S(2) => \n_0_adapt_count[28]_i_3\,
      S(1) => \n_0_adapt_count[28]_i_4\,
      S(0) => \n_0_adapt_count[28]_i_5\
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(29),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(2),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(30),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(31),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(3),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(4),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[0]_i_2\,
      CO(3) => \n_0_adapt_count_reg[4]_i_1\,
      CO(2) => \n_1_adapt_count_reg[4]_i_1\,
      CO(1) => \n_2_adapt_count_reg[4]_i_1\,
      CO(0) => \n_3_adapt_count_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[4]_i_1\,
      O(2) => \n_5_adapt_count_reg[4]_i_1\,
      O(1) => \n_6_adapt_count_reg[4]_i_1\,
      O(0) => \n_7_adapt_count_reg[4]_i_1\,
      S(3) => \n_0_adapt_count[4]_i_2\,
      S(2) => \n_0_adapt_count[4]_i_3\,
      S(1) => \n_0_adapt_count[4]_i_4\,
      S(0) => \n_0_adapt_count[4]_i_5\
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(5),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(6),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(7),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(8),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[4]_i_1\,
      CO(3) => \n_0_adapt_count_reg[8]_i_1\,
      CO(2) => \n_1_adapt_count_reg[8]_i_1\,
      CO(1) => \n_2_adapt_count_reg[8]_i_1\,
      CO(0) => \n_3_adapt_count_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_adapt_count_reg[8]_i_1\,
      O(2) => \n_5_adapt_count_reg[8]_i_1\,
      O(1) => \n_6_adapt_count_reg[8]_i_1\,
      O(0) => \n_7_adapt_count_reg[8]_i_1\,
      S(3) => \n_0_adapt_count[8]_i_2\,
      S(2) => \n_0_adapt_count[8]_i_3\,
      S(1) => \n_0_adapt_count[8]_i_4\,
      S(0) => \n_0_adapt_count[8]_i_5\
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(9),
      R => recclk_mon_count_reset
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_20_sync_cplllock_cdc_sync,
      Q => recclk_mon_count_reset,
      S => AR(0)
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => n_0_check_tlock_max_reg,
      O => n_0_check_tlock_max_i_1
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_check_tlock_max_i_1,
      Q => n_0_check_tlock_max_reg,
      R => AR(0)
    );
gtrxreset_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_8
    port map (
      I1 => \^fsm_gt_rx_reset_t\,
      O78(1 downto 0) => O78(1 downto 0),
      O79(1 downto 0) => O79(1 downto 0),
      O80(1 downto 0) => O80(1 downto 0),
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83(1 downto 0) => O83(1 downto 0),
      gtrxreset_s => gtrxreset_s,
      s_out_d1_cdc_to_84 => s_out_d1_cdc_to_84,
      s_out_d2_85 => s_out_d2_85,
      s_out_d3_86 => s_out_d3_86,
      s_out_d4_87 => s_out_d4_87,
      s_out_d5_88 => s_out_d5_88,
      s_out_d6_89 => s_out_d6_89,
      s_out_d7_90 => s_out_d7_90,
      user_clk => user_clk
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
    port map (
      I0 => rx_state(1),
      I1 => rx_state(2),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => \^fsm_gt_rx_reset_t\,
      O => n_0_gtrxreset_i_i_1
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_gtrxreset_i_i_1,
      Q => \^fsm_gt_rx_reset_t\,
      R => AR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \n_0_init_wait_count[0]_i_1__0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[7]_i_4__0\,
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \n_0_init_wait_count[7]_i_3__0\,
      O => \n_0_init_wait_count[7]_i_1__0\
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \n_0_init_wait_count[7]_i_4__0\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      I5 => \init_wait_count_reg__0\(7),
      O => \n_0_init_wait_count[7]_i_3__0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[7]_i_4__0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \n_0_init_wait_count[0]_i_1__0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => AR(0),
      D => \p_0_in__1\(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \n_0_init_wait_count[7]_i_3__0\,
      I3 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      CLR => AR(0),
      D => \n_0_init_wait_done_i_1__0\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \n_0_mmcm_lock_count[9]_i_4__0\,
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      I4 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__2\(8)
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(8),
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \n_0_mmcm_lock_count[9]_i_4__0\,
      O => \n_0_mmcm_lock_count[9]_i_2__0\
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \mmcm_lock_count_reg__0\(8),
      I3 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__2\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(3),
      O => \n_0_mmcm_lock_count[9]_i_4__0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count_reg__0\(7),
      I4 => \mmcm_lock_count_reg__0\(8),
      I5 => \mmcm_lock_count_reg__0\(9),
      O => \n_0_mmcm_lock_reclocked_i_2__0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_19_sync_mmcm_lock_reclocked_cdc_sync,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pmaresetdone_fallingedge_detect_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
    port map (
      I0 => pmaresetdone_fallingedge_detect,
      I1 => rxpmaresetdone_s,
      I2 => rxpmaresetdone_ss,
      I3 => \^fsm_gt_rx_reset_t\,
      O => n_0_pmaresetdone_fallingedge_detect_i_1
    );
pmaresetdone_fallingedge_detect_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_pmaresetdone_fallingedge_detect_i_1,
      Q => pmaresetdone_fallingedge_detect,
      R => '0'
    );
reset_time_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55772262"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => I1,
      I3 => rx_state(1),
      I4 => rx_state(0),
      O => n_0_reset_time_out_i_4
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_20_sync_data_valid_cdc_sync,
      Q => n_0_reset_time_out_reg,
      S => AR(0)
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0002"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__0\,
      Q => n_0_run_phase_alignment_int_reg,
      R => AR(0)
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_21_sync_data_valid_cdc_sync,
      Q => n_0_rx_fsm_reset_done_int_reg,
      R => AR(0)
    );
rxpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      CLR => gtrxreset_s,
      D => rxpmaresetdone_i0,
      Q => rxpmaresetdone_i
    );
rxpmaresetdone_rx_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_9
    port map (
      O84(1 downto 0) => O84(1 downto 0),
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87(1 downto 0) => O87(1 downto 0),
      O88(1 downto 0) => O88(1 downto 0),
      O89(1 downto 0) => O89(1 downto 0),
      rxpmaresetdone_rx_s => rxpmaresetdone_rx_s,
      s_out_d1_cdc_to_91 => s_out_d1_cdc_to_91,
      s_out_d2_92 => s_out_d2_92,
      s_out_d3_93 => s_out_d3_93,
      s_out_d4_94 => s_out_d4_94,
      s_out_d5_95 => s_out_d5_95,
      s_out_d6_96 => s_out_d6_96,
      s_out_d7_97 => s_out_d7_97,
      user_clk => user_clk
    );
sync2_pmaresetdone_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_10
    port map (
      O90(1 downto 0) => O90(1 downto 0),
      O91(1 downto 0) => O91(1 downto 0),
      O92(1 downto 0) => O92(1 downto 0),
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95(1 downto 0) => O95(1 downto 0),
      init_clk_in => init_clk_in,
      rxpmaresetdone_i => rxpmaresetdone_i,
      s_out_d1_cdc_to_98 => s_out_d1_cdc_to_98,
      s_out_d2_99 => s_out_d2_99,
      s_out_d3_100 => s_out_d3_100,
      s_out_d4_101 => s_out_d4_101,
      s_out_d5_102 => s_out_d5_102,
      s_out_d6_103 => s_out_d6_103,
      s_out_d7_104 => s_out_d7_104
    );
sync2_txpmaresetdone_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_11
    port map (
      O100(1 downto 0) => O100(1 downto 0),
      O101(1 downto 0) => O101(1 downto 0),
      O96(1 downto 0) => O96(1 downto 0),
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99(1 downto 0) => O99(1 downto 0),
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_105 => s_out_d1_cdc_to_105,
      s_out_d2_106 => s_out_d2_106,
      s_out_d3_107 => s_out_d3_107,
      s_out_d4_108 => s_out_d4_108,
      s_out_d5_109 => s_out_d5_109,
      s_out_d6_110 => s_out_d6_110,
      s_out_d7_111 => s_out_d7_111,
      txpmaresetdone_i => txpmaresetdone_i
    );
sync_RXRESETDONE_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_12
    port map (
      E(0) => n_19_sync_RXRESETDONE_cdc_sync,
      I1 => n_25_sync_data_valid_cdc_sync,
      I2 => \n_0_FSM_sequential_rx_state[3]_i_8\,
      I3 => \n_0_FSM_sequential_rx_state[3]_i_9\,
      I4 => n_0_time_out_2ms_reg,
      I5 => n_0_reset_time_out_reg,
      I6 => I1,
      O1 => n_20_sync_RXRESETDONE_cdc_sync,
      O132(1 downto 0) => O132(1 downto 0),
      O133(1 downto 0) => O133(1 downto 0),
      O134(1 downto 0) => O134(1 downto 0),
      O135(1 downto 0) => O135(1 downto 0),
      O136(1 downto 0) => O136(1 downto 0),
      O137(1 downto 0) => O137(1 downto 0),
      cplllock_sync => cplllock_sync,
      data_valid_sync => data_valid_sync,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r,
      s_out_d1_cdc_to_147 => s_out_d1_cdc_to_147,
      s_out_d2_148 => s_out_d2_148,
      s_out_d3_149 => s_out_d3_149,
      s_out_d4_150 => s_out_d4_150,
      s_out_d5_151 => s_out_d5_151,
      s_out_d6_152 => s_out_d6_152,
      s_out_d7_153 => s_out_d7_153,
      time_tlock_max => time_tlock_max
    );
sync_cplllock_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_13
    port map (
      O1 => n_20_sync_cplllock_cdc_sync,
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O2 => O2,
      cplllock_sync => cplllock_sync,
      init_clk_in => init_clk_in,
      \out\(3 downto 0) => rx_state(3 downto 0),
      recclk_mon_count_reset => recclk_mon_count_reset,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d2_169 => s_out_d2_169,
      s_out_d3_170 => s_out_d3_170,
      s_out_d4_171 => s_out_d4_171,
      s_out_d5_172 => s_out_d5_172,
      s_out_d6_173 => s_out_d6_173,
      s_out_d7_174 => s_out_d7_174
    );
sync_data_valid_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_14
    port map (
      D(2) => n_22_sync_data_valid_cdc_sync,
      D(1) => n_23_sync_data_valid_cdc_sync,
      D(0) => n_24_sync_data_valid_cdc_sync,
      I1 => n_20_sync_RXRESETDONE_cdc_sync,
      I2 => n_0_reset_time_out_i_4,
      I3 => n_0_reset_time_out_reg,
      I4 => n_0_rx_fsm_reset_done_int_reg,
      I5 => \n_0_FSM_sequential_rx_state[0]_i_2\,
      I6 => n_0_time_out_100us_reg,
      I7 => \n_0_FSM_sequential_rx_state[3]_i_5\,
      I8 => n_0_time_out_1us_reg,
      O1 => n_20_sync_data_valid_cdc_sync,
      O144(1 downto 0) => O144(1 downto 0),
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O2 => n_21_sync_data_valid_cdc_sync,
      O3 => n_25_sync_data_valid_cdc_sync,
      data_valid_sync => data_valid_sync,
      gt_rxuserrdy_i => \^gt_rxuserrdy_i\,
      init_clk_in => init_clk_in,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rx_state16_out => rx_state16_out,
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d2_162 => s_out_d2_162,
      s_out_d3_163 => s_out_d3_163,
      s_out_d4_164 => s_out_d4_164,
      s_out_d5_165 => s_out_d5_165,
      s_out_d6_166 => s_out_d6_166,
      s_out_d7_167 => s_out_d7_167,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_15
    port map (
      I1 => \n_0_mmcm_lock_reclocked_i_2__0\,
      O1 => n_19_sync_mmcm_lock_reclocked_cdc_sync,
      O138(1 downto 0) => O138(1 downto 0),
      O139(1 downto 0) => O139(1 downto 0),
      O140(1 downto 0) => O140(1 downto 0),
      O141(1 downto 0) => O141(1 downto 0),
      O142(1 downto 0) => O142(1 downto 0),
      O143(1 downto 0) => O143(1 downto 0),
      SR(0) => n_20_sync_mmcm_lock_reclocked_cdc_sync,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      s_out_d1_cdc_to_154 => s_out_d1_cdc_to_154,
      s_out_d2_155 => s_out_d2_155,
      s_out_d3_156 => s_out_d3_156,
      s_out_d4_157 => s_out_d4_157,
      s_out_d5_158 => s_out_d5_158,
      s_out_d6_159 => s_out_d6_159,
      s_out_d7_160 => s_out_d7_160
    );
sync_pmaresetdone_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_16
    port map (
      O102(1 downto 0) => O102(1 downto 0),
      O103(1 downto 0) => O103(1 downto 0),
      O104(1 downto 0) => O104(1 downto 0),
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107(1 downto 0) => O107(1 downto 0),
      init_clk_in => init_clk_in,
      rxpmaresetdone_s => rxpmaresetdone_s,
      rxpmaresetdone_ss => rxpmaresetdone_ss,
      s_out_d1_cdc_to_112 => s_out_d1_cdc_to_112,
      s_out_d2_113 => s_out_d2_113,
      s_out_d3_114 => s_out_d3_114,
      s_out_d4_115 => s_out_d4_115,
      s_out_d5_116 => s_out_d5_116,
      s_out_d6_117 => s_out_d6_117,
      s_out_d7_118 => s_out_d7_118
    );
sync_pmaresetdone_fallingedge_detect_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_17
    port map (
      O108(1 downto 0) => O108(1 downto 0),
      O109(1 downto 0) => O109(1 downto 0),
      O110(1 downto 0) => O110(1 downto 0),
      O111(1 downto 0) => O111(1 downto 0),
      O112(1 downto 0) => O112(1 downto 0),
      O113(1 downto 0) => O113(1 downto 0),
      pmaresetdone_fallingedge_detect => pmaresetdone_fallingedge_detect,
      rxpmaresetdone_i0 => rxpmaresetdone_i0,
      rxpmaresetdone_rx_s => rxpmaresetdone_rx_s,
      s_out_d1_cdc_to_119 => s_out_d1_cdc_to_119,
      s_out_d2_120 => s_out_d2_120,
      s_out_d3_121 => s_out_d3_121,
      s_out_d4_122 => s_out_d4_122,
      s_out_d5_123 => s_out_d5_123,
      s_out_d6_124 => s_out_d6_124,
      s_out_d7_125 => s_out_d7_125,
      user_clk => user_clk
    );
sync_qplllock_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_18
    port map (
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d2_176 => s_out_d2_176,
      s_out_d3_177 => s_out_d3_177,
      s_out_d4_178 => s_out_d4_178,
      s_out_d5_179 => s_out_d5_179,
      s_out_d6_180 => s_out_d6_180,
      s_out_d7_181 => s_out_d7_181
    );
sync_run_phase_alignment_int_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_19
    port map (
      I1 => n_0_run_phase_alignment_int_reg,
      O1 => n_0_sync_run_phase_alignment_int_cdc_sync,
      O114(1 downto 0) => O114(1 downto 0),
      O115(1 downto 0) => O115(1 downto 0),
      O116(1 downto 0) => O116(1 downto 0),
      O117(1 downto 0) => O117(1 downto 0),
      O118(1 downto 0) => O118(1 downto 0),
      O119(1 downto 0) => O119(1 downto 0),
      O2 => n_20_sync_run_phase_alignment_int_cdc_sync,
      s_out_d1_cdc_to_126 => s_out_d1_cdc_to_126,
      s_out_d2_127 => s_out_d2_127,
      s_out_d3_128 => s_out_d3_128,
      s_out_d4_129 => s_out_d4_129,
      s_out_d5_130 => s_out_d5_130,
      s_out_d6_131 => s_out_d6_131,
      s_out_d7_132 => s_out_d7_132,
      user_clk => user_clk
    );
sync_rx_fsm_reset_done_int_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_20
    port map (
      I1 => n_0_rx_fsm_reset_done_int_reg,
      I2 => \n_0_wait_bypass_count[0]_i_4__0\,
      I3 => \n_0_wait_bypass_count[0]_i_5__0\,
      I4 => n_0_time_out_wait_bypass_reg,
      I5 => n_0_sync_run_phase_alignment_int_cdc_sync,
      O1 => n_19_sync_rx_fsm_reset_done_int_cdc_sync,
      O120(1 downto 0) => O120(1 downto 0),
      O121(1 downto 0) => O121(1 downto 0),
      O122(1 downto 0) => O122(1 downto 0),
      O123(1 downto 0) => O123(1 downto 0),
      O124(1 downto 0) => O124(1 downto 0),
      O125(1 downto 0) => O125(1 downto 0),
      O2 => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      s_out_d1_cdc_to_133 => s_out_d1_cdc_to_133,
      s_out_d2_134 => s_out_d2_134,
      s_out_d3_135 => s_out_d3_135,
      s_out_d4_136 => s_out_d4_136,
      s_out_d5_137 => s_out_d5_137,
      s_out_d6_138 => s_out_d6_138,
      s_out_d7_139 => s_out_d7_139,
      user_clk => user_clk,
      wait_bypass_count_reg(0) => wait_bypass_count_reg(10)
    );
sync_time_out_wait_bypass_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_21
    port map (
      I1 => n_0_time_out_wait_bypass_reg,
      O126(1 downto 0) => O126(1 downto 0),
      O127(1 downto 0) => O127(1 downto 0),
      O128(1 downto 0) => O128(1 downto 0),
      O129(1 downto 0) => O129(1 downto 0),
      O130(1 downto 0) => O130(1 downto 0),
      O131(1 downto 0) => O131(1 downto 0),
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_140 => s_out_d1_cdc_to_140,
      s_out_d2_141 => s_out_d2_141,
      s_out_d3_142 => s_out_d3_142,
      s_out_d4_143 => s_out_d4_143,
      s_out_d5_144 => s_out_d5_144,
      s_out_d6_145 => s_out_d6_145,
      s_out_d7_146 => s_out_d7_146,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
    port map (
      I0 => n_0_time_out_100us_i_2,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(5),
      I3 => n_0_time_out_100us_i_3,
      I4 => n_0_time_out_100us_i_4,
      I5 => n_0_time_out_100us_reg,
      O => n_0_time_out_100us_i_1
    );
time_out_100us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      O => n_0_time_out_100us_i_2
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_10\,
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(9),
      I3 => n_0_time_out_100us_i_5,
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(16),
      O => n_0_time_out_100us_i_3
    );
time_out_100us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(15),
      O => n_0_time_out_100us_i_4
    );
time_out_100us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => n_0_time_out_100us_i_5
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_100us_i_1,
      Q => n_0_time_out_100us_reg,
      R => n_0_reset_time_out_reg
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
    port map (
      I0 => n_0_time_out_1us_i_2,
      I1 => n_0_time_out_100us_i_2,
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(15),
      I4 => n_0_time_out_1us_i_3,
      I5 => n_0_time_out_1us_reg,
      O => n_0_time_out_1us_i_1
    );
time_out_1us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(2),
      O => n_0_time_out_1us_i_2
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(5),
      I4 => n_0_time_out_1us_i_4,
      I5 => n_0_time_out_1us_i_5,
      O => n_0_time_out_1us_i_3
    );
time_out_1us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(0),
      O => n_0_time_out_1us_i_4
    );
time_out_1us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(9),
      O => n_0_time_out_1us_i_5
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_1us_i_1,
      Q => n_0_time_out_1us_reg,
      R => n_0_reset_time_out_reg
    );
time_out_2ms_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_2ms,
      I1 => n_0_time_out_2ms_reg,
      O => n_0_time_out_2ms_i_1
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_2ms_i_1,
      Q => n_0_time_out_2ms_reg,
      R => n_0_reset_time_out_reg
    );
time_out_adapt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_out_adapt_reg,
      I1 => time_out_adapt,
      I2 => recclk_mon_count_reset,
      O => n_0_time_out_adapt_i_1
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_adapt_i_1,
      Q => n_0_time_out_adapt_reg,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_2ms,
      O => \n_0_time_out_counter[0]_i_1\
    );
\time_out_counter[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[0]_i_10\
    );
\time_out_counter[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[0]_i_11\
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_8__0\,
      I1 => \n_0_time_out_counter[0]_i_9__0\,
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => \n_0_time_out_counter[0]_i_10\,
      I5 => \n_0_time_out_counter[0]_i_11\,
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_4__0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_5__0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_6__0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[0]_i_8__0\
    );
\time_out_counter[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_9__0\
    );
\time_out_counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__0\
    );
\time_out_counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__0\
    );
\time_out_counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__0\
    );
\time_out_counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_2__0\
    );
\time_out_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__0\
    );
\time_out_counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__0\
    );
\time_out_counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__0\
    );
\time_out_counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__0\
    );
\time_out_counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__0\
    );
\time_out_counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__0\
    );
\time_out_counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__0\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__0\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__0\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__0\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__0\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__0\,
      S(3) => \n_0_time_out_counter[0]_i_4__0\,
      S(2) => \n_0_time_out_counter[0]_i_5__0\,
      S(1) => \n_0_time_out_counter[0]_i_6__0\,
      S(0) => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__0\,
      S(3) => \n_0_time_out_counter[12]_i_2__0\,
      S(2) => \n_0_time_out_counter[12]_i_3__0\,
      S(1) => \n_0_time_out_counter[12]_i_4__0\,
      S(0) => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_time_out_counter_reg[16]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__0\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_time_out_counter[16]_i_2__0\,
      S(0) => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__0\,
      S(3) => \n_0_time_out_counter[4]_i_2__0\,
      S(2) => \n_0_time_out_counter[4]_i_3__0\,
      S(1) => \n_0_time_out_counter[4]_i_4__0\,
      S(0) => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__0\,
      S(3) => \n_0_time_out_counter[8]_i_2__0\,
      S(2) => \n_0_time_out_counter[8]_i_3__0\,
      S(1) => \n_0_time_out_counter[8]_i_4__0\,
      S(0) => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_19_sync_rx_fsm_reset_done_int_cdc_sync,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEE0000"
    )
    port map (
      I0 => n_0_time_tlock_max_i_2,
      I1 => time_out_counter_reg(16),
      I2 => n_0_time_tlock_max_i_3,
      I3 => n_0_time_tlock_max_i_4,
      I4 => n_0_check_tlock_max_reg,
      I5 => time_tlock_max,
      O => n_0_time_tlock_max_i_1
    );
time_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(14),
      O => n_0_time_tlock_max_i_2
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F1F1F1F1F1F1F"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(8),
      O => n_0_time_tlock_max_i_3
    );
time_tlock_max_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => n_0_time_out_100us_i_2,
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(5),
      I4 => n_0_time_tlock_max_i_5,
      I5 => time_out_counter_reg(3),
      O => n_0_time_tlock_max_i_4
    );
time_tlock_max_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => n_0_time_tlock_max_i_5
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_tlock_max_i_1,
      Q => time_tlock_max,
      R => n_0_reset_time_out_reg
    );
txpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      CLR => gtrxreset_s,
      D => '1',
      Q => txpmaresetdone_i
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(0),
      I4 => wait_bypass_count_reg(8),
      I5 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[0]_i_4__0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(4),
      I5 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[0]_i_5__0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_6__0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_8__0\
    );
\wait_bypass_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_9\
    );
\wait_bypass_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__0\
    );
\wait_bypass_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__0\
    );
\wait_bypass_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__0\
    );
\wait_bypass_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__0\
    );
\wait_bypass_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__0\
    );
\wait_bypass_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__0\
    );
\wait_bypass_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(0),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      S(3) => \n_0_wait_bypass_count[0]_i_6__0\,
      S(2) => \n_0_wait_bypass_count[0]_i_7__0\,
      S(1) => \n_0_wait_bypass_count[0]_i_8__0\,
      S(0) => \n_0_wait_bypass_count[0]_i_9\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(10),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(11),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(12),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(1),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(2),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(3),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(4),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(5),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(6),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(7),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(8),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_rx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(9),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      O => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(6),
      I4 => \n_0_wait_time_cnt[0]_i_4__0\,
      I5 => \n_0_wait_time_cnt[0]_i_5__0\,
      O => \n_0_wait_time_cnt[0]_i_2__0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(12),
      I5 => wait_time_cnt_reg(15),
      O => \n_0_wait_time_cnt[0]_i_4__0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(9),
      I4 => wait_time_cnt_reg(10),
      I5 => wait_time_cnt_reg(13),
      O => \n_0_wait_time_cnt[0]_i_5__0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(3),
      O => \n_0_wait_time_cnt[0]_i_6__0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      O => \n_0_wait_time_cnt[0]_i_7__0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(1),
      O => \n_0_wait_time_cnt[0]_i_8\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(0),
      O => \n_0_wait_time_cnt[0]_i_9\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(15),
      O => \n_0_wait_time_cnt[12]_i_2__0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      O => \n_0_wait_time_cnt[12]_i_3__0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(13),
      O => \n_0_wait_time_cnt[12]_i_4__0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(12),
      O => \n_0_wait_time_cnt[12]_i_5__0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(7),
      O => \n_0_wait_time_cnt[4]_i_2__0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(6),
      O => \n_0_wait_time_cnt[4]_i_3__0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(5),
      O => \n_0_wait_time_cnt[4]_i_4__0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(4),
      O => \n_0_wait_time_cnt[4]_i_5__0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(11),
      O => \n_0_wait_time_cnt[8]_i_2__0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(10),
      O => \n_0_wait_time_cnt[8]_i_3__0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(9),
      O => \n_0_wait_time_cnt[8]_i_4__0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(8),
      O => \n_0_wait_time_cnt[8]_i_5__0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(0),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_time_cnt_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_time_cnt_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_time_cnt_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_time_cnt_reg[0]_i_3__0\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[0]_i_3__0\,
      O(2) => \n_5_wait_time_cnt_reg[0]_i_3__0\,
      O(1) => \n_6_wait_time_cnt_reg[0]_i_3__0\,
      O(0) => \n_7_wait_time_cnt_reg[0]_i_3__0\,
      S(3) => \n_0_wait_time_cnt[0]_i_6__0\,
      S(2) => \n_0_wait_time_cnt[0]_i_7__0\,
      S(1) => \n_0_wait_time_cnt[0]_i_8\,
      S(0) => \n_0_wait_time_cnt[0]_i_9\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(10),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(11),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(12),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[8]_i_1__0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_wait_time_cnt_reg[12]_i_1__0\,
      CO(1) => \n_2_wait_time_cnt_reg[12]_i_1__0\,
      CO(0) => \n_3_wait_time_cnt_reg[12]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[12]_i_1__0\,
      O(2) => \n_5_wait_time_cnt_reg[12]_i_1__0\,
      O(1) => \n_6_wait_time_cnt_reg[12]_i_1__0\,
      O(0) => \n_7_wait_time_cnt_reg[12]_i_1__0\,
      S(3) => \n_0_wait_time_cnt[12]_i_2__0\,
      S(2) => \n_0_wait_time_cnt[12]_i_3__0\,
      S(1) => \n_0_wait_time_cnt[12]_i_4__0\,
      S(0) => \n_0_wait_time_cnt[12]_i_5__0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(13),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(14),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(15),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(1),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(2),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(3),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(4),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_time_cnt_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_time_cnt_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_time_cnt_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_time_cnt_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[4]_i_1__0\,
      O(2) => \n_5_wait_time_cnt_reg[4]_i_1__0\,
      O(1) => \n_6_wait_time_cnt_reg[4]_i_1__0\,
      O(0) => \n_7_wait_time_cnt_reg[4]_i_1__0\,
      S(3) => \n_0_wait_time_cnt[4]_i_2__0\,
      S(2) => \n_0_wait_time_cnt[4]_i_3__0\,
      S(1) => \n_0_wait_time_cnt[4]_i_4__0\,
      S(0) => \n_0_wait_time_cnt[4]_i_5__0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(5),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(6),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(7),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(8),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_time_cnt_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_time_cnt_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_time_cnt_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_time_cnt_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[8]_i_1__0\,
      O(2) => \n_5_wait_time_cnt_reg[8]_i_1__0\,
      O(1) => \n_6_wait_time_cnt_reg[8]_i_1__0\,
      O(0) => \n_7_wait_time_cnt_reg[8]_i_1__0\,
      S(3) => \n_0_wait_time_cnt[8]_i_2__0\,
      S(2) => \n_0_wait_time_cnt[8]_i_3__0\,
      S(1) => \n_0_wait_time_cnt[8]_i_4__0\,
      S(0) => \n_0_wait_time_cnt[8]_i_5__0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(9),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_tx_startup_fsm is
  port (
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_tx_reset_i : out STD_LOGIC;
    cpll_reset_i : out STD_LOGIC;
    gt_txuserrdy_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    O2 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    ack_flag : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_tx_startup_fsm : entity is "aurora_8b10b_0_tx_startup_fsm";
end aurora_8b10b_0_aurora_8b10b_0_tx_startup_fsm;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_tx_startup_fsm is
  signal \^o1\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^cpll_reset_i\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^gt_tx_reset_i\ : STD_LOGIC;
  signal \^gt_txuserrdy_i\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_CPLL_RESET_i_1 : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_9\ : STD_LOGIC;
  signal n_0_TXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_gttxreset_i_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_1\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_4\ : STD_LOGIC;
  signal n_0_init_wait_done_i_1 : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4\ : STD_LOGIC;
  signal n_0_mmcm_lock_reclocked_i_2 : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_1 : STD_LOGIC;
  signal n_0_pll_reset_asserted_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_i_1 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_sync_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__0\ : STD_LOGIC;
  signal n_0_time_out_2ms_i_2 : STD_LOGIC;
  signal n_0_time_out_2ms_i_3 : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal n_0_time_out_500us_i_1 : STD_LOGIC;
  signal n_0_time_out_500us_i_2 : STD_LOGIC;
  signal n_0_time_out_500us_i_3 : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_2__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_5__0\ : STD_LOGIC;
  signal n_0_time_tlock_max_reg : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_1 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_10\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_19_sync_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_19_sync_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal n_19_sync_tx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal n_20_sync_TXRESETDONE_cdc_sync : STD_LOGIC;
  signal n_20_sync_cplllock_cdc_sync : STD_LOGIC;
  signal n_20_sync_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_20_sync_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal n_20_sync_tx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_21_sync_cplllock_cdc_sync : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_time_out : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wait_time_done : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of init_wait_done_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_2 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \time_out_2ms_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of time_out_2ms_i_3 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of time_out_500us_i_2 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_3\ : label is "soft_lutpair99";
begin
  O1 <= \^o1\;
  cpll_reset_i <= \^cpll_reset_i\;
  gt_tx_reset_i <= \^gt_tx_reset_i\;
  gt_txuserrdy_i <= \^gt_txuserrdy_i\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
    port map (
      I0 => n_0_pll_reset_asserted_reg,
      I1 => tx_state(1),
      I2 => tx_state(3),
      I3 => tx_state(2),
      I4 => tx_state(0),
      I5 => \^cpll_reset_i\,
      O => n_0_CPLL_RESET_i_1
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_CPLL_RESET_i_1,
      Q => \^cpll_reset_i\,
      R => gt_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FDF5"
    )
    port map (
      I0 => tx_state(0),
      I1 => n_0_time_out_2ms_reg,
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \n_0_FSM_sequential_tx_state[2]_i_2\,
      I5 => \n_0_FSM_sequential_tx_state[0]_i_2\,
      O => \n_0_FSM_sequential_tx_state[0]_i_1\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAA0000"
    )
    port map (
      I0 => tx_state(3),
      I1 => reset_time_out,
      I2 => n_0_time_out_500us_reg,
      I3 => tx_state(0),
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \n_0_FSM_sequential_tx_state[0]_i_2\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04141414"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state13_out,
      I4 => tx_state(2),
      O => \n_0_FSM_sequential_tx_state[1]_i_1\
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => reset_time_out,
      I1 => n_0_time_tlock_max_reg,
      I2 => mmcm_lock_reclocked,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004005050040"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => n_0_time_out_2ms_reg,
      I4 => tx_state(2),
      I5 => \n_0_FSM_sequential_tx_state[2]_i_2\,
      O => \n_0_FSM_sequential_tx_state[2]_i_1\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
    port map (
      I0 => tx_state(1),
      I1 => mmcm_lock_reclocked,
      I2 => n_0_time_tlock_max_reg,
      I3 => reset_time_out,
      O => \n_0_FSM_sequential_tx_state[2]_i_2\
    );
\FSM_sequential_tx_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(9),
      I4 => wait_time_cnt_reg(7),
      I5 => wait_time_cnt_reg(6),
      O => \n_0_FSM_sequential_tx_state[3]_i_10\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(0),
      I4 => \n_0_FSM_sequential_tx_state[3]_i_9\,
      I5 => \n_0_FSM_sequential_tx_state[3]_i_10\,
      O => wait_time_done
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \n_0_FSM_sequential_tx_state[3]_i_5\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => reset_time_out,
      I1 => n_0_time_out_500us_reg,
      I2 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[3]_i_6\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(15),
      I4 => wait_time_cnt_reg(13),
      I5 => wait_time_cnt_reg(12),
      O => \n_0_FSM_sequential_tx_state[3]_i_9\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_21_sync_cplllock_cdc_sync,
      D => \n_0_FSM_sequential_tx_state[0]_i_1\,
      Q => tx_state(0),
      R => gt_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_21_sync_cplllock_cdc_sync,
      D => \n_0_FSM_sequential_tx_state[1]_i_1\,
      Q => tx_state(1),
      R => gt_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_21_sync_cplllock_cdc_sync,
      D => \n_0_FSM_sequential_tx_state[2]_i_1\,
      Q => tx_state(2),
      R => gt_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => n_21_sync_cplllock_cdc_sync,
      D => n_19_sync_time_out_wait_bypass_cdc_sync,
      Q => tx_state(3),
      R => gt_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt_txuserrdy_i\,
      O => n_0_TXUSERRDY_i_1
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_TXUSERRDY_i_1,
      Q => \^gt_txuserrdy_i\,
      R => gt_reset
    );
flag2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^cpll_reset_i\,
      I1 => ack_flag,
      O => O3
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(2),
      I4 => \^gt_tx_reset_i\,
      O => n_0_gttxreset_i_i_1
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_gttxreset_i_i_1,
      Q => \^gt_tx_reset_i\,
      R => gt_reset
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \n_0_init_wait_count[0]_i_1\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[7]_i_4\,
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \n_0_init_wait_count[7]_i_3\,
      O => \n_0_init_wait_count[7]_i_1\
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \n_0_init_wait_count[7]_i_4\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(5),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(7),
      O => \n_0_init_wait_count[7]_i_3\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[7]_i_4\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => \n_0_init_wait_count[0]_i_1\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => gt_reset,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \n_0_init_wait_count[7]_i_3\,
      I3 => n_0_init_wait_done_reg,
      O => n_0_init_wait_done_i_1
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      CLR => gt_reset,
      D => n_0_init_wait_done_i_1,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \n_0_mmcm_lock_count[9]_i_4\,
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__0\(8)
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(7),
      I5 => \mmcm_lock_count_reg__0\(9),
      O => \n_0_mmcm_lock_count[9]_i_2\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \mmcm_lock_count_reg__0\(8),
      I3 => \n_0_mmcm_lock_count[9]_i_4\,
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__0\(9)
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(3),
      O => \n_0_mmcm_lock_count[9]_i_4\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__0\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => n_20_sync_mmcm_lock_reclocked_cdc_sync
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4\,
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count_reg__0\(5),
      O => n_0_mmcm_lock_reclocked_i_2
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_19_sync_mmcm_lock_reclocked_cdc_sync,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FF10"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => n_0_pll_reset_asserted_reg,
      I4 => tx_state(1),
      O => n_0_pll_reset_asserted_i_1
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_pll_reset_asserted_i_1,
      Q => n_0_pll_reset_asserted_reg,
      R => gt_reset
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_20_sync_cplllock_cdc_sync,
      Q => reset_time_out,
      R => gt_reset
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => n_0_run_phase_alignment_int_reg,
      O => n_0_run_phase_alignment_int_i_1
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_run_phase_alignment_int_i_1,
      Q => n_0_run_phase_alignment_int_reg,
      R => gt_reset
    );
sync_TXRESETDONE_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_1
    port map (
      I1 => n_0_time_out_500us_reg,
      I2 => n_0_time_out_2ms_reg,
      O1 => n_20_sync_TXRESETDONE_cdc_sync,
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57(1 downto 0) => O57(1 downto 0),
      O58(1 downto 0) => O58(1 downto 0),
      O59(1 downto 0) => O59(1 downto 0),
      cplllock_sync => cplllock_sync,
      init_clk_in => init_clk_in,
      \out\(0) => tx_state(2),
      reset_time_out => reset_time_out,
      s_out_d1_cdc_to_56 => s_out_d1_cdc_to_56,
      s_out_d2_57 => s_out_d2_57,
      s_out_d3_58 => s_out_d3_58,
      s_out_d4_59 => s_out_d4_59,
      s_out_d5_60 => s_out_d5_60,
      s_out_d6_61 => s_out_d6_61,
      s_out_d7_62 => s_out_d7_62,
      txfsm_txresetdone_r => txfsm_txresetdone_r,
      txresetdone_s3 => txresetdone_s3
    );
sync_cplllock_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_2
    port map (
      E(0) => n_21_sync_cplllock_cdc_sync,
      I1 => \n_0_FSM_sequential_tx_state[3]_i_5\,
      I2 => n_0_init_wait_done_reg,
      I3 => n_20_sync_TXRESETDONE_cdc_sync,
      I4 => n_0_time_tlock_max_reg,
      I5 => n_0_pll_reset_asserted_reg,
      O1 => n_20_sync_cplllock_cdc_sync,
      O2 => O2,
      O66(1 downto 0) => O66(1 downto 0),
      O67(1 downto 0) => O67(1 downto 0),
      O68(1 downto 0) => O68(1 downto 0),
      O69(1 downto 0) => O69(1 downto 0),
      O70(1 downto 0) => O70(1 downto 0),
      O71(1 downto 0) => O71(1 downto 0),
      cplllock_sync => cplllock_sync,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      reset_time_out => reset_time_out,
      s_out_d1_cdc_to_70 => s_out_d1_cdc_to_70,
      s_out_d2_71 => s_out_d2_71,
      s_out_d3_72 => s_out_d3_72,
      s_out_d4_73 => s_out_d4_73,
      s_out_d5_74 => s_out_d5_74,
      s_out_d6_75 => s_out_d6_75,
      s_out_d7_76 => s_out_d7_76,
      txresetdone_s3 => txresetdone_s3,
      wait_time_done => wait_time_done
    );
sync_mmcm_lock_reclocked_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_3
    port map (
      I1 => n_0_mmcm_lock_reclocked_i_2,
      O1 => n_19_sync_mmcm_lock_reclocked_cdc_sync,
      O60(1 downto 0) => O60(1 downto 0),
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63(1 downto 0) => O63(1 downto 0),
      O64(1 downto 0) => O64(1 downto 0),
      O65(1 downto 0) => O65(1 downto 0),
      Q(2 downto 0) => \mmcm_lock_count_reg__0\(9 downto 7),
      SR(0) => n_20_sync_mmcm_lock_reclocked_cdc_sync,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      s_out_d1_cdc_to_63 => s_out_d1_cdc_to_63,
      s_out_d2_64 => s_out_d2_64,
      s_out_d3_65 => s_out_d3_65,
      s_out_d4_66 => s_out_d4_66,
      s_out_d5_67 => s_out_d5_67,
      s_out_d6_68 => s_out_d6_68,
      s_out_d7_69 => s_out_d7_69
    );
sync_qplllock_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_4
    port map (
      O72(1 downto 0) => O72(1 downto 0),
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75(1 downto 0) => O75(1 downto 0),
      O76(1 downto 0) => O76(1 downto 0),
      O77(1 downto 0) => O77(1 downto 0),
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_77 => s_out_d1_cdc_to_77,
      s_out_d2_78 => s_out_d2_78,
      s_out_d3_79 => s_out_d3_79,
      s_out_d4_80 => s_out_d4_80,
      s_out_d5_81 => s_out_d5_81,
      s_out_d6_82 => s_out_d6_82,
      s_out_d7_83 => s_out_d7_83
    );
sync_run_phase_alignment_int_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_5
    port map (
      I1 => n_0_run_phase_alignment_int_reg,
      O1 => n_0_sync_run_phase_alignment_int_cdc_sync,
      O2 => n_20_sync_run_phase_alignment_int_cdc_sync,
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      s_out_d1_cdc_to_35 => s_out_d1_cdc_to_35,
      s_out_d2_36 => s_out_d2_36,
      s_out_d3_37 => s_out_d3_37,
      s_out_d4_38 => s_out_d4_38,
      s_out_d5_39 => s_out_d5_39,
      s_out_d6_40 => s_out_d6_40,
      s_out_d7_41 => s_out_d7_41,
      user_clk => user_clk
    );
sync_time_out_wait_bypass_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_6
    port map (
      D(0) => n_19_sync_time_out_wait_bypass_cdc_sync,
      I1 => n_0_time_out_wait_bypass_reg,
      I2 => \n_0_FSM_sequential_tx_state[3]_i_6\,
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      init_clk_in => init_clk_in,
      \out\(2 downto 0) => tx_state(3 downto 1),
      s_out_d1_cdc_to_49 => s_out_d1_cdc_to_49,
      s_out_d2_50 => s_out_d2_50,
      s_out_d3_51 => s_out_d3_51,
      s_out_d4_52 => s_out_d4_52,
      s_out_d5_53 => s_out_d5_53,
      s_out_d6_54 => s_out_d6_54,
      s_out_d7_55 => s_out_d7_55
    );
sync_tx_fsm_reset_done_int_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_7
    port map (
      I1 => n_0_time_out_wait_bypass_reg,
      I2 => \n_0_wait_bypass_count[0]_i_4\,
      I3 => \n_0_wait_bypass_count[0]_i_6\,
      I4 => \n_0_wait_bypass_count[0]_i_5\,
      I5 => n_0_sync_run_phase_alignment_int_cdc_sync,
      O1 => \^o1\,
      O2 => n_19_sync_tx_fsm_reset_done_int_cdc_sync,
      O3 => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      s_out_d1_cdc_to_42 => s_out_d1_cdc_to_42,
      s_out_d2_43 => s_out_d2_43,
      s_out_d3_44 => s_out_d3_44,
      s_out_d4_45 => s_out_d4_45,
      s_out_d5_46 => s_out_d5_46,
      s_out_d6_47 => s_out_d6_47,
      s_out_d7_48 => s_out_d7_48,
      user_clk => user_clk,
      wait_bypass_count_reg(1 downto 0) => wait_bypass_count_reg(4 downto 3)
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => n_0_time_out_2ms_i_2,
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(11),
      I4 => reset_time_out,
      O => \n_0_time_out_2ms_i_1__0\
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(7),
      I4 => \n_0_time_out_counter[0]_i_9\,
      I5 => n_0_time_out_2ms_i_3,
      O => n_0_time_out_2ms_i_2
    );
time_out_2ms_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(0),
      O => n_0_time_out_2ms_i_3
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__0\,
      Q => n_0_time_out_2ms_reg,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_time_out_500us_i_2,
      I2 => n_0_time_out_500us_i_3,
      I3 => \n_0_time_tlock_max_i_4__0\,
      I4 => \n_0_time_tlock_max_i_5__0\,
      I5 => reset_time_out,
      O => n_0_time_out_500us_i_1
    );
time_out_500us_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(9),
      O => n_0_time_out_500us_i_2
    );
time_out_500us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(15),
      O => n_0_time_out_500us_i_3
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_500us_i_1,
      Q => n_0_time_out_500us_reg,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3\,
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(7),
      I5 => \n_0_time_out_counter[0]_i_4\,
      O => \n_0_time_out_counter[0]_i_1__0\
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_3\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(16),
      I5 => \n_0_time_out_counter[0]_i_9\,
      O => \n_0_time_out_counter[0]_i_4\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7__0\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[0]_i_9\
    );
\time_out_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2\
    );
\time_out_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3\
    );
\time_out_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4\
    );
\time_out_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2\
    );
\time_out_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3\
    );
\time_out_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4\
    );
\time_out_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2\
    );
\time_out_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3\
    );
\time_out_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4\
    );
\time_out_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2\,
      S(3) => \n_0_time_out_counter[0]_i_5\,
      S(2) => \n_0_time_out_counter[0]_i_6\,
      S(1) => \n_0_time_out_counter[0]_i_7__0\,
      S(0) => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1\,
      S(3) => \n_0_time_out_counter[12]_i_2\,
      S(2) => \n_0_time_out_counter[12]_i_3\,
      S(1) => \n_0_time_out_counter[12]_i_4\,
      S(0) => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_time_out_counter_reg[16]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1\,
      S(3) => \n_0_time_out_counter[4]_i_2\,
      S(2) => \n_0_time_out_counter[4]_i_3\,
      S(1) => \n_0_time_out_counter[4]_i_4\,
      S(0) => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1\,
      S(3) => \n_0_time_out_counter[8]_i_2\,
      S(2) => \n_0_time_out_counter[8]_i_3\,
      S(1) => \n_0_time_out_counter[8]_i_4\,
      S(0) => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_19_sync_tx_fsm_reset_done_int_cdc_sync,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
    port map (
      I0 => n_0_time_tlock_max_reg,
      I1 => \n_0_time_tlock_max_i_2__0\,
      I2 => \n_0_time_tlock_max_i_3__0\,
      I3 => \n_0_time_tlock_max_i_4__0\,
      I4 => \n_0_time_tlock_max_i_5__0\,
      I5 => reset_time_out,
      O => \n_0_time_tlock_max_i_1__0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_2__0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(15),
      O => \n_0_time_tlock_max_i_3__0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_4__0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(16),
      O => \n_0_time_tlock_max_i_5__0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__0\,
      Q => n_0_time_tlock_max_reg,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^o1\,
      O => n_0_tx_fsm_reset_done_int_i_1
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_tx_fsm_reset_done_int_i_1,
      Q => \^o1\,
      R => gt_reset
    );
\wait_bypass_count[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_10\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(16),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(12),
      I4 => wait_bypass_count_reg(15),
      I5 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[0]_i_4\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(13),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(9),
      I4 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[0]_i_5\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      I1 => wait_bypass_count_reg(2),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[0]_i_6\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_8\
    );
\wait_bypass_count[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_9__0\
    );
\wait_bypass_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2\
    );
\wait_bypass_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3\
    );
\wait_bypass_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4\
    );
\wait_bypass_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2\
    );
\wait_bypass_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3\
    );
\wait_bypass_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4\
    );
\wait_bypass_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2\
    );
\wait_bypass_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3\
    );
\wait_bypass_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4\
    );
\wait_bypass_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(0),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3\,
      S(3) => \n_0_wait_bypass_count[0]_i_7\,
      S(2) => \n_0_wait_bypass_count[0]_i_8\,
      S(1) => \n_0_wait_bypass_count[0]_i_9__0\,
      S(0) => \n_0_wait_bypass_count[0]_i_10\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(10),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(11),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(12),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1\,
      S(3) => \n_0_wait_bypass_count[12]_i_2\,
      S(2) => \n_0_wait_bypass_count[12]_i_3\,
      S(1) => \n_0_wait_bypass_count[12]_i_4\,
      S(0) => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(13),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(14),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(15),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[16]_i_1\,
      Q => wait_bypass_count_reg(16),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(1),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(2),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(3),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(4),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1\,
      S(3) => \n_0_wait_bypass_count[4]_i_2\,
      S(2) => \n_0_wait_bypass_count[4]_i_3\,
      S(1) => \n_0_wait_bypass_count[4]_i_4\,
      S(0) => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(5),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(6),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(7),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(8),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1\,
      S(3) => \n_0_wait_bypass_count[8]_i_2\,
      S(2) => \n_0_wait_bypass_count[8]_i_3\,
      S(1) => \n_0_wait_bypass_count[8]_i_4\,
      S(0) => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_20_sync_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(9),
      R => n_20_sync_run_phase_alignment_int_cdc_sync
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      O => clear
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_done,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(3),
      O => \n_0_wait_time_cnt[0]_i_4\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      O => \n_0_wait_time_cnt[0]_i_5\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(1),
      O => \n_0_wait_time_cnt[0]_i_6\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(0),
      O => \n_0_wait_time_cnt[0]_i_7\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(15),
      O => \n_0_wait_time_cnt[12]_i_2\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      O => \n_0_wait_time_cnt[12]_i_3\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(13),
      O => \n_0_wait_time_cnt[12]_i_4\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(12),
      O => \n_0_wait_time_cnt[12]_i_5\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(7),
      O => \n_0_wait_time_cnt[4]_i_2\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(6),
      O => \n_0_wait_time_cnt[4]_i_3\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(5),
      O => \n_0_wait_time_cnt[4]_i_4\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(4),
      O => \n_0_wait_time_cnt[4]_i_5\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(11),
      O => \n_0_wait_time_cnt[8]_i_2\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(10),
      O => \n_0_wait_time_cnt[8]_i_3\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(9),
      O => \n_0_wait_time_cnt[8]_i_4\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(8),
      O => \n_0_wait_time_cnt[8]_i_5\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(0),
      R => clear
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_time_cnt_reg[0]_i_3\,
      CO(2) => \n_1_wait_time_cnt_reg[0]_i_3\,
      CO(1) => \n_2_wait_time_cnt_reg[0]_i_3\,
      CO(0) => \n_3_wait_time_cnt_reg[0]_i_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[0]_i_3\,
      O(2) => \n_5_wait_time_cnt_reg[0]_i_3\,
      O(1) => \n_6_wait_time_cnt_reg[0]_i_3\,
      O(0) => \n_7_wait_time_cnt_reg[0]_i_3\,
      S(3) => \n_0_wait_time_cnt[0]_i_4\,
      S(2) => \n_0_wait_time_cnt[0]_i_5\,
      S(1) => \n_0_wait_time_cnt[0]_i_6\,
      S(0) => \n_0_wait_time_cnt[0]_i_7\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(10),
      R => clear
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(11),
      R => clear
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(12),
      R => clear
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[8]_i_1\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_wait_time_cnt_reg[12]_i_1\,
      CO(1) => \n_2_wait_time_cnt_reg[12]_i_1\,
      CO(0) => \n_3_wait_time_cnt_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[12]_i_1\,
      O(2) => \n_5_wait_time_cnt_reg[12]_i_1\,
      O(1) => \n_6_wait_time_cnt_reg[12]_i_1\,
      O(0) => \n_7_wait_time_cnt_reg[12]_i_1\,
      S(3) => \n_0_wait_time_cnt[12]_i_2\,
      S(2) => \n_0_wait_time_cnt[12]_i_3\,
      S(1) => \n_0_wait_time_cnt[12]_i_4\,
      S(0) => \n_0_wait_time_cnt[12]_i_5\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(13),
      R => clear
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(14),
      R => clear
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(15),
      R => clear
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(1),
      R => clear
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(2),
      S => clear
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(3),
      R => clear
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(4),
      S => clear
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[0]_i_3\,
      CO(3) => \n_0_wait_time_cnt_reg[4]_i_1\,
      CO(2) => \n_1_wait_time_cnt_reg[4]_i_1\,
      CO(1) => \n_2_wait_time_cnt_reg[4]_i_1\,
      CO(0) => \n_3_wait_time_cnt_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[4]_i_1\,
      O(2) => \n_5_wait_time_cnt_reg[4]_i_1\,
      O(1) => \n_6_wait_time_cnt_reg[4]_i_1\,
      O(0) => \n_7_wait_time_cnt_reg[4]_i_1\,
      S(3) => \n_0_wait_time_cnt[4]_i_2\,
      S(2) => \n_0_wait_time_cnt[4]_i_3\,
      S(1) => \n_0_wait_time_cnt[4]_i_4\,
      S(0) => \n_0_wait_time_cnt[4]_i_5\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(5),
      S => clear
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(6),
      S => clear
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(7),
      S => clear
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(8),
      S => clear
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[4]_i_1\,
      CO(3) => \n_0_wait_time_cnt_reg[8]_i_1\,
      CO(2) => \n_1_wait_time_cnt_reg[8]_i_1\,
      CO(1) => \n_2_wait_time_cnt_reg[8]_i_1\,
      CO(0) => \n_3_wait_time_cnt_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_wait_time_cnt_reg[8]_i_1\,
      O(2) => \n_5_wait_time_cnt_reg[8]_i_1\,
      O(1) => \n_6_wait_time_cnt_reg[8]_i_1\,
      O(0) => \n_7_wait_time_cnt_reg[8]_i_1\,
      S(3) => \n_0_wait_time_cnt[8]_i_2\,
      S(2) => \n_0_wait_time_cnt[8]_i_3\,
      S(1) => \n_0_wait_time_cnt[8]_i_4\,
      S(0) => \n_0_wait_time_cnt[8]_i_5\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_AURORA_LANE_4BYTE is
  port (
    lane_up : out STD_LOGIC;
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_out : out STD_LOGIC;
    ena_comma_align_i : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GOT_V : out STD_LOGIC;
    rx_polarity_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1 : out STD_LOGIC;
    S11_in : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    GEN_ECP : in STD_LOGIC;
    I1 : in STD_LOGIC;
    gen_a_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    rx_realign_i : in STD_LOGIC;
    RXDISPERR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_AURORA_LANE_4BYTE : entity is "aurora_8b10b_0_AURORA_LANE_4BYTE";
end aurora_8b10b_0_aurora_8b10b_0_AURORA_LANE_4BYTE;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_AURORA_LANE_4BYTE is
  signal GEN_SP : STD_LOGIC;
  signal RX_CC : STD_LOGIC;
  signal RX_NEG : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal first_v_received_r : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal n_7_aurora_8b10b_0_lane_init_sm_4byte_i : STD_LOGIC;
  signal n_8_aurora_8b10b_0_lane_init_sm_4byte_i : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r0 : STD_LOGIC;
begin
  lane_up <= \^lane_up\;
aurora_8b10b_0_err_detect_4byte_i: entity work.aurora_8b10b_0_aurora_8b10b_0_ERR_DETECT_4BYTE
    port map (
      I1 => n_7_aurora_8b10b_0_lane_init_sm_4byte_i,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      O14(1 downto 0) => O14(1 downto 0),
      SR(0) => SR(0),
      enable_err_detect_i => enable_err_detect_i,
      hard_err_gt0 => hard_err_gt0,
      hard_err_i => hard_err_i,
      ready_r0 => ready_r0,
      user_clk => user_clk
    );
aurora_8b10b_0_hotplug_i: entity work.aurora_8b10b_0_aurora_8b10b_0_hotplug
    port map (
      D(0) => RX_CC,
      O24(1 downto 0) => O24(1 downto 0),
      O25(1 downto 0) => O25(1 downto 0),
      O26(1 downto 0) => O26(1 downto 0),
      O27(1 downto 0) => O27(1 downto 0),
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      SR(0) => SR(0),
      init_clk_in => init_clk_in,
      link_reset_out => link_reset_out,
      s_out_d1_cdc_to_21 => s_out_d1_cdc_to_21,
      s_out_d2_22 => s_out_d2_22,
      s_out_d3_23 => s_out_d3_23,
      s_out_d4_24 => s_out_d4_24,
      s_out_d5_25 => s_out_d5_25,
      s_out_d6_26 => s_out_d6_26,
      s_out_d7_27 => s_out_d7_27,
      user_clk => user_clk
    );
aurora_8b10b_0_lane_init_sm_4byte_i: entity work.aurora_8b10b_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE
    port map (
      D(3 downto 0) => D(3 downto 0),
      GEN_SP => GEN_SP,
      I4 => I4,
      O1 => ena_comma_align_i,
      O2 => n_7_aurora_8b10b_0_lane_init_sm_4byte_i,
      O3 => n_8_aurora_8b10b_0_lane_init_sm_4byte_i,
      RXCHARISK(1 downto 0) => RXCHARISK(3 downto 2),
      RXDISPERR(1 downto 0) => RXDISPERR(1 downto 0),
      RX_NEG => RX_NEG,
      SR(0) => SR(0),
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => enable_err_detect_i,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      lane_up => \^lane_up\,
      ready_r => ready_r,
      ready_r0 => ready_r0,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      user_clk => user_clk
    );
aurora_8b10b_0_sym_dec_4byte_i: entity work.aurora_8b10b_0_aurora_8b10b_0_SYM_DEC_4BYTE
    port map (
      D(0) => RX_CC,
      GOT_V => GOT_V,
      I1 => n_8_aurora_8b10b_0_lane_init_sm_4byte_i,
      I11(7 downto 0) => I11(7 downto 0),
      I12(7 downto 0) => I12(7 downto 0),
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O10(7 downto 0) => O10(7 downto 0),
      O11(7 downto 0) => O11(7 downto 0),
      O12(7 downto 0) => O12(7 downto 0),
      O13(1 downto 0) => O13(1 downto 0),
      O2 => O2,
      O3(1 downto 0) => O3(1 downto 0),
      O4 => O4,
      O5 => O6,
      O6(0) => O5(0),
      O7 => O7,
      O8(7 downto 0) => O8(7 downto 0),
      O9(7 downto 0) => O9(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RX_NEG => RX_NEG,
      S1 => S1,
      S11_in => S11_in,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      lane_up => \^lane_up\,
      ready_r => ready_r,
      user_clk => user_clk
    );
aurora_8b10b_0_sym_gen_4byte_i: entity work.aurora_8b10b_0_aurora_8b10b_0_SYM_GEN_4BYTE
    port map (
      GEN_ECP => GEN_ECP,
      GEN_SP => GEN_SP,
      I1 => I1,
      I10(31 downto 0) => I10(31 downto 0),
      I5(1 downto 0) => I5(1 downto 0),
      I6(1 downto 0) => I6(1 downto 0),
      I7(2 downto 0) => I7(2 downto 0),
      I8(3 downto 0) => I8(3 downto 0),
      I9(3 downto 0) => I9(3 downto 0),
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      gen_a_i => gen_a_i,
      gen_cc_i => gen_cc_i,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_RX_LL is
  port (
    rx_eof : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    S11_in : in STD_LOGIC;
    S1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    START_RX : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_RX_LL : entity is "aurora_8b10b_0_RX_LL";
end aurora_8b10b_0_aurora_8b10b_0_RX_LL;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_RX_LL is
begin
rx_ll_pdu_datapath_i: entity work.aurora_8b10b_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(1 downto 0) => I4(1 downto 0),
      O10(7 downto 0) => O10(7 downto 0),
      O11(7 downto 0) => O11(7 downto 0),
      O12(7 downto 0) => O12(7 downto 0),
      O13(1 downto 0) => O13(1 downto 0),
      O9(7 downto 0) => O9(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S1 => S1,
      S11_in => S11_in,
      SR(0) => SR(0),
      START_RX => START_RX,
      frame_err => frame_err,
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_eof => rx_eof,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_gt is
  port (
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rx_realign_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    O4 : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDISPERR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ack_flag : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    I11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    gt_tx_reset_i : in STD_LOGIC;
    gt_qpllclk_quad4_in : in STD_LOGIC;
    gt_qpllrefclk_quad4_in : in STD_LOGIC;
    gt_rxdfelfhold_i : in STD_LOGIC;
    ena_comma_align_i : in STD_LOGIC;
    rx_polarity_i : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_reset_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_gt : entity is "aurora_8b10b_0_gt";
end aurora_8b10b_0_aurora_8b10b_0_gt;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_gt is
  signal \^o1\ : STD_LOGIC;
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rxdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxdisperr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ack_flag\ : STD_LOGIC;
  signal ack_sync1 : STD_LOGIC;
  signal ack_sync2 : STD_LOGIC;
  signal ack_sync3 : STD_LOGIC;
  signal ack_sync4 : STD_LOGIC;
  signal ack_sync5 : STD_LOGIC;
  signal ack_sync6 : STD_LOGIC;
  signal cpll_pd_i : STD_LOGIC;
  signal cpll_reset_i_0 : STD_LOGIC;
  signal cpllreset_ovrd_i : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  signal drpaddr_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpdi_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_i : STD_LOGIC;
  signal drpwe_i : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag2 : STD_LOGIC;
  signal gt0_pllrefclklost_i : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal n_0_ack_flag_i_1 : STD_LOGIC;
  signal \n_0_cpllpd_wait_reg[94]_srl31\ : STD_LOGIC;
  signal \n_0_cpllreset_wait_reg[126]_srl31\ : STD_LOGIC;
  signal \n_0_flag_i_1__0\ : STD_LOGIC;
  signal n_0_gthe2_i : STD_LOGIC;
  signal n_104_gthe2_i : STD_LOGIC;
  signal n_105_gthe2_i : STD_LOGIC;
  signal n_10_gthe2_i : STD_LOGIC;
  signal n_113_gthe2_i : STD_LOGIC;
  signal n_115_gthe2_i : STD_LOGIC;
  signal n_116_gthe2_i : STD_LOGIC;
  signal n_12_gthe2_i : STD_LOGIC;
  signal n_17_gthe2_i : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllpd_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[31]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[63]_srl32\ : STD_LOGIC;
  signal \n_1_cpllreset_wait_reg[95]_srl32\ : STD_LOGIC;
  signal n_205_gthe2_i : STD_LOGIC;
  signal n_206_gthe2_i : STD_LOGIC;
  signal n_207_gthe2_i : STD_LOGIC;
  signal n_208_gthe2_i : STD_LOGIC;
  signal n_209_gthe2_i : STD_LOGIC;
  signal n_210_gthe2_i : STD_LOGIC;
  signal n_211_gthe2_i : STD_LOGIC;
  signal n_29_gthe2_i : STD_LOGIC;
  signal n_33_gthe2_i : STD_LOGIC;
  signal n_34_gthe2_i : STD_LOGIC;
  signal n_46_gthe2_i : STD_LOGIC;
  signal n_47_gthe2_i : STD_LOGIC;
  signal n_4_gthe2_i : STD_LOGIC;
  signal n_57_gthe2_i : STD_LOGIC;
  signal n_58_gthe2_i : STD_LOGIC;
  signal n_59_gthe2_i : STD_LOGIC;
  signal n_60_gthe2_i : STD_LOGIC;
  signal n_61_gthe2_i : STD_LOGIC;
  signal n_62_gthe2_i : STD_LOGIC;
  signal n_63_gthe2_i : STD_LOGIC;
  signal n_64_gthe2_i : STD_LOGIC;
  signal n_65_gthe2_i : STD_LOGIC;
  signal n_66_gthe2_i : STD_LOGIC;
  signal n_67_gthe2_i : STD_LOGIC;
  signal n_68_gthe2_i : STD_LOGIC;
  signal n_69_gthe2_i : STD_LOGIC;
  signal n_70_gthe2_i : STD_LOGIC;
  signal n_71_gthe2_i : STD_LOGIC;
  signal rx_buf_err_i : STD_LOGIC;
  signal rx_disp_err_i : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal rx_not_in_table_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_realign_i\ : STD_LOGIC;
  signal tx_buf_err_i : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ack_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ack_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of ack_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ack_sync_reg1 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg2 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg3 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg4 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg5 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg6 : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "\inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32 ";
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute BOX_TYPE of gthe2_i : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  RXDATA(31 downto 0) <= \^rxdata\(31 downto 0);
  RXDISPERR(1 downto 0) <= \^rxdisperr\(1 downto 0);
  ack_flag <= \^ack_flag\;
  drpdo_out(15 downto 0) <= \^drpdo_out\(15 downto 0);
  rx_realign_i <= \^rx_realign_i\;
ack_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
    port map (
      I0 => ack_sync5,
      I1 => ack_sync6,
      I2 => \^ack_flag\,
      I3 => flag2,
      O => n_0_ack_flag_i_1
    );
ack_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_ack_flag_i_1,
      Q => \^ack_flag\,
      R => '0'
    );
ack_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => data_sync6,
      Q => ack_sync1,
      R => '0'
    );
ack_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync1,
      Q => ack_sync2,
      R => '0'
    );
ack_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync2,
      Q => ack_sync3,
      R => '0'
    );
ack_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync3,
      Q => ack_sync4,
      R => '0'
    );
ack_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync4,
      Q => ack_sync5,
      R => '0'
    );
ack_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync5,
      Q => ack_sync6,
      R => '0'
    );
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[31]_srl32\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk1,
      D => \n_1_cpllpd_wait_reg[31]_srl32\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllpd_wait_reg[63]_srl32\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk1,
      D => \n_1_cpllpd_wait_reg[63]_srl32\,
      Q => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => \n_0_cpllpd_wait_reg[94]_srl31\,
      Q => cpll_pd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '0',
      CE => '1',
      CLK => gt_refclk1,
      D => \n_1_cpllreset_wait_reg[95]_srl32\,
      Q => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => \n_0_cpllreset_wait_reg[126]_srl31\,
      Q => cpllreset_ovrd_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[31]_srl32\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk1,
      D => \n_1_cpllreset_wait_reg[31]_srl32\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[63]_srl32\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      A(4) => '1',
      A(3) => '1',
      A(2) => '1',
      A(1) => '1',
      A(0) => '1',
      CE => '1',
      CLK => gt_refclk1,
      D => \n_1_cpllreset_wait_reg[63]_srl32\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \n_1_cpllreset_wait_reg[95]_srl32\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => flag,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
flag2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => I1,
      Q => flag2,
      R => '0'
    );
\flag_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => \^ack_flag\,
      I1 => cpll_reset_i,
      I2 => flag,
      O => \n_0_flag_i_1__0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_flag_i_1__0\,
      Q => flag,
      R => '0'
    );
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 31,
      CLK_COR_MIN_LAT => 24,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE1000C2200018",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '1',
      RXPI_CFG6 => B"001",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => n_0_gthe2_i,
      CPLLLOCK => O2,
      CPLLLOCKDETCLK => init_clk_in,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd_i,
      CPLLREFCLKLOST => gt0_pllrefclklost_i,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => cpll_reset_i_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => n_57_gthe2_i,
      DMONITOROUT(13) => n_58_gthe2_i,
      DMONITOROUT(12) => n_59_gthe2_i,
      DMONITOROUT(11) => n_60_gthe2_i,
      DMONITOROUT(10) => n_61_gthe2_i,
      DMONITOROUT(9) => n_62_gthe2_i,
      DMONITOROUT(8) => n_63_gthe2_i,
      DMONITOROUT(7) => n_64_gthe2_i,
      DMONITOROUT(6) => n_65_gthe2_i,
      DMONITOROUT(5) => n_66_gthe2_i,
      DMONITOROUT(4) => n_67_gthe2_i,
      DMONITOROUT(3) => n_68_gthe2_i,
      DMONITOROUT(2) => n_69_gthe2_i,
      DMONITOROUT(1) => n_70_gthe2_i,
      DMONITOROUT(0) => n_71_gthe2_i,
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      DRPDO(15 downto 0) => \^drpdo_out\(15 downto 0),
      DRPEN => drpen_i,
      DRPRDY => \^o1\,
      DRPWE => drpwe_i,
      EYESCANDATAERROR => n_4_gthe2_i,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => rxn,
      GTHRXP => rxp,
      GTHTXN => txn,
      GTHTXP => txp,
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => gtrxreset_out,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt_tx_reset_i,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => gt_qpllclk_quad4_in,
      QPLLREFCLK => gt_qpllrefclk_quad4_in,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '1',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rx_buf_err_i,
      RXBUFSTATUS(1) => n_115_gthe2_i,
      RXBUFSTATUS(0) => n_116_gthe2_i,
      RXBYTEISALIGNED => n_10_gthe2_i,
      RXBYTEREALIGN => \^rx_realign_i\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => n_12_gthe2_i,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3 downto 0) => D(3 downto 0),
      RXCHARISK(7 downto 4) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1) => n_104_gthe2_i,
      RXCLKCORCNT(0) => n_105_gthe2_i,
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_17_gthe2_i,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gthe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => \^rxdata\(31 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt_rxdfelfhold_i,
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 4) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 2) => rx_disp_err_i(3 downto 2),
      RXDISPERR(1 downto 0) => \^rxdisperr\(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => '0',
      RXHEADER(5 downto 0) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 0),
      RXHEADERVALID(1 downto 0) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1 downto 0),
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => ena_comma_align_i,
      RXMONITOROUT(6) => n_205_gthe2_i,
      RXMONITOROUT(5) => n_206_gthe2_i,
      RXMONITOROUT(4) => n_207_gthe2_i,
      RXMONITOROUT(3) => n_208_gthe2_i,
      RXMONITOROUT(2) => n_209_gthe2_i,
      RXMONITOROUT(1) => n_210_gthe2_i,
      RXMONITOROUT(0) => n_211_gthe2_i,
      RXMONITORSEL(1) => '0',
      RXMONITORSEL(0) => '0',
      RXNOTINTABLE(7 downto 4) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => rx_not_in_table_i(3 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => n_29_gthe2_i,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => ena_comma_align_i,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => n_33_gthe2_i,
      RXPOLARITY => rx_polarity_i,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => n_34_gthe2_i,
      RXPRBSSEL(2) => '0',
      RXPRBSSEL(1) => '0',
      RXPRBSSEL(0) => '0',
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => O3,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '0',
      RXSYSCLKSEL(0) => '0',
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => sync_clk,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1) => tx_buf_err_i,
      TXBUFSTATUS(0) => n_113_gthe2_i,
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63) => '0',
      TXDATA(62) => '0',
      TXDATA(61) => '0',
      TXDATA(60) => '0',
      TXDATA(59) => '0',
      TXDATA(58) => '0',
      TXDATA(57) => '0',
      TXDATA(56) => '0',
      TXDATA(55) => '0',
      TXDATA(54) => '0',
      TXDATA(53) => '0',
      TXDATA(52) => '0',
      TXDATA(51) => '0',
      TXDATA(50) => '0',
      TXDATA(49) => '0',
      TXDATA(48) => '0',
      TXDATA(47) => '0',
      TXDATA(46) => '0',
      TXDATA(45) => '0',
      TXDATA(44) => '0',
      TXDATA(43) => '0',
      TXDATA(42) => '0',
      TXDATA(41) => '0',
      TXDATA(40) => '0',
      TXDATA(39) => '0',
      TXDATA(38) => '0',
      TXDATA(37) => '0',
      TXDATA(36) => '0',
      TXDATA(35) => '0',
      TXDATA(34) => '0',
      TXDATA(33) => '0',
      TXDATA(32) => '0',
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => n_46_gthe2_i,
      TXOUTCLKPCS => n_47_gthe2_i,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => '0',
      TXPRBSSEL(1) => '0',
      TXPRBSSEL(0) => '0',
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => O4,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '0',
      TXSYSCLKSEL(0) => '0',
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
gthe2_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => cpllreset_ovrd_i,
      I1 => data_sync6,
      I2 => data_sync5,
      O => cpll_reset_i_0
    );
gtrxreset_seq_i: entity work.aurora_8b10b_0_aurora_8b10b_0_gtrxreset_seq
    port map (
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      I1 => n_33_gthe2_i,
      I2 => \^o1\,
      O163(1 downto 0) => O163(1 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      SR(0) => SR(0),
      cpll_reset_i => cpll_reset_i,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => \^drpdo_out\(15 downto 0),
      drpen_i => drpen_i,
      drpen_in => drpen_in,
      drpwe_i => drpwe_i,
      drpwe_in => drpwe_in,
      gtrxreset_out => gtrxreset_out,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202
    );
hard_err_gt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => rx_buf_err_i,
      I1 => tx_buf_err_i,
      I2 => \^rx_realign_i\,
      O => hard_err_gt0
    );
reset_count_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_disp_err_i(2),
      I1 => rx_not_in_table_i(3),
      I2 => rx_not_in_table_i(1),
      I3 => rx_not_in_table_i(2),
      I4 => rx_disp_err_i(3),
      I5 => rx_not_in_table_i(0),
      O => O9
    );
\soft_err_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^rxdisperr\(0),
      I1 => rx_not_in_table_i(0),
      O => O5
    );
\soft_err_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^rxdisperr\(1),
      I1 => rx_not_in_table_i(1),
      O => O6
    );
\soft_err_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_disp_err_i(2),
      I1 => rx_not_in_table_i(2),
      O => O7
    );
\soft_err_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rx_not_in_table_i(3),
      I1 => rx_disp_err_i(3),
      O => O8
    );
\word_aligned_control_bits_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => I4(0),
      I2 => I2,
      I3 => \^rxcharisk\(0),
      I4 => I3,
      I5 => \^rxcharisk\(2),
      O => O11
    );
\word_aligned_control_bits_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => I2,
      I3 => \^rxcharisk\(1),
      I4 => I3,
      I5 => \^rxcharisk\(3),
      O => O10
    );
\word_aligned_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(15),
      I1 => I5(7),
      I2 => I2,
      I3 => \^rxdata\(7),
      I4 => I3,
      I5 => \^rxdata\(23),
      O => I12(7)
    );
\word_aligned_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(14),
      I1 => I5(6),
      I2 => I2,
      I3 => \^rxdata\(6),
      I4 => I3,
      I5 => \^rxdata\(22),
      O => I12(6)
    );
\word_aligned_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(13),
      I1 => I5(5),
      I2 => I2,
      I3 => \^rxdata\(5),
      I4 => I3,
      I5 => \^rxdata\(21),
      O => I12(5)
    );
\word_aligned_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(12),
      I1 => I5(4),
      I2 => I2,
      I3 => \^rxdata\(4),
      I4 => I3,
      I5 => \^rxdata\(20),
      O => I12(4)
    );
\word_aligned_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(11),
      I1 => I5(3),
      I2 => I2,
      I3 => \^rxdata\(3),
      I4 => I3,
      I5 => \^rxdata\(19),
      O => I12(3)
    );
\word_aligned_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(10),
      I1 => I5(2),
      I2 => I2,
      I3 => \^rxdata\(2),
      I4 => I3,
      I5 => \^rxdata\(18),
      O => I12(2)
    );
\word_aligned_data_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(9),
      I1 => I5(1),
      I2 => I2,
      I3 => \^rxdata\(1),
      I4 => I3,
      I5 => \^rxdata\(17),
      O => I12(1)
    );
\word_aligned_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(8),
      I1 => I5(0),
      I2 => I2,
      I3 => \^rxdata\(0),
      I4 => I3,
      I5 => \^rxdata\(16),
      O => I12(0)
    );
\word_aligned_data_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(23),
      I1 => \^rxdata\(7),
      I2 => I2,
      I3 => \^rxdata\(15),
      I4 => I3,
      I5 => \^rxdata\(31),
      O => I11(7)
    );
\word_aligned_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(22),
      I1 => \^rxdata\(6),
      I2 => I2,
      I3 => \^rxdata\(14),
      I4 => I3,
      I5 => \^rxdata\(30),
      O => I11(6)
    );
\word_aligned_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(21),
      I1 => \^rxdata\(5),
      I2 => I2,
      I3 => \^rxdata\(13),
      I4 => I3,
      I5 => \^rxdata\(29),
      O => I11(5)
    );
\word_aligned_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(20),
      I1 => \^rxdata\(4),
      I2 => I2,
      I3 => \^rxdata\(12),
      I4 => I3,
      I5 => \^rxdata\(28),
      O => I11(4)
    );
\word_aligned_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(19),
      I1 => \^rxdata\(3),
      I2 => I2,
      I3 => \^rxdata\(11),
      I4 => I3,
      I5 => \^rxdata\(27),
      O => I11(3)
    );
\word_aligned_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(18),
      I1 => \^rxdata\(2),
      I2 => I2,
      I3 => \^rxdata\(10),
      I4 => I3,
      I5 => \^rxdata\(26),
      O => I11(2)
    );
\word_aligned_data_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(17),
      I1 => \^rxdata\(1),
      I2 => I2,
      I3 => \^rxdata\(9),
      I4 => I3,
      I5 => \^rxdata\(25),
      O => I11(1)
    );
\word_aligned_data_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxdata\(16),
      I1 => \^rxdata\(0),
      I2 => I2,
      I3 => \^rxdata\(8),
      I4 => I3,
      I5 => \^rxdata\(24),
      O => I11(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_multi_gt is
  port (
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rx_realign_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    O4 : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDISPERR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ack_flag : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    I11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    gt_tx_reset_i : in STD_LOGIC;
    gt_qpllclk_quad4_in : in STD_LOGIC;
    gt_qpllrefclk_quad4_in : in STD_LOGIC;
    gt_rxdfelfhold_i : in STD_LOGIC;
    ena_comma_align_i : in STD_LOGIC;
    rx_polarity_i : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_reset_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_multi_gt : entity is "aurora_8b10b_0_multi_gt";
end aurora_8b10b_0_aurora_8b10b_0_multi_gt;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_multi_gt is
begin
gt0_aurora_8b10b_0_i: entity work.aurora_8b10b_0_aurora_8b10b_0_gt
    port map (
      D(3 downto 0) => D(3 downto 0),
      I1 => I1,
      I11(7 downto 0) => I11(7 downto 0),
      I12(7 downto 0) => I12(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4(0) => I4(0),
      I5(7 downto 0) => I5(7 downto 0),
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O163(1 downto 0) => O163(1 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RXDISPERR(1 downto 0) => RXDISPERR(1 downto 0),
      SR(0) => SR(0),
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      ack_flag => ack_flag,
      cpll_reset_i => cpll_reset_i,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      ena_comma_align_i => ena_comma_align_i,
      gt_qpllclk_quad4_in => gt_qpllclk_quad4_in,
      gt_qpllrefclk_quad4_in => gt_qpllrefclk_quad4_in,
      gt_refclk1 => gt_refclk1,
      gt_rxdfelfhold_i => gt_rxdfelfhold_i,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      init_clk_in => init_clk_in,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      rxn => rxn,
      rxp => rxp,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_GT_WRAPPER is
  port (
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O144 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rx_realign_i : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDISPERR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_resetdone_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    I11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxreset_i : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    gt_qpllclk_quad4_in : in STD_LOGIC;
    gt_qpllrefclk_quad4_in : in STD_LOGIC;
    ena_comma_align_i : in STD_LOGIC;
    rx_polarity_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    link_reset_comb_r : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_GT_WRAPPER : entity is "aurora_8b10b_0_GT_WRAPPER";
end aurora_8b10b_0_aurora_8b10b_0_GT_WRAPPER;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_GT_WRAPPER is
  signal \^o2\ : STD_LOGIC;
  signal cpll_reset_i : STD_LOGIC;
  signal fsm_gt_rx_reset_t : STD_LOGIC;
  signal \gt0_aurora_8b10b_0_i/ack_flag\ : STD_LOGIC;
  signal gt_rx_reset_i : STD_LOGIC;
  signal gt_rxdfelfhold_i : STD_LOGIC;
  signal gt_rxuserrdy_i : STD_LOGIC;
  signal gt_tx_reset_i : STD_LOGIC;
  signal gt_txuserrdy_i : STD_LOGIC;
  signal gtrxreset_pulse : STD_LOGIC;
  signal gtrxreset_r2 : STD_LOGIC;
  signal gtrxreset_r3 : STD_LOGIC;
  signal link_reset_r2 : STD_LOGIC;
  signal n_0_gt0_rxresetdone_r3_reg_srl3 : STD_LOGIC;
  signal n_0_gt0_txresetdone_r3_reg_srl3 : STD_LOGIC;
  signal n_0_gtrxreset_cdc_sync : STD_LOGIC;
  signal n_0_gtrxreset_pulse_i_1 : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_10\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_11\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_7\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_8\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_9\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_rx_cdrlocked_reg : STD_LOGIC;
  signal n_0_rxfsm_soft_reset_r_i_1 : STD_LOGIC;
  signal n_137_gt_txresetfsm_i : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_5_aurora_8b10b_0_multi_gt_i : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_7_aurora_8b10b_0_multi_gt_i : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rx_resetdone_out\ : STD_LOGIC;
  signal rxfsm_rxresetdone_r : STD_LOGIC;
  signal rxfsm_rxresetdone_r2 : STD_LOGIC;
  signal rxfsm_soft_reset_r : STD_LOGIC;
  signal txfsm_txresetdone_r : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of gt0_rxresetdone_r3_reg_srl3 : label is "\inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3 ";
  attribute srl_name of gt0_txresetdone_r3_reg_srl3 : label is "\inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[16]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[21]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[22]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[23]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[24]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[25]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[26]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[27]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[29]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[31]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rx_cdrlocked_i_1 : label is "soft_lutpair108";
begin
  O2 <= \^o2\;
  rx_resetdone_out <= \^rx_resetdone_out\;
aurora_8b10b_0_multi_gt_i: entity work.aurora_8b10b_0_aurora_8b10b_0_multi_gt
    port map (
      D(3 downto 0) => D(3 downto 0),
      I1 => n_137_gt_txresetfsm_i,
      I11(7 downto 0) => I11(7 downto 0),
      I12(7 downto 0) => I12(7 downto 0),
      I2 => I1,
      I3 => I2,
      I4(0) => I3(0),
      I5(7 downto 0) => I4(7 downto 0),
      O1 => O3,
      O10 => O10,
      O11 => O11,
      O163(1 downto 0) => O163(1 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      O2 => \^o2\,
      O3 => n_5_aurora_8b10b_0_multi_gt_i,
      O4 => n_7_aurora_8b10b_0_multi_gt_i,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RXDISPERR(1 downto 0) => RXDISPERR(1 downto 0),
      SR(0) => gt_rx_reset_i,
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      ack_flag => \gt0_aurora_8b10b_0_i/ack_flag\,
      cpll_reset_i => cpll_reset_i,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      ena_comma_align_i => ena_comma_align_i,
      gt_qpllclk_quad4_in => gt_qpllclk_quad4_in,
      gt_qpllrefclk_quad4_in => gt_qpllrefclk_quad4_in,
      gt_refclk1 => gt_refclk1,
      gt_rxdfelfhold_i => gt_rxdfelfhold_i,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      init_clk_in => init_clk_in,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      rxn => rxn,
      rxp => rxp,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
gt0_rxresetdone_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_5_aurora_8b10b_0_multi_gt_i,
      Q => n_0_gt0_rxresetdone_r3_reg_srl3
    );
gt0_txresetdone_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_7_aurora_8b10b_0_multi_gt_i,
      Q => n_0_gt0_txresetdone_r3_reg_srl3
    );
gt_rx_reset_i_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => fsm_gt_rx_reset_t,
      Q => gt_rx_reset_i,
      R => '0'
    );
gt_rxresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_resetdone_out\,
      O => O4
    );
gt_rxresetfsm_i: entity work.aurora_8b10b_0_aurora_8b10b_0_rx_startup_fsm
    port map (
      AR(0) => rxfsm_soft_reset_r,
      I1 => n_0_rx_cdrlocked_reg,
      O100(1 downto 0) => O100(1 downto 0),
      O101(1 downto 0) => O101(1 downto 0),
      O102(1 downto 0) => O102(1 downto 0),
      O103(1 downto 0) => O103(1 downto 0),
      O104(1 downto 0) => O104(1 downto 0),
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107(1 downto 0) => O107(1 downto 0),
      O108(1 downto 0) => O108(1 downto 0),
      O109(1 downto 0) => O109(1 downto 0),
      O110(1 downto 0) => O110(1 downto 0),
      O111(1 downto 0) => O111(1 downto 0),
      O112(1 downto 0) => O112(1 downto 0),
      O113(1 downto 0) => O113(1 downto 0),
      O114(1 downto 0) => O114(1 downto 0),
      O115(1 downto 0) => O115(1 downto 0),
      O116(1 downto 0) => O116(1 downto 0),
      O117(1 downto 0) => O117(1 downto 0),
      O118(1 downto 0) => O118(1 downto 0),
      O119(1 downto 0) => O119(1 downto 0),
      O120(1 downto 0) => O120(1 downto 0),
      O121(1 downto 0) => O121(1 downto 0),
      O122(1 downto 0) => O122(1 downto 0),
      O123(1 downto 0) => O123(1 downto 0),
      O124(1 downto 0) => O124(1 downto 0),
      O125(1 downto 0) => O125(1 downto 0),
      O126(1 downto 0) => O126(1 downto 0),
      O127(1 downto 0) => O127(1 downto 0),
      O128(1 downto 0) => O128(1 downto 0),
      O129(1 downto 0) => O129(1 downto 0),
      O130(1 downto 0) => O130(1 downto 0),
      O131(1 downto 0) => O131(1 downto 0),
      O132(1 downto 0) => O132(1 downto 0),
      O133(1 downto 0) => O133(1 downto 0),
      O134(1 downto 0) => O134(1 downto 0),
      O135(1 downto 0) => O135(1 downto 0),
      O136(1 downto 0) => O136(1 downto 0),
      O137(1 downto 0) => O137(1 downto 0),
      O138(1 downto 0) => O138(1 downto 0),
      O139(1 downto 0) => O139(1 downto 0),
      O140(1 downto 0) => O140(1 downto 0),
      O141(1 downto 0) => O141(1 downto 0),
      O142(1 downto 0) => O142(1 downto 0),
      O143(1 downto 0) => O143(1 downto 0),
      O144(1 downto 0) => O144(1 downto 0),
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O2 => \^o2\,
      O78(1 downto 0) => O78(1 downto 0),
      O79(1 downto 0) => O79(1 downto 0),
      O80(1 downto 0) => O80(1 downto 0),
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83(1 downto 0) => O83(1 downto 0),
      O84(1 downto 0) => O84(1 downto 0),
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87(1 downto 0) => O87(1 downto 0),
      O88(1 downto 0) => O88(1 downto 0),
      O89(1 downto 0) => O89(1 downto 0),
      O90(1 downto 0) => O90(1 downto 0),
      O91(1 downto 0) => O91(1 downto 0),
      O92(1 downto 0) => O92(1 downto 0),
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95(1 downto 0) => O95(1 downto 0),
      O96(1 downto 0) => O96(1 downto 0),
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99(1 downto 0) => O99(1 downto 0),
      fsm_gt_rx_reset_t => fsm_gt_rx_reset_t,
      gt_rxdfelfhold_i => gt_rxdfelfhold_i,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      init_clk_in => init_clk_in,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r,
      s_out_d1_cdc_to_105 => s_out_d1_cdc_to_105,
      s_out_d1_cdc_to_112 => s_out_d1_cdc_to_112,
      s_out_d1_cdc_to_119 => s_out_d1_cdc_to_119,
      s_out_d1_cdc_to_126 => s_out_d1_cdc_to_126,
      s_out_d1_cdc_to_133 => s_out_d1_cdc_to_133,
      s_out_d1_cdc_to_140 => s_out_d1_cdc_to_140,
      s_out_d1_cdc_to_147 => s_out_d1_cdc_to_147,
      s_out_d1_cdc_to_154 => s_out_d1_cdc_to_154,
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d1_cdc_to_84 => s_out_d1_cdc_to_84,
      s_out_d1_cdc_to_91 => s_out_d1_cdc_to_91,
      s_out_d1_cdc_to_98 => s_out_d1_cdc_to_98,
      s_out_d2_106 => s_out_d2_106,
      s_out_d2_113 => s_out_d2_113,
      s_out_d2_120 => s_out_d2_120,
      s_out_d2_127 => s_out_d2_127,
      s_out_d2_134 => s_out_d2_134,
      s_out_d2_141 => s_out_d2_141,
      s_out_d2_148 => s_out_d2_148,
      s_out_d2_155 => s_out_d2_155,
      s_out_d2_162 => s_out_d2_162,
      s_out_d2_169 => s_out_d2_169,
      s_out_d2_176 => s_out_d2_176,
      s_out_d2_85 => s_out_d2_85,
      s_out_d2_92 => s_out_d2_92,
      s_out_d2_99 => s_out_d2_99,
      s_out_d3_100 => s_out_d3_100,
      s_out_d3_107 => s_out_d3_107,
      s_out_d3_114 => s_out_d3_114,
      s_out_d3_121 => s_out_d3_121,
      s_out_d3_128 => s_out_d3_128,
      s_out_d3_135 => s_out_d3_135,
      s_out_d3_142 => s_out_d3_142,
      s_out_d3_149 => s_out_d3_149,
      s_out_d3_156 => s_out_d3_156,
      s_out_d3_163 => s_out_d3_163,
      s_out_d3_170 => s_out_d3_170,
      s_out_d3_177 => s_out_d3_177,
      s_out_d3_86 => s_out_d3_86,
      s_out_d3_93 => s_out_d3_93,
      s_out_d4_101 => s_out_d4_101,
      s_out_d4_108 => s_out_d4_108,
      s_out_d4_115 => s_out_d4_115,
      s_out_d4_122 => s_out_d4_122,
      s_out_d4_129 => s_out_d4_129,
      s_out_d4_136 => s_out_d4_136,
      s_out_d4_143 => s_out_d4_143,
      s_out_d4_150 => s_out_d4_150,
      s_out_d4_157 => s_out_d4_157,
      s_out_d4_164 => s_out_d4_164,
      s_out_d4_171 => s_out_d4_171,
      s_out_d4_178 => s_out_d4_178,
      s_out_d4_87 => s_out_d4_87,
      s_out_d4_94 => s_out_d4_94,
      s_out_d5_102 => s_out_d5_102,
      s_out_d5_109 => s_out_d5_109,
      s_out_d5_116 => s_out_d5_116,
      s_out_d5_123 => s_out_d5_123,
      s_out_d5_130 => s_out_d5_130,
      s_out_d5_137 => s_out_d5_137,
      s_out_d5_144 => s_out_d5_144,
      s_out_d5_151 => s_out_d5_151,
      s_out_d5_158 => s_out_d5_158,
      s_out_d5_165 => s_out_d5_165,
      s_out_d5_172 => s_out_d5_172,
      s_out_d5_179 => s_out_d5_179,
      s_out_d5_88 => s_out_d5_88,
      s_out_d5_95 => s_out_d5_95,
      s_out_d6_103 => s_out_d6_103,
      s_out_d6_110 => s_out_d6_110,
      s_out_d6_117 => s_out_d6_117,
      s_out_d6_124 => s_out_d6_124,
      s_out_d6_131 => s_out_d6_131,
      s_out_d6_138 => s_out_d6_138,
      s_out_d6_145 => s_out_d6_145,
      s_out_d6_152 => s_out_d6_152,
      s_out_d6_159 => s_out_d6_159,
      s_out_d6_166 => s_out_d6_166,
      s_out_d6_173 => s_out_d6_173,
      s_out_d6_180 => s_out_d6_180,
      s_out_d6_89 => s_out_d6_89,
      s_out_d6_96 => s_out_d6_96,
      s_out_d7_104 => s_out_d7_104,
      s_out_d7_111 => s_out_d7_111,
      s_out_d7_118 => s_out_d7_118,
      s_out_d7_125 => s_out_d7_125,
      s_out_d7_132 => s_out_d7_132,
      s_out_d7_139 => s_out_d7_139,
      s_out_d7_146 => s_out_d7_146,
      s_out_d7_153 => s_out_d7_153,
      s_out_d7_160 => s_out_d7_160,
      s_out_d7_167 => s_out_d7_167,
      s_out_d7_174 => s_out_d7_174,
      s_out_d7_181 => s_out_d7_181,
      s_out_d7_90 => s_out_d7_90,
      s_out_d7_97 => s_out_d7_97,
      user_clk => user_clk
    );
gt_txresetfsm_i: entity work.aurora_8b10b_0_aurora_8b10b_0_tx_startup_fsm
    port map (
      O1 => O1,
      O2 => \^o2\,
      O3 => n_137_gt_txresetfsm_i,
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57(1 downto 0) => O57(1 downto 0),
      O58(1 downto 0) => O58(1 downto 0),
      O59(1 downto 0) => O59(1 downto 0),
      O60(1 downto 0) => O60(1 downto 0),
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63(1 downto 0) => O63(1 downto 0),
      O64(1 downto 0) => O64(1 downto 0),
      O65(1 downto 0) => O65(1 downto 0),
      O66(1 downto 0) => O66(1 downto 0),
      O67(1 downto 0) => O67(1 downto 0),
      O68(1 downto 0) => O68(1 downto 0),
      O69(1 downto 0) => O69(1 downto 0),
      O70(1 downto 0) => O70(1 downto 0),
      O71(1 downto 0) => O71(1 downto 0),
      O72(1 downto 0) => O72(1 downto 0),
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75(1 downto 0) => O75(1 downto 0),
      O76(1 downto 0) => O76(1 downto 0),
      O77(1 downto 0) => O77(1 downto 0),
      ack_flag => \gt0_aurora_8b10b_0_i/ack_flag\,
      cpll_reset_i => cpll_reset_i,
      gt_reset => gt_reset,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_35 => s_out_d1_cdc_to_35,
      s_out_d1_cdc_to_42 => s_out_d1_cdc_to_42,
      s_out_d1_cdc_to_49 => s_out_d1_cdc_to_49,
      s_out_d1_cdc_to_56 => s_out_d1_cdc_to_56,
      s_out_d1_cdc_to_63 => s_out_d1_cdc_to_63,
      s_out_d1_cdc_to_70 => s_out_d1_cdc_to_70,
      s_out_d1_cdc_to_77 => s_out_d1_cdc_to_77,
      s_out_d2_36 => s_out_d2_36,
      s_out_d2_43 => s_out_d2_43,
      s_out_d2_50 => s_out_d2_50,
      s_out_d2_57 => s_out_d2_57,
      s_out_d2_64 => s_out_d2_64,
      s_out_d2_71 => s_out_d2_71,
      s_out_d2_78 => s_out_d2_78,
      s_out_d3_37 => s_out_d3_37,
      s_out_d3_44 => s_out_d3_44,
      s_out_d3_51 => s_out_d3_51,
      s_out_d3_58 => s_out_d3_58,
      s_out_d3_65 => s_out_d3_65,
      s_out_d3_72 => s_out_d3_72,
      s_out_d3_79 => s_out_d3_79,
      s_out_d4_38 => s_out_d4_38,
      s_out_d4_45 => s_out_d4_45,
      s_out_d4_52 => s_out_d4_52,
      s_out_d4_59 => s_out_d4_59,
      s_out_d4_66 => s_out_d4_66,
      s_out_d4_73 => s_out_d4_73,
      s_out_d4_80 => s_out_d4_80,
      s_out_d5_39 => s_out_d5_39,
      s_out_d5_46 => s_out_d5_46,
      s_out_d5_53 => s_out_d5_53,
      s_out_d5_60 => s_out_d5_60,
      s_out_d5_67 => s_out_d5_67,
      s_out_d5_74 => s_out_d5_74,
      s_out_d5_81 => s_out_d5_81,
      s_out_d6_40 => s_out_d6_40,
      s_out_d6_47 => s_out_d6_47,
      s_out_d6_54 => s_out_d6_54,
      s_out_d6_61 => s_out_d6_61,
      s_out_d6_68 => s_out_d6_68,
      s_out_d6_75 => s_out_d6_75,
      s_out_d6_82 => s_out_d6_82,
      s_out_d7_41 => s_out_d7_41,
      s_out_d7_48 => s_out_d7_48,
      s_out_d7_55 => s_out_d7_55,
      s_out_d7_62 => s_out_d7_62,
      s_out_d7_69 => s_out_d7_69,
      s_out_d7_76 => s_out_d7_76,
      s_out_d7_83 => s_out_d7_83,
      txfsm_txresetdone_r => txfsm_txresetdone_r,
      user_clk => user_clk
    );
gtrxreset_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync_0
    port map (
      O1 => n_0_gtrxreset_cdc_sync,
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      gtrxreset_i => gtrxreset_i,
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_28 => s_out_d1_cdc_to_28,
      s_out_d2_29 => s_out_d2_29,
      s_out_d3_30 => s_out_d3_30,
      s_out_d4_31 => s_out_d4_31,
      s_out_d5_32 => s_out_d5_32,
      s_out_d6_33 => s_out_d6_33,
      s_out_d7_34 => s_out_d7_34
    );
gtrxreset_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => gtrxreset_r2,
      I1 => gtrxreset_r3,
      O => n_0_gtrxreset_pulse_i_1
    );
gtrxreset_pulse_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_gtrxreset_pulse_i_1,
      Q => gtrxreset_pulse,
      R => '0'
    );
gtrxreset_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_gtrxreset_cdc_sync,
      Q => gtrxreset_r2,
      R => '0'
    );
gtrxreset_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_r2,
      Q => gtrxreset_r3,
      R => '0'
    );
link_reset_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_comb_r,
      Q => link_reset_r2,
      R => '0'
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I1 => rx_cdrlock_counter(0),
      O => rx_cdrlock_counter_0(0)
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[12]_i_2\,
      O => rx_cdrlock_counter_0(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[12]_i_2\,
      O => rx_cdrlock_counter_0(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_4_rx_cdrlock_counter_reg[12]_i_2\,
      O => rx_cdrlock_counter_0(12)
    );
\rx_cdrlock_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(12),
      O => \n_0_rx_cdrlock_counter[12]_i_3\
    );
\rx_cdrlock_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(11),
      O => \n_0_rx_cdrlock_counter[12]_i_4\
    );
\rx_cdrlock_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(10),
      O => \n_0_rx_cdrlock_counter[12]_i_5\
    );
\rx_cdrlock_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(9),
      O => \n_0_rx_cdrlock_counter[12]_i_6\
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_7_rx_cdrlock_counter_reg[16]_i_2\,
      O => rx_cdrlock_counter_0(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[16]_i_2\,
      O => rx_cdrlock_counter_0(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[16]_i_2\,
      O => rx_cdrlock_counter_0(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_4_rx_cdrlock_counter_reg[16]_i_2\,
      O => rx_cdrlock_counter_0(16)
    );
\rx_cdrlock_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(16),
      O => \n_0_rx_cdrlock_counter[16]_i_3\
    );
\rx_cdrlock_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(15),
      O => \n_0_rx_cdrlock_counter[16]_i_4\
    );
\rx_cdrlock_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(14),
      O => \n_0_rx_cdrlock_counter[16]_i_5\
    );
\rx_cdrlock_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(13),
      O => \n_0_rx_cdrlock_counter[16]_i_6\
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_7_rx_cdrlock_counter_reg[20]_i_2\,
      O => rx_cdrlock_counter_0(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[20]_i_2\,
      O => rx_cdrlock_counter_0(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[20]_i_2\,
      O => rx_cdrlock_counter_0(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_7_rx_cdrlock_counter_reg[4]_i_2\,
      O => rx_cdrlock_counter_0(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_4_rx_cdrlock_counter_reg[20]_i_2\,
      O => rx_cdrlock_counter_0(20)
    );
\rx_cdrlock_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(20),
      O => \n_0_rx_cdrlock_counter[20]_i_3\
    );
\rx_cdrlock_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(19),
      O => \n_0_rx_cdrlock_counter[20]_i_4\
    );
\rx_cdrlock_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(18),
      O => \n_0_rx_cdrlock_counter[20]_i_5\
    );
\rx_cdrlock_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(17),
      O => \n_0_rx_cdrlock_counter[20]_i_6\
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_7_rx_cdrlock_counter_reg[24]_i_2\,
      O => rx_cdrlock_counter_0(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[24]_i_2\,
      O => rx_cdrlock_counter_0(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[24]_i_2\,
      O => rx_cdrlock_counter_0(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_4_rx_cdrlock_counter_reg[24]_i_2\,
      O => rx_cdrlock_counter_0(24)
    );
\rx_cdrlock_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(24),
      O => \n_0_rx_cdrlock_counter[24]_i_3\
    );
\rx_cdrlock_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(23),
      O => \n_0_rx_cdrlock_counter[24]_i_4\
    );
\rx_cdrlock_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(22),
      O => \n_0_rx_cdrlock_counter[24]_i_5\
    );
\rx_cdrlock_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(21),
      O => \n_0_rx_cdrlock_counter[24]_i_6\
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_7_rx_cdrlock_counter_reg[28]_i_2\,
      O => rx_cdrlock_counter_0(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[28]_i_2\,
      O => rx_cdrlock_counter_0(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[28]_i_2\,
      O => rx_cdrlock_counter_0(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_4_rx_cdrlock_counter_reg[28]_i_2\,
      O => rx_cdrlock_counter_0(28)
    );
\rx_cdrlock_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(28),
      O => \n_0_rx_cdrlock_counter[28]_i_3\
    );
\rx_cdrlock_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(27),
      O => \n_0_rx_cdrlock_counter[28]_i_4\
    );
\rx_cdrlock_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(26),
      O => \n_0_rx_cdrlock_counter[28]_i_5\
    );
\rx_cdrlock_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(25),
      O => \n_0_rx_cdrlock_counter[28]_i_6\
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_7_rx_cdrlock_counter_reg[31]_i_3\,
      O => rx_cdrlock_counter_0(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[4]_i_2\,
      O => rx_cdrlock_counter_0(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[31]_i_3\,
      O => rx_cdrlock_counter_0(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[31]_i_3\,
      O => rx_cdrlock_counter_0(31)
    );
\rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(30),
      O => \n_0_rx_cdrlock_counter[31]_i_10\
    );
\rx_cdrlock_counter[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(29),
      O => \n_0_rx_cdrlock_counter[31]_i_11\
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter[31]_i_4\,
      I1 => \n_0_rx_cdrlock_counter[31]_i_5\,
      I2 => \n_0_rx_cdrlock_counter[31]_i_6\,
      I3 => rx_cdrlock_counter(29),
      I4 => \n_0_rx_cdrlock_counter[31]_i_7\,
      I5 => \n_0_rx_cdrlock_counter[31]_i_8\,
      O => \n_0_rx_cdrlock_counter[31]_i_2\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(31),
      I1 => rx_cdrlock_counter(30),
      I2 => rx_cdrlock_counter(27),
      I3 => rx_cdrlock_counter(28),
      I4 => rx_cdrlock_counter(25),
      I5 => rx_cdrlock_counter(26),
      O => \n_0_rx_cdrlock_counter[31]_i_4\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => rx_cdrlock_counter(8),
      I1 => rx_cdrlock_counter(7),
      I2 => rx_cdrlock_counter(3),
      I3 => rx_cdrlock_counter(4),
      I4 => rx_cdrlock_counter(1),
      I5 => rx_cdrlock_counter(2),
      O => \n_0_rx_cdrlock_counter[31]_i_5\
    );
\rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => rx_cdrlock_counter(9),
      I1 => rx_cdrlock_counter(10),
      I2 => rx_cdrlock_counter(6),
      I3 => rx_cdrlock_counter(5),
      I4 => rx_cdrlock_counter(11),
      I5 => rx_cdrlock_counter(12),
      O => \n_0_rx_cdrlock_counter[31]_i_6\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(20),
      I1 => rx_cdrlock_counter(19),
      I2 => rx_cdrlock_counter(15),
      I3 => rx_cdrlock_counter(16),
      I4 => rx_cdrlock_counter(13),
      I5 => rx_cdrlock_counter(14),
      O => \n_0_rx_cdrlock_counter[31]_i_7\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(22),
      I1 => rx_cdrlock_counter(21),
      I2 => rx_cdrlock_counter(17),
      I3 => rx_cdrlock_counter(18),
      I4 => rx_cdrlock_counter(23),
      I5 => rx_cdrlock_counter(24),
      O => \n_0_rx_cdrlock_counter[31]_i_8\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(31),
      O => \n_0_rx_cdrlock_counter[31]_i_9\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[4]_i_2\,
      O => rx_cdrlock_counter_0(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_4_rx_cdrlock_counter_reg[4]_i_2\,
      O => rx_cdrlock_counter_0(4)
    );
\rx_cdrlock_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(4),
      O => \n_0_rx_cdrlock_counter[4]_i_3\
    );
\rx_cdrlock_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(3),
      O => \n_0_rx_cdrlock_counter[4]_i_4\
    );
\rx_cdrlock_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(2),
      O => \n_0_rx_cdrlock_counter[4]_i_5\
    );
\rx_cdrlock_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(1),
      O => \n_0_rx_cdrlock_counter[4]_i_6\
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => \n_7_rx_cdrlock_counter_reg[8]_i_2\,
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => rx_cdrlock_counter_0(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_6_rx_cdrlock_counter_reg[8]_i_2\,
      O => rx_cdrlock_counter_0(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => \n_5_rx_cdrlock_counter_reg[8]_i_2\,
      O => rx_cdrlock_counter_0(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => \n_4_rx_cdrlock_counter_reg[8]_i_2\,
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => rx_cdrlock_counter_0(8)
    );
\rx_cdrlock_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(8),
      O => \n_0_rx_cdrlock_counter[8]_i_3\
    );
\rx_cdrlock_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(7),
      O => \n_0_rx_cdrlock_counter[8]_i_4\
    );
\rx_cdrlock_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(6),
      O => \n_0_rx_cdrlock_counter[8]_i_5\
    );
\rx_cdrlock_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(5),
      O => \n_0_rx_cdrlock_counter[8]_i_6\
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => \n_7_rx_cdrlock_counter_reg[12]_i_2\,
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => rx_cdrlock_counter_0(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(0),
      Q => rx_cdrlock_counter(0),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(10),
      Q => rx_cdrlock_counter(10),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(11),
      Q => rx_cdrlock_counter(11),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(12),
      Q => rx_cdrlock_counter(12),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[8]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[12]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[12]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[12]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[12]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[12]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[12]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[12]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[12]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[12]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[12]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[12]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[12]_i_6\
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(13),
      Q => rx_cdrlock_counter(13),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(14),
      Q => rx_cdrlock_counter(14),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(15),
      Q => rx_cdrlock_counter(15),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(16),
      Q => rx_cdrlock_counter(16),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[12]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[16]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[16]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[16]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[16]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[16]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[16]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[16]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[16]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[16]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[16]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[16]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[16]_i_6\
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(17),
      Q => rx_cdrlock_counter(17),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(18),
      Q => rx_cdrlock_counter(18),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(19),
      Q => rx_cdrlock_counter(19),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(1),
      Q => rx_cdrlock_counter(1),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(20),
      Q => rx_cdrlock_counter(20),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[16]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[20]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[20]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[20]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[20]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[20]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[20]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[20]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[20]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[20]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[20]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[20]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[20]_i_6\
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(21),
      Q => rx_cdrlock_counter(21),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(22),
      Q => rx_cdrlock_counter(22),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(23),
      Q => rx_cdrlock_counter(23),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(24),
      Q => rx_cdrlock_counter(24),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[20]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[24]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[24]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[24]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[24]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[24]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[24]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[24]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[24]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[24]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[24]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[24]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[24]_i_6\
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(25),
      Q => rx_cdrlock_counter(25),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(26),
      Q => rx_cdrlock_counter(26),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(27),
      Q => rx_cdrlock_counter(27),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(28),
      Q => rx_cdrlock_counter(28),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[24]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[28]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[28]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[28]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[28]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[28]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[28]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[28]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[28]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[28]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[28]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[28]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[28]_i_6\
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(29),
      Q => rx_cdrlock_counter(29),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(2),
      Q => rx_cdrlock_counter(2),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(30),
      Q => rx_cdrlock_counter(30),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(31),
      Q => rx_cdrlock_counter(31),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[31]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[28]_i_2\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_rx_cdrlock_counter_reg[31]_i_3\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[31]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_rx_cdrlock_counter_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2) => \n_5_rx_cdrlock_counter_reg[31]_i_3\,
      O(1) => \n_6_rx_cdrlock_counter_reg[31]_i_3\,
      O(0) => \n_7_rx_cdrlock_counter_reg[31]_i_3\,
      S(3) => '0',
      S(2) => \n_0_rx_cdrlock_counter[31]_i_9\,
      S(1) => \n_0_rx_cdrlock_counter[31]_i_10\,
      S(0) => \n_0_rx_cdrlock_counter[31]_i_11\
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(3),
      Q => rx_cdrlock_counter(3),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(4),
      Q => rx_cdrlock_counter(4),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_rx_cdrlock_counter_reg[4]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[4]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[4]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[4]_i_2\,
      CYINIT => rx_cdrlock_counter(0),
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[4]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[4]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[4]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[4]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[4]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[4]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[4]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[4]_i_6\
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(5),
      Q => rx_cdrlock_counter(5),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(6),
      Q => rx_cdrlock_counter(6),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(7),
      Q => rx_cdrlock_counter(7),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(8),
      Q => rx_cdrlock_counter(8),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[4]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[8]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[8]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[8]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[8]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_rx_cdrlock_counter_reg[8]_i_2\,
      O(2) => \n_5_rx_cdrlock_counter_reg[8]_i_2\,
      O(1) => \n_6_rx_cdrlock_counter_reg[8]_i_2\,
      O(0) => \n_7_rx_cdrlock_counter_reg[8]_i_2\,
      S(3) => \n_0_rx_cdrlock_counter[8]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[8]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[8]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[8]_i_6\
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter_0(9),
      Q => rx_cdrlock_counter(9),
      R => gt_rx_reset_i
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => n_0_rx_cdrlocked_reg,
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => n_0_rx_cdrlocked_i_1
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_rx_cdrlocked_i_1,
      Q => n_0_rx_cdrlocked_reg,
      R => gt_rx_reset_i
    );
rxfsm_rxresetdone_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rxfsm_rxresetdone_r,
      Q => rxfsm_rxresetdone_r2,
      R => '0'
    );
rxfsm_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rxfsm_rxresetdone_r2,
      Q => \^rx_resetdone_out\,
      R => '0'
    );
rxfsm_rxresetdone_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt0_rxresetdone_r3_reg_srl3,
      Q => rxfsm_rxresetdone_r,
      R => '0'
    );
rxfsm_soft_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gt_reset,
      I1 => gtrxreset_pulse,
      I2 => link_reset_r2,
      O => n_0_rxfsm_soft_reset_r_i_1
    );
rxfsm_soft_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_rxfsm_soft_reset_r_i_1,
      Q => rxfsm_soft_reset_r,
      R => '0'
    );
txfsm_txresetdone_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt0_txresetdone_r3_reg_srl3,
      Q => txfsm_txresetdone_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0_aurora_8b10b_0_core is
  port (
    tx_resetdone_out : out STD_LOGIC;
    s_out_d1_cdc_to : out STD_LOGIC;
    s_out_d2 : out STD_LOGIC;
    s_out_d3 : out STD_LOGIC;
    s_out_d4 : out STD_LOGIC;
    s_out_d5 : out STD_LOGIC;
    s_out_d6 : out STD_LOGIC;
    s_out_d7 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_0 : out STD_LOGIC;
    s_out_d2_1 : out STD_LOGIC;
    s_out_d3_2 : out STD_LOGIC;
    s_out_d4_3 : out STD_LOGIC;
    s_out_d5_4 : out STD_LOGIC;
    s_out_d6_5 : out STD_LOGIC;
    s_out_d7_6 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_7 : out STD_LOGIC;
    s_out_d2_8 : out STD_LOGIC;
    s_out_d3_9 : out STD_LOGIC;
    s_out_d4_10 : out STD_LOGIC;
    s_out_d5_11 : out STD_LOGIC;
    s_out_d6_12 : out STD_LOGIC;
    s_out_d7_13 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_14 : out STD_LOGIC;
    s_out_d2_15 : out STD_LOGIC;
    s_out_d3_16 : out STD_LOGIC;
    s_out_d4_17 : out STD_LOGIC;
    s_out_d5_18 : out STD_LOGIC;
    s_out_d6_19 : out STD_LOGIC;
    s_out_d7_20 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lane_up : out STD_LOGIC;
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_lock : out STD_LOGIC;
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O144 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_resetdone_out : out STD_LOGIC;
    O181 : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    O182 : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rx_tlast : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    reset : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    gt_qpllclk_quad4_in : in STD_LOGIC;
    gt_qpllrefclk_quad4_in : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    do_cc : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10b_0_aurora_8b10b_0_core : entity is "aurora_8b10b_0_core";
end aurora_8b10b_0_aurora_8b10b_0_core;

architecture STRUCTURE of aurora_8b10b_0_aurora_8b10b_0_core is
  signal GEN_ECP : STD_LOGIC;
  signal GEN_PAD : STD_LOGIC_VECTOR ( 0 to 1 );
  signal GOT_V : STD_LOGIC;
  signal \^o181\ : STD_LOGIC;
  signal \^o182\ : STD_LOGIC;
  signal \^soft_err\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal START_RX : STD_LOGIC;
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 31 );
  signal TX_PE_DATA_V : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \aurora_8b10b_0_err_detect_4byte_i/hard_err_gt0\ : STD_LOGIC;
  signal \aurora_8b10b_0_sym_dec_4byte_i/previous_cycle_control_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ena_comma_align_i : STD_LOGIC;
  signal gen_a_i : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_k_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_r_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_v_i : STD_LOGIC_VECTOR ( 1 to 3 );
  signal gtrxreset_i : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal link_reset_comb_r : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal n_0_axi_to_ll_pdu_i : STD_LOGIC;
  signal n_100_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_101_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_102_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_103_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_104_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_105_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_106_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_107_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_108_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_109_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_110_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_1_axi_to_ll_pdu_i : STD_LOGIC;
  signal n_28_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_29_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_2_aurora_8b10b_0_tx_ll_i : STD_LOGIC;
  signal n_34_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_37_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_38_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_39_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_40_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_41_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_42_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_43_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_44_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_45_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_46_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_541_gt_wrapper_i : STD_LOGIC;
  signal n_542_gt_wrapper_i : STD_LOGIC;
  signal n_543_gt_wrapper_i : STD_LOGIC;
  signal n_544_gt_wrapper_i : STD_LOGIC;
  signal n_545_gt_wrapper_i : STD_LOGIC;
  signal n_546_gt_wrapper_i : STD_LOGIC;
  signal n_547_gt_wrapper_i : STD_LOGIC;
  signal n_548_gt_wrapper_i : STD_LOGIC;
  signal n_550_gt_wrapper_i : STD_LOGIC;
  signal n_551_gt_wrapper_i : STD_LOGIC;
  signal n_552_gt_wrapper_i : STD_LOGIC;
  signal n_553_gt_wrapper_i : STD_LOGIC;
  signal n_554_gt_wrapper_i : STD_LOGIC;
  signal n_555_gt_wrapper_i : STD_LOGIC;
  signal n_556_gt_wrapper_i : STD_LOGIC;
  signal n_557_gt_wrapper_i : STD_LOGIC;
  signal n_558_gt_wrapper_i : STD_LOGIC;
  signal n_559_gt_wrapper_i : STD_LOGIC;
  signal n_560_gt_wrapper_i : STD_LOGIC;
  signal n_561_gt_wrapper_i : STD_LOGIC;
  signal n_562_gt_wrapper_i : STD_LOGIC;
  signal n_563_gt_wrapper_i : STD_LOGIC;
  signal n_564_gt_wrapper_i : STD_LOGIC;
  signal n_565_gt_wrapper_i : STD_LOGIC;
  signal n_79_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_80_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_81_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_82_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_83_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_84_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_85_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_86_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_87_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_88_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_89_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_90_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_91_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_92_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_93_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_94_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_95_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_96_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_97_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_98_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_99_aurora_8b10b_0_aurora_lane_4byte_0_i : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rx_char_is_comma_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_char_is_k_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_disp_err_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_ecp_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_eof : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S1\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S11_in\ : STD_LOGIC;
  signal rx_ll_rst : STD_LOGIC;
  signal rx_pe_data_v_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_polarity_i : STD_LOGIC;
  signal rx_realign_i : STD_LOGIC;
  signal rx_rem_int : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_scp_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal tx_char_is_k_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_dst_rdy : STD_LOGIC;
  signal \tx_ll_control_i/reset_i\ : STD_LOGIC;
  signal \^tx_lock\ : STD_LOGIC;
  signal \^tx_resetdone_out\ : STD_LOGIC;
begin
  O181 <= \^o181\;
  O182 <= \^o182\;
  lane_up <= \^lane_up\;
  link_reset_out <= \^link_reset_out\;
  tx_lock <= \^tx_lock\;
  tx_resetdone_out <= \^tx_resetdone_out\;
aurora_8b10b_0_aurora_lane_4byte_0_i: entity work.aurora_8b10b_0_aurora_8b10b_0_AURORA_LANE_4BYTE
    port map (
      D(3 downto 0) => rx_char_is_comma_i(3 downto 0),
      GEN_ECP => GEN_ECP,
      GOT_V => GOT_V,
      I1 => n_2_aurora_8b10b_0_tx_ll_i,
      I10(31) => TX_PE_DATA(0),
      I10(30) => TX_PE_DATA(1),
      I10(29) => TX_PE_DATA(2),
      I10(28) => TX_PE_DATA(3),
      I10(27) => TX_PE_DATA(4),
      I10(26) => TX_PE_DATA(5),
      I10(25) => TX_PE_DATA(6),
      I10(24) => TX_PE_DATA(7),
      I10(23) => TX_PE_DATA(8),
      I10(22) => TX_PE_DATA(9),
      I10(21) => TX_PE_DATA(10),
      I10(20) => TX_PE_DATA(11),
      I10(19) => TX_PE_DATA(12),
      I10(18) => TX_PE_DATA(13),
      I10(17) => TX_PE_DATA(14),
      I10(16) => TX_PE_DATA(15),
      I10(15) => TX_PE_DATA(16),
      I10(14) => TX_PE_DATA(17),
      I10(13) => TX_PE_DATA(18),
      I10(12) => TX_PE_DATA(19),
      I10(11) => TX_PE_DATA(20),
      I10(10) => TX_PE_DATA(21),
      I10(9) => TX_PE_DATA(22),
      I10(8) => TX_PE_DATA(23),
      I10(7) => TX_PE_DATA(24),
      I10(6) => TX_PE_DATA(25),
      I10(5) => TX_PE_DATA(26),
      I10(4) => TX_PE_DATA(27),
      I10(3) => TX_PE_DATA(28),
      I10(2) => TX_PE_DATA(29),
      I10(1) => TX_PE_DATA(30),
      I10(0) => TX_PE_DATA(31),
      I11(7) => n_550_gt_wrapper_i,
      I11(6) => n_551_gt_wrapper_i,
      I11(5) => n_552_gt_wrapper_i,
      I11(4) => n_553_gt_wrapper_i,
      I11(3) => n_554_gt_wrapper_i,
      I11(2) => n_555_gt_wrapper_i,
      I11(1) => n_556_gt_wrapper_i,
      I11(0) => n_557_gt_wrapper_i,
      I12(7) => n_558_gt_wrapper_i,
      I12(6) => n_559_gt_wrapper_i,
      I12(5) => n_560_gt_wrapper_i,
      I12(4) => n_561_gt_wrapper_i,
      I12(3) => n_562_gt_wrapper_i,
      I12(2) => n_563_gt_wrapper_i,
      I12(1) => n_564_gt_wrapper_i,
      I12(0) => n_565_gt_wrapper_i,
      I13 => n_542_gt_wrapper_i,
      I14 => n_543_gt_wrapper_i,
      I15 => n_544_gt_wrapper_i,
      I16 => n_545_gt_wrapper_i,
      I2 => n_547_gt_wrapper_i,
      I3 => n_548_gt_wrapper_i,
      I4 => n_546_gt_wrapper_i,
      I5(1) => GEN_PAD(0),
      I5(0) => GEN_PAD(1),
      I6(1) => TX_PE_DATA_V(0),
      I6(0) => TX_PE_DATA_V(1),
      I7(2) => gen_v_i(1),
      I7(1) => gen_v_i(2),
      I7(0) => gen_v_i(3),
      I8(3) => gen_r_i(0),
      I8(2) => gen_r_i(1),
      I8(1) => gen_r_i(2),
      I8(0) => gen_r_i(3),
      I9(3) => gen_k_i(0),
      I9(2) => gen_k_i(1),
      I9(1) => gen_k_i(2),
      I9(0) => gen_k_i(3),
      O1 => n_28_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(7) => n_87_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(6) => n_88_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(5) => n_89_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(4) => n_90_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(3) => n_91_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(2) => n_92_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(1) => n_93_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(0) => n_94_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(7) => n_95_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(6) => n_96_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(5) => n_97_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(4) => n_98_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(3) => n_99_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(2) => n_100_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(1) => n_101_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(0) => n_102_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(7) => n_103_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(6) => n_104_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(5) => n_105_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(4) => n_106_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(3) => n_107_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(2) => n_108_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(1) => n_109_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(0) => n_110_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O13(1) => rx_pe_data_v_striped_i(0),
      O13(0) => rx_pe_data_v_striped_i(1),
      O14(1) => \^soft_err\(0),
      O14(0) => \^soft_err\(1),
      O2 => n_29_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O24(1 downto 0) => O24(1 downto 0),
      O25(1 downto 0) => O25(1 downto 0),
      O26(1 downto 0) => O26(1 downto 0),
      O27(1 downto 0) => O27(1 downto 0),
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      O3(1) => rx_scp_striped_i(0),
      O3(0) => rx_scp_striped_i(1),
      O4 => n_34_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O5(0) => \aurora_8b10b_0_sym_dec_4byte_i/previous_cycle_control_r\(0),
      O6 => n_37_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O7 => n_38_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(7) => n_39_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(6) => n_40_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(5) => n_41_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(4) => n_42_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(3) => n_43_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(2) => n_44_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(1) => n_45_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O8(0) => n_46_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(7) => n_79_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(6) => n_80_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(5) => n_81_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(4) => n_82_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(3) => n_83_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(2) => n_84_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(1) => n_85_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(0) => n_86_aurora_8b10b_0_aurora_lane_4byte_0_i,
      Q(1) => rx_ecp_striped_i(0),
      Q(0) => rx_ecp_striped_i(1),
      RXCHARISK(3 downto 0) => rx_char_is_k_i(3 downto 0),
      RXDATA(31 downto 0) => rx_data_i(31 downto 0),
      RXDISPERR(1 downto 0) => rx_disp_err_i(1 downto 0),
      S1 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S1\,
      S11_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S11_in\,
      SR(0) => reset_lanes_i,
      TXCHARISK(3 downto 0) => tx_char_is_k_i(3 downto 0),
      TXDATA(31 downto 0) => tx_data_i(31 downto 0),
      ena_comma_align_i => ena_comma_align_i,
      gen_a_i => gen_a_i,
      gen_cc_i => gen_cc_i,
      hard_err_gt0 => \aurora_8b10b_0_err_detect_4byte_i/hard_err_gt0\,
      hard_err_i => hard_err_i,
      init_clk_in => init_clk_in,
      lane_up => \^lane_up\,
      link_reset_out => \^link_reset_out\,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      s_out_d1_cdc_to_21 => s_out_d1_cdc_to_21,
      s_out_d2_22 => s_out_d2_22,
      s_out_d3_23 => s_out_d3_23,
      s_out_d4_24 => s_out_d4_24,
      s_out_d5_25 => s_out_d5_25,
      s_out_d6_26 => s_out_d6_26,
      s_out_d7_27 => s_out_d7_27,
      user_clk => user_clk
    );
aurora_8b10b_0_global_logic_i: entity work.aurora_8b10b_0_aurora_8b10b_0_GLOBAL_LOGIC
    port map (
      D(1) => \^soft_err\(0),
      D(0) => \^soft_err\(1),
      GOT_V => GOT_V,
      I1(0) => \^o181\,
      I7(2) => gen_v_i(1),
      I7(1) => gen_v_i(2),
      I7(0) => gen_v_i(3),
      I8(3) => gen_r_i(0),
      I8(2) => gen_r_i(1),
      I8(1) => gen_r_i(2),
      I8(0) => gen_r_i(3),
      I9(3) => gen_k_i(0),
      I9(2) => gen_k_i(1),
      I9(1) => gen_k_i(2),
      I9(0) => gen_k_i(3),
      O1 => \^o182\,
      O2(0) => rx_ll_rst,
      SR(0) => reset_lanes_i,
      START_RX => START_RX,
      gen_a_i => gen_a_i,
      gtrxreset_i => gtrxreset_i,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      lane_up => \^lane_up\,
      power_down => power_down,
      reset_i => \tx_ll_control_i/reset_i\,
      soft_err => soft_err,
      user_clk => user_clk
    );
aurora_8b10b_0_rx_ll_i: entity work.aurora_8b10b_0_aurora_8b10b_0_RX_LL
    port map (
      D(1) => rx_scp_striped_i(0),
      D(0) => rx_scp_striped_i(1),
      I1 => n_34_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I2 => n_29_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I3 => n_28_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(1) => rx_ecp_striped_i(0),
      I4(0) => rx_ecp_striped_i(1),
      O10(7) => n_87_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(6) => n_88_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(5) => n_89_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(4) => n_90_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(3) => n_91_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(2) => n_92_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(1) => n_93_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O10(0) => n_94_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(7) => n_95_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(6) => n_96_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(5) => n_97_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(4) => n_98_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(3) => n_99_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(2) => n_100_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(1) => n_101_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O11(0) => n_102_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(7) => n_103_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(6) => n_104_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(5) => n_105_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(4) => n_106_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(3) => n_107_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(2) => n_108_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(1) => n_109_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O12(0) => n_110_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O13(1) => rx_pe_data_v_striped_i(0),
      O13(0) => rx_pe_data_v_striped_i(1),
      O9(7) => n_79_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(6) => n_80_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(5) => n_81_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(4) => n_82_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(3) => n_83_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(2) => n_84_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(1) => n_85_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O9(0) => n_86_aurora_8b10b_0_aurora_lane_4byte_0_i,
      Q(1) => rx_rem_int(0),
      Q(0) => rx_rem_int(1),
      S1 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S1\,
      S11_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S11_in\,
      SR(0) => rx_ll_rst,
      START_RX => START_RX,
      frame_err => frame_err,
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_eof => rx_eof,
      user_clk => user_clk
    );
aurora_8b10b_0_tx_ll_i: entity work.aurora_8b10b_0_aurora_8b10b_0_TX_LL
    port map (
      GEN_ECP => GEN_ECP,
      I1 => n_0_axi_to_ll_pdu_i,
      I2 => n_1_axi_to_ll_pdu_i,
      I5(1) => GEN_PAD(0),
      I5(0) => GEN_PAD(1),
      I6(1) => TX_PE_DATA_V(0),
      I6(0) => TX_PE_DATA_V(1),
      O1 => n_2_aurora_8b10b_0_tx_ll_i,
      O182 => \^o182\,
      Q(31) => TX_PE_DATA(0),
      Q(30) => TX_PE_DATA(1),
      Q(29) => TX_PE_DATA(2),
      Q(28) => TX_PE_DATA(3),
      Q(27) => TX_PE_DATA(4),
      Q(26) => TX_PE_DATA(5),
      Q(25) => TX_PE_DATA(6),
      Q(24) => TX_PE_DATA(7),
      Q(23) => TX_PE_DATA(8),
      Q(22) => TX_PE_DATA(9),
      Q(21) => TX_PE_DATA(10),
      Q(20) => TX_PE_DATA(11),
      Q(19) => TX_PE_DATA(12),
      Q(18) => TX_PE_DATA(13),
      Q(17) => TX_PE_DATA(14),
      Q(16) => TX_PE_DATA(15),
      Q(15) => TX_PE_DATA(16),
      Q(14) => TX_PE_DATA(17),
      Q(13) => TX_PE_DATA(18),
      Q(12) => TX_PE_DATA(19),
      Q(11) => TX_PE_DATA(20),
      Q(10) => TX_PE_DATA(21),
      Q(9) => TX_PE_DATA(22),
      Q(8) => TX_PE_DATA(23),
      Q(7) => TX_PE_DATA(24),
      Q(6) => TX_PE_DATA(25),
      Q(5) => TX_PE_DATA(26),
      Q(4) => TX_PE_DATA(27),
      Q(3) => TX_PE_DATA(28),
      Q(2) => TX_PE_DATA(29),
      Q(1) => TX_PE_DATA(30),
      Q(0) => TX_PE_DATA(31),
      do_cc => do_cc,
      gen_cc_i => gen_cc_i,
      reset_i => \tx_ll_control_i/reset_i\,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy => tx_dst_rdy,
      user_clk => user_clk
    );
axi_to_ll_pdu_i: entity work.aurora_8b10b_0_aurora_8b10b_0_AXI_TO_LL
    port map (
      O1 => n_0_axi_to_ll_pdu_i,
      O181 => \^o181\,
      O182 => \^o182\,
      O2 => n_1_axi_to_ll_pdu_i,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy => tx_dst_rdy,
      user_clk => user_clk
    );
core_reset_logic_i: entity work.aurora_8b10b_0_aurora_8b10b_0_RESET_LOGIC
    port map (
      I1 => \^tx_resetdone_out\,
      I2 => n_541_gt_wrapper_i,
      I3 => \^tx_lock\,
      O1(1 downto 0) => O1(1 downto 0),
      O10(1 downto 0) => O10(1 downto 0),
      O11(1 downto 0) => O11(1 downto 0),
      O12(1 downto 0) => O12(1 downto 0),
      O13(1 downto 0) => O13(1 downto 0),
      O14(1 downto 0) => O14(1 downto 0),
      O15(1 downto 0) => O15(1 downto 0),
      O16(1 downto 0) => O16(1 downto 0),
      O17(1 downto 0) => O17(1 downto 0),
      O181 => \^o181\,
      O2(1 downto 0) => O2(1 downto 0),
      O3(1 downto 0) => O3(1 downto 0),
      O4(1 downto 0) => O4(1 downto 0),
      O5(1 downto 0) => O5(1 downto 0),
      O6(1 downto 0) => O6(1 downto 0),
      O7(1 downto 0) => O7(1 downto 0),
      O8(1 downto 0) => O8(1 downto 0),
      O9(1 downto 0) => O9(1 downto 0),
      init_clk_in => init_clk_in,
      link_reset_comb_r => link_reset_comb_r,
      link_reset_out => \^link_reset_out\,
      \out\(1 downto 0) => \out\(1 downto 0),
      reset => reset,
      s_out_d1_cdc_to => s_out_d1_cdc_to,
      s_out_d1_cdc_to_0 => s_out_d1_cdc_to_0,
      s_out_d1_cdc_to_7 => s_out_d1_cdc_to_7,
      s_out_d2 => s_out_d2,
      s_out_d2_1 => s_out_d2_1,
      s_out_d2_8 => s_out_d2_8,
      s_out_d3 => s_out_d3,
      s_out_d3_2 => s_out_d3_2,
      s_out_d3_9 => s_out_d3_9,
      s_out_d4 => s_out_d4,
      s_out_d4_10 => s_out_d4_10,
      s_out_d4_3 => s_out_d4_3,
      s_out_d5 => s_out_d5,
      s_out_d5_11 => s_out_d5_11,
      s_out_d5_4 => s_out_d5_4,
      s_out_d6 => s_out_d6,
      s_out_d6_12 => s_out_d6_12,
      s_out_d6_5 => s_out_d6_5,
      s_out_d7 => s_out_d7,
      s_out_d7_13 => s_out_d7_13,
      s_out_d7_6 => s_out_d7_6,
      user_clk => user_clk
    );
gt_wrapper_i: entity work.aurora_8b10b_0_aurora_8b10b_0_GT_WRAPPER
    port map (
      D(3 downto 0) => rx_char_is_comma_i(3 downto 0),
      I1 => n_37_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I11(7) => n_550_gt_wrapper_i,
      I11(6) => n_551_gt_wrapper_i,
      I11(5) => n_552_gt_wrapper_i,
      I11(4) => n_553_gt_wrapper_i,
      I11(3) => n_554_gt_wrapper_i,
      I11(2) => n_555_gt_wrapper_i,
      I11(1) => n_556_gt_wrapper_i,
      I11(0) => n_557_gt_wrapper_i,
      I12(7) => n_558_gt_wrapper_i,
      I12(6) => n_559_gt_wrapper_i,
      I12(5) => n_560_gt_wrapper_i,
      I12(4) => n_561_gt_wrapper_i,
      I12(3) => n_562_gt_wrapper_i,
      I12(2) => n_563_gt_wrapper_i,
      I12(1) => n_564_gt_wrapper_i,
      I12(0) => n_565_gt_wrapper_i,
      I2 => n_38_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I3(0) => \aurora_8b10b_0_sym_dec_4byte_i/previous_cycle_control_r\(0),
      I4(7) => n_39_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(6) => n_40_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(5) => n_41_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(4) => n_42_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(3) => n_43_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(2) => n_44_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(1) => n_45_aurora_8b10b_0_aurora_lane_4byte_0_i,
      I4(0) => n_46_aurora_8b10b_0_aurora_lane_4byte_0_i,
      O1 => \^tx_resetdone_out\,
      O10 => n_547_gt_wrapper_i,
      O100(1 downto 0) => O100(1 downto 0),
      O101(1 downto 0) => O101(1 downto 0),
      O102(1 downto 0) => O102(1 downto 0),
      O103(1 downto 0) => O103(1 downto 0),
      O104(1 downto 0) => O104(1 downto 0),
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107(1 downto 0) => O107(1 downto 0),
      O108(1 downto 0) => O108(1 downto 0),
      O109(1 downto 0) => O109(1 downto 0),
      O11 => n_548_gt_wrapper_i,
      O110(1 downto 0) => O110(1 downto 0),
      O111(1 downto 0) => O111(1 downto 0),
      O112(1 downto 0) => O112(1 downto 0),
      O113(1 downto 0) => O113(1 downto 0),
      O114(1 downto 0) => O114(1 downto 0),
      O115(1 downto 0) => O115(1 downto 0),
      O116(1 downto 0) => O116(1 downto 0),
      O117(1 downto 0) => O117(1 downto 0),
      O118(1 downto 0) => O118(1 downto 0),
      O119(1 downto 0) => O119(1 downto 0),
      O120(1 downto 0) => O120(1 downto 0),
      O121(1 downto 0) => O121(1 downto 0),
      O122(1 downto 0) => O122(1 downto 0),
      O123(1 downto 0) => O123(1 downto 0),
      O124(1 downto 0) => O124(1 downto 0),
      O125(1 downto 0) => O125(1 downto 0),
      O126(1 downto 0) => O126(1 downto 0),
      O127(1 downto 0) => O127(1 downto 0),
      O128(1 downto 0) => O128(1 downto 0),
      O129(1 downto 0) => O129(1 downto 0),
      O130(1 downto 0) => O130(1 downto 0),
      O131(1 downto 0) => O131(1 downto 0),
      O132(1 downto 0) => O132(1 downto 0),
      O133(1 downto 0) => O133(1 downto 0),
      O134(1 downto 0) => O134(1 downto 0),
      O135(1 downto 0) => O135(1 downto 0),
      O136(1 downto 0) => O136(1 downto 0),
      O137(1 downto 0) => O137(1 downto 0),
      O138(1 downto 0) => O138(1 downto 0),
      O139(1 downto 0) => O139(1 downto 0),
      O140(1 downto 0) => O140(1 downto 0),
      O141(1 downto 0) => O141(1 downto 0),
      O142(1 downto 0) => O142(1 downto 0),
      O143(1 downto 0) => O143(1 downto 0),
      O144(1 downto 0) => O144(1 downto 0),
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O163(1 downto 0) => O163(1 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      O2 => \^tx_lock\,
      O3 => O162,
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O4 => n_541_gt_wrapper_i,
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5 => n_542_gt_wrapper_i,
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57(1 downto 0) => O57(1 downto 0),
      O58(1 downto 0) => O58(1 downto 0),
      O59(1 downto 0) => O59(1 downto 0),
      O6 => n_543_gt_wrapper_i,
      O60(1 downto 0) => O60(1 downto 0),
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63(1 downto 0) => O63(1 downto 0),
      O64(1 downto 0) => O64(1 downto 0),
      O65(1 downto 0) => O65(1 downto 0),
      O66(1 downto 0) => O66(1 downto 0),
      O67(1 downto 0) => O67(1 downto 0),
      O68(1 downto 0) => O68(1 downto 0),
      O69(1 downto 0) => O69(1 downto 0),
      O7 => n_544_gt_wrapper_i,
      O70(1 downto 0) => O70(1 downto 0),
      O71(1 downto 0) => O71(1 downto 0),
      O72(1 downto 0) => O72(1 downto 0),
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75(1 downto 0) => O75(1 downto 0),
      O76(1 downto 0) => O76(1 downto 0),
      O77(1 downto 0) => O77(1 downto 0),
      O78(1 downto 0) => O78(1 downto 0),
      O79(1 downto 0) => O79(1 downto 0),
      O8 => n_545_gt_wrapper_i,
      O80(1 downto 0) => O80(1 downto 0),
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83(1 downto 0) => O83(1 downto 0),
      O84(1 downto 0) => O84(1 downto 0),
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87(1 downto 0) => O87(1 downto 0),
      O88(1 downto 0) => O88(1 downto 0),
      O89(1 downto 0) => O89(1 downto 0),
      O9 => n_546_gt_wrapper_i,
      O90(1 downto 0) => O90(1 downto 0),
      O91(1 downto 0) => O91(1 downto 0),
      O92(1 downto 0) => O92(1 downto 0),
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95(1 downto 0) => O95(1 downto 0),
      O96(1 downto 0) => O96(1 downto 0),
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99(1 downto 0) => O99(1 downto 0),
      RXCHARISK(3 downto 0) => rx_char_is_k_i(3 downto 0),
      RXDATA(31 downto 0) => rx_data_i(31 downto 0),
      RXDISPERR(1 downto 0) => rx_disp_err_i(1 downto 0),
      TXCHARISK(3 downto 0) => tx_char_is_k_i(3 downto 0),
      TXDATA(31 downto 0) => tx_data_i(31 downto 0),
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      ena_comma_align_i => ena_comma_align_i,
      gt_qpllclk_quad4_in => gt_qpllclk_quad4_in,
      gt_qpllrefclk_quad4_in => gt_qpllrefclk_quad4_in,
      gt_refclk1 => gt_refclk1,
      gt_reset => gt_reset,
      gtrxreset_i => gtrxreset_i,
      hard_err_gt0 => \aurora_8b10b_0_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      link_reset_comb_r => link_reset_comb_r,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      rx_resetdone_out => rx_resetdone_out,
      rxn => rxn,
      rxp => rxp,
      s_out_d1_cdc_to_105 => s_out_d1_cdc_to_105,
      s_out_d1_cdc_to_112 => s_out_d1_cdc_to_112,
      s_out_d1_cdc_to_119 => s_out_d1_cdc_to_119,
      s_out_d1_cdc_to_126 => s_out_d1_cdc_to_126,
      s_out_d1_cdc_to_133 => s_out_d1_cdc_to_133,
      s_out_d1_cdc_to_140 => s_out_d1_cdc_to_140,
      s_out_d1_cdc_to_147 => s_out_d1_cdc_to_147,
      s_out_d1_cdc_to_154 => s_out_d1_cdc_to_154,
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d1_cdc_to_28 => s_out_d1_cdc_to_28,
      s_out_d1_cdc_to_35 => s_out_d1_cdc_to_35,
      s_out_d1_cdc_to_42 => s_out_d1_cdc_to_42,
      s_out_d1_cdc_to_49 => s_out_d1_cdc_to_49,
      s_out_d1_cdc_to_56 => s_out_d1_cdc_to_56,
      s_out_d1_cdc_to_63 => s_out_d1_cdc_to_63,
      s_out_d1_cdc_to_70 => s_out_d1_cdc_to_70,
      s_out_d1_cdc_to_77 => s_out_d1_cdc_to_77,
      s_out_d1_cdc_to_84 => s_out_d1_cdc_to_84,
      s_out_d1_cdc_to_91 => s_out_d1_cdc_to_91,
      s_out_d1_cdc_to_98 => s_out_d1_cdc_to_98,
      s_out_d2_106 => s_out_d2_106,
      s_out_d2_113 => s_out_d2_113,
      s_out_d2_120 => s_out_d2_120,
      s_out_d2_127 => s_out_d2_127,
      s_out_d2_134 => s_out_d2_134,
      s_out_d2_141 => s_out_d2_141,
      s_out_d2_148 => s_out_d2_148,
      s_out_d2_155 => s_out_d2_155,
      s_out_d2_162 => s_out_d2_162,
      s_out_d2_169 => s_out_d2_169,
      s_out_d2_176 => s_out_d2_176,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d2_29 => s_out_d2_29,
      s_out_d2_36 => s_out_d2_36,
      s_out_d2_43 => s_out_d2_43,
      s_out_d2_50 => s_out_d2_50,
      s_out_d2_57 => s_out_d2_57,
      s_out_d2_64 => s_out_d2_64,
      s_out_d2_71 => s_out_d2_71,
      s_out_d2_78 => s_out_d2_78,
      s_out_d2_85 => s_out_d2_85,
      s_out_d2_92 => s_out_d2_92,
      s_out_d2_99 => s_out_d2_99,
      s_out_d3_100 => s_out_d3_100,
      s_out_d3_107 => s_out_d3_107,
      s_out_d3_114 => s_out_d3_114,
      s_out_d3_121 => s_out_d3_121,
      s_out_d3_128 => s_out_d3_128,
      s_out_d3_135 => s_out_d3_135,
      s_out_d3_142 => s_out_d3_142,
      s_out_d3_149 => s_out_d3_149,
      s_out_d3_156 => s_out_d3_156,
      s_out_d3_163 => s_out_d3_163,
      s_out_d3_170 => s_out_d3_170,
      s_out_d3_177 => s_out_d3_177,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d3_30 => s_out_d3_30,
      s_out_d3_37 => s_out_d3_37,
      s_out_d3_44 => s_out_d3_44,
      s_out_d3_51 => s_out_d3_51,
      s_out_d3_58 => s_out_d3_58,
      s_out_d3_65 => s_out_d3_65,
      s_out_d3_72 => s_out_d3_72,
      s_out_d3_79 => s_out_d3_79,
      s_out_d3_86 => s_out_d3_86,
      s_out_d3_93 => s_out_d3_93,
      s_out_d4_101 => s_out_d4_101,
      s_out_d4_108 => s_out_d4_108,
      s_out_d4_115 => s_out_d4_115,
      s_out_d4_122 => s_out_d4_122,
      s_out_d4_129 => s_out_d4_129,
      s_out_d4_136 => s_out_d4_136,
      s_out_d4_143 => s_out_d4_143,
      s_out_d4_150 => s_out_d4_150,
      s_out_d4_157 => s_out_d4_157,
      s_out_d4_164 => s_out_d4_164,
      s_out_d4_171 => s_out_d4_171,
      s_out_d4_178 => s_out_d4_178,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d4_31 => s_out_d4_31,
      s_out_d4_38 => s_out_d4_38,
      s_out_d4_45 => s_out_d4_45,
      s_out_d4_52 => s_out_d4_52,
      s_out_d4_59 => s_out_d4_59,
      s_out_d4_66 => s_out_d4_66,
      s_out_d4_73 => s_out_d4_73,
      s_out_d4_80 => s_out_d4_80,
      s_out_d4_87 => s_out_d4_87,
      s_out_d4_94 => s_out_d4_94,
      s_out_d5_102 => s_out_d5_102,
      s_out_d5_109 => s_out_d5_109,
      s_out_d5_116 => s_out_d5_116,
      s_out_d5_123 => s_out_d5_123,
      s_out_d5_130 => s_out_d5_130,
      s_out_d5_137 => s_out_d5_137,
      s_out_d5_144 => s_out_d5_144,
      s_out_d5_151 => s_out_d5_151,
      s_out_d5_158 => s_out_d5_158,
      s_out_d5_165 => s_out_d5_165,
      s_out_d5_172 => s_out_d5_172,
      s_out_d5_179 => s_out_d5_179,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d5_32 => s_out_d5_32,
      s_out_d5_39 => s_out_d5_39,
      s_out_d5_46 => s_out_d5_46,
      s_out_d5_53 => s_out_d5_53,
      s_out_d5_60 => s_out_d5_60,
      s_out_d5_67 => s_out_d5_67,
      s_out_d5_74 => s_out_d5_74,
      s_out_d5_81 => s_out_d5_81,
      s_out_d5_88 => s_out_d5_88,
      s_out_d5_95 => s_out_d5_95,
      s_out_d6_103 => s_out_d6_103,
      s_out_d6_110 => s_out_d6_110,
      s_out_d6_117 => s_out_d6_117,
      s_out_d6_124 => s_out_d6_124,
      s_out_d6_131 => s_out_d6_131,
      s_out_d6_138 => s_out_d6_138,
      s_out_d6_145 => s_out_d6_145,
      s_out_d6_152 => s_out_d6_152,
      s_out_d6_159 => s_out_d6_159,
      s_out_d6_166 => s_out_d6_166,
      s_out_d6_173 => s_out_d6_173,
      s_out_d6_180 => s_out_d6_180,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d6_33 => s_out_d6_33,
      s_out_d6_40 => s_out_d6_40,
      s_out_d6_47 => s_out_d6_47,
      s_out_d6_54 => s_out_d6_54,
      s_out_d6_61 => s_out_d6_61,
      s_out_d6_68 => s_out_d6_68,
      s_out_d6_75 => s_out_d6_75,
      s_out_d6_82 => s_out_d6_82,
      s_out_d6_89 => s_out_d6_89,
      s_out_d6_96 => s_out_d6_96,
      s_out_d7_104 => s_out_d7_104,
      s_out_d7_111 => s_out_d7_111,
      s_out_d7_118 => s_out_d7_118,
      s_out_d7_125 => s_out_d7_125,
      s_out_d7_132 => s_out_d7_132,
      s_out_d7_139 => s_out_d7_139,
      s_out_d7_146 => s_out_d7_146,
      s_out_d7_153 => s_out_d7_153,
      s_out_d7_160 => s_out_d7_160,
      s_out_d7_167 => s_out_d7_167,
      s_out_d7_174 => s_out_d7_174,
      s_out_d7_181 => s_out_d7_181,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202,
      s_out_d7_34 => s_out_d7_34,
      s_out_d7_41 => s_out_d7_41,
      s_out_d7_48 => s_out_d7_48,
      s_out_d7_55 => s_out_d7_55,
      s_out_d7_62 => s_out_d7_62,
      s_out_d7_69 => s_out_d7_69,
      s_out_d7_76 => s_out_d7_76,
      s_out_d7_83 => s_out_d7_83,
      s_out_d7_90 => s_out_d7_90,
      s_out_d7_97 => s_out_d7_97,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
hpcnt_reset_cdc_sync: entity work.aurora_8b10b_0_aurora_8b10b_0_cdc_sync
    port map (
      O18(1 downto 0) => O18(1 downto 0),
      O19(1 downto 0) => O19(1 downto 0),
      O20(1 downto 0) => O20(1 downto 0),
      O21(1 downto 0) => O21(1 downto 0),
      O22(1 downto 0) => O22(1 downto 0),
      O23(1 downto 0) => O23(1 downto 0),
      init_clk_in => init_clk_in,
      reset => reset,
      s_out_d1_cdc_to_14 => s_out_d1_cdc_to_14,
      s_out_d2_15 => s_out_d2_15,
      s_out_d3_16 => s_out_d3_16,
      s_out_d4_17 => s_out_d4_17,
      s_out_d5_18 => s_out_d5_18,
      s_out_d6_19 => s_out_d6_19,
      s_out_d7_20 => s_out_d7_20
    );
ll_to_axi_pdu_i: entity work.aurora_8b10b_0_aurora_8b10b_0_LL_TO_AXI
    port map (
      Q(1) => rx_rem_int(0),
      Q(0) => rx_rem_int(1),
      m_axi_rx_tkeep(2 downto 0) => m_axi_rx_tkeep(2 downto 0),
      rx_eof => rx_eof
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b_0 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 );
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 3 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    frame_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    warn_cc : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    reset : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_lock : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt0_qpllreset_out : out STD_LOGIC;
    gt_qpllclk_quad4_in : in STD_LOGIC;
    gt_qpllrefclk_quad4_in : in STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    pll_not_locked : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of aurora_8b10b_0 : entity is true;
  attribute core_generation_info : string;
  attribute core_generation_info of aurora_8b10b_0 : entity is "aurora_8b10b_0,aurora_8b10b_v10_3,{user_interface=AXI_4_Streaming,backchannel_mode=Sidebands,c_aurora_lanes=1,c_column_used=right,c_gt_clock_1=GTHQ3,c_gt_clock_2=None,c_gt_loc_1=X,c_gt_loc_10=X,c_gt_loc_11=X,c_gt_loc_12=X,c_gt_loc_13=X,c_gt_loc_14=X,c_gt_loc_15=1,c_gt_loc_16=X,c_gt_loc_17=X,c_gt_loc_18=X,c_gt_loc_19=X,c_gt_loc_2=X,c_gt_loc_20=X,c_gt_loc_21=X,c_gt_loc_22=X,c_gt_loc_23=X,c_gt_loc_24=X,c_gt_loc_25=X,c_gt_loc_26=X,c_gt_loc_27=X,c_gt_loc_28=X,c_gt_loc_29=X,c_gt_loc_3=X,c_gt_loc_30=X,c_gt_loc_31=X,c_gt_loc_32=X,c_gt_loc_33=X,c_gt_loc_34=X,c_gt_loc_35=X,c_gt_loc_36=X,c_gt_loc_37=X,c_gt_loc_38=X,c_gt_loc_39=X,c_gt_loc_4=X,c_gt_loc_40=X,c_gt_loc_41=X,c_gt_loc_42=X,c_gt_loc_43=X,c_gt_loc_44=X,c_gt_loc_45=X,c_gt_loc_46=X,c_gt_loc_47=X,c_gt_loc_48=X,c_gt_loc_5=X,c_gt_loc_6=X,c_gt_loc_7=X,c_gt_loc_8=X,c_gt_loc_9=X,c_lane_width=4,c_line_rate=31250,c_nfc=false,c_nfc_mode=IMM,c_refclk_frequency=125000,c_simplex=false,c_simplex_mode=TX,c_stream=false,c_ufc=false,flow_mode=None,interface_mode=Framing,dataflow_config=Duplex}";
end aurora_8b10b_0;

architecture STRUCTURE of aurora_8b10b_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hpcnt_reset_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hpcnt_reset_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hpcnt_reset_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hpcnt_reset_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hpcnt_reset_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hpcnt_reset_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \hpcnt_reset_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 1 to 3 );
begin
  gt0_qpllreset_out <= \<const0>\;
  m_axi_rx_tkeep(0) <= \<const1>\;
  m_axi_rx_tkeep(1 to 3) <= \^m_axi_rx_tkeep\(1 to 3);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst: entity work.aurora_8b10b_0_aurora_8b10b_0_core
    port map (
      O1(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O10(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O100(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O101(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O102(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O103(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O104(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O105(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O106(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O107(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O108(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O109(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O11(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O110(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O111(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O112(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O113(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O114(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O115(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O116(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O117(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O118(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O119(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O12(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O120(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O121(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O122(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O123(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O124(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O125(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O126(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O127(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O128(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O129(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O13(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O130(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O131(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O132(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O133(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O134(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O135(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O136(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O137(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O138(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O139(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O14(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O140(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O141(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O142(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O143(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O144(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O145(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O146(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O147(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O148(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O149(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O15(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O150(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O151(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O152(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O153(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O154(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O155(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O156(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O157(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O158(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O159(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O16(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O160(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O161(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O162 => drprdy_out,
      O163(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O164(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O165(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O166(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O167(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O168(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O169(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O17(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O170(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O171(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O172(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O173(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O174(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O175(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O176(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O177(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O178(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O179(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O18(1 downto 0) => \hpcnt_reset_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O180(1 downto 0) => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O181 => sys_reset_out,
      O182 => channel_up,
      O19(1 downto 0) => \hpcnt_reset_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O2(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O20(1 downto 0) => \hpcnt_reset_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O21(1 downto 0) => \hpcnt_reset_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O22(1 downto 0) => \hpcnt_reset_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O23(1 downto 0) => \hpcnt_reset_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O24(1 downto 0) => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O25(1 downto 0) => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O26(1 downto 0) => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O27(1 downto 0) => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O28(1 downto 0) => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O29(1 downto 0) => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O3(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O30(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O31(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O32(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O33(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O34(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O35(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O36(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O37(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O38(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O39(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O4(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O40(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O41(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O42(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O43(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O44(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O45(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O46(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O47(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O48(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O49(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O5(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O50(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O51(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O52(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O53(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O54(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O55(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O56(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O57(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O58(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O59(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O6(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O60(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O61(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O62(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O63(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O64(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O65(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O66(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O67(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O68(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O69(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O7(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O70(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O71(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O72(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O73(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O74(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O75(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O76(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O77(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O78(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O79(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O8(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O80(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O81(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O82(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O83(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O84(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O85(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O86(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O87(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O88(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O89(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O9(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O90(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O91(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O92(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O93(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O94(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O95(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O96(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O97(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O98(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O99(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      do_cc => do_cc,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      frame_err => frame_err,
      gt_qpllclk_quad4_in => gt_qpllclk_quad4_in,
      gt_qpllrefclk_quad4_in => gt_qpllrefclk_quad4_in,
      gt_refclk1 => gt_refclk1,
      gt_reset => gt_reset,
      hard_err => hard_err,
      init_clk_in => init_clk_in,
      lane_up => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tkeep(2) => \^m_axi_rx_tkeep\(1),
      m_axi_rx_tkeep(1) => \^m_axi_rx_tkeep\(2),
      m_axi_rx_tkeep(0) => \^m_axi_rx_tkeep\(3),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      \out\(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      power_down => power_down,
      reset => reset,
      rx_resetdone_out => rx_resetdone_out,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_out_d1_cdc_to => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_0 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_105 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_112 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_119 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_126 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_133 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_14 => \hpcnt_reset_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_140 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_147 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_154 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_161 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_168 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_175 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_182 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_189 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_196 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_21 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_28 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_35 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_42 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_49 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_56 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_63 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_7 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_70 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_77 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_84 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_91 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_98 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d2 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d2\,
      s_out_d2_1 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d2\,
      s_out_d2_106 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_113 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_120 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d2\,
      s_out_d2_127 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d2\,
      s_out_d2_134 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d2\,
      s_out_d2_141 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d2\,
      s_out_d2_148 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d2\,
      s_out_d2_15 => \hpcnt_reset_cdc_sync/s_out_d2\,
      s_out_d2_155 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d2\,
      s_out_d2_162 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d2\,
      s_out_d2_169 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d2\,
      s_out_d2_176 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d2\,
      s_out_d2_183 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_190 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\,
      s_out_d2_197 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\,
      s_out_d2_22 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d2\,
      s_out_d2_29 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d2\,
      s_out_d2_36 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d2\,
      s_out_d2_43 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d2\,
      s_out_d2_50 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d2\,
      s_out_d2_57 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d2\,
      s_out_d2_64 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d2\,
      s_out_d2_71 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d2\,
      s_out_d2_78 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d2\,
      s_out_d2_8 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d2\,
      s_out_d2_85 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d2\,
      s_out_d2_92 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d2\,
      s_out_d2_99 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d2\,
      s_out_d3 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d3\,
      s_out_d3_100 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_107 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_114 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_121 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d3\,
      s_out_d3_128 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d3\,
      s_out_d3_135 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d3\,
      s_out_d3_142 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d3\,
      s_out_d3_149 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d3\,
      s_out_d3_156 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d3\,
      s_out_d3_16 => \hpcnt_reset_cdc_sync/s_out_d3\,
      s_out_d3_163 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d3\,
      s_out_d3_170 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d3\,
      s_out_d3_177 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d3\,
      s_out_d3_184 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_191 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\,
      s_out_d3_198 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\,
      s_out_d3_2 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d3\,
      s_out_d3_23 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d3\,
      s_out_d3_30 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d3\,
      s_out_d3_37 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d3\,
      s_out_d3_44 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d3\,
      s_out_d3_51 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d3\,
      s_out_d3_58 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d3\,
      s_out_d3_65 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d3\,
      s_out_d3_72 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d3\,
      s_out_d3_79 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d3\,
      s_out_d3_86 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d3\,
      s_out_d3_9 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d3\,
      s_out_d3_93 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d3\,
      s_out_d4 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d4\,
      s_out_d4_10 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d4\,
      s_out_d4_101 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_108 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_115 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_122 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d4\,
      s_out_d4_129 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d4\,
      s_out_d4_136 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d4\,
      s_out_d4_143 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d4\,
      s_out_d4_150 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d4\,
      s_out_d4_157 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d4\,
      s_out_d4_164 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d4\,
      s_out_d4_17 => \hpcnt_reset_cdc_sync/s_out_d4\,
      s_out_d4_171 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d4\,
      s_out_d4_178 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d4\,
      s_out_d4_185 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_192 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\,
      s_out_d4_199 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\,
      s_out_d4_24 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d4\,
      s_out_d4_3 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d4\,
      s_out_d4_31 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d4\,
      s_out_d4_38 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d4\,
      s_out_d4_45 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d4\,
      s_out_d4_52 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d4\,
      s_out_d4_59 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d4\,
      s_out_d4_66 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d4\,
      s_out_d4_73 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d4\,
      s_out_d4_80 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d4\,
      s_out_d4_87 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d4\,
      s_out_d4_94 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d4\,
      s_out_d5 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d5\,
      s_out_d5_102 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_109 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_11 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d5\,
      s_out_d5_116 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_123 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d5\,
      s_out_d5_130 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d5\,
      s_out_d5_137 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d5\,
      s_out_d5_144 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d5\,
      s_out_d5_151 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d5\,
      s_out_d5_158 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d5\,
      s_out_d5_165 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d5\,
      s_out_d5_172 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d5\,
      s_out_d5_179 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d5\,
      s_out_d5_18 => \hpcnt_reset_cdc_sync/s_out_d5\,
      s_out_d5_186 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_193 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\,
      s_out_d5_200 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\,
      s_out_d5_25 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d5\,
      s_out_d5_32 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d5\,
      s_out_d5_39 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d5\,
      s_out_d5_4 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d5\,
      s_out_d5_46 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d5\,
      s_out_d5_53 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d5\,
      s_out_d5_60 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d5\,
      s_out_d5_67 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d5\,
      s_out_d5_74 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d5\,
      s_out_d5_81 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d5\,
      s_out_d5_88 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d5\,
      s_out_d5_95 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d5\,
      s_out_d6 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d6\,
      s_out_d6_103 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_110 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_117 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_12 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d6\,
      s_out_d6_124 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d6\,
      s_out_d6_131 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d6\,
      s_out_d6_138 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d6\,
      s_out_d6_145 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d6\,
      s_out_d6_152 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d6\,
      s_out_d6_159 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d6\,
      s_out_d6_166 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d6\,
      s_out_d6_173 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d6\,
      s_out_d6_180 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d6\,
      s_out_d6_187 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_19 => \hpcnt_reset_cdc_sync/s_out_d6\,
      s_out_d6_194 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\,
      s_out_d6_201 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\,
      s_out_d6_26 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d6\,
      s_out_d6_33 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d6\,
      s_out_d6_40 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d6\,
      s_out_d6_47 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d6\,
      s_out_d6_5 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d6\,
      s_out_d6_54 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d6\,
      s_out_d6_61 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d6\,
      s_out_d6_68 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d6\,
      s_out_d6_75 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d6\,
      s_out_d6_82 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d6\,
      s_out_d6_89 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d6\,
      s_out_d6_96 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d6\,
      s_out_d7 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d7\,
      s_out_d7_104 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_pmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_111 => \gt_wrapper_i/gt_rxresetfsm_i/sync2_txpmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_118 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_125 => \gt_wrapper_i/gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect_cdc_sync/s_out_d7\,
      s_out_d7_13 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d7\,
      s_out_d7_132 => \gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d7\,
      s_out_d7_139 => \gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_out_d7\,
      s_out_d7_146 => \gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d7\,
      s_out_d7_153 => \gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_out_d7\,
      s_out_d7_160 => \gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d7\,
      s_out_d7_167 => \gt_wrapper_i/gt_rxresetfsm_i/sync_data_valid_cdc_sync/s_out_d7\,
      s_out_d7_174 => \gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_out_d7\,
      s_out_d7_181 => \gt_wrapper_i/gt_rxresetfsm_i/sync_qplllock_cdc_sync/s_out_d7\,
      s_out_d7_188 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_195 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\,
      s_out_d7_20 => \hpcnt_reset_cdc_sync/s_out_d7\,
      s_out_d7_202 => \gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\,
      s_out_d7_27 => \aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_out_d7\,
      s_out_d7_34 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d7\,
      s_out_d7_41 => \gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_out_d7\,
      s_out_d7_48 => \gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_out_d7\,
      s_out_d7_55 => \gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_out_d7\,
      s_out_d7_6 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d7\,
      s_out_d7_62 => \gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_out_d7\,
      s_out_d7_69 => \gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_out_d7\,
      s_out_d7_76 => \gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_out_d7\,
      s_out_d7_83 => \gt_wrapper_i/gt_txresetfsm_i/sync_qplllock_cdc_sync/s_out_d7\,
      s_out_d7_90 => \gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_cdc_sync/s_out_d7\,
      s_out_d7_97 => \gt_wrapper_i/gt_rxresetfsm_i/rxpmaresetdone_rx_cdc_sync/s_out_d7\,
      soft_err => soft_err,
      sync_clk => sync_clk,
      tx_lock => tx_lock,
      tx_out_clk => tx_out_clk,
      tx_resetdone_out => tx_resetdone_out,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
end STRUCTURE;
