Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b61e2fbedd3345ceb812335c5fd5a39f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot surf_top_behav xil_defaultlib.surf_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ip_doutb' [C:/Users/coa/Desktop/uvm_with_coverage/verif/surf_top.sv:20]
WARNING: [VRFC 10-5021] port 'reseta' is not connected on this instance [C:/Users/coa/Desktop/uvm_with_coverage/verif/surf_top.sv:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
