

Implementation tool: Xilinx Vivado v.2018.2
Project:             vivado_hls_float_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 12:10:09 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          241
LUT:            712
FF:             835
DSP:              0
BRAM:             0
SRL:             35
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    1.904
CP achieved post-implementation:    2.192
Timing met
