// Seed: 2481697286
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6,
    output wand id_7,
    input tri0 module_0,
    output supply0 id_9,
    output supply1 id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5
);
  supply0 id_7 = id_4;
  module_0(
      id_3, id_5, id_7, id_2, id_5, id_0, id_7, id_7, id_2, id_7, id_7
  );
  assign id_7 = id_4 == 1;
endmodule
