Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 24 17:24:16 2023
| Host         : AHWV-AC3E-UTFSM running 64-bit major release  (build 9200)
| Command      : report_methodology -file pwm_16bits_methodology_drc_routed.rpt -pb pwm_16bits_methodology_drc_routed.pb -rpx pwm_16bits_methodology_drc_routed.rpx
| Design       : pwm_16bits
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 266
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 121        |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 96         |
| TIMING-20 | Warning          | Non-clocked latch              | 48         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_mask_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/carrier_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/mask_event_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin CARR1/state_carrier_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin PWMCLK/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin PWMCLK/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin PWMCLK/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin PWMCLK/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin PWMCLK/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin PWMCLK/pwm_clk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin REG_CARR/reg_out_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin REG_COMPARE/reg_out_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin REG_PERIOD/reg_out_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[0]_C/CLR, REG_CARR/reg_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[10]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[10]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[10]_C/CLR, REG_CARR/reg_out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[11]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[11]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[11]_C/CLR, REG_CARR/reg_out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[12]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[12]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[12]_C/CLR, REG_CARR/reg_out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[13]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[13]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[13]_C/CLR, REG_CARR/reg_out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[14]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[14]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[14]_C/CLR, REG_CARR/reg_out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[15]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[15]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[15]_C/CLR, REG_CARR/reg_out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[1]_C/CLR, REG_CARR/reg_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[2]_C/CLR, REG_CARR/reg_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[3]_C/CLR, REG_CARR/reg_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[4]_C/CLR, REG_CARR/reg_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[5]_C/CLR, REG_CARR/reg_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[6]_C/CLR, REG_CARR/reg_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[7]_C/CLR, REG_CARR/reg_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[8]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[8]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[8]_C/CLR, REG_CARR/reg_out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[9]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell REG_CARR/reg_out_reg[9]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_CARR/reg_out_reg[9]_C/CLR, REG_CARR/reg_out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[0]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[0]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[0]_C/CLR, REG_COMPARE/reg_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[10]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[10]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[10]_C/CLR, REG_COMPARE/reg_out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[11]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[11]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[11]_C/CLR, REG_COMPARE/reg_out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[12]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[12]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[12]_C/CLR, REG_COMPARE/reg_out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[13]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[13]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[13]_C/CLR, REG_COMPARE/reg_out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[14]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[14]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[14]_C/CLR, REG_COMPARE/reg_out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[15]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[15]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[15]_C/CLR, REG_COMPARE/reg_out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[1]_C/CLR, REG_COMPARE/reg_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[2]_C/CLR, REG_COMPARE/reg_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[3]_C/CLR, REG_COMPARE/reg_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[4]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[4]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[4]_C/CLR, REG_COMPARE/reg_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[5]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[5]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[5]_C/CLR, REG_COMPARE/reg_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[6]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[6]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[6]_C/CLR, REG_COMPARE/reg_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[7]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[7]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[7]_C/CLR, REG_COMPARE/reg_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[8]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[8]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[8]_C/CLR, REG_COMPARE/reg_out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[9]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell REG_COMPARE/reg_out_reg[9]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_COMPARE/reg_out_reg[9]_C/CLR, REG_COMPARE/reg_out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[0]_C/CLR, REG_PERIOD/reg_out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[10]_C/CLR, REG_PERIOD/reg_out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[11]_C/CLR, REG_PERIOD/reg_out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[12]_C/CLR, REG_PERIOD/reg_out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[13]_C/CLR, REG_PERIOD/reg_out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[14]_C/CLR, REG_PERIOD/reg_out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[15]_C/CLR, REG_PERIOD/reg_out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[1]_C/CLR, REG_PERIOD/reg_out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[2]_C/CLR, REG_PERIOD/reg_out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[3]_C/CLR, REG_PERIOD/reg_out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[4]_C/CLR, REG_PERIOD/reg_out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[5]_C/CLR, REG_PERIOD/reg_out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[6]_C/CLR, REG_PERIOD/reg_out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[7]_C/CLR, REG_PERIOD/reg_out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[8]_C/CLR, REG_PERIOD/reg_out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell REG_PERIOD/reg_out_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) REG_PERIOD/reg_out_reg[9]_C/CLR, REG_PERIOD/reg_out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[0]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[10]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[11]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[12]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[13]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[14]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[15]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[1]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[2]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[3]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[4]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[5]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[6]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[7]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[8]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch REG_CARR/reg_out_reg[9]_LDC cannot be properly analyzed as its control pin REG_CARR/reg_out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[0]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[10]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[11]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[12]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[13]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[14]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[15]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[1]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[2]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[3]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[4]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[5]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[6]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[7]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[8]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch REG_COMPARE/reg_out_reg[9]_LDC cannot be properly analyzed as its control pin REG_COMPARE/reg_out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[0]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[10]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[11]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[12]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[13]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[14]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[15]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[1]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[2]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[3]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[4]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[5]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[6]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[7]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[8]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch REG_PERIOD/reg_out_reg[9]_LDC cannot be properly analyzed as its control pin REG_PERIOD/reg_out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 48 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


