{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620064295856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620064295856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 22:21:31 2021 " "Processing started: Mon May 03 22:21:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620064295856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620064295856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_regulator -c frequency_regulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_regulator -c frequency_regulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620064295857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620064296841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_regulator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_regulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_regulator " "Found entity 1: frequency_regulator" {  } { { "frequency_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/frequency_regulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620064296910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620064296910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_regulator " "Elaborating entity \"frequency_regulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620064296956 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "frequency_regulator.v(6) " "Verilog HDL Event Control error at frequency_regulator.v(6): mixed single- and double-edge expressions are not supported" {  } { { "frequency_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/frequency_regulator.v" 6 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1620064296957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequency_regulator.v(16) " "Verilog HDL assignment warning at frequency_regulator.v(16): truncated value with size 32 to match size of target (16)" {  } { { "frequency_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/frequency_regulator.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620064296958 "|frequency_regulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frequency_regulator.v(32) " "Verilog HDL assignment warning at frequency_regulator.v(32): truncated value with size 32 to match size of target (8)" {  } { { "frequency_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/frequency_regulator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620064296959 "|frequency_regulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frequency_regulator.v(33) " "Verilog HDL assignment warning at frequency_regulator.v(33): truncated value with size 32 to match size of target (8)" {  } { { "frequency_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/frequency_regulator.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620064296959 "|frequency_regulator"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1620064296963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620064297072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 03 22:21:37 2021 " "Processing ended: Mon May 03 22:21:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620064297072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620064297072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620064297072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620064297072 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620064297727 ""}
