[["Separating Data and Control Transfer in Distributed Operating Systems.", ["Chandramohan A. Thekkath", "Henry M. Levy", "Edward D. Lazowska"], "https://doi.org/10.1145/195473.195481", 10], ["Scheduling and Page Migration for Multiprocessor Compute Servers.", ["Rohit Chandra", "Scott Devine", "Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/195473.195485", 13], ["Reactive Synchronization Algorithms for Multiprocessors.", ["Beng-Hong Lim", "Anant Agarwal"], "https://doi.org/10.1145/195473.195490", 11], ["Integration of Message Passing and Shared Memory in the Stanford FLASH Multiprocessor.", ["John Heinlein", "Kourosh Gharachorloo", "Scott Dresser", "Anoop Gupta"], "https://doi.org/10.1145/195473.195494", 13], ["Software Overhead in Messaging Layers: Where Does the Time Go?", ["Vijay Karamcheti", "Andrew A. Chien"], "https://doi.org/10.1145/195473.195499", 10], ["Where is Time Spent in Message-Passing and Shared-Memory Programs?", ["Satish Chandra", "James R. Larus", "Anne Rogers"], "https://doi.org/10.1145/195473.195501", 13], ["Performance of a Hardware-Assisted Real-Time Garbage Collector.", ["William J. Schmidt", "Kelvin D. Nilsen"], "https://doi.org/10.1145/195473.195504", 10], ["eNVy: A Non-Volatile, Main Memory Storage System.", ["Michael Wu", "Willy Zwaenepoel"], "https://doi.org/10.1145/195473.195506", 12], ["Resource Allocation in a High Clock Rate Microprocessor.", ["Michael Upton", "Thomas Huff", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/195473.195510", 12], ["Hardware and Software Support for Efficient Exception Handling.", ["Chandramohan A. Thekkath", "Henry M. Levy"], "https://doi.org/10.1145/195473.195515", 10], ["A Technique for Monitoring Run-Time Dynamics of an Operating System and a Microprocessor Executing User Applications.", ["Pramod V. Argade", "David K. Charles", "Craig Taylor"], "https://doi.org/10.1145/195473.195518", 10], ["Trap-driven Simulation with Tapeworm II.", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest"], "https://doi.org/10.1145/195473.195521", 13], ["Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads.", ["Ann Marie Grizzaffi Maynard", "Colette M. Donnelly", "Bret R. Olszewski"], "https://doi.org/10.1145/195473.195524", 12], ["Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches.", ["Brian N. Bershad", "Dennis Lee", "Theodore H. Romer", "J. Bradley Chen"], "https://doi.org/10.1145/195473.195527", 13], ["Surpassing the TLB Performance of Superpages with Less Operating System Support.", ["Madhusudhan Talluri", "Mark D. Hill"], "https://doi.org/10.1145/195473.195531", 12], ["Dynamic Memory Disambiguation Using the Memory Conflict Buffer.", ["David M. Gallagher", "William Y. Chen", "Scott A. Mahlke", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1145/195473.195534", 11], ["AP1000+: Architectural Support of PUT/GET Interface for Parallelizing Compiler.", ["Kenichi Hayashi", "Tsunehisa Doi", "Takeshi Horie", "Yoichi Koyanagi", "Osamu Shiraki", "Nobutaka Imamura", "Toshiyuki Shimizu", "Hiroaki Ishihata", "Tatsuya Shindo"], "https://doi.org/10.1145/195473.195538", 12], ["LCM: Memory System Support for Parallel Language Implementation.", ["James R. Larus", "Brad Richards", "Guhan Viswanathan"], "https://doi.org/10.1145/195473.195545", 11], ["The Performance Advantages of Integrating Block Data Trabsfer in Cache-Coherent Multiprocessors.", ["Steven Cameron Woo", "Jaswinder Pal Singh", "John L. Hennessy"], "https://doi.org/10.1145/195473.195547", 11], ["Improving the Accuracy of Static Branch Prediction Using Branch Correlation.", ["Cliff Young", "Michael D. Smith"], "https://doi.org/10.1145/195473.195549", 10], ["Reducing Branch Costs via Branch Alignment.", ["Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/195473.195553", 10], ["Compiler Optimizations for Improving Data Locality.", ["Steve Carr", "Kathryn S. McKinley", "Chau-Wen Tseng"], "https://doi.org/10.1145/195473.195557", 11], ["DCG: An Efficient, Retargetable Dynamic Code Generation System.", ["Dawson R. Engler", "Todd A. Proebsting"], "https://doi.org/10.1145/195473.195567", 10], ["The Performance Impact of Flexibility in the Stanford FLASH Multiprocessor.", ["Mark Heinrich", "Jeffrey Kuskin", "David Ofelt", "John Heinlein", "Joel Baxter", "Jaswinder Pal Singh", "Richard Simoni", "Kourosh Gharachorloo", "David Nakahira", "Mark Horowitz", "Anoop Gupta", "Mendel Rosenblum", "John L. Hennessy"], "https://doi.org/10.1145/195473.195569", 12], ["Simple Compiler Algorithms to Reduce Ownership Operhead in Cache Coherence Protocols.", ["Jonas Skeppstedt", "Per Stenstrom"], "https://doi.org/10.1145/195473.195572", 11], ["Fine-grain Access Control for Distributed Shared Memory.", ["Ioannis Schoinas", "Babak Falsafi", "Alvin R. Lebeck", "Steven K. Reinhardt", "James R. Larus", "David A. Wood"], "https://doi.org/10.1145/195473.195575", 10], ["Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations.", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/195473.195576", 11], ["Hardware Support for Fast Capability-based Addressing.", ["Nicholas P. Carter", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/195473.195579", 9], ["The Effectiveness of Multiple Hardware Contexts.", ["Radhika Thekkath", "Susan J. Eggers"], "https://doi.org/10.1145/195473.195583", 10]]