# compile vhdl design source files
vhdl xil_defaultlib  "../../../codes.srcs/sources_1/new/arbiter.vhd"

# Do not sort compile order
nosort
