<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/lpc43xx/chip/lpc43_sdmmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_670a7836cc6104ecace1c103efe95786.html">lpc43xx</a></li><li class="navelem"><a class="el" href="dir_6a119be924bcbc28e22d1ab4c235eee4.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc43_sdmmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/lpc43xx/lpc43_sdmmc.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2012 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_SDMMC_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_SDMMC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/************************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ************************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* MCI register offsets (with respect to the MCI base) ******************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define LPC43_SDMMC_CTRL_OFFSET          0x0000 </span><span class="comment">/* Control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_PWREN_OFFSET         0x0004 </span><span class="comment">/* Power Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CLKDIV_OFFSET        0x0008 </span><span class="comment">/* Clock-divider register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CLKSRC_OFFSET        0x000c </span><span class="comment">/* Clock-source register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CLKENA_OFFSET        0x0010 </span><span class="comment">/* Clock-enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_TMOUT_OFFSET         0x0014 </span><span class="comment">/* Time-out register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CTYPE_OFFSET         0x0018 </span><span class="comment">/* Card-type register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BLKSIZ_OFFSET        0x001c </span><span class="comment">/* Block-size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BYTCNT_OFFSET        0x0020 </span><span class="comment">/* Byte-count register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_INTMASK_OFFSET       0x0024 </span><span class="comment">/* Interrupt-mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CMDARG_OFFSET        0x0028 </span><span class="comment">/* Command-argument register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CMD_OFFSET           0x002c </span><span class="comment">/* Command register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP0_OFFSET         0x0030 </span><span class="comment">/* Response-0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP1_OFFSET         0x0034 </span><span class="comment">/* Response-1 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP2_OFFSET         0x0038 </span><span class="comment">/* Response-2 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP3_OFFSET         0x003c </span><span class="comment">/* Response-3 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_MINTSTS_OFFSET       0x0040 </span><span class="comment">/* Masked interrupt-status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RINTSTS_OFFSET       0x0044 </span><span class="comment">/* Raw interrupt-status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_STATUS_OFFSET        0x0048 </span><span class="comment">/* Status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_FIFOTH_OFFSET        0x004c </span><span class="comment">/* FIFO threshold register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CDETECT_OFFSET       0x0050 </span><span class="comment">/* Card-detect register value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_WRTPRT_OFFSET        0x0054 </span><span class="comment">/* Write-protect register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span>                                                <span class="comment">/* 0x58: Reserved */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define LPC43_SDMMC_TCBCNT_OFFSET        0x005c </span><span class="comment">/* Transferred CIU card byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_TBBCNT_OFFSET        0x0060 </span><span class="comment">/* Transferred cpu/DMA to/from BIU-FIFO byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DEBNCE_OFFSET        0x0064 </span><span class="comment">/* Debounce count register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span>                                                <span class="comment">/* 0x0068-0x0074: Reserved */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define LPC43_SDMMC_RSTN_OFFSET          0x0078 </span><span class="comment">/* Hardware Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BMOD_OFFSET          0x0080 </span><span class="comment">/* Bus Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_PLDMND_OFFSET        0x0084 </span><span class="comment">/* Poll Demand Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DBADDR_OFFSET        0x0088 </span><span class="comment">/* Descriptor List Base Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_IDSTS_OFFSET         0x008c </span><span class="comment">/* Internal DMAC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_IDINTEN_OFFSET       0x0090 </span><span class="comment">/* Internal DMAC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DSCADDR_OFFSET       0x0094 </span><span class="comment">/* Current Host Descriptor Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BUFADDR_OFFSET       0x0098 </span><span class="comment">/* Current Buffer Descriptor Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span>                                                <span class="comment">/* 0x009c-0x00ff: Reserved */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define LPC43_SDMMC_DATA_OFFSET          0x0100 </span><span class="comment">/* Data FIFO read/write (&gt;=) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* MCI register (virtual) addresses *************************************************************/</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define LPC43_SDMMC_CTRL                 (LPC43_SDMMC_BASE+LPC43_SDMMC_CTRL_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_PWREN                (LPC43_SDMMC_BASE+LPC43_SDMMC_PWREN_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CLKDIV               (LPC43_SDMMC_BASE+LPC43_SDMMC_CLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CLKSRC               (LPC43_SDMMC_BASE+LPC43_SDMMC_CLKSRC_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CLKENA               (LPC43_SDMMC_BASE+LPC43_SDMMC_CLKENA_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_TMOUT                (LPC43_SDMMC_BASE+LPC43_SDMMC_TMOUT_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CTYPE                (LPC43_SDMMC_BASE+LPC43_SDMMC_CTYPE_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BLKSIZ               (LPC43_SDMMC_BASE+LPC43_SDMMC_BLKSIZ_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BYTCNT               (LPC43_SDMMC_BASE+LPC43_SDMMC_BYTCNT_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_INTMASK              (LPC43_SDMMC_BASE+LPC43_SDMMC_INTMASK_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CMDARG               (LPC43_SDMMC_BASE+LPC43_SDMMC_CMDARG_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CMD                  (LPC43_SDMMC_BASE+LPC43_SDMMC_CMD_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP0                (LPC43_SDMMC_BASE+LPC43_SDMMC_RESP0_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP1                (LPC43_SDMMC_BASE+LPC43_SDMMC_RESP1_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP2                (LPC43_SDMMC_BASE+LPC43_SDMMC_RESP2_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RESP3                (LPC43_SDMMC_BASE+LPC43_SDMMC_RESP3_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_MINTSTS              (LPC43_SDMMC_BASE+LPC43_SDMMC_MINTSTS_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RINTSTS              (LPC43_SDMMC_BASE+LPC43_SDMMC_RINTSTS_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_STATUS               (LPC43_SDMMC_BASE+LPC43_SDMMC_STATUS_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_FIFOTH               (LPC43_SDMMC_BASE+LPC43_SDMMC_FIFOTH_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_CDETECT              (LPC43_SDMMC_BASE+LPC43_SDMMC_CDETECT_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_WRTPRT               (LPC43_SDMMC_BASE+LPC43_SDMMC_WRTPRT_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_TCBCNT               (LPC43_SDMMC_BASE+LPC43_SDMMC_TCBCNT_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_TBBCNT               (LPC43_SDMMC_BASE+LPC43_SDMMC_TBBCNT_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_TBBCNT               (LPC43_SDMMC_BASE+LPC43_SDMMC_TBBCNT_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DEBNCE               (LPC43_SDMMC_BASE+LPC43_SDMMC_DEBNCE_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DEBNCE               (LPC43_SDMMC_BASE+LPC43_SDMMC_DEBNCE_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_RSTN                 (LPC43_SDMMC_BASE+LPC43_SDMMC_RSTN_OFFSET)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BMOD                 (LPC43_SDMMC_BASE+LPC43_SDMMC_BMOD_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_PLDMND               (LPC43_SDMMC_BASE+LPC43_SDMMC_PLDMND_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DBADDR               (LPC43_SDMMC_BASE+LPC43_SDMMC_DBADDR_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_IDSTS                (LPC43_SDMMC_BASE+LPC43_SDMMC_IDSTS_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_IDINTEN              (LPC43_SDMMC_BASE+LPC43_SDMMC_IDINTEN_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DSCADDR              (LPC43_SDMMC_BASE+LPC43_SDMMC_DSCADDR_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_BUFADDR              (LPC43_SDMMC_BASE+LPC43_SDMMC_BUFADDR_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_SDMMC_DATA                 (LPC43_SDMMC_BASE+LPC43_SDMMC_DATA_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* MCI register bit definitions *****************************************************************/</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Control register CTRL */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SDMMC_CTRL_CNTLRRESET            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Reset Module controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_FIFORESET             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Reset to data FIFO To reset FIFO pointers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_DMARESET              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Reset internal DMA interface control logic */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 3:  Reserved */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SDMMC_CTRL_INTENABLE             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Enable interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 5:  Reserved */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SDMMC_CTRL_READWAIT              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Assert read wait */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_SENDIRQRESP           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Send auto IRQ response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_ABORTREAD             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Reset data state-machine (suspend sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_SENDCCSD              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Send CCSD to CE-ATA device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_AUTOSTOP              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Send STOP after CCSD to CE-ATA device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_CEATAINT              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: CE-ATA device interrupts enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 12-15:  Reserved */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SDMMC_CTRL_CDVA0                 (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Controls SD_VOLT0 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_CDVA1                 (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Controls SD_VOLT1 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CTRL_CDVA2                 (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Controls SD_VOLT2 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 19-23:  Reserved */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                                   <span class="comment">/* Bit 24: Reserved - always write it as 0 */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SDMMC_CTRL_INTDMA                (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: SD/MMC DMA use */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 26-31:  Reserved */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Power Enable Register (PWREN) */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SDMMC_PWREN                      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Power on/off switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* Bits 1-31:  Reserved */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Clock divider register CLKDIV */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SDMMC_CLKDIV0_SHIFT               (0)       </span><span class="comment">/* Bits 0-7: Clock divider 0 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV0_MASK                (255 &lt;&lt; SDMMC_CLKDIV0_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV1_SHIFT               (8)       </span><span class="comment">/* Bits 8-15: Clock divider 1 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV1_MASK                (255 &lt;&lt; SDMMC_CLKDIV1_SHIFT)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV2_SHIFT               (16)      </span><span class="comment">/* Bits 16-23: Clock divider 2 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV2_MASK                (255 &lt;&lt; SDMMC_CLKDIV2_SHIFT)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV3_SHIFT               (24)      </span><span class="comment">/* Bits 24-31: Clock divider 3 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKDIV3_MASK                (255 &lt;&lt; SDMMC_CLKDIV3_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Clock source register CLKSRC */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SDMMC_CLKSRC_SHIFT                (0)       </span><span class="comment">/* Bits 0-1: Clock divider source for SD card */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CLKSRC_MASK                 (3 &lt;&lt; SDMMC_CLKSRC_SHIFT)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_CLKSRC_CLKDIV0            (0 &lt;&lt; SDMMC_CLKSRC_SHIFT) </span><span class="comment">/* Clock divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_CLKSRC_CLKDIV1            (1 &lt;&lt; SDMMC_CLKSRC_SHIFT) </span><span class="comment">/* Clock divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_CLKSRC_CLKDIV2            (2 &lt;&lt; SDMMC_CLKSRC_SHIFT) </span><span class="comment">/* Clock divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_CLKSRC_CLKDIV3            (3 &lt;&lt; SDMMC_CLKSRC_SHIFT) </span><span class="comment">/* Clock divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31:  Reserved */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* Clock enable register CLKENA */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SDMMC_CLKENA_EMABLE               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 1-15:  Reserved */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SDMMC_CLKENA_LOWPOWER             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Low-power mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 17-31:  Reserved */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*Timeout register TMOUT */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SDMMC_TMOUT_RESPONSE_SHIFT        (0)       </span><span class="comment">/* Bits 0-7: Response timeout value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_TMOUT_RESPONSE_MASK         (255 &lt;&lt; SDMMC_TMOUT_RESPONSE_SHIFT)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_TMOUT_DATA_SHIFT            (8)       </span><span class="comment">/* Bits 8-31: Data Read Timeout value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_TMOUT_DATA_MASK             (0x00ffffff &lt;&lt; SDMMC_TMOUT_DATA_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* Card type register CTYPE */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SDMMC_CTYPE_WIDTH4                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  4-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 1-15:  Reserved */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SDMMC_CTYPE_WIDTH8                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: 8-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 17-31:  Reserved */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Blocksize register BLKSIZ */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SDMMC_BLKSIZ_SHIFT                (0)       </span><span class="comment">/* Bits 0-15: Block size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BLKSIZ_MASK                 (0xffff &lt;&lt; SDMMC_BLKSIZ_SHIFT)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 16-31:  Reserved */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* Interrupt mask register INTMASK</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * Masked interrupt status register MINTSTS</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * Raw interrupt status register RINTSTS</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDMMC_INT_CDET                    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Card detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_RE                      (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Response error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_CDONE                   (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Command done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_DTO                     (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Data transfer over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_TXDR                    (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Transmit FIFO data request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_RXDR                    (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Receive FIFO data request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_RCRC                    (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Response CRC error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_DCRC                    (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Data CRC error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_RTO                     (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Response timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_DRTO                    (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Data read timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_HTO                     (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Data starvation-by-cpu timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_FRUN                    (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: FIFO underrun/overrun error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_HLE                     (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Hardware locked write error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_SBE                     (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Start-bit error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_ACD                     (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Auto command done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_EBE                     (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: End-bit error (read)/Write no CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_INT_SDIO                    (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Mask SDIO interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 17-31: Reserved */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SDMMC_INT_ALL                     (0x1ffff)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* Command register CMD */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SDMMC_CMD_CMDINDEX_SHIFT          (0)       </span><span class="comment">/* Bits 0-5: 5:0 Command index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_CMDINDEX_MASK           (63 &lt;&lt; SDMMC_CMD_CMDINDEX_SHIFT)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_RESPONSE                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Response expected from card */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_LONGRESP                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Long response expected from card */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_RESPCRC                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Check response CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_DATAXFREXPTD            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Data transfer expected (read/write) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_WRITE                   (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Write to card */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_XFRMODE                 (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Stream data transfer command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_AUTOSTOP                (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Send stop command at end of data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_WAITPREV                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Wait previous transfer complete before sending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_STOPABORT               (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Stop current data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_SENDINIT                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Send initialization sequence before command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 16-20:  Reserved */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SDMMC_CMD_UPDCLOCK                (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Update clock register value (no command) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_READCEATA               (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Performing read access on CE-ATA device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_CCSEXPTD                (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Expect command completion from CE-ATA device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_ENABOOT                 (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Enable Boot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_BACKEXPTED              (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Expect Boot Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_DISBOOT                 (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Disable Boot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_BOOTMODE                (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Boot Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_CMD_VSWITCH                 (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Voltage switch bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 29-30:  Reserved */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SDMMC_CMD_STARTCMD                (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Start command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* Status register STATUS */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SDMMC_STATUS_RXWMARK              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  FIFO reached Receive watermark level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_TXWMARK              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  FIFO reached Transmit watermark level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_FIFOEMPTY            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  FIFO is empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_FIFOFULL             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  FIFO is full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_FSMSTATE_SHIFT       (4)       </span><span class="comment">/* Bits 4-7: 7:4 Command FSM states */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_FSMSTATE_MASK        (15 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_IDLE      (0  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_INIT      (1  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Send init sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_TXSTART   (2  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Tx cmd start bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_TXTXBIT   (3  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Tx cmd tx bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_TXCMDARG  (4  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Tx cmd index + arg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_TXCMDCRC  (5  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Tx cmd crc7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_TXEND     (6  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Tx cmd end bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXSTART   (7  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp start bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXIRQ     (8  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp IRQ response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXTXBIT   (9  &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp tx bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXCMD     (10 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp cmd idx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXRESP    (11 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXRESPCRC (12 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp crc7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_RXEND     (13 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Rx resp end bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_WAITNCC   (14 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Cmd path wait NCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_STATUS_FSMSTATE_WAITTURN  (15 &lt;&lt; SDMMC_STATUS_FSMSTATE_SHIFT) </span><span class="comment">/* Wait; CMD-to-resp turnaround */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_DAT3                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  DAT3=1: Card present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_DATABUSY             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Card data busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_MCBUSY               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Data transmit/receive state machine busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_RESPINDEX_SHIFT      (11)      </span><span class="comment">/* Bits 11-16: Index of previous response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_RESPINDEX_MASK       (63 &lt;&lt; SDMMC_STATUS_RESPINDEX_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_FIFOCOUNT_SHIFT      (17)      </span><span class="comment">/* Bits 17-29: FIFO count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_FIFOCOUNT_MASK       (0x1fff &lt;&lt; SDMMC_STATUS_FIFOCOUNT_SHIFT)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_DMAACK               (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: DMA acknowledge signal state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_STATUS_DMAREQ               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: DMA request signal state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* FIFO threshold register FIFOTH */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SDMMC_FIFOTH_TXWMARK_SHIFT        (0)       </span><span class="comment">/* Bits 0-11: FIFO threshold level when transmitting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_FIFOTH_TXWMARK_MASK         (0xfff &lt;&lt; SDMMC_FIFOTH_TXWMARK_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 12-15: Reserved */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SDMMC_FIFOTH_RXWMARK_SHIFT        (16)      </span><span class="comment">/* Bits 16-27: FIFO threshold level when receiving */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_FIFOTH_RXWMARK_MASK         (0xfff &lt;&lt; SDMMC_FIFOTH_RXWMARK_SHIFT)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_FIFOTH_DMABURST_SHIFT       (28)      </span><span class="comment">/* Bits 28-30: Burst size for multiple transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_FIFOTH_DMABURST_MASK        (7 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_1XFR      (0 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 1 transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_4XFRS     (1 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 4 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_8XFRS     (2 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 8 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_16XFRS    (3 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 16 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_32XFRS    (4 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 32 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_64XFRS    (5 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 64 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_128XFRS   (6 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 128 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_FIFOTH_DMABURST_256XFRS   (7 &lt;&lt; SDMMC_FIFOTH_DMABURST_SHIFT) </span><span class="comment">/* 256 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 31: Reserved */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* Card detect register CDETECT */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SDMMC_CDETECT_NOTPRESENT          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Card detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 1-31: Reserved */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Write protect register WRTPRT */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SDMMC_WRTPRT_PROTECTED            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Write protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 1-31: Reserved */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* Debounce count register */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SDMMC_DEBNCE_MASK                 0x00ffffff </span><span class="comment">/* Bits 0-23: Debounce count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span>                                                     <span class="comment">/* Bit 24-31: Reserved */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* Hardware Reset */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SDMMC_RSTN                        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Hardware reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 1-31: Reserved */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Bus Mode Register */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SDMMC_BMOD_SWR                    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BMOD_FB                     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Fixed Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BMOD_DSL_SHIFT              (2)       </span><span class="comment">/* Bits 2-6: Descriptor Skip Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BMOD_DSL_MASK               (31 &lt;&lt; SDMMC_BMOD_DSL_SHIFT)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BMOD_DE                     (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  SD/MMC DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BMOD_PBL_SHIFT              (8)       </span><span class="comment">/* Bits 8-10: Programmable Burst Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_BMOD_PBL_MASK               (7 &lt;&lt; SDMMC_BMOD_PBL_SHIFT)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_1XFRS            (0 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 1 transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_4XFRS            (1 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 4 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_8XFRS            (2 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 8 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_16XFRS           (3 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 16 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_32XFRS           (4 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 32 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_64XFRS           (5 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 64 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_128XFRS          (6 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 128 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_BMOD_PBL_256XFRS          (7 &lt;&lt; SDMMC_BMOD_PBL_SHIFT) </span><span class="comment">/* 256 transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 11-31: Reserved */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* Internal DMAC Status Register */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define SDMMC_IDSTS_TI                    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transmit Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_RI                    (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Receive Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_FBE                   (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Fatal Bus Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 3:  Reserved */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SDMMC_IDSTS_DU                    (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Descriptor Unavailable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_CES                   (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Card Error Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 6-7: Reserved */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SDMMC_IDSTS_NIS                   (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Normal Interrupt Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_AIS                   (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Abnormal Interrupt Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_EB_SHIFT              (10)      </span><span class="comment">/* Bits 10-12: Error Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_EB_MASK               (7 &lt;&lt; SDMMC_IDSTS_EB_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_EB_TXHABORT         (1 &lt;&lt; SDMMC_IDSTS_EB_SHIFT) </span><span class="comment">/* Host Abort received during transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_EB_RXHABORT         (2 &lt;&lt; SDMMC_IDSTS_EB_SHIFT) </span><span class="comment">/* Host Abort received during reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_FSM_SHIFT             (13)      </span><span class="comment">/* Bits 13-16: DMAC state machine present state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDSTS_FSM_MASK              (15 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMAIDLE         (0 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DMA_IDLE*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMASUSP         (1 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DMA_SUSPEND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DESCRD          (2 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DESC_RD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DESCCHK         (3 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DESC_CHK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMARDREQW       (4 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DMA_RD_REQ_WAIT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMAWRREQW       (5 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DMA_WR_REQ_WAIT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMARD           (6 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DMA_RD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMAWR           (7 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DMA_WR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDMMC_IDSTS_FSM_DMACLOSE        (8 &lt;&lt; SDMMC_IDSTS_FSM_SHIFT) </span><span class="comment">/* DESC_CLOSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 17-31: Reserved */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Internal DMAC Interrupt Enable Register */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define SDMMC_IDINTEN_</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDINTEN_TI                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transmit Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDINTEN_RI                  (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Receive Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDINTEN_FBE                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Fatal Bus Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 3:  Reserved */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SDMMC_IDINTEN_DU                  (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Descriptor Unavailable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDINTEN_CES                 (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Card Error Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 6-7: Reserved */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define SDMMC_IDINTEN_NIS                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Normal Interrupt Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDMMC_IDINTEN_AIS                 (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Abnormal Interrupt Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 10-31: Reserved */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/************************************************************************************************</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> ************************************************************************************************/</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/************************************************************************************************</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> ************************************************************************************************/</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/************************************************************************************************</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> ************************************************************************************************/</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_SDMMC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
