
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.10

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: a[0] (input port clocked by core_clock)
Endpoint: product[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ a[0] (in)
                                         a[0] (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.22    0.22    0.19    0.39 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.22    0.00    0.39 ^ _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.10    0.21    0.24    0.63 ^ _691_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net18 (net)
                  0.21    0.00    0.63 ^ output18/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    1.19 ^ output18/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         product[0] (net)
                  0.07    0.00    1.19 ^ product[0] (out)
                                  1.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.13    0.16    0.18    0.38 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.16    0.00    0.38 v _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.17    0.23    0.61 v _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _000_ (net)
                  0.17    0.00    0.61 v _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.14    0.75 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.18    0.00    0.75 ^ _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    1.02 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    1.02 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.20    1.21 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.09    0.00    1.21 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.41 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.41 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.52    1.92 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.19    0.00    1.92 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.01 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.10    0.00    2.01 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.53    2.54 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.17    0.00    2.54 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.45    2.99 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.16    0.00    2.99 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.07 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.09    0.00    3.07 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.16    0.35    3.42 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _447_ (net)
                  0.16    0.00    3.42 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.13    3.55 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.17    0.00    3.55 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.15    0.09    3.64 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.15    0.00    3.64 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.20    0.39    4.03 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _020_ (net)
                  0.20    0.00    4.03 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.26    4.29 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.29 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.35    0.24    4.54 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.35    0.00    4.54 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.22    4.76 ^ _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.13    0.00    4.76 ^ _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     1    0.11    0.27    0.19    4.95 v _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         net23 (net)
                  0.27    0.00    4.95 v output23/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.76    5.70 v output23/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         product[14] (net)
                  0.14    0.00    5.70 v product[14] (out)
                                  5.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                  4.10   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.13    0.16    0.18    0.38 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.16    0.00    0.38 v _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.17    0.23    0.61 v _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _000_ (net)
                  0.17    0.00    0.61 v _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.14    0.75 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.18    0.00    0.75 ^ _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    1.02 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    1.02 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.20    1.21 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.09    0.00    1.21 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.41 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.41 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.52    1.92 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.19    0.00    1.92 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.01 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.10    0.00    2.01 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.53    2.54 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.17    0.00    2.54 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.45    2.99 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.16    0.00    2.99 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.07 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.09    0.00    3.07 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.16    0.35    3.42 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _447_ (net)
                  0.16    0.00    3.42 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.13    3.55 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.17    0.00    3.55 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.15    0.09    3.64 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.15    0.00    3.64 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.20    0.39    4.03 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _020_ (net)
                  0.20    0.00    4.03 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.26    4.29 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.29 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.35    0.24    4.54 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.35    0.00    4.54 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.22    4.76 ^ _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.13    0.00    4.76 ^ _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     1    0.11    0.27    0.19    4.95 v _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         net23 (net)
                  0.27    0.00    4.95 v output23/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.76    5.70 v output23/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         product[14] (net)
                  0.14    0.00    5.70 v product[14] (out)
                                  5.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                  4.10   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.34586763381958

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8378

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2688690721988678

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9211

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.7048

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.0952

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
71.785163

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.61e-02   1.83e-02   1.00e-07   4.44e-02 100.0%
Clock                  0.00e+00   0.00e+00   2.16e-07   2.16e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.61e-02   1.83e-02   3.17e-07   4.44e-02 100.0%
                          58.8%      41.2%       0.0%
