=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x1 =====================
=============================================================================
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x1 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x2 =====================
=============================================================================
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x2 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
TMEM Load[1] + Store[0] Latency: 16 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x4 =====================
=============================================================================
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x4 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
TMEM Load[1] + Store[0] Latency: 18 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x8 =====================
=============================================================================
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x8 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
TMEM Load[1] + Store[0] Latency: 22 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x16 =====================
=============================================================================
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x16 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
TMEM Load[1] + Store[0] Latency: 30 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x32 =====================
=============================================================================
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x32 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
TMEM Load[1] + Store[0] Latency: 46 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x64 =====================
=============================================================================
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
=============================================================================
=========== Test tcgen05.ld+st.sync.aligned.32x32b.x64 ==================
=============================================================================
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
TMEM Load[1] + Store[0] Latency: 78 clock cycles
  
  
