User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/SRAM/2048KB/2048KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 16
 - Row Activation   : 1 / 64
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.510mm x 1.055mm = 1.593mm^2
 |--- Mat Area      = 23.587um x 65.961um = 1555.832um^2   (74.414%)
 |--- Subarray Area = 11.794um x 31.144um = 367.296um^2   (78.803%)
 - Area Efficiency = 74.414%
Timing:
 -  Read Latency = 1.154ns
 |--- H-Tree Latency = 767.028ps
 |--- Mat Latency    = 386.527ps
    |--- Predecoder Latency = 117.850ps
    |--- Subarray Latency   = 268.678ps
       |--- Row Decoder Latency = 145.046ps
       |--- Bitline Latency     = 71.214ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 90.313ps
 - Write Latency = 770.041ps
 |--- H-Tree Latency = 383.514ps
 |--- Mat Latency    = 386.527ps
    |--- Predecoder Latency = 117.850ps
    |--- Subarray Latency   = 268.678ps
       |--- Row Decoder Latency = 145.046ps
       |--- Charge Latency      = 57.379ps
 - Read Bandwidth  = 74.786GB/s
 - Write Bandwidth = 59.551GB/s
Power:
 -  Read Dynamic Energy = 62.400pJ
 |--- H-Tree Dynamic Energy = 49.919pJ
 |--- Mat Dynamic Energy    = 0.780pJ per mat
    |--- Predecoder Dynamic Energy = 0.024pJ
    |--- Subarray Dynamic Energy   = 0.189pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Senseamp Dynamic Energy    = 0.006pJ
       |--- Mux Dynamic Energy         = 0.006pJ
       |--- Precharge Dynamic Energy   = 0.054pJ
 - Write Dynamic Energy = 54.081pJ
 |--- H-Tree Dynamic Energy = 49.919pJ
 |--- Mat Dynamic Energy    = 0.260pJ per mat
    |--- Predecoder Dynamic Energy = 0.024pJ
    |--- Subarray Dynamic Energy   = 0.059pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Mux Dynamic Energy         = 0.006pJ
 - Leakage Power = 229.041uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 223.673nW per mat

Finished!
