<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/Buses/bus.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/ALUCPU.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/RegFile.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/SignExtendSelector.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/constants.vh<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/control_alu.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/control_branch.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/control_bypass_ex.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/control_main.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/control_stall_id.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/cpu.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/mem_read_selector.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/mem_write_selector.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/CPU/signExtend.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/GPIO/buttonModule.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/GPIO/cpuTimer.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/GPIO/seven_segment.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/GPIO/uart.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/GPIO/uartController.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/Memories/flash.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/Memories/flashController.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/Memories/memory.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/Memories/programMemory.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/Memories/ramMemory.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/config.vh<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/gowin_rpll/gowin_rpll_ram.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenI2C/i2c.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenI2C/i2capi.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenI2C/screen.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenI2C/textEngine.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenVGA/VGAMod.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenVGA/gowin_dpb/gowin_dpb.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenVGA/gowin_osc/gowin_osc.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenVGA/gowin_rpll/gowin_rpll.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/screenVGA/gowin_sp/gowin_sp.v<br>
/Users/panagiotisnanousis/Downloads/RiscY-ram/RISCY/src/soc.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec  8 16:11:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.817s, Elapsed time = 0h 0m 0.825s, Peak memory usage = 117.625MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.118s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 118.562MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.056s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 118.844MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.116s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 118.938MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.161s, Elapsed time = 0h 0m 0.162s, Peak memory usage = 119.469MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 119.641MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 119.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 119.734MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.201s, Elapsed time = 0h 0m 0.201s, Peak memory usage = 120.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.051s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 120.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.075s, Elapsed time = 0h 0m 0.076s, Peak memory usage = 120.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 22s, Elapsed time = 0h 0m 22s, Peak memory usage = 203.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.174s, Elapsed time = 0h 0m 0.174s, Peak memory usage = 203.844MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.223s, Elapsed time = 0h 0m 0.226s, Peak memory usage = 238.141MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 24s, Elapsed time = 0h 0m 24s, Peak memory usage = 238.141MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2843</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>304</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>433</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1929</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6514</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>871</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2433</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3210</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>312</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>312</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPX9B</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6844(6532 LUT, 312 ALU) / 8640</td>
<td>80%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2843 / 6771</td>
<td>42%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6771</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2843 / 6771</td>
<td>42%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>16 / 26</td>
<td>62%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.5</td>
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.734</td>
<td>148.5</td>
<td>0.000</td>
<td>3.367</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.734</td>
<td>148.5</td>
<td>0.000</td>
<td>3.367</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>26.936</td>
<td>37.1</td>
<td>0.000</td>
<td>13.468</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>20.202</td>
<td>49.5</td>
<td>0.000</td>
<td>10.101</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>23.805(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>40.073(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>97.100(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/data_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>107.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>108.471</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>732</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>109.197</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/data_rd_1_s0/CLK</td>
</tr>
<tr>
<td>109.655</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>ramData_inst/data_rd_1_s0/Q</td>
</tr>
<tr>
<td>110.615</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s7/I0</td>
</tr>
<tr>
<td>111.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s7/F</td>
</tr>
<tr>
<td>112.607</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s3/I0</td>
</tr>
<tr>
<td>113.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s3/F</td>
</tr>
<tr>
<td>114.599</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s1/I1</td>
</tr>
<tr>
<td>115.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s1/F</td>
</tr>
<tr>
<td>116.658</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s0/I0</td>
</tr>
<tr>
<td>117.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_1_s0/F</td>
</tr>
<tr>
<td>118.650</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2154</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>111.837</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>111.807</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td>111.407</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.195, 44.376%; route: 4.800, 50.776%; tC2Q: 0.458, 4.848%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/data_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>107.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>108.471</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>732</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>109.197</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/data_rd_2_s0/CLK</td>
</tr>
<tr>
<td>109.655</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>ramData_inst/data_rd_2_s0/Q</td>
</tr>
<tr>
<td>110.615</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s7/I0</td>
</tr>
<tr>
<td>111.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s7/F</td>
</tr>
<tr>
<td>112.607</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s3/I0</td>
</tr>
<tr>
<td>113.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s3/F</td>
</tr>
<tr>
<td>114.599</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s1/I1</td>
</tr>
<tr>
<td>115.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s1/F</td>
</tr>
<tr>
<td>116.658</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s0/I0</td>
</tr>
<tr>
<td>117.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_2_s0/F</td>
</tr>
<tr>
<td>118.650</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2154</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>111.837</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>111.807</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td>111.407</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.195, 44.376%; route: 4.800, 50.776%; tC2Q: 0.458, 4.848%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/data_rd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>107.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>108.471</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>732</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>109.197</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/data_rd_3_s0/CLK</td>
</tr>
<tr>
<td>109.655</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>ramData_inst/data_rd_3_s0/Q</td>
</tr>
<tr>
<td>110.615</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s7/I0</td>
</tr>
<tr>
<td>111.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s7/F</td>
</tr>
<tr>
<td>112.607</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s3/I0</td>
</tr>
<tr>
<td>113.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s3/F</td>
</tr>
<tr>
<td>114.599</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s1/I1</td>
</tr>
<tr>
<td>115.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s1/F</td>
</tr>
<tr>
<td>116.658</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s0/I0</td>
</tr>
<tr>
<td>117.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_3_s0/F</td>
</tr>
<tr>
<td>118.650</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2154</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>111.837</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/CLK</td>
</tr>
<tr>
<td>111.807</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td>111.407</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.195, 44.376%; route: 4.800, 50.776%; tC2Q: 0.458, 4.848%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/data_rd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>107.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>108.471</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>732</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>109.197</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/data_rd_4_s0/CLK</td>
</tr>
<tr>
<td>109.655</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>ramData_inst/data_rd_4_s0/Q</td>
</tr>
<tr>
<td>110.615</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s7/I0</td>
</tr>
<tr>
<td>111.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s7/F</td>
</tr>
<tr>
<td>112.607</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s3/I0</td>
</tr>
<tr>
<td>113.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s3/F</td>
</tr>
<tr>
<td>114.599</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s1/I1</td>
</tr>
<tr>
<td>115.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s1/F</td>
</tr>
<tr>
<td>116.658</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s0/I0</td>
</tr>
<tr>
<td>117.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_4_s0/F</td>
</tr>
<tr>
<td>118.650</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2154</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>111.837</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/CLK</td>
</tr>
<tr>
<td>111.807</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td>111.407</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.195, 44.376%; route: 4.800, 50.776%; tC2Q: 0.458, 4.848%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/data_rd_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>107.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>108.471</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>732</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>109.197</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/data_rd_5_s0/CLK</td>
</tr>
<tr>
<td>109.655</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>ramData_inst/data_rd_5_s0/Q</td>
</tr>
<tr>
<td>110.615</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s7/I0</td>
</tr>
<tr>
<td>111.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s7/F</td>
</tr>
<tr>
<td>112.607</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s3/I0</td>
</tr>
<tr>
<td>113.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s3/F</td>
</tr>
<tr>
<td>114.599</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s1/I1</td>
</tr>
<tr>
<td>115.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s1/F</td>
</tr>
<tr>
<td>116.658</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s0/I0</td>
</tr>
<tr>
<td>117.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_out_new_5_s0/F</td>
</tr>
<tr>
<td>118.650</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2154</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>111.837</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_5_s0/CLK</td>
</tr>
<tr>
<td>111.807</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
<tr>
<td>111.407</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.195, 44.376%; route: 4.800, 50.776%; tC2Q: 0.458, 4.848%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
