# Reading D:/SOFTWARE/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# OpenFile E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/CPU_tb.mpf
# Loading project CPU_tb
vsim -novopt work.CPU_tb
# vsim -gui E:\UCLA\Codes\zyd_github\RISCV_OoO_CPU\sim\CPU_tb.mpf 
# Start time: 20:19:14 on Dec 07,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.instructionMemory
# Loading work.IF_ID_Reg
# Loading work.Decode
# Loading work.controller
# Loading work.immGen
# Loading work.ID_EX_Reg
# Loading work.Rename
# Loading work.ROB
# Loading work.ARF
# Loading work.LSQ
# Loading work.Unified_Issue_Queue
# Loading work.ALU
# Loading work.EX_MEM_Reg
# Loading work.LSU
# Loading work.DataMemory
# Loading work.MEM_Comp_Reg
do top_wave.do
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =         15, renamed reg is p36
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
add wave -position 66  sim:/CPU_tb/cpu/FU_read_flag_com
add wave -position 67  sim:/CPU_tb/cpu/FU_write_flag_com
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =         15, renamed reg is p36
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
quit -sim
# Compile of CPU.v was successful.
vsim -novopt work.CPU_tb
# vsim 
# Start time: 20:32:36 on Dec 07,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.CPU_tb
# Refreshing E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/work.CPU
# Loading work.CPU
# Loading work.instructionMemory
# Loading work.IF_ID_Reg
# Loading work.Decode
# Loading work.controller
# Loading work.immGen
# Loading work.ID_EX_Reg
# Loading work.Rename
# Loading work.ROB
# Loading work.ARF
# Loading work.LSQ
# Loading work.Unified_Issue_Queue
# Loading work.ALU
# Loading work.EX_MEM_Reg
# Loading work.LSU
# Loading work.DataMemory
# Loading work.MEM_Comp_Reg
do top_wave.do
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =         15, renamed reg is p36
# reg p 6 =          0, renamed reg is p37
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
add wave -position 30  sim:/CPU_tb/cpu/reg_update_ARF_1
add wave -position 31  sim:/CPU_tb/cpu/reg_update_ARF_2
add wave -position 32  sim:/CPU_tb/cpu/value_update_ARF_1
add wave -position 33  sim:/CPU_tb/cpu/value_update_ARF_2
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =         15, renamed reg is p36
# reg p 6 =          0, renamed reg is p37
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
add wave -position 29  sim:/CPU_tb/cpu/FU_write_flag_com
add wave -position 30  sim:/CPU_tb/cpu/FU_read_flag_com
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =         15, renamed reg is p36
# reg p 6 =          0, renamed reg is p37
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
quit -sim
# Compile of CPU.v was successful.
# Compile of ROB.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.CPU_tb
# vsim 
# Start time: 20:51:16 on Dec 07,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.CPU_tb
# Refreshing E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/work.CPU
# Loading work.CPU
# Loading work.instructionMemory
# Loading work.IF_ID_Reg
# Loading work.Decode
# Loading work.controller
# Loading work.immGen
# Loading work.ID_EX_Reg
# Loading work.Rename
# Refreshing E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/work.ROB
# Loading work.ROB
# Loading work.ARF
# Loading work.LSQ
# Loading work.Unified_Issue_Queue
# Loading work.ALU
# Loading work.EX_MEM_Reg
# Loading work.LSU
# Loading work.DataMemory
# Loading work.MEM_Comp_Reg
do top_wave.do
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# ** Error (suppressible): (vsim-3601) Iteration limit reached at time 165 ns.
# 
quit -sim
# Compile of CPU.v was successful.
vsim -novopt work.CPU_tb
# vsim 
# Start time: 20:54:37 on Dec 07,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.CPU_tb
# Refreshing E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/work.CPU
# Loading work.CPU
# Loading work.instructionMemory
# Loading work.IF_ID_Reg
# Loading work.Decode
# Loading work.controller
# Loading work.immGen
# Loading work.ID_EX_Reg
# Loading work.Rename
# Loading work.ROB
# Loading work.ARF
# Loading work.LSQ
# Loading work.Unified_Issue_Queue
# Loading work.ALU
# Loading work.EX_MEM_Reg
# Loading work.LSU
# Loading work.DataMemory
# Loading work.MEM_Comp_Reg
do top_wave.do
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =         15, renamed reg is p36
# reg p 6 =          0, renamed reg is p37
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
add wave -position 29  sim:/CPU_tb/cpu/FU_write_flag
add wave -position 30  sim:/CPU_tb/cpu/FU_write_flag_com
quit -sim
# Compile of CPU.v was successful.
# Compile of Mem_Comp_Reg.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of Mem_Comp_Reg.v was successful.
vsim -novopt work.CPU_tb
# vsim 
# Start time: 21:09:50 on Dec 07,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.CPU_tb
# Refreshing E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/work.CPU
# Loading work.CPU
# Loading work.instructionMemory
# Loading work.IF_ID_Reg
# Loading work.Decode
# Loading work.controller
# Loading work.immGen
# Loading work.ID_EX_Reg
# Loading work.Rename
# Loading work.ROB
# Loading work.ARF
# Loading work.LSQ
# Loading work.Unified_Issue_Queue
# Loading work.ALU
# Loading work.EX_MEM_Reg
# Loading work.LSU
# Loading work.DataMemory
# Refreshing E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/sim/work.MEM_Comp_Reg
# Loading work.MEM_Comp_Reg
do top_wave.do
run -all
# reg p 2 =          6, renamed reg is p32
# reg p 3 =         15, renamed reg is p33
# reg p 1 =         42, renamed reg is p34
# reg p 4 =         21, renamed reg is p35
# reg p32 =          0, renamed reg is p36
# reg p 6 =         15, renamed reg is p37
# reg p33 =          0, renamed reg is p38
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v(13)
#    Time: 400 ns  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at E:/UCLA/Codes/zyd_github/RISCV_OoO_CPU/src/CPU_tb.v line 13
