module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//

    // assign intermediate_result1 = compare? true: false;
    wire [7:0]r0,r1,r2;
    assign r0=(a<b)?a:b;
    assign r1=(c<r0)?c:r0;
    assign r2=(d<r1)?d:r1;
    assign min=r2;
endmodule
