<root><simulation><result_generated_time />2023-05-16 18:11:31<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 9, 'OX': 9, 'IY': 19, 'IX': 19, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />23887872<total_data_size_element />{'W': 294912, 'I': 46208, 'O': 20736}<total_data_reuse />{'W': 81, 'I': 516.9639889196676, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />32/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [24, 1, 1], 'O': [96, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], []], [[('K', 8)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('OY', 3)], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 3), ('K', 8)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('OX', 3)], [('K', 8), ('FY', 3), ('FX', 3), ('C', 4), ('C', 4)], []]<I />[[('OY', 3), ('OX', 3), ('OX', 3), ('K', 8), ('FY', 3)], [('FX', 3), ('C', 4), ('C', 4)], []]<O />[[], [('OY', 3), ('OX', 3), ('OX', 3), ('K', 8), ('FY', 3), ('FX', 3), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [3.0, 27, 1, 1], 'I': [32.0, 16.16, 1.0, 1.0], 'O': [8.0, 1, 144, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [504, 369664, 369664], 'O': [8, 165888, 165888], 'O_partial': [8, 165888, 0], 'O_final': [0, 0, 165888]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.98, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.09, 0.0], 'I': [0.98, 0.09, 0.0], 'O': [0.02, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 294912, 2359296], 'I': [504, 92416, 369664], 'O': [8, 165888, 165888], 'O_partial': [8, 165888, 0], 'O_final': [0, 0, 165888]}<total_unit_count />{'W': [768, 256, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 96, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [24, 24, 1, 1], 'O': [96, 96, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[746496, 46208], [46208, 46208], [46208, 0]]<O />[[(2965248, 2985984), (2985984, 2965248)], [(2965248, 2985984), (20736, 0)], [(0, 20736), (0, 0)]]<O_partial />[[(2965248, 2985984), (2985984, 2965248)], [(2965248, 2985984), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (20736, 0)], [(0, 20736), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[93312, 5776], [722, 722], [180, 0]]<O />[[(370656, 373248), (373248, 370656)], [(46332, 46656), (324, 0)], [(0, 81), (0, 0)]]<O_partial />[([370656, 373248], [373248, 370656]), ([46332, 46656], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [324, 0]), ([0, 81], [0, 0])]</mem_access_count_word><mac_count><active />23887872<idle />7962624</mac_count></basic_info><energy><total_energy />52629785.4<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[33.5, 143.1, 240.4]<O />[521.2, 9246.6, 107.9]</mem_energy_breakdown><MAC_energy><active_MAC />52218888.2<idle_MAC />398131.2<total />52617019.400000006</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5532<utilization_without_data_loading />0.6333<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.7376<mac_utilize_temporal_without_data_loading />0.8444</mac_array_utilization><latency><latency_cycle_with_data_loading />42170<latency_cycle_without_data_loading />36836<ideal_computing_cycle />31104<data_loading><load_cycle_total />5334<load_cycle_individual />{'W': [4, 4608, 0], 'I': [24, 722, 0]}<load_cycle_combined />{'W': 4608, 'I': 722}</data_loading><mem_stalling><mem_stall_cycle_total />5732<mem_stall_cycle_individual />{'W': [[-31103], [-31077, -26473], [-31104, -31104]], 'I': [[-31103], [-893, -141], [-31104, -31104]], 'O': [[-31104], [-31104, 0], [-30780, -31023]]}<mem_stall_cycle_shared />{'W': [[-31103], [-31077, 5732], [0, 0]], 'I': [[-31103], [-893, 5732], [0, 0]], 'O': [[-31104], [-31104, 0], [-30780, -31023]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [504, 369664, 369664], 'O': [8, 165888, 165888], 'O_partial': [8, 165888, 0], 'O_final': [0, 0, 165888]}<data_size_each_level_total />{'W': [2048, 2359296, 2359296], 'I': [12096, 369664, 369664], 'O': [768, 165888, 165888]}<loop_cycles_each_level />{'W': [27, 31104, 31104], 'I': [648, 31104, 31104], 'O': [1, 31104, 31104]}<top_ir_loop_size />{'W': [27, 1, 1], 'I': [24, 1, 1], 'O': [1, 144, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [75.9, 75.9], [75.9, 75.9]], 'I': [[8.0, 0.8], [18.7, 11.9], [11.9, 11.9]], 'O': [[8.0, 8.0], [768.0, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 75.9], [75.9, 75.9]], 'I': [[8.0, 18.7], [448.0, 11.9], [11.9, 11.9]], 'O': [[8.0, 8.0], [768.0, 768.0], [768.0, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [75.9, 75.9], [75.9, 0]], 'I': [[8.0, 18.7], [448.0, 11.9], [11.9, 0]], 'O': [[8.0, 8.0], [768.0, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [1297.2, 855.7], [87.7, 5.3]], 'I': [[8.0, 18.7], [1297.2, 855.7], [87.7, 5.3]], 'O': [[8.0, 8.0], [1297.2, 855.7], [87.7, 5.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 31104], [27, 27, 1152], [31104, 31104, 1]], 'I': [[1, 1, 31104], [27, 648, 48], [31104, 31104, 1]], 'O': [[1, 1, 31104], [1, 1, 31104], [31104, 31104, 1]]}<trans_time_real />{'W': [[0, 1, 31104], [[0, 27, 1152], [4, 27, 1152]], [[4608, 31104, 1], [1152, 31104, 1]]], 'I': [[0, 1, 31104], [[8, 648, 48], [24, 648, 48]], [[722, 31104, 1], [180, 31104, 1]]], 'O': [[0, 1, 31104], [[0, 1, 31104], [2, 1, 31104]], [[324, 31104, 1], [81, 31104, 1]]]}<single_stall_cycle />{'W': [[-1], [-27, -23], [-26496, -29952]], 'I': [[-1], [-19, -3], [-30382, -30924]], 'O': [[-1], [-1, 0], [-30780, -31023]]}<single_stall_count />{'W': [31103, 1151, 0], 'I': [31103, 47, 0], 'O': [31104, 31104, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [324, 0]}, 1: {'W': [4604, 0], 'I': [1128, 0], 'O': [31104, 324]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-31104, -31104], [-30780, -31104]], 1: [[5732, -31104], [0, -30780]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>