module hc(
	clk,
	input wire [7:0] a,
	input wire [7:0] b,
	output reg out);

always@(posedge clk)
begin
	if(rst) 
end

	always@()
	begin
		case(
		
	end

	

endmodule