<stg><name>dpu_keygen_Pipeline_VITIS_LOOP_40_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_31 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:2 %icmp_ln40 = icmp_eq  i9 %i_31, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:4 %add_ln40 = add i9 %i_31, i9 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln40 = br i1 %icmp_ln40, void %for.inc.i.split, void %VITIS_LOOP_41_2.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8192" op_0_bw="8192">
<![CDATA[
for.inc.i.split:0 %p_load = load i8192 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="9">
<![CDATA[
for.inc.i.split:2 %trunc_ln40 = trunc i9 %i_31

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc.i.split:3 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln40, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8192" op_0_bw="13">
<![CDATA[
for.inc.i.split:4 %zext_ln40 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i.split:5 %shl_ln40 = shl i8192 4294967295, i8192 %zext_ln40

]]></Node>
<StgValue><ssdm name="shl_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i.split:6 %xor_ln40 = xor i8192 %shl_ln40, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i.split:7 %and_ln40 = and i8192 %p_load, i8192 %xor_ln40

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i.split:8 %shl_ln40_1 = shl i8192 8380417, i8192 %zext_ln40

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i.split:9 %or_ln40 = or i8192 %and_ln40, i8192 %shl_ln40_1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.inc.i.split:10 %store_ln40 = store i8192 %or_ln40, i8192 %empty

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:11 %store_ln40 = store i9 %add_ln40, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:12 %br_ln40 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8192" op_0_bw="8192">
<![CDATA[
VITIS_LOOP_41_2.i.exitStub:0 %p_load1 = load i8192 %empty

]]></Node>
<StgValue><ssdm name="p_load1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
VITIS_LOOP_41_2.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="4">
</dataflow>
<dataflow id="39" from="StgValue_37" to="empty" fromId="37" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_40" to="store_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="i" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="43" from="i" to="i_31" fromId="4" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="53" from="p_str" to="specpipeline_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="i_31" to="icmp_ln40" fromId="8" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="icmp_ln40" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="speclooptripcount_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_59" to="speclooptripcount_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_59" to="speclooptripcount_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="63" from="i_31" to="add_ln40" fromId="8" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="add_ln40" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="icmp_ln40" to="br_ln40" fromId="10" toId="13">
</dataflow>
<dataflow id="67" from="empty" to="p_load" fromId="5" toId="14">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="68" toId="15">
</dataflow>
<dataflow id="71" from="empty_13" to="specloopname_ln40" fromId="70" toId="15">
</dataflow>
<dataflow id="72" from="i_31" to="trunc_ln40" fromId="8" toId="16">
</dataflow>
<dataflow id="74" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="shl_ln" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="trunc_ln40" to="shl_ln" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_76" to="shl_ln" fromId="76" toId="17">
</dataflow>
<dataflow id="78" from="shl_ln" to="zext_ln40" fromId="17" toId="18">
</dataflow>
<dataflow id="80" from="StgValue_79" to="shl_ln40" fromId="79" toId="19">
</dataflow>
<dataflow id="81" from="zext_ln40" to="shl_ln40" fromId="18" toId="19">
</dataflow>
<dataflow id="82" from="shl_ln40" to="xor_ln40" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_83" to="xor_ln40" fromId="83" toId="20">
</dataflow>
<dataflow id="85" from="p_load" to="and_ln40" fromId="14" toId="21">
</dataflow>
<dataflow id="86" from="xor_ln40" to="and_ln40" fromId="20" toId="21">
</dataflow>
<dataflow id="88" from="StgValue_87" to="shl_ln40_1" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="zext_ln40" to="shl_ln40_1" fromId="18" toId="22">
</dataflow>
<dataflow id="90" from="and_ln40" to="or_ln40" fromId="21" toId="23">
</dataflow>
<dataflow id="91" from="shl_ln40_1" to="or_ln40" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="or_ln40" to="store_ln40" fromId="23" toId="24">
</dataflow>
<dataflow id="93" from="empty" to="store_ln40" fromId="5" toId="24">
</dataflow>
<dataflow id="94" from="add_ln40" to="store_ln40" fromId="12" toId="25">
</dataflow>
<dataflow id="95" from="i" to="store_ln40" fromId="4" toId="25">
</dataflow>
<dataflow id="96" from="empty" to="p_load1" fromId="5" toId="27">
</dataflow>
<dataflow id="98" from="_ssdm_op_Write.ap_auto.i8192P0A" to="write_ln0" fromId="97" toId="28">
</dataflow>
<dataflow id="99" from="p_out" to="write_ln0" fromId="36" toId="28">
</dataflow>
<dataflow id="100" from="p_load1" to="write_ln0" fromId="27" toId="28">
</dataflow>
<dataflow id="101" from="icmp_ln40" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
