
---------- Begin Simulation Statistics ----------
final_tick                               2189697978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60082                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702316                       # Number of bytes of host memory used
host_op_rate                                    60276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39198.18                       # Real time elapsed on the host
host_tick_rate                               55862231                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355106345                       # Number of instructions simulated
sim_ops                                    2362715258                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.189698                       # Number of seconds simulated
sim_ticks                                2189697978000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.302153                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293550149                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           336246173                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19479792                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458976297                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38911085                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39346154                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          435069                       # Number of indirect misses.
system.cpu0.branchPred.lookups              584030457                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962749                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13745680                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555080925                       # Number of branches committed
system.cpu0.commit.bw_lim_events             63059897                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419508                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      107357487                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225023872                       # Number of instructions committed
system.cpu0.commit.committedOps            2228831031                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4057727651                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.549281                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309313                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2959735794     72.94%     72.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    676236332     16.67%     89.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    144179395      3.55%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145705632      3.59%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40782718      1.01%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15653016      0.39%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5380184      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6994683      0.17%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     63059897      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4057727651                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44168772                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151120544                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691584726                       # Number of loads committed
system.cpu0.commit.membars                    7608893                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608899      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238928233     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695386584     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264789033     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228831031                       # Class of committed instruction
system.cpu0.commit.refs                     960175641                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225023872                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228831031                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964171                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964171                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            749527609                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5751882                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291861173                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2369461607                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1665206855                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1641703634                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13769514                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10780487                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10110375                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  584030457                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                415269834                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2404979963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8867644                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2392029000                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          229                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39007322                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133635                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1655833825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332461234                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547334                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4080317987                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2368584298     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1270239385     31.13%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               267278828      6.55%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142761259      3.50%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13907326      0.34%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9580757      0.23%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  348145      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809423      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808566      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4080317987                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      290010297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13960163                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566717643                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530104                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010014972                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274592069                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              584028197                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734028777                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811001                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4370738                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279385109                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2336134735                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            735422903                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13000342                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2316727817                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2503736                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16756570                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13769514                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23891675                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       326350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34664310                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76563                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26472                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8745151                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42444051                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10794194                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26472                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1989049                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11971114                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951278555                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296058345                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893516                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849983066                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525374                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2296246487                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2827644030                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1471507907                       # number of integer regfile writes
system.cpu0.ipc                              0.509121                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509121                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611866      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282521900     55.05%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332107      0.79%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802532      0.16%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           743427829     31.91%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274031880     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2329728160                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               830                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5091771                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002186                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 961785     18.89%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3593354     70.57%     89.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               536630     10.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2327208017                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8745207324                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296058299                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2443462625                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2324714262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2329728160                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420473                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      107303700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           341341                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           965                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44582088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4080317987                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.570967                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798347                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2382062249     58.38%     58.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1186319654     29.07%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          424530289     10.40%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67251007      1.65%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12110089      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5281958      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1927576      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             502015      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             333150      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4080317987                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533079                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         36589004                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5194395                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734028777                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279385109                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4370328284                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9068938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              637559126                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421476986                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27545617                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1681908125                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              42850118                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                76201                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2880443898                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2355587811                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1513899403                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1632264217                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43378321                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13769514                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            114583000                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92422409                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2880443858                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        234005                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8899                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55951067                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8894                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6330819144                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4695019858                       # The number of ROB writes
system.cpu0.timesIdled                       54107820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.717722                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18227260                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19449107                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1779477                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33089691                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            916750                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         929589                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12839                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36278335                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46817                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378283                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520207                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3467916                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16039950                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130082473                       # Number of instructions committed
system.cpu1.commit.committedOps             133884227                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    701969174                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.871431                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    647837550     92.29%     92.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26512465      3.78%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8386389      1.19%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8785174      1.25%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2457422      0.35%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       717136      0.10%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3551088      0.51%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       254034      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3467916      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    701969174                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457511                       # Number of function calls committed.
system.cpu1.commit.int_insts                125288180                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892456                       # Number of loads committed
system.cpu1.commit.membars                    7603274                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603274      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77462016     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694030     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124763      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133884227                       # Class of committed instruction
system.cpu1.commit.refs                      48818805                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130082473                       # Number of Instructions Simulated
system.cpu1.committedOps                    133884227                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.427706                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.427706                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            626999353                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418741                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17471519                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156023719                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17955494                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49770147                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1379982                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1132393                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8797910                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36278335                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19839881                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    682032052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148428                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     157743280                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3562352                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051382                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21089640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19144010                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223417                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         704902886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.229174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.668368                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               608165254     86.28%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54883228      7.79%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25524775      3.62%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10434567      1.48%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5233970      0.74%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  595061      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65126      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     157      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     748      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           704902886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1146509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1514053                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31684644                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205546                       # Inst execution rate
system.cpu1.iew.exec_refs                    52405161                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12352042                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              526066812                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40406372                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802253                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1195004                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12694077                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149910934                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40053119                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1508682                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145125849                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2326622                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4927568                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1379982                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11984177                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       110782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1116083                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34716                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2019                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5644                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3513916                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       767728                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2019                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       520363                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        993690                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84263877                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143755489                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847595                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71421679                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203605                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143796760                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180374026                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96732326                       # number of integer regfile writes
system.cpu1.ipc                              0.184240                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184240                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603379      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86184233     58.77%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44242738     30.17%     94.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8604034      5.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146634531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4362795                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029753                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 840276     19.26%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3103848     71.14%     90.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               418669      9.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143393933                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1002898610                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143755477                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165939333                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138505177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146634531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405757                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16026706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           363893                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           353                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6916519                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    704902886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.682720                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          617493740     87.60%     87.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54875700      7.78%     95.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18517454      2.63%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6008405      0.85%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5476703      0.78%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1031740      0.15%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1037437      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             285082      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             176625      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      704902886                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207683                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23794678                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2222846                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40406372                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12694077                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       706049395                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3673336866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              566258505                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335516                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26036461                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21288551                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4828215                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               117768                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192066724                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153858197                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103401404                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52617506                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30731209                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1379982                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63326060                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14065888                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192066712                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32282                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52537508                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   848425188                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302790530                       # The number of ROB writes
system.cpu1.timesIdled                          16113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12545879                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2487348                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16406829                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              55811                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3426883                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17164334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34249358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4170404                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        91477                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123885471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8403048                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247777567                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8494525                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12087682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5529707                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11555181                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              352                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5075120                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5075114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12087682                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1050                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51412153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51412153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1452320192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1452320192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17164469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17164469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17164469                       # Request fanout histogram
system.membus.respLayer1.occupancy        89306875588                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59866315604                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    503830388.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   839691951.235123                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2211605500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2185163504500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4534473500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348936933                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348936933                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348936933                       # number of overall hits
system.cpu0.icache.overall_hits::total      348936933                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66332900                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66332900                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66332900                       # number of overall misses
system.cpu0.icache.overall_misses::total     66332900                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 865368546497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 865368546497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 865368546497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 865368546497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    415269833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    415269833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    415269833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    415269833                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159734                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159734                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159734                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159734                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13045.842206                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13045.842206                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13045.842206                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13045.842206                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3029                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.655738                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62603325                       # number of writebacks
system.cpu0.icache.writebacks::total         62603325                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3729542                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3729542                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3729542                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3729542                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62603358                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62603358                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62603358                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62603358                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 768646479499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 768646479499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 768646479499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 768646479499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150753                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150753                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150753                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150753                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12278.039135                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12278.039135                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12278.039135                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12278.039135                       # average overall mshr miss latency
system.cpu0.icache.replacements              62603325                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348936933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348936933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66332900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66332900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 865368546497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 865368546497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    415269833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    415269833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13045.842206                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13045.842206                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3729542                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3729542                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62603358                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62603358                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 768646479499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 768646479499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150753                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150753                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12278.039135                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12278.039135                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          411540063                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62603325                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.573773                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        893143023                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       893143023                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    859860211                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       859860211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    859860211                       # number of overall hits
system.cpu0.dcache.overall_hits::total      859860211                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     95541773                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      95541773                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     95541773                       # number of overall misses
system.cpu0.dcache.overall_misses::total     95541773                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2695917760508                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2695917760508                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2695917760508                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2695917760508                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955401984                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955401984                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955401984                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955401984                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100002                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100002                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100002                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100002                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28217.162775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28217.162775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28217.162775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28217.162775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24324481                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2436072                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           345676                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24363                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.367862                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.990642                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57588155                       # number of writebacks
system.cpu0.dcache.writebacks::total         57588155                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     39413111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     39413111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     39413111                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     39413111                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56128662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56128662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56128662                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56128662                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1050845425368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1050845425368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1050845425368                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1050845425368                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058749                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18722.082229                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18722.082229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18722.082229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18722.082229                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57588155                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    620094366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      620094366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70524448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70524448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1645689002500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1645689002500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690618814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690618814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102118                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102118                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23335.014299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23335.014299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24771883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24771883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45752565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45752565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 748456294000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 748456294000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16358.783251                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16358.783251                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    239765845                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     239765845                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25017325                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25017325                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1050228758008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1050228758008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264783170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264783170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41980.058140                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41980.058140                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14641228                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14641228                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10376097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10376097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 302389131368                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 302389131368                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29142.858954                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29142.858954                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14651000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14651000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462340                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462340                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5327.636364                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5327.636364                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       687000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       687000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       781500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       781500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5389.655172                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5389.655172                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       636500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       636500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024689                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024689                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4389.655172                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4389.655172                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335017                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335017                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466849                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466849                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129978024500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129978024500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385823                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385823                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88610.364462                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88610.364462                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466849                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466849                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128511175500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128511175500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385823                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385823                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87610.364462                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87610.364462                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995484                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          919798889                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57595277                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.970040                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995484                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976026651                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976026651                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62469732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52835489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              547343                       # number of demand (read+write) hits
system.l2.demand_hits::total                115861704                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62469732                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52835489                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9140                       # number of overall hits
system.l2.overall_hits::.cpu1.data             547343                       # number of overall hits
system.l2.overall_hits::total               115861704                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            133622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4751123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3123346                       # number of demand (read+write) misses
system.l2.demand_misses::total                8015278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           133622                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4751123                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7187                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3123346                       # number of overall misses
system.l2.overall_misses::total               8015278                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11530535496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 508582525569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    728195990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 339594349306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     860435606361                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11530535496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 508582525569                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    728195990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 339594349306                       # number of overall miss cycles
system.l2.overall_miss_latency::total    860435606361                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62603354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57586612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3670689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123876982                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62603354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57586612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3670689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123876982                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.440191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.440191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86292.193621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107044.697763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101321.273132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108727.739196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107349.440202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86292.193621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107044.697763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101321.273132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108727.739196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107349.440202                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             510026                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14965                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.081256                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8933152                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5529707                       # number of writebacks
system.l2.writebacks::total                   5529707                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         130996                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8903                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              139917                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        130996                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8903                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             139917                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       133608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4620127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3114443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7875361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       133608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4620127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3114443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9473819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17349180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10193574996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 452611419887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    656184491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 307766788354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 771227967728                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10193574996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 452611419887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    656184491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 307766788354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 903002536374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1674230504102                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.439946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.848463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.439946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.848463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76294.645500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97965.146821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91352.428094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98819.207272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97929.220988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76294.645500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97965.146821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91352.428094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98819.207272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95315.578266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96501.996296                       # average overall mshr miss latency
system.l2.replacements                       25324657                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15164552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15164552                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15164552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15164552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108351559                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108351559                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108351559                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108351559                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9473819                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9473819                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 903002536374                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 903002536374                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95315.578266                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95315.578266                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.862069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1113.207547                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       560000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       500500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1060500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.862069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20020                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20009.433962                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       409500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       549000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20475                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8912340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           298333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9210673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2957626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2186560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5144186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 310409212822                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 233445849108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  543855061930                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11869966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14354859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.249169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104952.151767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106763.980457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105722.277913                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64507                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5415                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            69922                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2893119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2181145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5074264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 276149686952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 211163843126                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 487313530078                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.243734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.877762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95450.511006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96813.299036                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96036.298087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62469732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62478872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       133622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           140809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11530535496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    728195990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12258731486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62603354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62619681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.440191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86292.193621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101321.273132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87059.289435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       133608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10193574996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    656184491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10849759487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002134                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.439946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76294.645500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91352.428094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77062.876796                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     43923149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       249010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44172159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1793497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       936786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2730283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 198173312747                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106148500198                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 304321812945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45716646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46902442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.790006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110495.480476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113311.364813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111461.637107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66489                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3488                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        69977                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1727008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       933298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2660306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 176461732935                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96602945228                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 273064678163                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.787065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102177.715989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103507.074084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102644.086118                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          153                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               172                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1218                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1258                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17765489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       187499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17952988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1371                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1430                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.888403                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.677966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879720                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14585.787356                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4687.475000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14271.055644                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          206                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          209                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1012                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1049                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19967486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       752496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20719982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.738147                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.627119                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.733566                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19730.717391                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20337.729730                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19752.127741                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   256470899                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25325037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.127168                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.562397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.585646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.669654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.073533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.103639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.571287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.204744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2004482005                       # Number of tag accesses
system.l2.tags.data_accesses               2004482005                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8550848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     295760512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        459712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     199329216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    594318656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1098418944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8550848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       459712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9010560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    353901248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       353901248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         133607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4621258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3114519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9286229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17162796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5529707                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5529707                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3905035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135069089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           209943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91030461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    271415813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             501630341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3905035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       209943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4114978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161621032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161621032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161621032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3905035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135069089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          209943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91030461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    271415813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            663251374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5419193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    133606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4482679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3043800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9274178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018310748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       331990                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       331990                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30994333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5099668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17162796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5529707                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17162796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5529707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 221350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                110514                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            797390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            800261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1001203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3854512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            912731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            979295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            901029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            904396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            951834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            861476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           847591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           813529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           901547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           812176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           781846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           820630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            287948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            338091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            337543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            384830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            405285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            385832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            395500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            393437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            364479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           337569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           313759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293323                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 736310085868                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                84707230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1053962198368                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43462.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62212.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11862253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2874590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17162796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5529707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4559800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2757643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1221595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1018552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  946285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  833898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  722204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  671297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  619708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  572811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 592429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 875381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 497717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 354517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 286390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 215709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 135718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 286548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 333061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 331610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 334208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 343688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 334069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 333738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 329091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 323691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 323166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 323982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7623772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.712669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.266305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.219917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4811450     63.11%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1500280     19.68%     82.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       286344      3.76%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       151872      1.99%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120136      1.58%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       109768      1.44%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100786      1.32%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       100077      1.31%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       443059      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7623772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       331990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.029959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    621.956388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       331985    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        331990                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       331990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.323317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.901710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           287226     86.52%     86.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4863      1.46%     87.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25468      7.67%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9256      2.79%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3377      1.02%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1051      0.32%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              445      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              168      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               86      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        331990                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1084252544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14166400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               346827392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1098418944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            353901248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       495.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    501.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2189697883000                       # Total gap between requests
system.mem_ctrls.avgGap                      96494.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8550784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    286891456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       459712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    194803200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    593547392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    346827392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3905006.117697570473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 131018733.579887345433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 209943.108418945631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88963501.796684771776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 271063588.660810291767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158390515.717049270868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       133607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4621258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3114519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9286229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5529707                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4659994519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 262040135584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    352875790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 179202413871                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 607706778604                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52546859589893                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34878.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56703.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49126.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57537.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65441.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9502648.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25681173420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13649852205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48485091060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13554137160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172852748640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     488472630960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     429498650400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1192194283845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.456037                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1110193409468                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73118760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1006385808532                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28752622920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15282362535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         72476833380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14733972000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172852748640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     713386027380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     240097895520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1257582462375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.317771                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 614598002723                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73118760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1501981215277                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21352655959.302326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101872199835.162231                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     94.19%     94.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 789356533500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   353369565500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1836328412500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19822286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19822286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19822286                       # number of overall hits
system.cpu1.icache.overall_hits::total       19822286                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17595                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17595                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17595                       # number of overall misses
system.cpu1.icache.overall_misses::total        17595                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    908604999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    908604999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    908604999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    908604999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19839881                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19839881                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19839881                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19839881                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000887                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000887                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000887                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000887                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51639.954476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51639.954476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51639.954476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51639.954476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16295                       # number of writebacks
system.cpu1.icache.writebacks::total            16295                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1268                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1268                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16327                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16327                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16327                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16327                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    855041999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    855041999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    855041999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    855041999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000823                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000823                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000823                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000823                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52369.816807                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52369.816807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52369.816807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52369.816807                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16295                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19822286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19822286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17595                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17595                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    908604999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    908604999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19839881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19839881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000887                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000887                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51639.954476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51639.954476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1268                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16327                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16327                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    855041999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    855041999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000823                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000823                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52369.816807                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52369.816807                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994938                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19705806                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16295                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1209.316109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345013500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994938                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999842                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39696089                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39696089                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36755420                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36755420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36755420                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36755420                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9873109                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9873109                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9873109                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9873109                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1051623334091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1051623334091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1051623334091                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1051623334091                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46628529                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46628529                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46628529                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46628529                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 106513.898924                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106513.898924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 106513.898924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106513.898924                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10602495                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1468354                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           104101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17363                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.848157                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.567989                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3670627                       # number of writebacks
system.cpu1.dcache.writebacks::total          3670627                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7541764                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7541764                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7541764                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7541764                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2331345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2331345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2331345                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2331345                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 236098019111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 236098019111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 236098019111                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 236098019111                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049998                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049998                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049998                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049998                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101271.162831                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101271.162831                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101271.162831                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101271.162831                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3670627                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32663067                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32663067                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5841138                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5841138                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 506658152000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 506658152000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38504205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38504205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86739.630531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86739.630531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4655103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4655103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111624601000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111624601000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030803                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030803                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94115.773143                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94115.773143                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4092353                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4092353                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4031971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4031971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 544965182091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 544965182091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.496284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.496284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 135160.987540                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135160.987540                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2886661                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2886661                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124473418111                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124473418111                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140973                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140973                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108680.984285                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108680.984285                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7595000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7595000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48685.897436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48685.897436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3738000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3738000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        77875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1061000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1061000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8841.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8841.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       941000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       941000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7841.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7841.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454936                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454936                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346638                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346638                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118526738500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118526738500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354232                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354232                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88016.778451                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88016.778451                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346638                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346638                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117180100500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117180100500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87016.778451                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87016.778451                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.418209                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42886732                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3677874                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.660740                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345025000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.418209                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.950569                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950569                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104539934                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104539934                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2189697978000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109522920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20694259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108713841                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19794950                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17470129                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14368543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14368543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62619685                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46903236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1430                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1430                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187810036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172771847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11019576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371650408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8013227392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7371184960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2087808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469843968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15856344128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42809804                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354828288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        166691384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076639                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              154022033     92.40%     92.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12567795      7.54%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  97332      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4224      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          166691384                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247769924498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86397794436                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93982430400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5518153531                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24501977                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4514                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3306217372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142391                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703900                       # Number of bytes of host memory used
host_op_rate                                   142740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21782.99                       # Real time elapsed on the host
host_tick_rate                               51256473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101701533                       # Number of instructions simulated
sim_ops                                    3109311854                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.116519                       # Number of seconds simulated
sim_ticks                                1116519394000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.699558                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168969727                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           172948302                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7071008                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187564281                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              8271                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12504                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4233                       # Number of indirect misses.
system.cpu0.branchPred.lookups              191179168                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1469                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           759                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7068933                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122726161                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29639902                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      170735741                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542174335                       # Number of instructions committed
system.cpu0.commit.committedOps             542174963                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2194882948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.247018                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.212803                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2066261605     94.14%     94.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25561126      1.16%     95.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40589907      1.85%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5114425      0.23%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2153192      0.10%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1989042      0.09%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       602689      0.03%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     22971060      1.05%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29639902      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2194882948                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10424                       # Number of function calls committed.
system.cpu0.commit.int_insts                539026149                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166789166                       # Number of loads committed
system.cpu0.commit.membars                        988                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1039      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372343059     68.68%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166789869     30.76%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3039640      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542174963                       # Class of committed instruction
system.cpu0.commit.refs                     169829603                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542174335                       # Number of Instructions Simulated
system.cpu0.committedOps                    542174963                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.100582                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.100582                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1831148843                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2141                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           148188332                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             757505513                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                90475892                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                255577880                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7069468                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4249                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37326186                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  191179168                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171948464                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2039470450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2113808                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     853489808                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14143086                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085992                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         175056252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         168977998                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.383896                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2221598269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.384179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1594804016     71.79%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               435931128     19.62%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               174151994      7.84%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6635143      0.30%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5541568      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25046      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4507642      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     469      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1263      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2221598269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1632273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7370206                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141305048                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.418989                       # Inst execution rate
system.cpu0.iew.exec_refs                   491713370                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3079305                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              181753643                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            219177902                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2010                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5290720                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3889897                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          708261727                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            488634065                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6407242                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            931508279                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1743220                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1128207193                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7069468                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1130629596                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30840685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1478                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52388736                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       849460                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           541                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1537511                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5832695                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                539711072                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630454868                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737627                       # average fanout of values written-back
system.cpu0.iew.wb_producers                398105386                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.283576                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     631949676                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1143052945                       # number of integer regfile reads
system.cpu0.int_regfile_writes              487571828                       # number of integer regfile writes
system.cpu0.ipc                              0.243868                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.243868                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1302      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            441987202     47.12%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1002      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  251      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           492736850     52.54%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3188594      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             937915520                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   61195745                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.065247                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4658897      7.61%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56535754     92.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1094      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             999109644                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4165094746                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630454551                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        874348461                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708258639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                937915520                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3088                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      166086767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6470329                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           261                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    104390674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2221598269                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.422181                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.138555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1825482932     82.17%     82.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          179317817      8.07%     90.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75676135      3.41%     93.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34657693      1.56%     95.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           57011246      2.57%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           31622612      1.42%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10456453      0.47%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4611456      0.21%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2761925      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2221598269                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.421871                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4123228                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1298420                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           219177902                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3889897                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    586                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2223230542                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9808246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1329611484                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416414331                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              44440323                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               110847518                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             484183949                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               519813                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            980654628                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             731474603                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          564176452                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                266773933                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5187914                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7069468                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            507199569                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               147762129                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       980654316                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96297                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1255                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                220093890                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1250                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2878150604                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1452557195                       # The number of ROB writes
system.cpu0.timesIdled                          16951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  263                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.293103                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               69696209                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73914429                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9084435                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106212899                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6563                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40060                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33497                       # Number of indirect misses.
system.cpu1.branchPred.lookups              110478839                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          284                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           460                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9083741                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46630627                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11725644                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2590                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      182408472                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204420853                       # Number of instructions committed
system.cpu1.commit.committedOps             204421633                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    693835160                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.294626                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.231806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    628667439     90.61%     90.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26695499      3.85%     94.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14821200      2.14%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4502384      0.65%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2298815      0.33%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2008895      0.29%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       275293      0.04%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2839991      0.41%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11725644      1.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    693835160                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201274285                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53917275                       # Number of loads committed
system.cpu1.commit.membars                       1140                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1140      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146796549     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53917735     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3705969      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204421633                       # Class of committed instruction
system.cpu1.commit.refs                      57623704                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204420853                       # Number of Instructions Simulated
system.cpu1.committedOps                    204421633                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.547202                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.547202                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            429864000                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  728                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59422708                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             435488293                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65489774                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                210997143                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9097190                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1932                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9385972                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  110478839                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77098449                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    636058424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2914086                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     506856880                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18195768                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152359                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79677771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          69702772                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.698995                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         724834079                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.699276                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.029893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               401353174     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               204889890     28.27%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                89626446     12.37%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9308086      1.28%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11529377      1.59%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88844      0.01%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8037705      1.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      49      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     508      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           724834079                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         287964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9615605                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66098010                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.444795                       # Inst execution rate
system.cpu1.iew.exec_refs                   101976004                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4163494                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              172385401                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101678373                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1599                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12351110                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7225304                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          385012440                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97812510                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7691574                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            322530550                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1131642                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            157126325                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9097190                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            158849985                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2990877                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          566877                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3017                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13293                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     47761098                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3518875                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13293                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4047635                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5567970                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                243948514                       # num instructions consuming a value
system.cpu1.iew.wb_count                    294779676                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.729436                       # average fanout of values written-back
system.cpu1.iew.wb_producers                177944897                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.406524                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     296017259                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               417034199                       # number of integer regfile reads
system.cpu1.int_regfile_writes              225759375                       # number of integer regfile writes
system.cpu1.ipc                              0.281912                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281912                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1330      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            224628826     68.02%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3761      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101052516     30.60%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4535531      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             330222124                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4865064                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014733                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1066534     21.92%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3798154     78.07%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  376      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             335085858                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1391691752                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    294779676                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        565616529                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 385009576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                330222124                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2864                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      180590807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1548361                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           274                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    122738776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    724834079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455583                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.009961                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          543074578     74.92%     74.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104466665     14.41%     89.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41293580      5.70%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15580337      2.15%     97.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12407313      1.71%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3935550      0.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2237098      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1013966      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             824992      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      724834079                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.455402                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14976416                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2343650                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101678373                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7225304                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       725122043                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1507802504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              347123036                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154086857                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9124581                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75885720                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              73066895                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               476449                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            559866166                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             416173103                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          318160383                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                206695906                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5065846                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9097190                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             85996110                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               164073526                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       559866166                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         36117                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1253                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38454691                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1253                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1068939218                       # The number of ROB reads
system.cpu1.rob.rob_writes                  804698879                       # The number of ROB writes
system.cpu1.timesIdled                           2702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         46512368                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9171920                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            63105535                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               7482                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15239523                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     76068724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     151991495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       993697                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       140482                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48065368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     39693542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96123207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       39834024                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           75876088                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1173920                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         74749107                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1298                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            458                       # Transaction distribution
system.membus.trans_dist::ReadExReq            190623                       # Transaction distribution
system.membus.trans_dist::ReadExResp           190616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      75876088                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    228058199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              228058199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4943400000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4943400000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1316                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          76068467                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                76068467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            76068467                       # Request fanout histogram
system.membus.respLayer1.occupancy       395723041880                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        173640774246                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       245206650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   123059789.773112                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4280500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    310242500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1111615261000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4904133000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    171931555                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       171931555                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    171931555                       # number of overall hits
system.cpu0.icache.overall_hits::total      171931555                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16909                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16909                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16909                       # number of overall misses
system.cpu0.icache.overall_misses::total        16909                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1285755000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1285755000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1285755000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1285755000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171948464                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171948464                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171948464                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171948464                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000098                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000098                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76039.683009                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76039.683009                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76039.683009                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76039.683009                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1709                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.152174                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15275                       # number of writebacks
system.cpu0.icache.writebacks::total            15275                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1634                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1634                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1634                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1634                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15275                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15275                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1173448000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1173448000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1173448000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1173448000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76821.472995                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76821.472995                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76821.472995                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76821.472995                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15275                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    171931555                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      171931555                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1285755000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1285755000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171948464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171948464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76039.683009                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76039.683009                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1634                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1634                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1173448000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1173448000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76821.472995                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76821.472995                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171947057                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15307                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11233.230352                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        343912203                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       343912203                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129364547                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129364547                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129364547                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129364547                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70756510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70756510                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70756510                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70756510                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5925102658345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5925102658345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5925102658345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5925102658345                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    200121057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    200121057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    200121057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    200121057                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353569                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83739.328838                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83739.328838                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83739.328838                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83739.328838                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1459042879                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       421192                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31350107                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6556                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.540284                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.245272                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39838306                       # number of writebacks
system.cpu0.dcache.writebacks::total         39838306                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30916579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30916579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30916579                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30916579                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39839931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39839931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39839931                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39839931                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3649575002201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3649575002201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3649575002201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3649575002201                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.199079                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.199079                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.199079                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.199079                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91605.956903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91605.956903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91605.956903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91605.956903                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39838305                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127809568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127809568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69272577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69272577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5794304512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5794304512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197082145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197082145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.351491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.351491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83644.997248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83644.997248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29538381                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29538381                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39734196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39734196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3637932990000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3637932990000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.201612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.201612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91556.728366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91556.728366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1554979                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1554979                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1483933                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1483933                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 130798145845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 130798145845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3038912                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3038912                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.488311                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.488311                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88142.891792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88142.891792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1378198                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1378198                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11642012201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11642012201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 110105.567702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 110105.567702                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6396000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6396000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.171129                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.171129                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43510.204082                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43510.204082                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       258500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       258500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004657                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004657                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        64625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1000000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1000000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.308094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.308094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4237.288136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4237.288136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       764000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       764000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.308094                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.308094                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3237.288136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3237.288136                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       440500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       440500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          759                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          759                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.129117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.129117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4494.897959                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4494.897959                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       332000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       332000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.125165                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.125165                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3494.736842                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3494.736842                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999567                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169209037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39839034                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.247318                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999567                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        440085884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       440085884                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1277                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5961764                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1247319                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7210569                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1277                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5961764                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                209                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1247319                       # number of overall hits
system.l2.overall_hits::total                 7210569                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33874103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6916384                       # number of demand (read+write) misses
system.l2.demand_misses::total               40806887                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13998                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33874103                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2402                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6916384                       # number of overall misses
system.l2.overall_misses::total              40806887                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1135193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3502256127953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    208451498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 754502617849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4258102390300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1135193000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3502256127953                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    208451498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 754502617849                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4258102390300                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39835867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8163703                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48017456                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39835867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8163703                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48017456                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.916399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.850342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.919954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849834                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.916399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.850342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.919954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849834                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81096.799543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103390.372520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86782.472107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109089.174032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104347.640885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81096.799543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103390.372520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86782.472107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109089.174032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104347.640885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4823199                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    181791                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.531561                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  34779590                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1173919                       # number of writebacks
system.l2.writebacks::total                   1173919                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         473608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6893                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              480531                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        473608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6893                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             480531                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     33400495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6909491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          40326356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     33400495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6909491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     35858561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         76184917                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    994521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3141863566021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    183988500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 684971125896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3828013201417                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    994521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3141863566021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    183988500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 684971125896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3545034036585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7373047238002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.915025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.838453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.916507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.846367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839827                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.915025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.838453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.916507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.846367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.586609                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71154.110324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94066.377340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76886.126201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99134.817007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94925.839603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71154.110324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94066.377340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76886.126201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99134.817007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98861.581104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96778.306367                       # average overall mshr miss latency
system.l2.replacements                      115630725                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1332091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1332091                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1332092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1332092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45701499                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45701499                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     45701500                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45701500                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     35858561                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       35858561                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3545034036585                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3545034036585                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98861.581104                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98861.581104                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  107                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                419                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2394000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2574000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.783439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.796578                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6487.804878                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6143.198091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          358                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           408                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7397500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1012000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8409500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.760085                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.775665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20663.407821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20611.519608                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       633500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       672500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19796.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19779.411765                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17444                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          97759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          95945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              193704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11366931500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11062051499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22428982999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.932503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.902477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116275.038615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115295.757976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115789.983681                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1542                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1553                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3095                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        96217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         190609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10284554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10002901499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20287455499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.917795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.902727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106889.156802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105971.920279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106434.929615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1135193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    208451498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1343644498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.916399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.919954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81096.799543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86782.472107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81929.542561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    994521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    183988500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1178509500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.915025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.916507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71154.110324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76886.126201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71992.028100                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5954688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1236951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7191639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33776344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6820439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40596783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3490889196453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 743440566350                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4234329762803                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39731032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8057390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47788422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.850125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.846482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103353.080382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109001.864301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104302.101051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       472066                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5340                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       477406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     33304278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6815099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     40119377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3131579012021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 674968224397                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3806547236418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.838243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94029.331968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99040.120238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94880.517123                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   130380932                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 115630789                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.127562                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.013413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.050558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.558601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.367368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.250790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.286990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 876044557                       # Number of tag accesses
system.l2.tags.data_accesses                876044557                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        894592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2137991360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     442213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2287016448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4868269056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       894592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1047744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75130880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75130880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       33406115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6909586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     35734632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            76066704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1173920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1173920                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           801233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1914871673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           137169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        396064328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2048344579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4360218982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       801233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       137169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           938402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67290260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67290260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67290260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          801233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1914871673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          137169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       396064328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2048344579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4427509242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1105937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  33329623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6827263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  35718590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.065886362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        68059                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        68059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           112264804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1041708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    76066704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1173921                       # Number of write requests accepted
system.mem_ctrls.readBursts                  76066704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1173921                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 174857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3709943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3755729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3402484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3315098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6354309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8069105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6556354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5901793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5063427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5107450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4833319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3663264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4731231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4251294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3524529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3652518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67367                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3137238019871                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               379459235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4560210151121                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41338.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60088.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 54495843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  798635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              76066704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1173921                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8290627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10669769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9924503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7653451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5266395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4422879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3789433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3375990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3098582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2910438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2900629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4564011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2734711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2035228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1683803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1285504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 842171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 400030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  37358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21703293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.055706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.531308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.711119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11646776     53.66%     53.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4871992     22.45%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1249510      5.76%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       653884      3.01%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       483157      2.23%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       426933      1.97%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       407542      1.88%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       370824      1.71%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1592675      7.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21703293                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1115.088335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    100.748692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  41663.461048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        68027     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.44179e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.3593e+06-2.49037e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68059                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            61019     89.66%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1203      1.77%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3260      4.79%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1616      2.37%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              584      0.86%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              247      0.36%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               90      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68059                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4857078208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11190848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70779264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4868269056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75130944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4350.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4360.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1116519390500                       # Total gap between requests
system.mem_ctrls.avgGap                      14455.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       894592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2133095872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    436944832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2285989760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70779264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 801232.835548936273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1910487075.695167064667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 137169.135460624151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 391345492.382911503315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2047425035.592350959778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63392776.140169762075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     33406115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6909586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     35734632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1173921                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    416219552                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1752737534384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84445040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 398608564384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2408363387761                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27675895953805                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29776.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52467.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35288.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57689.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67395.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23575603.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73116213240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38862188970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        248665008480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2870316180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88136917440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     500366507460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7382177760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       959399329530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        859.276905                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14291099014                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37282960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1064945334986                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          81845313060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43501807965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        293202779100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2902617540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88136917440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     502914300870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5236667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1017740403495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        911.529535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8946149346                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37282960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1070290284654                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      4712240325                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9454220346.497183                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        96000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  24783540000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   362560942000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 753958452000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77095625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77095625                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77095625                       # number of overall hits
system.cpu1.icache.overall_hits::total       77095625                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2824                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2824                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2824                       # number of overall misses
system.cpu1.icache.overall_misses::total         2824                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229662000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229662000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229662000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229662000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77098449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77098449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77098449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77098449                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81325.070822                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81325.070822                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81325.070822                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81325.070822                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2611                       # number of writebacks
system.cpu1.icache.writebacks::total             2611                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          213                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          213                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          213                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          213                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2611                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2611                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2611                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2611                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    215261500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    215261500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    215261500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    215261500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82444.082727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82444.082727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82444.082727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82444.082727                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2611                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77095625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77095625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2824                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2824                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229662000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229662000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77098449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77098449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81325.070822                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81325.070822                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          213                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          213                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2611                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2611                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    215261500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    215261500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82444.082727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82444.082727                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77231043                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2643                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29220.977299                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154199509                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154199509                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     60980630                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        60980630                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     60980630                       # number of overall hits
system.cpu1.dcache.overall_hits::total       60980630                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19367328                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19367328                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19367328                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19367328                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1556588576235                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1556588576235                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1556588576235                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1556588576235                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80347958                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80347958                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80347958                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80347958                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.241043                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.241043                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.241043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.241043                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80371.880738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80371.880738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80371.880738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80371.880738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    190201173                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        29561                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3147065                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            517                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.437637                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.177950                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8165620                       # number of writebacks
system.cpu1.dcache.writebacks::total          8165620                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11200102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11200102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11200102                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11200102                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8167226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8167226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8167226                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8167226                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 786037555830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 786037555830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 786037555830                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 786037555830                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101648                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101648                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101648                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101648                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96242.904975                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96242.904975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96242.904975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96242.904975                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8165620                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     58766588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       58766588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17876201                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17876201                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1427407529000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1427407529000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76642789                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76642789                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.233240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.233240                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79849.601658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79849.601658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9815187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9815187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8061014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8061014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 774646969000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 774646969000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96097.956039                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96097.956039                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2214042                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2214042                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1491127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1491127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129181047235                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129181047235                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3705169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3705169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.402445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.402445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86633.162189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86633.162189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1384915                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1384915                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11390586830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11390586830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028666                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028666                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107243.878564                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107243.878564                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13433000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13433000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187348                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187348                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 87227.272727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 87227.272727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           72                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           72                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7421000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7421000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099757                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099757                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        90500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          222                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          222                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1795500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1795500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8087.837838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8087.837838                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          222                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          222                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1573500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1573500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.277500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.277500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7087.837838                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7087.837838                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       780000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       780000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          460                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          460                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.326087                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.326087                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         5200                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         5200                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       630000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       630000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.326087                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.326087                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         4200                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         4200                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996094                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69152361                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8167110                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.467176                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996094                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168867164                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168867164                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1116519394000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47812640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2506011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46689720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       114456807                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         65711483                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1411                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47794754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119514914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24497098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             144065670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1955200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5099147072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       334208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1045076672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6146513152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       181350035                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75547904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        229402151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.178594                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.384608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              188572709     82.20%     82.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1               40688960     17.74%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 140482      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          229402151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96120467747                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59769254725                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22923478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12256603629                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3921989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
