-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv24_FFEC00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110110000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_8400 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000010000000000";
    constant ap_const_lv24_FEE400 : STD_LOGIC_VECTOR (23 downto 0) := "111111101110010000000000";
    constant ap_const_lv24_FF6400 : STD_LOGIC_VECTOR (23 downto 0) := "111111110110010000000000";
    constant ap_const_lv24_FFCC00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111100110000000000";
    constant ap_const_lv24_49000 : STD_LOGIC_VECTOR (23 downto 0) := "000001001001000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_FEF800 : STD_LOGIC_VECTOR (23 downto 0) := "111111101111100000000000";
    constant ap_const_lv24_FA0800 : STD_LOGIC_VECTOR (23 downto 0) := "111110100000100000000000";
    constant ap_const_lv24_55800 : STD_LOGIC_VECTOR (23 downto 0) := "000001010101100000000000";
    constant ap_const_lv24_FD1400 : STD_LOGIC_VECTOR (23 downto 0) := "111111010001010000000000";
    constant ap_const_lv24_FFDC00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111101110000000000";
    constant ap_const_lv24_3A400 : STD_LOGIC_VECTOR (23 downto 0) := "000000111010010000000000";
    constant ap_const_lv24_FFD000 : STD_LOGIC_VECTOR (23 downto 0) := "111111111101000000000000";
    constant ap_const_lv24_BC00 : STD_LOGIC_VECTOR (23 downto 0) := "000000001011110000000000";
    constant ap_const_lv24_F83400 : STD_LOGIC_VECTOR (23 downto 0) := "111110000011010000000000";
    constant ap_const_lv24_50800 : STD_LOGIC_VECTOR (23 downto 0) := "000001010000100000000000";
    constant ap_const_lv24_1F400 : STD_LOGIC_VECTOR (23 downto 0) := "000000011111010000000000";
    constant ap_const_lv24_19C00 : STD_LOGIC_VECTOR (23 downto 0) := "000000011001110000000000";
    constant ap_const_lv24_1E800 : STD_LOGIC_VECTOR (23 downto 0) := "000000011110100000000000";
    constant ap_const_lv24_FF5000 : STD_LOGIC_VECTOR (23 downto 0) := "111111110101000000000000";
    constant ap_const_lv24_FFD800 : STD_LOGIC_VECTOR (23 downto 0) := "111111111101100000000000";
    constant ap_const_lv24_B400 : STD_LOGIC_VECTOR (23 downto 0) := "000000001011010000000000";
    constant ap_const_lv24_FB0800 : STD_LOGIC_VECTOR (23 downto 0) := "111110110000100000000000";
    constant ap_const_lv24_45000 : STD_LOGIC_VECTOR (23 downto 0) := "000001000101000000000000";
    constant ap_const_lv24_FFB800 : STD_LOGIC_VECTOR (23 downto 0) := "111111111011100000000000";
    constant ap_const_lv24_FFFC00 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111110000000000";
    constant ap_const_lv24_30C00 : STD_LOGIC_VECTOR (23 downto 0) := "000000110000110000000000";
    constant ap_const_lv24_FE3000 : STD_LOGIC_VECTOR (23 downto 0) := "111111100011000000000000";
    constant ap_const_lv24_5B000 : STD_LOGIC_VECTOR (23 downto 0) := "000001011011000000000000";
    constant ap_const_lv24_FF3400 : STD_LOGIC_VECTOR (23 downto 0) := "111111110011010000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv24_FF3800 : STD_LOGIC_VECTOR (23 downto 0) := "111111110011100000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal y_fu_356_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_fu_364_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_46_fu_380_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_64_fu_388_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_15_fu_404_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_65_fu_412_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_16_fu_428_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_66_fu_436_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_17_fu_452_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_67_fu_460_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_18_fu_476_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_68_fu_484_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_19_fu_500_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_69_fu_508_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_20_fu_524_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_70_fu_532_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_21_fu_548_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_71_fu_556_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_22_fu_572_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_72_fu_580_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_23_fu_596_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_73_fu_604_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_24_fu_620_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_74_fu_628_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_25_fu_644_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_75_fu_652_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_26_fu_668_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_76_fu_676_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_27_fu_692_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_77_fu_700_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_28_fu_716_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_78_fu_724_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_29_fu_740_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_79_fu_748_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_30_fu_764_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_80_fu_772_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_31_fu_788_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_81_fu_796_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_32_fu_812_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_82_fu_820_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_33_fu_836_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_83_fu_844_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_34_fu_860_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_84_fu_868_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_35_fu_884_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_85_fu_892_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_36_fu_908_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_86_fu_916_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_37_fu_932_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_87_fu_940_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_38_fu_956_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_88_fu_964_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_39_fu_980_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_89_fu_988_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_40_fu_1004_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_90_fu_1012_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_41_fu_1028_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_91_fu_1036_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_42_fu_1052_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_92_fu_1060_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_43_fu_1076_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln54_fu_1084_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_93_fu_1088_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal y_44_fu_1104_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_94_fu_1112_p2 : STD_LOGIC_VECTOR (23 downto 0);


begin



    add_ln54_64_fu_388_p2 <= std_logic_vector(unsigned(y_46_fu_380_p3) + unsigned(ap_const_lv24_8400));
    add_ln54_65_fu_412_p2 <= std_logic_vector(unsigned(y_15_fu_404_p3) + unsigned(ap_const_lv24_FEE400));
    add_ln54_66_fu_436_p2 <= std_logic_vector(unsigned(y_16_fu_428_p3) + unsigned(ap_const_lv24_FF6400));
    add_ln54_67_fu_460_p2 <= std_logic_vector(unsigned(y_17_fu_452_p3) + unsigned(ap_const_lv24_FFCC00));
    add_ln54_68_fu_484_p2 <= std_logic_vector(unsigned(y_18_fu_476_p3) + unsigned(ap_const_lv24_49000));
    add_ln54_69_fu_508_p2 <= std_logic_vector(unsigned(y_19_fu_500_p3) + unsigned(ap_const_lv24_FEF800));
    add_ln54_70_fu_532_p2 <= std_logic_vector(unsigned(y_20_fu_524_p3) + unsigned(ap_const_lv24_FA0800));
    add_ln54_71_fu_556_p2 <= std_logic_vector(unsigned(y_21_fu_548_p3) + unsigned(ap_const_lv24_55800));
    add_ln54_72_fu_580_p2 <= std_logic_vector(unsigned(y_22_fu_572_p3) + unsigned(ap_const_lv24_FD1400));
    add_ln54_73_fu_604_p2 <= std_logic_vector(unsigned(y_23_fu_596_p3) + unsigned(ap_const_lv24_FFDC00));
    add_ln54_74_fu_628_p2 <= std_logic_vector(unsigned(y_24_fu_620_p3) + unsigned(ap_const_lv24_3A400));
    add_ln54_75_fu_652_p2 <= std_logic_vector(unsigned(y_25_fu_644_p3) + unsigned(ap_const_lv24_FFD000));
    add_ln54_76_fu_676_p2 <= std_logic_vector(unsigned(y_26_fu_668_p3) + unsigned(ap_const_lv24_BC00));
    add_ln54_77_fu_700_p2 <= std_logic_vector(unsigned(y_27_fu_692_p3) + unsigned(ap_const_lv24_F83400));
    add_ln54_78_fu_724_p2 <= std_logic_vector(unsigned(y_28_fu_716_p3) + unsigned(ap_const_lv24_50800));
    add_ln54_79_fu_748_p2 <= std_logic_vector(unsigned(y_29_fu_740_p3) + unsigned(ap_const_lv24_1F400));
    add_ln54_80_fu_772_p2 <= std_logic_vector(unsigned(y_30_fu_764_p3) + unsigned(ap_const_lv24_19C00));
    add_ln54_81_fu_796_p2 <= std_logic_vector(unsigned(y_31_fu_788_p3) + unsigned(ap_const_lv24_1E800));
    add_ln54_82_fu_820_p2 <= std_logic_vector(unsigned(y_32_fu_812_p3) + unsigned(ap_const_lv24_FF5000));
    add_ln54_83_fu_844_p2 <= std_logic_vector(unsigned(y_33_fu_836_p3) + unsigned(ap_const_lv24_FFD800));
    add_ln54_84_fu_868_p2 <= std_logic_vector(unsigned(y_34_fu_860_p3) + unsigned(ap_const_lv24_B400));
    add_ln54_85_fu_892_p2 <= std_logic_vector(unsigned(y_35_fu_884_p3) + unsigned(ap_const_lv24_FB0800));
    add_ln54_86_fu_916_p2 <= std_logic_vector(unsigned(y_36_fu_908_p3) + unsigned(ap_const_lv24_45000));
    add_ln54_87_fu_940_p2 <= std_logic_vector(unsigned(y_37_fu_932_p3) + unsigned(ap_const_lv24_FFB800));
    add_ln54_88_fu_964_p2 <= std_logic_vector(unsigned(y_38_fu_956_p3) + unsigned(ap_const_lv24_FFFC00));
    add_ln54_89_fu_988_p2 <= std_logic_vector(unsigned(y_39_fu_980_p3) + unsigned(ap_const_lv24_30C00));
    add_ln54_90_fu_1012_p2 <= std_logic_vector(unsigned(y_40_fu_1004_p3) + unsigned(ap_const_lv24_FE3000));
    add_ln54_91_fu_1036_p2 <= std_logic_vector(unsigned(y_41_fu_1028_p3) + unsigned(ap_const_lv24_5B000));
    add_ln54_92_fu_1060_p2 <= std_logic_vector(unsigned(y_42_fu_1052_p3) + unsigned(ap_const_lv24_FF3400));
    add_ln54_93_fu_1088_p2 <= std_logic_vector(signed(sext_ln54_fu_1084_p1) + signed(ap_const_lv24_FF3800));
    add_ln54_94_fu_1112_p2 <= std_logic_vector(unsigned(y_44_fu_1104_p3) + unsigned(ap_const_lv24_FFD800));
    add_ln54_fu_364_p2 <= std_logic_vector(unsigned(y_fu_356_p3) + unsigned(ap_const_lv24_FFEC00));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln54_fu_364_p2(23 downto 9);
    ap_return_1 <= add_ln54_64_fu_388_p2(23 downto 9);
    ap_return_10 <= add_ln54_73_fu_604_p2(23 downto 9);
    ap_return_11 <= add_ln54_74_fu_628_p2(23 downto 9);
    ap_return_12 <= add_ln54_75_fu_652_p2(23 downto 9);
    ap_return_13 <= add_ln54_76_fu_676_p2(23 downto 9);
    ap_return_14 <= add_ln54_77_fu_700_p2(23 downto 9);
    ap_return_15 <= add_ln54_78_fu_724_p2(23 downto 9);
    ap_return_16 <= add_ln54_79_fu_748_p2(23 downto 9);
    ap_return_17 <= add_ln54_80_fu_772_p2(23 downto 9);
    ap_return_18 <= add_ln54_81_fu_796_p2(23 downto 9);
    ap_return_19 <= add_ln54_82_fu_820_p2(23 downto 9);
    ap_return_2 <= add_ln54_65_fu_412_p2(23 downto 9);
    ap_return_20 <= add_ln54_83_fu_844_p2(23 downto 9);
    ap_return_21 <= add_ln54_84_fu_868_p2(23 downto 9);
    ap_return_22 <= add_ln54_85_fu_892_p2(23 downto 9);
    ap_return_23 <= add_ln54_86_fu_916_p2(23 downto 9);
    ap_return_24 <= add_ln54_87_fu_940_p2(23 downto 9);
    ap_return_25 <= add_ln54_88_fu_964_p2(23 downto 9);
    ap_return_26 <= add_ln54_89_fu_988_p2(23 downto 9);
    ap_return_27 <= add_ln54_90_fu_1012_p2(23 downto 9);
    ap_return_28 <= add_ln54_91_fu_1036_p2(23 downto 9);
    ap_return_29 <= add_ln54_92_fu_1060_p2(23 downto 9);
    ap_return_3 <= add_ln54_66_fu_436_p2(23 downto 9);
    ap_return_30 <= add_ln54_93_fu_1088_p2(23 downto 9);
    ap_return_31 <= add_ln54_94_fu_1112_p2(23 downto 9);
    ap_return_4 <= add_ln54_67_fu_460_p2(23 downto 9);
    ap_return_5 <= add_ln54_68_fu_484_p2(23 downto 9);
    ap_return_6 <= add_ln54_69_fu_508_p2(23 downto 9);
    ap_return_7 <= add_ln54_70_fu_532_p2(23 downto 9);
    ap_return_8 <= add_ln54_71_fu_556_p2(23 downto 9);
    ap_return_9 <= add_ln54_72_fu_580_p2(23 downto 9);
        sext_ln54_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_43_fu_1076_p3),24));

    y_15_fu_404_p3 <= (data_2_val & ap_const_lv9_0);
    y_16_fu_428_p3 <= (data_3_val & ap_const_lv9_0);
    y_17_fu_452_p3 <= (data_4_val & ap_const_lv9_0);
    y_18_fu_476_p3 <= (data_5_val & ap_const_lv9_0);
    y_19_fu_500_p3 <= (data_6_val & ap_const_lv8_0);
    y_20_fu_524_p3 <= (data_7_val & ap_const_lv8_0);
    y_21_fu_548_p3 <= (data_8_val & ap_const_lv9_0);
    y_22_fu_572_p3 <= (data_9_val & ap_const_lv8_0);
    y_23_fu_596_p3 <= (data_10_val & ap_const_lv9_0);
    y_24_fu_620_p3 <= (data_11_val & ap_const_lv8_0);
    y_25_fu_644_p3 <= (data_12_val & ap_const_lv9_0);
    y_26_fu_668_p3 <= (data_13_val & ap_const_lv9_0);
    y_27_fu_692_p3 <= (data_14_val & ap_const_lv9_0);
    y_28_fu_716_p3 <= (data_15_val & ap_const_lv9_0);
    y_29_fu_740_p3 <= (data_16_val & ap_const_lv9_0);
    y_30_fu_764_p3 <= (data_17_val & ap_const_lv9_0);
    y_31_fu_788_p3 <= (data_18_val & ap_const_lv9_0);
    y_32_fu_812_p3 <= (data_19_val & ap_const_lv9_0);
    y_33_fu_836_p3 <= (data_20_val & ap_const_lv9_0);
    y_34_fu_860_p3 <= (data_21_val & ap_const_lv9_0);
    y_35_fu_884_p3 <= (data_22_val & ap_const_lv9_0);
    y_36_fu_908_p3 <= (data_23_val & ap_const_lv9_0);
    y_37_fu_932_p3 <= (data_24_val & ap_const_lv9_0);
    y_38_fu_956_p3 <= (data_25_val & ap_const_lv9_0);
    y_39_fu_980_p3 <= (data_26_val & ap_const_lv9_0);
    y_40_fu_1004_p3 <= (data_27_val & ap_const_lv9_0);
    y_41_fu_1028_p3 <= (data_28_val & ap_const_lv9_0);
    y_42_fu_1052_p3 <= (data_29_val & ap_const_lv9_0);
    y_43_fu_1076_p3 <= (data_30_val & ap_const_lv7_0);
    y_44_fu_1104_p3 <= (data_31_val & ap_const_lv9_0);
    y_46_fu_380_p3 <= (data_1_val & ap_const_lv9_0);
    y_fu_356_p3 <= (data_0_val & ap_const_lv9_0);
end behav;
