
COMM_Pedreiro_Test.elf:     file format elf32-littlenios2
COMM_Pedreiro_Test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0002806c memsz 0x0002939c flags rwx
    LOAD off    0x0002a000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0002a000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00024850  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000194c  81124a94  81124a94  00025a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cac  811263e0  811263e0  000273e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00001330  8112808c  8112808c  0002908c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  811293bc  811293bc  0002a000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  0002a000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  0002a000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001458  00000000  00000000  0002a028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0003a8f9  00000000  00000000  0002b480  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000dc7e  00000000  00000000  00065d79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013288  00000000  00000000  000739f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00004f58  00000000  00000000  00086c80  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000707b  00000000  00000000  0008bbd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001ed47  00000000  00000000  00092c53  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  000b199c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001da0  00000000  00000000  000b19e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  000b9a15  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  000b9a18  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  000b9a24  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  000b9a25  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  000b9a26  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  000b9a2a  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  000b9a2e  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  000b9a32  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000a  00000000  00000000  000b9a3d  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000a  00000000  00000000  000b9a47  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  000b9a51  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  000b9a62  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     002827ef  00000000  00000000  000b9ab5  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
81124a94 l    d  .rodata	00000000 .rodata
811263e0 l    d  .rwdata	00000000 .rwdata
8112808c l    d  .bss	00000000 .bss
811293bc l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../COMM_Pedreiro_Test_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 simucam_dma.c
00000000 l    df *ABS*	00000000 comm_channel.c
00000000 l    df *ABS*	00000000 data_packet.c
81104680 l     F .text	00000048 uliDpktReadReg
81104634 l     F .text	0000004c vDpktWriteReg
00000000 l    df *ABS*	00000000 fee_buffers.c
811280a4 l     O .bss	00000004 viCh1HoldContext
811280a8 l     O .bss	00000004 viCh2HoldContext
811280ac l     O .bss	00000004 viCh3HoldContext
811280b0 l     O .bss	00000004 viCh4HoldContext
811280b4 l     O .bss	00000004 viCh5HoldContext
811280b8 l     O .bss	00000004 viCh6HoldContext
811280bc l     O .bss	00000004 viCh7HoldContext
811280c0 l     O .bss	00000004 viCh8HoldContext
81105514 l     F .text	0000004c vFeebWriteReg
81105560 l     F .text	00000048 uliFeebReadReg
00000000 l    df *ABS*	00000000 rmap.c
811280c4 l     O .bss	00000004 viCh1HoldContext
811280c8 l     O .bss	00000004 viCh2HoldContext
811280cc l     O .bss	00000004 viCh3HoldContext
811280d0 l     O .bss	00000004 viCh4HoldContext
811280d4 l     O .bss	00000004 viCh5HoldContext
811280d8 l     O .bss	00000004 viCh6HoldContext
811280dc l     O .bss	00000004 viCh7HoldContext
811280e0 l     O .bss	00000004 viCh8HoldContext
81108108 l     F .text	0000004c vRmapWriteReg
81108154 l     F .text	00000048 uliRmapReadReg
8110819c l     F .text	00000260 uliConvRmapCfgAddr
00000000 l    df *ABS*	00000000 spw_controller.c
81108a8c l     F .text	00000048 uliSpwcReadReg
81108a40 l     F .text	0000004c vSpwcWriteReg
00000000 l    df *ABS*	00000000 ctrl_io_lvds.c
8112803c l     O .rwdata	00000001 ucIoValue
81108c5c l     F .text	00000074 bCtrlIoLvdsDrive
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
811094f4 l     F .text	00000134 msgdma_write_extended_descriptor
81109628 l     F .text	0000015c msgdma_construct_extended_descriptor
81109784 l     F .text	000002a8 msgdma_descriptor_async_transfer
81109a2c l     F .text	0000036c msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 reset.c
8110a4e0 l     F .text	0000004c vRstcWriteReg
8110a52c l     F .text	00000048 uliRstReadReg
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 sync.c
811280f0 l     O .bss	00000004 viHoldContext
8110b700 l     F .text	00000054 bSyncWriteReg
8110b754 l     F .text	00000050 uliSyncReadReg
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fopen.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 fseek.c
00000000 l    df *ABS*	00000000 fseeko.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
811263e0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 openr.c
00000000 l    df *ABS*	00000000 refill.c
811108a0 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 vfprintf.c
81125f6e l     O .rodata	00000010 zeroes.4389
81125f7e l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
81125f8e l     O .rodata	00000010 zeroes.4404
81115158 l     F .text	000000bc __sbprintf
81125f9e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 dtoa.c
8111541c l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
81116f4c l     F .text	00000008 __fp_unlock
81116f60 l     F .text	0000019c __sinit.part.1
811170fc l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 flags.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 locale.c
81126c2c l     O .rwdata	00000020 lc_ctype_charset
81126c0c l     O .rwdata	00000020 lc_message_charset
81126c4c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
81125fcc l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
81126100 l     O .rodata	00000010 blanks.4332
811260f0 l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
8111ad94 l     F .text	000000fc __sprint_r.part.0
81126120 l     O .rodata	00000010 blanks.4348
81126110 l     O .rodata	00000010 zeroes.4349
8111c320 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
8111f764 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
8111f890 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
8111f8bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
8111fb28 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
8111fc08 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_open.c
8111fddc l     F .text	0000003c alt_get_errno
8111fe18 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
81120030 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
81128078 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
81120450 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81120584 l     F .text	00000034 alt_dev_reg
81126e2c l     O .rwdata	00001060 jtag_uart_0
81127e8c l     O .rwdata	000000c4 rs232_uart
81127f50 l     O .rwdata	00000060 dma_DDR_M1
81127fb0 l     O .rwdata	00000060 dma_DDR_M2
81128010 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
811208fc l     F .text	0000020c altera_avalon_jtag_uart_irq
81120b08 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81121140 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
811213f0 l     F .text	0000009c altera_avalon_uart_irq
8112148c l     F .text	000000e4 altera_avalon_uart_rxirq
81121570 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
8112170c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
81121924 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
81121b0c l     F .text	0000003c alt_get_errno
81121b48 l     F .text	00000094 alt_msgdma_write_standard_descriptor
81121bdc l     F .text	0000012c alt_msgdma_write_extended_descriptor
81121d08 l     F .text	00000184 alt_msgdma_irq
81121e8c l     F .text	0000008c alt_msgdma_construct_standard_descriptor
81121f18 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
8112206c l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
8112233c l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
81122984 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
81122a28 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
81123ab4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
81124130 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
81128130 g     O .bss	00000004 alt_instruction_exception_handler
811058d0 g     F .text	0000003c vRmapCh7IrqFlagClrWriteCmd
81123898 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
81105bc8 g     F .text	00000048 uliRmapCh1WriteCmdAddress
8110aa1c g     F .text	00000044 vSyncInitIrq
81119064 g     F .text	00000074 _mprec_log10
8110abec g     F .text	00000038 bSyncSetMbt
81108e28 g     F .text	00000100 I2C_Read
81119150 g     F .text	0000008c __any_on
81117e10 g     F .text	00000054 _isatty_r
81125fd8 g     O .rodata	00000028 __mprec_tinytens
81105b78 g     F .text	00000050 bRmapCh8IrqFlagWriteCmd
8111fd18 g     F .text	0000007c alt_main
81104b08 g     F .text	00000050 bFeebCh3IrqFlagBufferEmpty
811292bc g     O .bss	00000100 alt_irq
81117f40 g     F .text	00000060 _lseek_r
811172ec g     F .text	000000ac __sflags
8111e8e4 g     F .text	00000088 .hidden __eqdf2
81122764 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
81105c58 g     F .text	00000048 uliRmapCh3WriteCmdAddress
811293bc g       *ABS*	00000000 __alt_heap_start
81106020 g     F .text	00000080 bRmapGetIrqControl
811280ec g     O .bss	00000001 SspdConfigControl
8110af98 g     F .text	0000004c bSyncCtrReset
8112865c g     O .bss	0000018c xComm1
8110de34 g     F .text	0000009c aatoh
8111c904 g     F .text	0000009c _wcrtomb_r
81104a2c g     F .text	0000003c vFeebCh8IrqFlagClrBufferEmpty
81104700 g     F .text	00000038 vFeebCh2HandleIrq
81110d08 g     F .text	0000005c __sseek
8111729c g     F .text	00000010 __sinit
81109e50 g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
8111c7ac g     F .text	00000140 __swbuf_r
81108604 g     F .text	000000ec bSpwcGetLinkError
81105650 g     F .text	00000038 vRmapCh4HandleIrq
81117e64 g     F .text	0000007c _setlocale_r
81128040 g     O .rwdata	00000004 LedsPainelControl
8112815c g     O .bss	00000100 cDebugBuffer
81117104 g     F .text	00000068 __sfmoreglue
8111fdb8 g     F .text	00000024 __malloc_unlock
81102868 g     F .text	00000078 uliXorshift32
8110df58 g     F .text	00000440 .hidden __divsf3
811088c0 g     F .text	00000180 bSpwcInitCh
81106ad4 g     F .text	0000008c bRmapGetMemConfigStat
811280f8 g     O .bss	00000004 fp
81118084 g     F .text	0000015c memmove
8110b3dc g     F .text	0000006c bSyncCtrCh8OutEnable
81117284 g     F .text	00000018 _cleanup
81105394 g     F .text	00000180 bFeebInitCh
811181e0 g     F .text	000000a8 _Balloc
81106120 g     F .text	000000d0 bRmapSetCodecConfig
811226b4 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
81128090 g     O .bss	00000004 pxDmaM1Dev
81104c48 g     F .text	00000050 bFeebCh7IrqFlagBufferEmpty
81108ad4 g     F .text	00000034 bEnableIsoDrivers
8111e96c g     F .text	000000dc .hidden __gtdf2
811244d8 g     F .text	00000024 altera_nios2_gen2_irq_init
8110ad38 g     F .text	00000068 bSyncSetNCycles
8110b304 g     F .text	0000006c bSyncCtrCh6OutEnable
81109184 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
81102ba0 g     F .text	000000f0 TEMP_Read
81105f80 g     F .text	000000a0 bRmapSetIrqControl
81104770 g     F .text	00000038 vFeebCh4HandleIrq
8110f9b4 g     F .text	0000005c _fstat_r
811280fc g     O .bss	00000004 errno
81110b04 g     F .text	00000014 __srget
8110b698 g     F .text	00000034 uliSyncGetCtr
81110c84 g     F .text	00000008 __seofread
811056f8 g     F .text	00000038 vRmapCh7HandleIrq
811040e8 g     F .text	00000124 bDpktGetPacketConfig
81105dc0 g     F .text	00000048 uliRmapCh8WriteCmdAddress
81119b58 g     F .text	0000123c ___svfiprintf_internal_r
81128120 g     O .bss	00000004 alt_argv
8113003c g       *ABS*	00000000 _gp
81120420 g     F .text	00000030 usleep
8110940c g     F .text	00000078 bSetBoardLeds
811231d4 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
81126cac g     O .rwdata	00000180 alt_fd_list
81104ba8 g     F .text	00000050 bFeebCh5IrqFlagBufferEmpty
81105948 g     F .text	00000050 bRmapCh1IrqFlagWriteCmd
8110fb10 g     F .text	00000070 _getc_r
81105ce8 g     F .text	00000048 uliRmapCh5WriteCmdAddress
8110fb80 g     F .text	00000088 getc
811287e8 g     O .bss	0000018c xComm2
81123c54 g     F .text	00000090 alt_find_dev
811105d0 g     F .text	00000148 memcpy
811044c4 g     F .text	00000170 bDpktInitCh
81116f54 g     F .text	0000000c _cleanup_r
8111f4b8 g     F .text	000000dc .hidden __floatsidf
8110ab6c g     F .text	00000044 ucSyncStatusErrorCode
81128974 g     O .bss	0000018c xComm6
811241f4 g     F .text	0000007c alt_io_redirect
8111ea48 g     F .text	000000f4 .hidden __ltdf2
81105b28 g     F .text	00000050 bRmapCh7IrqFlagWriteCmd
81104e60 g     F .text	000000cc bFeebSetIrqControl
811034fc g     F .text	000000a8 bSdmaInitM2Dma
81124a94 g       *ABS*	00000000 __DTOR_END__
811235f4 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
811238d4 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8110b030 g     F .text	0000004c bSyncCtrErrInj
81123844 g     F .text	00000054 alt_msgdma_register_callback
811244fc g     F .text	0000009c alt_exception_cause_generated_bad_addr
8110a9e4 g     F .text	00000038 vSyncHandleIrq
811048c4 g     F .text	0000003c vFeebCh2IrqFlagClrBufferEmpty
8110b298 g     F .text	0000006c bSyncCtrCh5OutEnable
811280f4 g     O .bss	00000001 vucN
811197a0 g     F .text	00000074 __fpclassifyd
8110aadc g     F .text	0000004c bSyncStatusExtnIrq
81118fc0 g     F .text	000000a4 __ratio
8110ac24 g     F .text	00000038 bSyncSetBt
8111c304 g     F .text	0000001c __vfiprintf_internal
81104888 g     F .text	0000003c vFeebCh1IrqFlagClrBufferEmpty
81120d00 g     F .text	0000021c altera_avalon_jtag_uart_read
81122eb4 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
8111d694 g     F .text	00000064 .hidden __udivsi3
8111fb64 g     F .text	000000a4 isatty
811280e4 g     O .bss	00000001 LedsBoardControl
81126028 g     O .rodata	000000c8 __mprec_tens
81117ee0 g     F .text	0000000c __locale_charset
8110b1c0 g     F .text	0000006c bSyncCtrCh3OutEnable
81108f28 g     F .text	00000158 I2C_MultipleRead
81128108 g     O .bss	00000004 __malloc_top_pad
81128054 g     O .rwdata	00000004 __mb_cur_max
81117f10 g     F .text	0000000c _localeconv_r
8110a478 g     F .text	00000068 vRstcHoldDeviceReset
811185ec g     F .text	0000003c __i2b
811177cc g     F .text	000004bc __sfvwrite_r
8110581c g     F .text	0000003c vRmapCh4IrqFlagClrWriteCmd
81104408 g     F .text	000000bc bDpktGetPixelDelay
81110b18 g     F .text	00000054 _sbrk_r
811191dc g     F .text	00000060 _read_r
811023d4 g     F .text	00000494 bDdr2MemoryRandomReadTest
8112806c g     O .rwdata	00000004 alt_max_fd
8111c4a0 g     F .text	000000f0 _fclose_r
81116f1c g     F .text	00000030 fflush
81128104 g     O .bss	00000004 __malloc_max_sbrked_mem
8111f9a8 g     F .text	00000180 alt_irq_register
8110f0c0 g     F .text	00000110 .hidden __extendsfdf2
81108cd0 g     F .text	00000080 I2C_TestAdress
8111d750 g     F .text	000008ac .hidden __adddf3
811057e0 g     F .text	0000003c vRmapCh3IrqFlagClrWriteCmd
81118d68 g     F .text	0000010c __b2d
81122c14 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8111d064 g     F .text	00000538 .hidden __umoddi3
8111fc44 g     F .text	000000d4 lseek
81106274 g     F .text	00000158 bRmapGetCodecStatus
811086f0 g     F .text	000000c8 bSpwcGetLinkStatus
81105194 g     F .text	00000080 bFeebGetWindowing
81128044 g     O .rwdata	00000004 _global_impure_ptr
8110a9a0 g     F .text	00000044 bSSDisplayUpdate
8111923c g     F .text	00000564 _realloc_r
811293bc g       *ABS*	00000000 __bss_end
81124040 g     F .text	000000f0 alt_iic_isr_register
81120318 g     F .text	00000108 alt_tick
81105e08 g     F .text	00000178 vRmapInitIrq
8110a3a8 g     F .text	00000064 vRstcSimucamReset
811236d8 g     F .text	0000016c alt_msgdma_init
8111caec g     F .text	00000578 .hidden __udivdi3
8111c708 g     F .text	00000024 _fputwc_r
81126000 g     O .rodata	00000028 __mprec_bigtens
811183d0 g     F .text	00000104 __s2b
8110accc g     F .text	0000006c bSyncSetPolarity
8111f594 g     F .text	000000a8 .hidden __floatunsidf
81118aa8 g     F .text	00000060 __mcmp
81121344 g     F .text	000000ac altera_avalon_uart_init
8112394c g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
811039c8 g     F .text	0000042c bSdmaDmaM2Transfer
811172bc g     F .text	00000018 __fp_lock_all
81123ff4 g     F .text	0000004c alt_ic_irq_enabled
81108d50 g     F .text	000000d8 I2C_Write
811059e8 g     F .text	00000050 bRmapCh3IrqFlagWriteCmd
8112027c g     F .text	0000009c alt_alarm_stop
81128118 g     O .bss	00000004 alt_irq_active
8110f554 g     F .text	00000444 _fseeko_r
811000fc g     F .exceptions	000000d4 alt_irq_handler
81126c84 g     O .rwdata	00000028 alt_dev_null
8112284c g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
8110ac94 g     F .text	00000038 bSyncSetOst
81106b60 g     F .text	00000c44 bRmapSetRmapMemHKArea
81109080 g     F .text	0000008c i2c_start
8110b22c g     F .text	0000006c bSyncCtrCh4OutEnable
81123568 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
8111f870 g     F .text	00000020 alt_dcache_flush_all
811184d4 g     F .text	00000068 __hi0bits
81105d30 g     F .text	00000048 uliRmapCh6WriteCmdAddress
8111f438 g     F .text	00000080 .hidden __fixdfsi
81105294 g     F .text	00000080 bFeebStopCh
8110af4c g     F .text	0000004c bSyncCtrStart
81105314 g     F .text	00000080 bFeebClrCh
81105ad8 g     F .text	00000050 bRmapCh6IrqFlagWriteCmd
81105ca0 g     F .text	00000048 uliRmapCh4WriteCmdAddress
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
81128064 g     O .rwdata	00000008 alt_dev_list
8112048c g     F .text	000000f8 write
81124660 g     F .text	000000a0 _putc_r
8111f8f8 g     F .text	000000b0 fstat
8110f510 g     F .text	00000024 fprintf
81104bf8 g     F .text	00000050 bFeebCh6IrqFlagBufferEmpty
8110db34 g     F .text	00000050 _reg_write
8111ea48 g     F .text	000000f4 .hidden __ledf2
81105688 g     F .text	00000038 vRmapCh5HandleIrq
8110a574 g     F .text	00000050 v_spi_start
81118820 g     F .text	00000140 __pow5mult
81105c10 g     F .text	00000048 uliRmapCh2WriteCmdAddress
8111aea8 g     F .text	0000145c ___vfiprintf_internal_r
81128114 g     O .bss	00000004 __nlocale_changed
8111d6f8 g     F .text	00000058 .hidden __umodsi3
8110b07c g     F .text	0000006c bSyncCtrSyncOutEnable
8110aa94 g     F .text	00000048 bSyncIrqFlagSync
81122c6c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
811293bc g       *ABS*	00000000 end
811047e0 g     F .text	00000038 vFeebCh6HandleIrq
8110f998 g     F .text	0000001c fseeko
81128b00 g     O .bss	0000018c xComm5
81121960 g     F .text	000001ac altera_avalon_uart_write
8110f538 g     F .text	0000001c fseek
8112083c g     F .text	000000c0 altera_avalon_jtag_uart_init
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
81124a94 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
81101f6c g     F .text	00000468 bDdr2MemoryRandomWriteTest
811211b8 g     F .text	0000007c alt_avalon_timer_sc_init
811050f4 g     F .text	000000a0 bFeebSetWindowing
81121294 g     F .text	00000060 altera_avalon_uart_write_fd
8110f378 g     F .text	00000064 .hidden __clzsi2
811212f4 g     F .text	00000050 altera_avalon_uart_close_fd
81120f1c g     F .text	00000224 altera_avalon_jtag_uart_write
811172ac g     F .text	00000004 __sfp_lock_acquire
81102c90 g     F .text	00000040 sense_log_temp
81117fa0 g     F .text	000000e4 memchr
81112f44 g     F .text	000021f8 ___vfprintf_internal_r
81110b6c g     F .text	00000058 _sprintf_r
81106808 g     F .text	000002cc bRmapGetMemConfigArea
811174bc g     F .text	00000310 _free_r
81124270 g     F .text	0000022c alt_printf
8110dbd4 g     F .text	000001f4 _print_codec_status
81117eec g     F .text	00000010 __locale_mb_cur_max
811060a0 g     F .text	00000080 bRmapGetIrqFlags
811248e0 g     F .text	00000180 __call_exitprocs
81110a90 g     F .text	00000074 __srget_r
81128110 g     O .bss	00000004 __mlocale_changed
8110afe4 g     F .text	0000004c bSyncCtrOneShot
8112804c g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
8110b6cc g     F .text	00000034 uliSyncReadStatus
81128128 g     O .bss	00000004 _alt_tick_rate
8110aa60 g     F .text	00000034 vSyncIrqFlagClrSync
81118960 g     F .text	00000148 __lshift
8112270c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8112812c g     O .bss	00000004 _alt_nticks
8112006c g     F .text	000000fc read
811205f0 g     F .text	000000e8 alt_sys_init
8110e794 g     F .text	00000124 .hidden __floatsisf
811057a4 g     F .text	0000003c vRmapCh2IrqFlagClrWriteCmd
81119988 g     F .text	000001d0 __ssprint_r
81110840 g     F .text	00000060 _open_r
81105050 g     F .text	000000a4 bFeebGetBuffersStatus
81100788 g     F .text	00000cac bDdr2EepromDump
811247c8 g     F .text	00000118 __register_exitproc
81105a88 g     F .text	00000050 bRmapCh5IrqFlagWriteCmd
81118628 g     F .text	000001f8 __multiply
81120ba8 g     F .text	00000068 altera_avalon_jtag_uart_close
8110a72c g     F .text	00000050 v_spi_end
81128134 g     O .bss	00000028 __malloc_current_mallinfo
81118e74 g     F .text	0000014c __d2b
8110493c g     F .text	0000003c vFeebCh4IrqFlagClrBufferEmpty
81104850 g     F .text	00000038 vFeebCh8HandleIrq
8110a77c g     F .text	0000015c RTCC_SPI_R_MAC
811206d8 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
81123dec g     F .text	000000a4 alt_get_fd
811083fc g     F .text	0000012c bSpwcSetLink
8111f63c g     F .text	00000128 alt_busy_sleep
8110b0e8 g     F .text	0000006c bSyncCtrCh1OutEnable
81128c8c g     O .bss	0000018c xComm3
8110ddc8 g     F .text	0000006c _split_codec_status
811153c8 g     F .text	00000054 _close_r
81122bbc g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
811245e4 g     F .text	0000007c memcmp
81120798 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
811293bc g       *ABS*	00000000 __alt_stack_base
811207e8 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
81104978 g     F .text	0000003c vFeebCh5IrqFlagClrBufferEmpty
8110fa10 g     F .text	000000cc _fwrite_r
81128e18 g     O .bss	0000018c xComm7
81122cc4 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
81104a68 g     F .text	00000050 bFeebCh1IrqFlagBufferEmpty
81115274 g     F .text	00000154 __swsetup_r
8111dffc g     F .text	000008e8 .hidden __divdf3
8111716c g     F .text	00000118 __sfp
81108840 g     F .text	00000080 bSpwcClearTimecode
811190d8 g     F .text	00000078 __copybits
81126804 g     O .rwdata	00000408 __malloc_av_
811172b8 g     F .text	00000004 __sinit_lock_release
8112808c g     O .bss	00000004 uliInitialState
8110910c g     F .text	00000078 i2c_stop
8110ded0 g     F .text	0000005c Verif_Error
8110df2c g     F .text	0000002c toInt
8110e9a8 g     F .text	00000718 .hidden __muldf3
81110c30 g     F .text	00000054 __sread
81123ce4 g     F .text	00000108 alt_find_file
81123af0 g     F .text	000000a4 alt_dev_llist_insert
8111fd94 g     F .text	00000024 __malloc_lock
8110f4e8 g     F .text	00000028 _fprintf_r
811201cc g     F .text	000000b0 sbrk
81110d6c g     F .text	000021d8 ___svfprintf_internal_r
81116ec0 g     F .text	0000005c _fflush_r
8111c3dc g     F .text	000000c4 _calloc_r
8110abb0 g     F .text	0000003c ucSyncStatusCycleNumber
811061f0 g     F .text	00000084 bRmapGetCodecConfig
811047a8 g     F .text	00000038 vFeebCh5HandleIrq
8110f4d0 g     F .text	00000018 fopen
8112808c g       *ABS*	00000000 __bss_start
81110718 g     F .text	00000128 memset
81123680 g     F .text	00000058 alt_msgdma_open
8110b7a4 g     F .text	00002030 main
8110590c g     F .text	0000003c vRmapCh8IrqFlagClrWriteCmd
81105a38 g     F .text	00000050 bRmapCh4IrqFlagWriteCmd
81128124 g     O .bss	00000004 alt_envp
81128100 g     O .bss	00000004 __malloc_max_total_mem
81122fa4 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
81120738 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
811028e0 g     F .text	000002c0 POWER_Read
811092b4 g     F .text	00000158 i2c_read
8111c8ec g     F .text	00000018 __swbuf
81128fa4 g     O .bss	0000018c xComm8
81108b08 g     F .text	00000034 bDisableIsoDrivers
81110d64 g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
8111c590 g     F .text	00000014 fclose
8110f1d0 g     F .text	000001a8 .hidden __truncdfsf2
8110420c g     F .text	000000bc bDpktGetPacketHeader
811055a8 g     F .text	00000038 vRmapCh1HandleIrq
8111561c g     F .text	00001688 _dtoa_r
811232a8 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8110fdc4 g     F .text	0000080c _malloc_r
8111ca60 g     F .text	00000030 __ascii_wctomb
81128070 g     O .rwdata	00000004 alt_errno
81122dfc g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81108528 g     F .text	000000dc bSpwcGetLink
81109ec8 g     F .text	000004e0 POWER_SPI_RW
81117c88 g     F .text	000000c4 _fwalk
811280a0 g     O .bss	00000004 ECommSpwCh
81124700 g     F .text	000000c8 putc
8111d59c g     F .text	00000084 .hidden __divsi3
81117398 g     F .text	00000124 _malloc_trim_r
81107f68 g     F .text	000001a0 bRmapInitCh
81124a94 g       *ABS*	00000000 __CTOR_END__
8110e398 g     F .text	000003fc .hidden __mulsf3
811280e8 g     O .bss	00000004 pnt_memory
8110ac5c g     F .text	00000038 bSyncSetPer
8110027c g     F .text	0000050c bDdr2EepromTest
8110b520 g     F .text	0000006c bSyncIrqFlagClrError
81119814 g     F .text	000000dc strcmp
81124a94 g       *ABS*	00000000 __DTOR_LIST__
8110db84 g     F .text	00000050 _reg_read
8111e8e4 g     F .text	00000088 .hidden __nedf2
8110b370 g     F .text	0000006c bSyncCtrCh7OutEnable
811205b8 g     F .text	00000038 alt_irq_init
81120168 g     F .text	00000064 alt_release_fd
8110b58c g     F .text	0000006c bSyncIrqFlagClrBlank
81123910 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
81110bc4 g     F .text	0000006c sprintf
81125e28 g     O .rodata	00000100 .hidden __clz_tab
811014ec g     F .text	00000578 bDdr2MemoryWriteTest
8112810c g     O .bss	00000004 _PathLocale
8110b648 g     F .text	00000050 bSyncIrqFlagBlank
81109d98 g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
81124598 g     F .text	00000014 atexit
81104738 g     F .text	00000038 vFeebCh3HandleIrq
81115214 g     F .text	00000060 _write_r
8110a40c g     F .text	0000006c vRstcReleaseDeviceReset
81117f1c g     F .text	00000018 setlocale
81122d64 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
81128048 g     O .rwdata	00000004 _impure_ptr
8112811c g     O .bss	00000004 alt_argc
81116ca4 g     F .text	0000021c __sflush_r
811087b8 g     F .text	00000088 bSpwcGetTimecode
81123bf4 g     F .text	00000060 _do_dtors
81117f08 g     F .text	00000008 __locale_cjk_lang
81102cd0 g     F .text	00000784 sense_log
81128098 g     O .bss	00000004 ESdmaBufferSide
8110f534 g     F .text	00000004 _fseek_r
811108bc g     F .text	000001d4 __srefill_r
81108b3c g     F .text	00000034 bEnableLvdsBoard
811055e0 g     F .text	00000038 vRmapCh2HandleIrq
81108ba4 g     F .text	000000b8 bSetPreEmphasys
81100020 g       .exceptions	00000000 alt_irq_entry
8110aedc g     F .text	00000070 bSyncCtrExtnIrq
81118d04 g     F .text	00000064 __ulp
811172d4 g     F .text	00000018 __fp_unlock_all
8110d7d4 g     F .text	00000360 vTestLeds
8110aea4 g     F .text	00000038 bSyncErrInj
8112805c g     O .rwdata	00000008 alt_fs_list
8112825c g     O .bss	00000400 xSZData
81129130 g     O .bss	0000018c xComm4
81103454 g     F .text	000000a8 bSdmaInitM1Dma
8110b4b4 g     F .text	0000006c bSyncIrqEnableBlank
81104c98 g     F .text	00000050 bFeebCh8IrqFlagBufferEmpty
81117f34 g     F .text	0000000c localeconv
811046c8 g     F .text	00000038 vFeebCh1HandleIrq
81104818 g     F .text	00000038 vFeebCh7HandleIrq
81123e90 g     F .text	00000050 alt_ic_isr_register
81105618 g     F .text	00000038 vRmapCh3HandleIrq
8110fadc g     F .text	00000034 fwrite
8112808c g       *ABS*	00000000 _edata
81121234 g     F .text	00000060 altera_avalon_uart_read_fd
811293bc g       *ABS*	00000000 _end
81101434 g     F .text	000000b8 bDdr2SwitchMemory
8111c5a4 g     F .text	00000164 __fputwc
81120c10 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
811063cc g     F .text	00000158 bRmapGetCodecError
81123f68 g     F .text	0000008c alt_ic_irq_disable
811035a4 g     F .text	00000424 bSdmaDmaM1Transfer
81110c8c g     F .text	0000007c __swrite
81128050 g     O .rwdata	00000004 __malloc_trim_threshold
81117efc g     F .text	0000000c __locale_msgcharset
81109e8c g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
811245ac g     F .text	00000038 exit
8110b5f8 g     F .text	00000050 bSyncIrqFlagError
81117d4c g     F .text	000000c4 _fwalk_reent
8112313c g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
8110e8b8 g     F .text	000000f0 .hidden __floatunsisf
81118b08 g     F .text	000001fc __mdiff
81104ce8 g     F .text	00000178 vFeebInitIrq
81103ec4 g     F .text	00000224 bDpktSetPacketConfig
8111d620 g     F .text	00000074 .hidden __modsi3
8110ae08 g     F .text	00000034 uliSyncGetPer
811056c0 g     F .text	00000038 vRmapCh6HandleIrq
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
811172b0 g     F .text	00000004 __sfp_lock_release
81104f2c g     F .text	000000a4 bFeebGetIrqControl
81109484 g     F .text	00000070 bSetPainelLeds
811228dc g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
81101a64 g     F .text	00000508 bDdr2MemoryReadTest
81106524 g     F .text	000002e4 bRmapSetMemConfigArea
8110b448 g     F .text	0000006c bSyncIrqEnableError
81104ab8 g     F .text	00000050 bFeebCh2IrqFlagBufferEmpty
8110add4 g     F .text	00000034 uliSyncGetBt
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
811227bc g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
811216b8 g     F .text	00000054 altera_avalon_uart_close
8110f3dc g     F .text	000000f4 _fopen_r
81124a60 g     F .text	00000034 _exit
81123988 g     F .text	0000012c alt_alarm_start
8112809c g     O .bss	00000004 ESdmaChBufferId
81105858 g     F .text	0000003c vRmapCh5IrqFlagClrWriteCmd
8110fc08 g     F .text	000001bc __smakebuf_r
81104b58 g     F .text	00000050 bFeebCh4IrqFlagBufferEmpty
81128084 g     O .rwdata	00000008 alt_msgdma_list
811198f0 g     F .text	00000098 strlen
8110a680 g     F .text	000000ac uc_spi_get_byte
81105894 g     F .text	0000003c vRmapCh6IrqFlagClrWriteCmd
8111fedc g     F .text	00000154 open
811077a4 g     F .text	000007c4 bRmapGetRmapMemHKArea
8111e96c g     F .text	000000dc .hidden __gedf2
8112449c g     F .text	0000003c alt_putchar
81128058 g     O .rwdata	00000004 __wctomb
8111ae90 g     F .text	00000018 __sprint_r
81104fd0 g     F .text	00000080 bFeebGetIrqFlags
81128094 g     O .bss	00000004 pxDmaM2Dev
81128074 g     O .rwdata	00000004 alt_priority_mask
81108b70 g     F .text	00000034 bDisableLvdsBoard
8110a5c4 g     F .text	000000bc v_spi_send_byte
8110a8d8 g     F .text	000000c8 bSSDisplayConfig
81123ee0 g     F .text	00000088 alt_ic_irq_enable
8111513c g     F .text	0000001c __vfprintf_internal
8110b154 g     F .text	0000006c bSyncCtrCh2OutEnable
81121748 g     F .text	000001dc altera_avalon_uart_read
8111ca90 g     F .text	0000005c _wctomb_r
81104900 g     F .text	0000003c vFeebCh3IrqFlagClrBufferEmpty
8111eb3c g     F .text	000008fc .hidden __subdf3
8110ae3c g     F .text	00000034 uliSyncGetOst
81105730 g     F .text	00000038 vRmapCh8HandleIrq
811049b4 g     F .text	0000003c vFeebCh6IrqFlagClrBufferEmpty
81103df4 g     F .text	000000d0 bCommInitCh
8111853c g     F .text	000000b0 __lo0bits
8112807c g     O .rwdata	00000008 alt_alarm_list
81123b94 g     F .text	00000060 _do_ctors
81105768 g     F .text	0000003c vRmapCh1IrqFlagClrWriteCmd
8111c9a0 g     F .text	000000c0 wcrtomb
811042c8 g     F .text	00000140 bDpktSetPixelDelay
8111f7a0 g     F .text	000000d0 close
8110ae70 g     F .text	00000034 uliSyncGetGeneral
81105998 g     F .text	00000050 bRmapCh2IrqFlagWriteCmd
81105d78 g     F .text	00000048 uliRmapCh7WriteCmdAddress
81105214 g     F .text	00000080 bFeebStartCh
8111c72c g     F .text	00000080 fputwc
811172b4 g     F .text	00000004 __sinit_lock_acquire
811182b0 g     F .text	00000120 __multadd
811049f0 g     F .text	0000003c vFeebCh7IrqFlagClrBufferEmpty
8110ab28 g     F .text	00000044 ucSyncStatusState
81118288 g     F .text	00000028 _Bfree
8110ada0 g     F .text	00000034 uliSyncGetMbt



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a044f4 	movhi	r2,33043
81100140:	10a4af04 	addi	r2,r2,-27972
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a044f4 	movhi	r2,33043
81100158:	10a4af04 	addi	r2,r2,-27972
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a03d17 	ldw	r2,-32524(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a03d17 	ldw	r2,-32524(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a044f4 	movhi	gp,33043
    ori gp, gp, %lo(_gp)
81100250:	d6800f14 	ori	gp,gp,60
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a044b4 	movhi	r2,33042
    ori r2, r2, %lo(__bss_start)
81100258:	10a02314 	ori	r2,r2,32908

    movhi r3, %hi(__bss_end)
8110025c:	00e044b4 	movhi	r3,33042
    ori r3, r3, %lo(__bss_end)
81100260:	18e4ef14 	ori	r3,r3,37820

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	111fd180 	call	8111fd18 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
8110027c:	defff604 	addi	sp,sp,-40
81100280:	dfc00915 	stw	ra,36(sp)
81100284:	df000815 	stw	fp,32(sp)
81100288:	df000804 	addi	fp,sp,32
8110028c:	2005883a 	mov	r2,r4
81100290:	e0bfff05 	stb	r2,-4(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
81100294:	00e044f4 	movhi	r3,33043
81100298:	18e05704 	addi	r3,r3,-32420
8110029c:	00a044b4 	movhi	r2,33042
811002a0:	1092a504 	addi	r2,r2,19092
811002a4:	1009883a 	mov	r4,r2
811002a8:	00800884 	movi	r2,34
811002ac:	100d883a 	mov	r6,r2
811002b0:	200b883a 	mov	r5,r4
811002b4:	1809883a 	mov	r4,r3
811002b8:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
811002bc:	d0a02f17 	ldw	r2,-32580(gp)
811002c0:	016044f4 	movhi	r5,33043
811002c4:	29605704 	addi	r5,r5,-32420
811002c8:	1009883a 	mov	r4,r2
811002cc:	110f5100 	call	8110f510 <fprintf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
811002d0:	00bfe804 	movi	r2,-96
811002d4:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	bSuccess = TRUE;
811002d8:	00800044 	movi	r2,1
811002dc:	e0bff915 	stw	r2,-28(fp)
	switch (ucMemoryId) {
811002e0:	e0bfff03 	ldbu	r2,-4(fp)
811002e4:	10c00060 	cmpeqi	r3,r2,1
811002e8:	1800031e 	bne	r3,zero,811002f8 <bDdr2EepromTest+0x7c>
811002ec:	108000a0 	cmpeqi	r2,r2,2
811002f0:	1000081e 	bne	r2,zero,81100314 <bDdr2EepromTest+0x98>
811002f4:	00000e06 	br	81100330 <bDdr2EepromTest+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
811002f8:	00a00034 	movhi	r2,32768
811002fc:	10827c04 	addi	r2,r2,2544
81100300:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81100304:	00a00034 	movhi	r2,32768
81100308:	10828004 	addi	r2,r2,2560
8110030c:	e0bffb15 	stw	r2,-20(fp)
		break;
81100310:	00001906 	br	81100378 <bDdr2EepromTest+0xfc>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81100314:	00a00034 	movhi	r2,32768
81100318:	10825804 	addi	r2,r2,2400
8110031c:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
81100320:	00a00034 	movhi	r2,32768
81100324:	10825c04 	addi	r2,r2,2416
81100328:	e0bffb15 	stw	r2,-20(fp)
		break;
8110032c:	00001206 	br	81100378 <bDdr2EepromTest+0xfc>
	default:
		bSuccess = FALSE;
81100330:	e03ff915 	stw	zero,-28(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
81100334:	00e044f4 	movhi	r3,33043
81100338:	18e05704 	addi	r3,r3,-32420
8110033c:	00a044b4 	movhi	r2,33042
81100340:	1092ae04 	addi	r2,r2,19128
81100344:	1009883a 	mov	r4,r2
81100348:	00800bc4 	movi	r2,47
8110034c:	100d883a 	mov	r6,r2
81100350:	200b883a 	mov	r5,r4
81100354:	1809883a 	mov	r4,r3
81100358:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8110035c:	d0a02f17 	ldw	r2,-32580(gp)
81100360:	016044f4 	movhi	r5,33043
81100364:	29605704 	addi	r5,r5,-32420
81100368:	1009883a 	mov	r4,r2
8110036c:	110f5100 	call	8110f510 <fprintf>
		;
#endif
		return bSuccess;
81100370:	e0bff917 	ldw	r2,-28(fp)
81100374:	0000ff06 	br	81100774 <bDdr2EepromTest+0x4f8>
	}

	alt_u8 ucControlAddr, ucValue;
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
81100378:	00e044f4 	movhi	r3,33043
8110037c:	18e05704 	addi	r3,r3,-32420
81100380:	00a044b4 	movhi	r2,33042
81100384:	1092ba04 	addi	r2,r2,19176
81100388:	1009883a 	mov	r4,r2
8110038c:	008005c4 	movi	r2,23
81100390:	100d883a 	mov	r6,r2
81100394:	200b883a 	mov	r5,r4
81100398:	1809883a 	mov	r4,r3
8110039c:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
811003a0:	d0a02f17 	ldw	r2,-32580(gp)
811003a4:	016044f4 	movhi	r5,33043
811003a8:	29605704 	addi	r5,r5,-32420
811003ac:	1009883a 	mov	r4,r2
811003b0:	110f5100 	call	8110f510 <fprintf>
#endif
	usleep(20 * 1000);
811003b4:	01138804 	movi	r4,20000
811003b8:	11204200 	call	81120420 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
811003bc:	e03ffc15 	stw	zero,-16(fp)
811003c0:	00003306 	br	81100490 <bDdr2EepromTest+0x214>
		ucControlAddr = iI;
811003c4:	e0bffc17 	ldw	r2,-16(fp)
811003c8:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
811003cc:	e0bffd03 	ldbu	r2,-12(fp)
811003d0:	10c03fcc 	andi	r3,r2,255
811003d4:	18c0201c 	xori	r3,r3,128
811003d8:	18ffe004 	addi	r3,r3,-128
811003dc:	e13ffd43 	ldbu	r4,-11(fp)
811003e0:	e0bffe04 	addi	r2,fp,-8
811003e4:	d8800015 	stw	r2,0(sp)
811003e8:	200f883a 	mov	r7,r4
811003ec:	180d883a 	mov	r6,r3
811003f0:	e17ffb17 	ldw	r5,-20(fp)
811003f4:	e13ffa17 	ldw	r4,-24(fp)
811003f8:	1108e280 	call	81108e28 <I2C_Read>
811003fc:	e0bff915 	stw	r2,-28(fp)
				ucControlAddr, &ucValue);
		if (bSuccess) {
81100400:	e0bff917 	ldw	r2,-28(fp)
81100404:	10001026 	beq	r2,zero,81100448 <bDdr2EepromTest+0x1cc>
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "EEPROM[%03d]=%02Xh\n", ucControlAddr,
81100408:	e0bffd43 	ldbu	r2,-11(fp)
8110040c:	e0fffe03 	ldbu	r3,-8(fp)
81100410:	18c03fcc 	andi	r3,r3,255
81100414:	180f883a 	mov	r7,r3
81100418:	100d883a 	mov	r6,r2
8110041c:	016044b4 	movhi	r5,33042
81100420:	2952c004 	addi	r5,r5,19200
81100424:	012044f4 	movhi	r4,33043
81100428:	21205704 	addi	r4,r4,-32420
8110042c:	1110bc40 	call	81110bc4 <sprintf>
					ucValue);
			debug(fp, cDebugBuffer);
81100430:	d0a02f17 	ldw	r2,-32580(gp)
81100434:	016044f4 	movhi	r5,33043
81100438:	29605704 	addi	r5,r5,-32420
8110043c:	1009883a 	mov	r4,r2
81100440:	110f5100 	call	8110f510 <fprintf>
81100444:	00000f06 	br	81100484 <bDdr2EepromTest+0x208>
#endif
		} else {
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
81100448:	00e044f4 	movhi	r3,33043
8110044c:	18e05704 	addi	r3,r3,-32420
81100450:	00a044b4 	movhi	r2,33042
81100454:	1092c504 	addi	r2,r2,19220
81100458:	1009883a 	mov	r4,r2
8110045c:	008005c4 	movi	r2,23
81100460:	100d883a 	mov	r6,r2
81100464:	200b883a 	mov	r5,r4
81100468:	1809883a 	mov	r4,r3
8110046c:	11105d00 	call	811105d0 <memcpy>
			debug(fp, cDebugBuffer);
81100470:	d0a02f17 	ldw	r2,-32580(gp)
81100474:	016044f4 	movhi	r5,33043
81100478:	29605704 	addi	r5,r5,-32420
8110047c:	1009883a 	mov	r4,r2
81100480:	110f5100 	call	8110f510 <fprintf>
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
81100484:	e0bffc17 	ldw	r2,-16(fp)
81100488:	10800044 	addi	r2,r2,1
8110048c:	e0bffc15 	stw	r2,-16(fp)
81100490:	e0bffc17 	ldw	r2,-16(fp)
81100494:	10804008 	cmpgei	r2,r2,256
81100498:	1000021e 	bne	r2,zero,811004a4 <bDdr2EepromTest+0x228>
8110049c:	e0bff917 	ldw	r2,-28(fp)
811004a0:	103fc81e 	bne	r2,zero,811003c4 <__reset+0xfb0e03c4>
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
			debug(fp, cDebugBuffer);
#endif
		}
	}
	if (bSuccess) {
811004a4:	e0bff917 	ldw	r2,-28(fp)
811004a8:	10001026 	beq	r2,zero,811004ec <bDdr2EepromTest+0x270>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Completed\n\n");
811004ac:	00e044f4 	movhi	r3,33043
811004b0:	18e05704 	addi	r3,r3,-32420
811004b4:	00a044b4 	movhi	r2,33042
811004b8:	1092cb04 	addi	r2,r2,19244
811004bc:	1009883a 	mov	r4,r2
811004c0:	00800884 	movi	r2,34
811004c4:	100d883a 	mov	r6,r2
811004c8:	200b883a 	mov	r5,r4
811004cc:	1809883a 	mov	r4,r3
811004d0:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
811004d4:	d0a02f17 	ldw	r2,-32580(gp)
811004d8:	016044f4 	movhi	r5,33043
811004dc:	29605704 	addi	r5,r5,-32420
811004e0:	1009883a 	mov	r4,r2
811004e4:	110f5100 	call	8110f510 <fprintf>
811004e8:	00000f06 	br	81100528 <bDdr2EepromTest+0x2ac>
#endif
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Failed\n\n");
811004ec:	00e044f4 	movhi	r3,33043
811004f0:	18e05704 	addi	r3,r3,-32420
811004f4:	00a044b4 	movhi	r2,33042
811004f8:	1092d404 	addi	r2,r2,19280
811004fc:	1009883a 	mov	r4,r2
81100500:	008007c4 	movi	r2,31
81100504:	100d883a 	mov	r6,r2
81100508:	200b883a 	mov	r5,r4
8110050c:	1809883a 	mov	r4,r3
81100510:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
81100514:	d0a02f17 	ldw	r2,-32580(gp)
81100518:	016044f4 	movhi	r5,33043
8110051c:	29605704 	addi	r5,r5,-32420
81100520:	1009883a 	mov	r4,r2
81100524:	110f5100 	call	8110f510 <fprintf>
#endif
	}

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
81100528:	00e044f4 	movhi	r3,33043
8110052c:	18e05704 	addi	r3,r3,-32420
81100530:	00a044b4 	movhi	r2,33042
81100534:	1092dc04 	addi	r2,r2,19312
81100538:	1009883a 	mov	r4,r2
8110053c:	00800604 	movi	r2,24
81100540:	100d883a 	mov	r6,r2
81100544:	200b883a 	mov	r5,r4
81100548:	1809883a 	mov	r4,r3
8110054c:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81100550:	d0a02f17 	ldw	r2,-32580(gp)
81100554:	016044f4 	movhi	r5,33043
81100558:	29605704 	addi	r5,r5,-32420
8110055c:	1009883a 	mov	r4,r2
81100560:	110f5100 	call	8110f510 <fprintf>
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
81100564:	00800484 	movi	r2,18
81100568:	e0bffd85 	stb	r2,-10(fp)
8110056c:	00bfe004 	movi	r2,-128
81100570:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
81100574:	01138804 	movi	r4,20000
81100578:	11204200 	call	81120420 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
8110057c:	e0bffd03 	ldbu	r2,-12(fp)
81100580:	10c03fcc 	andi	r3,r2,255
81100584:	18c0201c 	xori	r3,r3,128
81100588:	18ffe004 	addi	r3,r3,-128
8110058c:	e13ffdc3 	ldbu	r4,-9(fp)
81100590:	e0bffd83 	ldbu	r2,-10(fp)
81100594:	d8800015 	stw	r2,0(sp)
81100598:	200f883a 	mov	r7,r4
8110059c:	180d883a 	mov	r6,r3
811005a0:	e17ffb17 	ldw	r5,-20(fp)
811005a4:	e13ffa17 	ldw	r4,-24(fp)
811005a8:	1108d500 	call	81108d50 <I2C_Write>
811005ac:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
811005b0:	e0bff917 	ldw	r2,-28(fp)
811005b4:	1000101e 	bne	r2,zero,811005f8 <bDdr2EepromTest+0x37c>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
811005b8:	00e044f4 	movhi	r3,33043
811005bc:	18e05704 	addi	r3,r3,-32420
811005c0:	00a044b4 	movhi	r2,33042
811005c4:	1092e204 	addi	r2,r2,19336
811005c8:	1009883a 	mov	r4,r2
811005cc:	00800604 	movi	r2,24
811005d0:	100d883a 	mov	r6,r2
811005d4:	200b883a 	mov	r5,r4
811005d8:	1809883a 	mov	r4,r3
811005dc:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
811005e0:	d0a02f17 	ldw	r2,-32580(gp)
811005e4:	016044f4 	movhi	r5,33043
811005e8:	29605704 	addi	r5,r5,-32420
811005ec:	1009883a 	mov	r4,r2
811005f0:	110f5100 	call	8110f510 <fprintf>
811005f4:	00003306 	br	811006c4 <bDdr2EepromTest+0x448>
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
811005f8:	e0bffd03 	ldbu	r2,-12(fp)
811005fc:	10c03fcc 	andi	r3,r2,255
81100600:	18c0201c 	xori	r3,r3,128
81100604:	18ffe004 	addi	r3,r3,-128
81100608:	e13ffdc3 	ldbu	r4,-9(fp)
8110060c:	e0bffe44 	addi	r2,fp,-7
81100610:	d8800015 	stw	r2,0(sp)
81100614:	200f883a 	mov	r7,r4
81100618:	180d883a 	mov	r6,r3
8110061c:	e17ffb17 	ldw	r5,-20(fp)
81100620:	e13ffa17 	ldw	r4,-24(fp)
81100624:	1108e280 	call	81108e28 <I2C_Read>
81100628:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
8110062c:	e0bff917 	ldw	r2,-28(fp)
81100630:	1000101e 	bne	r2,zero,81100674 <bDdr2EepromTest+0x3f8>
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
81100634:	00e044f4 	movhi	r3,33043
81100638:	18e05704 	addi	r3,r3,-32420
8110063c:	00a044b4 	movhi	r2,33042
81100640:	1092e804 	addi	r2,r2,19360
81100644:	1009883a 	mov	r4,r2
81100648:	00800884 	movi	r2,34
8110064c:	100d883a 	mov	r6,r2
81100650:	200b883a 	mov	r5,r4
81100654:	1809883a 	mov	r4,r3
81100658:	11105d00 	call	811105d0 <memcpy>
			debug(fp, cDebugBuffer);
8110065c:	d0a02f17 	ldw	r2,-32580(gp)
81100660:	016044f4 	movhi	r5,33043
81100664:	29605704 	addi	r5,r5,-32420
81100668:	1009883a 	mov	r4,r2
8110066c:	110f5100 	call	8110f510 <fprintf>
81100670:	00001406 	br	811006c4 <bDdr2EepromTest+0x448>
#endif
		} else {
			if (ucReadData != ucWriteData) {
81100674:	e0bffe43 	ldbu	r2,-7(fp)
81100678:	10c03fcc 	andi	r3,r2,255
8110067c:	e0bffd83 	ldbu	r2,-10(fp)
81100680:	18801026 	beq	r3,r2,811006c4 <bDdr2EepromTest+0x448>
				bSuccess = FALSE;
81100684:	e03ff915 	stw	zero,-28(fp)
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100688:	e0bffe43 	ldbu	r2,-7(fp)
8110068c:	10803fcc 	andi	r2,r2,255
81100690:	e0fffd83 	ldbu	r3,-10(fp)
81100694:	180f883a 	mov	r7,r3
81100698:	100d883a 	mov	r6,r2
8110069c:	016044b4 	movhi	r5,33042
811006a0:	2952f104 	addi	r5,r5,19396
811006a4:	012044f4 	movhi	r4,33043
811006a8:	21205704 	addi	r4,r4,-32420
811006ac:	1110bc40 	call	81110bc4 <sprintf>
						"Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n",
						ucReadData, ucWriteData);
				debug(fp, cDebugBuffer);
811006b0:	d0a02f17 	ldw	r2,-32580(gp)
811006b4:	016044f4 	movhi	r5,33043
811006b8:	29605704 	addi	r5,r5,-32420
811006bc:	1009883a 	mov	r4,r2
811006c0:	110f5100 	call	8110f510 <fprintf>
#endif
			}
		}
	}
	if (bSuccess) {
811006c4:	e0bff917 	ldw	r2,-28(fp)
811006c8:	10001026 	beq	r2,zero,8110070c <bDdr2EepromTest+0x490>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Completed\n\n");
811006cc:	00e044f4 	movhi	r3,33043
811006d0:	18e05704 	addi	r3,r3,-32420
811006d4:	00a044b4 	movhi	r2,33042
811006d8:	10930004 	addi	r2,r2,19456
811006dc:	1009883a 	mov	r4,r2
811006e0:	008008c4 	movi	r2,35
811006e4:	100d883a 	mov	r6,r2
811006e8:	200b883a 	mov	r5,r4
811006ec:	1809883a 	mov	r4,r3
811006f0:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
811006f4:	d0a02f17 	ldw	r2,-32580(gp)
811006f8:	016044f4 	movhi	r5,33043
811006fc:	29605704 	addi	r5,r5,-32420
81100700:	1009883a 	mov	r4,r2
81100704:	110f5100 	call	8110f510 <fprintf>
81100708:	00000f06 	br	81100748 <bDdr2EepromTest+0x4cc>
#endif
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Failed\n\n");
8110070c:	00e044f4 	movhi	r3,33043
81100710:	18e05704 	addi	r3,r3,-32420
81100714:	00a044b4 	movhi	r2,33042
81100718:	10930904 	addi	r2,r2,19492
8110071c:	1009883a 	mov	r4,r2
81100720:	00800804 	movi	r2,32
81100724:	100d883a 	mov	r6,r2
81100728:	200b883a 	mov	r5,r4
8110072c:	1809883a 	mov	r4,r3
81100730:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
81100734:	d0a02f17 	ldw	r2,-32580(gp)
81100738:	016044f4 	movhi	r5,33043
8110073c:	29605704 	addi	r5,r5,-32420
81100740:	1009883a 	mov	r4,r2
81100744:	110f5100 	call	8110f510 <fprintf>
#endif
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81100748:	00a044f4 	movhi	r2,33043
8110074c:	10a05704 	addi	r2,r2,-32420
81100750:	00c00284 	movi	r3,10
81100754:	10c00005 	stb	r3,0(r2)
81100758:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8110075c:	d0a02f17 	ldw	r2,-32580(gp)
81100760:	016044f4 	movhi	r5,33043
81100764:	29605704 	addi	r5,r5,-32420
81100768:	1009883a 	mov	r4,r2
8110076c:	110f5100 	call	8110f510 <fprintf>
#endif

	return bSuccess;
81100770:	e0bff917 	ldw	r2,-28(fp)
}
81100774:	e037883a 	mov	sp,fp
81100778:	dfc00117 	ldw	ra,4(sp)
8110077c:	df000017 	ldw	fp,0(sp)
81100780:	dec00204 	addi	sp,sp,8
81100784:	f800283a 	ret

81100788 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
81100788:	deffb704 	addi	sp,sp,-292
8110078c:	dfc04815 	stw	ra,288(sp)
81100790:	df004715 	stw	fp,284(sp)
81100794:	df004704 	addi	fp,sp,284
81100798:	2005883a 	mov	r2,r4
8110079c:	e0bfff05 	stb	r2,-4(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
811007a0:	00e044f4 	movhi	r3,33043
811007a4:	18e05704 	addi	r3,r3,-32420
811007a8:	00a044b4 	movhi	r2,33042
811007ac:	10931104 	addi	r2,r2,19524
811007b0:	1009883a 	mov	r4,r2
811007b4:	00800884 	movi	r2,34
811007b8:	100d883a 	mov	r6,r2
811007bc:	200b883a 	mov	r5,r4
811007c0:	1809883a 	mov	r4,r3
811007c4:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
811007c8:	d0a02f17 	ldw	r2,-32580(gp)
811007cc:	016044f4 	movhi	r5,33043
811007d0:	29605704 	addi	r5,r5,-32420
811007d4:	1009883a 	mov	r4,r2
811007d8:	110f5100 	call	8110f510 <fprintf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
811007dc:	00bfe804 	movi	r2,-96
811007e0:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess;
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	bSuccess = TRUE;
811007e4:	00800044 	movi	r2,1
811007e8:	e0bfbe15 	stw	r2,-264(fp)
	switch (ucMemoryId) {
811007ec:	e0bfff03 	ldbu	r2,-4(fp)
811007f0:	10c00060 	cmpeqi	r3,r2,1
811007f4:	1800031e 	bne	r3,zero,81100804 <bDdr2EepromDump+0x7c>
811007f8:	108000a0 	cmpeqi	r2,r2,2
811007fc:	1000081e 	bne	r2,zero,81100820 <bDdr2EepromDump+0x98>
81100800:	00000e06 	br	8110083c <bDdr2EepromDump+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81100804:	00a00034 	movhi	r2,32768
81100808:	10827c04 	addi	r2,r2,2544
8110080c:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81100810:	00a00034 	movhi	r2,32768
81100814:	10828004 	addi	r2,r2,2560
81100818:	e0bfbb15 	stw	r2,-276(fp)
		break;
8110081c:	00001906 	br	81100884 <bDdr2EepromDump+0xfc>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81100820:	00a00034 	movhi	r2,32768
81100824:	10825804 	addi	r2,r2,2400
81100828:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
8110082c:	00a00034 	movhi	r2,32768
81100830:	10825c04 	addi	r2,r2,2416
81100834:	e0bfbb15 	stw	r2,-276(fp)
		break;
81100838:	00001206 	br	81100884 <bDdr2EepromDump+0xfc>
	default:
		bSuccess = FALSE;
8110083c:	e03fbe15 	stw	zero,-264(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
81100840:	00e044f4 	movhi	r3,33043
81100844:	18e05704 	addi	r3,r3,-32420
81100848:	00a044b4 	movhi	r2,33042
8110084c:	10931a04 	addi	r2,r2,19560
81100850:	1009883a 	mov	r4,r2
81100854:	00800bc4 	movi	r2,47
81100858:	100d883a 	mov	r6,r2
8110085c:	200b883a 	mov	r5,r4
81100860:	1809883a 	mov	r4,r3
81100864:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
81100868:	d0a02f17 	ldw	r2,-32580(gp)
8110086c:	016044f4 	movhi	r5,33043
81100870:	29605704 	addi	r5,r5,-32420
81100874:	1009883a 	mov	r4,r2
81100878:	110f5100 	call	8110f510 <fprintf>
		;
#endif
		return bSuccess;
8110087c:	e0bfbe17 	ldw	r2,-264(fp)
81100880:	0002e706 	br	81101420 <bDdr2EepromDump+0xc98>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
81100884:	e0bfbd03 	ldbu	r2,-268(fp)
81100888:	10c03fcc 	andi	r3,r2,255
8110088c:	18c0201c 	xori	r3,r3,128
81100890:	18ffe004 	addi	r3,r3,-128
81100894:	e13fbf04 	addi	r4,fp,-260
81100898:	00804004 	movi	r2,256
8110089c:	d8800015 	stw	r2,0(sp)
811008a0:	200f883a 	mov	r7,r4
811008a4:	180d883a 	mov	r6,r3
811008a8:	e17fbb17 	ldw	r5,-276(fp)
811008ac:	e13fba17 	ldw	r4,-280(fp)
811008b0:	1108f280 	call	81108f28 <I2C_MultipleRead>
811008b4:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
811008b8:	e0bfbe17 	ldw	r2,-264(fp)
811008bc:	1002be26 	beq	r2,zero,811013b8 <bDdr2EepromDump+0xc30>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
811008c0:	e03fbc15 	stw	zero,-272(fp)
811008c4:	0002b606 	br	811013a0 <bDdr2EepromDump+0xc18>
			if (iI == 0) {
811008c8:	e0bfbc17 	ldw	r2,-272(fp)
811008cc:	1000121e 	bne	r2,zero,81100918 <bDdr2EepromDump+0x190>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
811008d0:	e0ffbf04 	addi	r3,fp,-260
811008d4:	e0bfbc17 	ldw	r2,-272(fp)
811008d8:	1885883a 	add	r2,r3,r2
811008dc:	10800003 	ldbu	r2,0(r2)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
			if (iI == 0) {
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
811008e0:	10803fcc 	andi	r2,r2,255
811008e4:	100f883a 	mov	r7,r2
811008e8:	e1bfbc17 	ldw	r6,-272(fp)
811008ec:	016044b4 	movhi	r5,33042
811008f0:	29532604 	addi	r5,r5,19608
811008f4:	012044f4 	movhi	r4,33043
811008f8:	21205704 	addi	r4,r4,-32420
811008fc:	1110bc40 	call	81110bc4 <sprintf>
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
				debug(fp, cDebugBuffer);
81100900:	d0a02f17 	ldw	r2,-32580(gp)
81100904:	016044f4 	movhi	r5,33043
81100908:	29605704 	addi	r5,r5,-32420
8110090c:	1009883a 	mov	r4,r2
81100910:	110f5100 	call	8110f510 <fprintf>
81100914:	00029f06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 1) {
81100918:	e0bfbc17 	ldw	r2,-272(fp)
8110091c:	10800058 	cmpnei	r2,r2,1
81100920:	1000101e 	bne	r2,zero,81100964 <bDdr2EepromDump+0x1dc>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100924:	00e044f4 	movhi	r3,33043
81100928:	18e05704 	addi	r3,r3,-32420
8110092c:	00a044b4 	movhi	r2,33042
81100930:	10933204 	addi	r2,r2,19656
81100934:	1009883a 	mov	r4,r2
81100938:	00800c04 	movi	r2,48
8110093c:	100d883a 	mov	r6,r2
81100940:	200b883a 	mov	r5,r4
81100944:	1809883a 	mov	r4,r3
81100948:	11105d00 	call	811105d0 <memcpy>
						"(Total Number of Bytes in SPD Device, Log2(N))\n");
				debug(fp, cDebugBuffer);
8110094c:	d0a02f17 	ldw	r2,-32580(gp)
81100950:	016044f4 	movhi	r5,33043
81100954:	29605704 	addi	r5,r5,-32420
81100958:	1009883a 	mov	r4,r2
8110095c:	110f5100 	call	8110f510 <fprintf>
81100960:	00028c06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 2) {
81100964:	e0bfbc17 	ldw	r2,-272(fp)
81100968:	10800098 	cmpnei	r2,r2,2
8110096c:	1000101e 	bne	r2,zero,811009b0 <bDdr2EepromDump+0x228>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Basic Memory Type[08h:DDR2])\n");
81100970:	00e044f4 	movhi	r3,33043
81100974:	18e05704 	addi	r3,r3,-32420
81100978:	00a044b4 	movhi	r2,33042
8110097c:	10933e04 	addi	r2,r2,19704
81100980:	1009883a 	mov	r4,r2
81100984:	008007c4 	movi	r2,31
81100988:	100d883a 	mov	r6,r2
8110098c:	200b883a 	mov	r5,r4
81100990:	1809883a 	mov	r4,r3
81100994:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100998:	d0a02f17 	ldw	r2,-32580(gp)
8110099c:	016044f4 	movhi	r5,33043
811009a0:	29605704 	addi	r5,r5,-32420
811009a4:	1009883a 	mov	r4,r2
811009a8:	110f5100 	call	8110f510 <fprintf>
811009ac:	00027906 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 3) {
811009b0:	e0bfbc17 	ldw	r2,-272(fp)
811009b4:	108000d8 	cmpnei	r2,r2,3
811009b8:	1000101e 	bne	r2,zero,811009fc <bDdr2EepromDump+0x274>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
811009bc:	00e044f4 	movhi	r3,33043
811009c0:	18e05704 	addi	r3,r3,-32420
811009c4:	00a044b4 	movhi	r2,33042
811009c8:	10934604 	addi	r2,r2,19736
811009cc:	1009883a 	mov	r4,r2
811009d0:	008009c4 	movi	r2,39
811009d4:	100d883a 	mov	r6,r2
811009d8:	200b883a 	mov	r5,r4
811009dc:	1809883a 	mov	r4,r3
811009e0:	11105d00 	call	811105d0 <memcpy>
						"(Number of Row Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
811009e4:	d0a02f17 	ldw	r2,-32580(gp)
811009e8:	016044f4 	movhi	r5,33043
811009ec:	29605704 	addi	r5,r5,-32420
811009f0:	1009883a 	mov	r4,r2
811009f4:	110f5100 	call	8110f510 <fprintf>
811009f8:	00026606 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 4) {
811009fc:	e0bfbc17 	ldw	r2,-272(fp)
81100a00:	10800118 	cmpnei	r2,r2,4
81100a04:	1000101e 	bne	r2,zero,81100a48 <bDdr2EepromDump+0x2c0>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100a08:	00e044f4 	movhi	r3,33043
81100a0c:	18e05704 	addi	r3,r3,-32420
81100a10:	00a044b4 	movhi	r2,33042
81100a14:	10935004 	addi	r2,r2,19776
81100a18:	1009883a 	mov	r4,r2
81100a1c:	00800a84 	movi	r2,42
81100a20:	100d883a 	mov	r6,r2
81100a24:	200b883a 	mov	r5,r4
81100a28:	1809883a 	mov	r4,r3
81100a2c:	11105d00 	call	811105d0 <memcpy>
						"(Number of Column Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
81100a30:	d0a02f17 	ldw	r2,-32580(gp)
81100a34:	016044f4 	movhi	r5,33043
81100a38:	29605704 	addi	r5,r5,-32420
81100a3c:	1009883a 	mov	r4,r2
81100a40:	110f5100 	call	8110f510 <fprintf>
81100a44:	00025306 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 5) {
81100a48:	e0bfbc17 	ldw	r2,-272(fp)
81100a4c:	10800158 	cmpnei	r2,r2,5
81100a50:	1000101e 	bne	r2,zero,81100a94 <bDdr2EepromDump+0x30c>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100a54:	00e044f4 	movhi	r3,33043
81100a58:	18e05704 	addi	r3,r3,-32420
81100a5c:	00a044b4 	movhi	r2,33042
81100a60:	10935b04 	addi	r2,r2,19820
81100a64:	1009883a 	mov	r4,r2
81100a68:	00800c04 	movi	r2,48
81100a6c:	100d883a 	mov	r6,r2
81100a70:	200b883a 	mov	r5,r4
81100a74:	1809883a 	mov	r4,r3
81100a78:	11105d00 	call	811105d0 <memcpy>
						"(DIMM Height and Module Rank Number[b2b1b0+1])\n");
				debug(fp, cDebugBuffer);
81100a7c:	d0a02f17 	ldw	r2,-32580(gp)
81100a80:	016044f4 	movhi	r5,33043
81100a84:	29605704 	addi	r5,r5,-32420
81100a88:	1009883a 	mov	r4,r2
81100a8c:	110f5100 	call	8110f510 <fprintf>
81100a90:	00024006 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 6) {
81100a94:	e0bfbc17 	ldw	r2,-272(fp)
81100a98:	10800198 	cmpnei	r2,r2,6
81100a9c:	1000101e 	bne	r2,zero,81100ae0 <bDdr2EepromDump+0x358>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width)\n");
81100aa0:	00e044f4 	movhi	r3,33043
81100aa4:	18e05704 	addi	r3,r3,-32420
81100aa8:	00a044b4 	movhi	r2,33042
81100aac:	10936704 	addi	r2,r2,19868
81100ab0:	1009883a 	mov	r4,r2
81100ab4:	00800544 	movi	r2,21
81100ab8:	100d883a 	mov	r6,r2
81100abc:	200b883a 	mov	r5,r4
81100ac0:	1809883a 	mov	r4,r3
81100ac4:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100ac8:	d0a02f17 	ldw	r2,-32580(gp)
81100acc:	016044f4 	movhi	r5,33043
81100ad0:	29605704 	addi	r5,r5,-32420
81100ad4:	1009883a 	mov	r4,r2
81100ad8:	110f5100 	call	8110f510 <fprintf>
81100adc:	00022d06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 7) {
81100ae0:	e0bfbc17 	ldw	r2,-272(fp)
81100ae4:	108001d8 	cmpnei	r2,r2,7
81100ae8:	1000101e 	bne	r2,zero,81100b2c <bDdr2EepromDump+0x3a4>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width, Continued)\n");
81100aec:	00e044f4 	movhi	r3,33043
81100af0:	18e05704 	addi	r3,r3,-32420
81100af4:	00a044b4 	movhi	r2,33042
81100af8:	10936d04 	addi	r2,r2,19892
81100afc:	1009883a 	mov	r4,r2
81100b00:	00800804 	movi	r2,32
81100b04:	100d883a 	mov	r6,r2
81100b08:	200b883a 	mov	r5,r4
81100b0c:	1809883a 	mov	r4,r3
81100b10:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100b14:	d0a02f17 	ldw	r2,-32580(gp)
81100b18:	016044f4 	movhi	r5,33043
81100b1c:	29605704 	addi	r5,r5,-32420
81100b20:	1009883a 	mov	r4,r2
81100b24:	110f5100 	call	8110f510 <fprintf>
81100b28:	00021a06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 16) {
81100b2c:	e0bfbc17 	ldw	r2,-272(fp)
81100b30:	10800418 	cmpnei	r2,r2,16
81100b34:	1000101e 	bne	r2,zero,81100b78 <bDdr2EepromDump+0x3f0>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100b38:	00e044f4 	movhi	r3,33043
81100b3c:	18e05704 	addi	r3,r3,-32420
81100b40:	00a044b4 	movhi	r2,33042
81100b44:	10937504 	addi	r2,r2,19924
81100b48:	1009883a 	mov	r4,r2
81100b4c:	00800d04 	movi	r2,52
81100b50:	100d883a 	mov	r6,r2
81100b54:	200b883a 	mov	r5,r4
81100b58:	1809883a 	mov	r4,r3
81100b5c:	11105d00 	call	811105d0 <memcpy>
						"(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
				debug(fp, cDebugBuffer);
81100b60:	d0a02f17 	ldw	r2,-32580(gp)
81100b64:	016044f4 	movhi	r5,33043
81100b68:	29605704 	addi	r5,r5,-32420
81100b6c:	1009883a 	mov	r4,r2
81100b70:	110f5100 	call	8110f510 <fprintf>
81100b74:	00020706 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 13) {
81100b78:	e0bfbc17 	ldw	r2,-272(fp)
81100b7c:	10800358 	cmpnei	r2,r2,13
81100b80:	1000101e 	bne	r2,zero,81100bc4 <bDdr2EepromDump+0x43c>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Primary SDRAM width)\n");
81100b84:	00e044f4 	movhi	r3,33043
81100b88:	18e05704 	addi	r3,r3,-32420
81100b8c:	00a044b4 	movhi	r2,33042
81100b90:	10938204 	addi	r2,r2,19976
81100b94:	1009883a 	mov	r4,r2
81100b98:	008005c4 	movi	r2,23
81100b9c:	100d883a 	mov	r6,r2
81100ba0:	200b883a 	mov	r5,r4
81100ba4:	1809883a 	mov	r4,r3
81100ba8:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100bac:	d0a02f17 	ldw	r2,-32580(gp)
81100bb0:	016044f4 	movhi	r5,33043
81100bb4:	29605704 	addi	r5,r5,-32420
81100bb8:	1009883a 	mov	r4,r2
81100bbc:	110f5100 	call	8110f510 <fprintf>
81100bc0:	0001f406 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 14) {
81100bc4:	e0bfbc17 	ldw	r2,-272(fp)
81100bc8:	10800398 	cmpnei	r2,r2,14
81100bcc:	1000101e 	bne	r2,zero,81100c10 <bDdr2EepromDump+0x488>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(ECC SDRAM width)\n");
81100bd0:	00e044f4 	movhi	r3,33043
81100bd4:	18e05704 	addi	r3,r3,-32420
81100bd8:	00a044b4 	movhi	r2,33042
81100bdc:	10938804 	addi	r2,r2,20000
81100be0:	1009883a 	mov	r4,r2
81100be4:	008004c4 	movi	r2,19
81100be8:	100d883a 	mov	r6,r2
81100bec:	200b883a 	mov	r5,r4
81100bf0:	1809883a 	mov	r4,r3
81100bf4:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100bf8:	d0a02f17 	ldw	r2,-32580(gp)
81100bfc:	016044f4 	movhi	r5,33043
81100c00:	29605704 	addi	r5,r5,-32420
81100c04:	1009883a 	mov	r4,r2
81100c08:	110f5100 	call	8110f510 <fprintf>
81100c0c:	0001e106 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 17) {
81100c10:	e0bfbc17 	ldw	r2,-272(fp)
81100c14:	10800458 	cmpnei	r2,r2,17
81100c18:	1000101e 	bne	r2,zero,81100c5c <bDdr2EepromDump+0x4d4>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Banks per SDRAM device)\n");
81100c1c:	00e044f4 	movhi	r3,33043
81100c20:	18e05704 	addi	r3,r3,-32420
81100c24:	00a044b4 	movhi	r2,33042
81100c28:	10938d04 	addi	r2,r2,20020
81100c2c:	1009883a 	mov	r4,r2
81100c30:	00800684 	movi	r2,26
81100c34:	100d883a 	mov	r6,r2
81100c38:	200b883a 	mov	r5,r4
81100c3c:	1809883a 	mov	r4,r3
81100c40:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100c44:	d0a02f17 	ldw	r2,-32580(gp)
81100c48:	016044f4 	movhi	r5,33043
81100c4c:	29605704 	addi	r5,r5,-32420
81100c50:	1009883a 	mov	r4,r2
81100c54:	110f5100 	call	8110f510 <fprintf>
81100c58:	0001ce06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 18) {
81100c5c:	e0bfbc17 	ldw	r2,-272(fp)
81100c60:	10800498 	cmpnei	r2,r2,18
81100c64:	1000101e 	bne	r2,zero,81100ca8 <bDdr2EepromDump+0x520>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100c68:	00e044f4 	movhi	r3,33043
81100c6c:	18e05704 	addi	r3,r3,-32420
81100c70:	00a044b4 	movhi	r2,33042
81100c74:	10939404 	addi	r2,r2,20048
81100c78:	1009883a 	mov	r4,r2
81100c7c:	00800d44 	movi	r2,53
81100c80:	100d883a 	mov	r6,r2
81100c84:	200b883a 	mov	r5,r4
81100c88:	1809883a 	mov	r4,r3
81100c8c:	11105d00 	call	811105d0 <memcpy>
						"(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
				debug(fp, cDebugBuffer);
81100c90:	d0a02f17 	ldw	r2,-32580(gp)
81100c94:	016044f4 	movhi	r5,33043
81100c98:	29605704 	addi	r5,r5,-32420
81100c9c:	1009883a 	mov	r4,r2
81100ca0:	110f5100 	call	8110f510 <fprintf>
81100ca4:	0001bb06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 20) {
81100ca8:	e0bfbc17 	ldw	r2,-272(fp)
81100cac:	10800518 	cmpnei	r2,r2,20
81100cb0:	1000101e 	bne	r2,zero,81100cf4 <bDdr2EepromDump+0x56c>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100cb4:	00e044f4 	movhi	r3,33043
81100cb8:	18e05704 	addi	r3,r3,-32420
81100cbc:	00a044b4 	movhi	r2,33042
81100cc0:	1093a204 	addi	r2,r2,20104
81100cc4:	1009883a 	mov	r4,r2
81100cc8:	00801204 	movi	r2,72
81100ccc:	100d883a 	mov	r6,r2
81100cd0:	200b883a 	mov	r5,r4
81100cd4:	1809883a 	mov	r4,r3
81100cd8:	11105d00 	call	811105d0 <memcpy>
						"(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
				debug(fp, cDebugBuffer);
81100cdc:	d0a02f17 	ldw	r2,-32580(gp)
81100ce0:	016044f4 	movhi	r5,33043
81100ce4:	29605704 	addi	r5,r5,-32420
81100ce8:	1009883a 	mov	r4,r2
81100cec:	110f5100 	call	8110f510 <fprintf>
81100cf0:	0001a806 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 22) {
81100cf4:	e0bfbc17 	ldw	r2,-272(fp)
81100cf8:	10800598 	cmpnei	r2,r2,22
81100cfc:	1000101e 	bne	r2,zero,81100d40 <bDdr2EepromDump+0x5b8>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Memory Chip feature bitmap)\n");
81100d00:	00e044f4 	movhi	r3,33043
81100d04:	18e05704 	addi	r3,r3,-32420
81100d08:	00a044b4 	movhi	r2,33042
81100d0c:	1093b404 	addi	r2,r2,20176
81100d10:	1009883a 	mov	r4,r2
81100d14:	00800784 	movi	r2,30
81100d18:	100d883a 	mov	r6,r2
81100d1c:	200b883a 	mov	r5,r4
81100d20:	1809883a 	mov	r4,r3
81100d24:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81100d28:	d0a02f17 	ldw	r2,-32580(gp)
81100d2c:	016044f4 	movhi	r5,33043
81100d30:	29605704 	addi	r5,r5,-32420
81100d34:	1009883a 	mov	r4,r2
81100d38:	110f5100 	call	8110f510 <fprintf>
81100d3c:	00019506 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 27) {
81100d40:	e0bfbc17 	ldw	r2,-272(fp)
81100d44:	108006d8 	cmpnei	r2,r2,27
81100d48:	1000101e 	bne	r2,zero,81100d8c <bDdr2EepromDump+0x604>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100d4c:	00e044f4 	movhi	r3,33043
81100d50:	18e05704 	addi	r3,r3,-32420
81100d54:	00a044b4 	movhi	r2,33042
81100d58:	1093bc04 	addi	r2,r2,20208
81100d5c:	1009883a 	mov	r4,r2
81100d60:	00800a04 	movi	r2,40
81100d64:	100d883a 	mov	r6,r2
81100d68:	200b883a 	mov	r5,r4
81100d6c:	1809883a 	mov	r4,r3
81100d70:	11105d00 	call	811105d0 <memcpy>
						"(Minimun row precharge time[tRP;nsx4])\n");
				debug(fp, cDebugBuffer);
81100d74:	d0a02f17 	ldw	r2,-32580(gp)
81100d78:	016044f4 	movhi	r5,33043
81100d7c:	29605704 	addi	r5,r5,-32420
81100d80:	1009883a 	mov	r4,r2
81100d84:	110f5100 	call	8110f510 <fprintf>
81100d88:	00018206 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 28) {
81100d8c:	e0bfbc17 	ldw	r2,-272(fp)
81100d90:	10800718 	cmpnei	r2,r2,28
81100d94:	1000101e 	bne	r2,zero,81100dd8 <bDdr2EepromDump+0x650>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100d98:	00e044f4 	movhi	r3,33043
81100d9c:	18e05704 	addi	r3,r3,-32420
81100da0:	00a044b4 	movhi	r2,33042
81100da4:	1093c604 	addi	r2,r2,20248
81100da8:	1009883a 	mov	r4,r2
81100dac:	00800cc4 	movi	r2,51
81100db0:	100d883a 	mov	r6,r2
81100db4:	200b883a 	mov	r5,r4
81100db8:	1809883a 	mov	r4,r3
81100dbc:	11105d00 	call	811105d0 <memcpy>
						"(Minimun row active-row activce delay[tRRD;nsx4])\n");
				debug(fp, cDebugBuffer);
81100dc0:	d0a02f17 	ldw	r2,-32580(gp)
81100dc4:	016044f4 	movhi	r5,33043
81100dc8:	29605704 	addi	r5,r5,-32420
81100dcc:	1009883a 	mov	r4,r2
81100dd0:	110f5100 	call	8110f510 <fprintf>
81100dd4:	00016f06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 29) {
81100dd8:	e0bfbc17 	ldw	r2,-272(fp)
81100ddc:	10800758 	cmpnei	r2,r2,29
81100de0:	1000101e 	bne	r2,zero,81100e24 <bDdr2EepromDump+0x69c>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100de4:	00e044f4 	movhi	r3,33043
81100de8:	18e05704 	addi	r3,r3,-32420
81100dec:	00a044b4 	movhi	r2,33042
81100df0:	1093d304 	addi	r2,r2,20300
81100df4:	1009883a 	mov	r4,r2
81100df8:	008009c4 	movi	r2,39
81100dfc:	100d883a 	mov	r6,r2
81100e00:	200b883a 	mov	r5,r4
81100e04:	1809883a 	mov	r4,r3
81100e08:	11105d00 	call	811105d0 <memcpy>
						"(Minimun RAS to CAS delay[tRCD;nsx4])\n");
				debug(fp, cDebugBuffer);
81100e0c:	d0a02f17 	ldw	r2,-32580(gp)
81100e10:	016044f4 	movhi	r5,33043
81100e14:	29605704 	addi	r5,r5,-32420
81100e18:	1009883a 	mov	r4,r2
81100e1c:	110f5100 	call	8110f510 <fprintf>
81100e20:	00015c06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 30) {
81100e24:	e0bfbc17 	ldw	r2,-272(fp)
81100e28:	10800798 	cmpnei	r2,r2,30
81100e2c:	1000101e 	bne	r2,zero,81100e70 <bDdr2EepromDump+0x6e8>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100e30:	00e044f4 	movhi	r3,33043
81100e34:	18e05704 	addi	r3,r3,-32420
81100e38:	00a044b4 	movhi	r2,33042
81100e3c:	1093dd04 	addi	r2,r2,20340
81100e40:	1009883a 	mov	r4,r2
81100e44:	00800b04 	movi	r2,44
81100e48:	100d883a 	mov	r6,r2
81100e4c:	200b883a 	mov	r5,r4
81100e50:	1809883a 	mov	r4,r3
81100e54:	11105d00 	call	811105d0 <memcpy>
						"(Minimun acive to precharge time[tRAS;ns])\n");
				debug(fp, cDebugBuffer);
81100e58:	d0a02f17 	ldw	r2,-32580(gp)
81100e5c:	016044f4 	movhi	r5,33043
81100e60:	29605704 	addi	r5,r5,-32420
81100e64:	1009883a 	mov	r4,r2
81100e68:	110f5100 	call	8110f510 <fprintf>
81100e6c:	00014906 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 31) {
81100e70:	e0bfbc17 	ldw	r2,-272(fp)
81100e74:	108007d8 	cmpnei	r2,r2,31
81100e78:	1000101e 	bne	r2,zero,81100ebc <bDdr2EepromDump+0x734>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100e7c:	00e044f4 	movhi	r3,33043
81100e80:	18e05704 	addi	r3,r3,-32420
81100e84:	00a044b4 	movhi	r2,33042
81100e88:	1093e804 	addi	r2,r2,20384
81100e8c:	1009883a 	mov	r4,r2
81100e90:	008010c4 	movi	r2,67
81100e94:	100d883a 	mov	r6,r2
81100e98:	200b883a 	mov	r5,r4
81100e9c:	1809883a 	mov	r4,r3
81100ea0:	11105d00 	call	811105d0 <memcpy>
						"(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
				debug(fp, cDebugBuffer);
81100ea4:	d0a02f17 	ldw	r2,-32580(gp)
81100ea8:	016044f4 	movhi	r5,33043
81100eac:	29605704 	addi	r5,r5,-32420
81100eb0:	1009883a 	mov	r4,r2
81100eb4:	110f5100 	call	8110f510 <fprintf>
81100eb8:	00013606 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 36) {
81100ebc:	e0bfbc17 	ldw	r2,-272(fp)
81100ec0:	10800918 	cmpnei	r2,r2,36
81100ec4:	1000101e 	bne	r2,zero,81100f08 <bDdr2EepromDump+0x780>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100ec8:	00e044f4 	movhi	r3,33043
81100ecc:	18e05704 	addi	r3,r3,-32420
81100ed0:	00a044b4 	movhi	r2,33042
81100ed4:	1093f904 	addi	r2,r2,20452
81100ed8:	1009883a 	mov	r4,r2
81100edc:	00800a84 	movi	r2,42
81100ee0:	100d883a 	mov	r6,r2
81100ee4:	200b883a 	mov	r5,r4
81100ee8:	1809883a 	mov	r4,r3
81100eec:	11105d00 	call	811105d0 <memcpy>
						"(Minimun write receovery time[tWR;nsx4])\n");
				debug(fp, cDebugBuffer);
81100ef0:	d0a02f17 	ldw	r2,-32580(gp)
81100ef4:	016044f4 	movhi	r5,33043
81100ef8:	29605704 	addi	r5,r5,-32420
81100efc:	1009883a 	mov	r4,r2
81100f00:	110f5100 	call	8110f510 <fprintf>
81100f04:	00012306 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 37) {
81100f08:	e0bfbc17 	ldw	r2,-272(fp)
81100f0c:	10800958 	cmpnei	r2,r2,37
81100f10:	1000101e 	bne	r2,zero,81100f54 <bDdr2EepromDump+0x7cc>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100f14:	00e044f4 	movhi	r3,33043
81100f18:	18e05704 	addi	r3,r3,-32420
81100f1c:	00a044b4 	movhi	r2,33042
81100f20:	10940404 	addi	r2,r2,20496
81100f24:	1009883a 	mov	r4,r2
81100f28:	00800cc4 	movi	r2,51
81100f2c:	100d883a 	mov	r6,r2
81100f30:	200b883a 	mov	r5,r4
81100f34:	1809883a 	mov	r4,r3
81100f38:	11105d00 	call	811105d0 <memcpy>
						"(Internal write to read command delay[tWTR;nsx4])\n");
				debug(fp, cDebugBuffer);
81100f3c:	d0a02f17 	ldw	r2,-32580(gp)
81100f40:	016044f4 	movhi	r5,33043
81100f44:	29605704 	addi	r5,r5,-32420
81100f48:	1009883a 	mov	r4,r2
81100f4c:	110f5100 	call	8110f510 <fprintf>
81100f50:	00011006 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 38) {
81100f54:	e0bfbc17 	ldw	r2,-272(fp)
81100f58:	10800998 	cmpnei	r2,r2,38
81100f5c:	1000101e 	bne	r2,zero,81100fa0 <bDdr2EepromDump+0x818>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100f60:	00e044f4 	movhi	r3,33043
81100f64:	18e05704 	addi	r3,r3,-32420
81100f68:	00a044b4 	movhi	r2,33042
81100f6c:	10941104 	addi	r2,r2,20548
81100f70:	1009883a 	mov	r4,r2
81100f74:	00800dc4 	movi	r2,55
81100f78:	100d883a 	mov	r6,r2
81100f7c:	200b883a 	mov	r5,r4
81100f80:	1809883a 	mov	r4,r3
81100f84:	11105d00 	call	811105d0 <memcpy>
						"(Internal read to precharge command delay[tRTP;nsx4])\n");
				debug(fp, cDebugBuffer);
81100f88:	d0a02f17 	ldw	r2,-32580(gp)
81100f8c:	016044f4 	movhi	r5,33043
81100f90:	29605704 	addi	r5,r5,-32420
81100f94:	1009883a 	mov	r4,r2
81100f98:	110f5100 	call	8110f510 <fprintf>
81100f9c:	0000fd06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 41) {
81100fa0:	e0bfbc17 	ldw	r2,-272(fp)
81100fa4:	10800a58 	cmpnei	r2,r2,41
81100fa8:	1000101e 	bne	r2,zero,81100fec <bDdr2EepromDump+0x864>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100fac:	00e044f4 	movhi	r3,33043
81100fb0:	18e05704 	addi	r3,r3,-32420
81100fb4:	00a044b4 	movhi	r2,33042
81100fb8:	10941f04 	addi	r2,r2,20604
81100fbc:	1009883a 	mov	r4,r2
81100fc0:	00800c84 	movi	r2,50
81100fc4:	100d883a 	mov	r6,r2
81100fc8:	200b883a 	mov	r5,r4
81100fcc:	1809883a 	mov	r4,r3
81100fd0:	11105d00 	call	811105d0 <memcpy>
						"(Minimun activce to active/refresh time[tRC;ns])\n");
				debug(fp, cDebugBuffer);
81100fd4:	d0a02f17 	ldw	r2,-32580(gp)
81100fd8:	016044f4 	movhi	r5,33043
81100fdc:	29605704 	addi	r5,r5,-32420
81100fe0:	1009883a 	mov	r4,r2
81100fe4:	110f5100 	call	8110f510 <fprintf>
81100fe8:	0000ea06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 42) {
81100fec:	e0bfbc17 	ldw	r2,-272(fp)
81100ff0:	10800a98 	cmpnei	r2,r2,42
81100ff4:	1000101e 	bne	r2,zero,81101038 <bDdr2EepromDump+0x8b0>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81100ff8:	00e044f4 	movhi	r3,33043
81100ffc:	18e05704 	addi	r3,r3,-32420
81101000:	00a044b4 	movhi	r2,33042
81101004:	10942c04 	addi	r2,r2,20656
81101008:	1009883a 	mov	r4,r2
8110100c:	00800cc4 	movi	r2,51
81101010:	100d883a 	mov	r6,r2
81101014:	200b883a 	mov	r5,r4
81101018:	1809883a 	mov	r4,r3
8110101c:	11105d00 	call	811105d0 <memcpy>
						"(Minimun refresh to active/refresh time[tRFC;ns])\n");
				debug(fp, cDebugBuffer);
81101020:	d0a02f17 	ldw	r2,-32580(gp)
81101024:	016044f4 	movhi	r5,33043
81101028:	29605704 	addi	r5,r5,-32420
8110102c:	1009883a 	mov	r4,r2
81101030:	110f5100 	call	8110f510 <fprintf>
81101034:	0000d706 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 62) {
81101038:	e0bfbc17 	ldw	r2,-272(fp)
8110103c:	10800f98 	cmpnei	r2,r2,62
81101040:	1000101e 	bne	r2,zero,81101084 <bDdr2EepromDump+0x8fc>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(SPD Revision)\n");
81101044:	00e044f4 	movhi	r3,33043
81101048:	18e05704 	addi	r3,r3,-32420
8110104c:	00a044b4 	movhi	r2,33042
81101050:	10943904 	addi	r2,r2,20708
81101054:	1009883a 	mov	r4,r2
81101058:	00800404 	movi	r2,16
8110105c:	100d883a 	mov	r6,r2
81101060:	200b883a 	mov	r5,r4
81101064:	1809883a 	mov	r4,r3
81101068:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
8110106c:	d0a02f17 	ldw	r2,-32580(gp)
81101070:	016044f4 	movhi	r5,33043
81101074:	29605704 	addi	r5,r5,-32420
81101078:	1009883a 	mov	r4,r2
8110107c:	110f5100 	call	8110f510 <fprintf>
81101080:	0000c406 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 63) {
81101084:	e0bfbc17 	ldw	r2,-272(fp)
81101088:	10800fd8 	cmpnei	r2,r2,63
8110108c:	10001f1e 	bne	r2,zero,8110110c <bDdr2EepromDump+0x984>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Checksum)\n");
81101090:	00a044f4 	movhi	r2,33043
81101094:	10a05704 	addi	r2,r2,-32420
81101098:	00c00a04 	movi	r3,40
8110109c:	10c00005 	stb	r3,0(r2)
811010a0:	00c010c4 	movi	r3,67
811010a4:	10c00045 	stb	r3,1(r2)
811010a8:	00c01a04 	movi	r3,104
811010ac:	10c00085 	stb	r3,2(r2)
811010b0:	00c01944 	movi	r3,101
811010b4:	10c000c5 	stb	r3,3(r2)
811010b8:	00c018c4 	movi	r3,99
811010bc:	10c00105 	stb	r3,4(r2)
811010c0:	00c01ac4 	movi	r3,107
811010c4:	10c00145 	stb	r3,5(r2)
811010c8:	00c01cc4 	movi	r3,115
811010cc:	10c00185 	stb	r3,6(r2)
811010d0:	00c01d44 	movi	r3,117
811010d4:	10c001c5 	stb	r3,7(r2)
811010d8:	00c01b44 	movi	r3,109
811010dc:	10c00205 	stb	r3,8(r2)
811010e0:	00c00a44 	movi	r3,41
811010e4:	10c00245 	stb	r3,9(r2)
811010e8:	00c00284 	movi	r3,10
811010ec:	10c00285 	stb	r3,10(r2)
811010f0:	100002c5 	stb	zero,11(r2)
				debug(fp, cDebugBuffer);
811010f4:	d0a02f17 	ldw	r2,-32580(gp)
811010f8:	016044f4 	movhi	r5,33043
811010fc:	29605704 	addi	r5,r5,-32420
81101100:	1009883a 	mov	r4,r2
81101104:	110f5100 	call	8110f510 <fprintf>
81101108:	0000a206 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 64) {
8110110c:	e0bfbc17 	ldw	r2,-272(fp)
81101110:	10801018 	cmpnei	r2,r2,64
81101114:	1000101e 	bne	r2,zero,81101158 <bDdr2EepromDump+0x9d0>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(64~71: Manufacturer JEDEC ID)\n");
81101118:	00e044f4 	movhi	r3,33043
8110111c:	18e05704 	addi	r3,r3,-32420
81101120:	00a044b4 	movhi	r2,33042
81101124:	10943d04 	addi	r2,r2,20724
81101128:	1009883a 	mov	r4,r2
8110112c:	00800804 	movi	r2,32
81101130:	100d883a 	mov	r6,r2
81101134:	200b883a 	mov	r5,r4
81101138:	1809883a 	mov	r4,r3
8110113c:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81101140:	d0a02f17 	ldw	r2,-32580(gp)
81101144:	016044f4 	movhi	r5,33043
81101148:	29605704 	addi	r5,r5,-32420
8110114c:	1009883a 	mov	r4,r2
81101150:	110f5100 	call	8110f510 <fprintf>
81101154:	00008f06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 72) {
81101158:	e0bfbc17 	ldw	r2,-272(fp)
8110115c:	10801218 	cmpnei	r2,r2,72
81101160:	1000101e 	bne	r2,zero,811011a4 <bDdr2EepromDump+0xa1c>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81101164:	00e044f4 	movhi	r3,33043
81101168:	18e05704 	addi	r3,r3,-32420
8110116c:	00a044b4 	movhi	r2,33042
81101170:	10944504 	addi	r2,r2,20756
81101174:	1009883a 	mov	r4,r2
81101178:	00800dc4 	movi	r2,55
8110117c:	100d883a 	mov	r6,r2
81101180:	200b883a 	mov	r5,r4
81101184:	1809883a 	mov	r4,r3
81101188:	11105d00 	call	811105d0 <memcpy>
						"(Module manufacturing location[Vendor-specific code])\n");
				debug(fp, cDebugBuffer);
8110118c:	d0a02f17 	ldw	r2,-32580(gp)
81101190:	016044f4 	movhi	r5,33043
81101194:	29605704 	addi	r5,r5,-32420
81101198:	1009883a 	mov	r4,r2
8110119c:	110f5100 	call	8110f510 <fprintf>
811011a0:	00007c06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 73) {
811011a4:	e0bfbc17 	ldw	r2,-272(fp)
811011a8:	10801258 	cmpnei	r2,r2,73
811011ac:	1000101e 	bne	r2,zero,811011f0 <bDdr2EepromDump+0xa68>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(73~90: Moduloe part number)\n");
811011b0:	00e044f4 	movhi	r3,33043
811011b4:	18e05704 	addi	r3,r3,-32420
811011b8:	00a044b4 	movhi	r2,33042
811011bc:	10945304 	addi	r2,r2,20812
811011c0:	1009883a 	mov	r4,r2
811011c4:	00800784 	movi	r2,30
811011c8:	100d883a 	mov	r6,r2
811011cc:	200b883a 	mov	r5,r4
811011d0:	1809883a 	mov	r4,r3
811011d4:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
811011d8:	d0a02f17 	ldw	r2,-32580(gp)
811011dc:	016044f4 	movhi	r5,33043
811011e0:	29605704 	addi	r5,r5,-32420
811011e4:	1009883a 	mov	r4,r2
811011e8:	110f5100 	call	8110f510 <fprintf>
811011ec:	00006906 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 91) {
811011f0:	e0bfbc17 	ldw	r2,-272(fp)
811011f4:	108016d8 	cmpnei	r2,r2,91
811011f8:	1000101e 	bne	r2,zero,8110123c <bDdr2EepromDump+0xab4>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(91~92: Moduloe revision code)\n");
811011fc:	00e044f4 	movhi	r3,33043
81101200:	18e05704 	addi	r3,r3,-32420
81101204:	00a044b4 	movhi	r2,33042
81101208:	10945b04 	addi	r2,r2,20844
8110120c:	1009883a 	mov	r4,r2
81101210:	00800804 	movi	r2,32
81101214:	100d883a 	mov	r6,r2
81101218:	200b883a 	mov	r5,r4
8110121c:	1809883a 	mov	r4,r3
81101220:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81101224:	d0a02f17 	ldw	r2,-32580(gp)
81101228:	016044f4 	movhi	r5,33043
8110122c:	29605704 	addi	r5,r5,-32420
81101230:	1009883a 	mov	r4,r2
81101234:	110f5100 	call	8110f510 <fprintf>
81101238:	00005606 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 93) {
8110123c:	e0bfbc17 	ldw	r2,-272(fp)
81101240:	10801758 	cmpnei	r2,r2,93
81101244:	1000101e 	bne	r2,zero,81101288 <bDdr2EepromDump+0xb00>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81101248:	00e044f4 	movhi	r3,33043
8110124c:	18e05704 	addi	r3,r3,-32420
81101250:	00a044b4 	movhi	r2,33042
81101254:	10946304 	addi	r2,r2,20876
81101258:	1009883a 	mov	r4,r2
8110125c:	008009c4 	movi	r2,39
81101260:	100d883a 	mov	r6,r2
81101264:	200b883a 	mov	r5,r4
81101268:	1809883a 	mov	r4,r3
8110126c:	11105d00 	call	811105d0 <memcpy>
						"(Manufacture Years since 2000[0-255])\n");
				debug(fp, cDebugBuffer);
81101270:	d0a02f17 	ldw	r2,-32580(gp)
81101274:	016044f4 	movhi	r5,33043
81101278:	29605704 	addi	r5,r5,-32420
8110127c:	1009883a 	mov	r4,r2
81101280:	110f5100 	call	8110f510 <fprintf>
81101284:	00004306 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 94) {
81101288:	e0bfbc17 	ldw	r2,-272(fp)
8110128c:	10801798 	cmpnei	r2,r2,94
81101290:	1000101e 	bne	r2,zero,811012d4 <bDdr2EepromDump+0xb4c>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(Manufacture Weeks[1-52])\n");
81101294:	00e044f4 	movhi	r3,33043
81101298:	18e05704 	addi	r3,r3,-32420
8110129c:	00a044b4 	movhi	r2,33042
811012a0:	10946d04 	addi	r2,r2,20916
811012a4:	1009883a 	mov	r4,r2
811012a8:	008006c4 	movi	r2,27
811012ac:	100d883a 	mov	r6,r2
811012b0:	200b883a 	mov	r5,r4
811012b4:	1809883a 	mov	r4,r3
811012b8:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
811012bc:	d0a02f17 	ldw	r2,-32580(gp)
811012c0:	016044f4 	movhi	r5,33043
811012c4:	29605704 	addi	r5,r5,-32420
811012c8:	1009883a 	mov	r4,r2
811012cc:	110f5100 	call	8110f510 <fprintf>
811012d0:	00003006 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 95) {
811012d4:	e0bfbc17 	ldw	r2,-272(fp)
811012d8:	108017d8 	cmpnei	r2,r2,95
811012dc:	1000101e 	bne	r2,zero,81101320 <bDdr2EepromDump+0xb98>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
811012e0:	00e044f4 	movhi	r3,33043
811012e4:	18e05704 	addi	r3,r3,-32420
811012e8:	00a044b4 	movhi	r2,33042
811012ec:	10947404 	addi	r2,r2,20944
811012f0:	1009883a 	mov	r4,r2
811012f4:	00800a04 	movi	r2,40
811012f8:	100d883a 	mov	r6,r2
811012fc:	200b883a 	mov	r5,r4
81101300:	1809883a 	mov	r4,r3
81101304:	11105d00 	call	811105d0 <memcpy>
						"(95~98[4-bytes]: Module serial number)\n");
				debug(fp, cDebugBuffer);
81101308:	d0a02f17 	ldw	r2,-32580(gp)
8110130c:	016044f4 	movhi	r5,33043
81101310:	29605704 	addi	r5,r5,-32420
81101314:	1009883a 	mov	r4,r2
81101318:	110f5100 	call	8110f510 <fprintf>
8110131c:	00001d06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else if (iI == 99) {
81101320:	e0bfbc17 	ldw	r2,-272(fp)
81101324:	108018d8 	cmpnei	r2,r2,99
81101328:	1000101e 	bne	r2,zero,8110136c <bDdr2EepromDump+0xbe4>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "(99~128: Manufacturer-specific data)\n");
8110132c:	00e044f4 	movhi	r3,33043
81101330:	18e05704 	addi	r3,r3,-32420
81101334:	00a044b4 	movhi	r2,33042
81101338:	10947e04 	addi	r2,r2,20984
8110133c:	1009883a 	mov	r4,r2
81101340:	00800984 	movi	r2,38
81101344:	100d883a 	mov	r6,r2
81101348:	200b883a 	mov	r5,r4
8110134c:	1809883a 	mov	r4,r3
81101350:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81101354:	d0a02f17 	ldw	r2,-32580(gp)
81101358:	016044f4 	movhi	r5,33043
8110135c:	29605704 	addi	r5,r5,-32420
81101360:	1009883a 	mov	r4,r2
81101364:	110f5100 	call	8110f510 <fprintf>
81101368:	00000a06 	br	81101394 <bDdr2EepromDump+0xc0c>
#endif
			} else {
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "\n");
8110136c:	00a044f4 	movhi	r2,33043
81101370:	10a05704 	addi	r2,r2,-32420
81101374:	00c00284 	movi	r3,10
81101378:	10c00005 	stb	r3,0(r2)
8110137c:	10000045 	stb	zero,1(r2)
				debug(fp, cDebugBuffer);
81101380:	d0a02f17 	ldw	r2,-32580(gp)
81101384:	016044f4 	movhi	r5,33043
81101388:	29605704 	addi	r5,r5,-32420
8110138c:	1009883a 	mov	r4,r2
81101390:	110f5100 	call	8110f510 <fprintf>

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
81101394:	e0bfbc17 	ldw	r2,-272(fp)
81101398:	10800044 	addi	r2,r2,1
8110139c:	e0bfbc15 	stw	r2,-272(fp)
811013a0:	e0bfbc17 	ldw	r2,-272(fp)
811013a4:	10804008 	cmpgei	r2,r2,256
811013a8:	1000121e 	bne	r2,zero,811013f4 <bDdr2EepromDump+0xc6c>
811013ac:	e0bfbe17 	ldw	r2,-264(fp)
811013b0:	103d451e 	bne	r2,zero,811008c8 <__reset+0xfb0e08c8>
811013b4:	00000f06 	br	811013f4 <bDdr2EepromDump+0xc6c>
#endif
			}
		}
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "Failed to dump EEPROM\n");
811013b8:	00e044f4 	movhi	r3,33043
811013bc:	18e05704 	addi	r3,r3,-32420
811013c0:	00a044b4 	movhi	r2,33042
811013c4:	10948804 	addi	r2,r2,21024
811013c8:	1009883a 	mov	r4,r2
811013cc:	008005c4 	movi	r2,23
811013d0:	100d883a 	mov	r6,r2
811013d4:	200b883a 	mov	r5,r4
811013d8:	1809883a 	mov	r4,r3
811013dc:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
811013e0:	d0a02f17 	ldw	r2,-32580(gp)
811013e4:	016044f4 	movhi	r5,33043
811013e8:	29605704 	addi	r5,r5,-32420
811013ec:	1009883a 	mov	r4,r2
811013f0:	110f5100 	call	8110f510 <fprintf>
#endif
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
811013f4:	00a044f4 	movhi	r2,33043
811013f8:	10a05704 	addi	r2,r2,-32420
811013fc:	00c00284 	movi	r3,10
81101400:	10c00005 	stb	r3,0(r2)
81101404:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
81101408:	d0a02f17 	ldw	r2,-32580(gp)
8110140c:	016044f4 	movhi	r5,33043
81101410:	29605704 	addi	r5,r5,-32420
81101414:	1009883a 	mov	r4,r2
81101418:	110f5100 	call	8110f510 <fprintf>
#endif

	return bSuccess;
8110141c:	e0bfbe17 	ldw	r2,-264(fp)
}
81101420:	e037883a 	mov	sp,fp
81101424:	dfc00117 	ldw	ra,4(sp)
81101428:	df000017 	ldw	fp,0(sp)
8110142c:	dec00204 	addi	sp,sp,8
81101430:	f800283a 	ret

81101434 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
81101434:	defffb04 	addi	sp,sp,-20
81101438:	dfc00415 	stw	ra,16(sp)
8110143c:	df000315 	stw	fp,12(sp)
81101440:	df000304 	addi	fp,sp,12
81101444:	2005883a 	mov	r2,r4
81101448:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
8110144c:	00a04834 	movhi	r2,33056
81101450:	108c2204 	addi	r2,r2,12424
81101454:	e0bffe15 	stw	r2,-8(fp)

	bSuccess = TRUE;
81101458:	00800044 	movi	r2,1
8110145c:	e0bffd15 	stw	r2,-12(fp)
	switch (ucMemoryId) {
81101460:	e0bfff03 	ldbu	r2,-4(fp)
81101464:	10c00060 	cmpeqi	r3,r2,1
81101468:	1800031e 	bne	r3,zero,81101478 <bDdr2SwitchMemory+0x44>
8110146c:	108000a0 	cmpeqi	r2,r2,2
81101470:	1000041e 	bne	r2,zero,81101484 <bDdr2SwitchMemory+0x50>
81101474:	00000706 	br	81101494 <bDdr2SwitchMemory+0x60>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81101478:	e0bffe17 	ldw	r2,-8(fp)
8110147c:	10000015 	stw	zero,0(r2)
		break;
81101480:	00001406 	br	811014d4 <bDdr2SwitchMemory+0xa0>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81101484:	e0bffe17 	ldw	r2,-8(fp)
81101488:	00e00034 	movhi	r3,32768
8110148c:	10c00015 	stw	r3,0(r2)
		break;
81101490:	00001006 	br	811014d4 <bDdr2SwitchMemory+0xa0>
	default:
		bSuccess = FALSE;
81101494:	e03ffd15 	stw	zero,-12(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
81101498:	00e044f4 	movhi	r3,33043
8110149c:	18e05704 	addi	r3,r3,-32420
811014a0:	00a044b4 	movhi	r2,33042
811014a4:	10948e04 	addi	r2,r2,21048
811014a8:	1009883a 	mov	r4,r2
811014ac:	00800f04 	movi	r2,60
811014b0:	100d883a 	mov	r6,r2
811014b4:	200b883a 	mov	r5,r4
811014b8:	1809883a 	mov	r4,r3
811014bc:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Error switching memories!! \n");
		debug(fp, cDebugBuffer)
811014c0:	d0a02f17 	ldw	r2,-32580(gp)
811014c4:	016044f4 	movhi	r5,33043
811014c8:	29605704 	addi	r5,r5,-32420
811014cc:	1009883a 	mov	r4,r2
811014d0:	110f5100 	call	8110f510 <fprintf>
		;
#endif
	}

	return bSuccess;
811014d4:	e0bffd17 	ldw	r2,-12(fp)
}
811014d8:	e037883a 	mov	sp,fp
811014dc:	dfc00117 	ldw	ra,4(sp)
811014e0:	df000017 	ldw	fp,0(sp)
811014e4:	dec00204 	addi	sp,sp,8
811014e8:	f800283a 	ret

811014ec <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
811014ec:	deffe204 	addi	sp,sp,-120
811014f0:	dfc01d15 	stw	ra,116(sp)
811014f4:	df001c15 	stw	fp,112(sp)
811014f8:	dc401b15 	stw	r17,108(sp)
811014fc:	dc001a15 	stw	r16,104(sp)
81101500:	df001c04 	addi	fp,sp,112
81101504:	2005883a 	mov	r2,r4
81101508:	e0bffd05 	stb	r2,-12(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
8110150c:	00e044f4 	movhi	r3,33043
81101510:	18e05704 	addi	r3,r3,-32420
81101514:	00a044b4 	movhi	r2,33042
81101518:	10949d04 	addi	r2,r2,21108
8110151c:	1009883a 	mov	r4,r2
81101520:	00800a04 	movi	r2,40
81101524:	100d883a 	mov	r6,r2
81101528:	200b883a 	mov	r5,r4
8110152c:	1809883a 	mov	r4,r3
81101530:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81101534:	d0a02f17 	ldw	r2,-32580(gp)
81101538:	016044f4 	movhi	r5,33043
8110153c:	29605704 	addi	r5,r5,-32420
81101540:	1009883a 	mov	r4,r2
81101544:	110f5100 	call	8110f510 <fprintf>
#endif
	bool bSuccess;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	bSuccess = TRUE;
81101548:	00800044 	movi	r2,1
8110154c:	e0bfed15 	stw	r2,-76(fp)
	switch (ucMemoryId) {
81101550:	e0bffd03 	ldbu	r2,-12(fp)
81101554:	10c00060 	cmpeqi	r3,r2,1
81101558:	1800031e 	bne	r3,zero,81101568 <bDdr2MemoryWriteTest+0x7c>
8110155c:	108000a0 	cmpeqi	r2,r2,2
81101560:	1000081e 	bne	r2,zero,81101584 <bDdr2MemoryWriteTest+0x98>
81101564:	00000e06 	br	811015a0 <bDdr2MemoryWriteTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
81101568:	e0bffd03 	ldbu	r2,-12(fp)
8110156c:	1009883a 	mov	r4,r2
81101570:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81101574:	e03fe515 	stw	zero,-108(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
81101578:	00a00034 	movhi	r2,32768
8110157c:	e0bfe615 	stw	r2,-104(fp)
		break;
81101580:	00001906 	br	811015e8 <bDdr2MemoryWriteTest+0xfc>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
81101584:	e0bffd03 	ldbu	r2,-12(fp)
81101588:	1009883a 	mov	r4,r2
8110158c:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81101590:	e03fe515 	stw	zero,-108(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
81101594:	00a00034 	movhi	r2,32768
81101598:	e0bfe615 	stw	r2,-104(fp)
		break;
8110159c:	00001206 	br	811015e8 <bDdr2MemoryWriteTest+0xfc>
	default:
		bSuccess = FALSE;
811015a0:	e03fed15 	stw	zero,-76(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
811015a4:	00e044f4 	movhi	r3,33043
811015a8:	18e05704 	addi	r3,r3,-32420
811015ac:	00a044b4 	movhi	r2,33042
811015b0:	1092ae04 	addi	r2,r2,19128
811015b4:	1009883a 	mov	r4,r2
811015b8:	00800bc4 	movi	r2,47
811015bc:	100d883a 	mov	r6,r2
811015c0:	200b883a 	mov	r5,r4
811015c4:	1809883a 	mov	r4,r3
811015c8:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
811015cc:	d0a02f17 	ldw	r2,-32580(gp)
811015d0:	016044f4 	movhi	r5,33043
811015d4:	29605704 	addi	r5,r5,-32420
811015d8:	1009883a 	mov	r4,r2
811015dc:	110f5100 	call	8110f510 <fprintf>
		;
#endif
		return bSuccess;
811015e0:	e0bfed17 	ldw	r2,-76(fp)
811015e4:	00011806 	br	81101a48 <bDdr2MemoryWriteTest+0x55c>
	}

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
811015e8:	e0bfe617 	ldw	r2,-104(fp)
811015ec:	1004d53a 	srli	r2,r2,20
811015f0:	100d883a 	mov	r6,r2
811015f4:	016044b4 	movhi	r5,33042
811015f8:	2954a704 	addi	r5,r5,21148
811015fc:	012044f4 	movhi	r4,33043
81101600:	21205704 	addi	r4,r4,-32420
81101604:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
81101608:	d0a02f17 	ldw	r2,-32580(gp)
8110160c:	016044f4 	movhi	r5,33043
81101610:	29605704 	addi	r5,r5,-32420
81101614:	1009883a 	mov	r4,r2
81101618:	110f5100 	call	8110f510 <fprintf>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
8110161c:	00800104 	movi	r2,4
81101620:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
81101624:	e03fec15 	stw	zero,-80(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
81101628:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
8110162c:	e03fe715 	stw	zero,-100(fp)
81101630:	00001506 	br	81101688 <bDdr2MemoryWriteTest+0x19c>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
81101634:	e0ffe617 	ldw	r3,-104(fp)
81101638:	00b33374 	movhi	r2,52429
8110163c:	10b33344 	addi	r2,r2,-13107
81101640:	1888383a 	mulxuu	r4,r3,r2
81101644:	1885383a 	mul	r2,r3,r2
81101648:	1021883a 	mov	r16,r2
8110164c:	2023883a 	mov	r17,r4
81101650:	8804d0fa 	srli	r2,r17,3
81101654:	e0ffe717 	ldw	r3,-100(fp)
81101658:	18c00044 	addi	r3,r3,1
8110165c:	10c7383a 	mul	r3,r2,r3
81101660:	e0bfe717 	ldw	r2,-100(fp)
81101664:	1085883a 	add	r2,r2,r2
81101668:	1085883a 	add	r2,r2,r2
8110166c:	e13fe504 	addi	r4,fp,-108
81101670:	2085883a 	add	r2,r4,r2
81101674:	10800e04 	addi	r2,r2,56
81101678:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
8110167c:	e0bfe717 	ldw	r2,-100(fp)
81101680:	10800044 	addi	r2,r2,1
81101684:	e0bfe715 	stw	r2,-100(fp)
81101688:	e0bfe717 	ldw	r2,-100(fp)
8110168c:	10800290 	cmplti	r2,r2,10
81101690:	103fe81e 	bne	r2,zero,81101634 <__reset+0xfb0e1634>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81101694:	d0a03c17 	ldw	r2,-32528(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
81101698:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
8110169c:	00804004 	movi	r2,256
811016a0:	e0bfea15 	stw	r2,-88(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
811016a4:	e03fe715 	stw	zero,-100(fp)
811016a8:	00001e06 	br	81101724 <bDdr2MemoryWriteTest+0x238>
		if (iI == 0) {
811016ac:	e0bfe717 	ldw	r2,-100(fp)
811016b0:	1000091e 	bne	r2,zero,811016d8 <bDdr2MemoryWriteTest+0x1ec>
			xSZData[iI] = uliInitValue;
811016b4:	00a044f4 	movhi	r2,33043
811016b8:	10a09704 	addi	r2,r2,-32164
811016bc:	e0ffe717 	ldw	r3,-100(fp)
811016c0:	18c7883a 	add	r3,r3,r3
811016c4:	18c7883a 	add	r3,r3,r3
811016c8:	10c5883a 	add	r2,r2,r3
811016cc:	e0fff017 	ldw	r3,-64(fp)
811016d0:	10c00015 	stw	r3,0(r2)
811016d4:	00001006 	br	81101718 <bDdr2MemoryWriteTest+0x22c>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
811016d8:	e0bfe717 	ldw	r2,-100(fp)
811016dc:	10ffffc4 	addi	r3,r2,-1
811016e0:	00a044f4 	movhi	r2,33043
811016e4:	10a09704 	addi	r2,r2,-32164
811016e8:	18c7883a 	add	r3,r3,r3
811016ec:	18c7883a 	add	r3,r3,r3
811016f0:	10c5883a 	add	r2,r2,r3
811016f4:	10800017 	ldw	r2,0(r2)
811016f8:	11000364 	muli	r4,r2,13
811016fc:	00a044f4 	movhi	r2,33043
81101700:	10a09704 	addi	r2,r2,-32164
81101704:	e0ffe717 	ldw	r3,-100(fp)
81101708:	18c7883a 	add	r3,r3,r3
8110170c:	18c7883a 	add	r3,r3,r3
81101710:	10c5883a 	add	r2,r2,r3
81101714:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
81101718:	e0bfe717 	ldw	r2,-100(fp)
8110171c:	10800044 	addi	r2,r2,1
81101720:	e0bfe715 	stw	r2,-100(fp)
81101724:	e0ffe717 	ldw	r3,-100(fp)
81101728:	e0bfea17 	ldw	r2,-88(fp)
8110172c:	18bfdf16 	blt	r3,r2,811016ac <__reset+0xfb0e16ac>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
81101730:	e0bfea17 	ldw	r2,-88(fp)
81101734:	10ffffc4 	addi	r3,r2,-1
81101738:	00a044f4 	movhi	r2,33043
8110173c:	10a09704 	addi	r2,r2,-32164
81101740:	18c7883a 	add	r3,r3,r3
81101744:	18c7883a 	add	r3,r3,r3
81101748:	10c7883a 	add	r3,r2,r3
8110174c:	00aaaaf4 	movhi	r2,43691
81101750:	10aaaa84 	addi	r2,r2,-21846
81101754:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
81101758:	e0bfea17 	ldw	r2,-88(fp)
8110175c:	10ffff84 	addi	r3,r2,-2
81101760:	00a044f4 	movhi	r2,33043
81101764:	10a09704 	addi	r2,r2,-32164
81101768:	18c7883a 	add	r3,r3,r3
8110176c:	18c7883a 	add	r3,r3,r3
81101770:	10c7883a 	add	r3,r2,r3
81101774:	00955574 	movhi	r2,21845
81101778:	10955544 	addi	r2,r2,21845
8110177c:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
81101780:	e0bfea17 	ldw	r2,-88(fp)
81101784:	10ffff44 	addi	r3,r2,-3
81101788:	00a044f4 	movhi	r2,33043
8110178c:	10a09704 	addi	r2,r2,-32164
81101790:	18c7883a 	add	r3,r3,r3
81101794:	18c7883a 	add	r3,r3,r3
81101798:	10c5883a 	add	r2,r2,r3
8110179c:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
811017a0:	e0bfea17 	ldw	r2,-88(fp)
811017a4:	10ffff04 	addi	r3,r2,-4
811017a8:	00a044f4 	movhi	r2,33043
811017ac:	10a09704 	addi	r2,r2,-32164
811017b0:	18c7883a 	add	r3,r3,r3
811017b4:	18c7883a 	add	r3,r3,r3
811017b8:	10c5883a 	add	r2,r2,r3
811017bc:	00ffffc4 	movi	r3,-1
811017c0:	10c00015 	stw	r3,0(r2)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
811017c4:	00e044f4 	movhi	r3,33043
811017c8:	18e05704 	addi	r3,r3,-32420
811017cc:	00a044b4 	movhi	r2,33042
811017d0:	1094ad04 	addi	r2,r2,21172
811017d4:	1009883a 	mov	r4,r2
811017d8:	00800444 	movi	r2,17
811017dc:	100d883a 	mov	r6,r2
811017e0:	200b883a 	mov	r5,r4
811017e4:	1809883a 	mov	r4,r3
811017e8:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
811017ec:	d0a02f17 	ldw	r2,-32580(gp)
811017f0:	016044f4 	movhi	r5,33043
811017f4:	29605704 	addi	r5,r5,-32420
811017f8:	1009883a 	mov	r4,r2
811017fc:	110f5100 	call	8110f510 <fprintf>
81101800:	d0a03c17 	ldw	r2,-32528(gp)
#endif
	iTimeStart = alt_nticks();
81101804:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
81101808:	e0bfe517 	ldw	r2,-108(fp)
8110180c:	e0bfe915 	stw	r2,-92(fp)
	iNAccessLen = sizeof(xSZData);
81101810:	00810004 	movi	r2,1024
81101814:	e0bfe815 	stw	r2,-96(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
81101818:	e0ffe817 	ldw	r3,-96(fp)
8110181c:	e0bfee17 	ldw	r2,-72(fp)
81101820:	1885283a 	div	r2,r3,r2
81101824:	e0bfea15 	stw	r2,-88(fp)
	iNPos = 0;
81101828:	e03feb15 	stw	zero,-84(fp)
	while (iNPos < uliByteLen) {
8110182c:	00003a06 	br	81101918 <bDdr2MemoryWriteTest+0x42c>
		iNRemainedLen = uliByteLen - iNPos;
81101830:	e0bfeb17 	ldw	r2,-84(fp)
81101834:	e0ffe617 	ldw	r3,-104(fp)
81101838:	1885c83a 	sub	r2,r3,r2
8110183c:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
81101840:	e0bfe817 	ldw	r2,-96(fp)
81101844:	e0fff217 	ldw	r3,-56(fp)
81101848:	1880060e 	bge	r3,r2,81101864 <bDdr2MemoryWriteTest+0x378>
			iNAccessLen = iNRemainedLen;
8110184c:	e0bff217 	ldw	r2,-56(fp)
81101850:	e0bfe815 	stw	r2,-96(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
81101854:	e0ffe817 	ldw	r3,-96(fp)
81101858:	e0bfee17 	ldw	r2,-72(fp)
8110185c:	1885283a 	div	r2,r3,r2
81101860:	e0bfea15 	stw	r2,-88(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
81101864:	e0bfe817 	ldw	r2,-96(fp)
81101868:	100d883a 	mov	r6,r2
8110186c:	016044f4 	movhi	r5,33043
81101870:	29609704 	addi	r5,r5,-32164
81101874:	e13fe917 	ldw	r4,-92(fp)
81101878:	11105d00 	call	811105d0 <memcpy>
		pxDes += iNItemNum;
8110187c:	e0bfea17 	ldw	r2,-88(fp)
81101880:	1085883a 	add	r2,r2,r2
81101884:	1085883a 	add	r2,r2,r2
81101888:	1007883a 	mov	r3,r2
8110188c:	e0bfe917 	ldw	r2,-92(fp)
81101890:	10c5883a 	add	r2,r2,r3
81101894:	e0bfe915 	stw	r2,-92(fp)
		iNPos += iNAccessLen;
81101898:	e0ffeb17 	ldw	r3,-84(fp)
8110189c:	e0bfe817 	ldw	r2,-96(fp)
811018a0:	1885883a 	add	r2,r3,r2
811018a4:	e0bfeb15 	stw	r2,-84(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
811018a8:	e0bfec17 	ldw	r2,-80(fp)
811018ac:	10800288 	cmpgei	r2,r2,10
811018b0:	1000191e 	bne	r2,zero,81101918 <bDdr2MemoryWriteTest+0x42c>
811018b4:	e0bfec17 	ldw	r2,-80(fp)
811018b8:	1085883a 	add	r2,r2,r2
811018bc:	1085883a 	add	r2,r2,r2
811018c0:	e0ffe504 	addi	r3,fp,-108
811018c4:	1885883a 	add	r2,r3,r2
811018c8:	10800e04 	addi	r2,r2,56
811018cc:	10800017 	ldw	r2,0(r2)
811018d0:	e0ffeb17 	ldw	r3,-84(fp)
811018d4:	18801036 	bltu	r3,r2,81101918 <bDdr2MemoryWriteTest+0x42c>
			iNProgressIndex++;
811018d8:	e0bfec17 	ldw	r2,-80(fp)
811018dc:	10800044 	addi	r2,r2,1
811018e0:	e0bfec15 	stw	r2,-80(fp)
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
811018e4:	e0bfec17 	ldw	r2,-80(fp)
811018e8:	108002a4 	muli	r2,r2,10
811018ec:	100d883a 	mov	r6,r2
811018f0:	016044b4 	movhi	r5,33042
811018f4:	2954b204 	addi	r5,r5,21192
811018f8:	012044f4 	movhi	r4,33043
811018fc:	21205704 	addi	r4,r4,-32420
81101900:	1110bc40 	call	81110bc4 <sprintf>
			debug(fp, cDebugBuffer);
81101904:	d0a02f17 	ldw	r2,-32580(gp)
81101908:	016044f4 	movhi	r5,33043
8110190c:	29605704 	addi	r5,r5,-32420
81101910:	1009883a 	mov	r4,r2
81101914:	110f5100 	call	8110f510 <fprintf>
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
81101918:	e0ffeb17 	ldw	r3,-84(fp)
8110191c:	e0bfe617 	ldw	r2,-104(fp)
81101920:	18bfc336 	bltu	r3,r2,81101830 <__reset+0xfb0e1830>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
81101924:	111f8700 	call	8111f870 <alt_dcache_flush_all>
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81101928:	00a044f4 	movhi	r2,33043
8110192c:	10a05704 	addi	r2,r2,-32420
81101930:	00c00284 	movi	r3,10
81101934:	10c00005 	stb	r3,0(r2)
81101938:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8110193c:	d0a02f17 	ldw	r2,-32580(gp)
81101940:	016044f4 	movhi	r5,33043
81101944:	29605704 	addi	r5,r5,-32420
81101948:	1009883a 	mov	r4,r2
8110194c:	110f5100 	call	8110f510 <fprintf>
81101950:	d0e03c17 	ldw	r3,-32528(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
81101954:	e0bff117 	ldw	r2,-60(fp)
81101958:	1885c83a 	sub	r2,r3,r2
8110195c:	e0bfef15 	stw	r2,-68(fp)
	if (bSuccess) {
81101960:	e0bfed17 	ldw	r2,-76(fp)
81101964:	10001e26 	beq	r2,zero,811019e0 <bDdr2MemoryWriteTest+0x4f4>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
81101968:	e13fef17 	ldw	r4,-68(fp)
8110196c:	110e7940 	call	8110e794 <__floatsisf>
81101970:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81101974:	d0a03b17 	ldw	r2,-32532(gp)
81101978:	1009883a 	mov	r4,r2
8110197c:	110e8b80 	call	8110e8b8 <__floatunsisf>
81101980:	1007883a 	mov	r3,r2
81101984:	180b883a 	mov	r5,r3
81101988:	8009883a 	mov	r4,r16
8110198c:	110df580 	call	8110df58 <__divsf3>
81101990:	1007883a 	mov	r3,r2
81101994:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
81101998:	1009883a 	mov	r4,r2
8110199c:	110f0c00 	call	8110f0c0 <__extendsfdf2>
811019a0:	1009883a 	mov	r4,r2
811019a4:	180b883a 	mov	r5,r3
811019a8:	d9400015 	stw	r5,0(sp)
811019ac:	200f883a 	mov	r7,r4
811019b0:	e1bfe617 	ldw	r6,-104(fp)
811019b4:	016044b4 	movhi	r5,33042
811019b8:	2954b404 	addi	r5,r5,21200
811019bc:	012044f4 	movhi	r4,33043
811019c0:	21205704 	addi	r4,r4,-32420
811019c4:	1110bc40 	call	81110bc4 <sprintf>
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
811019c8:	d0a02f17 	ldw	r2,-32580(gp)
811019cc:	016044f4 	movhi	r5,33043
811019d0:	29605704 	addi	r5,r5,-32420
811019d4:	1009883a 	mov	r4,r2
811019d8:	110f5100 	call	8110f510 <fprintf>
811019dc:	00000f06 	br	81101a1c <bDdr2MemoryWriteTest+0x530>
#endif
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
811019e0:	00e044f4 	movhi	r3,33043
811019e4:	18e05704 	addi	r3,r3,-32420
811019e8:	00a044b4 	movhi	r2,33042
811019ec:	1094c004 	addi	r2,r2,21248
811019f0:	1009883a 	mov	r4,r2
811019f4:	00800584 	movi	r2,22
811019f8:	100d883a 	mov	r6,r2
811019fc:	200b883a 	mov	r5,r4
81101a00:	1809883a 	mov	r4,r3
81101a04:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
81101a08:	d0a02f17 	ldw	r2,-32580(gp)
81101a0c:	016044f4 	movhi	r5,33043
81101a10:	29605704 	addi	r5,r5,-32420
81101a14:	1009883a 	mov	r4,r2
81101a18:	110f5100 	call	8110f510 <fprintf>
#endif
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81101a1c:	00a044f4 	movhi	r2,33043
81101a20:	10a05704 	addi	r2,r2,-32420
81101a24:	00c00284 	movi	r3,10
81101a28:	10c00005 	stb	r3,0(r2)
81101a2c:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
81101a30:	d0a02f17 	ldw	r2,-32580(gp)
81101a34:	016044f4 	movhi	r5,33043
81101a38:	29605704 	addi	r5,r5,-32420
81101a3c:	1009883a 	mov	r4,r2
81101a40:	110f5100 	call	8110f510 <fprintf>
#endif

	return bSuccess;
81101a44:	e0bfed17 	ldw	r2,-76(fp)
}
81101a48:	e6fffe04 	addi	sp,fp,-8
81101a4c:	dfc00317 	ldw	ra,12(sp)
81101a50:	df000217 	ldw	fp,8(sp)
81101a54:	dc400117 	ldw	r17,4(sp)
81101a58:	dc000017 	ldw	r16,0(sp)
81101a5c:	dec00404 	addi	sp,sp,16
81101a60:	f800283a 	ret

81101a64 <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
81101a64:	deffe204 	addi	sp,sp,-120
81101a68:	dfc01d15 	stw	ra,116(sp)
81101a6c:	df001c15 	stw	fp,112(sp)
81101a70:	dc401b15 	stw	r17,108(sp)
81101a74:	dc001a15 	stw	r16,104(sp)
81101a78:	df001c04 	addi	fp,sp,112
81101a7c:	2005883a 	mov	r2,r4
81101a80:	e0bffd05 	stb	r2,-12(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
81101a84:	00e044f4 	movhi	r3,33043
81101a88:	18e05704 	addi	r3,r3,-32420
81101a8c:	00a044b4 	movhi	r2,33042
81101a90:	1094c604 	addi	r2,r2,21272
81101a94:	1009883a 	mov	r4,r2
81101a98:	008009c4 	movi	r2,39
81101a9c:	100d883a 	mov	r6,r2
81101aa0:	200b883a 	mov	r5,r4
81101aa4:	1809883a 	mov	r4,r3
81101aa8:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81101aac:	d0a02f17 	ldw	r2,-32580(gp)
81101ab0:	016044f4 	movhi	r5,33043
81101ab4:	29605704 	addi	r5,r5,-32420
81101ab8:	1009883a 	mov	r4,r2
81101abc:	110f5100 	call	8110f510 <fprintf>
#endif
	bool bSuccess;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	bSuccess = TRUE;
81101ac0:	00800044 	movi	r2,1
81101ac4:	e0bfe515 	stw	r2,-108(fp)
	switch (ucMemoryId) {
81101ac8:	e0bffd03 	ldbu	r2,-12(fp)
81101acc:	10c00060 	cmpeqi	r3,r2,1
81101ad0:	1800031e 	bne	r3,zero,81101ae0 <bDdr2MemoryReadTest+0x7c>
81101ad4:	108000a0 	cmpeqi	r2,r2,2
81101ad8:	1000081e 	bne	r2,zero,81101afc <bDdr2MemoryReadTest+0x98>
81101adc:	00000e06 	br	81101b18 <bDdr2MemoryReadTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
81101ae0:	e0bffd03 	ldbu	r2,-12(fp)
81101ae4:	1009883a 	mov	r4,r2
81101ae8:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81101aec:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
81101af0:	00a00034 	movhi	r2,32768
81101af4:	e0bfe715 	stw	r2,-100(fp)
		break;
81101af8:	00001906 	br	81101b60 <bDdr2MemoryReadTest+0xfc>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
81101afc:	e0bffd03 	ldbu	r2,-12(fp)
81101b00:	1009883a 	mov	r4,r2
81101b04:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81101b08:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
81101b0c:	00a00034 	movhi	r2,32768
81101b10:	e0bfe715 	stw	r2,-100(fp)
		break;
81101b14:	00001206 	br	81101b60 <bDdr2MemoryReadTest+0xfc>
	default:
		bSuccess = FALSE;
81101b18:	e03fe515 	stw	zero,-108(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
81101b1c:	00e044f4 	movhi	r3,33043
81101b20:	18e05704 	addi	r3,r3,-32420
81101b24:	00a044b4 	movhi	r2,33042
81101b28:	1092ae04 	addi	r2,r2,19128
81101b2c:	1009883a 	mov	r4,r2
81101b30:	00800bc4 	movi	r2,47
81101b34:	100d883a 	mov	r6,r2
81101b38:	200b883a 	mov	r5,r4
81101b3c:	1809883a 	mov	r4,r3
81101b40:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
81101b44:	d0a02f17 	ldw	r2,-32580(gp)
81101b48:	016044f4 	movhi	r5,33043
81101b4c:	29605704 	addi	r5,r5,-32420
81101b50:	1009883a 	mov	r4,r2
81101b54:	110f5100 	call	8110f510 <fprintf>
		;
#endif
		return bSuccess;
81101b58:	e0bfe517 	ldw	r2,-108(fp)
81101b5c:	0000fc06 	br	81101f50 <bDdr2MemoryReadTest+0x4ec>
	}

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
81101b60:	e0bfe717 	ldw	r2,-100(fp)
81101b64:	1004d53a 	srli	r2,r2,20
81101b68:	100d883a 	mov	r6,r2
81101b6c:	016044b4 	movhi	r5,33042
81101b70:	2954d004 	addi	r5,r5,21312
81101b74:	012044f4 	movhi	r4,33043
81101b78:	21205704 	addi	r4,r4,-32420
81101b7c:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
81101b80:	d0a02f17 	ldw	r2,-32580(gp)
81101b84:	016044f4 	movhi	r5,33043
81101b88:	29605704 	addi	r5,r5,-32420
81101b8c:	1009883a 	mov	r4,r2
81101b90:	110f5100 	call	8110f510 <fprintf>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
81101b94:	00804004 	movi	r2,256
81101b98:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
81101b9c:	00800104 	movi	r2,4
81101ba0:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
81101ba4:	e0ffec17 	ldw	r3,-80(fp)
81101ba8:	e0bfef17 	ldw	r2,-68(fp)
81101bac:	1885383a 	mul	r2,r3,r2
81101bb0:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
81101bb4:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
81101bb8:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
81101bbc:	e03fe815 	stw	zero,-96(fp)
81101bc0:	00001506 	br	81101c18 <bDdr2MemoryReadTest+0x1b4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
81101bc4:	e0ffe717 	ldw	r3,-100(fp)
81101bc8:	00b33374 	movhi	r2,52429
81101bcc:	10b33344 	addi	r2,r2,-13107
81101bd0:	1888383a 	mulxuu	r4,r3,r2
81101bd4:	1885383a 	mul	r2,r3,r2
81101bd8:	1021883a 	mov	r16,r2
81101bdc:	2023883a 	mov	r17,r4
81101be0:	8804d0fa 	srli	r2,r17,3
81101be4:	e0ffe817 	ldw	r3,-96(fp)
81101be8:	18c00044 	addi	r3,r3,1
81101bec:	10c7383a 	mul	r3,r2,r3
81101bf0:	e0bfe817 	ldw	r2,-96(fp)
81101bf4:	1085883a 	add	r2,r2,r2
81101bf8:	1085883a 	add	r2,r2,r2
81101bfc:	e13fe504 	addi	r4,fp,-108
81101c00:	2085883a 	add	r2,r4,r2
81101c04:	10800e04 	addi	r2,r2,56
81101c08:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
81101c0c:	e0bfe817 	ldw	r2,-96(fp)
81101c10:	10800044 	addi	r2,r2,1
81101c14:	e0bfe815 	stw	r2,-96(fp)
81101c18:	e0bfe817 	ldw	r2,-96(fp)
81101c1c:	10800290 	cmplti	r2,r2,10
81101c20:	103fe81e 	bne	r2,zero,81101bc4 <__reset+0xfb0e1bc4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
81101c24:	e03fee15 	stw	zero,-72(fp)
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
81101c28:	00e044f4 	movhi	r3,33043
81101c2c:	18e05704 	addi	r3,r3,-32420
81101c30:	00a044b4 	movhi	r2,33042
81101c34:	1094d604 	addi	r2,r2,21336
81101c38:	1009883a 	mov	r4,r2
81101c3c:	008006c4 	movi	r2,27
81101c40:	100d883a 	mov	r6,r2
81101c44:	200b883a 	mov	r5,r4
81101c48:	1809883a 	mov	r4,r3
81101c4c:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81101c50:	d0a02f17 	ldw	r2,-32580(gp)
81101c54:	016044f4 	movhi	r5,33043
81101c58:	29605704 	addi	r5,r5,-32420
81101c5c:	1009883a 	mov	r4,r2
81101c60:	110f5100 	call	8110f510 <fprintf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81101c64:	d0a03c17 	ldw	r2,-32528(gp)
#endif
	iTimeStart = alt_nticks();
81101c68:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
81101c6c:	e0bfe617 	ldw	r2,-104(fp)
81101c70:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
81101c74:	00810004 	movi	r2,1024
81101c78:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
81101c7c:	e0ffe917 	ldw	r3,-92(fp)
81101c80:	e0bfef17 	ldw	r2,-68(fp)
81101c84:	1885283a 	div	r2,r3,r2
81101c88:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
81101c8c:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
81101c90:	00006206 	br	81101e1c <bDdr2MemoryReadTest+0x3b8>
		iNRemainedLen = uliByteLen - iNPos;
81101c94:	e0bfed17 	ldw	r2,-76(fp)
81101c98:	e0ffe717 	ldw	r3,-100(fp)
81101c9c:	1885c83a 	sub	r2,r3,r2
81101ca0:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
81101ca4:	e0bfe917 	ldw	r2,-92(fp)
81101ca8:	e0fff217 	ldw	r3,-56(fp)
81101cac:	1880060e 	bge	r3,r2,81101cc8 <bDdr2MemoryReadTest+0x264>
			iNAccessLen = iNRemainedLen;
81101cb0:	e0bff217 	ldw	r2,-56(fp)
81101cb4:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
81101cb8:	e0ffe917 	ldw	r3,-92(fp)
81101cbc:	e0bfef17 	ldw	r2,-68(fp)
81101cc0:	1885283a 	div	r2,r3,r2
81101cc4:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
81101cc8:	00a044f4 	movhi	r2,33043
81101ccc:	10a09704 	addi	r2,r2,-32164
81101cd0:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
81101cd4:	e03fe815 	stw	zero,-96(fp)
81101cd8:	00002b06 	br	81101d88 <bDdr2MemoryReadTest+0x324>
			if (*pxSrc++ != *pxDes++) {
81101cdc:	e0bfeb17 	ldw	r2,-84(fp)
81101ce0:	10c00104 	addi	r3,r2,4
81101ce4:	e0ffeb15 	stw	r3,-84(fp)
81101ce8:	10c00017 	ldw	r3,0(r2)
81101cec:	e0bfea17 	ldw	r2,-88(fp)
81101cf0:	11000104 	addi	r4,r2,4
81101cf4:	e13fea15 	stw	r4,-88(fp)
81101cf8:	10800017 	ldw	r2,0(r2)
81101cfc:	18801f26 	beq	r3,r2,81101d7c <bDdr2MemoryReadTest+0x318>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
81101d00:	e0bfeb17 	ldw	r2,-84(fp)
81101d04:	10bfff04 	addi	r2,r2,-4
81101d08:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81101d0c:	1009883a 	mov	r4,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
81101d10:	00a044f4 	movhi	r2,33043
81101d14:	10a09704 	addi	r2,r2,-32164
81101d18:	e0ffe817 	ldw	r3,-96(fp)
81101d1c:	18c7883a 	add	r3,r3,r3
81101d20:	18c7883a 	add	r3,r3,r3
81101d24:	10c5883a 	add	r2,r2,r3
81101d28:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81101d2c:	100b883a 	mov	r5,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
81101d30:	e0ffed17 	ldw	r3,-76(fp)
81101d34:	e0bfef17 	ldw	r2,-68(fp)
81101d38:	1887283a 	div	r3,r3,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81101d3c:	e0bfe817 	ldw	r2,-96(fp)
81101d40:	1885883a 	add	r2,r3,r2
81101d44:	d8800015 	stw	r2,0(sp)
81101d48:	280f883a 	mov	r7,r5
81101d4c:	200d883a 	mov	r6,r4
81101d50:	016044b4 	movhi	r5,33042
81101d54:	2954dd04 	addi	r5,r5,21364
81101d58:	012044f4 	movhi	r4,33043
81101d5c:	21205704 	addi	r4,r4,-32420
81101d60:	1110bc40 	call	81110bc4 <sprintf>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
81101d64:	d0a02f17 	ldw	r2,-32580(gp)
81101d68:	016044f4 	movhi	r5,33043
81101d6c:	29605704 	addi	r5,r5,-32420
81101d70:	1009883a 	mov	r4,r2
81101d74:	110f5100 	call	8110f510 <fprintf>
#endif
				bSuccess = FALSE;
81101d78:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
81101d7c:	e0bfe817 	ldw	r2,-96(fp)
81101d80:	10800044 	addi	r2,r2,1
81101d84:	e0bfe815 	stw	r2,-96(fp)
81101d88:	e0ffe817 	ldw	r3,-96(fp)
81101d8c:	e0bfec17 	ldw	r2,-80(fp)
81101d90:	1880020e 	bge	r3,r2,81101d9c <bDdr2MemoryReadTest+0x338>
81101d94:	e0bfe517 	ldw	r2,-108(fp)
81101d98:	103fd01e 	bne	r2,zero,81101cdc <__reset+0xfb0e1cdc>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
81101d9c:	e0ffed17 	ldw	r3,-76(fp)
81101da0:	e0bfe917 	ldw	r2,-92(fp)
81101da4:	1885883a 	add	r2,r3,r2
81101da8:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
81101dac:	e0bfee17 	ldw	r2,-72(fp)
81101db0:	10800288 	cmpgei	r2,r2,10
81101db4:	1000191e 	bne	r2,zero,81101e1c <bDdr2MemoryReadTest+0x3b8>
81101db8:	e0bfee17 	ldw	r2,-72(fp)
81101dbc:	1085883a 	add	r2,r2,r2
81101dc0:	1085883a 	add	r2,r2,r2
81101dc4:	e0ffe504 	addi	r3,fp,-108
81101dc8:	1885883a 	add	r2,r3,r2
81101dcc:	10800e04 	addi	r2,r2,56
81101dd0:	10800017 	ldw	r2,0(r2)
81101dd4:	e0ffed17 	ldw	r3,-76(fp)
81101dd8:	18801036 	bltu	r3,r2,81101e1c <bDdr2MemoryReadTest+0x3b8>
			iNProgressIndex++;
81101ddc:	e0bfee17 	ldw	r2,-72(fp)
81101de0:	10800044 	addi	r2,r2,1
81101de4:	e0bfee15 	stw	r2,-72(fp)
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
81101de8:	e0bfee17 	ldw	r2,-72(fp)
81101dec:	108002a4 	muli	r2,r2,10
81101df0:	100d883a 	mov	r6,r2
81101df4:	016044b4 	movhi	r5,33042
81101df8:	2954b204 	addi	r5,r5,21192
81101dfc:	012044f4 	movhi	r4,33043
81101e00:	21205704 	addi	r4,r4,-32420
81101e04:	1110bc40 	call	81110bc4 <sprintf>
			debug(fp, cDebugBuffer);
81101e08:	d0a02f17 	ldw	r2,-32580(gp)
81101e0c:	016044f4 	movhi	r5,33043
81101e10:	29605704 	addi	r5,r5,-32420
81101e14:	1009883a 	mov	r4,r2
81101e18:	110f5100 	call	8110f510 <fprintf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
81101e1c:	e0bfe517 	ldw	r2,-108(fp)
81101e20:	10000326 	beq	r2,zero,81101e30 <bDdr2MemoryReadTest+0x3cc>
81101e24:	e0ffed17 	ldw	r3,-76(fp)
81101e28:	e0bfe717 	ldw	r2,-100(fp)
81101e2c:	18bf9936 	bltu	r3,r2,81101c94 <__reset+0xfb0e1c94>
			debug(fp, cDebugBuffer);
#endif
		}
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81101e30:	00a044f4 	movhi	r2,33043
81101e34:	10a05704 	addi	r2,r2,-32420
81101e38:	00c00284 	movi	r3,10
81101e3c:	10c00005 	stb	r3,0(r2)
81101e40:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
81101e44:	d0a02f17 	ldw	r2,-32580(gp)
81101e48:	016044f4 	movhi	r5,33043
81101e4c:	29605704 	addi	r5,r5,-32420
81101e50:	1009883a 	mov	r4,r2
81101e54:	110f5100 	call	8110f510 <fprintf>
81101e58:	d0e03c17 	ldw	r3,-32528(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
81101e5c:	e0bff117 	ldw	r2,-60(fp)
81101e60:	1885c83a 	sub	r2,r3,r2
81101e64:	e0bff015 	stw	r2,-64(fp)
	if (bSuccess) {
81101e68:	e0bfe517 	ldw	r2,-108(fp)
81101e6c:	10001e26 	beq	r2,zero,81101ee8 <bDdr2MemoryReadTest+0x484>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
81101e70:	e13ff017 	ldw	r4,-64(fp)
81101e74:	110e7940 	call	8110e794 <__floatsisf>
81101e78:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81101e7c:	d0a03b17 	ldw	r2,-32532(gp)
81101e80:	1009883a 	mov	r4,r2
81101e84:	110e8b80 	call	8110e8b8 <__floatunsisf>
81101e88:	1007883a 	mov	r3,r2
81101e8c:	180b883a 	mov	r5,r3
81101e90:	8009883a 	mov	r4,r16
81101e94:	110df580 	call	8110df58 <__divsf3>
81101e98:	1007883a 	mov	r3,r2
81101e9c:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
81101ea0:	1009883a 	mov	r4,r2
81101ea4:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81101ea8:	1009883a 	mov	r4,r2
81101eac:	180b883a 	mov	r5,r3
81101eb0:	d9400015 	stw	r5,0(sp)
81101eb4:	200f883a 	mov	r7,r4
81101eb8:	e1bfe717 	ldw	r6,-100(fp)
81101ebc:	016044b4 	movhi	r5,33042
81101ec0:	2954eb04 	addi	r5,r5,21420
81101ec4:	012044f4 	movhi	r4,33043
81101ec8:	21205704 	addi	r4,r4,-32420
81101ecc:	1110bc40 	call	81110bc4 <sprintf>
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
81101ed0:	d0a02f17 	ldw	r2,-32580(gp)
81101ed4:	016044f4 	movhi	r5,33043
81101ed8:	29605704 	addi	r5,r5,-32420
81101edc:	1009883a 	mov	r4,r2
81101ee0:	110f5100 	call	8110f510 <fprintf>
81101ee4:	00000f06 	br	81101f24 <bDdr2MemoryReadTest+0x4c0>
#endif
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
81101ee8:	00e044f4 	movhi	r3,33043
81101eec:	18e05704 	addi	r3,r3,-32420
81101ef0:	00a044b4 	movhi	r2,33042
81101ef4:	1094f704 	addi	r2,r2,21468
81101ef8:	1009883a 	mov	r4,r2
81101efc:	00800544 	movi	r2,21
81101f00:	100d883a 	mov	r6,r2
81101f04:	200b883a 	mov	r5,r4
81101f08:	1809883a 	mov	r4,r3
81101f0c:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
81101f10:	d0a02f17 	ldw	r2,-32580(gp)
81101f14:	016044f4 	movhi	r5,33043
81101f18:	29605704 	addi	r5,r5,-32420
81101f1c:	1009883a 	mov	r4,r2
81101f20:	110f5100 	call	8110f510 <fprintf>
#endif
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81101f24:	00a044f4 	movhi	r2,33043
81101f28:	10a05704 	addi	r2,r2,-32420
81101f2c:	00c00284 	movi	r3,10
81101f30:	10c00005 	stb	r3,0(r2)
81101f34:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
81101f38:	d0a02f17 	ldw	r2,-32580(gp)
81101f3c:	016044f4 	movhi	r5,33043
81101f40:	29605704 	addi	r5,r5,-32420
81101f44:	1009883a 	mov	r4,r2
81101f48:	110f5100 	call	8110f510 <fprintf>
#endif

	return bSuccess;
81101f4c:	e0bfe517 	ldw	r2,-108(fp)
}
81101f50:	e6fffe04 	addi	sp,fp,-8
81101f54:	dfc00317 	ldw	ra,12(sp)
81101f58:	df000217 	ldw	fp,8(sp)
81101f5c:	dc400117 	ldw	r17,4(sp)
81101f60:	dc000017 	ldw	r16,0(sp)
81101f64:	dec00404 	addi	sp,sp,16
81101f68:	f800283a 	ret

81101f6c <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
81101f6c:	deffec04 	addi	sp,sp,-80
81101f70:	dfc01315 	stw	ra,76(sp)
81101f74:	df001215 	stw	fp,72(sp)
81101f78:	dcc01115 	stw	r19,68(sp)
81101f7c:	dc801015 	stw	r18,64(sp)
81101f80:	dc400f15 	stw	r17,60(sp)
81101f84:	dc000e15 	stw	r16,56(sp)
81101f88:	df001204 	addi	fp,sp,72
81101f8c:	2005883a 	mov	r2,r4
81101f90:	e17ffa15 	stw	r5,-24(fp)
81101f94:	e1bffb15 	stw	r6,-20(fp)
81101f98:	e0bff905 	stb	r2,-28(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
81101f9c:	00e044f4 	movhi	r3,33043
81101fa0:	18e05704 	addi	r3,r3,-32420
81101fa4:	00a044b4 	movhi	r2,33042
81101fa8:	1094fd04 	addi	r2,r2,21492
81101fac:	1009883a 	mov	r4,r2
81101fb0:	00800bc4 	movi	r2,47
81101fb4:	100d883a 	mov	r6,r2
81101fb8:	200b883a 	mov	r5,r4
81101fbc:	1809883a 	mov	r4,r3
81101fc0:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81101fc4:	d0a02f17 	ldw	r2,-32580(gp)
81101fc8:	016044f4 	movhi	r5,33043
81101fcc:	29605704 	addi	r5,r5,-32420
81101fd0:	1009883a 	mov	r4,r2
81101fd4:	110f5100 	call	8110f510 <fprintf>
#endif
	bool bSuccess;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	bSuccess = TRUE;
81101fd8:	00800044 	movi	r2,1
81101fdc:	e0bff415 	stw	r2,-48(fp)
	switch (ucMemoryId) {
81101fe0:	e0bff903 	ldbu	r2,-28(fp)
81101fe4:	10c00060 	cmpeqi	r3,r2,1
81101fe8:	1800031e 	bne	r3,zero,81101ff8 <bDdr2MemoryRandomWriteTest+0x8c>
81101fec:	108000a0 	cmpeqi	r2,r2,2
81101ff0:	1000081e 	bne	r2,zero,81102014 <bDdr2MemoryRandomWriteTest+0xa8>
81101ff4:	00000e06 	br	81102030 <bDdr2MemoryRandomWriteTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
81101ff8:	e0bff903 	ldbu	r2,-28(fp)
81101ffc:	1009883a 	mov	r4,r2
81102000:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81102004:	e03fef15 	stw	zero,-68(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
81102008:	00a00034 	movhi	r2,32768
8110200c:	e0bff015 	stw	r2,-64(fp)
		break;
81102010:	00001906 	br	81102078 <bDdr2MemoryRandomWriteTest+0x10c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
81102014:	e0bff903 	ldbu	r2,-28(fp)
81102018:	1009883a 	mov	r4,r2
8110201c:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81102020:	e03fef15 	stw	zero,-68(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
81102024:	00a00034 	movhi	r2,32768
81102028:	e0bff015 	stw	r2,-64(fp)
		break;
8110202c:	00001206 	br	81102078 <bDdr2MemoryRandomWriteTest+0x10c>
	default:
		bSuccess = FALSE;
81102030:	e03ff415 	stw	zero,-48(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
81102034:	00e044f4 	movhi	r3,33043
81102038:	18e05704 	addi	r3,r3,-32420
8110203c:	00a044b4 	movhi	r2,33042
81102040:	1092ae04 	addi	r2,r2,19128
81102044:	1009883a 	mov	r4,r2
81102048:	00800bc4 	movi	r2,47
8110204c:	100d883a 	mov	r6,r2
81102050:	200b883a 	mov	r5,r4
81102054:	1809883a 	mov	r4,r3
81102058:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8110205c:	d0a02f17 	ldw	r2,-32580(gp)
81102060:	016044f4 	movhi	r5,33043
81102064:	29605704 	addi	r5,r5,-32420
81102068:	1009883a 	mov	r4,r2
8110206c:	110f5100 	call	8110f510 <fprintf>
		;
#endif
		return bSuccess;
81102070:	e0bff417 	ldw	r2,-48(fp)
81102074:	0000ce06 	br	811023b0 <bDdr2MemoryRandomWriteTest+0x444>
	}

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
81102078:	e0bff017 	ldw	r2,-64(fp)
8110207c:	1004d53a 	srli	r2,r2,20
81102080:	100d883a 	mov	r6,r2
81102084:	016044b4 	movhi	r5,33042
81102088:	2954a704 	addi	r5,r5,21148
8110208c:	012044f4 	movhi	r4,33043
81102090:	21205704 	addi	r4,r4,-32420
81102094:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
81102098:	d0a02f17 	ldw	r2,-32580(gp)
8110209c:	016044f4 	movhi	r5,33043
811020a0:	29605704 	addi	r5,r5,-32420
811020a4:	1009883a 	mov	r4,r2
811020a8:	110f5100 	call	8110f510 <fprintf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811020ac:	d0a03c17 	ldw	r2,-32528(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
811020b0:	d0a01415 	stw	r2,-32688(gp)
	uliCurrentState = uliInitialState;
811020b4:	d0a01417 	ldw	r2,-32688(gp)
811020b8:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
811020bc:	e0ffef17 	ldw	r3,-68(fp)
811020c0:	e0bff017 	ldw	r2,-64(fp)
811020c4:	1885883a 	add	r2,r3,r2
811020c8:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
811020cc:	e0fff017 	ldw	r3,-64(fp)
811020d0:	00b33374 	movhi	r2,52429
811020d4:	10b33344 	addi	r2,r2,-13107
811020d8:	1888383a 	mulxuu	r4,r3,r2
811020dc:	1885383a 	mul	r2,r3,r2
811020e0:	1025883a 	mov	r18,r2
811020e4:	2027883a 	mov	r19,r4
811020e8:	9806d13a 	srli	r3,r19,4
811020ec:	e0bfef17 	ldw	r2,-68(fp)
811020f0:	1885883a 	add	r2,r3,r2
811020f4:	e0bff215 	stw	r2,-56(fp)
	ucPercentage = 5;
811020f8:	00800144 	movi	r2,5
811020fc:	e0bff305 	stb	r2,-52(fp)
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "Writing to memory...\n");
81102100:	00e044f4 	movhi	r3,33043
81102104:	18e05704 	addi	r3,r3,-32420
81102108:	00a044b4 	movhi	r2,33042
8110210c:	10950904 	addi	r2,r2,21540
81102110:	1009883a 	mov	r4,r2
81102114:	00800584 	movi	r2,22
81102118:	100d883a 	mov	r6,r2
8110211c:	200b883a 	mov	r5,r4
81102120:	1809883a 	mov	r4,r3
81102124:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81102128:	d0a02f17 	ldw	r2,-32580(gp)
8110212c:	016044f4 	movhi	r5,33043
81102130:	29605704 	addi	r5,r5,-32420
81102134:	1009883a 	mov	r4,r2
81102138:	110f5100 	call	8110f510 <fprintf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8110213c:	e0bffa17 	ldw	r2,-24(fp)
81102140:	10800058 	cmpnei	r2,r2,1
81102144:	10000a1e 	bne	r2,zero,81102170 <bDdr2MemoryRandomWriteTest+0x204>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
81102148:	016044b4 	movhi	r5,33042
8110214c:	29550f04 	addi	r5,r5,21564
81102150:	012044f4 	movhi	r4,33043
81102154:	21205704 	addi	r4,r4,-32420
81102158:	1110bc40 	call	81110bc4 <sprintf>
		debug(fp, cDebugBuffer);
8110215c:	d0a02f17 	ldw	r2,-32580(gp)
81102160:	016044f4 	movhi	r5,33043
81102164:	29605704 	addi	r5,r5,-32420
81102168:	1009883a 	mov	r4,r2
8110216c:	110f5100 	call	8110f510 <fprintf>
#endif
	}
	int TimeStart, TimeElapsed = 0;
81102170:	e03ff615 	stw	zero,-40(fp)
81102174:	d0a03c17 	ldw	r2,-32528(gp)

	TimeStart = alt_nticks();
81102178:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
8110217c:	e0bfef17 	ldw	r2,-68(fp)
81102180:	e0bff115 	stw	r2,-60(fp)
81102184:	00002c06 	br	81102238 <bDdr2MemoryRandomWriteTest+0x2cc>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
81102188:	e0bff804 	addi	r2,fp,-32
8110218c:	1009883a 	mov	r4,r2
81102190:	11028680 	call	81102868 <uliXorshift32>
81102194:	1007883a 	mov	r3,r2
81102198:	e0bff117 	ldw	r2,-60(fp)
8110219c:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
811021a0:	e0bffa17 	ldw	r2,-24(fp)
811021a4:	10800060 	cmpeqi	r2,r2,1
811021a8:	1009883a 	mov	r4,r2
811021ac:	e0bff117 	ldw	r2,-60(fp)
811021b0:	e0fff217 	ldw	r3,-56(fp)
811021b4:	1885803a 	cmpltu	r2,r3,r2
811021b8:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
811021bc:	10803fcc 	andi	r2,r2,255
811021c0:	10001a26 	beq	r2,zero,8110222c <bDdr2MemoryRandomWriteTest+0x2c0>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
811021c4:	e0bff303 	ldbu	r2,-52(fp)
811021c8:	100d883a 	mov	r6,r2
811021cc:	016044b4 	movhi	r5,33042
811021d0:	29551104 	addi	r5,r5,21572
811021d4:	012044f4 	movhi	r4,33043
811021d8:	21205704 	addi	r4,r4,-32420
811021dc:	1110bc40 	call	81110bc4 <sprintf>
			debug(fp, cDebugBuffer);
811021e0:	d0a02f17 	ldw	r2,-32580(gp)
811021e4:	016044f4 	movhi	r5,33043
811021e8:	29605704 	addi	r5,r5,-32420
811021ec:	1009883a 	mov	r4,r2
811021f0:	110f5100 	call	8110f510 <fprintf>
#endif
			uliNextMilestone += uliByteLen / 20;
811021f4:	e0fff017 	ldw	r3,-64(fp)
811021f8:	00b33374 	movhi	r2,52429
811021fc:	10b33344 	addi	r2,r2,-13107
81102200:	1888383a 	mulxuu	r4,r3,r2
81102204:	1885383a 	mul	r2,r3,r2
81102208:	1021883a 	mov	r16,r2
8110220c:	2023883a 	mov	r17,r4
81102210:	8804d13a 	srli	r2,r17,4
81102214:	e0fff217 	ldw	r3,-56(fp)
81102218:	1885883a 	add	r2,r3,r2
8110221c:	e0bff215 	stw	r2,-56(fp)
			ucPercentage += 5;
81102220:	e0bff303 	ldbu	r2,-52(fp)
81102224:	10800144 	addi	r2,r2,5
81102228:	e0bff305 	stb	r2,-52(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
8110222c:	e0bff117 	ldw	r2,-60(fp)
81102230:	10800104 	addi	r2,r2,4
81102234:	e0bff115 	stw	r2,-60(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
81102238:	e0fff117 	ldw	r3,-60(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
8110223c:	e0bff517 	ldw	r2,-44(fp)
81102240:	18bfd136 	bltu	r3,r2,81102188 <__reset+0xfb0e2188>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
81102244:	111f8700 	call	8111f870 <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
81102248:	e0bffa17 	ldw	r2,-24(fp)
8110224c:	10800058 	cmpnei	r2,r2,1
81102250:	10000a1e 	bne	r2,zero,8110227c <bDdr2MemoryRandomWriteTest+0x310>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
81102254:	016044b4 	movhi	r5,33042
81102258:	29551404 	addi	r5,r5,21584
8110225c:	012044f4 	movhi	r4,33043
81102260:	21205704 	addi	r4,r4,-32420
81102264:	1110bc40 	call	81110bc4 <sprintf>
		debug(fp, cDebugBuffer);
81102268:	d0a02f17 	ldw	r2,-32580(gp)
8110226c:	016044f4 	movhi	r5,33043
81102270:	29605704 	addi	r5,r5,-32420
81102274:	1009883a 	mov	r4,r2
81102278:	110f5100 	call	8110f510 <fprintf>
#endif
	}

	if (bSuccess) {
8110227c:	e0bff417 	ldw	r2,-48(fp)
81102280:	10003126 	beq	r2,zero,81102348 <bDdr2MemoryRandomWriteTest+0x3dc>
		if (bTime == TRUE) {
81102284:	e0bffb17 	ldw	r2,-20(fp)
81102288:	10800058 	cmpnei	r2,r2,1
8110228c:	1000221e 	bne	r2,zero,81102318 <bDdr2MemoryRandomWriteTest+0x3ac>
81102290:	d0e03c17 	ldw	r3,-32528(gp)
			TimeElapsed = alt_nticks() - TimeStart;
81102294:	e0bff717 	ldw	r2,-36(fp)
81102298:	1885c83a 	sub	r2,r3,r2
8110229c:	e0bff615 	stw	r2,-40(fp)
#ifdef DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
811022a0:	e13ff617 	ldw	r4,-40(fp)
811022a4:	110e7940 	call	8110e794 <__floatsisf>
811022a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811022ac:	d0a03b17 	ldw	r2,-32532(gp)
811022b0:	1009883a 	mov	r4,r2
811022b4:	110e8b80 	call	8110e8b8 <__floatunsisf>
811022b8:	1007883a 	mov	r3,r2
811022bc:	180b883a 	mov	r5,r3
811022c0:	8009883a 	mov	r4,r16
811022c4:	110df580 	call	8110df58 <__divsf3>
811022c8:	1007883a 	mov	r3,r2
811022cc:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#ifdef DEBUG_ON
			sprintf(cDebugBuffer,
811022d0:	1009883a 	mov	r4,r2
811022d4:	110f0c00 	call	8110f0c0 <__extendsfdf2>
811022d8:	1009883a 	mov	r4,r2
811022dc:	180b883a 	mov	r5,r3
811022e0:	d9400015 	stw	r5,0(sp)
811022e4:	200f883a 	mov	r7,r4
811022e8:	e1bff017 	ldw	r6,-64(fp)
811022ec:	016044b4 	movhi	r5,33042
811022f0:	29551704 	addi	r5,r5,21596
811022f4:	012044f4 	movhi	r4,33043
811022f8:	21205704 	addi	r4,r4,-32420
811022fc:	1110bc40 	call	81110bc4 <sprintf>
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
81102300:	d0a02f17 	ldw	r2,-32580(gp)
81102304:	016044f4 	movhi	r5,33043
81102308:	29605704 	addi	r5,r5,-32420
8110230c:	1009883a 	mov	r4,r2
81102310:	110f5100 	call	8110f510 <fprintf>
81102314:	00001b06 	br	81102384 <bDdr2MemoryRandomWriteTest+0x418>
#endif
		} else {
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 write test pass, size=%ld bytes\n",
81102318:	e1bff017 	ldw	r6,-64(fp)
8110231c:	016044b4 	movhi	r5,33042
81102320:	29552304 	addi	r5,r5,21644
81102324:	012044f4 	movhi	r4,33043
81102328:	21205704 	addi	r4,r4,-32420
8110232c:	1110bc40 	call	81110bc4 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
81102330:	d0a02f17 	ldw	r2,-32580(gp)
81102334:	016044f4 	movhi	r5,33043
81102338:	29605704 	addi	r5,r5,-32420
8110233c:	1009883a 	mov	r4,r2
81102340:	110f5100 	call	8110f510 <fprintf>
81102344:	00000f06 	br	81102384 <bDdr2MemoryRandomWriteTest+0x418>
#endif
		}
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
81102348:	00e044f4 	movhi	r3,33043
8110234c:	18e05704 	addi	r3,r3,-32420
81102350:	00a044b4 	movhi	r2,33042
81102354:	1094c004 	addi	r2,r2,21248
81102358:	1009883a 	mov	r4,r2
8110235c:	00800584 	movi	r2,22
81102360:	100d883a 	mov	r6,r2
81102364:	200b883a 	mov	r5,r4
81102368:	1809883a 	mov	r4,r3
8110236c:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
81102370:	d0a02f17 	ldw	r2,-32580(gp)
81102374:	016044f4 	movhi	r5,33043
81102378:	29605704 	addi	r5,r5,-32420
8110237c:	1009883a 	mov	r4,r2
81102380:	110f5100 	call	8110f510 <fprintf>
#endif
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81102384:	00a044f4 	movhi	r2,33043
81102388:	10a05704 	addi	r2,r2,-32420
8110238c:	00c00284 	movi	r3,10
81102390:	10c00005 	stb	r3,0(r2)
81102394:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
81102398:	d0a02f17 	ldw	r2,-32580(gp)
8110239c:	016044f4 	movhi	r5,33043
811023a0:	29605704 	addi	r5,r5,-32420
811023a4:	1009883a 	mov	r4,r2
811023a8:	110f5100 	call	8110f510 <fprintf>
#endif

	return bSuccess;
811023ac:	e0bff417 	ldw	r2,-48(fp)
}
811023b0:	e6fffc04 	addi	sp,fp,-16
811023b4:	dfc00517 	ldw	ra,20(sp)
811023b8:	df000417 	ldw	fp,16(sp)
811023bc:	dcc00317 	ldw	r19,12(sp)
811023c0:	dc800217 	ldw	r18,8(sp)
811023c4:	dc400117 	ldw	r17,4(sp)
811023c8:	dc000017 	ldw	r16,0(sp)
811023cc:	dec00604 	addi	sp,sp,24
811023d0:	f800283a 	ret

811023d4 <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
811023d4:	deffec04 	addi	sp,sp,-80
811023d8:	dfc01315 	stw	ra,76(sp)
811023dc:	df001215 	stw	fp,72(sp)
811023e0:	dcc01115 	stw	r19,68(sp)
811023e4:	dc801015 	stw	r18,64(sp)
811023e8:	dc400f15 	stw	r17,60(sp)
811023ec:	dc000e15 	stw	r16,56(sp)
811023f0:	df001204 	addi	fp,sp,72
811023f4:	2005883a 	mov	r2,r4
811023f8:	e17ffa15 	stw	r5,-24(fp)
811023fc:	e1bffb15 	stw	r6,-20(fp)
81102400:	e0bff905 	stb	r2,-28(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
81102404:	00e044f4 	movhi	r3,33043
81102408:	18e05704 	addi	r3,r3,-32420
8110240c:	00a044b4 	movhi	r2,33042
81102410:	10952d04 	addi	r2,r2,21684
81102414:	1009883a 	mov	r4,r2
81102418:	00800b84 	movi	r2,46
8110241c:	100d883a 	mov	r6,r2
81102420:	200b883a 	mov	r5,r4
81102424:	1809883a 	mov	r4,r3
81102428:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
8110242c:	d0a02f17 	ldw	r2,-32580(gp)
81102430:	016044f4 	movhi	r5,33043
81102434:	29605704 	addi	r5,r5,-32420
81102438:	1009883a 	mov	r4,r2
8110243c:	110f5100 	call	8110f510 <fprintf>
#endif
	bool bSuccess;
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	bSuccess = TRUE;
81102440:	00800044 	movi	r2,1
81102444:	e0bfef15 	stw	r2,-68(fp)
	switch (ucMemoryId) {
81102448:	e0bff903 	ldbu	r2,-28(fp)
8110244c:	10c00060 	cmpeqi	r3,r2,1
81102450:	1800031e 	bne	r3,zero,81102460 <bDdr2MemoryRandomReadTest+0x8c>
81102454:	108000a0 	cmpeqi	r2,r2,2
81102458:	1000081e 	bne	r2,zero,8110247c <bDdr2MemoryRandomReadTest+0xa8>
8110245c:	00000e06 	br	81102498 <bDdr2MemoryRandomReadTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
81102460:	e0bff903 	ldbu	r2,-28(fp)
81102464:	1009883a 	mov	r4,r2
81102468:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
8110246c:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
81102470:	00a00034 	movhi	r2,32768
81102474:	e0bff115 	stw	r2,-60(fp)
		break;
81102478:	00001906 	br	811024e0 <bDdr2MemoryRandomReadTest+0x10c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
8110247c:	e0bff903 	ldbu	r2,-28(fp)
81102480:	1009883a 	mov	r4,r2
81102484:	11014340 	call	81101434 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
81102488:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
8110248c:	00a00034 	movhi	r2,32768
81102490:	e0bff115 	stw	r2,-60(fp)
		break;
81102494:	00001206 	br	811024e0 <bDdr2MemoryRandomReadTest+0x10c>
	default:
		bSuccess = FALSE;
81102498:	e03fef15 	stw	zero,-68(fp)
#ifdef DEBUG_ON
		sprintf(cDebugBuffer,
8110249c:	00e044f4 	movhi	r3,33043
811024a0:	18e05704 	addi	r3,r3,-32420
811024a4:	00a044b4 	movhi	r2,33042
811024a8:	1092ae04 	addi	r2,r2,19128
811024ac:	1009883a 	mov	r4,r2
811024b0:	00800bc4 	movi	r2,47
811024b4:	100d883a 	mov	r6,r2
811024b8:	200b883a 	mov	r5,r4
811024bc:	1809883a 	mov	r4,r3
811024c0:	11105d00 	call	811105d0 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
811024c4:	d0a02f17 	ldw	r2,-32580(gp)
811024c8:	016044f4 	movhi	r5,33043
811024cc:	29605704 	addi	r5,r5,-32420
811024d0:	1009883a 	mov	r4,r2
811024d4:	110f5100 	call	8110f510 <fprintf>
		;
#endif
		return bSuccess;
811024d8:	e0bfef17 	ldw	r2,-68(fp)
811024dc:	0000d906 	br	81102844 <bDdr2MemoryRandomReadTest+0x470>
	}

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
811024e0:	e0bff117 	ldw	r2,-60(fp)
811024e4:	1004d53a 	srli	r2,r2,20
811024e8:	100d883a 	mov	r6,r2
811024ec:	016044b4 	movhi	r5,33042
811024f0:	2954a704 	addi	r5,r5,21148
811024f4:	012044f4 	movhi	r4,33043
811024f8:	21205704 	addi	r4,r4,-32420
811024fc:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
81102500:	d0a02f17 	ldw	r2,-32580(gp)
81102504:	016044f4 	movhi	r5,33043
81102508:	29605704 	addi	r5,r5,-32420
8110250c:	1009883a 	mov	r4,r2
81102510:	110f5100 	call	8110f510 <fprintf>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
81102514:	d0a01417 	ldw	r2,-32688(gp)
81102518:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
8110251c:	e0fff017 	ldw	r3,-64(fp)
81102520:	e0bff117 	ldw	r2,-60(fp)
81102524:	1885883a 	add	r2,r3,r2
81102528:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
8110252c:	e0fff117 	ldw	r3,-60(fp)
81102530:	00b33374 	movhi	r2,52429
81102534:	10b33344 	addi	r2,r2,-13107
81102538:	1888383a 	mulxuu	r4,r3,r2
8110253c:	1885383a 	mul	r2,r3,r2
81102540:	1025883a 	mov	r18,r2
81102544:	2027883a 	mov	r19,r4
81102548:	9806d13a 	srli	r3,r19,4
8110254c:	e0bff017 	ldw	r2,-64(fp)
81102550:	1885883a 	add	r2,r3,r2
81102554:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
81102558:	00800144 	movi	r2,5
8110255c:	e0bff405 	stb	r2,-48(fp)
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "Reading from memory...\n");
81102560:	00e044f4 	movhi	r3,33043
81102564:	18e05704 	addi	r3,r3,-32420
81102568:	00a044b4 	movhi	r2,33042
8110256c:	10953904 	addi	r2,r2,21732
81102570:	1009883a 	mov	r4,r2
81102574:	00800604 	movi	r2,24
81102578:	100d883a 	mov	r6,r2
8110257c:	200b883a 	mov	r5,r4
81102580:	1809883a 	mov	r4,r3
81102584:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
81102588:	d0a02f17 	ldw	r2,-32580(gp)
8110258c:	016044f4 	movhi	r5,33043
81102590:	29605704 	addi	r5,r5,-32420
81102594:	1009883a 	mov	r4,r2
81102598:	110f5100 	call	8110f510 <fprintf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8110259c:	e0bffa17 	ldw	r2,-24(fp)
811025a0:	10800058 	cmpnei	r2,r2,1
811025a4:	10000a1e 	bne	r2,zero,811025d0 <bDdr2MemoryRandomReadTest+0x1fc>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
811025a8:	016044b4 	movhi	r5,33042
811025ac:	29550f04 	addi	r5,r5,21564
811025b0:	012044f4 	movhi	r4,33043
811025b4:	21205704 	addi	r4,r4,-32420
811025b8:	1110bc40 	call	81110bc4 <sprintf>
		debug(fp, cDebugBuffer);
811025bc:	d0a02f17 	ldw	r2,-32580(gp)
811025c0:	016044f4 	movhi	r5,33043
811025c4:	29605704 	addi	r5,r5,-32420
811025c8:	1009883a 	mov	r4,r2
811025cc:	110f5100 	call	8110f510 <fprintf>
#endif
	}

	int TimeStart, TimeElapsed = 0;
811025d0:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811025d4:	d0a03c17 	ldw	r2,-32528(gp)

	TimeStart = alt_nticks();
811025d8:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
811025dc:	e0bff017 	ldw	r2,-64(fp)
811025e0:	e0bff215 	stw	r2,-56(fp)
811025e4:	00003a06 	br	811026d0 <bDdr2MemoryRandomReadTest+0x2fc>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
811025e8:	e0bff804 	addi	r2,fp,-32
811025ec:	1009883a 	mov	r4,r2
811025f0:	11028680 	call	81102868 <uliXorshift32>
811025f4:	1007883a 	mov	r3,r2
811025f8:	e0bff217 	ldw	r2,-56(fp)
811025fc:	10800017 	ldw	r2,0(r2)
81102600:	18801026 	beq	r3,r2,81102644 <bDdr2MemoryRandomReadTest+0x270>
			bSuccess = FALSE;
81102604:	e03fef15 	stw	zero,-68(fp)
			if (bVerbose == DDR2_VERBOSE) {
81102608:	e0bffa17 	ldw	r2,-24(fp)
8110260c:	10800058 	cmpnei	r2,r2,1
81102610:	10000c1e 	bne	r2,zero,81102644 <bDdr2MemoryRandomReadTest+0x270>
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "Failed to read adress 0x%08lX\n",
81102614:	e0bff217 	ldw	r2,-56(fp)
81102618:	100d883a 	mov	r6,r2
8110261c:	016044b4 	movhi	r5,33042
81102620:	29553f04 	addi	r5,r5,21756
81102624:	012044f4 	movhi	r4,33043
81102628:	21205704 	addi	r4,r4,-32420
8110262c:	1110bc40 	call	81110bc4 <sprintf>
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
81102630:	d0a02f17 	ldw	r2,-32580(gp)
81102634:	016044f4 	movhi	r5,33043
81102638:	29605704 	addi	r5,r5,-32420
8110263c:	1009883a 	mov	r4,r2
81102640:	110f5100 	call	8110f510 <fprintf>
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
81102644:	e0bffa17 	ldw	r2,-24(fp)
81102648:	10800058 	cmpnei	r2,r2,1
8110264c:	10001d1e 	bne	r2,zero,811026c4 <bDdr2MemoryRandomReadTest+0x2f0>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
81102650:	e0bff217 	ldw	r2,-56(fp)
81102654:	e0fff317 	ldw	r3,-52(fp)
81102658:	18801a2e 	bgeu	r3,r2,811026c4 <bDdr2MemoryRandomReadTest+0x2f0>
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
8110265c:	e0bff403 	ldbu	r2,-48(fp)
81102660:	100d883a 	mov	r6,r2
81102664:	016044b4 	movhi	r5,33042
81102668:	29551104 	addi	r5,r5,21572
8110266c:	012044f4 	movhi	r4,33043
81102670:	21205704 	addi	r4,r4,-32420
81102674:	1110bc40 	call	81110bc4 <sprintf>
			debug(fp, cDebugBuffer);
81102678:	d0a02f17 	ldw	r2,-32580(gp)
8110267c:	016044f4 	movhi	r5,33043
81102680:	29605704 	addi	r5,r5,-32420
81102684:	1009883a 	mov	r4,r2
81102688:	110f5100 	call	8110f510 <fprintf>
#endif
			uliNextMilestone += uliByteLen / 20;
8110268c:	e0fff117 	ldw	r3,-60(fp)
81102690:	00b33374 	movhi	r2,52429
81102694:	10b33344 	addi	r2,r2,-13107
81102698:	1888383a 	mulxuu	r4,r3,r2
8110269c:	1885383a 	mul	r2,r3,r2
811026a0:	1021883a 	mov	r16,r2
811026a4:	2023883a 	mov	r17,r4
811026a8:	8804d13a 	srli	r2,r17,4
811026ac:	e0fff317 	ldw	r3,-52(fp)
811026b0:	1885883a 	add	r2,r3,r2
811026b4:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
811026b8:	e0bff403 	ldbu	r2,-48(fp)
811026bc:	10800144 	addi	r2,r2,5
811026c0:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
811026c4:	e0bff217 	ldw	r2,-56(fp)
811026c8:	10800104 	addi	r2,r2,4
811026cc:	e0bff215 	stw	r2,-56(fp)
811026d0:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
811026d4:	e0bff517 	ldw	r2,-44(fp)
811026d8:	18bfc336 	bltu	r3,r2,811025e8 <__reset+0xfb0e25e8>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {
811026dc:	e0bffa17 	ldw	r2,-24(fp)
811026e0:	10800058 	cmpnei	r2,r2,1
811026e4:	10000a1e 	bne	r2,zero,81102710 <bDdr2MemoryRandomReadTest+0x33c>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
811026e8:	016044b4 	movhi	r5,33042
811026ec:	29551404 	addi	r5,r5,21584
811026f0:	012044f4 	movhi	r4,33043
811026f4:	21205704 	addi	r4,r4,-32420
811026f8:	1110bc40 	call	81110bc4 <sprintf>
		debug(fp, cDebugBuffer);
811026fc:	d0a02f17 	ldw	r2,-32580(gp)
81102700:	016044f4 	movhi	r5,33043
81102704:	29605704 	addi	r5,r5,-32420
81102708:	1009883a 	mov	r4,r2
8110270c:	110f5100 	call	8110f510 <fprintf>
#endif
	}

	if (bSuccess) {
81102710:	e0bfef17 	ldw	r2,-68(fp)
81102714:	10003126 	beq	r2,zero,811027dc <bDdr2MemoryRandomReadTest+0x408>
		if (bTime == TRUE) {
81102718:	e0bffb17 	ldw	r2,-20(fp)
8110271c:	10800058 	cmpnei	r2,r2,1
81102720:	1000221e 	bne	r2,zero,811027ac <bDdr2MemoryRandomReadTest+0x3d8>
81102724:	d0e03c17 	ldw	r3,-32528(gp)
			TimeElapsed = alt_nticks() - TimeStart;
81102728:	e0bff717 	ldw	r2,-36(fp)
8110272c:	1885c83a 	sub	r2,r3,r2
81102730:	e0bff615 	stw	r2,-40(fp)
#ifdef DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
81102734:	e13ff617 	ldw	r4,-40(fp)
81102738:	110e7940 	call	8110e794 <__floatsisf>
8110273c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81102740:	d0a03b17 	ldw	r2,-32532(gp)
81102744:	1009883a 	mov	r4,r2
81102748:	110e8b80 	call	8110e8b8 <__floatunsisf>
8110274c:	1007883a 	mov	r3,r2
81102750:	180b883a 	mov	r5,r3
81102754:	8009883a 	mov	r4,r16
81102758:	110df580 	call	8110df58 <__divsf3>
8110275c:	1007883a 	mov	r3,r2
81102760:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#ifdef DEBUG_ON
			sprintf(cDebugBuffer,
81102764:	1009883a 	mov	r4,r2
81102768:	110f0c00 	call	8110f0c0 <__extendsfdf2>
8110276c:	1009883a 	mov	r4,r2
81102770:	180b883a 	mov	r5,r3
81102774:	d9400015 	stw	r5,0(sp)
81102778:	200f883a 	mov	r7,r4
8110277c:	e1bff117 	ldw	r6,-60(fp)
81102780:	016044b4 	movhi	r5,33042
81102784:	29554704 	addi	r5,r5,21788
81102788:	012044f4 	movhi	r4,33043
8110278c:	21205704 	addi	r4,r4,-32420
81102790:	1110bc40 	call	81110bc4 <sprintf>
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
81102794:	d0a02f17 	ldw	r2,-32580(gp)
81102798:	016044f4 	movhi	r5,33043
8110279c:	29605704 	addi	r5,r5,-32420
811027a0:	1009883a 	mov	r4,r2
811027a4:	110f5100 	call	8110f510 <fprintf>
811027a8:	00001b06 	br	81102818 <bDdr2MemoryRandomReadTest+0x444>
#endif
		} else {
#ifdef DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 read test pass, size=%lu bytes\n",
811027ac:	e1bff117 	ldw	r6,-60(fp)
811027b0:	016044b4 	movhi	r5,33042
811027b4:	29555304 	addi	r5,r5,21836
811027b8:	012044f4 	movhi	r4,33043
811027bc:	21205704 	addi	r4,r4,-32420
811027c0:	1110bc40 	call	81110bc4 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
811027c4:	d0a02f17 	ldw	r2,-32580(gp)
811027c8:	016044f4 	movhi	r5,33043
811027cc:	29605704 	addi	r5,r5,-32420
811027d0:	1009883a 	mov	r4,r2
811027d4:	110f5100 	call	8110f510 <fprintf>
811027d8:	00000f06 	br	81102818 <bDdr2MemoryRandomReadTest+0x444>
#endif
		}
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
811027dc:	00e044f4 	movhi	r3,33043
811027e0:	18e05704 	addi	r3,r3,-32420
811027e4:	00a044b4 	movhi	r2,33042
811027e8:	1094f704 	addi	r2,r2,21468
811027ec:	1009883a 	mov	r4,r2
811027f0:	00800544 	movi	r2,21
811027f4:	100d883a 	mov	r6,r2
811027f8:	200b883a 	mov	r5,r4
811027fc:	1809883a 	mov	r4,r3
81102800:	11105d00 	call	811105d0 <memcpy>
		debug(fp, cDebugBuffer);
81102804:	d0a02f17 	ldw	r2,-32580(gp)
81102808:	016044f4 	movhi	r5,33043
8110280c:	29605704 	addi	r5,r5,-32420
81102810:	1009883a 	mov	r4,r2
81102814:	110f5100 	call	8110f510 <fprintf>
#endif
	}
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "\n");
81102818:	00a044f4 	movhi	r2,33043
8110281c:	10a05704 	addi	r2,r2,-32420
81102820:	00c00284 	movi	r3,10
81102824:	10c00005 	stb	r3,0(r2)
81102828:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8110282c:	d0a02f17 	ldw	r2,-32580(gp)
81102830:	016044f4 	movhi	r5,33043
81102834:	29605704 	addi	r5,r5,-32420
81102838:	1009883a 	mov	r4,r2
8110283c:	110f5100 	call	8110f510 <fprintf>
#endif

	return bSuccess;
81102840:	e0bfef17 	ldw	r2,-68(fp)
}
81102844:	e6fffc04 	addi	sp,fp,-16
81102848:	dfc00517 	ldw	ra,20(sp)
8110284c:	df000417 	ldw	fp,16(sp)
81102850:	dcc00317 	ldw	r19,12(sp)
81102854:	dc800217 	ldw	r18,8(sp)
81102858:	dc400117 	ldw	r17,4(sp)
8110285c:	dc000017 	ldw	r16,0(sp)
81102860:	dec00604 	addi	sp,sp,24
81102864:	f800283a 	ret

81102868 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
81102868:	defffd04 	addi	sp,sp,-12
8110286c:	df000215 	stw	fp,8(sp)
81102870:	df000204 	addi	fp,sp,8
81102874:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
81102878:	e0bfff17 	ldw	r2,-4(fp)
8110287c:	10800017 	ldw	r2,0(r2)
81102880:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
81102884:	e0bffe17 	ldw	r2,-8(fp)
81102888:	1004937a 	slli	r2,r2,13
8110288c:	e0fffe17 	ldw	r3,-8(fp)
81102890:	1884f03a 	xor	r2,r3,r2
81102894:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
81102898:	e0bffe17 	ldw	r2,-8(fp)
8110289c:	1004d47a 	srli	r2,r2,17
811028a0:	e0fffe17 	ldw	r3,-8(fp)
811028a4:	1884f03a 	xor	r2,r3,r2
811028a8:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
811028ac:	e0bffe17 	ldw	r2,-8(fp)
811028b0:	1004917a 	slli	r2,r2,5
811028b4:	e0fffe17 	ldw	r3,-8(fp)
811028b8:	1884f03a 	xor	r2,r3,r2
811028bc:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
811028c0:	e0bfff17 	ldw	r2,-4(fp)
811028c4:	e0fffe17 	ldw	r3,-8(fp)
811028c8:	10c00015 	stw	r3,0(r2)

	return uliX;
811028cc:	e0bffe17 	ldw	r2,-8(fp)
}
811028d0:	e037883a 	mov	sp,fp
811028d4:	df000017 	ldw	fp,0(sp)
811028d8:	dec00104 	addi	sp,sp,4
811028dc:	f800283a 	ret

811028e0 <POWER_Read>:

#ifdef DEBUG_ON
char cDebugBuffer[256];
#endif

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]) {
811028e0:	deffef04 	addi	sp,sp,-68
811028e4:	dfc01015 	stw	ra,64(sp)
811028e8:	df000f15 	stw	fp,60(sp)
811028ec:	df000f04 	addi	fp,sp,60
811028f0:	e13fff15 	stw	r4,-4(fp)
	bool bSuccess = TRUE;
811028f4:	00800044 	movi	r2,1
811028f8:	e0bff315 	stw	r2,-52(fp)
	int i, c, nPortIndex = 0;
811028fc:	e03ff615 	stw	zero,-40(fp)
	int szPortNum[] = { POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM };
81102900:	00800204 	movi	r2,8
81102904:	e0bffc15 	stw	r2,-16(fp)
81102908:	00800104 	movi	r2,4
8110290c:	e0bffd15 	stw	r2,-12(fp)
	alt_u32 Value32;
	alt_u8 NextChannel, Channel, HEAD, SIGN, SGL, PARITY;
	const bool bEN = TRUE; // alwasy update next conversion channel
81102910:	00800044 	movi	r2,1
81102914:	e0bff715 	stw	r2,-36(fp)
	const bool bSIGN = TRUE; // VolDrop = CH1-CH0
81102918:	00800044 	movi	r2,1
8110291c:	e0bff815 	stw	r2,-32(fp)
	const bool bSGL = FALSE; // GSGL=FALSE: Diff
81102920:	e03ff915 	stw	zero,-28(fp)
	for (c = 0; c < POWER_DEVICE_NUM && bSuccess; c++) {
81102924:	e03ff515 	stw	zero,-44(fp)
81102928:	00009206 	br	81102b74 <POWER_Read+0x294>
		NextChannel = 0;
8110292c:	e03ffa05 	stb	zero,-24(fp)
		bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
81102930:	e0bff517 	ldw	r2,-44(fp)
81102934:	10c03fcc 	andi	r3,r2,255
81102938:	e13ffa03 	ldbu	r4,-24(fp)
8110293c:	e0bfff17 	ldw	r2,-4(fp)
81102940:	d8800115 	stw	r2,4(sp)
81102944:	e0bff917 	ldw	r2,-28(fp)
81102948:	d8800015 	stw	r2,0(sp)
8110294c:	e1fff817 	ldw	r7,-32(fp)
81102950:	e1bff717 	ldw	r6,-36(fp)
81102954:	200b883a 	mov	r5,r4
81102958:	1809883a 	mov	r4,r3
8110295c:	1109ec80 	call	81109ec8 <POWER_SPI_RW>
81102960:	e0bff315 	stw	r2,-52(fp)
		for (i = 0; i < szPortNum[c] && bSuccess; i++) {
81102964:	e03ff415 	stw	zero,-48(fp)
81102968:	00007406 	br	81102b3c <POWER_Read+0x25c>
			NextChannel = i + 1;
8110296c:	e0bff417 	ldw	r2,-48(fp)
81102970:	10800044 	addi	r2,r2,1
81102974:	e0bffa05 	stb	r2,-24(fp)
			bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
81102978:	e0bff517 	ldw	r2,-44(fp)
8110297c:	10c03fcc 	andi	r3,r2,255
81102980:	e13ffa03 	ldbu	r4,-24(fp)
81102984:	e0bffe04 	addi	r2,fp,-8
81102988:	d8800115 	stw	r2,4(sp)
8110298c:	e0bff917 	ldw	r2,-28(fp)
81102990:	d8800015 	stw	r2,0(sp)
81102994:	e1fff817 	ldw	r7,-32(fp)
81102998:	e1bff717 	ldw	r6,-36(fp)
8110299c:	200b883a 	mov	r5,r4
811029a0:	1809883a 	mov	r4,r3
811029a4:	1109ec80 	call	81109ec8 <POWER_SPI_RW>
811029a8:	e0bff315 	stw	r2,-52(fp)
			if (bSuccess) {
811029ac:	e0bff317 	ldw	r2,-52(fp)
811029b0:	10005026 	beq	r2,zero,81102af4 <POWER_Read+0x214>
				HEAD = (Value32 >> 30) & 0x03;
811029b4:	e0bffe17 	ldw	r2,-8(fp)
811029b8:	1004d7ba 	srli	r2,r2,30
811029bc:	e0bffa45 	stb	r2,-23(fp)
				Channel = (Value32 >> 1) & 0x07;
811029c0:	e0bffe17 	ldw	r2,-8(fp)
811029c4:	1004d07a 	srli	r2,r2,1
811029c8:	108001cc 	andi	r2,r2,7
811029cc:	e0bffa85 	stb	r2,-22(fp)
				SIGN = (Value32 >> 4) & 0x01;
811029d0:	e0bffe17 	ldw	r2,-8(fp)
811029d4:	1004d13a 	srli	r2,r2,4
811029d8:	1080004c 	andi	r2,r2,1
811029dc:	e0bffac5 	stb	r2,-21(fp)
				SGL = (Value32 >> 5) & 0x01;
811029e0:	e0bffe17 	ldw	r2,-8(fp)
811029e4:	1004d17a 	srli	r2,r2,5
811029e8:	1080004c 	andi	r2,r2,1
811029ec:	e0bffb05 	stb	r2,-20(fp)
				PARITY = Value32 & 0x01;
811029f0:	e0bffe17 	ldw	r2,-8(fp)
811029f4:	1080004c 	andi	r2,r2,1
811029f8:	e0bffb45 	stb	r2,-19(fp)
				if (HEAD != 0) {
811029fc:	e0bffa43 	ldbu	r2,-23(fp)
81102a00:	10000d26 	beq	r2,zero,81102a38 <POWER_Read+0x158>
#ifdef DEBUG_ON
					sprintf(cDebugBuffer, "[%d]Unexpected HEAD\r\n", i);
81102a04:	e1bff417 	ldw	r6,-48(fp)
81102a08:	016044b4 	movhi	r5,33042
81102a0c:	29555d04 	addi	r5,r5,21876
81102a10:	012044f4 	movhi	r4,33043
81102a14:	21205704 	addi	r4,r4,-32420
81102a18:	1110bc40 	call	81110bc4 <sprintf>
					debug(fp, cDebugBuffer);
81102a1c:	d0a02f17 	ldw	r2,-32580(gp)
81102a20:	016044f4 	movhi	r5,33043
81102a24:	29605704 	addi	r5,r5,-32420
81102a28:	1009883a 	mov	r4,r2
81102a2c:	110f5100 	call	8110f510 <fprintf>
#endif
					bSuccess = FALSE;
81102a30:	e03ff315 	stw	zero,-52(fp)
81102a34:	00002206 	br	81102ac0 <POWER_Read+0x1e0>
				} else if (Channel != i) {
81102a38:	e0fffa83 	ldbu	r3,-22(fp)
81102a3c:	e0bff417 	ldw	r2,-48(fp)
81102a40:	18801026 	beq	r3,r2,81102a84 <POWER_Read+0x1a4>
#ifdef DEBUG_ON
					sprintf(cDebugBuffer,
81102a44:	e0bffa83 	ldbu	r2,-22(fp)
81102a48:	d8800015 	stw	r2,0(sp)
81102a4c:	e1fff417 	ldw	r7,-48(fp)
81102a50:	e1bff417 	ldw	r6,-48(fp)
81102a54:	016044b4 	movhi	r5,33042
81102a58:	29556304 	addi	r5,r5,21900
81102a5c:	012044f4 	movhi	r4,33043
81102a60:	21205704 	addi	r4,r4,-32420
81102a64:	1110bc40 	call	81110bc4 <sprintf>
							"[%d]Unexpected Channel. Expected:%d, Read:%d\r\n",
							i, i, Channel);
					debug(fp, cDebugBuffer);
81102a68:	d0a02f17 	ldw	r2,-32580(gp)
81102a6c:	016044f4 	movhi	r5,33043
81102a70:	29605704 	addi	r5,r5,-32420
81102a74:	1009883a 	mov	r4,r2
81102a78:	110f5100 	call	8110f510 <fprintf>
#endif
					bSuccess = FALSE;
81102a7c:	e03ff315 	stw	zero,-52(fp)
81102a80:	00000f06 	br	81102ac0 <POWER_Read+0x1e0>
				} else if (SIGN ^ bSIGN) {
81102a84:	e0fffac3 	ldbu	r3,-21(fp)
81102a88:	e0bff817 	ldw	r2,-32(fp)
81102a8c:	18800c26 	beq	r3,r2,81102ac0 <POWER_Read+0x1e0>
#ifdef DEBUG_ON
					sprintf(cDebugBuffer, "[%d]Unexpected SIGN\r\n", i);
81102a90:	e1bff417 	ldw	r6,-48(fp)
81102a94:	016044b4 	movhi	r5,33042
81102a98:	29556f04 	addi	r5,r5,21948
81102a9c:	012044f4 	movhi	r4,33043
81102aa0:	21205704 	addi	r4,r4,-32420
81102aa4:	1110bc40 	call	81110bc4 <sprintf>
					debug(fp, cDebugBuffer);
81102aa8:	d0a02f17 	ldw	r2,-32580(gp)
81102aac:	016044f4 	movhi	r5,33043
81102ab0:	29605704 	addi	r5,r5,-32420
81102ab4:	1009883a 	mov	r4,r2
81102ab8:	110f5100 	call	8110f510 <fprintf>
#endif
					bSuccess = FALSE;
81102abc:	e03ff315 	stw	zero,-52(fp)
					sprintf(cDebugBuffer, "[%d]Unexpected SGL\r\n", i);
					debug(fp, cDebugBuffer);
#endif
					bSuccess = FALSE;
				}
				if (bSuccess)
81102ac0:	e0bff317 	ldw	r2,-52(fp)
81102ac4:	10001a26 	beq	r2,zero,81102b30 <POWER_Read+0x250>
					szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
81102ac8:	e0bff617 	ldw	r2,-40(fp)
81102acc:	10c00044 	addi	r3,r2,1
81102ad0:	e0fff615 	stw	r3,-40(fp)
81102ad4:	1085883a 	add	r2,r2,r2
81102ad8:	1085883a 	add	r2,r2,r2
81102adc:	1007883a 	mov	r3,r2
81102ae0:	e0bfff17 	ldw	r2,-4(fp)
81102ae4:	10c5883a 	add	r2,r2,r3
81102ae8:	e0fffe17 	ldw	r3,-8(fp)
81102aec:	10c00015 	stw	r3,0(r2)
81102af0:	00000f06 	br	81102b30 <POWER_Read+0x250>
			} else {
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "SPI Read Error\r\n");
81102af4:	00e044f4 	movhi	r3,33043
81102af8:	18e05704 	addi	r3,r3,-32420
81102afc:	00a044b4 	movhi	r2,33042
81102b00:	10957504 	addi	r2,r2,21972
81102b04:	1009883a 	mov	r4,r2
81102b08:	00800444 	movi	r2,17
81102b0c:	100d883a 	mov	r6,r2
81102b10:	200b883a 	mov	r5,r4
81102b14:	1809883a 	mov	r4,r3
81102b18:	11105d00 	call	811105d0 <memcpy>
				debug(fp, cDebugBuffer);
81102b1c:	d0a02f17 	ldw	r2,-32580(gp)
81102b20:	016044f4 	movhi	r5,33043
81102b24:	29605704 	addi	r5,r5,-32420
81102b28:	1009883a 	mov	r4,r2
81102b2c:	110f5100 	call	8110f510 <fprintf>
	const bool bSIGN = TRUE; // VolDrop = CH1-CH0
	const bool bSGL = FALSE; // GSGL=FALSE: Diff
	for (c = 0; c < POWER_DEVICE_NUM && bSuccess; c++) {
		NextChannel = 0;
		bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
		for (i = 0; i < szPortNum[c] && bSuccess; i++) {
81102b30:	e0bff417 	ldw	r2,-48(fp)
81102b34:	10800044 	addi	r2,r2,1
81102b38:	e0bff415 	stw	r2,-48(fp)
81102b3c:	e0bff517 	ldw	r2,-44(fp)
81102b40:	1085883a 	add	r2,r2,r2
81102b44:	1085883a 	add	r2,r2,r2
81102b48:	e0fff304 	addi	r3,fp,-52
81102b4c:	1885883a 	add	r2,r3,r2
81102b50:	10800904 	addi	r2,r2,36
81102b54:	10800017 	ldw	r2,0(r2)
81102b58:	e0fff417 	ldw	r3,-48(fp)
81102b5c:	1880020e 	bge	r3,r2,81102b68 <POWER_Read+0x288>
81102b60:	e0bff317 	ldw	r2,-52(fp)
81102b64:	103f811e 	bne	r2,zero,8110296c <__reset+0xfb0e296c>
	alt_u32 Value32;
	alt_u8 NextChannel, Channel, HEAD, SIGN, SGL, PARITY;
	const bool bEN = TRUE; // alwasy update next conversion channel
	const bool bSIGN = TRUE; // VolDrop = CH1-CH0
	const bool bSGL = FALSE; // GSGL=FALSE: Diff
	for (c = 0; c < POWER_DEVICE_NUM && bSuccess; c++) {
81102b68:	e0bff517 	ldw	r2,-44(fp)
81102b6c:	10800044 	addi	r2,r2,1
81102b70:	e0bff515 	stw	r2,-44(fp)
81102b74:	e0bff517 	ldw	r2,-44(fp)
81102b78:	10800088 	cmpgei	r2,r2,2
81102b7c:	1000021e 	bne	r2,zero,81102b88 <POWER_Read+0x2a8>
81102b80:	e0bff317 	ldw	r2,-52(fp)
81102b84:	103f691e 	bne	r2,zero,8110292c <__reset+0xfb0e292c>
				debug(fp, cDebugBuffer);
#endif
			}
		} // for i
	} // for c
	return bSuccess;
81102b88:	e0bff317 	ldw	r2,-52(fp)
}
81102b8c:	e037883a 	mov	sp,fp
81102b90:	dfc00117 	ldw	ra,4(sp)
81102b94:	df000017 	ldw	fp,0(sp)
81102b98:	dec00204 	addi	sp,sp,8
81102b9c:	f800283a 	ret

81102ba0 <TEMP_Read>:

bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp) {
81102ba0:	defff904 	addi	sp,sp,-28
81102ba4:	dfc00615 	stw	ra,24(sp)
81102ba8:	df000515 	stw	fp,20(sp)
81102bac:	df000504 	addi	fp,sp,20
81102bb0:	e13ffe15 	stw	r4,-8(fp)
81102bb4:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;
	const alt_u8 DeviceAddr = 0x30;
81102bb8:	00800c04 	movi	r2,48
81102bbc:	e0bffd85 	stb	r2,-10(fp)
	alt_8 FpgaTemp, BoardTemp;
	char Data;

	// read local temp
	bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00,
81102bc0:	e0bffd83 	ldbu	r2,-10(fp)
81102bc4:	10c03fcc 	andi	r3,r2,255
81102bc8:	18c0201c 	xori	r3,r3,128
81102bcc:	18ffe004 	addi	r3,r3,-128
81102bd0:	e0bffdc4 	addi	r2,fp,-9
81102bd4:	d8800015 	stw	r2,0(sp)
81102bd8:	000f883a 	mov	r7,zero
81102bdc:	180d883a 	mov	r6,r3
81102be0:	01600034 	movhi	r5,32768
81102be4:	29426004 	addi	r5,r5,2432
81102be8:	01200034 	movhi	r4,32768
81102bec:	21026404 	addi	r4,r4,2448
81102bf0:	1108e280 	call	81108e28 <I2C_Read>
81102bf4:	e0bffc15 	stw	r2,-16(fp)
			(alt_u8 *) &Data);
	if (bSuccess)
81102bf8:	e0bffc17 	ldw	r2,-16(fp)
81102bfc:	10000226 	beq	r2,zero,81102c08 <TEMP_Read+0x68>
		BoardTemp = Data;
81102c00:	e0bffdc3 	ldbu	r2,-9(fp)
81102c04:	e0bffd45 	stb	r2,-11(fp)

	// read remote temp
	if (bSuccess) {
81102c08:	e0bffc17 	ldw	r2,-16(fp)
81102c0c:	10001226 	beq	r2,zero,81102c58 <TEMP_Read+0xb8>
		bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01,
81102c10:	e0bffd83 	ldbu	r2,-10(fp)
81102c14:	10c03fcc 	andi	r3,r2,255
81102c18:	18c0201c 	xori	r3,r3,128
81102c1c:	18ffe004 	addi	r3,r3,-128
81102c20:	e0bffdc4 	addi	r2,fp,-9
81102c24:	d8800015 	stw	r2,0(sp)
81102c28:	01c00044 	movi	r7,1
81102c2c:	180d883a 	mov	r6,r3
81102c30:	01600034 	movhi	r5,32768
81102c34:	29426004 	addi	r5,r5,2432
81102c38:	01200034 	movhi	r4,32768
81102c3c:	21026404 	addi	r4,r4,2448
81102c40:	1108e280 	call	81108e28 <I2C_Read>
81102c44:	e0bffc15 	stw	r2,-16(fp)
				(alt_u8 *) &Data);
		if (bSuccess)
81102c48:	e0bffc17 	ldw	r2,-16(fp)
81102c4c:	10000226 	beq	r2,zero,81102c58 <TEMP_Read+0xb8>
			FpgaTemp = Data;
81102c50:	e0bffdc3 	ldbu	r2,-9(fp)
81102c54:	e0bffd05 	stb	r2,-12(fp)
	}
	//
	if (bSuccess) {
81102c58:	e0bffc17 	ldw	r2,-16(fp)
81102c5c:	10000626 	beq	r2,zero,81102c78 <TEMP_Read+0xd8>
		*pFpgaTemp = FpgaTemp;
81102c60:	e0bffe17 	ldw	r2,-8(fp)
81102c64:	e0fffd03 	ldbu	r3,-12(fp)
81102c68:	10c00005 	stb	r3,0(r2)
		*pBoardTemp = BoardTemp;
81102c6c:	e0bfff17 	ldw	r2,-4(fp)
81102c70:	e0fffd43 	ldbu	r3,-11(fp)
81102c74:	10c00005 	stb	r3,0(r2)
	}

	return bSuccess;
81102c78:	e0bffc17 	ldw	r2,-16(fp)
}
81102c7c:	e037883a 	mov	sp,fp
81102c80:	dfc00117 	ldw	ra,4(sp)
81102c84:	df000017 	ldw	fp,0(sp)
81102c88:	dec00204 	addi	sp,sp,8
81102c8c:	f800283a 	ret

81102c90 <sense_log_temp>:

bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp) {
81102c90:	defffb04 	addi	sp,sp,-20
81102c94:	dfc00415 	stw	ra,16(sp)
81102c98:	df000315 	stw	fp,12(sp)
81102c9c:	df000304 	addi	fp,sp,12
81102ca0:	e13ffe15 	stw	r4,-8(fp)
81102ca4:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	// show temp
	bSuccess = TEMP_Read((alt_8*) FpgaTemp, (alt_8*) BoardTemp);
81102ca8:	e17fff17 	ldw	r5,-4(fp)
81102cac:	e13ffe17 	ldw	r4,-8(fp)
81102cb0:	1102ba00 	call	81102ba0 <TEMP_Read>
81102cb4:	e0bffd15 	stw	r2,-12(fp)

	return (bSuccess);
81102cb8:	e0bffd17 	ldw	r2,-12(fp)
}
81102cbc:	e037883a 	mov	sp,fp
81102cc0:	dfc00117 	ldw	ra,4(sp)
81102cc4:	df000017 	ldw	fp,0(sp)
81102cc8:	dec00204 	addi	sp,sp,8
81102ccc:	f800283a 	ret

81102cd0 <sense_log>:

void sense_log(void) {
81102cd0:	deff0404 	addi	sp,sp,-1008
81102cd4:	dfc0fb15 	stw	ra,1004(sp)
81102cd8:	df00fa15 	stw	fp,1000(sp)
81102cdc:	dd40f915 	stw	r21,996(sp)
81102ce0:	dd00f815 	stw	r20,992(sp)
81102ce4:	dcc0f715 	stw	r19,988(sp)
81102ce8:	dc80f615 	stw	r18,984(sp)
81102cec:	dc40f515 	stw	r17,980(sp)
81102cf0:	dc00f415 	stw	r16,976(sp)
81102cf4:	df00fa04 	addi	fp,sp,1000
	bool bSuccess;
	int i;
	const float fRef = 5.0; // 5.0V
81102cf8:	00902834 	movhi	r2,16544
81102cfc:	e0bf0e15 	stw	r2,-968(fp)
	float fVolDrop, fCurrent, fPower, fVol;
	alt_u32 szVol[POWER_PORT_NUM];
	alt_u32 SIG, MSB, RESULT;
	float szRes[] = { 0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003,
81102d00:	008ed174 	movhi	r2,15173
81102d04:	10a6e984 	addi	r2,r2,-25690
81102d08:	e0bf2215 	stw	r2,-888(fp)
81102d0c:	008ea0f4 	movhi	r2,14979
81102d10:	10849bc4 	addi	r2,r2,4719
81102d14:	e0bf2315 	stw	r2,-884(fp)
81102d18:	008ed174 	movhi	r2,15173
81102d1c:	10a6e984 	addi	r2,r2,-25690
81102d20:	e0bf2415 	stw	r2,-880(fp)
81102d24:	008ed174 	movhi	r2,15173
81102d28:	10a6e984 	addi	r2,r2,-25690
81102d2c:	e0bf2515 	stw	r2,-876(fp)
81102d30:	008ed174 	movhi	r2,15173
81102d34:	10a6e984 	addi	r2,r2,-25690
81102d38:	e0bf2615 	stw	r2,-872(fp)
81102d3c:	008ed174 	movhi	r2,15173
81102d40:	10a6e984 	addi	r2,r2,-25690
81102d44:	e0bf2715 	stw	r2,-868(fp)
81102d48:	008ed174 	movhi	r2,15173
81102d4c:	10a6e984 	addi	r2,r2,-25690
81102d50:	e0bf2815 	stw	r2,-864(fp)
81102d54:	008ed174 	movhi	r2,15173
81102d58:	10a6e984 	addi	r2,r2,-25690
81102d5c:	e0bf2915 	stw	r2,-860(fp)
81102d60:	008ed174 	movhi	r2,15173
81102d64:	10a6e984 	addi	r2,r2,-25690
81102d68:	e0bf2a15 	stw	r2,-856(fp)
81102d6c:	008ed174 	movhi	r2,15173
81102d70:	10a6e984 	addi	r2,r2,-25690
81102d74:	e0bf2b15 	stw	r2,-852(fp)
81102d78:	008ed174 	movhi	r2,15173
81102d7c:	10a6e984 	addi	r2,r2,-25690
81102d80:	e0bf2c15 	stw	r2,-848(fp)
81102d84:	008ed174 	movhi	r2,15173
81102d88:	10a6e984 	addi	r2,r2,-25690
81102d8c:	e0bf2d15 	stw	r2,-844(fp)
			0.003, 0.003, 0.003, 0.003 };
	float szRefVol[] = { 0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3,
81102d90:	008fd9b4 	movhi	r2,16230
81102d94:	10999984 	addi	r2,r2,26214
81102d98:	e0bf2e15 	stw	r2,-840(fp)
81102d9c:	008fd9b4 	movhi	r2,16230
81102da0:	10999984 	addi	r2,r2,26214
81102da4:	e0bf2f15 	stw	r2,-836(fp)
81102da8:	00901034 	movhi	r2,16448
81102dac:	e0bf3015 	stw	r2,-832(fp)
81102db0:	008fd9b4 	movhi	r2,16230
81102db4:	10999984 	addi	r2,r2,26214
81102db8:	e0bf3115 	stw	r2,-828(fp)
81102dbc:	008ff9b4 	movhi	r2,16358
81102dc0:	10999984 	addi	r2,r2,26214
81102dc4:	e0bf3215 	stw	r2,-824(fp)
81102dc8:	00900834 	movhi	r2,16416
81102dcc:	e0bf3315 	stw	r2,-820(fp)
81102dd0:	008ff9b4 	movhi	r2,16358
81102dd4:	10999984 	addi	r2,r2,26214
81102dd8:	e0bf3415 	stw	r2,-816(fp)
81102ddc:	00900834 	movhi	r2,16416
81102de0:	e0bf3515 	stw	r2,-812(fp)
81102de4:	008fe374 	movhi	r2,16269
81102de8:	10b33344 	addi	r2,r2,-13107
81102dec:	e0bf3615 	stw	r2,-808(fp)
81102df0:	008fecf4 	movhi	r2,16307
81102df4:	108cccc4 	addi	r2,r2,13107
81102df8:	e0bf3715 	stw	r2,-804(fp)
81102dfc:	009014f4 	movhi	r2,16467
81102e00:	108cccc4 	addi	r2,r2,13107
81102e04:	e0bf3815 	stw	r2,-800(fp)
81102e08:	00900834 	movhi	r2,16416
81102e0c:	e0bf3915 	stw	r2,-796(fp)
			2.5 };
	char szName[][64] = { "VCCD_PLL", "VCC0P9", "GPIO_VCCIOPD", "VCCHIP",
81102e10:	00a044b4 	movhi	r2,33042
81102e14:	1095ac04 	addi	r2,r2,22192
81102e18:	e0ff3a04 	addi	r3,fp,-792
81102e1c:	1009883a 	mov	r4,r2
81102e20:	0080c004 	movi	r2,768
81102e24:	100d883a 	mov	r6,r2
81102e28:	200b883a 	mov	r5,r4
81102e2c:	1809883a 	mov	r4,r3
81102e30:	11105d00 	call	811105d0 <memcpy>
			"VCC1P8_34R", "HSMA_VCCIO", "VCC1P8_78R", "VCCA_PLL", "VCCL_GXB",
			"VCCH_GXB", "VCC3P3_HSMC", "HSMB_VCCIO", };

	// show power
	bSuccess = POWER_Read(szVol);
81102e34:	e0bf1604 	addi	r2,fp,-936
81102e38:	1009883a 	mov	r4,r2
81102e3c:	11028e00 	call	811028e0 <POWER_Read>
81102e40:	e0bf0f15 	stw	r2,-964(fp)
	if (bSuccess) {
81102e44:	e0bf0f17 	ldw	r2,-964(fp)
81102e48:	10016026 	beq	r2,zero,811033cc <sense_log+0x6fc>
		for (i = 0; i < POWER_PORT_NUM && bSuccess; i++) {
81102e4c:	e03f0c15 	stw	zero,-976(fp)
81102e50:	00014c06 	br	81103384 <sense_log+0x6b4>
			SIG = (szVol[i] >> 29) & 0x01;
81102e54:	e0bf0c17 	ldw	r2,-976(fp)
81102e58:	1085883a 	add	r2,r2,r2
81102e5c:	1085883a 	add	r2,r2,r2
81102e60:	e0ff0c04 	addi	r3,fp,-976
81102e64:	1885883a 	add	r2,r3,r2
81102e68:	10800a04 	addi	r2,r2,40
81102e6c:	10800017 	ldw	r2,0(r2)
81102e70:	1004d77a 	srli	r2,r2,29
81102e74:	1080004c 	andi	r2,r2,1
81102e78:	e0bf1015 	stw	r2,-960(fp)
			MSB = (szVol[i] >> 28) & 0x01;
81102e7c:	e0bf0c17 	ldw	r2,-976(fp)
81102e80:	1085883a 	add	r2,r2,r2
81102e84:	1085883a 	add	r2,r2,r2
81102e88:	e0ff0c04 	addi	r3,fp,-976
81102e8c:	1885883a 	add	r2,r3,r2
81102e90:	10800a04 	addi	r2,r2,40
81102e94:	10800017 	ldw	r2,0(r2)
81102e98:	1004d73a 	srli	r2,r2,28
81102e9c:	1080004c 	andi	r2,r2,1
81102ea0:	e0bf1115 	stw	r2,-956(fp)
			RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
81102ea4:	e0bf0c17 	ldw	r2,-976(fp)
81102ea8:	1085883a 	add	r2,r2,r2
81102eac:	1085883a 	add	r2,r2,r2
81102eb0:	e0ff0c04 	addi	r3,fp,-976
81102eb4:	1885883a 	add	r2,r3,r2
81102eb8:	10800a04 	addi	r2,r2,40
81102ebc:	10800017 	ldw	r2,0(r2)
81102ec0:	1006d1ba 	srli	r3,r2,6
81102ec4:	00801034 	movhi	r2,64
81102ec8:	10bfffc4 	addi	r2,r2,-1
81102ecc:	1884703a 	and	r2,r3,r2
81102ed0:	e0bf1215 	stw	r2,-952(fp)
			if (MSB == 0)
81102ed4:	e0bf1117 	ldw	r2,-956(fp)
81102ed8:	1000091e 	bne	r2,zero,81102f00 <sense_log+0x230>
				fVolDrop = (float) (RESULT) / (float) 0x400000;
81102edc:	e13f1217 	ldw	r4,-952(fp)
81102ee0:	110e8b80 	call	8110e8b8 <__floatunsisf>
81102ee4:	1007883a 	mov	r3,r2
81102ee8:	0152a034 	movhi	r5,19072
81102eec:	1809883a 	mov	r4,r3
81102ef0:	110df580 	call	8110df58 <__divsf3>
81102ef4:	1007883a 	mov	r3,r2
81102ef8:	e0ff0d15 	stw	r3,-972(fp)
81102efc:	00000106 	br	81102f04 <sense_log+0x234>
			else
				fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
81102f00:	e03f0d15 	stw	zero,-972(fp)
			if (SIG && MSB) {
81102f04:	e0bf1017 	ldw	r2,-960(fp)
81102f08:	10002626 	beq	r2,zero,81102fa4 <sense_log+0x2d4>
81102f0c:	e0bf1117 	ldw	r2,-956(fp)
81102f10:	10002426 	beq	r2,zero,81102fa4 <sense_log+0x2d4>
				fVol = fRef * 0.5;
81102f14:	014fc034 	movhi	r5,16128
81102f18:	e13f0e17 	ldw	r4,-968(fp)
81102f1c:	110e3980 	call	8110e398 <__mulsf3>
81102f20:	1007883a 	mov	r3,r2
81102f24:	e0ff1315 	stw	r3,-948(fp)
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n",
						szName[i], (int) szVol[i], fVol);
81102f28:	e0ff3a04 	addi	r3,fp,-792
81102f2c:	e0bf0c17 	ldw	r2,-976(fp)
81102f30:	100491ba 	slli	r2,r2,6
81102f34:	18a1883a 	add	r16,r3,r2
81102f38:	e0bf0c17 	ldw	r2,-976(fp)
81102f3c:	1085883a 	add	r2,r2,r2
81102f40:	1085883a 	add	r2,r2,r2
81102f44:	e0ff0c04 	addi	r3,fp,-976
81102f48:	1885883a 	add	r2,r3,r2
81102f4c:	10800a04 	addi	r2,r2,40
81102f50:	10800017 	ldw	r2,0(r2)
			else
				fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
			if (SIG && MSB) {
				fVol = fRef * 0.5;
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n",
81102f54:	1023883a 	mov	r17,r2
81102f58:	e13f1317 	ldw	r4,-948(fp)
81102f5c:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81102f60:	1009883a 	mov	r4,r2
81102f64:	180b883a 	mov	r5,r3
81102f68:	d9000015 	stw	r4,0(sp)
81102f6c:	d9400115 	stw	r5,4(sp)
81102f70:	880f883a 	mov	r7,r17
81102f74:	800d883a 	mov	r6,r16
81102f78:	016044b4 	movhi	r5,33042
81102f7c:	29557a04 	addi	r5,r5,21992
81102f80:	012044f4 	movhi	r4,33043
81102f84:	21205704 	addi	r4,r4,-32420
81102f88:	1110bc40 	call	81110bc4 <sprintf>
						szName[i], (int) szVol[i], fVol);
				debug(fp, cDebugBuffer);
81102f8c:	d0a02f17 	ldw	r2,-32580(gp)
81102f90:	016044f4 	movhi	r5,33043
81102f94:	29605704 	addi	r5,r5,-32420
81102f98:	1009883a 	mov	r4,r2
81102f9c:	110f5100 	call	8110f510 <fprintf>
81102fa0:	0000f506 	br	81103378 <sense_log+0x6a8>
#endif
			} else if (SIG && !MSB) {
81102fa4:	e0bf1017 	ldw	r2,-960(fp)
81102fa8:	10006426 	beq	r2,zero,8110313c <sense_log+0x46c>
81102fac:	e0bf1117 	ldw	r2,-956(fp)
81102fb0:	1000621e 	bne	r2,zero,8110313c <sense_log+0x46c>
				fVol = fRef * 0.5 * fVolDrop;
81102fb4:	e13f0e17 	ldw	r4,-968(fp)
81102fb8:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81102fbc:	1011883a 	mov	r8,r2
81102fc0:	1813883a 	mov	r9,r3
81102fc4:	000d883a 	mov	r6,zero
81102fc8:	01cff834 	movhi	r7,16352
81102fcc:	4009883a 	mov	r4,r8
81102fd0:	480b883a 	mov	r5,r9
81102fd4:	110e9a80 	call	8110e9a8 <__muldf3>
81102fd8:	1009883a 	mov	r4,r2
81102fdc:	180b883a 	mov	r5,r3
81102fe0:	2021883a 	mov	r16,r4
81102fe4:	2823883a 	mov	r17,r5
81102fe8:	e13f0d17 	ldw	r4,-972(fp)
81102fec:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81102ff0:	1009883a 	mov	r4,r2
81102ff4:	180b883a 	mov	r5,r3
81102ff8:	200d883a 	mov	r6,r4
81102ffc:	280f883a 	mov	r7,r5
81103000:	8009883a 	mov	r4,r16
81103004:	880b883a 	mov	r5,r17
81103008:	110e9a80 	call	8110e9a8 <__muldf3>
8110300c:	1009883a 	mov	r4,r2
81103010:	180b883a 	mov	r5,r3
81103014:	2005883a 	mov	r2,r4
81103018:	2807883a 	mov	r3,r5
8110301c:	1009883a 	mov	r4,r2
81103020:	180b883a 	mov	r5,r3
81103024:	110f1d00 	call	8110f1d0 <__truncdfsf2>
81103028:	1007883a 	mov	r3,r2
8110302c:	e0ff1315 	stw	r3,-948(fp)
				fCurrent = fVolDrop / szRes[i];
81103030:	e0bf0c17 	ldw	r2,-976(fp)
81103034:	1085883a 	add	r2,r2,r2
81103038:	1085883a 	add	r2,r2,r2
8110303c:	e0ff0c04 	addi	r3,fp,-976
81103040:	1885883a 	add	r2,r3,r2
81103044:	10801604 	addi	r2,r2,88
81103048:	10c00017 	ldw	r3,0(r2)
8110304c:	180b883a 	mov	r5,r3
81103050:	e13f0d17 	ldw	r4,-972(fp)
81103054:	110df580 	call	8110df58 <__divsf3>
81103058:	1007883a 	mov	r3,r2
8110305c:	e0ff1415 	stw	r3,-944(fp)
				fPower = szRefVol[i] * fCurrent;
81103060:	e0bf0c17 	ldw	r2,-976(fp)
81103064:	1085883a 	add	r2,r2,r2
81103068:	1085883a 	add	r2,r2,r2
8110306c:	e0ff0c04 	addi	r3,fp,-976
81103070:	1885883a 	add	r2,r3,r2
81103074:	10802204 	addi	r2,r2,136
81103078:	10c00017 	ldw	r3,0(r2)
8110307c:	e17f1417 	ldw	r5,-944(fp)
81103080:	1809883a 	mov	r4,r3
81103084:	110e3980 	call	8110e398 <__mulsf3>
81103088:	1007883a 	mov	r3,r2
8110308c:	e0ff1515 	stw	r3,-940(fp)
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
						"[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n",
						szName[i], (int) szVol[i], fVolDrop, fCurrent, fPower);
81103090:	e0ff3a04 	addi	r3,fp,-792
81103094:	e0bf0c17 	ldw	r2,-976(fp)
81103098:	100491ba 	slli	r2,r2,6
8110309c:	18a9883a 	add	r20,r3,r2
811030a0:	e0bf0c17 	ldw	r2,-976(fp)
811030a4:	1085883a 	add	r2,r2,r2
811030a8:	1085883a 	add	r2,r2,r2
811030ac:	e0ff0c04 	addi	r3,fp,-976
811030b0:	1885883a 	add	r2,r3,r2
811030b4:	10800a04 	addi	r2,r2,40
811030b8:	10800017 	ldw	r2,0(r2)
			} else if (SIG && !MSB) {
				fVol = fRef * 0.5 * fVolDrop;
				fCurrent = fVolDrop / szRes[i];
				fPower = szRefVol[i] * fCurrent;
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
811030bc:	102b883a 	mov	r21,r2
811030c0:	e13f0d17 	ldw	r4,-972(fp)
811030c4:	110f0c00 	call	8110f0c0 <__extendsfdf2>
811030c8:	1021883a 	mov	r16,r2
811030cc:	1823883a 	mov	r17,r3
811030d0:	e13f1417 	ldw	r4,-944(fp)
811030d4:	110f0c00 	call	8110f0c0 <__extendsfdf2>
811030d8:	1025883a 	mov	r18,r2
811030dc:	1827883a 	mov	r19,r3
811030e0:	e13f1517 	ldw	r4,-940(fp)
811030e4:	110f0c00 	call	8110f0c0 <__extendsfdf2>
811030e8:	1009883a 	mov	r4,r2
811030ec:	180b883a 	mov	r5,r3
811030f0:	d9000415 	stw	r4,16(sp)
811030f4:	d9400515 	stw	r5,20(sp)
811030f8:	dc800215 	stw	r18,8(sp)
811030fc:	dcc00315 	stw	r19,12(sp)
81103100:	dc000015 	stw	r16,0(sp)
81103104:	dc400115 	stw	r17,4(sp)
81103108:	a80f883a 	mov	r7,r21
8110310c:	a00d883a 	mov	r6,r20
81103110:	016044b4 	movhi	r5,33042
81103114:	29558304 	addi	r5,r5,22028
81103118:	012044f4 	movhi	r4,33043
8110311c:	21205704 	addi	r4,r4,-32420
81103120:	1110bc40 	call	81110bc4 <sprintf>
						"[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n",
						szName[i], (int) szVol[i], fVolDrop, fCurrent, fPower);
				debug(fp, cDebugBuffer);
81103124:	d0a02f17 	ldw	r2,-32580(gp)
81103128:	016044f4 	movhi	r5,33043
8110312c:	29605704 	addi	r5,r5,-32420
81103130:	1009883a 	mov	r4,r2
81103134:	110f5100 	call	8110f510 <fprintf>
81103138:	00008f06 	br	81103378 <sense_log+0x6a8>
#endif
			} else if (!SIG && MSB) {
8110313c:	e0bf1017 	ldw	r2,-960(fp)
81103140:	1000641e 	bne	r2,zero,811032d4 <sense_log+0x604>
81103144:	e0bf1117 	ldw	r2,-956(fp)
81103148:	10006226 	beq	r2,zero,811032d4 <sense_log+0x604>
				fVol = fRef * 0.5 * fVolDrop;
8110314c:	e13f0e17 	ldw	r4,-968(fp)
81103150:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81103154:	1011883a 	mov	r8,r2
81103158:	1813883a 	mov	r9,r3
8110315c:	000d883a 	mov	r6,zero
81103160:	01cff834 	movhi	r7,16352
81103164:	4009883a 	mov	r4,r8
81103168:	480b883a 	mov	r5,r9
8110316c:	110e9a80 	call	8110e9a8 <__muldf3>
81103170:	1009883a 	mov	r4,r2
81103174:	180b883a 	mov	r5,r3
81103178:	2021883a 	mov	r16,r4
8110317c:	2823883a 	mov	r17,r5
81103180:	e13f0d17 	ldw	r4,-972(fp)
81103184:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81103188:	1009883a 	mov	r4,r2
8110318c:	180b883a 	mov	r5,r3
81103190:	200d883a 	mov	r6,r4
81103194:	280f883a 	mov	r7,r5
81103198:	8009883a 	mov	r4,r16
8110319c:	880b883a 	mov	r5,r17
811031a0:	110e9a80 	call	8110e9a8 <__muldf3>
811031a4:	1009883a 	mov	r4,r2
811031a8:	180b883a 	mov	r5,r3
811031ac:	2005883a 	mov	r2,r4
811031b0:	2807883a 	mov	r3,r5
811031b4:	1009883a 	mov	r4,r2
811031b8:	180b883a 	mov	r5,r3
811031bc:	110f1d00 	call	8110f1d0 <__truncdfsf2>
811031c0:	1007883a 	mov	r3,r2
811031c4:	e0ff1315 	stw	r3,-948(fp)
				fCurrent = fVolDrop / szRes[i];
811031c8:	e0bf0c17 	ldw	r2,-976(fp)
811031cc:	1085883a 	add	r2,r2,r2
811031d0:	1085883a 	add	r2,r2,r2
811031d4:	e0ff0c04 	addi	r3,fp,-976
811031d8:	1885883a 	add	r2,r3,r2
811031dc:	10801604 	addi	r2,r2,88
811031e0:	10c00017 	ldw	r3,0(r2)
811031e4:	180b883a 	mov	r5,r3
811031e8:	e13f0d17 	ldw	r4,-972(fp)
811031ec:	110df580 	call	8110df58 <__divsf3>
811031f0:	1007883a 	mov	r3,r2
811031f4:	e0ff1415 	stw	r3,-944(fp)
				fPower = szRefVol[i] * fCurrent;
811031f8:	e0bf0c17 	ldw	r2,-976(fp)
811031fc:	1085883a 	add	r2,r2,r2
81103200:	1085883a 	add	r2,r2,r2
81103204:	e0ff0c04 	addi	r3,fp,-976
81103208:	1885883a 	add	r2,r3,r2
8110320c:	10802204 	addi	r2,r2,136
81103210:	10c00017 	ldw	r3,0(r2)
81103214:	e17f1417 	ldw	r5,-944(fp)
81103218:	1809883a 	mov	r4,r3
8110321c:	110e3980 	call	8110e398 <__mulsf3>
81103220:	1007883a 	mov	r3,r2
81103224:	e0ff1515 	stw	r3,-940(fp)
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
						"[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n",
						szName[i], (int) szVol[i], fVolDrop, fCurrent, fPower);
81103228:	e0ff3a04 	addi	r3,fp,-792
8110322c:	e0bf0c17 	ldw	r2,-976(fp)
81103230:	100491ba 	slli	r2,r2,6
81103234:	18a9883a 	add	r20,r3,r2
81103238:	e0bf0c17 	ldw	r2,-976(fp)
8110323c:	1085883a 	add	r2,r2,r2
81103240:	1085883a 	add	r2,r2,r2
81103244:	e0ff0c04 	addi	r3,fp,-976
81103248:	1885883a 	add	r2,r3,r2
8110324c:	10800a04 	addi	r2,r2,40
81103250:	10800017 	ldw	r2,0(r2)
			} else if (!SIG && MSB) {
				fVol = fRef * 0.5 * fVolDrop;
				fCurrent = fVolDrop / szRes[i];
				fPower = szRefVol[i] * fCurrent;
#ifdef DEBUG_ON
				sprintf(cDebugBuffer,
81103254:	102b883a 	mov	r21,r2
81103258:	e13f0d17 	ldw	r4,-972(fp)
8110325c:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81103260:	1021883a 	mov	r16,r2
81103264:	1823883a 	mov	r17,r3
81103268:	e13f1417 	ldw	r4,-944(fp)
8110326c:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81103270:	1025883a 	mov	r18,r2
81103274:	1827883a 	mov	r19,r3
81103278:	e13f1517 	ldw	r4,-940(fp)
8110327c:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81103280:	1009883a 	mov	r4,r2
81103284:	180b883a 	mov	r5,r3
81103288:	d9000415 	stw	r4,16(sp)
8110328c:	d9400515 	stw	r5,20(sp)
81103290:	dc800215 	stw	r18,8(sp)
81103294:	dcc00315 	stw	r19,12(sp)
81103298:	dc000015 	stw	r16,0(sp)
8110329c:	dc400115 	stw	r17,4(sp)
811032a0:	a80f883a 	mov	r7,r21
811032a4:	a00d883a 	mov	r6,r20
811032a8:	016044b4 	movhi	r5,33042
811032ac:	29559304 	addi	r5,r5,22092
811032b0:	012044f4 	movhi	r4,33043
811032b4:	21205704 	addi	r4,r4,-32420
811032b8:	1110bc40 	call	81110bc4 <sprintf>
						"[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n",
						szName[i], (int) szVol[i], fVolDrop, fCurrent, fPower);
				debug(fp, cDebugBuffer);
811032bc:	d0a02f17 	ldw	r2,-32580(gp)
811032c0:	016044f4 	movhi	r5,33043
811032c4:	29605704 	addi	r5,r5,-32420
811032c8:	1009883a 	mov	r4,r2
811032cc:	110f5100 	call	8110f510 <fprintf>
811032d0:	00002906 	br	81103378 <sense_log+0x6a8>
#endif
			} else if (!SIG && !MSB) {
811032d4:	e0bf1017 	ldw	r2,-960(fp)
811032d8:	1000271e 	bne	r2,zero,81103378 <sense_log+0x6a8>
811032dc:	e0bf1117 	ldw	r2,-956(fp)
811032e0:	1000251e 	bne	r2,zero,81103378 <sense_log+0x6a8>
				fVol = -fRef * 0.5;
811032e4:	e0bf0e17 	ldw	r2,-968(fp)
811032e8:	10a0003c 	xorhi	r2,r2,32768
811032ec:	014fc034 	movhi	r5,16128
811032f0:	1009883a 	mov	r4,r2
811032f4:	110e3980 	call	8110e398 <__mulsf3>
811032f8:	1007883a 	mov	r3,r2
811032fc:	e0ff1315 	stw	r3,-948(fp)
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n",
						szName[i], (int) szVol[i], fVol);
81103300:	e0ff3a04 	addi	r3,fp,-792
81103304:	e0bf0c17 	ldw	r2,-976(fp)
81103308:	100491ba 	slli	r2,r2,6
8110330c:	18a1883a 	add	r16,r3,r2
81103310:	e0bf0c17 	ldw	r2,-976(fp)
81103314:	1085883a 	add	r2,r2,r2
81103318:	1085883a 	add	r2,r2,r2
8110331c:	e0ff0c04 	addi	r3,fp,-976
81103320:	1885883a 	add	r2,r3,r2
81103324:	10800a04 	addi	r2,r2,40
81103328:	10800017 	ldw	r2,0(r2)
				debug(fp, cDebugBuffer);
#endif
			} else if (!SIG && !MSB) {
				fVol = -fRef * 0.5;
#ifdef DEBUG_ON
				sprintf(cDebugBuffer, "[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n",
8110332c:	1023883a 	mov	r17,r2
81103330:	e13f1317 	ldw	r4,-948(fp)
81103334:	110f0c00 	call	8110f0c0 <__extendsfdf2>
81103338:	1009883a 	mov	r4,r2
8110333c:	180b883a 	mov	r5,r3
81103340:	d9000015 	stw	r4,0(sp)
81103344:	d9400115 	stw	r5,4(sp)
81103348:	880f883a 	mov	r7,r17
8110334c:	800d883a 	mov	r6,r16
81103350:	016044b4 	movhi	r5,33042
81103354:	2955a304 	addi	r5,r5,22156
81103358:	012044f4 	movhi	r4,33043
8110335c:	21205704 	addi	r4,r4,-32420
81103360:	1110bc40 	call	81110bc4 <sprintf>
						szName[i], (int) szVol[i], fVol);
				debug(fp, cDebugBuffer);
81103364:	d0a02f17 	ldw	r2,-32580(gp)
81103368:	016044f4 	movhi	r5,33043
8110336c:	29605704 	addi	r5,r5,-32420
81103370:	1009883a 	mov	r4,r2
81103374:	110f5100 	call	8110f510 <fprintf>
			"VCCH_GXB", "VCC3P3_HSMC", "HSMB_VCCIO", };

	// show power
	bSuccess = POWER_Read(szVol);
	if (bSuccess) {
		for (i = 0; i < POWER_PORT_NUM && bSuccess; i++) {
81103378:	e0bf0c17 	ldw	r2,-976(fp)
8110337c:	10800044 	addi	r2,r2,1
81103380:	e0bf0c15 	stw	r2,-976(fp)
81103384:	e0bf0c17 	ldw	r2,-976(fp)
81103388:	10800308 	cmpgei	r2,r2,12
8110338c:	1000021e 	bne	r2,zero,81103398 <sense_log+0x6c8>
81103390:	e0bf0f17 	ldw	r2,-964(fp)
81103394:	103eaf1e 	bne	r2,zero,81102e54 <__reset+0xfb0e2e54>
				debug(fp, cDebugBuffer);
#endif
			}
		}
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "\r\n");
81103398:	00a044f4 	movhi	r2,33043
8110339c:	10a05704 	addi	r2,r2,-32420
811033a0:	00c00344 	movi	r3,13
811033a4:	10c00005 	stb	r3,0(r2)
811033a8:	00c00284 	movi	r3,10
811033ac:	10c00045 	stb	r3,1(r2)
811033b0:	10000085 	stb	zero,2(r2)
		debug(fp, cDebugBuffer);
811033b4:	d0a02f17 	ldw	r2,-32580(gp)
811033b8:	016044f4 	movhi	r5,33043
811033bc:	29605704 	addi	r5,r5,-32420
811033c0:	1009883a 	mov	r4,r2
811033c4:	110f5100 	call	8110f510 <fprintf>
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "Error\r\n");
		debug(fp, cDebugBuffer);
#endif
	}
}
811033c8:	00001606 	br	81103424 <sense_log+0x754>
		sprintf(cDebugBuffer, "\r\n");
		debug(fp, cDebugBuffer);
#endif
	} else {
#ifdef DEBUG_ON
		sprintf(cDebugBuffer, "Error\r\n");
811033cc:	00a044f4 	movhi	r2,33043
811033d0:	10a05704 	addi	r2,r2,-32420
811033d4:	00c01144 	movi	r3,69
811033d8:	10c00005 	stb	r3,0(r2)
811033dc:	00c01c84 	movi	r3,114
811033e0:	10c00045 	stb	r3,1(r2)
811033e4:	00c01c84 	movi	r3,114
811033e8:	10c00085 	stb	r3,2(r2)
811033ec:	00c01bc4 	movi	r3,111
811033f0:	10c000c5 	stb	r3,3(r2)
811033f4:	00c01c84 	movi	r3,114
811033f8:	10c00105 	stb	r3,4(r2)
811033fc:	00c00344 	movi	r3,13
81103400:	10c00145 	stb	r3,5(r2)
81103404:	00c00284 	movi	r3,10
81103408:	10c00185 	stb	r3,6(r2)
8110340c:	100001c5 	stb	zero,7(r2)
		debug(fp, cDebugBuffer);
81103410:	d0a02f17 	ldw	r2,-32580(gp)
81103414:	016044f4 	movhi	r5,33043
81103418:	29605704 	addi	r5,r5,-32420
8110341c:	1009883a 	mov	r4,r2
81103420:	110f5100 	call	8110f510 <fprintf>
#endif
	}
}
81103424:	0001883a 	nop
81103428:	e6fffa04 	addi	sp,fp,-24
8110342c:	dfc00717 	ldw	ra,28(sp)
81103430:	df000617 	ldw	fp,24(sp)
81103434:	dd400517 	ldw	r21,20(sp)
81103438:	dd000417 	ldw	r20,16(sp)
8110343c:	dcc00317 	ldw	r19,12(sp)
81103440:	dc800217 	ldw	r18,8(sp)
81103444:	dc400117 	ldw	r17,4(sp)
81103448:	dc000017 	ldw	r16,0(sp)
8110344c:	dec00804 	addi	sp,sp,32
81103450:	f800283a 	ret

81103454 <bSdmaInitM1Dma>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bSdmaInitM1Dma(void) {
81103454:	defffc04 	addi	sp,sp,-16
81103458:	dfc00315 	stw	ra,12(sp)
8110345c:	df000215 	stw	fp,8(sp)
81103460:	df000204 	addi	fp,sp,8
	bool bStatus = TRUE;
81103464:	00800044 	movi	r2,1
81103468:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 usiCounter = 0;
8110346c:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) SDMA_DMA_M1_NAME);
81103470:	012044b4 	movhi	r4,33042
81103474:	21166c04 	addi	r4,r4,22960
81103478:	11236800 	call	81123680 <alt_msgdma_open>
8110347c:	d0a01515 	stw	r2,-32684(gp)

	// check if the device was opened
	if (pxDmaM1Dev == NULL) {
81103480:	d0a01517 	ldw	r2,-32684(gp)
81103484:	1000021e 	bne	r2,zero,81103490 <bSdmaInitM1Dma+0x3c>
		// device not opened
		bStatus = FALSE;
81103488:	e03ffe15 	stw	zero,-8(fp)
8110348c:	00001506 	br	811034e4 <bSdmaInitM1Dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base,
81103490:	d0a01517 	ldw	r2,-32684(gp)
81103494:	10800317 	ldw	r2,12(r2)
81103498:	10800104 	addi	r2,r2,4
8110349c:	00c00084 	movi	r3,2
811034a0:	10c00035 	stwio	r3,0(r2)
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base)
811034a4:	00000a06 	br	811034d0 <bSdmaInitM1Dma+0x7c>
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
			usleep(1);
811034a8:	01000044 	movi	r4,1
811034ac:	11204200 	call	81120420 <usleep>
			usiCounter++;
811034b0:	e0bfff0b 	ldhu	r2,-4(fp)
811034b4:	10800044 	addi	r2,r2,1
811034b8:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
811034bc:	e0bfff0b 	ldhu	r2,-4(fp)
811034c0:	1084e230 	cmpltui	r2,r2,5000
811034c4:	1000021e 	bne	r2,zero,811034d0 <bSdmaInitM1Dma+0x7c>
				bStatus = FALSE;
811034c8:	e03ffe15 	stw	zero,-8(fp)
				break;
811034cc:	00000506 	br	811034e4 <bSdmaInitM1Dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base)
811034d0:	d0a01517 	ldw	r2,-32684(gp)
811034d4:	10800317 	ldw	r2,12(r2)
811034d8:	10800037 	ldwio	r2,0(r2)
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
811034dc:	1080100c 	andi	r2,r2,64
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base)
811034e0:	103ff11e 	bne	r2,zero,811034a8 <__reset+0xfb0e34a8>
				break;
			}
		}
	}

	return bStatus;
811034e4:	e0bffe17 	ldw	r2,-8(fp)
}
811034e8:	e037883a 	mov	sp,fp
811034ec:	dfc00117 	ldw	ra,4(sp)
811034f0:	df000017 	ldw	fp,0(sp)
811034f4:	dec00204 	addi	sp,sp,8
811034f8:	f800283a 	ret

811034fc <bSdmaInitM2Dma>:

bool bSdmaInitM2Dma(void) {
811034fc:	defffc04 	addi	sp,sp,-16
81103500:	dfc00315 	stw	ra,12(sp)
81103504:	df000215 	stw	fp,8(sp)
81103508:	df000204 	addi	fp,sp,8
	bool bStatus = TRUE;
8110350c:	00800044 	movi	r2,1
81103510:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 usiCounter = 0;
81103514:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) SDMA_DMA_M2_NAME);
81103518:	012044b4 	movhi	r4,33042
8110351c:	21167104 	addi	r4,r4,22980
81103520:	11236800 	call	81123680 <alt_msgdma_open>
81103524:	d0a01615 	stw	r2,-32680(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
81103528:	d0a01617 	ldw	r2,-32680(gp)
8110352c:	1000021e 	bne	r2,zero,81103538 <bSdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
81103530:	e03ffe15 	stw	zero,-8(fp)
81103534:	00001506 	br	8110358c <bSdmaInitM2Dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base,
81103538:	d0a01617 	ldw	r2,-32680(gp)
8110353c:	10800317 	ldw	r2,12(r2)
81103540:	10800104 	addi	r2,r2,4
81103544:	00c00084 	movi	r3,2
81103548:	10c00035 	stwio	r3,0(r2)
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base)
8110354c:	00000a06 	br	81103578 <bSdmaInitM2Dma+0x7c>
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
			usleep(1);
81103550:	01000044 	movi	r4,1
81103554:	11204200 	call	81120420 <usleep>
			usiCounter++;
81103558:	e0bfff0b 	ldhu	r2,-4(fp)
8110355c:	10800044 	addi	r2,r2,1
81103560:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
81103564:	e0bfff0b 	ldhu	r2,-4(fp)
81103568:	1084e230 	cmpltui	r2,r2,5000
8110356c:	1000021e 	bne	r2,zero,81103578 <bSdmaInitM2Dma+0x7c>
				bStatus = FALSE;
81103570:	e03ffe15 	stw	zero,-8(fp)
				break;
81103574:	00000506 	br	8110358c <bSdmaInitM2Dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base)
81103578:	d0a01617 	ldw	r2,-32680(gp)
8110357c:	10800317 	ldw	r2,12(r2)
81103580:	10800037 	ldwio	r2,0(r2)
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81103584:	1080100c 	andi	r2,r2,64
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base)
81103588:	103ff11e 	bne	r2,zero,81103550 <__reset+0xfb0e3550>
				break;
			}
		}
	}

	return bStatus;
8110358c:	e0bffe17 	ldw	r2,-8(fp)
}
81103590:	e037883a 	mov	sp,fp
81103594:	dfc00117 	ldw	ra,4(sp)
81103598:	df000017 	ldw	fp,0(sp)
8110359c:	dec00204 	addi	sp,sp,8
811035a0:	f800283a 	ret

811035a4 <bSdmaDmaM1Transfer>:

bool bSdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr,
		alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide,
		alt_u8 ucChBufferId) {
811035a4:	deffe904 	addi	sp,sp,-92
811035a8:	dfc01615 	stw	ra,88(sp)
811035ac:	df001515 	stw	fp,84(sp)
811035b0:	dc001415 	stw	r16,80(sp)
811035b4:	df001504 	addi	fp,sp,84
811035b8:	e13ffb15 	stw	r4,-20(fp)
811035bc:	2809883a 	mov	r4,r5
811035c0:	3007883a 	mov	r3,r6
811035c4:	3805883a 	mov	r2,r7
811035c8:	e13ffc0d 	sth	r4,-16(fp)
811035cc:	e0fffd05 	stb	r3,-12(fp)
811035d0:	e0bffe05 	stb	r2,-8(fp)
811035d4:	defff004 	addi	sp,sp,-64
811035d8:	d8800904 	addi	r2,sp,36
811035dc:	108007c4 	addi	r2,r2,31
811035e0:	1004d17a 	srli	r2,r2,5
811035e4:	1020917a 	slli	r16,r2,5
	bool bStatus = TRUE;
811035e8:	00800044 	movi	r2,1
811035ec:	e0bff415 	stw	r2,-48(fp)
	alt_u16 usiCnt = 0;
811035f0:	e03ff50d 	sth	zero,-44(fp)

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
811035f4:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliDestAddrHigh = 0;
811035f8:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliSrcAddrLow = 0;
811035fc:	e03ff815 	stw	zero,-32(fp)
	alt_u32 uliSrcAddrHigh = 0;
81103600:	e03ff915 	stw	zero,-28(fp)

	alt_u32 uliControlBits = 0x00000000;
81103604:	e03ffa15 	stw	zero,-24(fp)

	switch (ucChBufferId) {
81103608:	e0bffe03 	ldbu	r2,-8(fp)
8110360c:	10c00228 	cmpgeui	r3,r2,8
81103610:	1800a41e 	bne	r3,zero,811038a4 <bSdmaDmaM1Transfer+0x300>
81103614:	100690ba 	slli	r3,r2,2
81103618:	00a04434 	movhi	r2,33040
8110361c:	108d8b04 	addi	r2,r2,13868
81103620:	1885883a 	add	r2,r3,r2
81103624:	10800017 	ldw	r2,0(r2)
81103628:	1000683a 	jmp	r2
8110362c:	8110364c 	andi	r4,r16,16601
81103630:	81103690 	cmplti	r4,r16,16602
81103634:	811036dc 	xori	r4,r16,16603
81103638:	81103728 	cmpgeui	r4,r16,16604
8110363c:	81103774 	orhi	r4,r16,16605
81103640:	811037c0 	call	8811037c <__reset+0x20f037c>
81103644:	8110380c 	andi	r4,r16,16608
81103648:	81103858 	cmpnei	r4,r16,16609
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
8110364c:	e0bffd03 	ldbu	r2,-12(fp)
81103650:	10000326 	beq	r2,zero,81103660 <bSdmaDmaM1Transfer+0xbc>
81103654:	10800060 	cmpeqi	r2,r2,1
81103658:	1000051e 	bne	r2,zero,81103670 <bSdmaDmaM1Transfer+0xcc>
8110365c:	00000906 	br	81103684 <bSdmaDmaM1Transfer+0xe0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
81103660:	e03ff615 	stw	zero,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
81103664:	00800044 	movi	r2,1
81103668:	e0bff715 	stw	r2,-36(fp)
			break;
8110366c:	00000706 	br	8110368c <bSdmaDmaM1Transfer+0xe8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
81103670:	00800074 	movhi	r2,1
81103674:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
81103678:	00800044 	movi	r2,1
8110367c:	e0bff715 	stw	r2,-36(fp)
			break;
81103680:	00000206 	br	8110368c <bSdmaDmaM1Transfer+0xe8>
		default:
			bStatus = FALSE;
81103684:	e03ff415 	stw	zero,-48(fp)
			break;
81103688:	0001883a 	nop
		}
		break;
8110368c:	00008706 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
81103690:	e0bffd03 	ldbu	r2,-12(fp)
81103694:	10000326 	beq	r2,zero,811036a4 <bSdmaDmaM1Transfer+0x100>
81103698:	10800060 	cmpeqi	r2,r2,1
8110369c:	1000061e 	bne	r2,zero,811036b8 <bSdmaDmaM1Transfer+0x114>
811036a0:	00000b06 	br	811036d0 <bSdmaDmaM1Transfer+0x12c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
811036a4:	00880004 	movi	r2,8192
811036a8:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
811036ac:	00800044 	movi	r2,1
811036b0:	e0bff715 	stw	r2,-36(fp)
			break;
811036b4:	00000806 	br	811036d8 <bSdmaDmaM1Transfer+0x134>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
811036b8:	00800074 	movhi	r2,1
811036bc:	10880004 	addi	r2,r2,8192
811036c0:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
811036c4:	00800044 	movi	r2,1
811036c8:	e0bff715 	stw	r2,-36(fp)
			break;
811036cc:	00000206 	br	811036d8 <bSdmaDmaM1Transfer+0x134>
		default:
			bStatus = FALSE;
811036d0:	e03ff415 	stw	zero,-48(fp)
			break;
811036d4:	0001883a 	nop
		}
		break;
811036d8:	00007406 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
811036dc:	e0bffd03 	ldbu	r2,-12(fp)
811036e0:	10000326 	beq	r2,zero,811036f0 <bSdmaDmaM1Transfer+0x14c>
811036e4:	10800060 	cmpeqi	r2,r2,1
811036e8:	1000061e 	bne	r2,zero,81103704 <bSdmaDmaM1Transfer+0x160>
811036ec:	00000b06 	br	8110371c <bSdmaDmaM1Transfer+0x178>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
811036f0:	00900004 	movi	r2,16384
811036f4:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
811036f8:	00800044 	movi	r2,1
811036fc:	e0bff715 	stw	r2,-36(fp)
			break;
81103700:	00000806 	br	81103724 <bSdmaDmaM1Transfer+0x180>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
81103704:	00800074 	movhi	r2,1
81103708:	10900004 	addi	r2,r2,16384
8110370c:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
81103710:	00800044 	movi	r2,1
81103714:	e0bff715 	stw	r2,-36(fp)
			break;
81103718:	00000206 	br	81103724 <bSdmaDmaM1Transfer+0x180>
		default:
			bStatus = FALSE;
8110371c:	e03ff415 	stw	zero,-48(fp)
			break;
81103720:	0001883a 	nop
		}
		break;
81103724:	00006106 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
81103728:	e0bffd03 	ldbu	r2,-12(fp)
8110372c:	10000326 	beq	r2,zero,8110373c <bSdmaDmaM1Transfer+0x198>
81103730:	10800060 	cmpeqi	r2,r2,1
81103734:	1000061e 	bne	r2,zero,81103750 <bSdmaDmaM1Transfer+0x1ac>
81103738:	00000b06 	br	81103768 <bSdmaDmaM1Transfer+0x1c4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
8110373c:	00980004 	movi	r2,24576
81103740:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
81103744:	00800044 	movi	r2,1
81103748:	e0bff715 	stw	r2,-36(fp)
			break;
8110374c:	00000806 	br	81103770 <bSdmaDmaM1Transfer+0x1cc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
81103750:	00800074 	movhi	r2,1
81103754:	10980004 	addi	r2,r2,24576
81103758:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
8110375c:	00800044 	movi	r2,1
81103760:	e0bff715 	stw	r2,-36(fp)
			break;
81103764:	00000206 	br	81103770 <bSdmaDmaM1Transfer+0x1cc>
		default:
			bStatus = FALSE;
81103768:	e03ff415 	stw	zero,-48(fp)
			break;
8110376c:	0001883a 	nop
		}
		break;
81103770:	00004e06 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
81103774:	e0bffd03 	ldbu	r2,-12(fp)
81103778:	10000326 	beq	r2,zero,81103788 <bSdmaDmaM1Transfer+0x1e4>
8110377c:	10800060 	cmpeqi	r2,r2,1
81103780:	1000061e 	bne	r2,zero,8110379c <bSdmaDmaM1Transfer+0x1f8>
81103784:	00000b06 	br	811037b4 <bSdmaDmaM1Transfer+0x210>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
81103788:	00a00014 	movui	r2,32768
8110378c:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
81103790:	00800044 	movi	r2,1
81103794:	e0bff715 	stw	r2,-36(fp)
			break;
81103798:	00000806 	br	811037bc <bSdmaDmaM1Transfer+0x218>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
8110379c:	008000b4 	movhi	r2,2
811037a0:	10a00004 	addi	r2,r2,-32768
811037a4:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
811037a8:	00800044 	movi	r2,1
811037ac:	e0bff715 	stw	r2,-36(fp)
			break;
811037b0:	00000206 	br	811037bc <bSdmaDmaM1Transfer+0x218>
		default:
			bStatus = FALSE;
811037b4:	e03ff415 	stw	zero,-48(fp)
			break;
811037b8:	0001883a 	nop
		}
		break;
811037bc:	00003b06 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
811037c0:	e0bffd03 	ldbu	r2,-12(fp)
811037c4:	10000326 	beq	r2,zero,811037d4 <bSdmaDmaM1Transfer+0x230>
811037c8:	10800060 	cmpeqi	r2,r2,1
811037cc:	1000061e 	bne	r2,zero,811037e8 <bSdmaDmaM1Transfer+0x244>
811037d0:	00000b06 	br	81103800 <bSdmaDmaM1Transfer+0x25c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
811037d4:	00a80014 	movui	r2,40960
811037d8:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
811037dc:	00800044 	movi	r2,1
811037e0:	e0bff715 	stw	r2,-36(fp)
			break;
811037e4:	00000806 	br	81103808 <bSdmaDmaM1Transfer+0x264>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
811037e8:	008000b4 	movhi	r2,2
811037ec:	10a80004 	addi	r2,r2,-24576
811037f0:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
811037f4:	00800044 	movi	r2,1
811037f8:	e0bff715 	stw	r2,-36(fp)
			break;
811037fc:	00000206 	br	81103808 <bSdmaDmaM1Transfer+0x264>
		default:
			bStatus = FALSE;
81103800:	e03ff415 	stw	zero,-48(fp)
			break;
81103804:	0001883a 	nop
		}
		break;
81103808:	00002806 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
8110380c:	e0bffd03 	ldbu	r2,-12(fp)
81103810:	10000326 	beq	r2,zero,81103820 <bSdmaDmaM1Transfer+0x27c>
81103814:	10800060 	cmpeqi	r2,r2,1
81103818:	1000061e 	bne	r2,zero,81103834 <bSdmaDmaM1Transfer+0x290>
8110381c:	00000b06 	br	8110384c <bSdmaDmaM1Transfer+0x2a8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
81103820:	00b00014 	movui	r2,49152
81103824:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
81103828:	00800044 	movi	r2,1
8110382c:	e0bff715 	stw	r2,-36(fp)
			break;
81103830:	00000806 	br	81103854 <bSdmaDmaM1Transfer+0x2b0>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
81103834:	008000b4 	movhi	r2,2
81103838:	10b00004 	addi	r2,r2,-16384
8110383c:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
81103840:	00800044 	movi	r2,1
81103844:	e0bff715 	stw	r2,-36(fp)
			break;
81103848:	00000206 	br	81103854 <bSdmaDmaM1Transfer+0x2b0>
		default:
			bStatus = FALSE;
8110384c:	e03ff415 	stw	zero,-48(fp)
			break;
81103850:	0001883a 	nop
		}
		break;
81103854:	00001506 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
81103858:	e0bffd03 	ldbu	r2,-12(fp)
8110385c:	10000326 	beq	r2,zero,8110386c <bSdmaDmaM1Transfer+0x2c8>
81103860:	10800060 	cmpeqi	r2,r2,1
81103864:	1000061e 	bne	r2,zero,81103880 <bSdmaDmaM1Transfer+0x2dc>
81103868:	00000b06 	br	81103898 <bSdmaDmaM1Transfer+0x2f4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
8110386c:	00b80014 	movui	r2,57344
81103870:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
81103874:	00800044 	movi	r2,1
81103878:	e0bff715 	stw	r2,-36(fp)
			break;
8110387c:	00000806 	br	811038a0 <bSdmaDmaM1Transfer+0x2fc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
81103880:	008000b4 	movhi	r2,2
81103884:	10b80004 	addi	r2,r2,-8192
81103888:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
8110388c:	00800044 	movi	r2,1
81103890:	e0bff715 	stw	r2,-36(fp)
			break;
81103894:	00000206 	br	811038a0 <bSdmaDmaM1Transfer+0x2fc>
		default:
			bStatus = FALSE;
81103898:	e03ff415 	stw	zero,-48(fp)
			break;
8110389c:	0001883a 	nop
		}
		break;
811038a0:	00000206 	br	811038ac <bSdmaDmaM1Transfer+0x308>
	default:
		bStatus = FALSE;
811038a4:	e03ff415 	stw	zero,-48(fp)
		break;
811038a8:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) SDMA_M1_BASE_ADDR_LOW
811038ac:	e0bffb17 	ldw	r2,-20(fp)
811038b0:	e0bff815 	stw	r2,-32(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
811038b4:	e03ff915 	stw	zero,-28(fp)

	if (bStatus) {
811038b8:	e0bff417 	ldw	r2,-48(fp)
811038bc:	10003b26 	beq	r2,zero,811039ac <bSdmaDmaM1Transfer+0x408>
		if (pxDmaM1Dev == NULL) {
811038c0:	d0a01517 	ldw	r2,-32684(gp)
811038c4:	1000021e 	bne	r2,zero,811038d0 <bSdmaDmaM1Transfer+0x32c>
			bStatus = FALSE;
811038c8:	e03ff415 	stw	zero,-48(fp)
811038cc:	00003706 	br	811039ac <bSdmaDmaM1Transfer+0x408>
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
811038d0:	e03ff50d 	sth	zero,-44(fp)
811038d4:	00003206 	br	811039a0 <bSdmaDmaM1Transfer+0x3fc>
				// hold transfers for descriptor fifo space
				while (0
						!= (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base)
								& ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
					alt_busy_sleep(1); /* delay 1us */
811038d8:	01000044 	movi	r4,1
811038dc:	111f63c0 	call	8111f63c <alt_busy_sleep>
			bStatus = FALSE;
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
				// hold transfers for descriptor fifo space
				while (0
						!= (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base)
811038e0:	d0a01517 	ldw	r2,-32684(gp)
811038e4:	10800317 	ldw	r2,12(r2)
811038e8:	10800037 	ldwio	r2,0(r2)
								& ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
811038ec:	1080010c 	andi	r2,r2,4
		if (pxDmaM1Dev == NULL) {
			bStatus = FALSE;
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
				// hold transfers for descriptor fifo space
				while (0
811038f0:	103ff91e 	bne	r2,zero,811038d8 <__reset+0xfb0e38d8>
						!= (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base)
								& ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
					alt_busy_sleep(1); /* delay 1us */
				}
				if (iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
811038f4:	d2201517 	ldw	r8,-32684(gp)
811038f8:	e17ff817 	ldw	r5,-32(fp)
811038fc:	e1bff617 	ldw	r6,-40(fp)
81103900:	e0bff917 	ldw	r2,-28(fp)
81103904:	e0fff717 	ldw	r3,-36(fp)
81103908:	01000044 	movi	r4,1
8110390c:	d9000815 	stw	r4,32(sp)
81103910:	01000044 	movi	r4,1
81103914:	d9000715 	stw	r4,28(sp)
81103918:	01000044 	movi	r4,1
8110391c:	d9000615 	stw	r4,24(sp)
81103920:	01000044 	movi	r4,1
81103924:	d9000515 	stw	r4,20(sp)
81103928:	01000044 	movi	r4,1
8110392c:	d9000415 	stw	r4,16(sp)
81103930:	d8c00315 	stw	r3,12(sp)
81103934:	d8800215 	stw	r2,8(sp)
81103938:	e0bffa17 	ldw	r2,-24(fp)
8110393c:	d8800115 	stw	r2,4(sp)
81103940:	00802204 	movi	r2,136
81103944:	d8800015 	stw	r2,0(sp)
81103948:	300f883a 	mov	r7,r6
8110394c:	280d883a 	mov	r6,r5
81103950:	800b883a 	mov	r5,r16
81103954:	4009883a 	mov	r4,r8
81103958:	1109d980 	call	81109d98 <iMsgdmaConstructExtendedMmToMmDescriptor>
8110395c:	10000226 	beq	r2,zero,81103968 <bSdmaDmaM1Transfer+0x3c4>
						&xDmaExtendedDescriptor, (alt_u32 *) uliSrcAddrLow,
						(alt_u32 *) uliDestAddrLow,
						SDMA_PIXEL_BLOCK_SIZE_BYTES, uliControlBits,
						(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
						1, 1, 1, 1, 1)) {
					bStatus = FALSE;
81103960:	e03ff415 	stw	zero,-48(fp)
					break;
81103964:	00001106 	br	811039ac <bSdmaDmaM1Transfer+0x408>
				} else {
					if (iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM1Dev,
81103968:	d0a01517 	ldw	r2,-32684(gp)
8110396c:	800b883a 	mov	r5,r16
81103970:	1009883a 	mov	r4,r2
81103974:	1109e8c0 	call	81109e8c <iMsgdmaExtendedDescriptorSyncTransfer>
81103978:	10000226 	beq	r2,zero,81103984 <bSdmaDmaM1Transfer+0x3e0>
							&xDmaExtendedDescriptor)) {
						bStatus = FALSE;
8110397c:	e03ff415 	stw	zero,-48(fp)
						break;
81103980:	00000a06 	br	811039ac <bSdmaDmaM1Transfer+0x408>
					}
					uliSrcAddrLow += (alt_u32) SDMA_PIXEL_BLOCK_SIZE_BYTES;
81103984:	e0bff817 	ldw	r2,-32(fp)
81103988:	10802204 	addi	r2,r2,136
8110398c:	e0bff815 	stw	r2,-32(fp)
					uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
81103990:	e03ff915 	stw	zero,-28(fp)

	if (bStatus) {
		if (pxDmaM1Dev == NULL) {
			bStatus = FALSE;
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
81103994:	e0bff50b 	ldhu	r2,-44(fp)
81103998:	10800044 	addi	r2,r2,1
8110399c:	e0bff50d 	sth	r2,-44(fp)
811039a0:	e0fff50b 	ldhu	r3,-44(fp)
811039a4:	e0bffc0b 	ldhu	r2,-16(fp)
811039a8:	18bfcd36 	bltu	r3,r2,811038e0 <__reset+0xfb0e38e0>
					uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
				}
			}
		}
	}
	return bStatus;
811039ac:	e0bff417 	ldw	r2,-48(fp)
}
811039b0:	e6ffff04 	addi	sp,fp,-4
811039b4:	dfc00217 	ldw	ra,8(sp)
811039b8:	df000117 	ldw	fp,4(sp)
811039bc:	dc000017 	ldw	r16,0(sp)
811039c0:	dec00304 	addi	sp,sp,12
811039c4:	f800283a 	ret

811039c8 <bSdmaDmaM2Transfer>:

bool bSdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr,
		alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide,
		alt_u8 ucChBufferId) {
811039c8:	deffe904 	addi	sp,sp,-92
811039cc:	dfc01615 	stw	ra,88(sp)
811039d0:	df001515 	stw	fp,84(sp)
811039d4:	dc001415 	stw	r16,80(sp)
811039d8:	df001504 	addi	fp,sp,84
811039dc:	e13ffb15 	stw	r4,-20(fp)
811039e0:	2809883a 	mov	r4,r5
811039e4:	3007883a 	mov	r3,r6
811039e8:	3805883a 	mov	r2,r7
811039ec:	e13ffc0d 	sth	r4,-16(fp)
811039f0:	e0fffd05 	stb	r3,-12(fp)
811039f4:	e0bffe05 	stb	r2,-8(fp)
811039f8:	defff004 	addi	sp,sp,-64
811039fc:	d8800904 	addi	r2,sp,36
81103a00:	108007c4 	addi	r2,r2,31
81103a04:	1004d17a 	srli	r2,r2,5
81103a08:	1020917a 	slli	r16,r2,5
	bool bStatus = TRUE;
81103a0c:	00800044 	movi	r2,1
81103a10:	e0bff415 	stw	r2,-48(fp)
	alt_u16 usiCnt = 0;
81103a14:	e03ff50d 	sth	zero,-44(fp)

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
81103a18:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliDestAddrHigh = 0;
81103a1c:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliSrcAddrLow = 0;
81103a20:	e03ff815 	stw	zero,-32(fp)
	alt_u32 uliSrcAddrHigh = 0;
81103a24:	e03ff915 	stw	zero,-28(fp)

	alt_u32 uliControlBits = 0x00000000;
81103a28:	e03ffa15 	stw	zero,-24(fp)

	switch (ucChBufferId) {
81103a2c:	e0bffe03 	ldbu	r2,-8(fp)
81103a30:	10c00228 	cmpgeui	r3,r2,8
81103a34:	1800a41e 	bne	r3,zero,81103cc8 <bSdmaDmaM2Transfer+0x300>
81103a38:	100690ba 	slli	r3,r2,2
81103a3c:	00a04434 	movhi	r2,33040
81103a40:	108e9404 	addi	r2,r2,14928
81103a44:	1885883a 	add	r2,r3,r2
81103a48:	10800017 	ldw	r2,0(r2)
81103a4c:	1000683a 	jmp	r2
81103a50:	81103a70 	cmpltui	r4,r16,16617
81103a54:	81103ab4 	orhi	r4,r16,16618
81103a58:	81103b00 	call	881103b0 <__reset+0x20f03b0>
81103a5c:	81103b4c 	andi	r4,r16,16621
81103a60:	81103b98 	cmpnei	r4,r16,16622
81103a64:	81103be4 	muli	r4,r16,16623
81103a68:	81103c30 	cmpltui	r4,r16,16624
81103a6c:	81103c7c 	xorhi	r4,r16,16625
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
81103a70:	e0bffd03 	ldbu	r2,-12(fp)
81103a74:	10000326 	beq	r2,zero,81103a84 <bSdmaDmaM2Transfer+0xbc>
81103a78:	10800060 	cmpeqi	r2,r2,1
81103a7c:	1000051e 	bne	r2,zero,81103a94 <bSdmaDmaM2Transfer+0xcc>
81103a80:	00000906 	br	81103aa8 <bSdmaDmaM2Transfer+0xe0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
81103a84:	e03ff615 	stw	zero,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
81103a88:	00800044 	movi	r2,1
81103a8c:	e0bff715 	stw	r2,-36(fp)
			break;
81103a90:	00000706 	br	81103ab0 <bSdmaDmaM2Transfer+0xe8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
81103a94:	00800074 	movhi	r2,1
81103a98:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
81103a9c:	00800044 	movi	r2,1
81103aa0:	e0bff715 	stw	r2,-36(fp)
			break;
81103aa4:	00000206 	br	81103ab0 <bSdmaDmaM2Transfer+0xe8>
		default:
			bStatus = FALSE;
81103aa8:	e03ff415 	stw	zero,-48(fp)
			break;
81103aac:	0001883a 	nop
		}
		break;
81103ab0:	00008706 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
81103ab4:	e0bffd03 	ldbu	r2,-12(fp)
81103ab8:	10000326 	beq	r2,zero,81103ac8 <bSdmaDmaM2Transfer+0x100>
81103abc:	10800060 	cmpeqi	r2,r2,1
81103ac0:	1000061e 	bne	r2,zero,81103adc <bSdmaDmaM2Transfer+0x114>
81103ac4:	00000b06 	br	81103af4 <bSdmaDmaM2Transfer+0x12c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
81103ac8:	00880004 	movi	r2,8192
81103acc:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
81103ad0:	00800044 	movi	r2,1
81103ad4:	e0bff715 	stw	r2,-36(fp)
			break;
81103ad8:	00000806 	br	81103afc <bSdmaDmaM2Transfer+0x134>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
81103adc:	00800074 	movhi	r2,1
81103ae0:	10880004 	addi	r2,r2,8192
81103ae4:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
81103ae8:	00800044 	movi	r2,1
81103aec:	e0bff715 	stw	r2,-36(fp)
			break;
81103af0:	00000206 	br	81103afc <bSdmaDmaM2Transfer+0x134>
		default:
			bStatus = FALSE;
81103af4:	e03ff415 	stw	zero,-48(fp)
			break;
81103af8:	0001883a 	nop
		}
		break;
81103afc:	00007406 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
81103b00:	e0bffd03 	ldbu	r2,-12(fp)
81103b04:	10000326 	beq	r2,zero,81103b14 <bSdmaDmaM2Transfer+0x14c>
81103b08:	10800060 	cmpeqi	r2,r2,1
81103b0c:	1000061e 	bne	r2,zero,81103b28 <bSdmaDmaM2Transfer+0x160>
81103b10:	00000b06 	br	81103b40 <bSdmaDmaM2Transfer+0x178>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
81103b14:	00900004 	movi	r2,16384
81103b18:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
81103b1c:	00800044 	movi	r2,1
81103b20:	e0bff715 	stw	r2,-36(fp)
			break;
81103b24:	00000806 	br	81103b48 <bSdmaDmaM2Transfer+0x180>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
81103b28:	00800074 	movhi	r2,1
81103b2c:	10900004 	addi	r2,r2,16384
81103b30:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
81103b34:	00800044 	movi	r2,1
81103b38:	e0bff715 	stw	r2,-36(fp)
			break;
81103b3c:	00000206 	br	81103b48 <bSdmaDmaM2Transfer+0x180>
		default:
			bStatus = FALSE;
81103b40:	e03ff415 	stw	zero,-48(fp)
			break;
81103b44:	0001883a 	nop
		}
		break;
81103b48:	00006106 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
81103b4c:	e0bffd03 	ldbu	r2,-12(fp)
81103b50:	10000326 	beq	r2,zero,81103b60 <bSdmaDmaM2Transfer+0x198>
81103b54:	10800060 	cmpeqi	r2,r2,1
81103b58:	1000061e 	bne	r2,zero,81103b74 <bSdmaDmaM2Transfer+0x1ac>
81103b5c:	00000b06 	br	81103b8c <bSdmaDmaM2Transfer+0x1c4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
81103b60:	00980004 	movi	r2,24576
81103b64:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
81103b68:	00800044 	movi	r2,1
81103b6c:	e0bff715 	stw	r2,-36(fp)
			break;
81103b70:	00000806 	br	81103b94 <bSdmaDmaM2Transfer+0x1cc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
81103b74:	00800074 	movhi	r2,1
81103b78:	10980004 	addi	r2,r2,24576
81103b7c:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
81103b80:	00800044 	movi	r2,1
81103b84:	e0bff715 	stw	r2,-36(fp)
			break;
81103b88:	00000206 	br	81103b94 <bSdmaDmaM2Transfer+0x1cc>
		default:
			bStatus = FALSE;
81103b8c:	e03ff415 	stw	zero,-48(fp)
			break;
81103b90:	0001883a 	nop
		}
		break;
81103b94:	00004e06 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
81103b98:	e0bffd03 	ldbu	r2,-12(fp)
81103b9c:	10000326 	beq	r2,zero,81103bac <bSdmaDmaM2Transfer+0x1e4>
81103ba0:	10800060 	cmpeqi	r2,r2,1
81103ba4:	1000061e 	bne	r2,zero,81103bc0 <bSdmaDmaM2Transfer+0x1f8>
81103ba8:	00000b06 	br	81103bd8 <bSdmaDmaM2Transfer+0x210>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
81103bac:	00a00014 	movui	r2,32768
81103bb0:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
81103bb4:	00800044 	movi	r2,1
81103bb8:	e0bff715 	stw	r2,-36(fp)
			break;
81103bbc:	00000806 	br	81103be0 <bSdmaDmaM2Transfer+0x218>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
81103bc0:	008000b4 	movhi	r2,2
81103bc4:	10a00004 	addi	r2,r2,-32768
81103bc8:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
81103bcc:	00800044 	movi	r2,1
81103bd0:	e0bff715 	stw	r2,-36(fp)
			break;
81103bd4:	00000206 	br	81103be0 <bSdmaDmaM2Transfer+0x218>
		default:
			bStatus = FALSE;
81103bd8:	e03ff415 	stw	zero,-48(fp)
			break;
81103bdc:	0001883a 	nop
		}
		break;
81103be0:	00003b06 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
81103be4:	e0bffd03 	ldbu	r2,-12(fp)
81103be8:	10000326 	beq	r2,zero,81103bf8 <bSdmaDmaM2Transfer+0x230>
81103bec:	10800060 	cmpeqi	r2,r2,1
81103bf0:	1000061e 	bne	r2,zero,81103c0c <bSdmaDmaM2Transfer+0x244>
81103bf4:	00000b06 	br	81103c24 <bSdmaDmaM2Transfer+0x25c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
81103bf8:	00a80014 	movui	r2,40960
81103bfc:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
81103c00:	00800044 	movi	r2,1
81103c04:	e0bff715 	stw	r2,-36(fp)
			break;
81103c08:	00000806 	br	81103c2c <bSdmaDmaM2Transfer+0x264>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
81103c0c:	008000b4 	movhi	r2,2
81103c10:	10a80004 	addi	r2,r2,-24576
81103c14:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
81103c18:	00800044 	movi	r2,1
81103c1c:	e0bff715 	stw	r2,-36(fp)
			break;
81103c20:	00000206 	br	81103c2c <bSdmaDmaM2Transfer+0x264>
		default:
			bStatus = FALSE;
81103c24:	e03ff415 	stw	zero,-48(fp)
			break;
81103c28:	0001883a 	nop
		}
		break;
81103c2c:	00002806 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
81103c30:	e0bffd03 	ldbu	r2,-12(fp)
81103c34:	10000326 	beq	r2,zero,81103c44 <bSdmaDmaM2Transfer+0x27c>
81103c38:	10800060 	cmpeqi	r2,r2,1
81103c3c:	1000061e 	bne	r2,zero,81103c58 <bSdmaDmaM2Transfer+0x290>
81103c40:	00000b06 	br	81103c70 <bSdmaDmaM2Transfer+0x2a8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
81103c44:	00b00014 	movui	r2,49152
81103c48:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
81103c4c:	00800044 	movi	r2,1
81103c50:	e0bff715 	stw	r2,-36(fp)
			break;
81103c54:	00000806 	br	81103c78 <bSdmaDmaM2Transfer+0x2b0>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
81103c58:	008000b4 	movhi	r2,2
81103c5c:	10b00004 	addi	r2,r2,-16384
81103c60:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
81103c64:	00800044 	movi	r2,1
81103c68:	e0bff715 	stw	r2,-36(fp)
			break;
81103c6c:	00000206 	br	81103c78 <bSdmaDmaM2Transfer+0x2b0>
		default:
			bStatus = FALSE;
81103c70:	e03ff415 	stw	zero,-48(fp)
			break;
81103c74:	0001883a 	nop
		}
		break;
81103c78:	00001506 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
81103c7c:	e0bffd03 	ldbu	r2,-12(fp)
81103c80:	10000326 	beq	r2,zero,81103c90 <bSdmaDmaM2Transfer+0x2c8>
81103c84:	10800060 	cmpeqi	r2,r2,1
81103c88:	1000061e 	bne	r2,zero,81103ca4 <bSdmaDmaM2Transfer+0x2dc>
81103c8c:	00000b06 	br	81103cbc <bSdmaDmaM2Transfer+0x2f4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
81103c90:	00b80014 	movui	r2,57344
81103c94:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
81103c98:	00800044 	movi	r2,1
81103c9c:	e0bff715 	stw	r2,-36(fp)
			break;
81103ca0:	00000806 	br	81103cc4 <bSdmaDmaM2Transfer+0x2fc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
81103ca4:	008000b4 	movhi	r2,2
81103ca8:	10b80004 	addi	r2,r2,-8192
81103cac:	e0bff615 	stw	r2,-40(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
81103cb0:	00800044 	movi	r2,1
81103cb4:	e0bff715 	stw	r2,-36(fp)
			break;
81103cb8:	00000206 	br	81103cc4 <bSdmaDmaM2Transfer+0x2fc>
		default:
			bStatus = FALSE;
81103cbc:	e03ff415 	stw	zero,-48(fp)
			break;
81103cc0:	0001883a 	nop
		}
		break;
81103cc4:	00000206 	br	81103cd0 <bSdmaDmaM2Transfer+0x308>
	default:
		bStatus = FALSE;
81103cc8:	e03ff415 	stw	zero,-48(fp)
		break;
81103ccc:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
			+ (alt_u32) uliDdrInitialAddr;
81103cd0:	e0fffb17 	ldw	r3,-20(fp)
	default:
		bStatus = FALSE;
		break;
	}

	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
81103cd4:	00a00034 	movhi	r2,32768
81103cd8:	1885883a 	add	r2,r3,r2
81103cdc:	e0bff815 	stw	r2,-32(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
81103ce0:	e03ff915 	stw	zero,-28(fp)

	if (bStatus) {
81103ce4:	e0bff417 	ldw	r2,-48(fp)
81103ce8:	10003b26 	beq	r2,zero,81103dd8 <bSdmaDmaM2Transfer+0x410>
		if (pxDmaM2Dev == NULL) {
81103cec:	d0a01617 	ldw	r2,-32680(gp)
81103cf0:	1000021e 	bne	r2,zero,81103cfc <bSdmaDmaM2Transfer+0x334>
			bStatus = FALSE;
81103cf4:	e03ff415 	stw	zero,-48(fp)
81103cf8:	00003706 	br	81103dd8 <bSdmaDmaM2Transfer+0x410>
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
81103cfc:	e03ff50d 	sth	zero,-44(fp)
81103d00:	00003206 	br	81103dcc <bSdmaDmaM2Transfer+0x404>
				// hold transfers for descriptor fifo space
				while (0
						!= (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base)
								& ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
					alt_busy_sleep(1); /* delay 1us */
81103d04:	01000044 	movi	r4,1
81103d08:	111f63c0 	call	8111f63c <alt_busy_sleep>
			bStatus = FALSE;
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
				// hold transfers for descriptor fifo space
				while (0
						!= (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base)
81103d0c:	d0a01617 	ldw	r2,-32680(gp)
81103d10:	10800317 	ldw	r2,12(r2)
81103d14:	10800037 	ldwio	r2,0(r2)
								& ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
81103d18:	1080010c 	andi	r2,r2,4
		if (pxDmaM2Dev == NULL) {
			bStatus = FALSE;
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
				// hold transfers for descriptor fifo space
				while (0
81103d1c:	103ff91e 	bne	r2,zero,81103d04 <__reset+0xfb0e3d04>
						!= (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base)
								& ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
					alt_busy_sleep(1); /* delay 1us */
				}
				if (iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
81103d20:	d2201617 	ldw	r8,-32680(gp)
81103d24:	e17ff817 	ldw	r5,-32(fp)
81103d28:	e1bff617 	ldw	r6,-40(fp)
81103d2c:	e0bff917 	ldw	r2,-28(fp)
81103d30:	e0fff717 	ldw	r3,-36(fp)
81103d34:	01000044 	movi	r4,1
81103d38:	d9000815 	stw	r4,32(sp)
81103d3c:	01000044 	movi	r4,1
81103d40:	d9000715 	stw	r4,28(sp)
81103d44:	01000044 	movi	r4,1
81103d48:	d9000615 	stw	r4,24(sp)
81103d4c:	01000044 	movi	r4,1
81103d50:	d9000515 	stw	r4,20(sp)
81103d54:	01000044 	movi	r4,1
81103d58:	d9000415 	stw	r4,16(sp)
81103d5c:	d8c00315 	stw	r3,12(sp)
81103d60:	d8800215 	stw	r2,8(sp)
81103d64:	e0bffa17 	ldw	r2,-24(fp)
81103d68:	d8800115 	stw	r2,4(sp)
81103d6c:	00802204 	movi	r2,136
81103d70:	d8800015 	stw	r2,0(sp)
81103d74:	300f883a 	mov	r7,r6
81103d78:	280d883a 	mov	r6,r5
81103d7c:	800b883a 	mov	r5,r16
81103d80:	4009883a 	mov	r4,r8
81103d84:	1109d980 	call	81109d98 <iMsgdmaConstructExtendedMmToMmDescriptor>
81103d88:	10000226 	beq	r2,zero,81103d94 <bSdmaDmaM2Transfer+0x3cc>
						&xDmaExtendedDescriptor, (alt_u32 *) uliSrcAddrLow,
						(alt_u32 *) uliDestAddrLow,
						SDMA_PIXEL_BLOCK_SIZE_BYTES, uliControlBits,
						(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
						1, 1, 1, 1, 1)) {
					bStatus = FALSE;
81103d8c:	e03ff415 	stw	zero,-48(fp)
					break;
81103d90:	00001106 	br	81103dd8 <bSdmaDmaM2Transfer+0x410>
				} else {
					if (iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
81103d94:	d0a01617 	ldw	r2,-32680(gp)
81103d98:	800b883a 	mov	r5,r16
81103d9c:	1009883a 	mov	r4,r2
81103da0:	1109e8c0 	call	81109e8c <iMsgdmaExtendedDescriptorSyncTransfer>
81103da4:	10000226 	beq	r2,zero,81103db0 <bSdmaDmaM2Transfer+0x3e8>
							&xDmaExtendedDescriptor)) {
						bStatus = FALSE;
81103da8:	e03ff415 	stw	zero,-48(fp)
						break;
81103dac:	00000a06 	br	81103dd8 <bSdmaDmaM2Transfer+0x410>
					}
					uliSrcAddrLow += (alt_u32) SDMA_PIXEL_BLOCK_SIZE_BYTES;
81103db0:	e0bff817 	ldw	r2,-32(fp)
81103db4:	10802204 	addi	r2,r2,136
81103db8:	e0bff815 	stw	r2,-32(fp)
					uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
81103dbc:	e03ff915 	stw	zero,-28(fp)

	if (bStatus) {
		if (pxDmaM2Dev == NULL) {
			bStatus = FALSE;
		} else {
			for (usiCnt = 0; usiCnt < usiTransferSizeInBlocks; usiCnt++) {
81103dc0:	e0bff50b 	ldhu	r2,-44(fp)
81103dc4:	10800044 	addi	r2,r2,1
81103dc8:	e0bff50d 	sth	r2,-44(fp)
81103dcc:	e0fff50b 	ldhu	r3,-44(fp)
81103dd0:	e0bffc0b 	ldhu	r2,-16(fp)
81103dd4:	18bfcd36 	bltu	r3,r2,81103d0c <__reset+0xfb0e3d0c>
					uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
				}
			}
		}
	}
	return bStatus;
81103dd8:	e0bff417 	ldw	r2,-48(fp)
}
81103ddc:	e6ffff04 	addi	sp,fp,-4
81103de0:	dfc00217 	ldw	ra,8(sp)
81103de4:	df000117 	ldw	fp,4(sp)
81103de8:	dc000017 	ldw	r16,0(sp)
81103dec:	dec00304 	addi	sp,sp,12
81103df0:	f800283a 	ret

81103df4 <bCommInitCh>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bCommInitCh(TCommChannel *pxCommCh, alt_u8 ucCommCh) {
81103df4:	defffb04 	addi	sp,sp,-20
81103df8:	dfc00415 	stw	ra,16(sp)
81103dfc:	df000315 	stw	fp,12(sp)
81103e00:	df000304 	addi	fp,sp,12
81103e04:	e13ffe15 	stw	r4,-8(fp)
81103e08:	2805883a 	mov	r2,r5
81103e0c:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
81103e10:	e03ffd15 	stw	zero,-12(fp)

	if (!bSpwcInitCh(&(pxCommCh->xSpacewire), ucCommCh)) {
81103e14:	e0bffe17 	ldw	r2,-8(fp)
81103e18:	10805604 	addi	r2,r2,344
81103e1c:	e0ffff03 	ldbu	r3,-4(fp)
81103e20:	180b883a 	mov	r5,r3
81103e24:	1009883a 	mov	r4,r2
81103e28:	11088c00 	call	811088c0 <bSpwcInitCh>
81103e2c:	1000011e 	bne	r2,zero,81103e34 <bCommInitCh+0x40>
		bStatus = FALSE;
81103e30:	e03ffd15 	stw	zero,-12(fp)
	}
	vFeebInitIrq(ucCommCh);
81103e34:	e0bfff03 	ldbu	r2,-4(fp)
81103e38:	1009883a 	mov	r4,r2
81103e3c:	1104ce80 	call	81104ce8 <vFeebInitIrq>

	if (!bFeebInitCh(&(pxCommCh->xFeeBuffer), ucCommCh)) {
81103e40:	e0bffe17 	ldw	r2,-8(fp)
81103e44:	10800904 	addi	r2,r2,36
81103e48:	e0ffff03 	ldbu	r3,-4(fp)
81103e4c:	180b883a 	mov	r5,r3
81103e50:	1009883a 	mov	r4,r2
81103e54:	11053940 	call	81105394 <bFeebInitCh>
81103e58:	1000011e 	bne	r2,zero,81103e60 <bCommInitCh+0x6c>
		bStatus = FALSE;
81103e5c:	e03ffd15 	stw	zero,-12(fp)
	}
	if (!bRmapInitCh(&(pxCommCh->xRmap), ucCommCh)) {
81103e60:	e0bffe17 	ldw	r2,-8(fp)
81103e64:	10801004 	addi	r2,r2,64
81103e68:	e0ffff03 	ldbu	r3,-4(fp)
81103e6c:	180b883a 	mov	r5,r3
81103e70:	1009883a 	mov	r4,r2
81103e74:	1107f680 	call	81107f68 <bRmapInitCh>
81103e78:	1000011e 	bne	r2,zero,81103e80 <bCommInitCh+0x8c>
		bStatus = FALSE;
81103e7c:	e03ffd15 	stw	zero,-12(fp)
	}
	vRmapInitIrq(ucCommCh);
81103e80:	e0bfff03 	ldbu	r2,-4(fp)
81103e84:	1009883a 	mov	r4,r2
81103e88:	1105e080 	call	81105e08 <vRmapInitIrq>

	if (!bDpktInitCh(&(pxCommCh->xDataPacket), ucCommCh)) {
81103e8c:	e0bffe17 	ldw	r2,-8(fp)
81103e90:	10800104 	addi	r2,r2,4
81103e94:	e0ffff03 	ldbu	r3,-4(fp)
81103e98:	180b883a 	mov	r5,r3
81103e9c:	1009883a 	mov	r4,r2
81103ea0:	11044c40 	call	811044c4 <bDpktInitCh>
81103ea4:	1000011e 	bne	r2,zero,81103eac <bCommInitCh+0xb8>
		bStatus = FALSE;
81103ea8:	e03ffd15 	stw	zero,-12(fp)
	}
	return bStatus;
81103eac:	e0bffd17 	ldw	r2,-12(fp)
}
81103eb0:	e037883a 	mov	sp,fp
81103eb4:	dfc00117 	ldw	ra,4(sp)
81103eb8:	df000017 	ldw	fp,0(sp)
81103ebc:	dec00204 	addi	sp,sp,8
81103ec0:	f800283a 	ret

81103ec4 <bDpktSetPacketConfig>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDpktSetPacketConfig(TDpktChannel *pxDpktCh) {
81103ec4:	defffb04 	addi	sp,sp,-20
81103ec8:	dfc00415 	stw	ra,16(sp)
81103ecc:	df000315 	stw	fp,12(sp)
81103ed0:	df000304 	addi	fp,sp,12
81103ed4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81103ed8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81103edc:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
81103ee0:	e0bfff17 	ldw	r2,-4(fp)
81103ee4:	10007a26 	beq	r2,zero,811040d0 <bDpktSetPacketConfig+0x20c>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81103ee8:	e0bfff17 	ldw	r2,-4(fp)
81103eec:	10800017 	ldw	r2,0(r2)
81103ef0:	01400204 	movi	r5,8
81103ef4:	1009883a 	mov	r4,r2
81103ef8:	11046800 	call	81104680 <uliDpktReadReg>
81103efc:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
81103f00:	e0bffe17 	ldw	r2,-8(fp)
81103f04:	10bfffec 	andhi	r2,r2,65535
81103f08:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
81103f0c:	e0bfff17 	ldw	r2,-4(fp)
81103f10:	1080010b 	ldhu	r2,4(r2)
81103f14:	10bfffcc 	andi	r2,r2,65535

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
81103f18:	e0fffe17 	ldw	r3,-8(fp)
81103f1c:	1884b03a 	or	r2,r3,r2
81103f20:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_Y_SIZE_MSK);
81103f24:	e0bffe17 	ldw	r2,-8(fp)
81103f28:	10bfffcc 	andi	r2,r2,65535
81103f2c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdYSize << 16));
81103f30:	e0bfff17 	ldw	r2,-4(fp)
81103f34:	1080018b 	ldhu	r2,6(r2)
81103f38:	10bfffcc 	andi	r2,r2,65535
81103f3c:	1004943a 	slli	r2,r2,16
81103f40:	1007883a 	mov	r3,r2

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_Y_SIZE_MSK
81103f44:	e0bffe17 	ldw	r2,-8(fp)
81103f48:	10c4b03a 	or	r2,r2,r3
81103f4c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdYSize << 16));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_1_REG_OFST,
81103f50:	e0bfff17 	ldw	r2,-4(fp)
81103f54:	10800017 	ldw	r2,0(r2)
81103f58:	e1bffe17 	ldw	r6,-8(fp)
81103f5c:	01400204 	movi	r5,8
81103f60:	1009883a 	mov	r4,r2
81103f64:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81103f68:	e0bfff17 	ldw	r2,-4(fp)
81103f6c:	10800017 	ldw	r2,0(r2)
81103f70:	01400244 	movi	r5,9
81103f74:	1009883a 	mov	r4,r2
81103f78:	11046800 	call	81104680 <uliDpktReadReg>
81103f7c:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
81103f80:	e0bffe17 	ldw	r2,-8(fp)
81103f84:	10bfffec 	andhi	r2,r2,65535
81103f88:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
81103f8c:	e0bfff17 	ldw	r2,-4(fp)
81103f90:	1080020b 	ldhu	r2,8(r2)
81103f94:	10bfffcc 	andi	r2,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
81103f98:	e0fffe17 	ldw	r3,-8(fp)
81103f9c:	1884b03a 	or	r2,r3,r2
81103fa0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
81103fa4:	e0bffe17 	ldw	r2,-8(fp)
81103fa8:	10bfffcc 	andi	r2,r2,65535
81103fac:	e0bffe15 	stw	r2,-8(fp)
		uliReg |=
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize
81103fb0:	e0bfff17 	ldw	r2,-4(fp)
81103fb4:	1080028b 	ldhu	r2,10(r2)
										<< 16));
81103fb8:	10bfffcc 	andi	r2,r2,65535
81103fbc:	1004943a 	slli	r2,r2,16
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
		uliReg |=
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
81103fc0:	1007883a 	mov	r3,r2

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
		uliReg |=
81103fc4:	e0bffe17 	ldw	r2,-8(fp)
81103fc8:	10c4b03a 	or	r2,r2,r3
81103fcc:	e0bffe15 	stw	r2,-8(fp)
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize
										<< 16));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_2_REG_OFST,
81103fd0:	e0bfff17 	ldw	r2,-4(fp)
81103fd4:	10800017 	ldw	r2,0(r2)
81103fd8:	e1bffe17 	ldw	r6,-8(fp)
81103fdc:	01400244 	movi	r5,9
81103fe0:	1009883a 	mov	r4,r2
81103fe4:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81103fe8:	e0bfff17 	ldw	r2,-4(fp)
81103fec:	10800017 	ldw	r2,0(r2)
81103ff0:	01400284 	movi	r5,10
81103ff4:	1009883a 	mov	r4,r2
81103ff8:	11046800 	call	81104680 <uliDpktReadReg>
81103ffc:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
81104000:	e0bffe17 	ldw	r2,-8(fp)
81104004:	10bfffec 	andhi	r2,r2,65535
81104008:	e0bffe15 	stw	r2,-8(fp)
		uliReg |=
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiPacketLength
8110400c:	e0bfff17 	ldw	r2,-4(fp)
81104010:	1080030b 	ldhu	r2,12(r2)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
		uliReg |=
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
81104014:	10bfffcc 	andi	r2,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
		uliReg |=
81104018:	e0fffe17 	ldw	r3,-8(fp)
8110401c:	1884b03a 	or	r2,r3,r2
81104020:	e0bffe15 	stw	r2,-8(fp)
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiPacketLength
										<< 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_3_REG_OFST,
81104024:	e0bfff17 	ldw	r2,-4(fp)
81104028:	10800017 	ldw	r2,0(r2)
8110402c:	e1bffe17 	ldw	r6,-8(fp)
81104030:	01400284 	movi	r5,10
81104034:	1009883a 	mov	r4,r2
81104038:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8110403c:	e0bfff17 	ldw	r2,-4(fp)
81104040:	10800017 	ldw	r2,0(r2)
81104044:	014002c4 	movi	r5,11
81104048:	1009883a 	mov	r4,r2
8110404c:	11046800 	call	81104680 <uliDpktReadReg>
81104050:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_4_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
81104054:	e0fffe17 	ldw	r3,-8(fp)
81104058:	00bfc004 	movi	r2,-256
8110405c:	1884703a 	and	r2,r3,r2
81104060:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
81104064:	e0bfff17 	ldw	r2,-4(fp)
81104068:	10800383 	ldbu	r2,14(r2)
8110406c:	10803fcc 	andi	r2,r2,255
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_4_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
81104070:	e0fffe17 	ldw	r3,-8(fp)
81104074:	1884b03a 	or	r2,r3,r2
81104078:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
8110407c:	e0fffe17 	ldw	r3,-8(fp)
81104080:	00bffff4 	movhi	r2,65535
81104084:	10803fc4 	addi	r2,r2,255
81104088:	1884703a 	and	r2,r3,r2
8110408c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
81104090:	e0bfff17 	ldw	r2,-4(fp)
81104094:	108003c3 	ldbu	r2,15(r2)
81104098:	10803fcc 	andi	r2,r2,255
8110409c:	1004923a 	slli	r2,r2,8
811040a0:	10bfffcc 	andi	r2,r2,65535

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
811040a4:	e0fffe17 	ldw	r3,-8(fp)
811040a8:	1884b03a 	or	r2,r3,r2
811040ac:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_4_REG_OFST,
811040b0:	e0bfff17 	ldw	r2,-4(fp)
811040b4:	10800017 	ldw	r2,0(r2)
811040b8:	e1bffe17 	ldw	r6,-8(fp)
811040bc:	014002c4 	movi	r5,11
811040c0:	1009883a 	mov	r4,r2
811040c4:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);

		bStatus = TRUE;
811040c8:	00800044 	movi	r2,1
811040cc:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811040d0:	e0bffd17 	ldw	r2,-12(fp)
}
811040d4:	e037883a 	mov	sp,fp
811040d8:	dfc00117 	ldw	ra,4(sp)
811040dc:	df000017 	ldw	fp,0(sp)
811040e0:	dec00204 	addi	sp,sp,8
811040e4:	f800283a 	ret

811040e8 <bDpktGetPacketConfig>:

bool bDpktGetPacketConfig(TDpktChannel *pxDpktCh) {
811040e8:	defffb04 	addi	sp,sp,-20
811040ec:	dfc00415 	stw	ra,16(sp)
811040f0:	df000315 	stw	fp,12(sp)
811040f4:	df000304 	addi	fp,sp,12
811040f8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811040fc:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81104100:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
81104104:	e0bfff17 	ldw	r2,-4(fp)
81104108:	10003a26 	beq	r2,zero,811041f4 <bDpktGetPacketConfig+0x10c>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8110410c:	e0bfff17 	ldw	r2,-4(fp)
81104110:	10800017 	ldw	r2,0(r2)
81104114:	01400204 	movi	r5,8
81104118:	1009883a 	mov	r4,r2
8110411c:	11046800 	call	81104680 <uliDpktReadReg>
81104120:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_1_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiCcdXSize = (alt_u16)(
81104124:	e0bffe17 	ldw	r2,-8(fp)
81104128:	1007883a 	mov	r3,r2
8110412c:	e0bfff17 	ldw	r2,-4(fp)
81104130:	10c0010d 	sth	r3,4(r2)
				(uliReg & COMM_DATA_PKT_CCD_X_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiCcdYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_CCD_Y_SIZE_MSK) >> 16);
81104134:	e0bffe17 	ldw	r2,-8(fp)
81104138:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_1_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiCcdXSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_CCD_X_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiCcdYSize = (alt_u16)(
8110413c:	1007883a 	mov	r3,r2
81104140:	e0bfff17 	ldw	r2,-4(fp)
81104144:	10c0018d 	sth	r3,6(r2)
				(uliReg & COMM_DATA_PKT_CCD_Y_SIZE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81104148:	e0bfff17 	ldw	r2,-4(fp)
8110414c:	10800017 	ldw	r2,0(r2)
81104150:	01400244 	movi	r5,9
81104154:	1009883a 	mov	r4,r2
81104158:	11046800 	call	81104680 <uliDpktReadReg>
8110415c:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_2_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiDataYSize = (alt_u16)(
81104160:	e0bffe17 	ldw	r2,-8(fp)
81104164:	1007883a 	mov	r3,r2
81104168:	e0bfff17 	ldw	r2,-4(fp)
8110416c:	10c0020d 	sth	r3,8(r2)
				(uliReg & COMM_DATA_PKT_DATA_Y_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_OVER_Y_SIZE_MSK) >> 16);
81104170:	e0bffe17 	ldw	r2,-8(fp)
81104174:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_2_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiDataYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_DATA_Y_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize = (alt_u16)(
81104178:	1007883a 	mov	r3,r2
8110417c:	e0bfff17 	ldw	r2,-4(fp)
81104180:	10c0028d 	sth	r3,10(r2)
				(uliReg & COMM_DATA_PKT_OVER_Y_SIZE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81104184:	e0bfff17 	ldw	r2,-4(fp)
81104188:	10800017 	ldw	r2,0(r2)
8110418c:	01400284 	movi	r5,10
81104190:	1009883a 	mov	r4,r2
81104194:	11046800 	call	81104680 <uliDpktReadReg>
81104198:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiPacketLength = (alt_u16)(
8110419c:	e0bffe17 	ldw	r2,-8(fp)
811041a0:	1007883a 	mov	r3,r2
811041a4:	e0bfff17 	ldw	r2,-4(fp)
811041a8:	10c0030d 	sth	r3,12(r2)
				(uliReg & COMM_DATA_PKT_LENGTH_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
811041ac:	e0bfff17 	ldw	r2,-4(fp)
811041b0:	10800017 	ldw	r2,0(r2)
811041b4:	014002c4 	movi	r5,11
811041b8:	1009883a 	mov	r4,r2
811041bc:	11046800 	call	81104680 <uliDpktReadReg>
811041c0:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_4_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
811041c4:	e0bffe17 	ldw	r2,-8(fp)
811041c8:	1007883a 	mov	r3,r2
811041cc:	e0bfff17 	ldw	r2,-4(fp)
811041d0:	10c00385 	stb	r3,14(r2)
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
811041d4:	e0bffe17 	ldw	r2,-8(fp)
811041d8:	10bfc00c 	andi	r2,r2,65280
811041dc:	1004d23a 	srli	r2,r2,8
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_4_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
811041e0:	1007883a 	mov	r3,r2
811041e4:	e0bfff17 	ldw	r2,-4(fp)
811041e8:	10c003c5 	stb	r3,15(r2)
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);

		bStatus = TRUE;
811041ec:	00800044 	movi	r2,1
811041f0:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811041f4:	e0bffd17 	ldw	r2,-12(fp)
}
811041f8:	e037883a 	mov	sp,fp
811041fc:	dfc00117 	ldw	ra,4(sp)
81104200:	df000017 	ldw	fp,0(sp)
81104204:	dec00204 	addi	sp,sp,8
81104208:	f800283a 	ret

8110420c <bDpktGetPacketHeader>:

bool bDpktGetPacketHeader(TDpktChannel *pxDpktCh) {
8110420c:	defffb04 	addi	sp,sp,-20
81104210:	dfc00415 	stw	ra,16(sp)
81104214:	df000315 	stw	fp,12(sp)
81104218:	df000304 	addi	fp,sp,12
8110421c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81104220:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81104224:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
81104228:	e0bfff17 	ldw	r2,-4(fp)
8110422c:	10002026 	beq	r2,zero,811042b0 <bDpktGetPacketHeader+0xa4>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81104230:	e0bfff17 	ldw	r2,-4(fp)
81104234:	10800017 	ldw	r2,0(r2)
81104238:	01400304 	movi	r5,12
8110423c:	1009883a 	mov	r4,r2
81104240:	11046800 	call	81104680 <uliDpktReadReg>
81104244:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_HDR_1_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiLength = (alt_u16)(
81104248:	e0bffe17 	ldw	r2,-8(fp)
8110424c:	1007883a 	mov	r3,r2
81104250:	e0bfff17 	ldw	r2,-4(fp)
81104254:	10c0040d 	sth	r3,16(r2)
				(uliReg & COMM_DATA_PKT_HDR_LENGTH_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiType = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_TYPE_MSK) >> 16);
81104258:	e0bffe17 	ldw	r2,-8(fp)
8110425c:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_HDR_1_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiLength = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_LENGTH_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiType = (alt_u16)(
81104260:	1007883a 	mov	r3,r2
81104264:	e0bfff17 	ldw	r2,-4(fp)
81104268:	10c0048d 	sth	r3,18(r2)
				(uliReg & COMM_DATA_PKT_HDR_TYPE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8110426c:	e0bfff17 	ldw	r2,-4(fp)
81104270:	10800017 	ldw	r2,0(r2)
81104274:	01400344 	movi	r5,13
81104278:	1009883a 	mov	r4,r2
8110427c:	11046800 	call	81104680 <uliDpktReadReg>
81104280:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_HDR_2_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiFrameCounter = (alt_u16)(
81104284:	e0bffe17 	ldw	r2,-8(fp)
81104288:	1007883a 	mov	r3,r2
8110428c:	e0bfff17 	ldw	r2,-4(fp)
81104290:	10c0050d 	sth	r3,20(r2)
				(uliReg & COMM_DATA_PKT_HDR_FRAME_CNT_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiSequenceCounter = (alt_u16)(
				(uliReg & COMM_DATA_PKT_SEQ_CNT_MSK) >> 16);
81104294:	e0bffe17 	ldw	r2,-8(fp)
81104298:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_HDR_2_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiFrameCounter = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_FRAME_CNT_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiSequenceCounter = (alt_u16)(
8110429c:	1007883a 	mov	r3,r2
811042a0:	e0bfff17 	ldw	r2,-4(fp)
811042a4:	10c0058d 	sth	r3,22(r2)
				(uliReg & COMM_DATA_PKT_SEQ_CNT_MSK) >> 16);

		bStatus = TRUE;
811042a8:	00800044 	movi	r2,1
811042ac:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811042b0:	e0bffd17 	ldw	r2,-12(fp)
}
811042b4:	e037883a 	mov	sp,fp
811042b8:	dfc00117 	ldw	ra,4(sp)
811042bc:	df000017 	ldw	fp,0(sp)
811042c0:	dec00204 	addi	sp,sp,8
811042c4:	f800283a 	ret

811042c8 <bDpktSetPixelDelay>:

bool bDpktSetPixelDelay(TDpktChannel *pxDpktCh) {
811042c8:	defffb04 	addi	sp,sp,-20
811042cc:	dfc00415 	stw	ra,16(sp)
811042d0:	df000315 	stw	fp,12(sp)
811042d4:	df000304 	addi	fp,sp,12
811042d8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811042dc:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811042e0:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
811042e4:	e0bfff17 	ldw	r2,-4(fp)
811042e8:	10004126 	beq	r2,zero,811043f0 <bDpktSetPixelDelay+0x128>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
811042ec:	e0bfff17 	ldw	r2,-4(fp)
811042f0:	10800017 	ldw	r2,0(r2)
811042f4:	01400384 	movi	r5,14
811042f8:	1009883a 	mov	r4,r2
811042fc:	11046800 	call	81104680 <uliDpktReadReg>
81104300:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LINE_DLY_MSK);
81104304:	e0bffe17 	ldw	r2,-8(fp)
81104308:	10bfffec 	andhi	r2,r2,65535
8110430c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_LINE_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiLineDelay << 0));
81104310:	e0bfff17 	ldw	r2,-4(fp)
81104314:	1080060b 	ldhu	r2,24(r2)
81104318:	10bfffcc 	andi	r2,r2,65535

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LINE_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_LINE_DLY_MSK
8110431c:	e0fffe17 	ldw	r3,-8(fp)
81104320:	1884b03a 	or	r2,r3,r2
81104324:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiLineDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_1_REG_OFST,
81104328:	e0bfff17 	ldw	r2,-4(fp)
8110432c:	10800017 	ldw	r2,0(r2)
81104330:	e1bffe17 	ldw	r6,-8(fp)
81104334:	01400384 	movi	r5,14
81104338:	1009883a 	mov	r4,r2
8110433c:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81104340:	e0bfff17 	ldw	r2,-4(fp)
81104344:	10800017 	ldw	r2,0(r2)
81104348:	014003c4 	movi	r5,15
8110434c:	1009883a 	mov	r4,r2
81104350:	11046800 	call	81104680 <uliDpktReadReg>
81104354:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_COLUMN_DLY_MSK);
81104358:	e0bffe17 	ldw	r2,-8(fp)
8110435c:	10bfffec 	andhi	r2,r2,65535
81104360:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_COLUMN_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiColumnDelay << 0));
81104364:	e0bfff17 	ldw	r2,-4(fp)
81104368:	1080068b 	ldhu	r2,26(r2)
8110436c:	10bfffcc 	andi	r2,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_COLUMN_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_COLUMN_DLY_MSK
81104370:	e0fffe17 	ldw	r3,-8(fp)
81104374:	1884b03a 	or	r2,r3,r2
81104378:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiColumnDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_2_REG_OFST,
8110437c:	e0bfff17 	ldw	r2,-4(fp)
81104380:	10800017 	ldw	r2,0(r2)
81104384:	e1bffe17 	ldw	r6,-8(fp)
81104388:	014003c4 	movi	r5,15
8110438c:	1009883a 	mov	r4,r2
81104390:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81104394:	e0bfff17 	ldw	r2,-4(fp)
81104398:	10800017 	ldw	r2,0(r2)
8110439c:	01400404 	movi	r5,16
811043a0:	1009883a 	mov	r4,r2
811043a4:	11046800 	call	81104680 <uliDpktReadReg>
811043a8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_ADC_DLY_MSK);
811043ac:	e0bffe17 	ldw	r2,-8(fp)
811043b0:	10bfffec 	andhi	r2,r2,65535
811043b4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_ADC_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiAdcDelay << 0));
811043b8:	e0bfff17 	ldw	r2,-4(fp)
811043bc:	1080070b 	ldhu	r2,28(r2)
811043c0:	10bfffcc 	andi	r2,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_ADC_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_ADC_DLY_MSK
811043c4:	e0fffe17 	ldw	r3,-8(fp)
811043c8:	1884b03a 	or	r2,r3,r2
811043cc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiAdcDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_3_REG_OFST,
811043d0:	e0bfff17 	ldw	r2,-4(fp)
811043d4:	10800017 	ldw	r2,0(r2)
811043d8:	e1bffe17 	ldw	r6,-8(fp)
811043dc:	01400404 	movi	r5,16
811043e0:	1009883a 	mov	r4,r2
811043e4:	11046340 	call	81104634 <vDpktWriteReg>
				uliReg);

		bStatus = TRUE;
811043e8:	00800044 	movi	r2,1
811043ec:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811043f0:	e0bffd17 	ldw	r2,-12(fp)
}
811043f4:	e037883a 	mov	sp,fp
811043f8:	dfc00117 	ldw	ra,4(sp)
811043fc:	df000017 	ldw	fp,0(sp)
81104400:	dec00204 	addi	sp,sp,8
81104404:	f800283a 	ret

81104408 <bDpktGetPixelDelay>:

bool bDpktGetPixelDelay(TDpktChannel *pxDpktCh) {
81104408:	defffb04 	addi	sp,sp,-20
8110440c:	dfc00415 	stw	ra,16(sp)
81104410:	df000315 	stw	fp,12(sp)
81104414:	df000304 	addi	fp,sp,12
81104418:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8110441c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81104420:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
81104424:	e0bfff17 	ldw	r2,-4(fp)
81104428:	10002026 	beq	r2,zero,811044ac <bDpktGetPixelDelay+0xa4>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8110442c:	e0bfff17 	ldw	r2,-4(fp)
81104430:	10800017 	ldw	r2,0(r2)
81104434:	01400384 	movi	r5,14
81104438:	1009883a 	mov	r4,r2
8110443c:	11046800 	call	81104680 <uliDpktReadReg>
81104440:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiLineDelay = (alt_u16)(
81104444:	e0bffe17 	ldw	r2,-8(fp)
81104448:	1007883a 	mov	r3,r2
8110444c:	e0bfff17 	ldw	r2,-4(fp)
81104450:	10c0060d 	sth	r3,24(r2)
				(uliReg & COMM_DATA_PKT_LINE_DLY_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
81104454:	e0bfff17 	ldw	r2,-4(fp)
81104458:	10800017 	ldw	r2,0(r2)
8110445c:	014003c4 	movi	r5,15
81104460:	1009883a 	mov	r4,r2
81104464:	11046800 	call	81104680 <uliDpktReadReg>
81104468:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiColumnDelay = (alt_u16)(
8110446c:	e0bffe17 	ldw	r2,-8(fp)
81104470:	1007883a 	mov	r3,r2
81104474:	e0bfff17 	ldw	r2,-4(fp)
81104478:	10c0068d 	sth	r3,26(r2)
				(uliReg & COMM_DATA_PKT_COLUMN_DLY_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8110447c:	e0bfff17 	ldw	r2,-4(fp)
81104480:	10800017 	ldw	r2,0(r2)
81104484:	01400404 	movi	r5,16
81104488:	1009883a 	mov	r4,r2
8110448c:	11046800 	call	81104680 <uliDpktReadReg>
81104490:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiAdcDelay = (alt_u16)(
81104494:	e0bffe17 	ldw	r2,-8(fp)
81104498:	1007883a 	mov	r3,r2
8110449c:	e0bfff17 	ldw	r2,-4(fp)
811044a0:	10c0070d 	sth	r3,28(r2)
				(uliReg & COMM_DATA_PKT_ADC_DLY_MSK) >> 0);

		bStatus = TRUE;
811044a4:	00800044 	movi	r2,1
811044a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811044ac:	e0bffd17 	ldw	r2,-12(fp)
}
811044b0:	e037883a 	mov	sp,fp
811044b4:	dfc00117 	ldw	ra,4(sp)
811044b8:	df000017 	ldw	fp,0(sp)
811044bc:	dec00204 	addi	sp,sp,8
811044c0:	f800283a 	ret

811044c4 <bDpktInitCh>:

bool bDpktInitCh(TDpktChannel *pxDpktCh, alt_u8 ucCommCh) {
811044c4:	defffb04 	addi	sp,sp,-20
811044c8:	dfc00415 	stw	ra,16(sp)
811044cc:	df000315 	stw	fp,12(sp)
811044d0:	df000304 	addi	fp,sp,12
811044d4:	e13ffe15 	stw	r4,-8(fp)
811044d8:	2805883a 	mov	r2,r5
811044dc:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
811044e0:	e03ffd15 	stw	zero,-12(fp)

	if (pxDpktCh != NULL) {
811044e4:	e0bffe17 	ldw	r2,-8(fp)
811044e8:	10004c26 	beq	r2,zero,8110461c <bDpktInitCh+0x158>
		bStatus = TRUE;
811044ec:	00800044 	movi	r2,1
811044f0:	e0bffd15 	stw	r2,-12(fp)

		switch (ucCommCh) {
811044f4:	e0bfff03 	ldbu	r2,-4(fp)
811044f8:	10c00268 	cmpgeui	r3,r2,9
811044fc:	1800371e 	bne	r3,zero,811045dc <bDpktInitCh+0x118>
81104500:	100690ba 	slli	r3,r2,2
81104504:	00a04434 	movhi	r2,33040
81104508:	10914604 	addi	r2,r2,17688
8110450c:	1885883a 	add	r2,r3,r2
81104510:	10800017 	ldw	r2,0(r2)
81104514:	1000683a 	jmp	r2
81104518:	8110453c 	xorhi	r4,r16,16660
8110451c:	811045dc 	xori	r4,r16,16663
81104520:	81104550 	cmplti	r4,r16,16661
81104524:	81104564 	muli	r4,r16,16661
81104528:	81104578 	rdprs	r4,r16,16661
8110452c:	8110458c 	andi	r4,r16,16662
81104530:	811045a0 	cmpeqi	r4,r16,16662
81104534:	811045b4 	orhi	r4,r16,16662
81104538:	811045c8 	cmpgei	r4,r16,16663
		case eCommSpwCh1:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
8110453c:	e0fffe17 	ldw	r3,-8(fp)
81104540:	00a04834 	movhi	r2,33056
81104544:	108b0004 	addi	r2,r2,11264
81104548:	18800015 	stw	r2,0(r3)
			break;
8110454c:	00002506 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh2:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
81104550:	e0fffe17 	ldw	r3,-8(fp)
81104554:	00a04834 	movhi	r2,33056
81104558:	108a0004 	addi	r2,r2,10240
8110455c:	18800015 	stw	r2,0(r3)
			break;
81104560:	00002006 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh3:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
81104564:	e0fffe17 	ldw	r3,-8(fp)
81104568:	00a04834 	movhi	r2,33056
8110456c:	10890004 	addi	r2,r2,9216
81104570:	18800015 	stw	r2,0(r3)
			break;
81104574:	00001b06 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh4:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
81104578:	e0fffe17 	ldw	r3,-8(fp)
8110457c:	00a04834 	movhi	r2,33056
81104580:	10880004 	addi	r2,r2,8192
81104584:	18800015 	stw	r2,0(r3)
			break;
81104588:	00001606 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh5:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
8110458c:	e0fffe17 	ldw	r3,-8(fp)
81104590:	00a04834 	movhi	r2,33056
81104594:	10870004 	addi	r2,r2,7168
81104598:	18800015 	stw	r2,0(r3)
			break;
8110459c:	00001106 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh6:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
811045a0:	e0fffe17 	ldw	r3,-8(fp)
811045a4:	00a04834 	movhi	r2,33056
811045a8:	10860004 	addi	r2,r2,6144
811045ac:	18800015 	stw	r2,0(r3)
			break;
811045b0:	00000c06 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh7:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
811045b4:	e0fffe17 	ldw	r3,-8(fp)
811045b8:	00a04834 	movhi	r2,33056
811045bc:	10850004 	addi	r2,r2,5120
811045c0:	18800015 	stw	r2,0(r3)
			break;
811045c4:	00000706 	br	811045e4 <bDpktInitCh+0x120>
		case eCommSpwCh8:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
811045c8:	e0fffe17 	ldw	r3,-8(fp)
811045cc:	00a04834 	movhi	r2,33056
811045d0:	10840004 	addi	r2,r2,4096
811045d4:	18800015 	stw	r2,0(r3)
			break;
811045d8:	00000206 	br	811045e4 <bDpktInitCh+0x120>
		default:
			bStatus = FALSE;
811045dc:	e03ffd15 	stw	zero,-12(fp)
			break;
811045e0:	0001883a 	nop
		}

		if (bStatus) {
811045e4:	e0bffd17 	ldw	r2,-12(fp)
811045e8:	10000c26 	beq	r2,zero,8110461c <bDpktInitCh+0x158>
			if (!bDpktGetPacketConfig(pxDpktCh)) {
811045ec:	e13ffe17 	ldw	r4,-8(fp)
811045f0:	11040e80 	call	811040e8 <bDpktGetPacketConfig>
811045f4:	1000011e 	bne	r2,zero,811045fc <bDpktInitCh+0x138>
				bStatus = FALSE;
811045f8:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bDpktGetPacketHeader(pxDpktCh)) {
811045fc:	e13ffe17 	ldw	r4,-8(fp)
81104600:	110420c0 	call	8110420c <bDpktGetPacketHeader>
81104604:	1000011e 	bne	r2,zero,8110460c <bDpktInitCh+0x148>
				bStatus = FALSE;
81104608:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bDpktGetPixelDelay(pxDpktCh)) {
8110460c:	e13ffe17 	ldw	r4,-8(fp)
81104610:	11044080 	call	81104408 <bDpktGetPixelDelay>
81104614:	1000011e 	bne	r2,zero,8110461c <bDpktInitCh+0x158>
				bStatus = FALSE;
81104618:	e03ffd15 	stw	zero,-12(fp)
			}
		}
	}
	return bStatus;
8110461c:	e0bffd17 	ldw	r2,-12(fp)
}
81104620:	e037883a 	mov	sp,fp
81104624:	dfc00117 	ldw	ra,4(sp)
81104628:	df000017 	ldw	fp,0(sp)
8110462c:	dec00204 	addi	sp,sp,8
81104630:	f800283a 	ret

81104634 <vDpktWriteReg>:
//! [public functions]

//! [private functions]
static void vDpktWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
81104634:	defffc04 	addi	sp,sp,-16
81104638:	df000315 	stw	fp,12(sp)
8110463c:	df000304 	addi	fp,sp,12
81104640:	e13ffd15 	stw	r4,-12(fp)
81104644:	e17ffe15 	stw	r5,-8(fp)
81104648:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8110464c:	e0bffe17 	ldw	r2,-8(fp)
81104650:	1085883a 	add	r2,r2,r2
81104654:	1085883a 	add	r2,r2,r2
81104658:	1007883a 	mov	r3,r2
8110465c:	e0bffd17 	ldw	r2,-12(fp)
81104660:	10c5883a 	add	r2,r2,r3
81104664:	e0ffff17 	ldw	r3,-4(fp)
81104668:	10c00015 	stw	r3,0(r2)
}
8110466c:	0001883a 	nop
81104670:	e037883a 	mov	sp,fp
81104674:	df000017 	ldw	fp,0(sp)
81104678:	dec00104 	addi	sp,sp,4
8110467c:	f800283a 	ret

81104680 <uliDpktReadReg>:

static alt_u32 uliDpktReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
81104680:	defffc04 	addi	sp,sp,-16
81104684:	df000315 	stw	fp,12(sp)
81104688:	df000304 	addi	fp,sp,12
8110468c:	e13ffe15 	stw	r4,-8(fp)
81104690:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
81104694:	e0bfff17 	ldw	r2,-4(fp)
81104698:	1085883a 	add	r2,r2,r2
8110469c:	1085883a 	add	r2,r2,r2
811046a0:	1007883a 	mov	r3,r2
811046a4:	e0bffe17 	ldw	r2,-8(fp)
811046a8:	10c5883a 	add	r2,r2,r3
811046ac:	10800017 	ldw	r2,0(r2)
811046b0:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
811046b4:	e0bffd17 	ldw	r2,-12(fp)
}
811046b8:	e037883a 	mov	sp,fp
811046bc:	df000017 	ldw	fp,0(sp)
811046c0:	dec00104 	addi	sp,sp,4
811046c4:	f800283a 	ret

811046c8 <vFeebCh1HandleIrq>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vFeebCh1HandleIrq(void* pvContext) {
811046c8:	defffc04 	addi	sp,sp,-16
811046cc:	dfc00315 	stw	ra,12(sp)
811046d0:	df000215 	stw	fp,8(sp)
811046d4:	df000204 	addi	fp,sp,8
811046d8:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
811046dc:	e0bfff17 	ldw	r2,-4(fp)
811046e0:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh1IrqFlagClrBufferEmpty();
811046e4:	11048880 	call	81104888 <vFeebCh1IrqFlagClrBufferEmpty>
}
811046e8:	0001883a 	nop
811046ec:	e037883a 	mov	sp,fp
811046f0:	dfc00117 	ldw	ra,4(sp)
811046f4:	df000017 	ldw	fp,0(sp)
811046f8:	dec00204 	addi	sp,sp,8
811046fc:	f800283a 	ret

81104700 <vFeebCh2HandleIrq>:

void vFeebCh2HandleIrq(void* pvContext) {
81104700:	defffc04 	addi	sp,sp,-16
81104704:	dfc00315 	stw	ra,12(sp)
81104708:	df000215 	stw	fp,8(sp)
8110470c:	df000204 	addi	fp,sp,8
81104710:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
81104714:	e0bfff17 	ldw	r2,-4(fp)
81104718:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh2IrqFlagClrBufferEmpty();
8110471c:	11048c40 	call	811048c4 <vFeebCh2IrqFlagClrBufferEmpty>
}
81104720:	0001883a 	nop
81104724:	e037883a 	mov	sp,fp
81104728:	dfc00117 	ldw	ra,4(sp)
8110472c:	df000017 	ldw	fp,0(sp)
81104730:	dec00204 	addi	sp,sp,8
81104734:	f800283a 	ret

81104738 <vFeebCh3HandleIrq>:

void vFeebCh3HandleIrq(void* pvContext) {
81104738:	defffc04 	addi	sp,sp,-16
8110473c:	dfc00315 	stw	ra,12(sp)
81104740:	df000215 	stw	fp,8(sp)
81104744:	df000204 	addi	fp,sp,8
81104748:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
8110474c:	e0bfff17 	ldw	r2,-4(fp)
81104750:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh3IrqFlagClrBufferEmpty();
81104754:	11049000 	call	81104900 <vFeebCh3IrqFlagClrBufferEmpty>
}
81104758:	0001883a 	nop
8110475c:	e037883a 	mov	sp,fp
81104760:	dfc00117 	ldw	ra,4(sp)
81104764:	df000017 	ldw	fp,0(sp)
81104768:	dec00204 	addi	sp,sp,8
8110476c:	f800283a 	ret

81104770 <vFeebCh4HandleIrq>:

void vFeebCh4HandleIrq(void* pvContext) {
81104770:	defffc04 	addi	sp,sp,-16
81104774:	dfc00315 	stw	ra,12(sp)
81104778:	df000215 	stw	fp,8(sp)
8110477c:	df000204 	addi	fp,sp,8
81104780:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
81104784:	e0bfff17 	ldw	r2,-4(fp)
81104788:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh4IrqFlagClrBufferEmpty();
8110478c:	110493c0 	call	8110493c <vFeebCh4IrqFlagClrBufferEmpty>
}
81104790:	0001883a 	nop
81104794:	e037883a 	mov	sp,fp
81104798:	dfc00117 	ldw	ra,4(sp)
8110479c:	df000017 	ldw	fp,0(sp)
811047a0:	dec00204 	addi	sp,sp,8
811047a4:	f800283a 	ret

811047a8 <vFeebCh5HandleIrq>:

void vFeebCh5HandleIrq(void* pvContext) {
811047a8:	defffc04 	addi	sp,sp,-16
811047ac:	dfc00315 	stw	ra,12(sp)
811047b0:	df000215 	stw	fp,8(sp)
811047b4:	df000204 	addi	fp,sp,8
811047b8:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
811047bc:	e0bfff17 	ldw	r2,-4(fp)
811047c0:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh5IrqFlagClrBufferEmpty();
811047c4:	11049780 	call	81104978 <vFeebCh5IrqFlagClrBufferEmpty>
}
811047c8:	0001883a 	nop
811047cc:	e037883a 	mov	sp,fp
811047d0:	dfc00117 	ldw	ra,4(sp)
811047d4:	df000017 	ldw	fp,0(sp)
811047d8:	dec00204 	addi	sp,sp,8
811047dc:	f800283a 	ret

811047e0 <vFeebCh6HandleIrq>:

void vFeebCh6HandleIrq(void* pvContext) {
811047e0:	defffc04 	addi	sp,sp,-16
811047e4:	dfc00315 	stw	ra,12(sp)
811047e8:	df000215 	stw	fp,8(sp)
811047ec:	df000204 	addi	fp,sp,8
811047f0:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
811047f4:	e0bfff17 	ldw	r2,-4(fp)
811047f8:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	vFeebCh6IrqFlagClrBufferEmpty();
811047fc:	11049b40 	call	811049b4 <vFeebCh6IrqFlagClrBufferEmpty>
}
81104800:	0001883a 	nop
81104804:	e037883a 	mov	sp,fp
81104808:	dfc00117 	ldw	ra,4(sp)
8110480c:	df000017 	ldw	fp,0(sp)
81104810:	dec00204 	addi	sp,sp,8
81104814:	f800283a 	ret

81104818 <vFeebCh7HandleIrq>:

void vFeebCh7HandleIrq(void* pvContext) {
81104818:	defffc04 	addi	sp,sp,-16
8110481c:	dfc00315 	stw	ra,12(sp)
81104820:	df000215 	stw	fp,8(sp)
81104824:	df000204 	addi	fp,sp,8
81104828:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
8110482c:	e0bfff17 	ldw	r2,-4(fp)
81104830:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh7IrqFlagClrBufferEmpty();
81104834:	11049f00 	call	811049f0 <vFeebCh7IrqFlagClrBufferEmpty>
}
81104838:	0001883a 	nop
8110483c:	e037883a 	mov	sp,fp
81104840:	dfc00117 	ldw	ra,4(sp)
81104844:	df000017 	ldw	fp,0(sp)
81104848:	dec00204 	addi	sp,sp,8
8110484c:	f800283a 	ret

81104850 <vFeebCh8HandleIrq>:

void vFeebCh8HandleIrq(void* pvContext) {
81104850:	defffc04 	addi	sp,sp,-16
81104854:	dfc00315 	stw	ra,12(sp)
81104858:	df000215 	stw	fp,8(sp)
8110485c:	df000204 	addi	fp,sp,8
81104860:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
81104864:	e0bfff17 	ldw	r2,-4(fp)
81104868:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vFeebCh8IrqFlagClrBufferEmpty();
8110486c:	1104a2c0 	call	81104a2c <vFeebCh8IrqFlagClrBufferEmpty>
}
81104870:	0001883a 	nop
81104874:	e037883a 	mov	sp,fp
81104878:	dfc00117 	ldw	ra,4(sp)
8110487c:	df000017 	ldw	fp,0(sp)
81104880:	dec00204 	addi	sp,sp,8
81104884:	f800283a 	ret

81104888 <vFeebCh1IrqFlagClrBufferEmpty>:

void vFeebCh1IrqFlagClrBufferEmpty(void) {
81104888:	defffe04 	addi	sp,sp,-8
8110488c:	dfc00115 	stw	ra,4(sp)
81104890:	df000015 	stw	fp,0(sp)
81104894:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
81104898:	01804004 	movi	r6,256
8110489c:	014004c4 	movi	r5,19
811048a0:	01204834 	movhi	r4,33056
811048a4:	210b0004 	addi	r4,r4,11264
811048a8:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
811048ac:	0001883a 	nop
811048b0:	e037883a 	mov	sp,fp
811048b4:	dfc00117 	ldw	ra,4(sp)
811048b8:	df000017 	ldw	fp,0(sp)
811048bc:	dec00204 	addi	sp,sp,8
811048c0:	f800283a 	ret

811048c4 <vFeebCh2IrqFlagClrBufferEmpty>:

void vFeebCh2IrqFlagClrBufferEmpty(void) {
811048c4:	defffe04 	addi	sp,sp,-8
811048c8:	dfc00115 	stw	ra,4(sp)
811048cc:	df000015 	stw	fp,0(sp)
811048d0:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
811048d4:	01804004 	movi	r6,256
811048d8:	014004c4 	movi	r5,19
811048dc:	01204834 	movhi	r4,33056
811048e0:	210a0004 	addi	r4,r4,10240
811048e4:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
811048e8:	0001883a 	nop
811048ec:	e037883a 	mov	sp,fp
811048f0:	dfc00117 	ldw	ra,4(sp)
811048f4:	df000017 	ldw	fp,0(sp)
811048f8:	dec00204 	addi	sp,sp,8
811048fc:	f800283a 	ret

81104900 <vFeebCh3IrqFlagClrBufferEmpty>:

void vFeebCh3IrqFlagClrBufferEmpty(void) {
81104900:	defffe04 	addi	sp,sp,-8
81104904:	dfc00115 	stw	ra,4(sp)
81104908:	df000015 	stw	fp,0(sp)
8110490c:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
81104910:	01804004 	movi	r6,256
81104914:	014004c4 	movi	r5,19
81104918:	01204834 	movhi	r4,33056
8110491c:	21090004 	addi	r4,r4,9216
81104920:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
81104924:	0001883a 	nop
81104928:	e037883a 	mov	sp,fp
8110492c:	dfc00117 	ldw	ra,4(sp)
81104930:	df000017 	ldw	fp,0(sp)
81104934:	dec00204 	addi	sp,sp,8
81104938:	f800283a 	ret

8110493c <vFeebCh4IrqFlagClrBufferEmpty>:

void vFeebCh4IrqFlagClrBufferEmpty(void) {
8110493c:	defffe04 	addi	sp,sp,-8
81104940:	dfc00115 	stw	ra,4(sp)
81104944:	df000015 	stw	fp,0(sp)
81104948:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
8110494c:	01804004 	movi	r6,256
81104950:	014004c4 	movi	r5,19
81104954:	01204834 	movhi	r4,33056
81104958:	21080004 	addi	r4,r4,8192
8110495c:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
81104960:	0001883a 	nop
81104964:	e037883a 	mov	sp,fp
81104968:	dfc00117 	ldw	ra,4(sp)
8110496c:	df000017 	ldw	fp,0(sp)
81104970:	dec00204 	addi	sp,sp,8
81104974:	f800283a 	ret

81104978 <vFeebCh5IrqFlagClrBufferEmpty>:

void vFeebCh5IrqFlagClrBufferEmpty(void) {
81104978:	defffe04 	addi	sp,sp,-8
8110497c:	dfc00115 	stw	ra,4(sp)
81104980:	df000015 	stw	fp,0(sp)
81104984:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
81104988:	01804004 	movi	r6,256
8110498c:	014004c4 	movi	r5,19
81104990:	01204834 	movhi	r4,33056
81104994:	21070004 	addi	r4,r4,7168
81104998:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
8110499c:	0001883a 	nop
811049a0:	e037883a 	mov	sp,fp
811049a4:	dfc00117 	ldw	ra,4(sp)
811049a8:	df000017 	ldw	fp,0(sp)
811049ac:	dec00204 	addi	sp,sp,8
811049b0:	f800283a 	ret

811049b4 <vFeebCh6IrqFlagClrBufferEmpty>:

void vFeebCh6IrqFlagClrBufferEmpty(void) {
811049b4:	defffe04 	addi	sp,sp,-8
811049b8:	dfc00115 	stw	ra,4(sp)
811049bc:	df000015 	stw	fp,0(sp)
811049c0:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
811049c4:	01804004 	movi	r6,256
811049c8:	014004c4 	movi	r5,19
811049cc:	01204834 	movhi	r4,33056
811049d0:	21060004 	addi	r4,r4,6144
811049d4:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
811049d8:	0001883a 	nop
811049dc:	e037883a 	mov	sp,fp
811049e0:	dfc00117 	ldw	ra,4(sp)
811049e4:	df000017 	ldw	fp,0(sp)
811049e8:	dec00204 	addi	sp,sp,8
811049ec:	f800283a 	ret

811049f0 <vFeebCh7IrqFlagClrBufferEmpty>:

void vFeebCh7IrqFlagClrBufferEmpty(void) {
811049f0:	defffe04 	addi	sp,sp,-8
811049f4:	dfc00115 	stw	ra,4(sp)
811049f8:	df000015 	stw	fp,0(sp)
811049fc:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
81104a00:	01804004 	movi	r6,256
81104a04:	014004c4 	movi	r5,19
81104a08:	01204834 	movhi	r4,33056
81104a0c:	21050004 	addi	r4,r4,5120
81104a10:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
81104a14:	0001883a 	nop
81104a18:	e037883a 	mov	sp,fp
81104a1c:	dfc00117 	ldw	ra,4(sp)
81104a20:	df000017 	ldw	fp,0(sp)
81104a24:	dec00204 	addi	sp,sp,8
81104a28:	f800283a 	ret

81104a2c <vFeebCh8IrqFlagClrBufferEmpty>:

void vFeebCh8IrqFlagClrBufferEmpty(void) {
81104a2c:	defffe04 	addi	sp,sp,-8
81104a30:	dfc00115 	stw	ra,4(sp)
81104a34:	df000015 	stw	fp,0(sp)
81104a38:	d839883a 	mov	fp,sp
	vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
81104a3c:	01804004 	movi	r6,256
81104a40:	014004c4 	movi	r5,19
81104a44:	01204834 	movhi	r4,33056
81104a48:	21040004 	addi	r4,r4,4096
81104a4c:	11055140 	call	81105514 <vFeebWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_BUFF_EPY_FLG_CLR_MSK);
}
81104a50:	0001883a 	nop
81104a54:	e037883a 	mov	sp,fp
81104a58:	dfc00117 	ldw	ra,4(sp)
81104a5c:	df000017 	ldw	fp,0(sp)
81104a60:	dec00204 	addi	sp,sp,8
81104a64:	f800283a 	ret

81104a68 <bFeebCh1IrqFlagBufferEmpty>:

bool bFeebCh1IrqFlagBufferEmpty(void) {
81104a68:	defffd04 	addi	sp,sp,-12
81104a6c:	dfc00215 	stw	ra,8(sp)
81104a70:	df000115 	stw	fp,4(sp)
81104a74:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
81104a78:	01400484 	movi	r5,18
81104a7c:	01204834 	movhi	r4,33056
81104a80:	210b0004 	addi	r4,r4,11264
81104a84:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104a88:	1080400c 	andi	r2,r2,256
}

bool bFeebCh1IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
81104a8c:	10000326 	beq	r2,zero,81104a9c <bFeebCh1IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104a90:	00800044 	movi	r2,1
81104a94:	e0bfff15 	stw	r2,-4(fp)
81104a98:	00000106 	br	81104aa0 <bFeebCh1IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104a9c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104aa0:	e0bfff17 	ldw	r2,-4(fp)
}
81104aa4:	e037883a 	mov	sp,fp
81104aa8:	dfc00117 	ldw	ra,4(sp)
81104aac:	df000017 	ldw	fp,0(sp)
81104ab0:	dec00204 	addi	sp,sp,8
81104ab4:	f800283a 	ret

81104ab8 <bFeebCh2IrqFlagBufferEmpty>:

bool bFeebCh2IrqFlagBufferEmpty(void) {
81104ab8:	defffd04 	addi	sp,sp,-12
81104abc:	dfc00215 	stw	ra,8(sp)
81104ac0:	df000115 	stw	fp,4(sp)
81104ac4:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
81104ac8:	01400484 	movi	r5,18
81104acc:	01204834 	movhi	r4,33056
81104ad0:	210a0004 	addi	r4,r4,10240
81104ad4:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104ad8:	1080400c 	andi	r2,r2,256
}

bool bFeebCh2IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
81104adc:	10000326 	beq	r2,zero,81104aec <bFeebCh2IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104ae0:	00800044 	movi	r2,1
81104ae4:	e0bfff15 	stw	r2,-4(fp)
81104ae8:	00000106 	br	81104af0 <bFeebCh2IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104aec:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104af0:	e0bfff17 	ldw	r2,-4(fp)
}
81104af4:	e037883a 	mov	sp,fp
81104af8:	dfc00117 	ldw	ra,4(sp)
81104afc:	df000017 	ldw	fp,0(sp)
81104b00:	dec00204 	addi	sp,sp,8
81104b04:	f800283a 	ret

81104b08 <bFeebCh3IrqFlagBufferEmpty>:

bool bFeebCh3IrqFlagBufferEmpty(void) {
81104b08:	defffd04 	addi	sp,sp,-12
81104b0c:	dfc00215 	stw	ra,8(sp)
81104b10:	df000115 	stw	fp,4(sp)
81104b14:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
81104b18:	01400484 	movi	r5,18
81104b1c:	01204834 	movhi	r4,33056
81104b20:	21090004 	addi	r4,r4,9216
81104b24:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104b28:	1080400c 	andi	r2,r2,256
}

bool bFeebCh3IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
81104b2c:	10000326 	beq	r2,zero,81104b3c <bFeebCh3IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104b30:	00800044 	movi	r2,1
81104b34:	e0bfff15 	stw	r2,-4(fp)
81104b38:	00000106 	br	81104b40 <bFeebCh3IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104b3c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104b40:	e0bfff17 	ldw	r2,-4(fp)
}
81104b44:	e037883a 	mov	sp,fp
81104b48:	dfc00117 	ldw	ra,4(sp)
81104b4c:	df000017 	ldw	fp,0(sp)
81104b50:	dec00204 	addi	sp,sp,8
81104b54:	f800283a 	ret

81104b58 <bFeebCh4IrqFlagBufferEmpty>:

bool bFeebCh4IrqFlagBufferEmpty(void) {
81104b58:	defffd04 	addi	sp,sp,-12
81104b5c:	dfc00215 	stw	ra,8(sp)
81104b60:	df000115 	stw	fp,4(sp)
81104b64:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
81104b68:	01400484 	movi	r5,18
81104b6c:	01204834 	movhi	r4,33056
81104b70:	21080004 	addi	r4,r4,8192
81104b74:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104b78:	1080400c 	andi	r2,r2,256
}

bool bFeebCh4IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
81104b7c:	10000326 	beq	r2,zero,81104b8c <bFeebCh4IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104b80:	00800044 	movi	r2,1
81104b84:	e0bfff15 	stw	r2,-4(fp)
81104b88:	00000106 	br	81104b90 <bFeebCh4IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104b8c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104b90:	e0bfff17 	ldw	r2,-4(fp)
}
81104b94:	e037883a 	mov	sp,fp
81104b98:	dfc00117 	ldw	ra,4(sp)
81104b9c:	df000017 	ldw	fp,0(sp)
81104ba0:	dec00204 	addi	sp,sp,8
81104ba4:	f800283a 	ret

81104ba8 <bFeebCh5IrqFlagBufferEmpty>:

bool bFeebCh5IrqFlagBufferEmpty(void) {
81104ba8:	defffd04 	addi	sp,sp,-12
81104bac:	dfc00215 	stw	ra,8(sp)
81104bb0:	df000115 	stw	fp,4(sp)
81104bb4:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
81104bb8:	01400484 	movi	r5,18
81104bbc:	01204834 	movhi	r4,33056
81104bc0:	21070004 	addi	r4,r4,7168
81104bc4:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104bc8:	1080400c 	andi	r2,r2,256
}

bool bFeebCh5IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
81104bcc:	10000326 	beq	r2,zero,81104bdc <bFeebCh5IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104bd0:	00800044 	movi	r2,1
81104bd4:	e0bfff15 	stw	r2,-4(fp)
81104bd8:	00000106 	br	81104be0 <bFeebCh5IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104bdc:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104be0:	e0bfff17 	ldw	r2,-4(fp)
}
81104be4:	e037883a 	mov	sp,fp
81104be8:	dfc00117 	ldw	ra,4(sp)
81104bec:	df000017 	ldw	fp,0(sp)
81104bf0:	dec00204 	addi	sp,sp,8
81104bf4:	f800283a 	ret

81104bf8 <bFeebCh6IrqFlagBufferEmpty>:

bool bFeebCh6IrqFlagBufferEmpty(void) {
81104bf8:	defffd04 	addi	sp,sp,-12
81104bfc:	dfc00215 	stw	ra,8(sp)
81104c00:	df000115 	stw	fp,4(sp)
81104c04:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
81104c08:	01400484 	movi	r5,18
81104c0c:	01204834 	movhi	r4,33056
81104c10:	21060004 	addi	r4,r4,6144
81104c14:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104c18:	1080400c 	andi	r2,r2,256
}

bool bFeebCh6IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
81104c1c:	10000326 	beq	r2,zero,81104c2c <bFeebCh6IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104c20:	00800044 	movi	r2,1
81104c24:	e0bfff15 	stw	r2,-4(fp)
81104c28:	00000106 	br	81104c30 <bFeebCh6IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104c2c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104c30:	e0bfff17 	ldw	r2,-4(fp)
}
81104c34:	e037883a 	mov	sp,fp
81104c38:	dfc00117 	ldw	ra,4(sp)
81104c3c:	df000017 	ldw	fp,0(sp)
81104c40:	dec00204 	addi	sp,sp,8
81104c44:	f800283a 	ret

81104c48 <bFeebCh7IrqFlagBufferEmpty>:

bool bFeebCh7IrqFlagBufferEmpty(void) {
81104c48:	defffd04 	addi	sp,sp,-12
81104c4c:	dfc00215 	stw	ra,8(sp)
81104c50:	df000115 	stw	fp,4(sp)
81104c54:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
81104c58:	01400484 	movi	r5,18
81104c5c:	01204834 	movhi	r4,33056
81104c60:	21050004 	addi	r4,r4,5120
81104c64:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104c68:	1080400c 	andi	r2,r2,256
}

bool bFeebCh7IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
81104c6c:	10000326 	beq	r2,zero,81104c7c <bFeebCh7IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104c70:	00800044 	movi	r2,1
81104c74:	e0bfff15 	stw	r2,-4(fp)
81104c78:	00000106 	br	81104c80 <bFeebCh7IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104c7c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104c80:	e0bfff17 	ldw	r2,-4(fp)
}
81104c84:	e037883a 	mov	sp,fp
81104c88:	dfc00117 	ldw	ra,4(sp)
81104c8c:	df000017 	ldw	fp,0(sp)
81104c90:	dec00204 	addi	sp,sp,8
81104c94:	f800283a 	ret

81104c98 <bFeebCh8IrqFlagBufferEmpty>:

bool bFeebCh8IrqFlagBufferEmpty(void) {
81104c98:	defffd04 	addi	sp,sp,-12
81104c9c:	dfc00215 	stw	ra,8(sp)
81104ca0:	df000115 	stw	fp,4(sp)
81104ca4:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
81104ca8:	01400484 	movi	r5,18
81104cac:	01204834 	movhi	r4,33056
81104cb0:	21040004 	addi	r4,r4,4096
81104cb4:	11055600 	call	81105560 <uliFeebReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
81104cb8:	1080400c 	andi	r2,r2,256
}

bool bFeebCh8IrqFlagBufferEmpty(void) {
	bool bFlag;

	if (uliFeebReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
81104cbc:	10000326 	beq	r2,zero,81104ccc <bFeebCh8IrqFlagBufferEmpty+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_BUFF_EPY_FLG_MSK) {
		bFlag = TRUE;
81104cc0:	00800044 	movi	r2,1
81104cc4:	e0bfff15 	stw	r2,-4(fp)
81104cc8:	00000106 	br	81104cd0 <bFeebCh8IrqFlagBufferEmpty+0x38>
	} else {
		bFlag = FALSE;
81104ccc:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81104cd0:	e0bfff17 	ldw	r2,-4(fp)
}
81104cd4:	e037883a 	mov	sp,fp
81104cd8:	dfc00117 	ldw	ra,4(sp)
81104cdc:	df000017 	ldw	fp,0(sp)
81104ce0:	dec00204 	addi	sp,sp,8
81104ce4:	f800283a 	ret

81104ce8 <vFeebInitIrq>:

void vFeebInitIrq(alt_u8 ucCommCh) {
81104ce8:	defffc04 	addi	sp,sp,-16
81104cec:	dfc00315 	stw	ra,12(sp)
81104cf0:	df000215 	stw	fp,8(sp)
81104cf4:	df000204 	addi	fp,sp,8
81104cf8:	2005883a 	mov	r2,r4
81104cfc:	e0bfff05 	stb	r2,-4(fp)
	void* pvHoldContext;
	switch (ucCommCh) {
81104d00:	e0bfff03 	ldbu	r2,-4(fp)
81104d04:	10c00268 	cmpgeui	r3,r2,9
81104d08:	18004f1e 	bne	r3,zero,81104e48 <vFeebInitIrq+0x160>
81104d0c:	100690ba 	slli	r3,r2,2
81104d10:	00a04434 	movhi	r2,33040
81104d14:	10934904 	addi	r2,r2,19748
81104d18:	1885883a 	add	r2,r3,r2
81104d1c:	10800017 	ldw	r2,0(r2)
81104d20:	1000683a 	jmp	r2
81104d24:	81104d48 	cmpgei	r4,r16,16693
81104d28:	81104e48 	cmpgei	r4,r16,16697
81104d2c:	81104d68 	cmpgeui	r4,r16,16693
81104d30:	81104d88 	cmpgei	r4,r16,16694
81104d34:	81104da8 	cmpgeui	r4,r16,16694
81104d38:	81104dc8 	cmpgei	r4,r16,16695
81104d3c:	81104de8 	cmpgeui	r4,r16,16695
81104d40:	81104e08 	cmpgei	r4,r16,16696
81104d44:	81104e28 	cmpgeui	r4,r16,16696
	case eCommSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
81104d48:	d0a01a04 	addi	r2,gp,-32664
81104d4c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_1_BUFFERS_IRQ, pvHoldContext,
81104d50:	01a04434 	movhi	r6,33040
81104d54:	3191b204 	addi	r6,r6,18120
81104d58:	e17ffe17 	ldw	r5,-8(fp)
81104d5c:	01000584 	movi	r4,22
81104d60:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh1HandleIrq);
		break;
81104d64:	00003806 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
81104d68:	d0a01b04 	addi	r2,gp,-32660
81104d6c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_2_BUFFERS_IRQ, pvHoldContext,
81104d70:	01a04434 	movhi	r6,33040
81104d74:	3191c004 	addi	r6,r6,18176
81104d78:	e17ffe17 	ldw	r5,-8(fp)
81104d7c:	01000504 	movi	r4,20
81104d80:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh2HandleIrq);
		break;
81104d84:	00003006 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
81104d88:	d0a01c04 	addi	r2,gp,-32656
81104d8c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_3_BUFFERS_IRQ, pvHoldContext,
81104d90:	01a04434 	movhi	r6,33040
81104d94:	3191ce04 	addi	r6,r6,18232
81104d98:	e17ffe17 	ldw	r5,-8(fp)
81104d9c:	01000484 	movi	r4,18
81104da0:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh3HandleIrq);
		break;
81104da4:	00002806 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
81104da8:	d0a01d04 	addi	r2,gp,-32652
81104dac:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_4_BUFFERS_IRQ, pvHoldContext,
81104db0:	01a04434 	movhi	r6,33040
81104db4:	3191dc04 	addi	r6,r6,18288
81104db8:	e17ffe17 	ldw	r5,-8(fp)
81104dbc:	01000404 	movi	r4,16
81104dc0:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh4HandleIrq);
		break;
81104dc4:	00002006 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
81104dc8:	d0a01e04 	addi	r2,gp,-32648
81104dcc:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_5_BUFFERS_IRQ, pvHoldContext,
81104dd0:	01a04434 	movhi	r6,33040
81104dd4:	3191ea04 	addi	r6,r6,18344
81104dd8:	e17ffe17 	ldw	r5,-8(fp)
81104ddc:	01000204 	movi	r4,8
81104de0:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh5HandleIrq);
		break;
81104de4:	00001806 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
81104de8:	d0a01f04 	addi	r2,gp,-32644
81104dec:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_6_BUFFERS_IRQ, pvHoldContext,
81104df0:	01a04434 	movhi	r6,33040
81104df4:	3191f804 	addi	r6,r6,18400
81104df8:	e17ffe17 	ldw	r5,-8(fp)
81104dfc:	01000184 	movi	r4,6
81104e00:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh6HandleIrq);
		break;
81104e04:	00001006 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
81104e08:	d0a02004 	addi	r2,gp,-32640
81104e0c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_7_BUFFERS_IRQ, pvHoldContext,
81104e10:	01a04434 	movhi	r6,33040
81104e14:	31920604 	addi	r6,r6,18456
81104e18:	e17ffe17 	ldw	r5,-8(fp)
81104e1c:	01000144 	movi	r4,5
81104e20:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh7HandleIrq);
		break;
81104e24:	00000806 	br	81104e48 <vFeebInitIrq+0x160>
	case eCommSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
81104e28:	d0a02104 	addi	r2,gp,-32636
81104e2c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_8_BUFFERS_IRQ, pvHoldContext,
81104e30:	01a04434 	movhi	r6,33040
81104e34:	31921404 	addi	r6,r6,18512
81104e38:	e17ffe17 	ldw	r5,-8(fp)
81104e3c:	01000084 	movi	r4,2
81104e40:	111f9a80 	call	8111f9a8 <alt_irq_register>
				vFeebCh8HandleIrq);
		break;
81104e44:	0001883a 	nop
	}
}
81104e48:	0001883a 	nop
81104e4c:	e037883a 	mov	sp,fp
81104e50:	dfc00117 	ldw	ra,4(sp)
81104e54:	df000017 	ldw	fp,0(sp)
81104e58:	dec00204 	addi	sp,sp,8
81104e5c:	f800283a 	ret

81104e60 <bFeebSetIrqControl>:

bool bFeebSetIrqControl(TFeebChannel *pxFeebCh) {
81104e60:	defffb04 	addi	sp,sp,-20
81104e64:	dfc00415 	stw	ra,16(sp)
81104e68:	df000315 	stw	fp,12(sp)
81104e6c:	df000304 	addi	fp,sp,12
81104e70:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81104e74:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81104e78:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
81104e7c:	e0bfff17 	ldw	r2,-4(fp)
81104e80:	10002426 	beq	r2,zero,81104f14 <bFeebSetIrqControl+0xb4>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81104e84:	e0bfff17 	ldw	r2,-4(fp)
81104e88:	10800017 	ldw	r2,0(r2)
81104e8c:	01400444 	movi	r5,17
81104e90:	1009883a 	mov	r4,r2
81104e94:	11055600 	call	81105560 <uliFeebReadReg>
81104e98:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (pxFeebCh->xIrqControl.bLeftBufferEmptyEn) {
81104e9c:	e0bfff17 	ldw	r2,-4(fp)
81104ea0:	10800217 	ldw	r2,8(r2)
81104ea4:	10000426 	beq	r2,zero,81104eb8 <bFeebSetIrqControl+0x58>
			uliReg |= COMM_IRQ_LEFT_BUFF_EPY_EN_MSK;
81104ea8:	e0bffe17 	ldw	r2,-8(fp)
81104eac:	10808014 	ori	r2,r2,512
81104eb0:	e0bffe15 	stw	r2,-8(fp)
81104eb4:	00000406 	br	81104ec8 <bFeebSetIrqControl+0x68>
		} else {
			uliReg &= (~COMM_IRQ_LEFT_BUFF_EPY_EN_MSK);
81104eb8:	e0fffe17 	ldw	r3,-8(fp)
81104ebc:	00bf7fc4 	movi	r2,-513
81104ec0:	1884703a 	and	r2,r3,r2
81104ec4:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxFeebCh->xIrqControl.bRightBufferEmptyEn) {
81104ec8:	e0bfff17 	ldw	r2,-4(fp)
81104ecc:	10800317 	ldw	r2,12(r2)
81104ed0:	10000426 	beq	r2,zero,81104ee4 <bFeebSetIrqControl+0x84>
			uliReg |= COMM_IRQ_RIGH_BUFF_EPY_EN_MSK;
81104ed4:	e0bffe17 	ldw	r2,-8(fp)
81104ed8:	10804014 	ori	r2,r2,256
81104edc:	e0bffe15 	stw	r2,-8(fp)
81104ee0:	00000406 	br	81104ef4 <bFeebSetIrqControl+0x94>
		} else {
			uliReg &= (~COMM_IRQ_RIGH_BUFF_EPY_EN_MSK);
81104ee4:	e0fffe17 	ldw	r3,-8(fp)
81104ee8:	00bfbfc4 	movi	r2,-257
81104eec:	1884703a 	and	r2,r3,r2
81104ef0:	e0bffe15 	stw	r2,-8(fp)
		}

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_IRQ_CONTROL_REG_OFST,
81104ef4:	e0bfff17 	ldw	r2,-4(fp)
81104ef8:	10800017 	ldw	r2,0(r2)
81104efc:	e1bffe17 	ldw	r6,-8(fp)
81104f00:	01400444 	movi	r5,17
81104f04:	1009883a 	mov	r4,r2
81104f08:	11055140 	call	81105514 <vFeebWriteReg>
				uliReg);
		bStatus = TRUE;
81104f0c:	00800044 	movi	r2,1
81104f10:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81104f14:	e0bffd17 	ldw	r2,-12(fp)
}
81104f18:	e037883a 	mov	sp,fp
81104f1c:	dfc00117 	ldw	ra,4(sp)
81104f20:	df000017 	ldw	fp,0(sp)
81104f24:	dec00204 	addi	sp,sp,8
81104f28:	f800283a 	ret

81104f2c <bFeebGetIrqControl>:

bool bFeebGetIrqControl(TFeebChannel *pxFeebCh) {
81104f2c:	defffb04 	addi	sp,sp,-20
81104f30:	dfc00415 	stw	ra,16(sp)
81104f34:	df000315 	stw	fp,12(sp)
81104f38:	df000304 	addi	fp,sp,12
81104f3c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81104f40:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81104f44:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
81104f48:	e0bfff17 	ldw	r2,-4(fp)
81104f4c:	10001a26 	beq	r2,zero,81104fb8 <bFeebGetIrqControl+0x8c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81104f50:	e0bfff17 	ldw	r2,-4(fp)
81104f54:	10800017 	ldw	r2,0(r2)
81104f58:	01400444 	movi	r5,17
81104f5c:	1009883a 	mov	r4,r2
81104f60:	11055600 	call	81105560 <uliFeebReadReg>
81104f64:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (uliReg & COMM_IRQ_LEFT_BUFF_EPY_EN_MSK) {
81104f68:	e0bffe17 	ldw	r2,-8(fp)
81104f6c:	1080800c 	andi	r2,r2,512
81104f70:	10000426 	beq	r2,zero,81104f84 <bFeebGetIrqControl+0x58>
			pxFeebCh->xIrqControl.bLeftBufferEmptyEn = TRUE;
81104f74:	e0bfff17 	ldw	r2,-4(fp)
81104f78:	00c00044 	movi	r3,1
81104f7c:	10c00215 	stw	r3,8(r2)
81104f80:	00000206 	br	81104f8c <bFeebGetIrqControl+0x60>
		} else {
			pxFeebCh->xIrqControl.bLeftBufferEmptyEn = FALSE;
81104f84:	e0bfff17 	ldw	r2,-4(fp)
81104f88:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_IRQ_RIGH_BUFF_EPY_EN_MSK) {
81104f8c:	e0bffe17 	ldw	r2,-8(fp)
81104f90:	1080400c 	andi	r2,r2,256
81104f94:	10000426 	beq	r2,zero,81104fa8 <bFeebGetIrqControl+0x7c>
			pxFeebCh->xIrqControl.bRightBufferEmptyEn = TRUE;
81104f98:	e0bfff17 	ldw	r2,-4(fp)
81104f9c:	00c00044 	movi	r3,1
81104fa0:	10c00315 	stw	r3,12(r2)
81104fa4:	00000206 	br	81104fb0 <bFeebGetIrqControl+0x84>
		} else {
			pxFeebCh->xIrqControl.bRightBufferEmptyEn = FALSE;
81104fa8:	e0bfff17 	ldw	r2,-4(fp)
81104fac:	10000315 	stw	zero,12(r2)
		}

		bStatus = TRUE;
81104fb0:	00800044 	movi	r2,1
81104fb4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81104fb8:	e0bffd17 	ldw	r2,-12(fp)
}
81104fbc:	e037883a 	mov	sp,fp
81104fc0:	dfc00117 	ldw	ra,4(sp)
81104fc4:	df000017 	ldw	fp,0(sp)
81104fc8:	dec00204 	addi	sp,sp,8
81104fcc:	f800283a 	ret

81104fd0 <bFeebGetIrqFlags>:

bool bFeebGetIrqFlags(TFeebChannel *pxFeebCh) {
81104fd0:	defffb04 	addi	sp,sp,-20
81104fd4:	dfc00415 	stw	ra,16(sp)
81104fd8:	df000315 	stw	fp,12(sp)
81104fdc:	df000304 	addi	fp,sp,12
81104fe0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81104fe4:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81104fe8:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
81104fec:	e0bfff17 	ldw	r2,-4(fp)
81104ff0:	10001126 	beq	r2,zero,81105038 <bFeebGetIrqFlags+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81104ff4:	e0bfff17 	ldw	r2,-4(fp)
81104ff8:	10800017 	ldw	r2,0(r2)
81104ffc:	01400484 	movi	r5,18
81105000:	1009883a 	mov	r4,r2
81105004:	11055600 	call	81105560 <uliFeebReadReg>
81105008:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_FLAGS_REG_OFST);

		if (uliReg & COMM_IRQ_BUFF_EPY_FLG_MSK) {
8110500c:	e0bffe17 	ldw	r2,-8(fp)
81105010:	1080400c 	andi	r2,r2,256
81105014:	10000426 	beq	r2,zero,81105028 <bFeebGetIrqFlags+0x58>
			pxFeebCh->xIrqFlag.bBufferEmptyFlag = TRUE;
81105018:	e0bfff17 	ldw	r2,-4(fp)
8110501c:	00c00044 	movi	r3,1
81105020:	10c00415 	stw	r3,16(r2)
81105024:	00000206 	br	81105030 <bFeebGetIrqFlags+0x60>
		} else {
			pxFeebCh->xIrqFlag.bBufferEmptyFlag = FALSE;
81105028:	e0bfff17 	ldw	r2,-4(fp)
8110502c:	10000415 	stw	zero,16(r2)
		}

		bStatus = TRUE;
81105030:	00800044 	movi	r2,1
81105034:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81105038:	e0bffd17 	ldw	r2,-12(fp)
}
8110503c:	e037883a 	mov	sp,fp
81105040:	dfc00117 	ldw	ra,4(sp)
81105044:	df000017 	ldw	fp,0(sp)
81105048:	dec00204 	addi	sp,sp,8
8110504c:	f800283a 	ret

81105050 <bFeebGetBuffersStatus>:

bool bFeebGetBuffersStatus(TFeebChannel *pxFeebCh) {
81105050:	defffb04 	addi	sp,sp,-20
81105054:	dfc00415 	stw	ra,16(sp)
81105058:	df000315 	stw	fp,12(sp)
8110505c:	df000304 	addi	fp,sp,12
81105060:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81105064:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81105068:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
8110506c:	e0bfff17 	ldw	r2,-4(fp)
81105070:	10001a26 	beq	r2,zero,811050dc <bFeebGetBuffersStatus+0x8c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81105074:	e0bfff17 	ldw	r2,-4(fp)
81105078:	10800017 	ldw	r2,0(r2)
8110507c:	014000c4 	movi	r5,3
81105080:	1009883a 	mov	r4,r2
81105084:	11055600 	call	81105560 <uliFeebReadReg>
81105088:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_LEFT_BUFF_EMPTY_MSK) {
8110508c:	e0bffe17 	ldw	r2,-8(fp)
81105090:	1080008c 	andi	r2,r2,2
81105094:	10000426 	beq	r2,zero,811050a8 <bFeebGetBuffersStatus+0x58>
			pxFeebCh->xBufferStatus.bLeftBufferEmpty = TRUE;
81105098:	e0bfff17 	ldw	r2,-4(fp)
8110509c:	00c00044 	movi	r3,1
811050a0:	10c00515 	stw	r3,20(r2)
811050a4:	00000206 	br	811050b0 <bFeebGetBuffersStatus+0x60>
		} else {
			pxFeebCh->xBufferStatus.bLeftBufferEmpty = FALSE;
811050a8:	e0bfff17 	ldw	r2,-4(fp)
811050ac:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_WIND_RIGH_BUFF_EMPTY_MSK) {
811050b0:	e0bffe17 	ldw	r2,-8(fp)
811050b4:	1080004c 	andi	r2,r2,1
811050b8:	10000426 	beq	r2,zero,811050cc <bFeebGetBuffersStatus+0x7c>
			pxFeebCh->xBufferStatus.bRightBufferEmpty = TRUE;
811050bc:	e0bfff17 	ldw	r2,-4(fp)
811050c0:	00c00044 	movi	r3,1
811050c4:	10c00615 	stw	r3,24(r2)
811050c8:	00000206 	br	811050d4 <bFeebGetBuffersStatus+0x84>
		} else {
			pxFeebCh->xBufferStatus.bRightBufferEmpty = FALSE;
811050cc:	e0bfff17 	ldw	r2,-4(fp)
811050d0:	10000615 	stw	zero,24(r2)
		}

		bStatus = TRUE;
811050d4:	00800044 	movi	r2,1
811050d8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811050dc:	e0bffd17 	ldw	r2,-12(fp)
}
811050e0:	e037883a 	mov	sp,fp
811050e4:	dfc00117 	ldw	ra,4(sp)
811050e8:	df000017 	ldw	fp,0(sp)
811050ec:	dec00204 	addi	sp,sp,8
811050f0:	f800283a 	ret

811050f4 <bFeebSetWindowing>:

bool bFeebSetWindowing(TFeebChannel *pxFeebCh) {
811050f4:	defffb04 	addi	sp,sp,-20
811050f8:	dfc00415 	stw	ra,16(sp)
811050fc:	df000315 	stw	fp,12(sp)
81105100:	df000304 	addi	fp,sp,12
81105104:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81105108:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
8110510c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
81105110:	e0bfff17 	ldw	r2,-4(fp)
81105114:	10001926 	beq	r2,zero,8110517c <bFeebSetWindowing+0x88>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81105118:	e0bfff17 	ldw	r2,-4(fp)
8110511c:	10800017 	ldw	r2,0(r2)
81105120:	01400084 	movi	r5,2
81105124:	1009883a 	mov	r4,r2
81105128:	11055600 	call	81105560 <uliFeebReadReg>
8110512c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		if (pxFeebCh->xWindowingConfig.bMasking) {
81105130:	e0bfff17 	ldw	r2,-4(fp)
81105134:	10800117 	ldw	r2,4(r2)
81105138:	10000426 	beq	r2,zero,8110514c <bFeebSetWindowing+0x58>
			uliReg |= COMM_FEE_MASKING_EN_MSK;
8110513c:	e0bffe17 	ldw	r2,-8(fp)
81105140:	10800214 	ori	r2,r2,8
81105144:	e0bffe15 	stw	r2,-8(fp)
81105148:	00000406 	br	8110515c <bFeebSetWindowing+0x68>
		} else {
			uliReg &= (~COMM_FEE_MASKING_EN_MSK);
8110514c:	e0fffe17 	ldw	r3,-8(fp)
81105150:	00bffdc4 	movi	r2,-9
81105154:	1884703a 	and	r2,r3,r2
81105158:	e0bffe15 	stw	r2,-8(fp)
		}

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
8110515c:	e0bfff17 	ldw	r2,-4(fp)
81105160:	10800017 	ldw	r2,0(r2)
81105164:	e1bffe17 	ldw	r6,-8(fp)
81105168:	01400084 	movi	r5,2
8110516c:	1009883a 	mov	r4,r2
81105170:	11055140 	call	81105514 <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
81105174:	00800044 	movi	r2,1
81105178:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8110517c:	e0bffd17 	ldw	r2,-12(fp)
}
81105180:	e037883a 	mov	sp,fp
81105184:	dfc00117 	ldw	ra,4(sp)
81105188:	df000017 	ldw	fp,0(sp)
8110518c:	dec00204 	addi	sp,sp,8
81105190:	f800283a 	ret

81105194 <bFeebGetWindowing>:

bool bFeebGetWindowing(TFeebChannel *pxFeebCh) {
81105194:	defffb04 	addi	sp,sp,-20
81105198:	dfc00415 	stw	ra,16(sp)
8110519c:	df000315 	stw	fp,12(sp)
811051a0:	df000304 	addi	fp,sp,12
811051a4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811051a8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811051ac:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
811051b0:	e0bfff17 	ldw	r2,-4(fp)
811051b4:	10001126 	beq	r2,zero,811051fc <bFeebGetWindowing+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
811051b8:	e0bfff17 	ldw	r2,-4(fp)
811051bc:	10800017 	ldw	r2,0(r2)
811051c0:	01400084 	movi	r5,2
811051c4:	1009883a 	mov	r4,r2
811051c8:	11055600 	call	81105560 <uliFeebReadReg>
811051cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		if (uliReg & COMM_FEE_MASKING_EN_MSK) {
811051d0:	e0bffe17 	ldw	r2,-8(fp)
811051d4:	1080020c 	andi	r2,r2,8
811051d8:	10000426 	beq	r2,zero,811051ec <bFeebGetWindowing+0x58>
			pxFeebCh->xWindowingConfig.bMasking = TRUE;
811051dc:	e0bfff17 	ldw	r2,-4(fp)
811051e0:	00c00044 	movi	r3,1
811051e4:	10c00115 	stw	r3,4(r2)
811051e8:	00000206 	br	811051f4 <bFeebGetWindowing+0x60>
		} else {
			pxFeebCh->xWindowingConfig.bMasking = FALSE;
811051ec:	e0bfff17 	ldw	r2,-4(fp)
811051f0:	10000115 	stw	zero,4(r2)
		}

		bStatus = TRUE;
811051f4:	00800044 	movi	r2,1
811051f8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811051fc:	e0bffd17 	ldw	r2,-12(fp)
}
81105200:	e037883a 	mov	sp,fp
81105204:	dfc00117 	ldw	ra,4(sp)
81105208:	df000017 	ldw	fp,0(sp)
8110520c:	dec00204 	addi	sp,sp,8
81105210:	f800283a 	ret

81105214 <bFeebStartCh>:

bool bFeebStartCh(TFeebChannel *pxFeebCh) {
81105214:	defffb04 	addi	sp,sp,-20
81105218:	dfc00415 	stw	ra,16(sp)
8110521c:	df000315 	stw	fp,12(sp)
81105220:	df000304 	addi	fp,sp,12
81105224:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81105228:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
8110522c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
81105230:	e0bfff17 	ldw	r2,-4(fp)
81105234:	10001126 	beq	r2,zero,8110527c <bFeebStartCh+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81105238:	e0bfff17 	ldw	r2,-4(fp)
8110523c:	10800017 	ldw	r2,0(r2)
81105240:	01400084 	movi	r5,2
81105244:	1009883a 	mov	r4,r2
81105248:	11055600 	call	81105560 <uliFeebReadReg>
8110524c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_START_MSK;
81105250:	e0bffe17 	ldw	r2,-8(fp)
81105254:	10800114 	ori	r2,r2,4
81105258:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
8110525c:	e0bfff17 	ldw	r2,-4(fp)
81105260:	10800017 	ldw	r2,0(r2)
81105264:	e1bffe17 	ldw	r6,-8(fp)
81105268:	01400084 	movi	r5,2
8110526c:	1009883a 	mov	r4,r2
81105270:	11055140 	call	81105514 <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
81105274:	00800044 	movi	r2,1
81105278:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8110527c:	e0bffd17 	ldw	r2,-12(fp)
}
81105280:	e037883a 	mov	sp,fp
81105284:	dfc00117 	ldw	ra,4(sp)
81105288:	df000017 	ldw	fp,0(sp)
8110528c:	dec00204 	addi	sp,sp,8
81105290:	f800283a 	ret

81105294 <bFeebStopCh>:

bool bFeebStopCh(TFeebChannel *pxFeebCh) {
81105294:	defffb04 	addi	sp,sp,-20
81105298:	dfc00415 	stw	ra,16(sp)
8110529c:	df000315 	stw	fp,12(sp)
811052a0:	df000304 	addi	fp,sp,12
811052a4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811052a8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811052ac:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
811052b0:	e0bfff17 	ldw	r2,-4(fp)
811052b4:	10001126 	beq	r2,zero,811052fc <bFeebStopCh+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
811052b8:	e0bfff17 	ldw	r2,-4(fp)
811052bc:	10800017 	ldw	r2,0(r2)
811052c0:	01400084 	movi	r5,2
811052c4:	1009883a 	mov	r4,r2
811052c8:	11055600 	call	81105560 <uliFeebReadReg>
811052cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_STOP_MSK;
811052d0:	e0bffe17 	ldw	r2,-8(fp)
811052d4:	10800094 	ori	r2,r2,2
811052d8:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
811052dc:	e0bfff17 	ldw	r2,-4(fp)
811052e0:	10800017 	ldw	r2,0(r2)
811052e4:	e1bffe17 	ldw	r6,-8(fp)
811052e8:	01400084 	movi	r5,2
811052ec:	1009883a 	mov	r4,r2
811052f0:	11055140 	call	81105514 <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
811052f4:	00800044 	movi	r2,1
811052f8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811052fc:	e0bffd17 	ldw	r2,-12(fp)
}
81105300:	e037883a 	mov	sp,fp
81105304:	dfc00117 	ldw	ra,4(sp)
81105308:	df000017 	ldw	fp,0(sp)
8110530c:	dec00204 	addi	sp,sp,8
81105310:	f800283a 	ret

81105314 <bFeebClrCh>:

bool bFeebClrCh(TFeebChannel *pxFeebCh) {
81105314:	defffb04 	addi	sp,sp,-20
81105318:	dfc00415 	stw	ra,16(sp)
8110531c:	df000315 	stw	fp,12(sp)
81105320:	df000304 	addi	fp,sp,12
81105324:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81105328:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
8110532c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
81105330:	e0bfff17 	ldw	r2,-4(fp)
81105334:	10001126 	beq	r2,zero,8110537c <bFeebClrCh+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
81105338:	e0bfff17 	ldw	r2,-4(fp)
8110533c:	10800017 	ldw	r2,0(r2)
81105340:	01400084 	movi	r5,2
81105344:	1009883a 	mov	r4,r2
81105348:	11055600 	call	81105560 <uliFeebReadReg>
8110534c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_CLR_MSK;
81105350:	e0bffe17 	ldw	r2,-8(fp)
81105354:	10800054 	ori	r2,r2,1
81105358:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
8110535c:	e0bfff17 	ldw	r2,-4(fp)
81105360:	10800017 	ldw	r2,0(r2)
81105364:	e1bffe17 	ldw	r6,-8(fp)
81105368:	01400084 	movi	r5,2
8110536c:	1009883a 	mov	r4,r2
81105370:	11055140 	call	81105514 <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
81105374:	00800044 	movi	r2,1
81105378:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8110537c:	e0bffd17 	ldw	r2,-12(fp)
}
81105380:	e037883a 	mov	sp,fp
81105384:	dfc00117 	ldw	ra,4(sp)
81105388:	df000017 	ldw	fp,0(sp)
8110538c:	dec00204 	addi	sp,sp,8
81105390:	f800283a 	ret

81105394 <bFeebInitCh>:

bool bFeebInitCh(TFeebChannel *pxFeebCh, alt_u8 ucCommCh) {
81105394:	defffb04 	addi	sp,sp,-20
81105398:	dfc00415 	stw	ra,16(sp)
8110539c:	df000315 	stw	fp,12(sp)
811053a0:	df000304 	addi	fp,sp,12
811053a4:	e13ffe15 	stw	r4,-8(fp)
811053a8:	2805883a 	mov	r2,r5
811053ac:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
811053b0:	e03ffd15 	stw	zero,-12(fp)

	if (pxFeebCh != NULL) {
811053b4:	e0bffe17 	ldw	r2,-8(fp)
811053b8:	10005026 	beq	r2,zero,811054fc <bFeebInitCh+0x168>
		bStatus = TRUE;
811053bc:	00800044 	movi	r2,1
811053c0:	e0bffd15 	stw	r2,-12(fp)

		switch (ucCommCh) {
811053c4:	e0bfff03 	ldbu	r2,-4(fp)
811053c8:	10c00268 	cmpgeui	r3,r2,9
811053cc:	1800371e 	bne	r3,zero,811054ac <bFeebInitCh+0x118>
811053d0:	100690ba 	slli	r3,r2,2
811053d4:	00a04434 	movhi	r2,33040
811053d8:	1094fa04 	addi	r2,r2,21480
811053dc:	1885883a 	add	r2,r3,r2
811053e0:	10800017 	ldw	r2,0(r2)
811053e4:	1000683a 	jmp	r2
811053e8:	8110540c 	andi	r4,r16,16720
811053ec:	811054ac 	andhi	r4,r16,16722
811053f0:	81105420 	cmpeqi	r4,r16,16720
811053f4:	81105434 	orhi	r4,r16,16720
811053f8:	81105448 	cmpgei	r4,r16,16721
811053fc:	8110545c 	xori	r4,r16,16721
81105400:	81105470 	cmpltui	r4,r16,16721
81105404:	81105484 	addi	r4,r16,16722
81105408:	81105498 	cmpnei	r4,r16,16722
		case eCommSpwCh1:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
8110540c:	e0fffe17 	ldw	r3,-8(fp)
81105410:	00a04834 	movhi	r2,33056
81105414:	108b0004 	addi	r2,r2,11264
81105418:	18800015 	stw	r2,0(r3)
			break;
8110541c:	00002506 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh2:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
81105420:	e0fffe17 	ldw	r3,-8(fp)
81105424:	00a04834 	movhi	r2,33056
81105428:	108a0004 	addi	r2,r2,10240
8110542c:	18800015 	stw	r2,0(r3)
			break;
81105430:	00002006 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh3:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
81105434:	e0fffe17 	ldw	r3,-8(fp)
81105438:	00a04834 	movhi	r2,33056
8110543c:	10890004 	addi	r2,r2,9216
81105440:	18800015 	stw	r2,0(r3)
			break;
81105444:	00001b06 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh4:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
81105448:	e0fffe17 	ldw	r3,-8(fp)
8110544c:	00a04834 	movhi	r2,33056
81105450:	10880004 	addi	r2,r2,8192
81105454:	18800015 	stw	r2,0(r3)
			break;
81105458:	00001606 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh5:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
8110545c:	e0fffe17 	ldw	r3,-8(fp)
81105460:	00a04834 	movhi	r2,33056
81105464:	10870004 	addi	r2,r2,7168
81105468:	18800015 	stw	r2,0(r3)
			break;
8110546c:	00001106 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh6:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
81105470:	e0fffe17 	ldw	r3,-8(fp)
81105474:	00a04834 	movhi	r2,33056
81105478:	10860004 	addi	r2,r2,6144
8110547c:	18800015 	stw	r2,0(r3)
			break;
81105480:	00000c06 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh7:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
81105484:	e0fffe17 	ldw	r3,-8(fp)
81105488:	00a04834 	movhi	r2,33056
8110548c:	10850004 	addi	r2,r2,5120
81105490:	18800015 	stw	r2,0(r3)
			break;
81105494:	00000706 	br	811054b4 <bFeebInitCh+0x120>
		case eCommSpwCh8:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
81105498:	e0fffe17 	ldw	r3,-8(fp)
8110549c:	00a04834 	movhi	r2,33056
811054a0:	10840004 	addi	r2,r2,4096
811054a4:	18800015 	stw	r2,0(r3)
			break;
811054a8:	00000206 	br	811054b4 <bFeebInitCh+0x120>
		default:
			bStatus = FALSE;
811054ac:	e03ffd15 	stw	zero,-12(fp)
			break;
811054b0:	0001883a 	nop
		}

		if (bStatus) {
811054b4:	e0bffd17 	ldw	r2,-12(fp)
811054b8:	10001026 	beq	r2,zero,811054fc <bFeebInitCh+0x168>
			if (!bFeebGetIrqControl(pxFeebCh)) {
811054bc:	e13ffe17 	ldw	r4,-8(fp)
811054c0:	1104f2c0 	call	81104f2c <bFeebGetIrqControl>
811054c4:	1000011e 	bne	r2,zero,811054cc <bFeebInitCh+0x138>
				bStatus = FALSE;
811054c8:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bFeebGetIrqFlags(pxFeebCh)) {
811054cc:	e13ffe17 	ldw	r4,-8(fp)
811054d0:	1104fd00 	call	81104fd0 <bFeebGetIrqFlags>
811054d4:	1000011e 	bne	r2,zero,811054dc <bFeebInitCh+0x148>
				bStatus = FALSE;
811054d8:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bFeebGetBuffersStatus(pxFeebCh)) {
811054dc:	e13ffe17 	ldw	r4,-8(fp)
811054e0:	11050500 	call	81105050 <bFeebGetBuffersStatus>
811054e4:	1000011e 	bne	r2,zero,811054ec <bFeebInitCh+0x158>
				bStatus = FALSE;
811054e8:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bFeebGetWindowing(pxFeebCh)) {
811054ec:	e13ffe17 	ldw	r4,-8(fp)
811054f0:	11051940 	call	81105194 <bFeebGetWindowing>
811054f4:	1000011e 	bne	r2,zero,811054fc <bFeebInitCh+0x168>
				bStatus = FALSE;
811054f8:	e03ffd15 	stw	zero,-12(fp)
			}
		}
	}
	return bStatus;
811054fc:	e0bffd17 	ldw	r2,-12(fp)
}
81105500:	e037883a 	mov	sp,fp
81105504:	dfc00117 	ldw	ra,4(sp)
81105508:	df000017 	ldw	fp,0(sp)
8110550c:	dec00204 	addi	sp,sp,8
81105510:	f800283a 	ret

81105514 <vFeebWriteReg>:

//! [public functions]

//! [private functions]
static void vFeebWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
81105514:	defffc04 	addi	sp,sp,-16
81105518:	df000315 	stw	fp,12(sp)
8110551c:	df000304 	addi	fp,sp,12
81105520:	e13ffd15 	stw	r4,-12(fp)
81105524:	e17ffe15 	stw	r5,-8(fp)
81105528:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8110552c:	e0bffe17 	ldw	r2,-8(fp)
81105530:	1085883a 	add	r2,r2,r2
81105534:	1085883a 	add	r2,r2,r2
81105538:	1007883a 	mov	r3,r2
8110553c:	e0bffd17 	ldw	r2,-12(fp)
81105540:	10c5883a 	add	r2,r2,r3
81105544:	e0ffff17 	ldw	r3,-4(fp)
81105548:	10c00015 	stw	r3,0(r2)
}
8110554c:	0001883a 	nop
81105550:	e037883a 	mov	sp,fp
81105554:	df000017 	ldw	fp,0(sp)
81105558:	dec00104 	addi	sp,sp,4
8110555c:	f800283a 	ret

81105560 <uliFeebReadReg>:

static alt_u32 uliFeebReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
81105560:	defffc04 	addi	sp,sp,-16
81105564:	df000315 	stw	fp,12(sp)
81105568:	df000304 	addi	fp,sp,12
8110556c:	e13ffe15 	stw	r4,-8(fp)
81105570:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
81105574:	e0bfff17 	ldw	r2,-4(fp)
81105578:	1085883a 	add	r2,r2,r2
8110557c:	1085883a 	add	r2,r2,r2
81105580:	1007883a 	mov	r3,r2
81105584:	e0bffe17 	ldw	r2,-8(fp)
81105588:	10c5883a 	add	r2,r2,r3
8110558c:	10800017 	ldw	r2,0(r2)
81105590:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
81105594:	e0bffd17 	ldw	r2,-12(fp)
}
81105598:	e037883a 	mov	sp,fp
8110559c:	df000017 	ldw	fp,0(sp)
811055a0:	dec00104 	addi	sp,sp,4
811055a4:	f800283a 	ret

811055a8 <vRmapCh1HandleIrq>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vRmapCh1HandleIrq(void* pvContext) {
811055a8:	defffc04 	addi	sp,sp,-16
811055ac:	dfc00315 	stw	ra,12(sp)
811055b0:	df000215 	stw	fp,8(sp)
811055b4:	df000204 	addi	fp,sp,8
811055b8:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
811055bc:	e0bfff17 	ldw	r2,-4(fp)
811055c0:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh1IrqFlagClrWriteCmd();
811055c4:	11057680 	call	81105768 <vRmapCh1IrqFlagClrWriteCmd>
}
811055c8:	0001883a 	nop
811055cc:	e037883a 	mov	sp,fp
811055d0:	dfc00117 	ldw	ra,4(sp)
811055d4:	df000017 	ldw	fp,0(sp)
811055d8:	dec00204 	addi	sp,sp,8
811055dc:	f800283a 	ret

811055e0 <vRmapCh2HandleIrq>:

void vRmapCh2HandleIrq(void* pvContext) {
811055e0:	defffc04 	addi	sp,sp,-16
811055e4:	dfc00315 	stw	ra,12(sp)
811055e8:	df000215 	stw	fp,8(sp)
811055ec:	df000204 	addi	fp,sp,8
811055f0:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
811055f4:	e0bfff17 	ldw	r2,-4(fp)
811055f8:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh2IrqFlagClrWriteCmd();
811055fc:	11057a40 	call	811057a4 <vRmapCh2IrqFlagClrWriteCmd>
}
81105600:	0001883a 	nop
81105604:	e037883a 	mov	sp,fp
81105608:	dfc00117 	ldw	ra,4(sp)
8110560c:	df000017 	ldw	fp,0(sp)
81105610:	dec00204 	addi	sp,sp,8
81105614:	f800283a 	ret

81105618 <vRmapCh3HandleIrq>:

void vRmapCh3HandleIrq(void* pvContext) {
81105618:	defffc04 	addi	sp,sp,-16
8110561c:	dfc00315 	stw	ra,12(sp)
81105620:	df000215 	stw	fp,8(sp)
81105624:	df000204 	addi	fp,sp,8
81105628:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
8110562c:	e0bfff17 	ldw	r2,-4(fp)
81105630:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh3IrqFlagClrWriteCmd();
81105634:	11057e00 	call	811057e0 <vRmapCh3IrqFlagClrWriteCmd>
}
81105638:	0001883a 	nop
8110563c:	e037883a 	mov	sp,fp
81105640:	dfc00117 	ldw	ra,4(sp)
81105644:	df000017 	ldw	fp,0(sp)
81105648:	dec00204 	addi	sp,sp,8
8110564c:	f800283a 	ret

81105650 <vRmapCh4HandleIrq>:

void vRmapCh4HandleIrq(void* pvContext) {
81105650:	defffc04 	addi	sp,sp,-16
81105654:	dfc00315 	stw	ra,12(sp)
81105658:	df000215 	stw	fp,8(sp)
8110565c:	df000204 	addi	fp,sp,8
81105660:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
81105664:	e0bfff17 	ldw	r2,-4(fp)
81105668:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh4IrqFlagClrWriteCmd();
8110566c:	110581c0 	call	8110581c <vRmapCh4IrqFlagClrWriteCmd>
}
81105670:	0001883a 	nop
81105674:	e037883a 	mov	sp,fp
81105678:	dfc00117 	ldw	ra,4(sp)
8110567c:	df000017 	ldw	fp,0(sp)
81105680:	dec00204 	addi	sp,sp,8
81105684:	f800283a 	ret

81105688 <vRmapCh5HandleIrq>:

void vRmapCh5HandleIrq(void* pvContext) {
81105688:	defffc04 	addi	sp,sp,-16
8110568c:	dfc00315 	stw	ra,12(sp)
81105690:	df000215 	stw	fp,8(sp)
81105694:	df000204 	addi	fp,sp,8
81105698:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
8110569c:	e0bfff17 	ldw	r2,-4(fp)
811056a0:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh5IrqFlagClrWriteCmd();
811056a4:	11058580 	call	81105858 <vRmapCh5IrqFlagClrWriteCmd>
}
811056a8:	0001883a 	nop
811056ac:	e037883a 	mov	sp,fp
811056b0:	dfc00117 	ldw	ra,4(sp)
811056b4:	df000017 	ldw	fp,0(sp)
811056b8:	dec00204 	addi	sp,sp,8
811056bc:	f800283a 	ret

811056c0 <vRmapCh6HandleIrq>:

void vRmapCh6HandleIrq(void* pvContext) {
811056c0:	defffc04 	addi	sp,sp,-16
811056c4:	dfc00315 	stw	ra,12(sp)
811056c8:	df000215 	stw	fp,8(sp)
811056cc:	df000204 	addi	fp,sp,8
811056d0:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
811056d4:	e0bfff17 	ldw	r2,-4(fp)
811056d8:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	vRmapCh6IrqFlagClrWriteCmd();
811056dc:	11058940 	call	81105894 <vRmapCh6IrqFlagClrWriteCmd>
}
811056e0:	0001883a 	nop
811056e4:	e037883a 	mov	sp,fp
811056e8:	dfc00117 	ldw	ra,4(sp)
811056ec:	df000017 	ldw	fp,0(sp)
811056f0:	dec00204 	addi	sp,sp,8
811056f4:	f800283a 	ret

811056f8 <vRmapCh7HandleIrq>:

void vRmapCh7HandleIrq(void* pvContext) {
811056f8:	defffc04 	addi	sp,sp,-16
811056fc:	dfc00315 	stw	ra,12(sp)
81105700:	df000215 	stw	fp,8(sp)
81105704:	df000204 	addi	fp,sp,8
81105708:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
8110570c:	e0bfff17 	ldw	r2,-4(fp)
81105710:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh7IrqFlagClrWriteCmd();
81105714:	11058d00 	call	811058d0 <vRmapCh7IrqFlagClrWriteCmd>
}
81105718:	0001883a 	nop
8110571c:	e037883a 	mov	sp,fp
81105720:	dfc00117 	ldw	ra,4(sp)
81105724:	df000017 	ldw	fp,0(sp)
81105728:	dec00204 	addi	sp,sp,8
8110572c:	f800283a 	ret

81105730 <vRmapCh8HandleIrq>:

void vRmapCh8HandleIrq(void* pvContext) {
81105730:	defffc04 	addi	sp,sp,-16
81105734:	dfc00315 	stw	ra,12(sp)
81105738:	df000215 	stw	fp,8(sp)
8110573c:	df000204 	addi	fp,sp,8
81105740:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
81105744:	e0bfff17 	ldw	r2,-4(fp)
81105748:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh8IrqFlagClrWriteCmd();
8110574c:	110590c0 	call	8110590c <vRmapCh8IrqFlagClrWriteCmd>
}
81105750:	0001883a 	nop
81105754:	e037883a 	mov	sp,fp
81105758:	dfc00117 	ldw	ra,4(sp)
8110575c:	df000017 	ldw	fp,0(sp)
81105760:	dec00204 	addi	sp,sp,8
81105764:	f800283a 	ret

81105768 <vRmapCh1IrqFlagClrWriteCmd>:

void vRmapCh1IrqFlagClrWriteCmd(void) {
81105768:	defffe04 	addi	sp,sp,-8
8110576c:	dfc00115 	stw	ra,4(sp)
81105770:	df000015 	stw	fp,0(sp)
81105774:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
81105778:	01800044 	movi	r6,1
8110577c:	014004c4 	movi	r5,19
81105780:	01204834 	movhi	r4,33056
81105784:	210b0004 	addi	r4,r4,11264
81105788:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
8110578c:	0001883a 	nop
81105790:	e037883a 	mov	sp,fp
81105794:	dfc00117 	ldw	ra,4(sp)
81105798:	df000017 	ldw	fp,0(sp)
8110579c:	dec00204 	addi	sp,sp,8
811057a0:	f800283a 	ret

811057a4 <vRmapCh2IrqFlagClrWriteCmd>:

void vRmapCh2IrqFlagClrWriteCmd(void) {
811057a4:	defffe04 	addi	sp,sp,-8
811057a8:	dfc00115 	stw	ra,4(sp)
811057ac:	df000015 	stw	fp,0(sp)
811057b0:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
811057b4:	01800044 	movi	r6,1
811057b8:	014004c4 	movi	r5,19
811057bc:	01204834 	movhi	r4,33056
811057c0:	210a0004 	addi	r4,r4,10240
811057c4:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
811057c8:	0001883a 	nop
811057cc:	e037883a 	mov	sp,fp
811057d0:	dfc00117 	ldw	ra,4(sp)
811057d4:	df000017 	ldw	fp,0(sp)
811057d8:	dec00204 	addi	sp,sp,8
811057dc:	f800283a 	ret

811057e0 <vRmapCh3IrqFlagClrWriteCmd>:

void vRmapCh3IrqFlagClrWriteCmd(void) {
811057e0:	defffe04 	addi	sp,sp,-8
811057e4:	dfc00115 	stw	ra,4(sp)
811057e8:	df000015 	stw	fp,0(sp)
811057ec:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
811057f0:	01800044 	movi	r6,1
811057f4:	014004c4 	movi	r5,19
811057f8:	01204834 	movhi	r4,33056
811057fc:	21090004 	addi	r4,r4,9216
81105800:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
81105804:	0001883a 	nop
81105808:	e037883a 	mov	sp,fp
8110580c:	dfc00117 	ldw	ra,4(sp)
81105810:	df000017 	ldw	fp,0(sp)
81105814:	dec00204 	addi	sp,sp,8
81105818:	f800283a 	ret

8110581c <vRmapCh4IrqFlagClrWriteCmd>:

void vRmapCh4IrqFlagClrWriteCmd(void) {
8110581c:	defffe04 	addi	sp,sp,-8
81105820:	dfc00115 	stw	ra,4(sp)
81105824:	df000015 	stw	fp,0(sp)
81105828:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
8110582c:	01800044 	movi	r6,1
81105830:	014004c4 	movi	r5,19
81105834:	01204834 	movhi	r4,33056
81105838:	21080004 	addi	r4,r4,8192
8110583c:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
81105840:	0001883a 	nop
81105844:	e037883a 	mov	sp,fp
81105848:	dfc00117 	ldw	ra,4(sp)
8110584c:	df000017 	ldw	fp,0(sp)
81105850:	dec00204 	addi	sp,sp,8
81105854:	f800283a 	ret

81105858 <vRmapCh5IrqFlagClrWriteCmd>:

void vRmapCh5IrqFlagClrWriteCmd(void) {
81105858:	defffe04 	addi	sp,sp,-8
8110585c:	dfc00115 	stw	ra,4(sp)
81105860:	df000015 	stw	fp,0(sp)
81105864:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
81105868:	01800044 	movi	r6,1
8110586c:	014004c4 	movi	r5,19
81105870:	01204834 	movhi	r4,33056
81105874:	21070004 	addi	r4,r4,7168
81105878:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
8110587c:	0001883a 	nop
81105880:	e037883a 	mov	sp,fp
81105884:	dfc00117 	ldw	ra,4(sp)
81105888:	df000017 	ldw	fp,0(sp)
8110588c:	dec00204 	addi	sp,sp,8
81105890:	f800283a 	ret

81105894 <vRmapCh6IrqFlagClrWriteCmd>:

void vRmapCh6IrqFlagClrWriteCmd(void) {
81105894:	defffe04 	addi	sp,sp,-8
81105898:	dfc00115 	stw	ra,4(sp)
8110589c:	df000015 	stw	fp,0(sp)
811058a0:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
811058a4:	01800044 	movi	r6,1
811058a8:	014004c4 	movi	r5,19
811058ac:	01204834 	movhi	r4,33056
811058b0:	21060004 	addi	r4,r4,6144
811058b4:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
811058b8:	0001883a 	nop
811058bc:	e037883a 	mov	sp,fp
811058c0:	dfc00117 	ldw	ra,4(sp)
811058c4:	df000017 	ldw	fp,0(sp)
811058c8:	dec00204 	addi	sp,sp,8
811058cc:	f800283a 	ret

811058d0 <vRmapCh7IrqFlagClrWriteCmd>:

void vRmapCh7IrqFlagClrWriteCmd(void) {
811058d0:	defffe04 	addi	sp,sp,-8
811058d4:	dfc00115 	stw	ra,4(sp)
811058d8:	df000015 	stw	fp,0(sp)
811058dc:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
811058e0:	01800044 	movi	r6,1
811058e4:	014004c4 	movi	r5,19
811058e8:	01204834 	movhi	r4,33056
811058ec:	21050004 	addi	r4,r4,5120
811058f0:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
811058f4:	0001883a 	nop
811058f8:	e037883a 	mov	sp,fp
811058fc:	dfc00117 	ldw	ra,4(sp)
81105900:	df000017 	ldw	fp,0(sp)
81105904:	dec00204 	addi	sp,sp,8
81105908:	f800283a 	ret

8110590c <vRmapCh8IrqFlagClrWriteCmd>:

void vRmapCh8IrqFlagClrWriteCmd(void) {
8110590c:	defffe04 	addi	sp,sp,-8
81105910:	dfc00115 	stw	ra,4(sp)
81105914:	df000015 	stw	fp,0(sp)
81105918:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
8110591c:	01800044 	movi	r6,1
81105920:	014004c4 	movi	r5,19
81105924:	01204834 	movhi	r4,33056
81105928:	21040004 	addi	r4,r4,4096
8110592c:	11081080 	call	81108108 <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
81105930:	0001883a 	nop
81105934:	e037883a 	mov	sp,fp
81105938:	dfc00117 	ldw	ra,4(sp)
8110593c:	df000017 	ldw	fp,0(sp)
81105940:	dec00204 	addi	sp,sp,8
81105944:	f800283a 	ret

81105948 <bRmapCh1IrqFlagWriteCmd>:

bool bRmapCh1IrqFlagWriteCmd(void) {
81105948:	defffd04 	addi	sp,sp,-12
8110594c:	dfc00215 	stw	ra,8(sp)
81105950:	df000115 	stw	fp,4(sp)
81105954:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
81105958:	01400484 	movi	r5,18
8110595c:	01204834 	movhi	r4,33056
81105960:	210b0004 	addi	r4,r4,11264
81105964:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105968:	1080004c 	andi	r2,r2,1
}

bool bRmapCh1IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
8110596c:	10000326 	beq	r2,zero,8110597c <bRmapCh1IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105970:	00800044 	movi	r2,1
81105974:	e0bfff15 	stw	r2,-4(fp)
81105978:	00000106 	br	81105980 <bRmapCh1IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
8110597c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105980:	e0bfff17 	ldw	r2,-4(fp)
}
81105984:	e037883a 	mov	sp,fp
81105988:	dfc00117 	ldw	ra,4(sp)
8110598c:	df000017 	ldw	fp,0(sp)
81105990:	dec00204 	addi	sp,sp,8
81105994:	f800283a 	ret

81105998 <bRmapCh2IrqFlagWriteCmd>:

bool bRmapCh2IrqFlagWriteCmd(void) {
81105998:	defffd04 	addi	sp,sp,-12
8110599c:	dfc00215 	stw	ra,8(sp)
811059a0:	df000115 	stw	fp,4(sp)
811059a4:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
811059a8:	01400484 	movi	r5,18
811059ac:	01204834 	movhi	r4,33056
811059b0:	210a0004 	addi	r4,r4,10240
811059b4:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
811059b8:	1080004c 	andi	r2,r2,1
}

bool bRmapCh2IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
811059bc:	10000326 	beq	r2,zero,811059cc <bRmapCh2IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
811059c0:	00800044 	movi	r2,1
811059c4:	e0bfff15 	stw	r2,-4(fp)
811059c8:	00000106 	br	811059d0 <bRmapCh2IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
811059cc:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
811059d0:	e0bfff17 	ldw	r2,-4(fp)
}
811059d4:	e037883a 	mov	sp,fp
811059d8:	dfc00117 	ldw	ra,4(sp)
811059dc:	df000017 	ldw	fp,0(sp)
811059e0:	dec00204 	addi	sp,sp,8
811059e4:	f800283a 	ret

811059e8 <bRmapCh3IrqFlagWriteCmd>:

bool bRmapCh3IrqFlagWriteCmd(void) {
811059e8:	defffd04 	addi	sp,sp,-12
811059ec:	dfc00215 	stw	ra,8(sp)
811059f0:	df000115 	stw	fp,4(sp)
811059f4:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
811059f8:	01400484 	movi	r5,18
811059fc:	01204834 	movhi	r4,33056
81105a00:	21090004 	addi	r4,r4,9216
81105a04:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105a08:	1080004c 	andi	r2,r2,1
}

bool bRmapCh3IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
81105a0c:	10000326 	beq	r2,zero,81105a1c <bRmapCh3IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105a10:	00800044 	movi	r2,1
81105a14:	e0bfff15 	stw	r2,-4(fp)
81105a18:	00000106 	br	81105a20 <bRmapCh3IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
81105a1c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105a20:	e0bfff17 	ldw	r2,-4(fp)
}
81105a24:	e037883a 	mov	sp,fp
81105a28:	dfc00117 	ldw	ra,4(sp)
81105a2c:	df000017 	ldw	fp,0(sp)
81105a30:	dec00204 	addi	sp,sp,8
81105a34:	f800283a 	ret

81105a38 <bRmapCh4IrqFlagWriteCmd>:

bool bRmapCh4IrqFlagWriteCmd(void) {
81105a38:	defffd04 	addi	sp,sp,-12
81105a3c:	dfc00215 	stw	ra,8(sp)
81105a40:	df000115 	stw	fp,4(sp)
81105a44:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
81105a48:	01400484 	movi	r5,18
81105a4c:	01204834 	movhi	r4,33056
81105a50:	21080004 	addi	r4,r4,8192
81105a54:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105a58:	1080004c 	andi	r2,r2,1
}

bool bRmapCh4IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
81105a5c:	10000326 	beq	r2,zero,81105a6c <bRmapCh4IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105a60:	00800044 	movi	r2,1
81105a64:	e0bfff15 	stw	r2,-4(fp)
81105a68:	00000106 	br	81105a70 <bRmapCh4IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
81105a6c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105a70:	e0bfff17 	ldw	r2,-4(fp)
}
81105a74:	e037883a 	mov	sp,fp
81105a78:	dfc00117 	ldw	ra,4(sp)
81105a7c:	df000017 	ldw	fp,0(sp)
81105a80:	dec00204 	addi	sp,sp,8
81105a84:	f800283a 	ret

81105a88 <bRmapCh5IrqFlagWriteCmd>:

bool bRmapCh5IrqFlagWriteCmd(void) {
81105a88:	defffd04 	addi	sp,sp,-12
81105a8c:	dfc00215 	stw	ra,8(sp)
81105a90:	df000115 	stw	fp,4(sp)
81105a94:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
81105a98:	01400484 	movi	r5,18
81105a9c:	01204834 	movhi	r4,33056
81105aa0:	21070004 	addi	r4,r4,7168
81105aa4:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105aa8:	1080004c 	andi	r2,r2,1
}

bool bRmapCh5IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
81105aac:	10000326 	beq	r2,zero,81105abc <bRmapCh5IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105ab0:	00800044 	movi	r2,1
81105ab4:	e0bfff15 	stw	r2,-4(fp)
81105ab8:	00000106 	br	81105ac0 <bRmapCh5IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
81105abc:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105ac0:	e0bfff17 	ldw	r2,-4(fp)
}
81105ac4:	e037883a 	mov	sp,fp
81105ac8:	dfc00117 	ldw	ra,4(sp)
81105acc:	df000017 	ldw	fp,0(sp)
81105ad0:	dec00204 	addi	sp,sp,8
81105ad4:	f800283a 	ret

81105ad8 <bRmapCh6IrqFlagWriteCmd>:

bool bRmapCh6IrqFlagWriteCmd(void) {
81105ad8:	defffd04 	addi	sp,sp,-12
81105adc:	dfc00215 	stw	ra,8(sp)
81105ae0:	df000115 	stw	fp,4(sp)
81105ae4:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
81105ae8:	01400484 	movi	r5,18
81105aec:	01204834 	movhi	r4,33056
81105af0:	21060004 	addi	r4,r4,6144
81105af4:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105af8:	1080004c 	andi	r2,r2,1
}

bool bRmapCh6IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
81105afc:	10000326 	beq	r2,zero,81105b0c <bRmapCh6IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105b00:	00800044 	movi	r2,1
81105b04:	e0bfff15 	stw	r2,-4(fp)
81105b08:	00000106 	br	81105b10 <bRmapCh6IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
81105b0c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105b10:	e0bfff17 	ldw	r2,-4(fp)
}
81105b14:	e037883a 	mov	sp,fp
81105b18:	dfc00117 	ldw	ra,4(sp)
81105b1c:	df000017 	ldw	fp,0(sp)
81105b20:	dec00204 	addi	sp,sp,8
81105b24:	f800283a 	ret

81105b28 <bRmapCh7IrqFlagWriteCmd>:

bool bRmapCh7IrqFlagWriteCmd(void) {
81105b28:	defffd04 	addi	sp,sp,-12
81105b2c:	dfc00215 	stw	ra,8(sp)
81105b30:	df000115 	stw	fp,4(sp)
81105b34:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
81105b38:	01400484 	movi	r5,18
81105b3c:	01204834 	movhi	r4,33056
81105b40:	21050004 	addi	r4,r4,5120
81105b44:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105b48:	1080004c 	andi	r2,r2,1
}

bool bRmapCh7IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
81105b4c:	10000326 	beq	r2,zero,81105b5c <bRmapCh7IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105b50:	00800044 	movi	r2,1
81105b54:	e0bfff15 	stw	r2,-4(fp)
81105b58:	00000106 	br	81105b60 <bRmapCh7IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
81105b5c:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105b60:	e0bfff17 	ldw	r2,-4(fp)
}
81105b64:	e037883a 	mov	sp,fp
81105b68:	dfc00117 	ldw	ra,4(sp)
81105b6c:	df000017 	ldw	fp,0(sp)
81105b70:	dec00204 	addi	sp,sp,8
81105b74:	f800283a 	ret

81105b78 <bRmapCh8IrqFlagWriteCmd>:

bool bRmapCh8IrqFlagWriteCmd(void) {
81105b78:	defffd04 	addi	sp,sp,-12
81105b7c:	dfc00215 	stw	ra,8(sp)
81105b80:	df000115 	stw	fp,4(sp)
81105b84:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
81105b88:	01400484 	movi	r5,18
81105b8c:	01204834 	movhi	r4,33056
81105b90:	21040004 	addi	r4,r4,4096
81105b94:	11081540 	call	81108154 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
81105b98:	1080004c 	andi	r2,r2,1
}

bool bRmapCh8IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
81105b9c:	10000326 	beq	r2,zero,81105bac <bRmapCh8IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
81105ba0:	00800044 	movi	r2,1
81105ba4:	e0bfff15 	stw	r2,-4(fp)
81105ba8:	00000106 	br	81105bb0 <bRmapCh8IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
81105bac:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
81105bb0:	e0bfff17 	ldw	r2,-4(fp)
}
81105bb4:	e037883a 	mov	sp,fp
81105bb8:	dfc00117 	ldw	ra,4(sp)
81105bbc:	df000017 	ldw	fp,0(sp)
81105bc0:	dec00204 	addi	sp,sp,8
81105bc4:	f800283a 	ret

81105bc8 <uliRmapCh1WriteCmdAddress>:

alt_u32 uliRmapCh1WriteCmdAddress(void) {
81105bc8:	defffd04 	addi	sp,sp,-12
81105bcc:	dfc00215 	stw	ra,8(sp)
81105bd0:	df000115 	stw	fp,4(sp)
81105bd4:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105bd8:	01400184 	movi	r5,6
81105bdc:	01204834 	movhi	r4,33056
81105be0:	210b0004 	addi	r4,r4,11264
81105be4:	11081540 	call	81108154 <uliRmapReadReg>
81105be8:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_1_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105bec:	e13fff17 	ldw	r4,-4(fp)
81105bf0:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105bf4:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105bf8:	e0bfff17 	ldw	r2,-4(fp)
}
81105bfc:	e037883a 	mov	sp,fp
81105c00:	dfc00117 	ldw	ra,4(sp)
81105c04:	df000017 	ldw	fp,0(sp)
81105c08:	dec00204 	addi	sp,sp,8
81105c0c:	f800283a 	ret

81105c10 <uliRmapCh2WriteCmdAddress>:

alt_u32 uliRmapCh2WriteCmdAddress(void) {
81105c10:	defffd04 	addi	sp,sp,-12
81105c14:	dfc00215 	stw	ra,8(sp)
81105c18:	df000115 	stw	fp,4(sp)
81105c1c:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105c20:	01400184 	movi	r5,6
81105c24:	01204834 	movhi	r4,33056
81105c28:	210a0004 	addi	r4,r4,10240
81105c2c:	11081540 	call	81108154 <uliRmapReadReg>
81105c30:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_2_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105c34:	e13fff17 	ldw	r4,-4(fp)
81105c38:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105c3c:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105c40:	e0bfff17 	ldw	r2,-4(fp)
}
81105c44:	e037883a 	mov	sp,fp
81105c48:	dfc00117 	ldw	ra,4(sp)
81105c4c:	df000017 	ldw	fp,0(sp)
81105c50:	dec00204 	addi	sp,sp,8
81105c54:	f800283a 	ret

81105c58 <uliRmapCh3WriteCmdAddress>:

alt_u32 uliRmapCh3WriteCmdAddress(void) {
81105c58:	defffd04 	addi	sp,sp,-12
81105c5c:	dfc00215 	stw	ra,8(sp)
81105c60:	df000115 	stw	fp,4(sp)
81105c64:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105c68:	01400184 	movi	r5,6
81105c6c:	01204834 	movhi	r4,33056
81105c70:	21090004 	addi	r4,r4,9216
81105c74:	11081540 	call	81108154 <uliRmapReadReg>
81105c78:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_3_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105c7c:	e13fff17 	ldw	r4,-4(fp)
81105c80:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105c84:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105c88:	e0bfff17 	ldw	r2,-4(fp)
}
81105c8c:	e037883a 	mov	sp,fp
81105c90:	dfc00117 	ldw	ra,4(sp)
81105c94:	df000017 	ldw	fp,0(sp)
81105c98:	dec00204 	addi	sp,sp,8
81105c9c:	f800283a 	ret

81105ca0 <uliRmapCh4WriteCmdAddress>:

alt_u32 uliRmapCh4WriteCmdAddress(void) {
81105ca0:	defffd04 	addi	sp,sp,-12
81105ca4:	dfc00215 	stw	ra,8(sp)
81105ca8:	df000115 	stw	fp,4(sp)
81105cac:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105cb0:	01400184 	movi	r5,6
81105cb4:	01204834 	movhi	r4,33056
81105cb8:	21080004 	addi	r4,r4,8192
81105cbc:	11081540 	call	81108154 <uliRmapReadReg>
81105cc0:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_4_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105cc4:	e13fff17 	ldw	r4,-4(fp)
81105cc8:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105ccc:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105cd0:	e0bfff17 	ldw	r2,-4(fp)
}
81105cd4:	e037883a 	mov	sp,fp
81105cd8:	dfc00117 	ldw	ra,4(sp)
81105cdc:	df000017 	ldw	fp,0(sp)
81105ce0:	dec00204 	addi	sp,sp,8
81105ce4:	f800283a 	ret

81105ce8 <uliRmapCh5WriteCmdAddress>:

alt_u32 uliRmapCh5WriteCmdAddress(void) {
81105ce8:	defffd04 	addi	sp,sp,-12
81105cec:	dfc00215 	stw	ra,8(sp)
81105cf0:	df000115 	stw	fp,4(sp)
81105cf4:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105cf8:	01400184 	movi	r5,6
81105cfc:	01204834 	movhi	r4,33056
81105d00:	21070004 	addi	r4,r4,7168
81105d04:	11081540 	call	81108154 <uliRmapReadReg>
81105d08:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_5_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105d0c:	e13fff17 	ldw	r4,-4(fp)
81105d10:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105d14:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105d18:	e0bfff17 	ldw	r2,-4(fp)
}
81105d1c:	e037883a 	mov	sp,fp
81105d20:	dfc00117 	ldw	ra,4(sp)
81105d24:	df000017 	ldw	fp,0(sp)
81105d28:	dec00204 	addi	sp,sp,8
81105d2c:	f800283a 	ret

81105d30 <uliRmapCh6WriteCmdAddress>:

alt_u32 uliRmapCh6WriteCmdAddress(void) {
81105d30:	defffd04 	addi	sp,sp,-12
81105d34:	dfc00215 	stw	ra,8(sp)
81105d38:	df000115 	stw	fp,4(sp)
81105d3c:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105d40:	01400184 	movi	r5,6
81105d44:	01204834 	movhi	r4,33056
81105d48:	21060004 	addi	r4,r4,6144
81105d4c:	11081540 	call	81108154 <uliRmapReadReg>
81105d50:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_6_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105d54:	e13fff17 	ldw	r4,-4(fp)
81105d58:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105d5c:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105d60:	e0bfff17 	ldw	r2,-4(fp)
}
81105d64:	e037883a 	mov	sp,fp
81105d68:	dfc00117 	ldw	ra,4(sp)
81105d6c:	df000017 	ldw	fp,0(sp)
81105d70:	dec00204 	addi	sp,sp,8
81105d74:	f800283a 	ret

81105d78 <uliRmapCh7WriteCmdAddress>:

alt_u32 uliRmapCh7WriteCmdAddress(void) {
81105d78:	defffd04 	addi	sp,sp,-12
81105d7c:	dfc00215 	stw	ra,8(sp)
81105d80:	df000115 	stw	fp,4(sp)
81105d84:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105d88:	01400184 	movi	r5,6
81105d8c:	01204834 	movhi	r4,33056
81105d90:	21050004 	addi	r4,r4,5120
81105d94:	11081540 	call	81108154 <uliRmapReadReg>
81105d98:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_7_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105d9c:	e13fff17 	ldw	r4,-4(fp)
81105da0:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105da4:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105da8:	e0bfff17 	ldw	r2,-4(fp)
}
81105dac:	e037883a 	mov	sp,fp
81105db0:	dfc00117 	ldw	ra,4(sp)
81105db4:	df000017 	ldw	fp,0(sp)
81105db8:	dec00204 	addi	sp,sp,8
81105dbc:	f800283a 	ret

81105dc0 <uliRmapCh8WriteCmdAddress>:

alt_u32 uliRmapCh8WriteCmdAddress(void) {
81105dc0:	defffd04 	addi	sp,sp,-12
81105dc4:	dfc00215 	stw	ra,8(sp)
81105dc8:	df000115 	stw	fp,4(sp)
81105dcc:	df000104 	addi	fp,sp,4
	alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
81105dd0:	01400184 	movi	r5,6
81105dd4:	01204834 	movhi	r4,33056
81105dd8:	21040004 	addi	r4,r4,4096
81105ddc:	11081540 	call	81108154 <uliRmapReadReg>
81105de0:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_8_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
81105de4:	e13fff17 	ldw	r4,-4(fp)
81105de8:	110819c0 	call	8110819c <uliConvRmapCfgAddr>
81105dec:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
81105df0:	e0bfff17 	ldw	r2,-4(fp)
}
81105df4:	e037883a 	mov	sp,fp
81105df8:	dfc00117 	ldw	ra,4(sp)
81105dfc:	df000017 	ldw	fp,0(sp)
81105e00:	dec00204 	addi	sp,sp,8
81105e04:	f800283a 	ret

81105e08 <vRmapInitIrq>:

void vRmapInitIrq(alt_u8 ucCommCh) {
81105e08:	defffc04 	addi	sp,sp,-16
81105e0c:	dfc00315 	stw	ra,12(sp)
81105e10:	df000215 	stw	fp,8(sp)
81105e14:	df000204 	addi	fp,sp,8
81105e18:	2005883a 	mov	r2,r4
81105e1c:	e0bfff05 	stb	r2,-4(fp)
	void* pvHoldContext;
	switch (ucCommCh) {
81105e20:	e0bfff03 	ldbu	r2,-4(fp)
81105e24:	10c00268 	cmpgeui	r3,r2,9
81105e28:	18004f1e 	bne	r3,zero,81105f68 <vRmapInitIrq+0x160>
81105e2c:	100690ba 	slli	r3,r2,2
81105e30:	00a04434 	movhi	r2,33040
81105e34:	10979104 	addi	r2,r2,24132
81105e38:	1885883a 	add	r2,r3,r2
81105e3c:	10800017 	ldw	r2,0(r2)
81105e40:	1000683a 	jmp	r2
81105e44:	81105e68 	cmpgeui	r4,r16,16761
81105e48:	81105f68 	cmpgeui	r4,r16,16765
81105e4c:	81105e88 	cmpgei	r4,r16,16762
81105e50:	81105ea8 	cmpgeui	r4,r16,16762
81105e54:	81105ec8 	cmpgei	r4,r16,16763
81105e58:	81105ee8 	cmpgeui	r4,r16,16763
81105e5c:	81105f08 	cmpgei	r4,r16,16764
81105e60:	81105f28 	cmpgeui	r4,r16,16764
81105e64:	81105f48 	cmpgei	r4,r16,16765
	case eCommSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
81105e68:	d0a02204 	addi	r2,gp,-32632
81105e6c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_1_RMAP_IRQ, pvHoldContext, vRmapCh1HandleIrq);
81105e70:	01a04434 	movhi	r6,33040
81105e74:	31956a04 	addi	r6,r6,21928
81105e78:	e17ffe17 	ldw	r5,-8(fp)
81105e7c:	010005c4 	movi	r4,23
81105e80:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105e84:	00003806 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
81105e88:	d0a02304 	addi	r2,gp,-32628
81105e8c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_2_RMAP_IRQ, pvHoldContext, vRmapCh2HandleIrq);
81105e90:	01a04434 	movhi	r6,33040
81105e94:	31957804 	addi	r6,r6,21984
81105e98:	e17ffe17 	ldw	r5,-8(fp)
81105e9c:	01000544 	movi	r4,21
81105ea0:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105ea4:	00003006 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
81105ea8:	d0a02404 	addi	r2,gp,-32624
81105eac:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_3_RMAP_IRQ, pvHoldContext, vRmapCh3HandleIrq);
81105eb0:	01a04434 	movhi	r6,33040
81105eb4:	31958604 	addi	r6,r6,22040
81105eb8:	e17ffe17 	ldw	r5,-8(fp)
81105ebc:	010004c4 	movi	r4,19
81105ec0:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105ec4:	00002806 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
81105ec8:	d0a02504 	addi	r2,gp,-32620
81105ecc:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_4_RMAP_IRQ, pvHoldContext, vRmapCh4HandleIrq);
81105ed0:	01a04434 	movhi	r6,33040
81105ed4:	31959404 	addi	r6,r6,22096
81105ed8:	e17ffe17 	ldw	r5,-8(fp)
81105edc:	01000444 	movi	r4,17
81105ee0:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105ee4:	00002006 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
81105ee8:	d0a02604 	addi	r2,gp,-32616
81105eec:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_5_RMAP_IRQ, pvHoldContext, vRmapCh5HandleIrq);
81105ef0:	01a04434 	movhi	r6,33040
81105ef4:	3195a204 	addi	r6,r6,22152
81105ef8:	e17ffe17 	ldw	r5,-8(fp)
81105efc:	01000244 	movi	r4,9
81105f00:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105f04:	00001806 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
81105f08:	d0a02704 	addi	r2,gp,-32612
81105f0c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_6_RMAP_IRQ, pvHoldContext, vRmapCh6HandleIrq);
81105f10:	01a04434 	movhi	r6,33040
81105f14:	3195b004 	addi	r6,r6,22208
81105f18:	e17ffe17 	ldw	r5,-8(fp)
81105f1c:	010001c4 	movi	r4,7
81105f20:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105f24:	00001006 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
81105f28:	d0a02804 	addi	r2,gp,-32608
81105f2c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_7_RMAP_IRQ, pvHoldContext, vRmapCh7HandleIrq);
81105f30:	01a04434 	movhi	r6,33040
81105f34:	3195be04 	addi	r6,r6,22264
81105f38:	e17ffe17 	ldw	r5,-8(fp)
81105f3c:	01000104 	movi	r4,4
81105f40:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105f44:	00000806 	br	81105f68 <vRmapInitIrq+0x160>
	case eCommSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
81105f48:	d0a02904 	addi	r2,gp,-32604
81105f4c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_8_RMAP_IRQ, pvHoldContext, vRmapCh8HandleIrq);
81105f50:	01a04434 	movhi	r6,33040
81105f54:	3195cc04 	addi	r6,r6,22320
81105f58:	e17ffe17 	ldw	r5,-8(fp)
81105f5c:	010000c4 	movi	r4,3
81105f60:	111f9a80 	call	8111f9a8 <alt_irq_register>
		break;
81105f64:	0001883a 	nop
	}
}
81105f68:	0001883a 	nop
81105f6c:	e037883a 	mov	sp,fp
81105f70:	dfc00117 	ldw	ra,4(sp)
81105f74:	df000017 	ldw	fp,0(sp)
81105f78:	dec00204 	addi	sp,sp,8
81105f7c:	f800283a 	ret

81105f80 <bRmapSetIrqControl>:

bool bRmapSetIrqControl(TRmapChannel *pxRmapCh) {
81105f80:	defffb04 	addi	sp,sp,-20
81105f84:	dfc00415 	stw	ra,16(sp)
81105f88:	df000315 	stw	fp,12(sp)
81105f8c:	df000304 	addi	fp,sp,12
81105f90:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81105f94:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81105f98:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
81105f9c:	e0bfff17 	ldw	r2,-4(fp)
81105fa0:	10001926 	beq	r2,zero,81106008 <bRmapSetIrqControl+0x88>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81105fa4:	e0bfff17 	ldw	r2,-4(fp)
81105fa8:	10800017 	ldw	r2,0(r2)
81105fac:	01400444 	movi	r5,17
81105fb0:	1009883a 	mov	r4,r2
81105fb4:	11081540 	call	81108154 <uliRmapReadReg>
81105fb8:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (pxRmapCh->xRmapIrqControl.bWriteCmdEn) {
81105fbc:	e0bfff17 	ldw	r2,-4(fp)
81105fc0:	10801017 	ldw	r2,64(r2)
81105fc4:	10000426 	beq	r2,zero,81105fd8 <bRmapSetIrqControl+0x58>
			uliReg |= COMM_IRQ_RMAP_WRCMD_EN_MSK;
81105fc8:	e0bffe17 	ldw	r2,-8(fp)
81105fcc:	10800054 	ori	r2,r2,1
81105fd0:	e0bffe15 	stw	r2,-8(fp)
81105fd4:	00000406 	br	81105fe8 <bRmapSetIrqControl+0x68>
		} else {
			uliReg &= (~COMM_IRQ_RMAP_WRCMD_EN_MSK);
81105fd8:	e0fffe17 	ldw	r3,-8(fp)
81105fdc:	00bfff84 	movi	r2,-2
81105fe0:	1884703a 	and	r2,r3,r2
81105fe4:	e0bffe15 	stw	r2,-8(fp)
		}

		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_IRQ_CONTROL_REG_OFST,
81105fe8:	e0bfff17 	ldw	r2,-4(fp)
81105fec:	10800017 	ldw	r2,0(r2)
81105ff0:	e1bffe17 	ldw	r6,-8(fp)
81105ff4:	01400444 	movi	r5,17
81105ff8:	1009883a 	mov	r4,r2
81105ffc:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);
		bStatus = TRUE;
81106000:	00800044 	movi	r2,1
81106004:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81106008:	e0bffd17 	ldw	r2,-12(fp)
}
8110600c:	e037883a 	mov	sp,fp
81106010:	dfc00117 	ldw	ra,4(sp)
81106014:	df000017 	ldw	fp,0(sp)
81106018:	dec00204 	addi	sp,sp,8
8110601c:	f800283a 	ret

81106020 <bRmapGetIrqControl>:

bool bRmapGetIrqControl(TRmapChannel *pxRmapCh) {
81106020:	defffb04 	addi	sp,sp,-20
81106024:	dfc00415 	stw	ra,16(sp)
81106028:	df000315 	stw	fp,12(sp)
8110602c:	df000304 	addi	fp,sp,12
81106030:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106034:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81106038:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
8110603c:	e0bfff17 	ldw	r2,-4(fp)
81106040:	10001126 	beq	r2,zero,81106088 <bRmapGetIrqControl+0x68>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106044:	e0bfff17 	ldw	r2,-4(fp)
81106048:	10800017 	ldw	r2,0(r2)
8110604c:	01400444 	movi	r5,17
81106050:	1009883a 	mov	r4,r2
81106054:	11081540 	call	81108154 <uliRmapReadReg>
81106058:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (uliReg & COMM_IRQ_RMAP_WRCMD_EN_MSK) {
8110605c:	e0bffe17 	ldw	r2,-8(fp)
81106060:	1080004c 	andi	r2,r2,1
81106064:	10000426 	beq	r2,zero,81106078 <bRmapGetIrqControl+0x58>
			pxRmapCh->xRmapIrqControl.bWriteCmdEn = TRUE;
81106068:	e0bfff17 	ldw	r2,-4(fp)
8110606c:	00c00044 	movi	r3,1
81106070:	10c01015 	stw	r3,64(r2)
81106074:	00000206 	br	81106080 <bRmapGetIrqControl+0x60>
		} else {
			pxRmapCh->xRmapIrqControl.bWriteCmdEn = FALSE;
81106078:	e0bfff17 	ldw	r2,-4(fp)
8110607c:	10001015 	stw	zero,64(r2)
		}

		bStatus = TRUE;
81106080:	00800044 	movi	r2,1
81106084:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81106088:	e0bffd17 	ldw	r2,-12(fp)
}
8110608c:	e037883a 	mov	sp,fp
81106090:	dfc00117 	ldw	ra,4(sp)
81106094:	df000017 	ldw	fp,0(sp)
81106098:	dec00204 	addi	sp,sp,8
8110609c:	f800283a 	ret

811060a0 <bRmapGetIrqFlags>:

bool bRmapGetIrqFlags(TRmapChannel *pxRmapCh) {
811060a0:	defffb04 	addi	sp,sp,-20
811060a4:	dfc00415 	stw	ra,16(sp)
811060a8:	df000315 	stw	fp,12(sp)
811060ac:	df000304 	addi	fp,sp,12
811060b0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811060b4:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811060b8:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
811060bc:	e0bfff17 	ldw	r2,-4(fp)
811060c0:	10001126 	beq	r2,zero,81106108 <bRmapGetIrqFlags+0x68>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811060c4:	e0bfff17 	ldw	r2,-4(fp)
811060c8:	10800017 	ldw	r2,0(r2)
811060cc:	01400484 	movi	r5,18
811060d0:	1009883a 	mov	r4,r2
811060d4:	11081540 	call	81108154 <uliRmapReadReg>
811060d8:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_FLAGS_REG_OFST);

		if (uliReg & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
811060dc:	e0bffe17 	ldw	r2,-8(fp)
811060e0:	1080004c 	andi	r2,r2,1
811060e4:	10000426 	beq	r2,zero,811060f8 <bRmapGetIrqFlags+0x58>
			pxRmapCh->xRmapIrqFlag.bWriteCmdFlag = TRUE;
811060e8:	e0bfff17 	ldw	r2,-4(fp)
811060ec:	00c00044 	movi	r3,1
811060f0:	10c01115 	stw	r3,68(r2)
811060f4:	00000206 	br	81106100 <bRmapGetIrqFlags+0x60>
		} else {
			pxRmapCh->xRmapIrqFlag.bWriteCmdFlag = FALSE;
811060f8:	e0bfff17 	ldw	r2,-4(fp)
811060fc:	10001115 	stw	zero,68(r2)
		}

		bStatus = TRUE;
81106100:	00800044 	movi	r2,1
81106104:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81106108:	e0bffd17 	ldw	r2,-12(fp)
}
8110610c:	e037883a 	mov	sp,fp
81106110:	dfc00117 	ldw	ra,4(sp)
81106114:	df000017 	ldw	fp,0(sp)
81106118:	dec00204 	addi	sp,sp,8
8110611c:	f800283a 	ret

81106120 <bRmapSetCodecConfig>:

bool bRmapSetCodecConfig(TRmapChannel *pxRmapCh) {
81106120:	defffb04 	addi	sp,sp,-20
81106124:	dfc00415 	stw	ra,16(sp)
81106128:	df000315 	stw	fp,12(sp)
8110612c:	df000304 	addi	fp,sp,12
81106130:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106134:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81106138:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
8110613c:	e0bfff17 	ldw	r2,-4(fp)
81106140:	10002526 	beq	r2,zero,811061d8 <bRmapSetCodecConfig+0xb8>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106144:	e0bfff17 	ldw	r2,-4(fp)
81106148:	10800017 	ldw	r2,0(r2)
8110614c:	01400104 	movi	r5,4
81106150:	1009883a 	mov	r4,r2
81106154:	11081540 	call	81108154 <uliRmapReadReg>
81106158:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_CFG_REG_OFST);

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
8110615c:	e0fffe17 	ldw	r3,-8(fp)
81106160:	00bfc004 	movi	r2,-256
81106164:	1884703a 	and	r2,r3,r2
81106168:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
8110616c:	e0bfff17 	ldw	r2,-4(fp)
81106170:	10800143 	ldbu	r2,5(r2)
81106174:	10803fcc 	andi	r2,r2,255

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_CODEC_CFG_REG_OFST);

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
81106178:	e0fffe17 	ldw	r3,-8(fp)
8110617c:	1884b03a 	or	r2,r3,r2
81106180:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
		uliReg &= (~COMM_RMAP_TARGET_KEY_MSK);
81106184:	e0fffe17 	ldw	r3,-8(fp)
81106188:	00bffff4 	movhi	r2,65535
8110618c:	10803fc4 	addi	r2,r2,255
81106190:	1884703a 	and	r2,r3,r2
81106194:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_TARGET_KEY_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucKey << 8));
81106198:	e0bfff17 	ldw	r2,-4(fp)
8110619c:	10800103 	ldbu	r2,4(r2)
811061a0:	10803fcc 	andi	r2,r2,255
811061a4:	1004923a 	slli	r2,r2,8
811061a8:	10bfffcc 	andi	r2,r2,65535

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
		uliReg &= (~COMM_RMAP_TARGET_KEY_MSK);
		uliReg |= (COMM_RMAP_TARGET_KEY_MSK
811061ac:	e0fffe17 	ldw	r3,-8(fp)
811061b0:	1884b03a 	or	r2,r3,r2
811061b4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucKey << 8));

		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CODEC_CFG_REG_OFST,
811061b8:	e0bfff17 	ldw	r2,-4(fp)
811061bc:	10800017 	ldw	r2,0(r2)
811061c0:	e1bffe17 	ldw	r6,-8(fp)
811061c4:	01400104 	movi	r5,4
811061c8:	1009883a 	mov	r4,r2
811061cc:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
811061d0:	00800044 	movi	r2,1
811061d4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811061d8:	e0bffd17 	ldw	r2,-12(fp)
}
811061dc:	e037883a 	mov	sp,fp
811061e0:	dfc00117 	ldw	ra,4(sp)
811061e4:	df000017 	ldw	fp,0(sp)
811061e8:	dec00204 	addi	sp,sp,8
811061ec:	f800283a 	ret

811061f0 <bRmapGetCodecConfig>:

bool bRmapGetCodecConfig(TRmapChannel *pxRmapCh) {
811061f0:	defffb04 	addi	sp,sp,-20
811061f4:	dfc00415 	stw	ra,16(sp)
811061f8:	df000315 	stw	fp,12(sp)
811061fc:	df000304 	addi	fp,sp,12
81106200:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106204:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81106208:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
8110620c:	e0bfff17 	ldw	r2,-4(fp)
81106210:	10001226 	beq	r2,zero,8110625c <bRmapGetCodecConfig+0x6c>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106214:	e0bfff17 	ldw	r2,-4(fp)
81106218:	10800017 	ldw	r2,0(r2)
8110621c:	01400104 	movi	r5,4
81106220:	1009883a 	mov	r4,r2
81106224:	11081540 	call	81108154 <uliRmapReadReg>
81106228:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_CFG_REG_OFST);

		pxRmapCh->xRmapCodecConfig.ucLogicalAddress = (alt_u8) ((uliReg
8110622c:	e0bffe17 	ldw	r2,-8(fp)
81106230:	1007883a 	mov	r3,r2
81106234:	e0bfff17 	ldw	r2,-4(fp)
81106238:	10c00145 	stb	r3,5(r2)
				& COMM_RMAP_TARGET_LOG_ADDR_MSK) >> 0);
		pxRmapCh->xRmapCodecConfig.ucKey = (alt_u8) ((uliReg
				& COMM_RMAP_TARGET_KEY_MSK) >> 8);
8110623c:	e0bffe17 	ldw	r2,-8(fp)
81106240:	10bfc00c 	andi	r2,r2,65280
81106244:	1004d23a 	srli	r2,r2,8
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_CODEC_CFG_REG_OFST);

		pxRmapCh->xRmapCodecConfig.ucLogicalAddress = (alt_u8) ((uliReg
				& COMM_RMAP_TARGET_LOG_ADDR_MSK) >> 0);
		pxRmapCh->xRmapCodecConfig.ucKey = (alt_u8) ((uliReg
81106248:	1007883a 	mov	r3,r2
8110624c:	e0bfff17 	ldw	r2,-4(fp)
81106250:	10c00105 	stb	r3,4(r2)
				& COMM_RMAP_TARGET_KEY_MSK) >> 8);

		bStatus = TRUE;
81106254:	00800044 	movi	r2,1
81106258:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8110625c:	e0bffd17 	ldw	r2,-12(fp)
}
81106260:	e037883a 	mov	sp,fp
81106264:	dfc00117 	ldw	ra,4(sp)
81106268:	df000017 	ldw	fp,0(sp)
8110626c:	dec00204 	addi	sp,sp,8
81106270:	f800283a 	ret

81106274 <bRmapGetCodecStatus>:

bool bRmapGetCodecStatus(TRmapChannel *pxRmapCh) {
81106274:	defffb04 	addi	sp,sp,-20
81106278:	dfc00415 	stw	ra,16(sp)
8110627c:	df000315 	stw	fp,12(sp)
81106280:	df000304 	addi	fp,sp,12
81106284:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106288:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
8110628c:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
81106290:	e0bfff17 	ldw	r2,-4(fp)
81106294:	10004726 	beq	r2,zero,811063b4 <bRmapGetCodecStatus+0x140>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106298:	e0bfff17 	ldw	r2,-4(fp)
8110629c:	10800017 	ldw	r2,0(r2)
811062a0:	01400144 	movi	r5,5
811062a4:	1009883a 	mov	r4,r2
811062a8:	11081540 	call	81108154 <uliRmapReadReg>
811062ac:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_STAT_REG_OFST);

		if (uliReg & COMM_RMAP_STAT_CMD_RECEIVED_MSK) {
811062b0:	e0bffe17 	ldw	r2,-8(fp)
811062b4:	1080004c 	andi	r2,r2,1
811062b8:	10000426 	beq	r2,zero,811062cc <bRmapGetCodecStatus+0x58>
			pxRmapCh->xRmapCodecStatus.bCommandReceived = TRUE;
811062bc:	e0bfff17 	ldw	r2,-4(fp)
811062c0:	00c00044 	movi	r3,1
811062c4:	10c00215 	stw	r3,8(r2)
811062c8:	00000206 	br	811062d4 <bRmapGetCodecStatus+0x60>
		} else {
			pxRmapCh->xRmapCodecStatus.bCommandReceived = FALSE;
811062cc:	e0bfff17 	ldw	r2,-4(fp)
811062d0:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_RMAP_STAT_WR_REQ_MSK) {
811062d4:	e0bffe17 	ldw	r2,-8(fp)
811062d8:	1080008c 	andi	r2,r2,2
811062dc:	10000426 	beq	r2,zero,811062f0 <bRmapGetCodecStatus+0x7c>
			pxRmapCh->xRmapCodecStatus.bWriteRequested = TRUE;
811062e0:	e0bfff17 	ldw	r2,-4(fp)
811062e4:	00c00044 	movi	r3,1
811062e8:	10c00315 	stw	r3,12(r2)
811062ec:	00000206 	br	811062f8 <bRmapGetCodecStatus+0x84>
		} else {
			pxRmapCh->xRmapCodecStatus.bWriteRequested = FALSE;
811062f0:	e0bfff17 	ldw	r2,-4(fp)
811062f4:	10000315 	stw	zero,12(r2)
		}
		if (uliReg & COMM_RMAP_STAT_WR_AUTH_MSK) {
811062f8:	e0bffe17 	ldw	r2,-8(fp)
811062fc:	1080010c 	andi	r2,r2,4
81106300:	10000426 	beq	r2,zero,81106314 <bRmapGetCodecStatus+0xa0>
			pxRmapCh->xRmapCodecStatus.bWriteAuthorized = TRUE;
81106304:	e0bfff17 	ldw	r2,-4(fp)
81106308:	00c00044 	movi	r3,1
8110630c:	10c00415 	stw	r3,16(r2)
81106310:	00000206 	br	8110631c <bRmapGetCodecStatus+0xa8>
		} else {
			pxRmapCh->xRmapCodecStatus.bWriteAuthorized = FALSE;
81106314:	e0bfff17 	ldw	r2,-4(fp)
81106318:	10000415 	stw	zero,16(r2)
		}
		if (uliReg & COMM_RMAP_STAT_RD_REQ_MSK) {
8110631c:	e0bffe17 	ldw	r2,-8(fp)
81106320:	1080020c 	andi	r2,r2,8
81106324:	10000426 	beq	r2,zero,81106338 <bRmapGetCodecStatus+0xc4>
			pxRmapCh->xRmapCodecStatus.bReadRequested = TRUE;
81106328:	e0bfff17 	ldw	r2,-4(fp)
8110632c:	00c00044 	movi	r3,1
81106330:	10c00515 	stw	r3,20(r2)
81106334:	00000206 	br	81106340 <bRmapGetCodecStatus+0xcc>
		} else {
			pxRmapCh->xRmapCodecStatus.bReadRequested = FALSE;
81106338:	e0bfff17 	ldw	r2,-4(fp)
8110633c:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_RMAP_STAT_RD_AUTH_MSK) {
81106340:	e0bffe17 	ldw	r2,-8(fp)
81106344:	1080040c 	andi	r2,r2,16
81106348:	10000426 	beq	r2,zero,8110635c <bRmapGetCodecStatus+0xe8>
			pxRmapCh->xRmapCodecStatus.bReadAuthorized = TRUE;
8110634c:	e0bfff17 	ldw	r2,-4(fp)
81106350:	00c00044 	movi	r3,1
81106354:	10c00615 	stw	r3,24(r2)
81106358:	00000206 	br	81106364 <bRmapGetCodecStatus+0xf0>
		} else {
			pxRmapCh->xRmapCodecStatus.bReadAuthorized = FALSE;
8110635c:	e0bfff17 	ldw	r2,-4(fp)
81106360:	10000615 	stw	zero,24(r2)
		}
		if (uliReg & COMM_RMAP_STAT_REPLY_SEND_MSK) {
81106364:	e0bffe17 	ldw	r2,-8(fp)
81106368:	1080080c 	andi	r2,r2,32
8110636c:	10000426 	beq	r2,zero,81106380 <bRmapGetCodecStatus+0x10c>
			pxRmapCh->xRmapCodecStatus.bReplySended = TRUE;
81106370:	e0bfff17 	ldw	r2,-4(fp)
81106374:	00c00044 	movi	r3,1
81106378:	10c00715 	stw	r3,28(r2)
8110637c:	00000206 	br	81106388 <bRmapGetCodecStatus+0x114>
		} else {
			pxRmapCh->xRmapCodecStatus.bReplySended = FALSE;
81106380:	e0bfff17 	ldw	r2,-4(fp)
81106384:	10000715 	stw	zero,28(r2)
		}
		if (uliReg & COMM_RMAP_STAT_DISCARD_PKG_MSK) {
81106388:	e0bffe17 	ldw	r2,-8(fp)
8110638c:	1080100c 	andi	r2,r2,64
81106390:	10000426 	beq	r2,zero,811063a4 <bRmapGetCodecStatus+0x130>
			pxRmapCh->xRmapCodecStatus.bDiscardedPackage = TRUE;
81106394:	e0bfff17 	ldw	r2,-4(fp)
81106398:	00c00044 	movi	r3,1
8110639c:	10c00815 	stw	r3,32(r2)
811063a0:	00000206 	br	811063ac <bRmapGetCodecStatus+0x138>
		} else {
			pxRmapCh->xRmapCodecStatus.bCommandReceived = FALSE;
811063a4:	e0bfff17 	ldw	r2,-4(fp)
811063a8:	10000215 	stw	zero,8(r2)
		}

		bStatus = TRUE;
811063ac:	00800044 	movi	r2,1
811063b0:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811063b4:	e0bffd17 	ldw	r2,-12(fp)
}
811063b8:	e037883a 	mov	sp,fp
811063bc:	dfc00117 	ldw	ra,4(sp)
811063c0:	df000017 	ldw	fp,0(sp)
811063c4:	dec00204 	addi	sp,sp,8
811063c8:	f800283a 	ret

811063cc <bRmapGetCodecError>:

bool bRmapGetCodecError(TRmapChannel *pxRmapCh) {
811063cc:	defffb04 	addi	sp,sp,-20
811063d0:	dfc00415 	stw	ra,16(sp)
811063d4:	df000315 	stw	fp,12(sp)
811063d8:	df000304 	addi	fp,sp,12
811063dc:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811063e0:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811063e4:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
811063e8:	e0bfff17 	ldw	r2,-4(fp)
811063ec:	10004726 	beq	r2,zero,8110650c <bRmapGetCodecError+0x140>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811063f0:	e0bfff17 	ldw	r2,-4(fp)
811063f4:	10800017 	ldw	r2,0(r2)
811063f8:	01400144 	movi	r5,5
811063fc:	1009883a 	mov	r4,r2
81106400:	11081540 	call	81108154 <uliRmapReadReg>
81106404:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_STAT_REG_OFST);

		if (uliReg & COMM_RMAP_ERR_EARLY_EOP_MSK) {
81106408:	e0bffe17 	ldw	r2,-8(fp)
8110640c:	1080006c 	andhi	r2,r2,1
81106410:	10000426 	beq	r2,zero,81106424 <bRmapGetCodecError+0x58>
			pxRmapCh->xRmapCodecError.bEarlyEop = TRUE;
81106414:	e0bfff17 	ldw	r2,-4(fp)
81106418:	00c00044 	movi	r3,1
8110641c:	10c00915 	stw	r3,36(r2)
81106420:	00000206 	br	8110642c <bRmapGetCodecError+0x60>
		} else {
			pxRmapCh->xRmapCodecError.bEarlyEop = FALSE;
81106424:	e0bfff17 	ldw	r2,-4(fp)
81106428:	10000915 	stw	zero,36(r2)
		}
		if (uliReg & COMM_RMAP_ERR_EEP_MSK) {
8110642c:	e0bffe17 	ldw	r2,-8(fp)
81106430:	108000ac 	andhi	r2,r2,2
81106434:	10000426 	beq	r2,zero,81106448 <bRmapGetCodecError+0x7c>
			pxRmapCh->xRmapCodecError.bEep = TRUE;
81106438:	e0bfff17 	ldw	r2,-4(fp)
8110643c:	00c00044 	movi	r3,1
81106440:	10c00a15 	stw	r3,40(r2)
81106444:	00000206 	br	81106450 <bRmapGetCodecError+0x84>
		} else {
			pxRmapCh->xRmapCodecError.bEep = FALSE;
81106448:	e0bfff17 	ldw	r2,-4(fp)
8110644c:	10000a15 	stw	zero,40(r2)
		}
		if (uliReg & COMM_RMAP_ERR_HEADER_CRC_MSK) {
81106450:	e0bffe17 	ldw	r2,-8(fp)
81106454:	1080012c 	andhi	r2,r2,4
81106458:	10000426 	beq	r2,zero,8110646c <bRmapGetCodecError+0xa0>
			pxRmapCh->xRmapCodecError.bHeaderCRC = TRUE;
8110645c:	e0bfff17 	ldw	r2,-4(fp)
81106460:	00c00044 	movi	r3,1
81106464:	10c00b15 	stw	r3,44(r2)
81106468:	00000206 	br	81106474 <bRmapGetCodecError+0xa8>
		} else {
			pxRmapCh->xRmapCodecError.bHeaderCRC = FALSE;
8110646c:	e0bfff17 	ldw	r2,-4(fp)
81106470:	10000b15 	stw	zero,44(r2)
		}
		if (uliReg & COMM_RMAP_ERR_UNUSED_PKT_MSK) {
81106474:	e0bffe17 	ldw	r2,-8(fp)
81106478:	1080022c 	andhi	r2,r2,8
8110647c:	10000426 	beq	r2,zero,81106490 <bRmapGetCodecError+0xc4>
			pxRmapCh->xRmapCodecError.bUnusedPacketType = TRUE;
81106480:	e0bfff17 	ldw	r2,-4(fp)
81106484:	00c00044 	movi	r3,1
81106488:	10c00c15 	stw	r3,48(r2)
8110648c:	00000206 	br	81106498 <bRmapGetCodecError+0xcc>
		} else {
			pxRmapCh->xRmapCodecError.bUnusedPacketType = FALSE;
81106490:	e0bfff17 	ldw	r2,-4(fp)
81106494:	10000c15 	stw	zero,48(r2)
		}
		if (uliReg & COMM_RMAP_ERR_INVALID_CMD_MSK) {
81106498:	e0bffe17 	ldw	r2,-8(fp)
8110649c:	1080042c 	andhi	r2,r2,16
811064a0:	10000426 	beq	r2,zero,811064b4 <bRmapGetCodecError+0xe8>
			pxRmapCh->xRmapCodecError.bInvalidCommandCode = TRUE;
811064a4:	e0bfff17 	ldw	r2,-4(fp)
811064a8:	00c00044 	movi	r3,1
811064ac:	10c00d15 	stw	r3,52(r2)
811064b0:	00000206 	br	811064bc <bRmapGetCodecError+0xf0>
		} else {
			pxRmapCh->xRmapCodecError.bInvalidCommandCode = FALSE;
811064b4:	e0bfff17 	ldw	r2,-4(fp)
811064b8:	10000d15 	stw	zero,52(r2)
		}
		if (uliReg & COMM_RMAP_ERR_TOO_MUCH_DATA_MSK) {
811064bc:	e0bffe17 	ldw	r2,-8(fp)
811064c0:	1080082c 	andhi	r2,r2,32
811064c4:	10000426 	beq	r2,zero,811064d8 <bRmapGetCodecError+0x10c>
			pxRmapCh->xRmapCodecError.bTooMuchData = TRUE;
811064c8:	e0bfff17 	ldw	r2,-4(fp)
811064cc:	00c00044 	movi	r3,1
811064d0:	10c00e15 	stw	r3,56(r2)
811064d4:	00000206 	br	811064e0 <bRmapGetCodecError+0x114>
		} else {
			pxRmapCh->xRmapCodecError.bTooMuchData = FALSE;
811064d8:	e0bfff17 	ldw	r2,-4(fp)
811064dc:	10000e15 	stw	zero,56(r2)
		}
		if (uliReg & COMM_RMAP_ERR_INVALID_DCRC_MSK) {
811064e0:	e0bffe17 	ldw	r2,-8(fp)
811064e4:	1080102c 	andhi	r2,r2,64
811064e8:	10000426 	beq	r2,zero,811064fc <bRmapGetCodecError+0x130>
			pxRmapCh->xRmapCodecError.bInvalidDataCrc = TRUE;
811064ec:	e0bfff17 	ldw	r2,-4(fp)
811064f0:	00c00044 	movi	r3,1
811064f4:	10c00f15 	stw	r3,60(r2)
811064f8:	00000206 	br	81106504 <bRmapGetCodecError+0x138>
		} else {
			pxRmapCh->xRmapCodecError.bInvalidDataCrc = FALSE;
811064fc:	e0bfff17 	ldw	r2,-4(fp)
81106500:	10000f15 	stw	zero,60(r2)
		}

		bStatus = TRUE;
81106504:	00800044 	movi	r2,1
81106508:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8110650c:	e0bffd17 	ldw	r2,-12(fp)
}
81106510:	e037883a 	mov	sp,fp
81106514:	dfc00117 	ldw	ra,4(sp)
81106518:	df000017 	ldw	fp,0(sp)
8110651c:	dec00204 	addi	sp,sp,8
81106520:	f800283a 	ret

81106524 <bRmapSetMemConfigArea>:

bool bRmapSetMemConfigArea(TRmapChannel *pxRmapCh) {
81106524:	defffb04 	addi	sp,sp,-20
81106528:	dfc00415 	stw	ra,16(sp)
8110652c:	df000315 	stw	fp,12(sp)
81106530:	df000304 	addi	fp,sp,12
81106534:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106538:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
8110653c:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
81106540:	e0bfff17 	ldw	r2,-4(fp)
81106544:	1000aa26 	beq	r2,zero,811067f0 <bRmapSetMemConfigArea+0x2cc>

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config;
81106548:	e0bfff17 	ldw	r2,-4(fp)
8110654c:	10801217 	ldw	r2,72(r2)
81106550:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_REGCLK_DIR_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 3));
//			uliReg &= (~COMM_RMAP_IMGCLK_TRCNT_CTRL_MSK);
//			uliReg |= (COMM_RMAP_IMGCLK_TRCNT_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 4));
//			uliReg &= (~COMM_RMAP_REGCLK_TRCNT_CTRL_MSK);
//			uliReg |= (COMM_RMAP_REGCLK_TRCNT_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 20));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106554:	e0bfff17 	ldw	r2,-4(fp)
81106558:	10800017 	ldw	r2,0(r2)
8110655c:	e1bffe17 	ldw	r6,-8(fp)
81106560:	01401004 	movi	r5,64
81106564:	1009883a 	mov	r4,r2
81106568:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config;
8110656c:	e0bfff17 	ldw	r2,-4(fp)
81106570:	10801317 	ldw	r2,76(r2)
81106574:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_SL_RDOUT_PAUSE_CNT_MSK);
//			uliReg |= (COMM_RMAP_SL_RDOUT_PAUSE_CNT_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106578:	e0bfff17 	ldw	r2,-4(fp)
8110657c:	10800017 	ldw	r2,0(r2)
81106580:	e1bffe17 	ldw	r6,-8(fp)
81106584:	01401044 	movi	r5,65
81106588:	1009883a 	mov	r4,r2
8110658c:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SPW_PKT_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config;
81106590:	e0bfff17 	ldw	r2,-4(fp)
81106594:	10801417 	ldw	r2,80(r2)
81106598:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_DIGITISE_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
//			uliReg &= (~COMM_RMAP_CCD_DTRAN_SEL_CTRL_MSK);
//			uliReg |= (COMM_RMAP_CCD_DTRAN_SEL_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
//			uliReg &= (~COMM_RMAP_PACKET_SIZE_CTRL_MSK);
//			uliReg |= (COMM_RMAP_PACKET_SIZE_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8110659c:	e0bfff17 	ldw	r2,-4(fp)
811065a0:	10800017 	ldw	r2,0(r2)
811065a4:	e1bffe17 	ldw	r6,-8(fp)
811065a8:	01401084 	movi	r5,66
811065ac:	1009883a 	mov	r4,r2
811065b0:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_SPW_PKT_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SPW_PKT_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSpwPacket2Config;
811065b4:	e0bfff17 	ldw	r2,-4(fp)
811065b8:	10801517 	ldw	r2,84(r2)
811065bc:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
811065c0:	e0bfff17 	ldw	r2,-4(fp)
811065c4:	10800017 	ldw	r2,0(r2)
811065c8:	e1bffe17 	ldw	r6,-8(fp)
811065cc:	014010c4 	movi	r5,67
811065d0:	1009883a 	mov	r4,r2
811065d4:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_SPW_PKT_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_1_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
811065d8:	e0bfff17 	ldw	r2,-4(fp)
811065dc:	10802217 	ldw	r2,136(r2)
811065e0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
811065e4:	e0bfff17 	ldw	r2,-4(fp)
811065e8:	10800017 	ldw	r2,0(r2)
811065ec:	e1bffe17 	ldw	r6,-8(fp)
811065f0:	01401104 	movi	r5,68
811065f4:	1009883a 	mov	r4,r2
811065f8:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_1_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_1_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config;
811065fc:	e0bfff17 	ldw	r2,-4(fp)
81106600:	10801717 	ldw	r2,92(r2)
81106604:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106608:	e0bfff17 	ldw	r2,-4(fp)
8110660c:	10800017 	ldw	r2,0(r2)
81106610:	e1bffe17 	ldw	r6,-8(fp)
81106614:	01401144 	movi	r5,69
81106618:	1009883a 	mov	r4,r2
8110661c:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_1_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_2_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config;
81106620:	e0bfff17 	ldw	r2,-4(fp)
81106624:	10801817 	ldw	r2,96(r2)
81106628:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8110662c:	e0bfff17 	ldw	r2,-4(fp)
81106630:	10800017 	ldw	r2,0(r2)
81106634:	e1bffe17 	ldw	r6,-8(fp)
81106638:	01401184 	movi	r5,70
8110663c:	1009883a 	mov	r4,r2
81106640:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_2_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_2_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config;
81106644:	e0bfff17 	ldw	r2,-4(fp)
81106648:	10801917 	ldw	r2,100(r2)
8110664c:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106650:	e0bfff17 	ldw	r2,-4(fp)
81106654:	10800017 	ldw	r2,0(r2)
81106658:	e1bffe17 	ldw	r6,-8(fp)
8110665c:	014011c4 	movi	r5,71
81106660:	1009883a 	mov	r4,r2
81106664:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_2_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_3_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config;
81106668:	e0bfff17 	ldw	r2,-4(fp)
8110666c:	10801a17 	ldw	r2,104(r2)
81106670:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106674:	e0bfff17 	ldw	r2,-4(fp)
81106678:	10800017 	ldw	r2,0(r2)
8110667c:	e1bffe17 	ldw	r6,-8(fp)
81106680:	01401204 	movi	r5,72
81106684:	1009883a 	mov	r4,r2
81106688:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_3_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_3_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config;
8110668c:	e0bfff17 	ldw	r2,-4(fp)
81106690:	10801b17 	ldw	r2,108(r2)
81106694:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106698:	e0bfff17 	ldw	r2,-4(fp)
8110669c:	10800017 	ldw	r2,0(r2)
811066a0:	e1bffe17 	ldw	r6,-8(fp)
811066a4:	01401244 	movi	r5,73
811066a8:	1009883a 	mov	r4,r2
811066ac:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_3_W_2_CFG_REG_OFST, uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811066b0:	e0bfff17 	ldw	r2,-4(fp)
811066b4:	10800017 	ldw	r2,0(r2)
811066b8:	01401284 	movi	r5,74
811066bc:	1009883a 	mov	r4,r2
811066c0:	11081540 	call	81108154 <uliRmapReadReg>
811066c4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config;
811066c8:	e0bfff17 	ldw	r2,-4(fp)
811066cc:	10801c17 	ldw	r2,112(r2)
811066d0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
811066d4:	e0bfff17 	ldw	r2,-4(fp)
811066d8:	10800017 	ldw	r2,0(r2)
811066dc:	e1bffe17 	ldw	r6,-8(fp)
811066e0:	01401284 	movi	r5,74
811066e4:	1009883a 	mov	r4,r2
811066e8:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_4_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config;
811066ec:	e0bfff17 	ldw	r2,-4(fp)
811066f0:	10801d17 	ldw	r2,116(r2)
811066f4:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
811066f8:	e0bfff17 	ldw	r2,-4(fp)
811066fc:	10800017 	ldw	r2,0(r2)
81106700:	e1bffe17 	ldw	r6,-8(fp)
81106704:	014012c4 	movi	r5,75
81106708:	1009883a 	mov	r4,r2
8110670c:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CCD_4_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_OP_MODE_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig;
81106710:	e0bfff17 	ldw	r2,-4(fp)
81106714:	10801e17 	ldw	r2,120(r2)
81106718:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_MODE_SEL_CTRL_MSK);
//			uliReg |= (COMM_RMAP_MODE_SEL_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_OP_MODE_CFG_REG_OFST,
8110671c:	e0bfff17 	ldw	r2,-4(fp)
81106720:	10800017 	ldw	r2,0(r2)
81106724:	e1bffe17 	ldw	r6,-8(fp)
81106728:	01401304 	movi	r5,76
8110672c:	1009883a 	mov	r4,r2
81106730:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SYNC_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSyncConfig;
81106734:	e0bfff17 	ldw	r2,-4(fp)
81106738:	10801f17 	ldw	r2,124(r2)
8110673c:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_SYNC_CFG_MSK);
//			uliReg |= (COMM_RMAP_SYNC_CFG_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSyncConfig. << 0));
//			uliReg &= (~COMM_RMAP_SELF_TRIGGER_CTRL_MSK);
//			uliReg |= (COMM_RMAP_SELF_TRIGGER_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSyncConfig. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SYNC_CFG_REG_OFST,
81106740:	e0bfff17 	ldw	r2,-4(fp)
81106744:	10800017 	ldw	r2,0(r2)
81106748:	e1bffe17 	ldw	r6,-8(fp)
8110674c:	01401344 	movi	r5,77
81106750:	1009883a 	mov	r4,r2
81106754:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_DAC_CTRL_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliDacControl;
81106758:	e0bfff17 	ldw	r2,-4(fp)
8110675c:	10802017 	ldw	r2,128(r2)
81106760:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_DAC_CTRL_REG_OFST,
81106764:	e0bfff17 	ldw	r2,-4(fp)
81106768:	10800017 	ldw	r2,0(r2)
8110676c:	e1bffe17 	ldw	r6,-8(fp)
81106770:	01401384 	movi	r5,78
81106774:	1009883a 	mov	r4,r2
81106778:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CLK_SRCE_CTRL_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
8110677c:	e0bfff17 	ldw	r2,-4(fp)
81106780:	10802217 	ldw	r2,136(r2)
81106784:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
81106788:	e0bfff17 	ldw	r2,-4(fp)
8110678c:	10800017 	ldw	r2,0(r2)
81106790:	e1bffe17 	ldw	r6,-8(fp)
81106794:	014013c4 	movi	r5,79
81106798:	1009883a 	mov	r4,r2
8110679c:	11081080 	call	81108108 <vRmapWriteReg>
		COMM_RMAP_CLK_SRCE_CTRL_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_FRAME_NUMBER_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
811067a0:	e0bfff17 	ldw	r2,-4(fp)
811067a4:	10802217 	ldw	r2,136(r2)
811067a8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_FRAME_NUMBER_MSK);
//			uliReg |= (COMM_RMAP_FRAME_NUMBER_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliFrameNumber. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_FRAME_NUMBER_REG_OFST,
811067ac:	e0bfff17 	ldw	r2,-4(fp)
811067b0:	10800017 	ldw	r2,0(r2)
811067b4:	e1bffe17 	ldw	r6,-8(fp)
811067b8:	01401404 	movi	r5,80
811067bc:	1009883a 	mov	r4,r2
811067c0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CURRENT_MODE_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCurrentMode;
811067c4:	e0bfff17 	ldw	r2,-4(fp)
811067c8:	10802317 	ldw	r2,140(r2)
811067cc:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_CURRENT_MODE_MSK);
//			uliReg |= (COMM_RMAP_CURRENT_MODE_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCurrentMode. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CURRENT_MODE_REG_OFST,
811067d0:	e0bfff17 	ldw	r2,-4(fp)
811067d4:	10800017 	ldw	r2,0(r2)
811067d8:	e1bffe17 	ldw	r6,-8(fp)
811067dc:	01401444 	movi	r5,81
811067e0:	1009883a 	mov	r4,r2
811067e4:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
811067e8:	00800044 	movi	r2,1
811067ec:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811067f0:	e0bffd17 	ldw	r2,-12(fp)
}
811067f4:	e037883a 	mov	sp,fp
811067f8:	dfc00117 	ldw	ra,4(sp)
811067fc:	df000017 	ldw	fp,0(sp)
81106800:	dec00204 	addi	sp,sp,8
81106804:	f800283a 	ret

81106808 <bRmapGetMemConfigArea>:

bool bRmapGetMemConfigArea(TRmapChannel *pxRmapCh) {
81106808:	defffb04 	addi	sp,sp,-20
8110680c:	dfc00415 	stw	ra,16(sp)
81106810:	df000315 	stw	fp,12(sp)
81106814:	df000304 	addi	fp,sp,12
81106818:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8110681c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81106820:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
81106824:	e0bfff17 	ldw	r2,-4(fp)
81106828:	1000a426 	beq	r2,zero,81106abc <bRmapGetMemConfigArea+0x2b4>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8110682c:	e0bfff17 	ldw	r2,-4(fp)
81106830:	10800017 	ldw	r2,0(r2)
81106834:	01401004 	movi	r5,64
81106838:	1009883a 	mov	r4,r2
8110683c:	11081540 	call	81108154 <uliRmapReadReg>
81106840:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config = uliReg;
81106844:	e0bfff17 	ldw	r2,-4(fp)
81106848:	e0fffe17 	ldw	r3,-8(fp)
8110684c:	10c01215 	stw	r3,72(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106850:	e0bfff17 	ldw	r2,-4(fp)
81106854:	10800017 	ldw	r2,0(r2)
81106858:	01401044 	movi	r5,65
8110685c:	1009883a 	mov	r4,r2
81106860:	11081540 	call	81108154 <uliRmapReadReg>
81106864:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config = uliReg;
81106868:	e0bfff17 	ldw	r2,-4(fp)
8110686c:	e0fffe17 	ldw	r3,-8(fp)
81106870:	10c01315 	stw	r3,76(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106874:	e0bfff17 	ldw	r2,-4(fp)
81106878:	10800017 	ldw	r2,0(r2)
8110687c:	01401084 	movi	r5,66
81106880:	1009883a 	mov	r4,r2
81106884:	11081540 	call	81108154 <uliRmapReadReg>
81106888:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SPW_PKT_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config = uliReg;
8110688c:	e0bfff17 	ldw	r2,-4(fp)
81106890:	e0fffe17 	ldw	r3,-8(fp)
81106894:	10c01415 	stw	r3,80(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106898:	e0bfff17 	ldw	r2,-4(fp)
8110689c:	10800017 	ldw	r2,0(r2)
811068a0:	014010c4 	movi	r5,67
811068a4:	1009883a 	mov	r4,r2
811068a8:	11081540 	call	81108154 <uliRmapReadReg>
811068ac:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SPW_PKT_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSpwPacket2Config = uliReg;
811068b0:	e0bfff17 	ldw	r2,-4(fp)
811068b4:	e0fffe17 	ldw	r3,-8(fp)
811068b8:	10c01515 	stw	r3,84(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811068bc:	e0bfff17 	ldw	r2,-4(fp)
811068c0:	10800017 	ldw	r2,0(r2)
811068c4:	01401104 	movi	r5,68
811068c8:	1009883a 	mov	r4,r2
811068cc:	11081540 	call	81108154 <uliRmapReadReg>
811068d0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_1_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
811068d4:	e0bfff17 	ldw	r2,-4(fp)
811068d8:	e0fffe17 	ldw	r3,-8(fp)
811068dc:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811068e0:	e0bfff17 	ldw	r2,-4(fp)
811068e4:	10800017 	ldw	r2,0(r2)
811068e8:	01401144 	movi	r5,69
811068ec:	1009883a 	mov	r4,r2
811068f0:	11081540 	call	81108154 <uliRmapReadReg>
811068f4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_1_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config = uliReg;
811068f8:	e0bfff17 	ldw	r2,-4(fp)
811068fc:	e0fffe17 	ldw	r3,-8(fp)
81106900:	10c01715 	stw	r3,92(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106904:	e0bfff17 	ldw	r2,-4(fp)
81106908:	10800017 	ldw	r2,0(r2)
8110690c:	01401184 	movi	r5,70
81106910:	1009883a 	mov	r4,r2
81106914:	11081540 	call	81108154 <uliRmapReadReg>
81106918:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_2_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config = uliReg;
8110691c:	e0bfff17 	ldw	r2,-4(fp)
81106920:	e0fffe17 	ldw	r3,-8(fp)
81106924:	10c01815 	stw	r3,96(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106928:	e0bfff17 	ldw	r2,-4(fp)
8110692c:	10800017 	ldw	r2,0(r2)
81106930:	014011c4 	movi	r5,71
81106934:	1009883a 	mov	r4,r2
81106938:	11081540 	call	81108154 <uliRmapReadReg>
8110693c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_2_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config = uliReg;
81106940:	e0bfff17 	ldw	r2,-4(fp)
81106944:	e0fffe17 	ldw	r3,-8(fp)
81106948:	10c01915 	stw	r3,100(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8110694c:	e0bfff17 	ldw	r2,-4(fp)
81106950:	10800017 	ldw	r2,0(r2)
81106954:	01401204 	movi	r5,72
81106958:	1009883a 	mov	r4,r2
8110695c:	11081540 	call	81108154 <uliRmapReadReg>
81106960:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_3_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config = uliReg;
81106964:	e0bfff17 	ldw	r2,-4(fp)
81106968:	e0fffe17 	ldw	r3,-8(fp)
8110696c:	10c01a15 	stw	r3,104(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106970:	e0bfff17 	ldw	r2,-4(fp)
81106974:	10800017 	ldw	r2,0(r2)
81106978:	01401244 	movi	r5,73
8110697c:	1009883a 	mov	r4,r2
81106980:	11081540 	call	81108154 <uliRmapReadReg>
81106984:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_3_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config = uliReg;
81106988:	e0bfff17 	ldw	r2,-4(fp)
8110698c:	e0fffe17 	ldw	r3,-8(fp)
81106990:	10c01b15 	stw	r3,108(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106994:	e0bfff17 	ldw	r2,-4(fp)
81106998:	10800017 	ldw	r2,0(r2)
8110699c:	01401284 	movi	r5,74
811069a0:	1009883a 	mov	r4,r2
811069a4:	11081540 	call	81108154 <uliRmapReadReg>
811069a8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config = uliReg;
811069ac:	e0bfff17 	ldw	r2,-4(fp)
811069b0:	e0fffe17 	ldw	r3,-8(fp)
811069b4:	10c01c15 	stw	r3,112(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811069b8:	e0bfff17 	ldw	r2,-4(fp)
811069bc:	10800017 	ldw	r2,0(r2)
811069c0:	014012c4 	movi	r5,75
811069c4:	1009883a 	mov	r4,r2
811069c8:	11081540 	call	81108154 <uliRmapReadReg>
811069cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config = uliReg;
811069d0:	e0bfff17 	ldw	r2,-4(fp)
811069d4:	e0fffe17 	ldw	r3,-8(fp)
811069d8:	10c01d15 	stw	r3,116(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811069dc:	e0bfff17 	ldw	r2,-4(fp)
811069e0:	10800017 	ldw	r2,0(r2)
811069e4:	01401304 	movi	r5,76
811069e8:	1009883a 	mov	r4,r2
811069ec:	11081540 	call	81108154 <uliRmapReadReg>
811069f0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_OP_MODE_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig = uliReg;
811069f4:	e0bfff17 	ldw	r2,-4(fp)
811069f8:	e0fffe17 	ldw	r3,-8(fp)
811069fc:	10c01e15 	stw	r3,120(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106a00:	e0bfff17 	ldw	r2,-4(fp)
81106a04:	10800017 	ldw	r2,0(r2)
81106a08:	01401344 	movi	r5,77
81106a0c:	1009883a 	mov	r4,r2
81106a10:	11081540 	call	81108154 <uliRmapReadReg>
81106a14:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SYNC_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSyncConfig = uliReg;
81106a18:	e0bfff17 	ldw	r2,-4(fp)
81106a1c:	e0fffe17 	ldw	r3,-8(fp)
81106a20:	10c01f15 	stw	r3,124(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106a24:	e0bfff17 	ldw	r2,-4(fp)
81106a28:	10800017 	ldw	r2,0(r2)
81106a2c:	01401384 	movi	r5,78
81106a30:	1009883a 	mov	r4,r2
81106a34:	11081540 	call	81108154 <uliRmapReadReg>
81106a38:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_DAC_CTRL_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliDacControl = uliReg;
81106a3c:	e0bfff17 	ldw	r2,-4(fp)
81106a40:	e0fffe17 	ldw	r3,-8(fp)
81106a44:	10c02015 	stw	r3,128(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106a48:	e0bfff17 	ldw	r2,-4(fp)
81106a4c:	10800017 	ldw	r2,0(r2)
81106a50:	014013c4 	movi	r5,79
81106a54:	1009883a 	mov	r4,r2
81106a58:	11081540 	call	81108154 <uliRmapReadReg>
81106a5c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CLK_SRCE_CTRL_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
81106a60:	e0bfff17 	ldw	r2,-4(fp)
81106a64:	e0fffe17 	ldw	r3,-8(fp)
81106a68:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106a6c:	e0bfff17 	ldw	r2,-4(fp)
81106a70:	10800017 	ldw	r2,0(r2)
81106a74:	01401404 	movi	r5,80
81106a78:	1009883a 	mov	r4,r2
81106a7c:	11081540 	call	81108154 <uliRmapReadReg>
81106a80:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_FRAME_NUMBER_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
81106a84:	e0bfff17 	ldw	r2,-4(fp)
81106a88:	e0fffe17 	ldw	r3,-8(fp)
81106a8c:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106a90:	e0bfff17 	ldw	r2,-4(fp)
81106a94:	10800017 	ldw	r2,0(r2)
81106a98:	01401444 	movi	r5,81
81106a9c:	1009883a 	mov	r4,r2
81106aa0:	11081540 	call	81108154 <uliRmapReadReg>
81106aa4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CURRENT_MODE_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCurrentMode = uliReg;
81106aa8:	e0bfff17 	ldw	r2,-4(fp)
81106aac:	e0fffe17 	ldw	r3,-8(fp)
81106ab0:	10c02315 	stw	r3,140(r2)

		bStatus = TRUE;
81106ab4:	00800044 	movi	r2,1
81106ab8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81106abc:	e0bffd17 	ldw	r2,-12(fp)
}
81106ac0:	e037883a 	mov	sp,fp
81106ac4:	dfc00117 	ldw	ra,4(sp)
81106ac8:	df000017 	ldw	fp,0(sp)
81106acc:	dec00204 	addi	sp,sp,8
81106ad0:	f800283a 	ret

81106ad4 <bRmapGetMemConfigStat>:

bool bRmapGetMemConfigStat(TRmapChannel *pxRmapCh) {
81106ad4:	defffb04 	addi	sp,sp,-20
81106ad8:	dfc00415 	stw	ra,16(sp)
81106adc:	df000315 	stw	fp,12(sp)
81106ae0:	df000304 	addi	fp,sp,12
81106ae4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106ae8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81106aec:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
81106af0:	e0bfff17 	ldw	r2,-4(fp)
81106af4:	10001426 	beq	r2,zero,81106b48 <bRmapGetMemConfigStat+0x74>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106af8:	e0bfff17 	ldw	r2,-4(fp)
81106afc:	10800017 	ldw	r2,0(r2)
81106b00:	014001c4 	movi	r5,7
81106b04:	1009883a 	mov	r4,r2
81106b08:	11081540 	call	81108154 <uliRmapReadReg>
81106b0c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_LST_RD_ADDR_REG_OFST);

		pxRmapCh->xRmapMemConfigStat.uliLastReadAddress = (alt_u32) ((uliReg
81106b10:	e0bfff17 	ldw	r2,-4(fp)
81106b14:	e0fffe17 	ldw	r3,-8(fp)
81106b18:	10c02515 	stw	r3,148(r2)
				& COMM_RMAP_LST_RD_ADDR_MSK) >> 0);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106b1c:	e0bfff17 	ldw	r2,-4(fp)
81106b20:	10800017 	ldw	r2,0(r2)
81106b24:	01400184 	movi	r5,6
81106b28:	1009883a 	mov	r4,r2
81106b2c:	11081540 	call	81108154 <uliRmapReadReg>
81106b30:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_LST_WR_ADDR_REG_OFST);

		pxRmapCh->xRmapMemConfigStat.uliLastWriteAddress = (alt_u32) ((uliReg
81106b34:	e0bfff17 	ldw	r2,-4(fp)
81106b38:	e0fffe17 	ldw	r3,-8(fp)
81106b3c:	10c02415 	stw	r3,144(r2)
				& COMM_RMAP_LST_WR_ADDR_MSK) >> 0);

		bStatus = TRUE;
81106b40:	00800044 	movi	r2,1
81106b44:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81106b48:	e0bffd17 	ldw	r2,-12(fp)
}
81106b4c:	e037883a 	mov	sp,fp
81106b50:	dfc00117 	ldw	ra,4(sp)
81106b54:	df000017 	ldw	fp,0(sp)
81106b58:	dec00204 	addi	sp,sp,8
81106b5c:	f800283a 	ret

81106b60 <bRmapSetRmapMemHKArea>:

bool bRmapSetRmapMemHKArea(TRmapChannel *pxRmapCh) {
81106b60:	defffb04 	addi	sp,sp,-20
81106b64:	dfc00415 	stw	ra,16(sp)
81106b68:	df000315 	stw	fp,12(sp)
81106b6c:	df000304 	addi	fp,sp,12
81106b70:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81106b74:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81106b78:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
81106b7c:	e0bfff17 	ldw	r2,-4(fp)
81106b80:	10030226 	beq	r2,zero,8110778c <bRmapSetRmapMemHKArea+0xc2c>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106b84:	e0bfff17 	ldw	r2,-4(fp)
81106b88:	10800017 	ldw	r2,0(r2)
81106b8c:	01402804 	movi	r5,160
81106b90:	1009883a 	mov	r4,r2
81106b94:	11081540 	call	81108154 <uliRmapReadReg>
81106b98:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
81106b9c:	e0bffe17 	ldw	r2,-8(fp)
81106ba0:	10bfffec 	andhi	r2,r2,65535
81106ba4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
81106ba8:	e0bfff17 	ldw	r2,-4(fp)
81106bac:	1080260b 	ldhu	r2,152(r2)
81106bb0:	10bfffcc 	andi	r2,r2,65535
	if (pxRmapCh != NULL) {

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
81106bb4:	e0fffe17 	ldw	r3,-8(fp)
81106bb8:	1884b03a 	or	r2,r3,r2
81106bbc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_F_MSK);
81106bc0:	e0bffe17 	ldw	r2,-8(fp)
81106bc4:	10bfffcc 	andi	r2,r2,65535
81106bc8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_0_REG_OFST,
81106bcc:	e0bfff17 	ldw	r2,-4(fp)
81106bd0:	10800017 	ldw	r2,0(r2)
81106bd4:	e1bffe17 	ldw	r6,-8(fp)
81106bd8:	01402804 	movi	r5,160
81106bdc:	1009883a 	mov	r4,r2
81106be0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106be4:	e0bfff17 	ldw	r2,-4(fp)
81106be8:	10800017 	ldw	r2,0(r2)
81106bec:	01402844 	movi	r5,161
81106bf0:	1009883a 	mov	r4,r2
81106bf4:	11081540 	call	81108154 <uliRmapReadReg>
81106bf8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
81106bfc:	e0bffe17 	ldw	r2,-8(fp)
81106c00:	10bfffec 	andhi	r2,r2,65535
81106c04:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
81106c08:	e0bfff17 	ldw	r2,-4(fp)
81106c0c:	1080270b 	ldhu	r2,156(r2)
81106c10:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
81106c14:	e0fffe17 	ldw	r3,-8(fp)
81106c18:	1884b03a 	or	r2,r3,r2
81106c1c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_E_MSK);
81106c20:	e0bffe17 	ldw	r2,-8(fp)
81106c24:	10bfffcc 	andi	r2,r2,65535
81106c28:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_1_REG_OFST,
81106c2c:	e0bfff17 	ldw	r2,-4(fp)
81106c30:	10800017 	ldw	r2,0(r2)
81106c34:	e1bffe17 	ldw	r6,-8(fp)
81106c38:	01402844 	movi	r5,161
81106c3c:	1009883a 	mov	r4,r2
81106c40:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106c44:	e0bfff17 	ldw	r2,-4(fp)
81106c48:	10800017 	ldw	r2,0(r2)
81106c4c:	01402884 	movi	r5,162
81106c50:	1009883a 	mov	r4,r2
81106c54:	11081540 	call	81108154 <uliRmapReadReg>
81106c58:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
81106c5c:	e0bffe17 	ldw	r2,-8(fp)
81106c60:	10bfffec 	andhi	r2,r2,65535
81106c64:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
81106c68:	e0bfff17 	ldw	r2,-4(fp)
81106c6c:	1080280b 	ldhu	r2,160(r2)
81106c70:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
81106c74:	e0fffe17 	ldw	r3,-8(fp)
81106c78:	1884b03a 	or	r2,r3,r2
81106c7c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VRD_MON_MSK);
81106c80:	e0bffe17 	ldw	r2,-8(fp)
81106c84:	10bfffcc 	andi	r2,r2,65535
81106c88:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_2_REG_OFST,
81106c8c:	e0bfff17 	ldw	r2,-4(fp)
81106c90:	10800017 	ldw	r2,0(r2)
81106c94:	e1bffe17 	ldw	r6,-8(fp)
81106c98:	01402884 	movi	r5,162
81106c9c:	1009883a 	mov	r4,r2
81106ca0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106ca4:	e0bfff17 	ldw	r2,-4(fp)
81106ca8:	10800017 	ldw	r2,0(r2)
81106cac:	014028c4 	movi	r5,163
81106cb0:	1009883a 	mov	r4,r2
81106cb4:	11081540 	call	81108154 <uliRmapReadReg>
81106cb8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
81106cbc:	e0bffe17 	ldw	r2,-8(fp)
81106cc0:	10bfffec 	andhi	r2,r2,65535
81106cc4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
81106cc8:	e0bfff17 	ldw	r2,-4(fp)
81106ccc:	1080290b 	ldhu	r2,164(r2)
81106cd0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
81106cd4:	e0fffe17 	ldw	r3,-8(fp)
81106cd8:	1884b03a 	or	r2,r3,r2
81106cdc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_F_MSK);
81106ce0:	e0bffe17 	ldw	r2,-8(fp)
81106ce4:	10bfffcc 	andi	r2,r2,65535
81106ce8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_3_REG_OFST,
81106cec:	e0bfff17 	ldw	r2,-4(fp)
81106cf0:	10800017 	ldw	r2,0(r2)
81106cf4:	e1bffe17 	ldw	r6,-8(fp)
81106cf8:	014028c4 	movi	r5,163
81106cfc:	1009883a 	mov	r4,r2
81106d00:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106d04:	e0bfff17 	ldw	r2,-4(fp)
81106d08:	10800017 	ldw	r2,0(r2)
81106d0c:	01402904 	movi	r5,164
81106d10:	1009883a 	mov	r4,r2
81106d14:	11081540 	call	81108154 <uliRmapReadReg>
81106d18:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
81106d1c:	e0bffe17 	ldw	r2,-8(fp)
81106d20:	10bfffec 	andhi	r2,r2,65535
81106d24:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
81106d28:	e0bfff17 	ldw	r2,-4(fp)
81106d2c:	10802a0b 	ldhu	r2,168(r2)
81106d30:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
81106d34:	e0fffe17 	ldw	r3,-8(fp)
81106d38:	1884b03a 	or	r2,r3,r2
81106d3c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_E_MSK);
81106d40:	e0bffe17 	ldw	r2,-8(fp)
81106d44:	10bfffcc 	andi	r2,r2,65535
81106d48:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_4_REG_OFST,
81106d4c:	e0bfff17 	ldw	r2,-4(fp)
81106d50:	10800017 	ldw	r2,0(r2)
81106d54:	e1bffe17 	ldw	r6,-8(fp)
81106d58:	01402904 	movi	r5,164
81106d5c:	1009883a 	mov	r4,r2
81106d60:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106d64:	e0bfff17 	ldw	r2,-4(fp)
81106d68:	10800017 	ldw	r2,0(r2)
81106d6c:	01402944 	movi	r5,165
81106d70:	1009883a 	mov	r4,r2
81106d74:	11081540 	call	81108154 <uliRmapReadReg>
81106d78:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
81106d7c:	e0bffe17 	ldw	r2,-8(fp)
81106d80:	10bfffec 	andhi	r2,r2,65535
81106d84:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
81106d88:	e0bfff17 	ldw	r2,-4(fp)
81106d8c:	10802b0b 	ldhu	r2,172(r2)
81106d90:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
81106d94:	e0fffe17 	ldw	r3,-8(fp)
81106d98:	1884b03a 	or	r2,r3,r2
81106d9c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VRD_MON_MSK);
81106da0:	e0bffe17 	ldw	r2,-8(fp)
81106da4:	10bfffcc 	andi	r2,r2,65535
81106da8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_5_REG_OFST,
81106dac:	e0bfff17 	ldw	r2,-4(fp)
81106db0:	10800017 	ldw	r2,0(r2)
81106db4:	e1bffe17 	ldw	r6,-8(fp)
81106db8:	01402944 	movi	r5,165
81106dbc:	1009883a 	mov	r4,r2
81106dc0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106dc4:	e0bfff17 	ldw	r2,-4(fp)
81106dc8:	10800017 	ldw	r2,0(r2)
81106dcc:	01402984 	movi	r5,166
81106dd0:	1009883a 	mov	r4,r2
81106dd4:	11081540 	call	81108154 <uliRmapReadReg>
81106dd8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
81106ddc:	e0bffe17 	ldw	r2,-8(fp)
81106de0:	10bfffec 	andhi	r2,r2,65535
81106de4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
81106de8:	e0bfff17 	ldw	r2,-4(fp)
81106dec:	10802c0b 	ldhu	r2,176(r2)
81106df0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
81106df4:	e0fffe17 	ldw	r3,-8(fp)
81106df8:	1884b03a 	or	r2,r3,r2
81106dfc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_MSK);
81106e00:	e0bffe17 	ldw	r2,-8(fp)
81106e04:	10bfffcc 	andi	r2,r2,65535
81106e08:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VRCLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclk >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_6_REG_OFST,
81106e0c:	e0bfff17 	ldw	r2,-4(fp)
81106e10:	10800017 	ldw	r2,0(r2)
81106e14:	e1bffe17 	ldw	r6,-8(fp)
81106e18:	01402984 	movi	r5,166
81106e1c:	1009883a 	mov	r4,r2
81106e20:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106e24:	e0bfff17 	ldw	r2,-4(fp)
81106e28:	10800017 	ldw	r2,0(r2)
81106e2c:	014029c4 	movi	r5,167
81106e30:	1009883a 	mov	r4,r2
81106e34:	11081540 	call	81108154 <uliRmapReadReg>
81106e38:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
81106e3c:	e0bffe17 	ldw	r2,-8(fp)
81106e40:	10bfffec 	andhi	r2,r2,65535
81106e44:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
81106e48:	e0bfff17 	ldw	r2,-4(fp)
81106e4c:	10802d0b 	ldhu	r2,180(r2)
81106e50:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
81106e54:	e0fffe17 	ldw	r3,-8(fp)
81106e58:	1884b03a 	or	r2,r3,r2
81106e5c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_LOW_MSK);
81106e60:	e0bffe17 	ldw	r2,-8(fp)
81106e64:	10bfffcc 	andi	r2,r2,65535
81106e68:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VRCLK_LOW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclkLow >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_7_REG_OFST,
81106e6c:	e0bfff17 	ldw	r2,-4(fp)
81106e70:	10800017 	ldw	r2,0(r2)
81106e74:	e1bffe17 	ldw	r6,-8(fp)
81106e78:	014029c4 	movi	r5,167
81106e7c:	1009883a 	mov	r4,r2
81106e80:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106e84:	e0bfff17 	ldw	r2,-4(fp)
81106e88:	10800017 	ldw	r2,0(r2)
81106e8c:	01402a04 	movi	r5,168
81106e90:	1009883a 	mov	r4,r2
81106e94:	11081540 	call	81108154 <uliRmapReadReg>
81106e98:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
81106e9c:	e0bffe17 	ldw	r2,-8(fp)
81106ea0:	10bfffec 	andhi	r2,r2,65535
81106ea4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
81106ea8:	e0bfff17 	ldw	r2,-4(fp)
81106eac:	10802e0b 	ldhu	r2,184(r2)
81106eb0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
81106eb4:	e0fffe17 	ldw	r3,-8(fp)
81106eb8:	1884b03a 	or	r2,r3,r2
81106ebc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VB_NEG_MSK);
81106ec0:	e0bffe17 	ldw	r2,-8(fp)
81106ec4:	10bfffcc 	andi	r2,r2,65535
81106ec8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VB_NEG_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbNeg >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_8_REG_OFST,
81106ecc:	e0bfff17 	ldw	r2,-4(fp)
81106ed0:	10800017 	ldw	r2,0(r2)
81106ed4:	e1bffe17 	ldw	r6,-8(fp)
81106ed8:	01402a04 	movi	r5,168
81106edc:	1009883a 	mov	r4,r2
81106ee0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106ee4:	e0bfff17 	ldw	r2,-4(fp)
81106ee8:	10800017 	ldw	r2,0(r2)
81106eec:	01402a44 	movi	r5,169
81106ef0:	1009883a 	mov	r4,r2
81106ef4:	11081540 	call	81108154 <uliRmapReadReg>
81106ef8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
81106efc:	e0bffe17 	ldw	r2,-8(fp)
81106f00:	10bfffec 	andhi	r2,r2,65535
81106f04:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
81106f08:	e0bfff17 	ldw	r2,-4(fp)
81106f0c:	10802f0b 	ldhu	r2,188(r2)
81106f10:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
81106f14:	e0fffe17 	ldw	r3,-8(fp)
81106f18:	1884b03a 	or	r2,r3,r2
81106f1c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VA_POS_MSK);
81106f20:	e0bffe17 	ldw	r2,-8(fp)
81106f24:	10bfffcc 	andi	r2,r2,65535
81106f28:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_2_5VA_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vaPos >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_9_REG_OFST,
81106f2c:	e0bfff17 	ldw	r2,-4(fp)
81106f30:	10800017 	ldw	r2,0(r2)
81106f34:	e1bffe17 	ldw	r6,-8(fp)
81106f38:	01402a44 	movi	r5,169
81106f3c:	1009883a 	mov	r4,r2
81106f40:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106f44:	e0bfff17 	ldw	r2,-4(fp)
81106f48:	10800017 	ldw	r2,0(r2)
81106f4c:	01402a84 	movi	r5,170
81106f50:	1009883a 	mov	r4,r2
81106f54:	11081540 	call	81108154 <uliRmapReadReg>
81106f58:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
81106f5c:	e0bffe17 	ldw	r2,-8(fp)
81106f60:	10bfffec 	andhi	r2,r2,65535
81106f64:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
81106f68:	e0bfff17 	ldw	r2,-4(fp)
81106f6c:	1080300b 	ldhu	r2,192(r2)
81106f70:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
81106f74:	e0fffe17 	ldw	r3,-8(fp)
81106f78:	1884b03a 	or	r2,r3,r2
81106f7c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VD_POS_MSK);
81106f80:	e0bffe17 	ldw	r2,-8(fp)
81106f84:	10bfffcc 	andi	r2,r2,65535
81106f88:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_2_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vdPos >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_10_REG_OFST,
81106f8c:	e0bfff17 	ldw	r2,-4(fp)
81106f90:	10800017 	ldw	r2,0(r2)
81106f94:	e1bffe17 	ldw	r6,-8(fp)
81106f98:	01402a84 	movi	r5,170
81106f9c:	1009883a 	mov	r4,r2
81106fa0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81106fa4:	e0bfff17 	ldw	r2,-4(fp)
81106fa8:	10800017 	ldw	r2,0(r2)
81106fac:	01402ac4 	movi	r5,171
81106fb0:	1009883a 	mov	r4,r2
81106fb4:	11081540 	call	81108154 <uliRmapReadReg>
81106fb8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
81106fbc:	e0bffe17 	ldw	r2,-8(fp)
81106fc0:	10bfffec 	andhi	r2,r2,65535
81106fc4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
81106fc8:	e0bfff17 	ldw	r2,-4(fp)
81106fcc:	1080310b 	ldhu	r2,196(r2)
81106fd0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
81106fd4:	e0fffe17 	ldw	r3,-8(fp)
81106fd8:	1884b03a 	or	r2,r3,r2
81106fdc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VREF_MSK);
81106fe0:	e0bffe17 	ldw	r2,-8(fp)
81106fe4:	10bfffcc 	andi	r2,r2,65535
81106fe8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VREF_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vref >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_11_REG_OFST,
81106fec:	e0bfff17 	ldw	r2,-4(fp)
81106ff0:	10800017 	ldw	r2,0(r2)
81106ff4:	e1bffe17 	ldw	r6,-8(fp)
81106ff8:	01402ac4 	movi	r5,171
81106ffc:	1009883a 	mov	r4,r2
81107000:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107004:	e0bfff17 	ldw	r2,-4(fp)
81107008:	10800017 	ldw	r2,0(r2)
8110700c:	01402b04 	movi	r5,172
81107010:	1009883a 	mov	r4,r2
81107014:	11081540 	call	81108154 <uliRmapReadReg>
81107018:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
8110701c:	e0bffe17 	ldw	r2,-8(fp)
81107020:	10bfffec 	andhi	r2,r2,65535
81107024:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
81107028:	e0bfff17 	ldw	r2,-4(fp)
8110702c:	1080320b 	ldhu	r2,200(r2)
81107030:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
81107034:	e0fffe17 	ldw	r3,-8(fp)
81107038:	1884b03a 	or	r2,r3,r2
8110703c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VCLK_POS_RAW_MSK);
81107040:	e0bffe17 	ldw	r2,-8(fp)
81107044:	10bfffcc 	andi	r2,r2,65535
81107048:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCLK_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_12_REG_OFST,
8110704c:	e0bfff17 	ldw	r2,-4(fp)
81107050:	10800017 	ldw	r2,0(r2)
81107054:	e1bffe17 	ldw	r6,-8(fp)
81107058:	01402b04 	movi	r5,172
8110705c:	1009883a 	mov	r4,r2
81107060:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107064:	e0bfff17 	ldw	r2,-4(fp)
81107068:	10800017 	ldw	r2,0(r2)
8110706c:	01402b44 	movi	r5,173
81107070:	1009883a 	mov	r4,r2
81107074:	11081540 	call	81108154 <uliRmapReadReg>
81107078:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
8110707c:	e0bffe17 	ldw	r2,-8(fp)
81107080:	10bfffec 	andhi	r2,r2,65535
81107084:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
81107088:	e0bfff17 	ldw	r2,-4(fp)
8110708c:	1080330b 	ldhu	r2,204(r2)
81107090:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
81107094:	e0fffe17 	ldw	r3,-8(fp)
81107098:	1884b03a 	or	r2,r3,r2
8110709c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VAN3_NEG_RAW_MSK);
811070a0:	e0bffe17 	ldw	r2,-8(fp)
811070a4:	10bfffcc 	andi	r2,r2,65535
811070a8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN3_NEG_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_13_REG_OFST,
811070ac:	e0bfff17 	ldw	r2,-4(fp)
811070b0:	10800017 	ldw	r2,0(r2)
811070b4:	e1bffe17 	ldw	r6,-8(fp)
811070b8:	01402b44 	movi	r5,173
811070bc:	1009883a 	mov	r4,r2
811070c0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811070c4:	e0bfff17 	ldw	r2,-4(fp)
811070c8:	10800017 	ldw	r2,0(r2)
811070cc:	01402b84 	movi	r5,174
811070d0:	1009883a 	mov	r4,r2
811070d4:	11081540 	call	81108154 <uliRmapReadReg>
811070d8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
811070dc:	e0bffe17 	ldw	r2,-8(fp)
811070e0:	10bfffec 	andhi	r2,r2,65535
811070e4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
811070e8:	e0bfff17 	ldw	r2,-4(fp)
811070ec:	1080340b 	ldhu	r2,208(r2)
811070f0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
811070f4:	e0fffe17 	ldw	r3,-8(fp)
811070f8:	1884b03a 	or	r2,r3,r2
811070fc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VDIG_FPGA_RAW_MSK);
81107100:	e0bffe17 	ldw	r2,-8(fp)
81107104:	10bfffcc 	andi	r2,r2,65535
81107108:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VDIG_FPGA_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_14_REG_OFST,
8110710c:	e0bfff17 	ldw	r2,-4(fp)
81107110:	10800017 	ldw	r2,0(r2)
81107114:	e1bffe17 	ldw	r6,-8(fp)
81107118:	01402b84 	movi	r5,174
8110711c:	1009883a 	mov	r4,r2
81107120:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107124:	e0bfff17 	ldw	r2,-4(fp)
81107128:	10800017 	ldw	r2,0(r2)
8110712c:	01402bc4 	movi	r5,175
81107130:	1009883a 	mov	r4,r2
81107134:	11081540 	call	81108154 <uliRmapReadReg>
81107138:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
8110713c:	e0bffe17 	ldw	r2,-8(fp)
81107140:	10bfffec 	andhi	r2,r2,65535
81107144:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
81107148:	e0bfff17 	ldw	r2,-4(fp)
8110714c:	1080350b 	ldhu	r2,212(r2)
81107150:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
81107154:	e0fffe17 	ldw	r3,-8(fp)
81107158:	1884b03a 	or	r2,r3,r2
8110715c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VICLK_LOW_MSK);
81107160:	e0bffe17 	ldw	r2,-8(fp)
81107164:	10bfffcc 	andi	r2,r2,65535
81107168:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VICLK_LOW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclkLow >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_15_REG_OFST,
8110716c:	e0bfff17 	ldw	r2,-4(fp)
81107170:	10800017 	ldw	r2,0(r2)
81107174:	e1bffe17 	ldw	r6,-8(fp)
81107178:	01402bc4 	movi	r5,175
8110717c:	1009883a 	mov	r4,r2
81107180:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107184:	e0bfff17 	ldw	r2,-4(fp)
81107188:	10800017 	ldw	r2,0(r2)
8110718c:	01402c04 	movi	r5,176
81107190:	1009883a 	mov	r4,r2
81107194:	11081540 	call	81108154 <uliRmapReadReg>
81107198:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
8110719c:	e0bffe17 	ldw	r2,-8(fp)
811071a0:	10bfffec 	andhi	r2,r2,65535
811071a4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
811071a8:	e0bfff17 	ldw	r2,-4(fp)
811071ac:	1080360b 	ldhu	r2,216(r2)
811071b0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
811071b4:	e0fffe17 	ldw	r3,-8(fp)
811071b8:	1884b03a 	or	r2,r3,r2
811071bc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_F_MSK);
811071c0:	e0bffe17 	ldw	r2,-8(fp)
811071c4:	10bfffcc 	andi	r2,r2,65535
811071c8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_16_REG_OFST,
811071cc:	e0bfff17 	ldw	r2,-4(fp)
811071d0:	10800017 	ldw	r2,0(r2)
811071d4:	e1bffe17 	ldw	r6,-8(fp)
811071d8:	01402c04 	movi	r5,176
811071dc:	1009883a 	mov	r4,r2
811071e0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811071e4:	e0bfff17 	ldw	r2,-4(fp)
811071e8:	10800017 	ldw	r2,0(r2)
811071ec:	01402c44 	movi	r5,177
811071f0:	1009883a 	mov	r4,r2
811071f4:	11081540 	call	81108154 <uliRmapReadReg>
811071f8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
811071fc:	e0bffe17 	ldw	r2,-8(fp)
81107200:	10bfffec 	andhi	r2,r2,65535
81107204:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
81107208:	e0bfff17 	ldw	r2,-4(fp)
8110720c:	1080370b 	ldhu	r2,220(r2)
81107210:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
81107214:	e0fffe17 	ldw	r3,-8(fp)
81107218:	1884b03a 	or	r2,r3,r2
8110721c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_TEMP_MSK);
81107220:	e0bffe17 	ldw	r2,-8(fp)
81107224:	10bfffcc 	andi	r2,r2,65535
81107228:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_17_REG_OFST,
8110722c:	e0bfff17 	ldw	r2,-4(fp)
81107230:	10800017 	ldw	r2,0(r2)
81107234:	e1bffe17 	ldw	r6,-8(fp)
81107238:	01402c44 	movi	r5,177
8110723c:	1009883a 	mov	r4,r2
81107240:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107244:	e0bfff17 	ldw	r2,-4(fp)
81107248:	10800017 	ldw	r2,0(r2)
8110724c:	01402c84 	movi	r5,178
81107250:	1009883a 	mov	r4,r2
81107254:	11081540 	call	81108154 <uliRmapReadReg>
81107258:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
8110725c:	e0bffe17 	ldw	r2,-8(fp)
81107260:	10bfffec 	andhi	r2,r2,65535
81107264:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
81107268:	e0bfff17 	ldw	r2,-4(fp)
8110726c:	1080380b 	ldhu	r2,224(r2)
81107270:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
81107274:	e0fffe17 	ldw	r3,-8(fp)
81107278:	1884b03a 	or	r2,r3,r2
8110727c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_TEMP_MSK);
81107280:	e0bffe17 	ldw	r2,-8(fp)
81107284:	10bfffcc 	andi	r2,r2,65535
81107288:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_18_REG_OFST,
8110728c:	e0bfff17 	ldw	r2,-4(fp)
81107290:	10800017 	ldw	r2,0(r2)
81107294:	e1bffe17 	ldw	r6,-8(fp)
81107298:	01402c84 	movi	r5,178
8110729c:	1009883a 	mov	r4,r2
811072a0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811072a4:	e0bfff17 	ldw	r2,-4(fp)
811072a8:	10800017 	ldw	r2,0(r2)
811072ac:	01402cc4 	movi	r5,179
811072b0:	1009883a 	mov	r4,r2
811072b4:	11081540 	call	81108154 <uliRmapReadReg>
811072b8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
811072bc:	e0bffe17 	ldw	r2,-8(fp)
811072c0:	10bfffec 	andhi	r2,r2,65535
811072c4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
811072c8:	e0bfff17 	ldw	r2,-4(fp)
811072cc:	1080390b 	ldhu	r2,228(r2)
811072d0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
811072d4:	e0fffe17 	ldw	r3,-8(fp)
811072d8:	1884b03a 	or	r2,r3,r2
811072dc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_0_MSK);
811072e0:	e0bffe17 	ldw	r2,-8(fp)
811072e4:	10bfffcc 	andi	r2,r2,65535
811072e8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_0_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_19_REG_OFST,
811072ec:	e0bfff17 	ldw	r2,-4(fp)
811072f0:	10800017 	ldw	r2,0(r2)
811072f4:	e1bffe17 	ldw	r6,-8(fp)
811072f8:	01402cc4 	movi	r5,179
811072fc:	1009883a 	mov	r4,r2
81107300:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107304:	e0bfff17 	ldw	r2,-4(fp)
81107308:	10800017 	ldw	r2,0(r2)
8110730c:	01402d04 	movi	r5,180
81107310:	1009883a 	mov	r4,r2
81107314:	11081540 	call	81108154 <uliRmapReadReg>
81107318:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
8110731c:	e0bffe17 	ldw	r2,-8(fp)
81107320:	10bfffec 	andhi	r2,r2,65535
81107324:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
81107328:	e0bfff17 	ldw	r2,-4(fp)
8110732c:	10803a0b 	ldhu	r2,232(r2)
81107330:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
81107334:	e0fffe17 	ldw	r3,-8(fp)
81107338:	1884b03a 	or	r2,r3,r2
8110733c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_2_MSK);
81107340:	e0bffe17 	ldw	r2,-8(fp)
81107344:	10bfffcc 	andi	r2,r2,65535
81107348:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_2_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_20_REG_OFST,
8110734c:	e0bfff17 	ldw	r2,-4(fp)
81107350:	10800017 	ldw	r2,0(r2)
81107354:	e1bffe17 	ldw	r6,-8(fp)
81107358:	01402d04 	movi	r5,180
8110735c:	1009883a 	mov	r4,r2
81107360:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107364:	e0bfff17 	ldw	r2,-4(fp)
81107368:	10800017 	ldw	r2,0(r2)
8110736c:	01402d44 	movi	r5,181
81107370:	1009883a 	mov	r4,r2
81107374:	11081540 	call	81108154 <uliRmapReadReg>
81107378:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
8110737c:	e0bffe17 	ldw	r2,-8(fp)
81107380:	10bfffec 	andhi	r2,r2,65535
81107384:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
81107388:	e0bfff17 	ldw	r2,-4(fp)
8110738c:	10803b0b 	ldhu	r2,236(r2)
81107390:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
81107394:	e0fffe17 	ldw	r3,-8(fp)
81107398:	1884b03a 	or	r2,r3,r2
8110739c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_4_MSK);
811073a0:	e0bffe17 	ldw	r2,-8(fp)
811073a4:	10bfffcc 	andi	r2,r2,65535
811073a8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_4_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_21_REG_OFST,
811073ac:	e0bfff17 	ldw	r2,-4(fp)
811073b0:	10800017 	ldw	r2,0(r2)
811073b4:	e1bffe17 	ldw	r6,-8(fp)
811073b8:	01402d44 	movi	r5,181
811073bc:	1009883a 	mov	r4,r2
811073c0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811073c4:	e0bfff17 	ldw	r2,-4(fp)
811073c8:	10800017 	ldw	r2,0(r2)
811073cc:	01402d84 	movi	r5,182
811073d0:	1009883a 	mov	r4,r2
811073d4:	11081540 	call	81108154 <uliRmapReadReg>
811073d8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
811073dc:	e0bffe17 	ldw	r2,-8(fp)
811073e0:	10bfffec 	andhi	r2,r2,65535
811073e4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
811073e8:	e0bfff17 	ldw	r2,-4(fp)
811073ec:	10803c0b 	ldhu	r2,240(r2)
811073f0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
811073f4:	e0fffe17 	ldw	r3,-8(fp)
811073f8:	1884b03a 	or	r2,r3,r2
811073fc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_6_MSK);
81107400:	e0bffe17 	ldw	r2,-8(fp)
81107404:	10bfffcc 	andi	r2,r2,65535
81107408:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_6_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_22_REG_OFST,
8110740c:	e0bfff17 	ldw	r2,-4(fp)
81107410:	10800017 	ldw	r2,0(r2)
81107414:	e1bffe17 	ldw	r6,-8(fp)
81107418:	01402d84 	movi	r5,182
8110741c:	1009883a 	mov	r4,r2
81107420:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107424:	e0bfff17 	ldw	r2,-4(fp)
81107428:	10800017 	ldw	r2,0(r2)
8110742c:	01402dc4 	movi	r5,183
81107430:	1009883a 	mov	r4,r2
81107434:	11081540 	call	81108154 <uliRmapReadReg>
81107438:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
8110743c:	e0bffe17 	ldw	r2,-8(fp)
81107440:	10bfffec 	andhi	r2,r2,65535
81107444:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
81107448:	e0bfff17 	ldw	r2,-4(fp)
8110744c:	10803d0b 	ldhu	r2,244(r2)
81107450:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
81107454:	e0fffe17 	ldw	r3,-8(fp)
81107458:	1884b03a 	or	r2,r3,r2
8110745c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_8_MSK);
81107460:	e0bffe17 	ldw	r2,-8(fp)
81107464:	10bfffcc 	andi	r2,r2,65535
81107468:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_8_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_23_REG_OFST,
8110746c:	e0bfff17 	ldw	r2,-4(fp)
81107470:	10800017 	ldw	r2,0(r2)
81107474:	e1bffe17 	ldw	r6,-8(fp)
81107478:	01402dc4 	movi	r5,183
8110747c:	1009883a 	mov	r4,r2
81107480:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107484:	e0bfff17 	ldw	r2,-4(fp)
81107488:	10800017 	ldw	r2,0(r2)
8110748c:	01402e04 	movi	r5,184
81107490:	1009883a 	mov	r4,r2
81107494:	11081540 	call	81108154 <uliRmapReadReg>
81107498:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
8110749c:	e0bffe17 	ldw	r2,-8(fp)
811074a0:	10bfffec 	andhi	r2,r2,65535
811074a4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
811074a8:	e0bfff17 	ldw	r2,-4(fp)
811074ac:	10803e0b 	ldhu	r2,248(r2)
811074b0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
811074b4:	e0fffe17 	ldw	r3,-8(fp)
811074b8:	1884b03a 	or	r2,r3,r2
811074bc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_10_MSK);
811074c0:	e0bffe17 	ldw	r2,-8(fp)
811074c4:	10bfffcc 	andi	r2,r2,65535
811074c8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_10_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_24_REG_OFST,
811074cc:	e0bfff17 	ldw	r2,-4(fp)
811074d0:	10800017 	ldw	r2,0(r2)
811074d4:	e1bffe17 	ldw	r6,-8(fp)
811074d8:	01402e04 	movi	r5,184
811074dc:	1009883a 	mov	r4,r2
811074e0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811074e4:	e0bfff17 	ldw	r2,-4(fp)
811074e8:	10800017 	ldw	r2,0(r2)
811074ec:	01402e44 	movi	r5,185
811074f0:	1009883a 	mov	r4,r2
811074f4:	11081540 	call	81108154 <uliRmapReadReg>
811074f8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
811074fc:	e0bffe17 	ldw	r2,-8(fp)
81107500:	10bfffec 	andhi	r2,r2,65535
81107504:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
81107508:	e0bfff17 	ldw	r2,-4(fp)
8110750c:	10803f0b 	ldhu	r2,252(r2)
81107510:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
81107514:	e0fffe17 	ldw	r3,-8(fp)
81107518:	1884b03a 	or	r2,r3,r2
8110751c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_12_MSK);
81107520:	e0bffe17 	ldw	r2,-8(fp)
81107524:	10bfffcc 	andi	r2,r2,65535
81107528:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_12_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_25_REG_OFST,
8110752c:	e0bfff17 	ldw	r2,-4(fp)
81107530:	10800017 	ldw	r2,0(r2)
81107534:	e1bffe17 	ldw	r6,-8(fp)
81107538:	01402e44 	movi	r5,185
8110753c:	1009883a 	mov	r4,r2
81107540:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107544:	e0bfff17 	ldw	r2,-4(fp)
81107548:	10800017 	ldw	r2,0(r2)
8110754c:	01402e84 	movi	r5,186
81107550:	1009883a 	mov	r4,r2
81107554:	11081540 	call	81108154 <uliRmapReadReg>
81107558:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
8110755c:	e0bffe17 	ldw	r2,-8(fp)
81107560:	10bfffec 	andhi	r2,r2,65535
81107564:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
81107568:	e0bfff17 	ldw	r2,-4(fp)
8110756c:	1080400b 	ldhu	r2,256(r2)
81107570:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
81107574:	e0fffe17 	ldw	r3,-8(fp)
81107578:	1884b03a 	or	r2,r3,r2
8110757c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_14_MSK);
81107580:	e0bffe17 	ldw	r2,-8(fp)
81107584:	10bfffcc 	andi	r2,r2,65535
81107588:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_14_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_26_REG_OFST,
8110758c:	e0bfff17 	ldw	r2,-4(fp)
81107590:	10800017 	ldw	r2,0(r2)
81107594:	e1bffe17 	ldw	r6,-8(fp)
81107598:	01402e84 	movi	r5,186
8110759c:	1009883a 	mov	r4,r2
811075a0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811075a4:	e0bfff17 	ldw	r2,-4(fp)
811075a8:	10800017 	ldw	r2,0(r2)
811075ac:	01402ec4 	movi	r5,187
811075b0:	1009883a 	mov	r4,r2
811075b4:	11081540 	call	81108154 <uliRmapReadReg>
811075b8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
811075bc:	e0bffe17 	ldw	r2,-8(fp)
811075c0:	10bfffec 	andhi	r2,r2,65535
811075c4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
811075c8:	e0bfff17 	ldw	r2,-4(fp)
811075cc:	1080410b 	ldhu	r2,260(r2)
811075d0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
811075d4:	e0fffe17 	ldw	r3,-8(fp)
811075d8:	1884b03a 	or	r2,r3,r2
811075dc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT0_MSK);
811075e0:	e0bffe17 	ldw	r2,-8(fp)
811075e4:	10bfffcc 	andi	r2,r2,65535
811075e8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT0_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_27_REG_OFST,
811075ec:	e0bfff17 	ldw	r2,-4(fp)
811075f0:	10800017 	ldw	r2,0(r2)
811075f4:	e1bffe17 	ldw	r6,-8(fp)
811075f8:	01402ec4 	movi	r5,187
811075fc:	1009883a 	mov	r4,r2
81107600:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107604:	e0bfff17 	ldw	r2,-4(fp)
81107608:	10800017 	ldw	r2,0(r2)
8110760c:	01402f04 	movi	r5,188
81107610:	1009883a 	mov	r4,r2
81107614:	11081540 	call	81108154 <uliRmapReadReg>
81107618:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
8110761c:	e0bffe17 	ldw	r2,-8(fp)
81107620:	10bfffec 	andhi	r2,r2,65535
81107624:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
81107628:	e0bfff17 	ldw	r2,-4(fp)
8110762c:	1080420b 	ldhu	r2,264(r2)
81107630:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
81107634:	e0fffe17 	ldw	r3,-8(fp)
81107638:	1884b03a 	or	r2,r3,r2
8110763c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT2_MSK);
81107640:	e0bffe17 	ldw	r2,-8(fp)
81107644:	10bfffcc 	andi	r2,r2,65535
81107648:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT2_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_28_REG_OFST,
8110764c:	e0bfff17 	ldw	r2,-4(fp)
81107650:	10800017 	ldw	r2,0(r2)
81107654:	e1bffe17 	ldw	r6,-8(fp)
81107658:	01402f04 	movi	r5,188
8110765c:	1009883a 	mov	r4,r2
81107660:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107664:	e0bfff17 	ldw	r2,-4(fp)
81107668:	10800017 	ldw	r2,0(r2)
8110766c:	01402f44 	movi	r5,189
81107670:	1009883a 	mov	r4,r2
81107674:	11081540 	call	81108154 <uliRmapReadReg>
81107678:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
8110767c:	e0bffe17 	ldw	r2,-8(fp)
81107680:	10bfffec 	andhi	r2,r2,65535
81107684:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
81107688:	e0bfff17 	ldw	r2,-4(fp)
8110768c:	1080430b 	ldhu	r2,268(r2)
81107690:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
81107694:	e0fffe17 	ldw	r3,-8(fp)
81107698:	1884b03a 	or	r2,r3,r2
8110769c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT4_MSK);
811076a0:	e0bffe17 	ldw	r2,-8(fp)
811076a4:	10bfffcc 	andi	r2,r2,65535
811076a8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT4_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_29_REG_OFST,
811076ac:	e0bfff17 	ldw	r2,-4(fp)
811076b0:	10800017 	ldw	r2,0(r2)
811076b4:	e1bffe17 	ldw	r6,-8(fp)
811076b8:	01402f44 	movi	r5,189
811076bc:	1009883a 	mov	r4,r2
811076c0:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811076c4:	e0bfff17 	ldw	r2,-4(fp)
811076c8:	10800017 	ldw	r2,0(r2)
811076cc:	01402f84 	movi	r5,190
811076d0:	1009883a 	mov	r4,r2
811076d4:	11081540 	call	81108154 <uliRmapReadReg>
811076d8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
811076dc:	e0bffe17 	ldw	r2,-8(fp)
811076e0:	10bfffec 	andhi	r2,r2,65535
811076e4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
811076e8:	e0bfff17 	ldw	r2,-4(fp)
811076ec:	1080440b 	ldhu	r2,272(r2)
811076f0:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
811076f4:	e0fffe17 	ldw	r3,-8(fp)
811076f8:	1884b03a 	or	r2,r3,r2
811076fc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT6_MSK);
81107700:	e0bffe17 	ldw	r2,-8(fp)
81107704:	10bfffcc 	andi	r2,r2,65535
81107708:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT6_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_30_REG_OFST,
8110770c:	e0bfff17 	ldw	r2,-4(fp)
81107710:	10800017 	ldw	r2,0(r2)
81107714:	e1bffe17 	ldw	r6,-8(fp)
81107718:	01402f84 	movi	r5,190
8110771c:	1009883a 	mov	r4,r2
81107720:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107724:	e0bfff17 	ldw	r2,-4(fp)
81107728:	10800017 	ldw	r2,0(r2)
8110772c:	01402fc4 	movi	r5,191
81107730:	1009883a 	mov	r4,r2
81107734:	11081540 	call	81108154 <uliRmapReadReg>
81107738:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
8110773c:	e0bffe17 	ldw	r2,-8(fp)
81107740:	10bfffec 	andhi	r2,r2,65535
81107744:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
81107748:	e0bfff17 	ldw	r2,-4(fp)
8110774c:	1080450b 	ldhu	r2,276(r2)
81107750:	10bfffcc 	andi	r2,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
81107754:	e0fffe17 	ldw	r3,-8(fp)
81107758:	1884b03a 	or	r2,r3,r2
8110775c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
		uliReg &= (~COMM_RMAP_ZERO_HIRES_AMP_MSK);
81107760:	e0bffe17 	ldw	r2,-8(fp)
81107764:	10bfffcc 	andi	r2,r2,65535
81107768:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_ZERO_HIRES_AMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp >> 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_31_REG_OFST,
8110776c:	e0bfff17 	ldw	r2,-4(fp)
81107770:	10800017 	ldw	r2,0(r2)
81107774:	e1bffe17 	ldw	r6,-8(fp)
81107778:	01402fc4 	movi	r5,191
8110777c:	1009883a 	mov	r4,r2
81107780:	11081080 	call	81108108 <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
81107784:	00800044 	movi	r2,1
81107788:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8110778c:	e0bffd17 	ldw	r2,-12(fp)
}
81107790:	e037883a 	mov	sp,fp
81107794:	dfc00117 	ldw	ra,4(sp)
81107798:	df000017 	ldw	fp,0(sp)
8110779c:	dec00204 	addi	sp,sp,8
811077a0:	f800283a 	ret

811077a4 <bRmapGetRmapMemHKArea>:

bool bRmapGetRmapMemHKArea(TRmapChannel *pxRmapCh) {
811077a4:	defffb04 	addi	sp,sp,-20
811077a8:	dfc00415 	stw	ra,16(sp)
811077ac:	df000315 	stw	fp,12(sp)
811077b0:	df000304 	addi	fp,sp,12
811077b4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811077b8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811077bc:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
811077c0:	e0bfff17 	ldw	r2,-4(fp)
811077c4:	1001e226 	beq	r2,zero,81107f50 <bRmapGetRmapMemHKArea+0x7ac>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811077c8:	e0bfff17 	ldw	r2,-4(fp)
811077cc:	10800017 	ldw	r2,0(r2)
811077d0:	01402804 	movi	r5,160
811077d4:	1009883a 	mov	r4,r2
811077d8:	11081540 	call	81108154 <uliRmapReadReg>
811077dc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_0_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE = (alt_u16) ((uliReg
811077e0:	e0bffe17 	ldw	r2,-8(fp)
811077e4:	1007883a 	mov	r3,r2
811077e8:	e0bfff17 	ldw	r2,-4(fp)
811077ec:	10c0260d 	sth	r3,152(r2)
				& COMM_RMAP_HK_CCD1_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VOD_F_MSK) >> 16);
811077f0:	e0bffe17 	ldw	r2,-8(fp)
811077f4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_0_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF = (alt_u16) ((uliReg
811077f8:	1007883a 	mov	r3,r2
811077fc:	e0bfff17 	ldw	r2,-4(fp)
81107800:	10c0268d 	sth	r3,154(r2)
				& COMM_RMAP_HK_CCD1_VOD_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107804:	e0bfff17 	ldw	r2,-4(fp)
81107808:	10800017 	ldw	r2,0(r2)
8110780c:	01402844 	movi	r5,161
81107810:	1009883a 	mov	r4,r2
81107814:	11081540 	call	81108154 <uliRmapReadReg>
81107818:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_1_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon = (alt_u16) ((uliReg
8110781c:	e0bffe17 	ldw	r2,-8(fp)
81107820:	1007883a 	mov	r3,r2
81107824:	e0bfff17 	ldw	r2,-4(fp)
81107828:	10c0270d 	sth	r3,156(r2)
				& COMM_RMAP_HK_CCD1_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VOD_E_MSK) >> 16);
8110782c:	e0bffe17 	ldw	r2,-8(fp)
81107830:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_1_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE = (alt_u16) ((uliReg
81107834:	1007883a 	mov	r3,r2
81107838:	e0bfff17 	ldw	r2,-4(fp)
8110783c:	10c0278d 	sth	r3,158(r2)
				& COMM_RMAP_HK_CCD2_VOD_E_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107840:	e0bfff17 	ldw	r2,-4(fp)
81107844:	10800017 	ldw	r2,0(r2)
81107848:	01402884 	movi	r5,162
8110784c:	1009883a 	mov	r4,r2
81107850:	11081540 	call	81108154 <uliRmapReadReg>
81107854:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_2_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF = (alt_u16) ((uliReg
81107858:	e0bffe17 	ldw	r2,-8(fp)
8110785c:	1007883a 	mov	r3,r2
81107860:	e0bfff17 	ldw	r2,-4(fp)
81107864:	10c0280d 	sth	r3,160(r2)
				& COMM_RMAP_HK_CCD2_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VRD_MON_MSK) >> 16);
81107868:	e0bffe17 	ldw	r2,-8(fp)
8110786c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_2_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon = (alt_u16) ((uliReg
81107870:	1007883a 	mov	r3,r2
81107874:	e0bfff17 	ldw	r2,-4(fp)
81107878:	10c0288d 	sth	r3,162(r2)
				& COMM_RMAP_HK_CCD2_VRD_MON_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8110787c:	e0bfff17 	ldw	r2,-4(fp)
81107880:	10800017 	ldw	r2,0(r2)
81107884:	014028c4 	movi	r5,163
81107888:	1009883a 	mov	r4,r2
8110788c:	11081540 	call	81108154 <uliRmapReadReg>
81107890:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_3_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE = (alt_u16) ((uliReg
81107894:	e0bffe17 	ldw	r2,-8(fp)
81107898:	1007883a 	mov	r3,r2
8110789c:	e0bfff17 	ldw	r2,-4(fp)
811078a0:	10c0290d 	sth	r3,164(r2)
				& COMM_RMAP_HK_CCD3_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VOD_F_MSK) >> 16);
811078a4:	e0bffe17 	ldw	r2,-8(fp)
811078a8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_3_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF = (alt_u16) ((uliReg
811078ac:	1007883a 	mov	r3,r2
811078b0:	e0bfff17 	ldw	r2,-4(fp)
811078b4:	10c0298d 	sth	r3,166(r2)
				& COMM_RMAP_HK_CCD3_VOD_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811078b8:	e0bfff17 	ldw	r2,-4(fp)
811078bc:	10800017 	ldw	r2,0(r2)
811078c0:	01402904 	movi	r5,164
811078c4:	1009883a 	mov	r4,r2
811078c8:	11081540 	call	81108154 <uliRmapReadReg>
811078cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_4_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon = (alt_u16) ((uliReg
811078d0:	e0bffe17 	ldw	r2,-8(fp)
811078d4:	1007883a 	mov	r3,r2
811078d8:	e0bfff17 	ldw	r2,-4(fp)
811078dc:	10c02a0d 	sth	r3,168(r2)
				& COMM_RMAP_HK_CCD3_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VOD_E_MSK) >> 16);
811078e0:	e0bffe17 	ldw	r2,-8(fp)
811078e4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_4_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE = (alt_u16) ((uliReg
811078e8:	1007883a 	mov	r3,r2
811078ec:	e0bfff17 	ldw	r2,-4(fp)
811078f0:	10c02a8d 	sth	r3,170(r2)
				& COMM_RMAP_HK_CCD4_VOD_E_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811078f4:	e0bfff17 	ldw	r2,-4(fp)
811078f8:	10800017 	ldw	r2,0(r2)
811078fc:	01402944 	movi	r5,165
81107900:	1009883a 	mov	r4,r2
81107904:	11081540 	call	81108154 <uliRmapReadReg>
81107908:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_5_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF = (alt_u16) ((uliReg
8110790c:	e0bffe17 	ldw	r2,-8(fp)
81107910:	1007883a 	mov	r3,r2
81107914:	e0bfff17 	ldw	r2,-4(fp)
81107918:	10c02b0d 	sth	r3,172(r2)
				& COMM_RMAP_HK_CCD4_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VRD_MON_MSK) >> 16);
8110791c:	e0bffe17 	ldw	r2,-8(fp)
81107920:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_5_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon = (alt_u16) ((uliReg
81107924:	1007883a 	mov	r3,r2
81107928:	e0bfff17 	ldw	r2,-4(fp)
8110792c:	10c02b8d 	sth	r3,174(r2)
				& COMM_RMAP_HK_CCD4_VRD_MON_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107930:	e0bfff17 	ldw	r2,-4(fp)
81107934:	10800017 	ldw	r2,0(r2)
81107938:	01402984 	movi	r5,166
8110793c:	1009883a 	mov	r4,r2
81107940:	11081540 	call	81108154 <uliRmapReadReg>
81107944:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_6_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccd = (alt_u16) ((uliReg
81107948:	e0bffe17 	ldw	r2,-8(fp)
8110794c:	1007883a 	mov	r3,r2
81107950:	e0bfff17 	ldw	r2,-4(fp)
81107954:	10c02c0d 	sth	r3,176(r2)
				& COMM_RMAP_HK_VCCD_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclk = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VRCLK_MSK) >> 16);
81107958:	e0bffe17 	ldw	r2,-8(fp)
8110795c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_6_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccd = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCCD_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclk = (alt_u16) ((uliReg
81107960:	1007883a 	mov	r3,r2
81107964:	e0bfff17 	ldw	r2,-4(fp)
81107968:	10c02c8d 	sth	r3,178(r2)
				& COMM_RMAP_HK_VRCLK_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8110796c:	e0bfff17 	ldw	r2,-4(fp)
81107970:	10800017 	ldw	r2,0(r2)
81107974:	014029c4 	movi	r5,167
81107978:	1009883a 	mov	r4,r2
8110797c:	11081540 	call	81108154 <uliRmapReadReg>
81107980:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_7_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkViclk = (alt_u16) ((uliReg
81107984:	e0bffe17 	ldw	r2,-8(fp)
81107988:	1007883a 	mov	r3,r2
8110798c:	e0bfff17 	ldw	r2,-4(fp)
81107990:	10c02d0d 	sth	r3,180(r2)
				& COMM_RMAP_HK_VICLK_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclkLow = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VRCLK_LOW_MSK) >> 16);
81107994:	e0bffe17 	ldw	r2,-8(fp)
81107998:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_7_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkViclk = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VICLK_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclkLow = (alt_u16) ((uliReg
8110799c:	1007883a 	mov	r3,r2
811079a0:	e0bfff17 	ldw	r2,-4(fp)
811079a4:	10c02d8d 	sth	r3,182(r2)
				& COMM_RMAP_HK_VRCLK_LOW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811079a8:	e0bfff17 	ldw	r2,-4(fp)
811079ac:	10800017 	ldw	r2,0(r2)
811079b0:	01402a04 	movi	r5,168
811079b4:	1009883a 	mov	r4,r2
811079b8:	11081540 	call	81108154 <uliRmapReadReg>
811079bc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_8_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk5vbPos = (alt_u16) ((uliReg
811079c0:	e0bffe17 	ldw	r2,-8(fp)
811079c4:	1007883a 	mov	r3,r2
811079c8:	e0bfff17 	ldw	r2,-4(fp)
811079cc:	10c02e0d 	sth	r3,184(r2)
				& COMM_RMAP_HK_5VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vbNeg = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VB_NEG_MSK) >> 16);
811079d0:	e0bffe17 	ldw	r2,-8(fp)
811079d4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_8_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk5vbPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vbNeg = (alt_u16) ((uliReg
811079d8:	1007883a 	mov	r3,r2
811079dc:	e0bfff17 	ldw	r2,-4(fp)
811079e0:	10c02e8d 	sth	r3,186(r2)
				& COMM_RMAP_HK_5VB_NEG_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
811079e4:	e0bfff17 	ldw	r2,-4(fp)
811079e8:	10800017 	ldw	r2,0(r2)
811079ec:	01402a44 	movi	r5,169
811079f0:	1009883a 	mov	r4,r2
811079f4:	11081540 	call	81108154 <uliRmapReadReg>
811079f8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_9_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vbPos = (alt_u16) ((uliReg
811079fc:	e0bffe17 	ldw	r2,-8(fp)
81107a00:	1007883a 	mov	r3,r2
81107a04:	e0bfff17 	ldw	r2,-4(fp)
81107a08:	10c02f0d 	sth	r3,188(r2)
				& COMM_RMAP_HK_3_3VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vaPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_2_5VA_POS_MSK) >> 16);
81107a0c:	e0bffe17 	ldw	r2,-8(fp)
81107a10:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_9_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vbPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_3_3VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vaPos = (alt_u16) ((uliReg
81107a14:	1007883a 	mov	r3,r2
81107a18:	e0bfff17 	ldw	r2,-4(fp)
81107a1c:	10c02f8d 	sth	r3,190(r2)
				& COMM_RMAP_HK_2_5VA_POS_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107a20:	e0bfff17 	ldw	r2,-4(fp)
81107a24:	10800017 	ldw	r2,0(r2)
81107a28:	01402a84 	movi	r5,170
81107a2c:	1009883a 	mov	r4,r2
81107a30:	11081540 	call	81108154 <uliRmapReadReg>
81107a34:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_10_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vdPos = (alt_u16) ((uliReg
81107a38:	e0bffe17 	ldw	r2,-8(fp)
81107a3c:	1007883a 	mov	r3,r2
81107a40:	e0bfff17 	ldw	r2,-4(fp)
81107a44:	10c0300d 	sth	r3,192(r2)
				& COMM_RMAP_HK_3_3VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_2_5VD_POS_MSK) >> 16);
81107a48:	e0bffe17 	ldw	r2,-8(fp)
81107a4c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_10_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_3_3VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vdPos = (alt_u16) ((uliReg
81107a50:	1007883a 	mov	r3,r2
81107a54:	e0bfff17 	ldw	r2,-4(fp)
81107a58:	10c0308d 	sth	r3,194(r2)
				& COMM_RMAP_HK_2_5VD_POS_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107a5c:	e0bfff17 	ldw	r2,-4(fp)
81107a60:	10800017 	ldw	r2,0(r2)
81107a64:	01402ac4 	movi	r5,171
81107a68:	1009883a 	mov	r4,r2
81107a6c:	11081540 	call	81108154 <uliRmapReadReg>
81107a70:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_11_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk15vdPos = (alt_u16) ((uliReg
81107a74:	e0bffe17 	ldw	r2,-8(fp)
81107a78:	1007883a 	mov	r3,r2
81107a7c:	e0bfff17 	ldw	r2,-4(fp)
81107a80:	10c0310d 	sth	r3,196(r2)
				& COMM_RMAP_HK_1_5VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vref = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VREF_MSK) >> 16);
81107a84:	e0bffe17 	ldw	r2,-8(fp)
81107a88:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_11_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk15vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_1_5VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vref = (alt_u16) ((uliReg
81107a8c:	1007883a 	mov	r3,r2
81107a90:	e0bfff17 	ldw	r2,-4(fp)
81107a94:	10c0318d 	sth	r3,198(r2)
				& COMM_RMAP_HK_5VREF_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107a98:	e0bfff17 	ldw	r2,-4(fp)
81107a9c:	10800017 	ldw	r2,0(r2)
81107aa0:	01402b04 	movi	r5,172
81107aa4:	1009883a 	mov	r4,r2
81107aa8:	11081540 	call	81108154 <uliRmapReadReg>
81107aac:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_12_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw = (alt_u16) ((uliReg
81107ab0:	e0bffe17 	ldw	r2,-8(fp)
81107ab4:	1007883a 	mov	r3,r2
81107ab8:	e0bfff17 	ldw	r2,-4(fp)
81107abc:	10c0320d 	sth	r3,200(r2)
				& COMM_RMAP_HK_VCCD_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCLK_POS_RAW_MSK) >> 16);
81107ac0:	e0bffe17 	ldw	r2,-8(fp)
81107ac4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_12_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCCD_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw = (alt_u16) ((uliReg
81107ac8:	1007883a 	mov	r3,r2
81107acc:	e0bfff17 	ldw	r2,-4(fp)
81107ad0:	10c0328d 	sth	r3,202(r2)
				& COMM_RMAP_HK_VCLK_POS_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107ad4:	e0bfff17 	ldw	r2,-4(fp)
81107ad8:	10800017 	ldw	r2,0(r2)
81107adc:	01402b44 	movi	r5,173
81107ae0:	1009883a 	mov	r4,r2
81107ae4:	11081540 	call	81108154 <uliRmapReadReg>
81107ae8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_13_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw = (alt_u16) ((uliReg
81107aec:	e0bffe17 	ldw	r2,-8(fp)
81107af0:	1007883a 	mov	r3,r2
81107af4:	e0bfff17 	ldw	r2,-4(fp)
81107af8:	10c0330d 	sth	r3,204(r2)
				& COMM_RMAP_HK_VAN1_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN3_NEG_RAW_MSK) >> 16);
81107afc:	e0bffe17 	ldw	r2,-8(fp)
81107b00:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_13_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN1_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw = (alt_u16) ((uliReg
81107b04:	1007883a 	mov	r3,r2
81107b08:	e0bfff17 	ldw	r2,-4(fp)
81107b0c:	10c0338d 	sth	r3,206(r2)
				& COMM_RMAP_HK_VAN3_NEG_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107b10:	e0bfff17 	ldw	r2,-4(fp)
81107b14:	10800017 	ldw	r2,0(r2)
81107b18:	01402b84 	movi	r5,174
81107b1c:	1009883a 	mov	r4,r2
81107b20:	11081540 	call	81108154 <uliRmapReadReg>
81107b24:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_14_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw = (alt_u16) ((uliReg
81107b28:	e0bffe17 	ldw	r2,-8(fp)
81107b2c:	1007883a 	mov	r3,r2
81107b30:	e0bfff17 	ldw	r2,-4(fp)
81107b34:	10c0340d 	sth	r3,208(r2)
				& COMM_RMAP_HK_VAN2_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VDIG_FPGA_RAW_MSK) >> 16);
81107b38:	e0bffe17 	ldw	r2,-8(fp)
81107b3c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_14_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN2_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw = (alt_u16) ((uliReg
81107b40:	1007883a 	mov	r3,r2
81107b44:	e0bfff17 	ldw	r2,-4(fp)
81107b48:	10c0348d 	sth	r3,210(r2)
				& COMM_RMAP_HK_VDIG_FPGA_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107b4c:	e0bfff17 	ldw	r2,-4(fp)
81107b50:	10800017 	ldw	r2,0(r2)
81107b54:	01402bc4 	movi	r5,175
81107b58:	1009883a 	mov	r4,r2
81107b5c:	11081540 	call	81108154 <uliRmapReadReg>
81107b60:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_15_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw = (alt_u16) ((uliReg
81107b64:	e0bffe17 	ldw	r2,-8(fp)
81107b68:	1007883a 	mov	r3,r2
81107b6c:	e0bfff17 	ldw	r2,-4(fp)
81107b70:	10c0350d 	sth	r3,212(r2)
				& COMM_RMAP_HK_VDIG_SPW_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkViclkLow = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VICLK_LOW_MSK) >> 16);
81107b74:	e0bffe17 	ldw	r2,-8(fp)
81107b78:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_15_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VDIG_SPW_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkViclkLow = (alt_u16) ((uliReg
81107b7c:	1007883a 	mov	r3,r2
81107b80:	e0bfff17 	ldw	r2,-4(fp)
81107b84:	10c0358d 	sth	r3,214(r2)
				& COMM_RMAP_HK_VICLK_LOW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107b88:	e0bfff17 	ldw	r2,-4(fp)
81107b8c:	10800017 	ldw	r2,0(r2)
81107b90:	01402c04 	movi	r5,176
81107b94:	1009883a 	mov	r4,r2
81107b98:	11081540 	call	81108154 <uliRmapReadReg>
81107b9c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_16_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE = (alt_u16) ((uliReg
81107ba0:	e0bffe17 	ldw	r2,-8(fp)
81107ba4:	1007883a 	mov	r3,r2
81107ba8:	e0bfff17 	ldw	r2,-4(fp)
81107bac:	10c0360d 	sth	r3,216(r2)
				& COMM_RMAP_HK_ADC_TEMP_A_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_ADC_TEMP_A_F_MSK) >> 16);
81107bb0:	e0bffe17 	ldw	r2,-8(fp)
81107bb4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_16_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_ADC_TEMP_A_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF = (alt_u16) ((uliReg
81107bb8:	1007883a 	mov	r3,r2
81107bbc:	e0bfff17 	ldw	r2,-4(fp)
81107bc0:	10c0368d 	sth	r3,218(r2)
				& COMM_RMAP_HK_ADC_TEMP_A_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107bc4:	e0bfff17 	ldw	r2,-4(fp)
81107bc8:	10800017 	ldw	r2,0(r2)
81107bcc:	01402c44 	movi	r5,177
81107bd0:	1009883a 	mov	r4,r2
81107bd4:	11081540 	call	81108154 <uliRmapReadReg>
81107bd8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_17_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp = (alt_u16) ((uliReg
81107bdc:	e0bffe17 	ldw	r2,-8(fp)
81107be0:	1007883a 	mov	r3,r2
81107be4:	e0bfff17 	ldw	r2,-4(fp)
81107be8:	10c0370d 	sth	r3,220(r2)
				& COMM_RMAP_HK_CCD1_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_TEMP_MSK) >> 16);
81107bec:	e0bffe17 	ldw	r2,-8(fp)
81107bf0:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_17_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp = (alt_u16) ((uliReg
81107bf4:	1007883a 	mov	r3,r2
81107bf8:	e0bfff17 	ldw	r2,-4(fp)
81107bfc:	10c0378d 	sth	r3,222(r2)
				& COMM_RMAP_HK_CCD2_TEMP_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107c00:	e0bfff17 	ldw	r2,-4(fp)
81107c04:	10800017 	ldw	r2,0(r2)
81107c08:	01402c84 	movi	r5,178
81107c0c:	1009883a 	mov	r4,r2
81107c10:	11081540 	call	81108154 <uliRmapReadReg>
81107c14:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_18_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp = (alt_u16) ((uliReg
81107c18:	e0bffe17 	ldw	r2,-8(fp)
81107c1c:	1007883a 	mov	r3,r2
81107c20:	e0bfff17 	ldw	r2,-4(fp)
81107c24:	10c0380d 	sth	r3,224(r2)
				& COMM_RMAP_HK_CCD3_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_TEMP_MSK) >> 16);
81107c28:	e0bffe17 	ldw	r2,-8(fp)
81107c2c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_18_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp = (alt_u16) ((uliReg
81107c30:	1007883a 	mov	r3,r2
81107c34:	e0bfff17 	ldw	r2,-4(fp)
81107c38:	10c0388d 	sth	r3,226(r2)
				& COMM_RMAP_HK_CCD4_TEMP_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107c3c:	e0bfff17 	ldw	r2,-4(fp)
81107c40:	10800017 	ldw	r2,0(r2)
81107c44:	01402cc4 	movi	r5,179
81107c48:	1009883a 	mov	r4,r2
81107c4c:	11081540 	call	81108154 <uliRmapReadReg>
81107c50:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_19_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkWp605Spare = (alt_u16) ((uliReg
81107c54:	e0bffe17 	ldw	r2,-8(fp)
81107c58:	1007883a 	mov	r3,r2
81107c5c:	e0bfff17 	ldw	r2,-4(fp)
81107c60:	10c0390d 	sth	r3,228(r2)
				& COMM_RMAP_HK_WP605_SPARE_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_0_MSK) >> 16);
81107c64:	e0bffe17 	ldw	r2,-8(fp)
81107c68:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_19_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkWp605Spare = (alt_u16) ((uliReg
				& COMM_RMAP_HK_WP605_SPARE_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 = (alt_u16) ((uliReg
81107c6c:	1007883a 	mov	r3,r2
81107c70:	e0bfff17 	ldw	r2,-4(fp)
81107c74:	10c0398d 	sth	r3,230(r2)
				& COMM_RMAP_LOWRES_PRT_A_0_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107c78:	e0bfff17 	ldw	r2,-4(fp)
81107c7c:	10800017 	ldw	r2,0(r2)
81107c80:	01402d04 	movi	r5,180
81107c84:	1009883a 	mov	r4,r2
81107c88:	11081540 	call	81108154 <uliRmapReadReg>
81107c8c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_20_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 = (alt_u16) ((uliReg
81107c90:	e0bffe17 	ldw	r2,-8(fp)
81107c94:	1007883a 	mov	r3,r2
81107c98:	e0bfff17 	ldw	r2,-4(fp)
81107c9c:	10c03a0d 	sth	r3,232(r2)
				& COMM_RMAP_LOWRES_PRT_A_1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_2_MSK) >> 16);
81107ca0:	e0bffe17 	ldw	r2,-8(fp)
81107ca4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_20_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 = (alt_u16) ((uliReg
81107ca8:	1007883a 	mov	r3,r2
81107cac:	e0bfff17 	ldw	r2,-4(fp)
81107cb0:	10c03a8d 	sth	r3,234(r2)
				& COMM_RMAP_LOWRES_PRT_A_2_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107cb4:	e0bfff17 	ldw	r2,-4(fp)
81107cb8:	10800017 	ldw	r2,0(r2)
81107cbc:	01402d44 	movi	r5,181
81107cc0:	1009883a 	mov	r4,r2
81107cc4:	11081540 	call	81108154 <uliRmapReadReg>
81107cc8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_21_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 = (alt_u16) ((uliReg
81107ccc:	e0bffe17 	ldw	r2,-8(fp)
81107cd0:	1007883a 	mov	r3,r2
81107cd4:	e0bfff17 	ldw	r2,-4(fp)
81107cd8:	10c03b0d 	sth	r3,236(r2)
				& COMM_RMAP_LOWRES_PRT_A_3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_4_MSK) >> 16);
81107cdc:	e0bffe17 	ldw	r2,-8(fp)
81107ce0:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_21_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 = (alt_u16) ((uliReg
81107ce4:	1007883a 	mov	r3,r2
81107ce8:	e0bfff17 	ldw	r2,-4(fp)
81107cec:	10c03b8d 	sth	r3,238(r2)
				& COMM_RMAP_LOWRES_PRT_A_4_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107cf0:	e0bfff17 	ldw	r2,-4(fp)
81107cf4:	10800017 	ldw	r2,0(r2)
81107cf8:	01402d84 	movi	r5,182
81107cfc:	1009883a 	mov	r4,r2
81107d00:	11081540 	call	81108154 <uliRmapReadReg>
81107d04:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_22_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 = (alt_u16) ((uliReg
81107d08:	e0bffe17 	ldw	r2,-8(fp)
81107d0c:	1007883a 	mov	r3,r2
81107d10:	e0bfff17 	ldw	r2,-4(fp)
81107d14:	10c03c0d 	sth	r3,240(r2)
				& COMM_RMAP_LOWRES_PRT_A_5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_6_MSK) >> 16);
81107d18:	e0bffe17 	ldw	r2,-8(fp)
81107d1c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_22_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 = (alt_u16) ((uliReg
81107d20:	1007883a 	mov	r3,r2
81107d24:	e0bfff17 	ldw	r2,-4(fp)
81107d28:	10c03c8d 	sth	r3,242(r2)
				& COMM_RMAP_LOWRES_PRT_A_6_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107d2c:	e0bfff17 	ldw	r2,-4(fp)
81107d30:	10800017 	ldw	r2,0(r2)
81107d34:	01402dc4 	movi	r5,183
81107d38:	1009883a 	mov	r4,r2
81107d3c:	11081540 	call	81108154 <uliRmapReadReg>
81107d40:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_23_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 = (alt_u16) ((uliReg
81107d44:	e0bffe17 	ldw	r2,-8(fp)
81107d48:	1007883a 	mov	r3,r2
81107d4c:	e0bfff17 	ldw	r2,-4(fp)
81107d50:	10c03d0d 	sth	r3,244(r2)
				& COMM_RMAP_LOWRES_PRT_A_7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_8_MSK) >> 16);
81107d54:	e0bffe17 	ldw	r2,-8(fp)
81107d58:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_23_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 = (alt_u16) ((uliReg
81107d5c:	1007883a 	mov	r3,r2
81107d60:	e0bfff17 	ldw	r2,-4(fp)
81107d64:	10c03d8d 	sth	r3,246(r2)
				& COMM_RMAP_LOWRES_PRT_A_8_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107d68:	e0bfff17 	ldw	r2,-4(fp)
81107d6c:	10800017 	ldw	r2,0(r2)
81107d70:	01402e04 	movi	r5,184
81107d74:	1009883a 	mov	r4,r2
81107d78:	11081540 	call	81108154 <uliRmapReadReg>
81107d7c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_24_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 = (alt_u16) ((uliReg
81107d80:	e0bffe17 	ldw	r2,-8(fp)
81107d84:	1007883a 	mov	r3,r2
81107d88:	e0bfff17 	ldw	r2,-4(fp)
81107d8c:	10c03e0d 	sth	r3,248(r2)
				& COMM_RMAP_LOWRES_PRT_A_9_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_10_MSK) >> 16);
81107d90:	e0bffe17 	ldw	r2,-8(fp)
81107d94:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_24_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_9_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 = (alt_u16) ((uliReg
81107d98:	1007883a 	mov	r3,r2
81107d9c:	e0bfff17 	ldw	r2,-4(fp)
81107da0:	10c03e8d 	sth	r3,250(r2)
				& COMM_RMAP_LOWRES_PRT_A_10_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107da4:	e0bfff17 	ldw	r2,-4(fp)
81107da8:	10800017 	ldw	r2,0(r2)
81107dac:	01402e44 	movi	r5,185
81107db0:	1009883a 	mov	r4,r2
81107db4:	11081540 	call	81108154 <uliRmapReadReg>
81107db8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_25_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 = (alt_u16) ((uliReg
81107dbc:	e0bffe17 	ldw	r2,-8(fp)
81107dc0:	1007883a 	mov	r3,r2
81107dc4:	e0bfff17 	ldw	r2,-4(fp)
81107dc8:	10c03f0d 	sth	r3,252(r2)
				& COMM_RMAP_LOWRES_PRT_A_11_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_12_MSK) >> 16);
81107dcc:	e0bffe17 	ldw	r2,-8(fp)
81107dd0:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_25_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_11_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 = (alt_u16) ((uliReg
81107dd4:	1007883a 	mov	r3,r2
81107dd8:	e0bfff17 	ldw	r2,-4(fp)
81107ddc:	10c03f8d 	sth	r3,254(r2)
				& COMM_RMAP_LOWRES_PRT_A_12_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107de0:	e0bfff17 	ldw	r2,-4(fp)
81107de4:	10800017 	ldw	r2,0(r2)
81107de8:	01402e84 	movi	r5,186
81107dec:	1009883a 	mov	r4,r2
81107df0:	11081540 	call	81108154 <uliRmapReadReg>
81107df4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_26_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 = (alt_u16) ((uliReg
81107df8:	e0bffe17 	ldw	r2,-8(fp)
81107dfc:	1007883a 	mov	r3,r2
81107e00:	e0bfff17 	ldw	r2,-4(fp)
81107e04:	10c0400d 	sth	r3,256(r2)
				& COMM_RMAP_LOWRES_PRT_A_13_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_14_MSK) >> 16);
81107e08:	e0bffe17 	ldw	r2,-8(fp)
81107e0c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_26_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_13_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 = (alt_u16) ((uliReg
81107e10:	1007883a 	mov	r3,r2
81107e14:	e0bfff17 	ldw	r2,-4(fp)
81107e18:	10c0408d 	sth	r3,258(r2)
				& COMM_RMAP_LOWRES_PRT_A_14_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107e1c:	e0bfff17 	ldw	r2,-4(fp)
81107e20:	10800017 	ldw	r2,0(r2)
81107e24:	01402ec4 	movi	r5,187
81107e28:	1009883a 	mov	r4,r2
81107e2c:	11081540 	call	81108154 <uliRmapReadReg>
81107e30:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_27_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 = (alt_u16) ((uliReg
81107e34:	e0bffe17 	ldw	r2,-8(fp)
81107e38:	1007883a 	mov	r3,r2
81107e3c:	e0bfff17 	ldw	r2,-4(fp)
81107e40:	10c0410d 	sth	r3,260(r2)
				& COMM_RMAP_LOWRES_PRT_A_15_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT0_MSK) >> 16);
81107e44:	e0bffe17 	ldw	r2,-8(fp)
81107e48:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_27_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_15_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 = (alt_u16) ((uliReg
81107e4c:	1007883a 	mov	r3,r2
81107e50:	e0bfff17 	ldw	r2,-4(fp)
81107e54:	10c0418d 	sth	r3,262(r2)
				& COMM_RMAP_SEL_HIRES_PRT0_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107e58:	e0bfff17 	ldw	r2,-4(fp)
81107e5c:	10800017 	ldw	r2,0(r2)
81107e60:	01402f04 	movi	r5,188
81107e64:	1009883a 	mov	r4,r2
81107e68:	11081540 	call	81108154 <uliRmapReadReg>
81107e6c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_28_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 = (alt_u16) ((uliReg
81107e70:	e0bffe17 	ldw	r2,-8(fp)
81107e74:	1007883a 	mov	r3,r2
81107e78:	e0bfff17 	ldw	r2,-4(fp)
81107e7c:	10c0420d 	sth	r3,264(r2)
				& COMM_RMAP_SEL_HIRES_PRT1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT2_MSK) >> 16);
81107e80:	e0bffe17 	ldw	r2,-8(fp)
81107e84:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_28_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 = (alt_u16) ((uliReg
81107e88:	1007883a 	mov	r3,r2
81107e8c:	e0bfff17 	ldw	r2,-4(fp)
81107e90:	10c0428d 	sth	r3,266(r2)
				& COMM_RMAP_SEL_HIRES_PRT2_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107e94:	e0bfff17 	ldw	r2,-4(fp)
81107e98:	10800017 	ldw	r2,0(r2)
81107e9c:	01402f44 	movi	r5,189
81107ea0:	1009883a 	mov	r4,r2
81107ea4:	11081540 	call	81108154 <uliRmapReadReg>
81107ea8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_29_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 = (alt_u16) ((uliReg
81107eac:	e0bffe17 	ldw	r2,-8(fp)
81107eb0:	1007883a 	mov	r3,r2
81107eb4:	e0bfff17 	ldw	r2,-4(fp)
81107eb8:	10c0430d 	sth	r3,268(r2)
				& COMM_RMAP_SEL_HIRES_PRT3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT4_MSK) >> 16);
81107ebc:	e0bffe17 	ldw	r2,-8(fp)
81107ec0:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_29_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 = (alt_u16) ((uliReg
81107ec4:	1007883a 	mov	r3,r2
81107ec8:	e0bfff17 	ldw	r2,-4(fp)
81107ecc:	10c0438d 	sth	r3,270(r2)
				& COMM_RMAP_SEL_HIRES_PRT4_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107ed0:	e0bfff17 	ldw	r2,-4(fp)
81107ed4:	10800017 	ldw	r2,0(r2)
81107ed8:	01402f84 	movi	r5,190
81107edc:	1009883a 	mov	r4,r2
81107ee0:	11081540 	call	81108154 <uliRmapReadReg>
81107ee4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_30_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 = (alt_u16) ((uliReg
81107ee8:	e0bffe17 	ldw	r2,-8(fp)
81107eec:	1007883a 	mov	r3,r2
81107ef0:	e0bfff17 	ldw	r2,-4(fp)
81107ef4:	10c0440d 	sth	r3,272(r2)
				& COMM_RMAP_SEL_HIRES_PRT5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT6_MSK) >> 16);
81107ef8:	e0bffe17 	ldw	r2,-8(fp)
81107efc:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_30_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 = (alt_u16) ((uliReg
81107f00:	1007883a 	mov	r3,r2
81107f04:	e0bfff17 	ldw	r2,-4(fp)
81107f08:	10c0448d 	sth	r3,274(r2)
				& COMM_RMAP_SEL_HIRES_PRT6_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
81107f0c:	e0bfff17 	ldw	r2,-4(fp)
81107f10:	10800017 	ldw	r2,0(r2)
81107f14:	01402fc4 	movi	r5,191
81107f18:	1009883a 	mov	r4,r2
81107f1c:	11081540 	call	81108154 <uliRmapReadReg>
81107f20:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_31_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 = (alt_u16) ((uliReg
81107f24:	e0bffe17 	ldw	r2,-8(fp)
81107f28:	1007883a 	mov	r3,r2
81107f2c:	e0bfff17 	ldw	r2,-4(fp)
81107f30:	10c0450d 	sth	r3,276(r2)
				& COMM_RMAP_SEL_HIRES_PRT7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp = (alt_u16) ((uliReg
				& COMM_RMAP_ZERO_HIRES_AMP_MSK) >> 16);
81107f34:	e0bffe17 	ldw	r2,-8(fp)
81107f38:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_31_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp = (alt_u16) ((uliReg
81107f3c:	1007883a 	mov	r3,r2
81107f40:	e0bfff17 	ldw	r2,-4(fp)
81107f44:	10c0458d 	sth	r3,278(r2)
				& COMM_RMAP_ZERO_HIRES_AMP_MSK) >> 16);

		bStatus = TRUE;
81107f48:	00800044 	movi	r2,1
81107f4c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81107f50:	e0bffd17 	ldw	r2,-12(fp)
}
81107f54:	e037883a 	mov	sp,fp
81107f58:	dfc00117 	ldw	ra,4(sp)
81107f5c:	df000017 	ldw	fp,0(sp)
81107f60:	dec00204 	addi	sp,sp,8
81107f64:	f800283a 	ret

81107f68 <bRmapInitCh>:

bool bRmapInitCh(TRmapChannel *pxRmapCh, alt_u8 ucCommCh) {
81107f68:	defffb04 	addi	sp,sp,-20
81107f6c:	dfc00415 	stw	ra,16(sp)
81107f70:	df000315 	stw	fp,12(sp)
81107f74:	df000304 	addi	fp,sp,12
81107f78:	e13ffe15 	stw	r4,-8(fp)
81107f7c:	2805883a 	mov	r2,r5
81107f80:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
81107f84:	e03ffd15 	stw	zero,-12(fp)

	if (pxRmapCh != NULL) {
81107f88:	e0bffe17 	ldw	r2,-8(fp)
81107f8c:	10005826 	beq	r2,zero,811080f0 <bRmapInitCh+0x188>
		bStatus = TRUE;
81107f90:	00800044 	movi	r2,1
81107f94:	e0bffd15 	stw	r2,-12(fp)

		switch (ucCommCh) {
81107f98:	e0bfff03 	ldbu	r2,-4(fp)
81107f9c:	10c00268 	cmpgeui	r3,r2,9
81107fa0:	1800371e 	bne	r3,zero,81108080 <bRmapInitCh+0x118>
81107fa4:	100690ba 	slli	r3,r2,2
81107fa8:	00a04434 	movhi	r2,33040
81107fac:	109fef04 	addi	r2,r2,32700
81107fb0:	1885883a 	add	r2,r3,r2
81107fb4:	10800017 	ldw	r2,0(r2)
81107fb8:	1000683a 	jmp	r2
81107fbc:	81107fe0 	cmpeqi	r4,r16,16895
81107fc0:	81108080 	call	88110808 <__reset+0x20f0808>
81107fc4:	81107ff4 	orhi	r4,r16,16895
81107fc8:	81108008 	cmpgei	r4,r16,16896
81107fcc:	8110801c 	xori	r4,r16,16896
81107fd0:	81108030 	cmpltui	r4,r16,16896
81107fd4:	81108044 	addi	r4,r16,16897
81107fd8:	81108058 	cmpnei	r4,r16,16897
81107fdc:	8110806c 	andhi	r4,r16,16897
		case eCommSpwCh1:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
81107fe0:	e0fffe17 	ldw	r3,-8(fp)
81107fe4:	00a04834 	movhi	r2,33056
81107fe8:	108b0004 	addi	r2,r2,11264
81107fec:	18800015 	stw	r2,0(r3)
			break;
81107ff0:	00002506 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh2:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
81107ff4:	e0fffe17 	ldw	r3,-8(fp)
81107ff8:	00a04834 	movhi	r2,33056
81107ffc:	108a0004 	addi	r2,r2,10240
81108000:	18800015 	stw	r2,0(r3)
			break;
81108004:	00002006 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh3:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
81108008:	e0fffe17 	ldw	r3,-8(fp)
8110800c:	00a04834 	movhi	r2,33056
81108010:	10890004 	addi	r2,r2,9216
81108014:	18800015 	stw	r2,0(r3)
			break;
81108018:	00001b06 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh4:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
8110801c:	e0fffe17 	ldw	r3,-8(fp)
81108020:	00a04834 	movhi	r2,33056
81108024:	10880004 	addi	r2,r2,8192
81108028:	18800015 	stw	r2,0(r3)
			break;
8110802c:	00001606 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh5:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
81108030:	e0fffe17 	ldw	r3,-8(fp)
81108034:	00a04834 	movhi	r2,33056
81108038:	10870004 	addi	r2,r2,7168
8110803c:	18800015 	stw	r2,0(r3)
			break;
81108040:	00001106 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh6:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
81108044:	e0fffe17 	ldw	r3,-8(fp)
81108048:	00a04834 	movhi	r2,33056
8110804c:	10860004 	addi	r2,r2,6144
81108050:	18800015 	stw	r2,0(r3)
			break;
81108054:	00000c06 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh7:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
81108058:	e0fffe17 	ldw	r3,-8(fp)
8110805c:	00a04834 	movhi	r2,33056
81108060:	10850004 	addi	r2,r2,5120
81108064:	18800015 	stw	r2,0(r3)
			break;
81108068:	00000706 	br	81108088 <bRmapInitCh+0x120>
		case eCommSpwCh8:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
8110806c:	e0fffe17 	ldw	r3,-8(fp)
81108070:	00a04834 	movhi	r2,33056
81108074:	10840004 	addi	r2,r2,4096
81108078:	18800015 	stw	r2,0(r3)
			break;
8110807c:	00000206 	br	81108088 <bRmapInitCh+0x120>
		default:
			bStatus = FALSE;
81108080:	e03ffd15 	stw	zero,-12(fp)
			break;
81108084:	0001883a 	nop
		}

		if (bStatus) {
81108088:	e0bffd17 	ldw	r2,-12(fp)
8110808c:	10001826 	beq	r2,zero,811080f0 <bRmapInitCh+0x188>
			if (!bRmapGetIrqControl(pxRmapCh)) {
81108090:	e13ffe17 	ldw	r4,-8(fp)
81108094:	11060200 	call	81106020 <bRmapGetIrqControl>
81108098:	1000011e 	bne	r2,zero,811080a0 <bRmapInitCh+0x138>
				bStatus = FALSE;
8110809c:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bRmapGetCodecConfig(pxRmapCh)) {
811080a0:	e13ffe17 	ldw	r4,-8(fp)
811080a4:	11061f00 	call	811061f0 <bRmapGetCodecConfig>
811080a8:	1000011e 	bne	r2,zero,811080b0 <bRmapInitCh+0x148>
				bStatus = FALSE;
811080ac:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bRmapGetCodecStatus(pxRmapCh)) {
811080b0:	e13ffe17 	ldw	r4,-8(fp)
811080b4:	11062740 	call	81106274 <bRmapGetCodecStatus>
811080b8:	1000011e 	bne	r2,zero,811080c0 <bRmapInitCh+0x158>
				bStatus = FALSE;
811080bc:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bRmapGetMemConfigArea(pxRmapCh)) {
811080c0:	e13ffe17 	ldw	r4,-8(fp)
811080c4:	11068080 	call	81106808 <bRmapGetMemConfigArea>
811080c8:	1000011e 	bne	r2,zero,811080d0 <bRmapInitCh+0x168>
				bStatus = FALSE;
811080cc:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bRmapGetMemConfigStat(pxRmapCh)) {
811080d0:	e13ffe17 	ldw	r4,-8(fp)
811080d4:	1106ad40 	call	81106ad4 <bRmapGetMemConfigStat>
811080d8:	1000011e 	bne	r2,zero,811080e0 <bRmapInitCh+0x178>
				bStatus = FALSE;
811080dc:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bRmapGetRmapMemHKArea(pxRmapCh)) {
811080e0:	e13ffe17 	ldw	r4,-8(fp)
811080e4:	11077a40 	call	811077a4 <bRmapGetRmapMemHKArea>
811080e8:	1000011e 	bne	r2,zero,811080f0 <bRmapInitCh+0x188>
				bStatus = FALSE;
811080ec:	e03ffd15 	stw	zero,-12(fp)
			}
		}
	}
	return bStatus;
811080f0:	e0bffd17 	ldw	r2,-12(fp)
}
811080f4:	e037883a 	mov	sp,fp
811080f8:	dfc00117 	ldw	ra,4(sp)
811080fc:	df000017 	ldw	fp,0(sp)
81108100:	dec00204 	addi	sp,sp,8
81108104:	f800283a 	ret

81108108 <vRmapWriteReg>:
//! [public functions]

//! [private functions]
static void vRmapWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
81108108:	defffc04 	addi	sp,sp,-16
8110810c:	df000315 	stw	fp,12(sp)
81108110:	df000304 	addi	fp,sp,12
81108114:	e13ffd15 	stw	r4,-12(fp)
81108118:	e17ffe15 	stw	r5,-8(fp)
8110811c:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
81108120:	e0bffe17 	ldw	r2,-8(fp)
81108124:	1085883a 	add	r2,r2,r2
81108128:	1085883a 	add	r2,r2,r2
8110812c:	1007883a 	mov	r3,r2
81108130:	e0bffd17 	ldw	r2,-12(fp)
81108134:	10c5883a 	add	r2,r2,r3
81108138:	e0ffff17 	ldw	r3,-4(fp)
8110813c:	10c00015 	stw	r3,0(r2)
}
81108140:	0001883a 	nop
81108144:	e037883a 	mov	sp,fp
81108148:	df000017 	ldw	fp,0(sp)
8110814c:	dec00104 	addi	sp,sp,4
81108150:	f800283a 	ret

81108154 <uliRmapReadReg>:

static alt_u32 uliRmapReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
81108154:	defffc04 	addi	sp,sp,-16
81108158:	df000315 	stw	fp,12(sp)
8110815c:	df000304 	addi	fp,sp,12
81108160:	e13ffe15 	stw	r4,-8(fp)
81108164:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
81108168:	e0bfff17 	ldw	r2,-4(fp)
8110816c:	1085883a 	add	r2,r2,r2
81108170:	1085883a 	add	r2,r2,r2
81108174:	1007883a 	mov	r3,r2
81108178:	e0bffe17 	ldw	r2,-8(fp)
8110817c:	10c5883a 	add	r2,r2,r3
81108180:	10800017 	ldw	r2,0(r2)
81108184:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
81108188:	e0bffd17 	ldw	r2,-12(fp)
}
8110818c:	e037883a 	mov	sp,fp
81108190:	df000017 	ldw	fp,0(sp)
81108194:	dec00104 	addi	sp,sp,4
81108198:	f800283a 	ret

8110819c <uliConvRmapCfgAddr>:

static alt_u32 uliConvRmapCfgAddr(alt_u32 puliRmapAddr) {
8110819c:	defffd04 	addi	sp,sp,-12
811081a0:	df000215 	stw	fp,8(sp)
811081a4:	df000204 	addi	fp,sp,8
811081a8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliValue;

	switch (puliRmapAddr) {
811081ac:	e0bfff17 	ldw	r2,-4(fp)
811081b0:	10801368 	cmpgeui	r2,r2,77
811081b4:	10008a1e 	bne	r2,zero,811083e0 <uliConvRmapCfgAddr+0x244>
811081b8:	e0bfff17 	ldw	r2,-4(fp)
811081bc:	100690ba 	slli	r3,r2,2
811081c0:	00a04474 	movhi	r2,33041
811081c4:	10a07504 	addi	r2,r2,-32300
811081c8:	1885883a 	add	r2,r3,r2
811081cc:	10800017 	ldw	r2,0(r2)
811081d0:	1000683a 	jmp	r2
811081d4:	81108308 	cmpgei	r4,r16,16908
811081d8:	811083e0 	cmpeqi	r4,r16,16911
811081dc:	811083e0 	cmpeqi	r4,r16,16911
811081e0:	811083e0 	cmpeqi	r4,r16,16911
811081e4:	81108314 	ori	r4,r16,16908
811081e8:	811083e0 	cmpeqi	r4,r16,16911
811081ec:	811083e0 	cmpeqi	r4,r16,16911
811081f0:	811083e0 	cmpeqi	r4,r16,16911
811081f4:	81108320 	cmpeqi	r4,r16,16908
811081f8:	811083e0 	cmpeqi	r4,r16,16911
811081fc:	811083e0 	cmpeqi	r4,r16,16911
81108200:	811083e0 	cmpeqi	r4,r16,16911
81108204:	8110832c 	andhi	r4,r16,16908
81108208:	811083e0 	cmpeqi	r4,r16,16911
8110820c:	811083e0 	cmpeqi	r4,r16,16911
81108210:	811083e0 	cmpeqi	r4,r16,16911
81108214:	81108338 	rdprs	r4,r16,16908
81108218:	811083e0 	cmpeqi	r4,r16,16911
8110821c:	811083e0 	cmpeqi	r4,r16,16911
81108220:	811083e0 	cmpeqi	r4,r16,16911
81108224:	81108344 	addi	r4,r16,16909
81108228:	811083e0 	cmpeqi	r4,r16,16911
8110822c:	811083e0 	cmpeqi	r4,r16,16911
81108230:	811083e0 	cmpeqi	r4,r16,16911
81108234:	81108350 	cmplti	r4,r16,16909
81108238:	811083e0 	cmpeqi	r4,r16,16911
8110823c:	811083e0 	cmpeqi	r4,r16,16911
81108240:	811083e0 	cmpeqi	r4,r16,16911
81108244:	8110835c 	xori	r4,r16,16909
81108248:	811083e0 	cmpeqi	r4,r16,16911
8110824c:	811083e0 	cmpeqi	r4,r16,16911
81108250:	811083e0 	cmpeqi	r4,r16,16911
81108254:	81108368 	cmpgeui	r4,r16,16909
81108258:	811083e0 	cmpeqi	r4,r16,16911
8110825c:	811083e0 	cmpeqi	r4,r16,16911
81108260:	811083e0 	cmpeqi	r4,r16,16911
81108264:	81108374 	orhi	r4,r16,16909
81108268:	811083e0 	cmpeqi	r4,r16,16911
8110826c:	811083e0 	cmpeqi	r4,r16,16911
81108270:	811083e0 	cmpeqi	r4,r16,16911
81108274:	81108380 	call	88110838 <__reset+0x20f0838>
81108278:	811083e0 	cmpeqi	r4,r16,16911
8110827c:	811083e0 	cmpeqi	r4,r16,16911
81108280:	811083e0 	cmpeqi	r4,r16,16911
81108284:	8110838c 	andi	r4,r16,16910
81108288:	811083e0 	cmpeqi	r4,r16,16911
8110828c:	811083e0 	cmpeqi	r4,r16,16911
81108290:	811083e0 	cmpeqi	r4,r16,16911
81108294:	811083e0 	cmpeqi	r4,r16,16911
81108298:	811083e0 	cmpeqi	r4,r16,16911
8110829c:	811083e0 	cmpeqi	r4,r16,16911
811082a0:	811083e0 	cmpeqi	r4,r16,16911
811082a4:	811083e0 	cmpeqi	r4,r16,16911
811082a8:	811083e0 	cmpeqi	r4,r16,16911
811082ac:	811083e0 	cmpeqi	r4,r16,16911
811082b0:	811083e0 	cmpeqi	r4,r16,16911
811082b4:	81108398 	cmpnei	r4,r16,16910
811082b8:	811083e0 	cmpeqi	r4,r16,16911
811082bc:	811083e0 	cmpeqi	r4,r16,16911
811082c0:	811083e0 	cmpeqi	r4,r16,16911
811082c4:	811083a4 	muli	r4,r16,16910
811082c8:	811083e0 	cmpeqi	r4,r16,16911
811082cc:	811083e0 	cmpeqi	r4,r16,16911
811082d0:	811083e0 	cmpeqi	r4,r16,16911
811082d4:	811083b0 	cmpltui	r4,r16,16910
811082d8:	811083e0 	cmpeqi	r4,r16,16911
811082dc:	811083e0 	cmpeqi	r4,r16,16911
811082e0:	811083e0 	cmpeqi	r4,r16,16911
811082e4:	811083bc 	xorhi	r4,r16,16910
811082e8:	811083e0 	cmpeqi	r4,r16,16911
811082ec:	811083e0 	cmpeqi	r4,r16,16911
811082f0:	811083e0 	cmpeqi	r4,r16,16911
811082f4:	811083c8 	cmpgei	r4,r16,16911
811082f8:	811083e0 	cmpeqi	r4,r16,16911
811082fc:	811083e0 	cmpeqi	r4,r16,16911
81108300:	811083e0 	cmpeqi	r4,r16,16911
81108304:	811083d4 	ori	r4,r16,16911
	case 0x00000000:
		uliValue = 0x00000040;
81108308:	00801004 	movi	r2,64
8110830c:	e0bffe15 	stw	r2,-8(fp)
		break;
81108310:	00003506 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000004:
		uliValue = 0x00000041;
81108314:	00801044 	movi	r2,65
81108318:	e0bffe15 	stw	r2,-8(fp)
		break;
8110831c:	00003206 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000008:
		uliValue = 0x00000042;
81108320:	00801084 	movi	r2,66
81108324:	e0bffe15 	stw	r2,-8(fp)
		break;
81108328:	00002f06 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x0000000C:
		uliValue = 0x00000043;
8110832c:	008010c4 	movi	r2,67
81108330:	e0bffe15 	stw	r2,-8(fp)
		break;
81108334:	00002c06 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000010:
		uliValue = 0x00000044;
81108338:	00801104 	movi	r2,68
8110833c:	e0bffe15 	stw	r2,-8(fp)
		break;
81108340:	00002906 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000014:
		uliValue = 0x00000045;
81108344:	00801144 	movi	r2,69
81108348:	e0bffe15 	stw	r2,-8(fp)
		break;
8110834c:	00002606 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000018:
		uliValue = 0x00000046;
81108350:	00801184 	movi	r2,70
81108354:	e0bffe15 	stw	r2,-8(fp)
		break;
81108358:	00002306 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x0000001C:
		uliValue = 0x00000047;
8110835c:	008011c4 	movi	r2,71
81108360:	e0bffe15 	stw	r2,-8(fp)
		break;
81108364:	00002006 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000020:
		uliValue = 0x00000048;
81108368:	00801204 	movi	r2,72
8110836c:	e0bffe15 	stw	r2,-8(fp)
		break;
81108370:	00001d06 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000024:
		uliValue = 0x00000049;
81108374:	00801244 	movi	r2,73
81108378:	e0bffe15 	stw	r2,-8(fp)
		break;
8110837c:	00001a06 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000028:
		uliValue = 0x0000004A;
81108380:	00801284 	movi	r2,74
81108384:	e0bffe15 	stw	r2,-8(fp)
		break;
81108388:	00001706 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x0000002C:
		uliValue = 0x0000004B;
8110838c:	008012c4 	movi	r2,75
81108390:	e0bffe15 	stw	r2,-8(fp)
		break;
81108394:	00001406 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000038:
		uliValue = 0x0000004C;
81108398:	00801304 	movi	r2,76
8110839c:	e0bffe15 	stw	r2,-8(fp)
		break;
811083a0:	00001106 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x0000003C:
		uliValue = 0x0000004D;
811083a4:	00801344 	movi	r2,77
811083a8:	e0bffe15 	stw	r2,-8(fp)
		break;
811083ac:	00000e06 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000040:
		uliValue = 0x0000004E;
811083b0:	00801384 	movi	r2,78
811083b4:	e0bffe15 	stw	r2,-8(fp)
		break;
811083b8:	00000b06 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000044:
		uliValue = 0x0000004F;
811083bc:	008013c4 	movi	r2,79
811083c0:	e0bffe15 	stw	r2,-8(fp)
		break;
811083c4:	00000806 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x00000048:
		uliValue = 0x00000050;
811083c8:	00801404 	movi	r2,80
811083cc:	e0bffe15 	stw	r2,-8(fp)
		break;
811083d0:	00000506 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	case 0x0000004C:
		uliValue = 0x00000051;
811083d4:	00801444 	movi	r2,81
811083d8:	e0bffe15 	stw	r2,-8(fp)
		break;
811083dc:	00000206 	br	811083e8 <uliConvRmapCfgAddr+0x24c>
	default:
		uliValue = 0x00000000;
811083e0:	e03ffe15 	stw	zero,-8(fp)
		break;
811083e4:	0001883a 	nop
	}

	return uliValue;
811083e8:	e0bffe17 	ldw	r2,-8(fp)
}
811083ec:	e037883a 	mov	sp,fp
811083f0:	df000017 	ldw	fp,0(sp)
811083f4:	dec00104 	addi	sp,sp,4
811083f8:	f800283a 	ret

811083fc <bSpwcSetLink>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh) {
811083fc:	defffb04 	addi	sp,sp,-20
81108400:	dfc00415 	stw	ra,16(sp)
81108404:	df000315 	stw	fp,12(sp)
81108408:	df000304 	addi	fp,sp,12
8110840c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81108410:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81108414:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
81108418:	e0bfff17 	ldw	r2,-4(fp)
8110841c:	10003c26 	beq	r2,zero,81108510 <bSpwcSetLink+0x114>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
81108420:	e0bfff17 	ldw	r2,-4(fp)
81108424:	10800017 	ldw	r2,0(r2)
81108428:	000b883a 	mov	r5,zero
8110842c:	1009883a 	mov	r4,r2
81108430:	1108a8c0 	call	81108a8c <uliSpwcReadReg>
81108434:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (pxSpwcCh->xLinkConfig.bAutostart) {
81108438:	e0bfff17 	ldw	r2,-4(fp)
8110843c:	10800117 	ldw	r2,4(r2)
81108440:	10000426 	beq	r2,zero,81108454 <bSpwcSetLink+0x58>
			uliReg |= COMM_SPW_LNKCFG_AUTOSTART_MSK;
81108444:	e0bffe17 	ldw	r2,-8(fp)
81108448:	10800114 	ori	r2,r2,4
8110844c:	e0bffe15 	stw	r2,-8(fp)
81108450:	00000406 	br	81108464 <bSpwcSetLink+0x68>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_AUTOSTART_MSK);
81108454:	e0fffe17 	ldw	r3,-8(fp)
81108458:	00bffec4 	movi	r2,-5
8110845c:	1884703a 	and	r2,r3,r2
81108460:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxSpwcCh->xLinkConfig.bLinkStart) {
81108464:	e0bfff17 	ldw	r2,-4(fp)
81108468:	10800217 	ldw	r2,8(r2)
8110846c:	10000426 	beq	r2,zero,81108480 <bSpwcSetLink+0x84>
			uliReg |= COMM_SPW_LNKCFG_LINKSTART_MSK;
81108470:	e0bffe17 	ldw	r2,-8(fp)
81108474:	10800094 	ori	r2,r2,2
81108478:	e0bffe15 	stw	r2,-8(fp)
8110847c:	00000406 	br	81108490 <bSpwcSetLink+0x94>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_LINKSTART_MSK);
81108480:	e0fffe17 	ldw	r3,-8(fp)
81108484:	00bfff44 	movi	r2,-3
81108488:	1884703a 	and	r2,r3,r2
8110848c:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxSpwcCh->xLinkConfig.bDisconnect) {
81108490:	e0bfff17 	ldw	r2,-4(fp)
81108494:	10800317 	ldw	r2,12(r2)
81108498:	10000426 	beq	r2,zero,811084ac <bSpwcSetLink+0xb0>
			uliReg |= COMM_SPW_LNKCFG_DISCONNECT_MSK;
8110849c:	e0bffe17 	ldw	r2,-8(fp)
811084a0:	10800054 	ori	r2,r2,1
811084a4:	e0bffe15 	stw	r2,-8(fp)
811084a8:	00000406 	br	811084bc <bSpwcSetLink+0xc0>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_DISCONNECT_MSK);
811084ac:	e0fffe17 	ldw	r3,-8(fp)
811084b0:	00bfff84 	movi	r2,-2
811084b4:	1884703a 	and	r2,r3,r2
811084b8:	e0bffe15 	stw	r2,-8(fp)
		}
		uliReg &= (~COMM_SPW_LNKCFG_TXDIVCNT_MSK);
811084bc:	e0fffe17 	ldw	r3,-8(fp)
811084c0:	00804034 	movhi	r2,256
811084c4:	10bfffc4 	addi	r2,r2,-1
811084c8:	1884703a 	and	r2,r3,r2
811084cc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_SPW_LNKCFG_TXDIVCNT_MSK
				& (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt << 24));
811084d0:	e0bfff17 	ldw	r2,-4(fp)
811084d4:	10800403 	ldbu	r2,16(r2)
811084d8:	10803fcc 	andi	r2,r2,255
811084dc:	1004963a 	slli	r2,r2,24
811084e0:	1007883a 	mov	r3,r2
			uliReg |= COMM_SPW_LNKCFG_DISCONNECT_MSK;
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_DISCONNECT_MSK);
		}
		uliReg &= (~COMM_SPW_LNKCFG_TXDIVCNT_MSK);
		uliReg |= (COMM_SPW_LNKCFG_TXDIVCNT_MSK
811084e4:	e0bffe17 	ldw	r2,-8(fp)
811084e8:	10c4b03a 	or	r2,r2,r3
811084ec:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt << 24));

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, COMM_LINK_CFG_STAT_REG_OFST,
811084f0:	e0bfff17 	ldw	r2,-4(fp)
811084f4:	10800017 	ldw	r2,0(r2)
811084f8:	e1bffe17 	ldw	r6,-8(fp)
811084fc:	000b883a 	mov	r5,zero
81108500:	1009883a 	mov	r4,r2
81108504:	1108a400 	call	81108a40 <vSpwcWriteReg>
				uliReg);
		bStatus = TRUE;
81108508:	00800044 	movi	r2,1
8110850c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81108510:	e0bffd17 	ldw	r2,-12(fp)
}
81108514:	e037883a 	mov	sp,fp
81108518:	dfc00117 	ldw	ra,4(sp)
8110851c:	df000017 	ldw	fp,0(sp)
81108520:	dec00204 	addi	sp,sp,8
81108524:	f800283a 	ret

81108528 <bSpwcGetLink>:

bool bSpwcGetLink(TSpwcChannel *pxSpwcCh) {
81108528:	defffb04 	addi	sp,sp,-20
8110852c:	dfc00415 	stw	ra,16(sp)
81108530:	df000315 	stw	fp,12(sp)
81108534:	df000304 	addi	fp,sp,12
81108538:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8110853c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81108540:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
81108544:	e0bfff17 	ldw	r2,-4(fp)
81108548:	10002826 	beq	r2,zero,811085ec <bSpwcGetLink+0xc4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8110854c:	e0bfff17 	ldw	r2,-4(fp)
81108550:	10800017 	ldw	r2,0(r2)
81108554:	000b883a 	mov	r5,zero
81108558:	1009883a 	mov	r4,r2
8110855c:	1108a8c0 	call	81108a8c <uliSpwcReadReg>
81108560:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKCFG_AUTOSTART_MSK) {
81108564:	e0bffe17 	ldw	r2,-8(fp)
81108568:	1080010c 	andi	r2,r2,4
8110856c:	10000426 	beq	r2,zero,81108580 <bSpwcGetLink+0x58>
			pxSpwcCh->xLinkConfig.bAutostart = TRUE;
81108570:	e0bfff17 	ldw	r2,-4(fp)
81108574:	00c00044 	movi	r3,1
81108578:	10c00115 	stw	r3,4(r2)
8110857c:	00000206 	br	81108588 <bSpwcGetLink+0x60>
		} else {
			pxSpwcCh->xLinkConfig.bAutostart = FALSE;
81108580:	e0bfff17 	ldw	r2,-4(fp)
81108584:	10000115 	stw	zero,4(r2)
		}
		if (uliReg & COMM_SPW_LNKCFG_LINKSTART_MSK) {
81108588:	e0bffe17 	ldw	r2,-8(fp)
8110858c:	1080008c 	andi	r2,r2,2
81108590:	10000426 	beq	r2,zero,811085a4 <bSpwcGetLink+0x7c>
			pxSpwcCh->xLinkConfig.bLinkStart = TRUE;
81108594:	e0bfff17 	ldw	r2,-4(fp)
81108598:	00c00044 	movi	r3,1
8110859c:	10c00215 	stw	r3,8(r2)
811085a0:	00000206 	br	811085ac <bSpwcGetLink+0x84>
		} else {
			pxSpwcCh->xLinkConfig.bLinkStart = FALSE;
811085a4:	e0bfff17 	ldw	r2,-4(fp)
811085a8:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_SPW_LNKCFG_DISCONNECT_MSK) {
811085ac:	e0bffe17 	ldw	r2,-8(fp)
811085b0:	1080004c 	andi	r2,r2,1
811085b4:	10000426 	beq	r2,zero,811085c8 <bSpwcGetLink+0xa0>
			pxSpwcCh->xLinkConfig.bDisconnect = TRUE;
811085b8:	e0bfff17 	ldw	r2,-4(fp)
811085bc:	00c00044 	movi	r3,1
811085c0:	10c00315 	stw	r3,12(r2)
811085c4:	00000206 	br	811085d0 <bSpwcGetLink+0xa8>
		} else {
			pxSpwcCh->xLinkConfig.bDisconnect = FALSE;
811085c8:	e0bfff17 	ldw	r2,-4(fp)
811085cc:	10000315 	stw	zero,12(r2)
		}
		pxSpwcCh->xLinkConfig.ucTxDivCnt= (alt_u8)(
				(uliReg & COMM_SPW_LNKCFG_TXDIVCNT_MSK) >> 24);
811085d0:	e0bffe17 	ldw	r2,-8(fp)
811085d4:	1004d63a 	srli	r2,r2,24
		if (uliReg & COMM_SPW_LNKCFG_DISCONNECT_MSK) {
			pxSpwcCh->xLinkConfig.bDisconnect = TRUE;
		} else {
			pxSpwcCh->xLinkConfig.bDisconnect = FALSE;
		}
		pxSpwcCh->xLinkConfig.ucTxDivCnt= (alt_u8)(
811085d8:	1007883a 	mov	r3,r2
811085dc:	e0bfff17 	ldw	r2,-4(fp)
811085e0:	10c00405 	stb	r3,16(r2)
				(uliReg & COMM_SPW_LNKCFG_TXDIVCNT_MSK) >> 24);

		bStatus = TRUE;
811085e4:	00800044 	movi	r2,1
811085e8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811085ec:	e0bffd17 	ldw	r2,-12(fp)
}
811085f0:	e037883a 	mov	sp,fp
811085f4:	dfc00117 	ldw	ra,4(sp)
811085f8:	df000017 	ldw	fp,0(sp)
811085fc:	dec00204 	addi	sp,sp,8
81108600:	f800283a 	ret

81108604 <bSpwcGetLinkError>:

bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh) {
81108604:	defffb04 	addi	sp,sp,-20
81108608:	dfc00415 	stw	ra,16(sp)
8110860c:	df000315 	stw	fp,12(sp)
81108610:	df000304 	addi	fp,sp,12
81108614:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81108618:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
8110861c:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
81108620:	e0bfff17 	ldw	r2,-4(fp)
81108624:	10002c26 	beq	r2,zero,811086d8 <bSpwcGetLinkError+0xd4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
81108628:	e0bfff17 	ldw	r2,-4(fp)
8110862c:	10800017 	ldw	r2,0(r2)
81108630:	000b883a 	mov	r5,zero
81108634:	1009883a 	mov	r4,r2
81108638:	1108a8c0 	call	81108a8c <uliSpwcReadReg>
8110863c:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKERR_DISCONNECT_MSK) {
81108640:	e0bffe17 	ldw	r2,-8(fp)
81108644:	1080006c 	andhi	r2,r2,1
81108648:	10000426 	beq	r2,zero,8110865c <bSpwcGetLinkError+0x58>
			pxSpwcCh->xLinkError.bDisconnect = TRUE;
8110864c:	e0bfff17 	ldw	r2,-4(fp)
81108650:	00c00044 	movi	r3,1
81108654:	10c00515 	stw	r3,20(r2)
81108658:	00000206 	br	81108664 <bSpwcGetLinkError+0x60>
		} else {
			pxSpwcCh->xLinkError.bDisconnect = FALSE;
8110865c:	e0bfff17 	ldw	r2,-4(fp)
81108660:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_PARITY_MSK) {
81108664:	e0bffe17 	ldw	r2,-8(fp)
81108668:	108000ac 	andhi	r2,r2,2
8110866c:	10000426 	beq	r2,zero,81108680 <bSpwcGetLinkError+0x7c>
			pxSpwcCh->xLinkError.bParity = TRUE;
81108670:	e0bfff17 	ldw	r2,-4(fp)
81108674:	00c00044 	movi	r3,1
81108678:	10c00615 	stw	r3,24(r2)
8110867c:	00000206 	br	81108688 <bSpwcGetLinkError+0x84>
		} else {
			pxSpwcCh->xLinkError.bParity = FALSE;
81108680:	e0bfff17 	ldw	r2,-4(fp)
81108684:	10000615 	stw	zero,24(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_ESCAPE_MSK) {
81108688:	e0bffe17 	ldw	r2,-8(fp)
8110868c:	1080012c 	andhi	r2,r2,4
81108690:	10000426 	beq	r2,zero,811086a4 <bSpwcGetLinkError+0xa0>
			pxSpwcCh->xLinkError.bEscape = TRUE;
81108694:	e0bfff17 	ldw	r2,-4(fp)
81108698:	00c00044 	movi	r3,1
8110869c:	10c00715 	stw	r3,28(r2)
811086a0:	00000206 	br	811086ac <bSpwcGetLinkError+0xa8>
		} else {
			pxSpwcCh->xLinkError.bEscape = FALSE;
811086a4:	e0bfff17 	ldw	r2,-4(fp)
811086a8:	10000715 	stw	zero,28(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_CREDIT_MSK) {
811086ac:	e0bffe17 	ldw	r2,-8(fp)
811086b0:	1080022c 	andhi	r2,r2,8
811086b4:	10000426 	beq	r2,zero,811086c8 <bSpwcGetLinkError+0xc4>
			pxSpwcCh->xLinkError.bCredit = TRUE;
811086b8:	e0bfff17 	ldw	r2,-4(fp)
811086bc:	00c00044 	movi	r3,1
811086c0:	10c00815 	stw	r3,32(r2)
811086c4:	00000206 	br	811086d0 <bSpwcGetLinkError+0xcc>
		} else {
			pxSpwcCh->xLinkError.bCredit = FALSE;
811086c8:	e0bfff17 	ldw	r2,-4(fp)
811086cc:	10000815 	stw	zero,32(r2)
		}

		bStatus = TRUE;
811086d0:	00800044 	movi	r2,1
811086d4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811086d8:	e0bffd17 	ldw	r2,-12(fp)
}
811086dc:	e037883a 	mov	sp,fp
811086e0:	dfc00117 	ldw	ra,4(sp)
811086e4:	df000017 	ldw	fp,0(sp)
811086e8:	dec00204 	addi	sp,sp,8
811086ec:	f800283a 	ret

811086f0 <bSpwcGetLinkStatus>:

bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh) {
811086f0:	defffb04 	addi	sp,sp,-20
811086f4:	dfc00415 	stw	ra,16(sp)
811086f8:	df000315 	stw	fp,12(sp)
811086fc:	df000304 	addi	fp,sp,12
81108700:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81108704:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81108708:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8110870c:	e0bfff17 	ldw	r2,-4(fp)
81108710:	10002326 	beq	r2,zero,811087a0 <bSpwcGetLinkStatus+0xb0>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
81108714:	e0bfff17 	ldw	r2,-4(fp)
81108718:	10800017 	ldw	r2,0(r2)
8110871c:	000b883a 	mov	r5,zero
81108720:	1009883a 	mov	r4,r2
81108724:	1108a8c0 	call	81108a8c <uliSpwcReadReg>
81108728:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKSTAT_STARTED_MSK) {
8110872c:	e0bffe17 	ldw	r2,-8(fp)
81108730:	1081000c 	andi	r2,r2,1024
81108734:	10000426 	beq	r2,zero,81108748 <bSpwcGetLinkStatus+0x58>
			pxSpwcCh->xLinkStatus.bStarted = TRUE;
81108738:	e0bfff17 	ldw	r2,-4(fp)
8110873c:	00c00044 	movi	r3,1
81108740:	10c00915 	stw	r3,36(r2)
81108744:	00000206 	br	81108750 <bSpwcGetLinkStatus+0x60>
		} else {
			pxSpwcCh->xLinkStatus.bStarted = FALSE;
81108748:	e0bfff17 	ldw	r2,-4(fp)
8110874c:	10000915 	stw	zero,36(r2)
		}
		if (uliReg & COMM_SPW_LNKSTAT_CONNECTING_MSK) {
81108750:	e0bffe17 	ldw	r2,-8(fp)
81108754:	1080800c 	andi	r2,r2,512
81108758:	10000426 	beq	r2,zero,8110876c <bSpwcGetLinkStatus+0x7c>
			pxSpwcCh->xLinkStatus.bConnecting = TRUE;
8110875c:	e0bfff17 	ldw	r2,-4(fp)
81108760:	00c00044 	movi	r3,1
81108764:	10c00a15 	stw	r3,40(r2)
81108768:	00000206 	br	81108774 <bSpwcGetLinkStatus+0x84>
		} else {
			pxSpwcCh->xLinkStatus.bConnecting = FALSE;
8110876c:	e0bfff17 	ldw	r2,-4(fp)
81108770:	10000a15 	stw	zero,40(r2)
		}
		if (uliReg & COMM_SPW_LNKSTAT_RUNNING_MSK) {
81108774:	e0bffe17 	ldw	r2,-8(fp)
81108778:	1080400c 	andi	r2,r2,256
8110877c:	10000426 	beq	r2,zero,81108790 <bSpwcGetLinkStatus+0xa0>
			pxSpwcCh->xLinkStatus.bRunning = TRUE;
81108780:	e0bfff17 	ldw	r2,-4(fp)
81108784:	00c00044 	movi	r3,1
81108788:	10c00b15 	stw	r3,44(r2)
8110878c:	00000206 	br	81108798 <bSpwcGetLinkStatus+0xa8>
		} else {
			pxSpwcCh->xLinkStatus.bRunning = FALSE;
81108790:	e0bfff17 	ldw	r2,-4(fp)
81108794:	10000b15 	stw	zero,44(r2)
		}

		bStatus = TRUE;
81108798:	00800044 	movi	r2,1
8110879c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811087a0:	e0bffd17 	ldw	r2,-12(fp)
}
811087a4:	e037883a 	mov	sp,fp
811087a8:	dfc00117 	ldw	ra,4(sp)
811087ac:	df000017 	ldw	fp,0(sp)
811087b0:	dec00204 	addi	sp,sp,8
811087b4:	f800283a 	ret

811087b8 <bSpwcGetTimecode>:

bool bSpwcGetTimecode(TSpwcChannel *pxSpwcCh) {
811087b8:	defffb04 	addi	sp,sp,-20
811087bc:	dfc00415 	stw	ra,16(sp)
811087c0:	df000315 	stw	fp,12(sp)
811087c4:	df000304 	addi	fp,sp,12
811087c8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
811087cc:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
811087d0:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
811087d4:	e0bfff17 	ldw	r2,-4(fp)
811087d8:	10001326 	beq	r2,zero,81108828 <bSpwcGetTimecode+0x70>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
811087dc:	e0bfff17 	ldw	r2,-4(fp)
811087e0:	10800017 	ldw	r2,0(r2)
811087e4:	01400044 	movi	r5,1
811087e8:	1009883a 	mov	r4,r2
811087ec:	1108a8c0 	call	81108a8c <uliSpwcReadReg>
811087f0:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_REG_OFST);

		pxSpwcCh->xTimecode.ucControl= (alt_u8)(
				(uliReg & COMM_TIMECODE_CONTROL_MSK) >> 6);
811087f4:	e0bffe17 	ldw	r2,-8(fp)
811087f8:	1080300c 	andi	r2,r2,192
811087fc:	1004d1ba 	srli	r2,r2,6

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
		COMM_TIMECODE_REG_OFST);

		pxSpwcCh->xTimecode.ucControl= (alt_u8)(
81108800:	1007883a 	mov	r3,r2
81108804:	e0bfff17 	ldw	r2,-4(fp)
81108808:	10c00c05 	stb	r3,48(r2)
				(uliReg & COMM_TIMECODE_CONTROL_MSK) >> 6);
		pxSpwcCh->xTimecode.ucCounter= (alt_u8)(
8110880c:	e0bffe17 	ldw	r2,-8(fp)
81108810:	10800fcc 	andi	r2,r2,63
81108814:	1007883a 	mov	r3,r2
81108818:	e0bfff17 	ldw	r2,-4(fp)
8110881c:	10c00c45 	stb	r3,49(r2)
				(uliReg & COMM_TIMECODE_TIME_MSK) >> 0);

		bStatus = TRUE;
81108820:	00800044 	movi	r2,1
81108824:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
81108828:	e0bffd17 	ldw	r2,-12(fp)
}
8110882c:	e037883a 	mov	sp,fp
81108830:	dfc00117 	ldw	ra,4(sp)
81108834:	df000017 	ldw	fp,0(sp)
81108838:	dec00204 	addi	sp,sp,8
8110883c:	f800283a 	ret

81108840 <bSpwcClearTimecode>:

bool bSpwcClearTimecode(TSpwcChannel *pxSpwcCh) {
81108840:	defffb04 	addi	sp,sp,-20
81108844:	dfc00415 	stw	ra,16(sp)
81108848:	df000315 	stw	fp,12(sp)
8110884c:	df000304 	addi	fp,sp,12
81108850:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
81108854:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 uliReg = 0;
81108858:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8110885c:	e0bfff17 	ldw	r2,-4(fp)
81108860:	10001126 	beq	r2,zero,811088a8 <bSpwcClearTimecode+0x68>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
81108864:	e0bfff17 	ldw	r2,-4(fp)
81108868:	10800017 	ldw	r2,0(r2)
8110886c:	01400044 	movi	r5,1
81108870:	1009883a 	mov	r4,r2
81108874:	1108a8c0 	call	81108a8c <uliSpwcReadReg>
81108878:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_REG_OFST);

		uliReg |= COMM_TIMECODE_CLR_MSK;
8110887c:	e0bffe17 	ldw	r2,-8(fp)
81108880:	10804014 	ori	r2,r2,256
81108884:	e0bffe15 	stw	r2,-8(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, COMM_TIMECODE_REG_OFST, uliReg);
81108888:	e0bfff17 	ldw	r2,-4(fp)
8110888c:	10800017 	ldw	r2,0(r2)
81108890:	e1bffe17 	ldw	r6,-8(fp)
81108894:	01400044 	movi	r5,1
81108898:	1009883a 	mov	r4,r2
8110889c:	1108a400 	call	81108a40 <vSpwcWriteReg>
		bStatus = TRUE;
811088a0:	00800044 	movi	r2,1
811088a4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
811088a8:	e0bffd17 	ldw	r2,-12(fp)
}
811088ac:	e037883a 	mov	sp,fp
811088b0:	dfc00117 	ldw	ra,4(sp)
811088b4:	df000017 	ldw	fp,0(sp)
811088b8:	dec00204 	addi	sp,sp,8
811088bc:	f800283a 	ret

811088c0 <bSpwcInitCh>:

bool bSpwcInitCh(TSpwcChannel *pxSpwcCh, alt_u8 ucCommCh) {
811088c0:	defffb04 	addi	sp,sp,-20
811088c4:	dfc00415 	stw	ra,16(sp)
811088c8:	df000315 	stw	fp,12(sp)
811088cc:	df000304 	addi	fp,sp,12
811088d0:	e13ffe15 	stw	r4,-8(fp)
811088d4:	2805883a 	mov	r2,r5
811088d8:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
811088dc:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
811088e0:	e0bffe17 	ldw	r2,-8(fp)
811088e4:	10005026 	beq	r2,zero,81108a28 <bSpwcInitCh+0x168>
		bStatus = TRUE;
811088e8:	00800044 	movi	r2,1
811088ec:	e0bffd15 	stw	r2,-12(fp)

		switch (ucCommCh) {
811088f0:	e0bfff03 	ldbu	r2,-4(fp)
811088f4:	10c00268 	cmpgeui	r3,r2,9
811088f8:	1800371e 	bne	r3,zero,811089d8 <bSpwcInitCh+0x118>
811088fc:	100690ba 	slli	r3,r2,2
81108900:	00a04474 	movhi	r2,33041
81108904:	10a24504 	addi	r2,r2,-30444
81108908:	1885883a 	add	r2,r3,r2
8110890c:	10800017 	ldw	r2,0(r2)
81108910:	1000683a 	jmp	r2
81108914:	81108938 	rdprs	r4,r16,16932
81108918:	811089d8 	cmpnei	r4,r16,16935
8110891c:	8110894c 	andi	r4,r16,16933
81108920:	81108960 	cmpeqi	r4,r16,16933
81108924:	81108974 	orhi	r4,r16,16933
81108928:	81108988 	cmpgei	r4,r16,16934
8110892c:	8110899c 	xori	r4,r16,16934
81108930:	811089b0 	cmpltui	r4,r16,16934
81108934:	811089c4 	addi	r4,r16,16935
		case eCommSpwCh1:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
81108938:	e0fffe17 	ldw	r3,-8(fp)
8110893c:	00a04834 	movhi	r2,33056
81108940:	108b0004 	addi	r2,r2,11264
81108944:	18800015 	stw	r2,0(r3)
			break;
81108948:	00002506 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh2:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
8110894c:	e0fffe17 	ldw	r3,-8(fp)
81108950:	00a04834 	movhi	r2,33056
81108954:	108a0004 	addi	r2,r2,10240
81108958:	18800015 	stw	r2,0(r3)
			break;
8110895c:	00002006 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh3:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
81108960:	e0fffe17 	ldw	r3,-8(fp)
81108964:	00a04834 	movhi	r2,33056
81108968:	10890004 	addi	r2,r2,9216
8110896c:	18800015 	stw	r2,0(r3)
			break;
81108970:	00001b06 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh4:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
81108974:	e0fffe17 	ldw	r3,-8(fp)
81108978:	00a04834 	movhi	r2,33056
8110897c:	10880004 	addi	r2,r2,8192
81108980:	18800015 	stw	r2,0(r3)
			break;
81108984:	00001606 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh5:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
81108988:	e0fffe17 	ldw	r3,-8(fp)
8110898c:	00a04834 	movhi	r2,33056
81108990:	10870004 	addi	r2,r2,7168
81108994:	18800015 	stw	r2,0(r3)
			break;
81108998:	00001106 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh6:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
8110899c:	e0fffe17 	ldw	r3,-8(fp)
811089a0:	00a04834 	movhi	r2,33056
811089a4:	10860004 	addi	r2,r2,6144
811089a8:	18800015 	stw	r2,0(r3)
			break;
811089ac:	00000c06 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh7:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
811089b0:	e0fffe17 	ldw	r3,-8(fp)
811089b4:	00a04834 	movhi	r2,33056
811089b8:	10850004 	addi	r2,r2,5120
811089bc:	18800015 	stw	r2,0(r3)
			break;
811089c0:	00000706 	br	811089e0 <bSpwcInitCh+0x120>
		case eCommSpwCh8:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
811089c4:	e0fffe17 	ldw	r3,-8(fp)
811089c8:	00a04834 	movhi	r2,33056
811089cc:	10840004 	addi	r2,r2,4096
811089d0:	18800015 	stw	r2,0(r3)
			break;
811089d4:	00000206 	br	811089e0 <bSpwcInitCh+0x120>
		default:
			bStatus = FALSE;
811089d8:	e03ffd15 	stw	zero,-12(fp)
			break;
811089dc:	0001883a 	nop
		}

		if (bStatus) {
811089e0:	e0bffd17 	ldw	r2,-12(fp)
811089e4:	10001026 	beq	r2,zero,81108a28 <bSpwcInitCh+0x168>
			if (!bSpwcGetLink(pxSpwcCh)) {
811089e8:	e13ffe17 	ldw	r4,-8(fp)
811089ec:	11085280 	call	81108528 <bSpwcGetLink>
811089f0:	1000011e 	bne	r2,zero,811089f8 <bSpwcInitCh+0x138>
				bStatus = FALSE;
811089f4:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bSpwcGetLinkError(pxSpwcCh)) {
811089f8:	e13ffe17 	ldw	r4,-8(fp)
811089fc:	11086040 	call	81108604 <bSpwcGetLinkError>
81108a00:	1000011e 	bne	r2,zero,81108a08 <bSpwcInitCh+0x148>
				bStatus = FALSE;
81108a04:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bSpwcGetLinkStatus(pxSpwcCh)) {
81108a08:	e13ffe17 	ldw	r4,-8(fp)
81108a0c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
81108a10:	1000011e 	bne	r2,zero,81108a18 <bSpwcInitCh+0x158>
				bStatus = FALSE;
81108a14:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!bSpwcGetTimecode(pxSpwcCh)) {
81108a18:	e13ffe17 	ldw	r4,-8(fp)
81108a1c:	11087b80 	call	811087b8 <bSpwcGetTimecode>
81108a20:	1000011e 	bne	r2,zero,81108a28 <bSpwcInitCh+0x168>
				bStatus = FALSE;
81108a24:	e03ffd15 	stw	zero,-12(fp)
			}
		}
	}
	return bStatus;
81108a28:	e0bffd17 	ldw	r2,-12(fp)
}
81108a2c:	e037883a 	mov	sp,fp
81108a30:	dfc00117 	ldw	ra,4(sp)
81108a34:	df000017 	ldw	fp,0(sp)
81108a38:	dec00204 	addi	sp,sp,8
81108a3c:	f800283a 	ret

81108a40 <vSpwcWriteReg>:
//! [public functions]

//! [private functions]
static void vSpwcWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
81108a40:	defffc04 	addi	sp,sp,-16
81108a44:	df000315 	stw	fp,12(sp)
81108a48:	df000304 	addi	fp,sp,12
81108a4c:	e13ffd15 	stw	r4,-12(fp)
81108a50:	e17ffe15 	stw	r5,-8(fp)
81108a54:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
81108a58:	e0bffe17 	ldw	r2,-8(fp)
81108a5c:	1085883a 	add	r2,r2,r2
81108a60:	1085883a 	add	r2,r2,r2
81108a64:	1007883a 	mov	r3,r2
81108a68:	e0bffd17 	ldw	r2,-12(fp)
81108a6c:	10c5883a 	add	r2,r2,r3
81108a70:	e0ffff17 	ldw	r3,-4(fp)
81108a74:	10c00015 	stw	r3,0(r2)
}
81108a78:	0001883a 	nop
81108a7c:	e037883a 	mov	sp,fp
81108a80:	df000017 	ldw	fp,0(sp)
81108a84:	dec00104 	addi	sp,sp,4
81108a88:	f800283a 	ret

81108a8c <uliSpwcReadReg>:

static alt_u32 uliSpwcReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
81108a8c:	defffc04 	addi	sp,sp,-16
81108a90:	df000315 	stw	fp,12(sp)
81108a94:	df000304 	addi	fp,sp,12
81108a98:	e13ffe15 	stw	r4,-8(fp)
81108a9c:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
81108aa0:	e0bfff17 	ldw	r2,-4(fp)
81108aa4:	1085883a 	add	r2,r2,r2
81108aa8:	1085883a 	add	r2,r2,r2
81108aac:	1007883a 	mov	r3,r2
81108ab0:	e0bffe17 	ldw	r2,-8(fp)
81108ab4:	10c5883a 	add	r2,r2,r3
81108ab8:	10800017 	ldw	r2,0(r2)
81108abc:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
81108ac0:	e0bffd17 	ldw	r2,-12(fp)
}
81108ac4:	e037883a 	mov	sp,fp
81108ac8:	df000017 	ldw	fp,0(sp)
81108acc:	dec00104 	addi	sp,sp,4
81108ad0:	f800283a 	ret

81108ad4 <bEnableIsoDrivers>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bEnableIsoDrivers(void)
{
81108ad4:	defffe04 	addi	sp,sp,-8
81108ad8:	dfc00115 	stw	ra,4(sp)
81108adc:	df000015 	stw	fp,0(sp)
81108ae0:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_EN_ISO_DRIVERS_MSK);
81108ae4:	01400204 	movi	r5,8
81108ae8:	01000044 	movi	r4,1
81108aec:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
  return  TRUE;
81108af0:	00800044 	movi	r2,1
}
81108af4:	e037883a 	mov	sp,fp
81108af8:	dfc00117 	ldw	ra,4(sp)
81108afc:	df000017 	ldw	fp,0(sp)
81108b00:	dec00204 	addi	sp,sp,8
81108b04:	f800283a 	ret

81108b08 <bDisableIsoDrivers>:

bool bDisableIsoDrivers(void)
{
81108b08:	defffe04 	addi	sp,sp,-8
81108b0c:	dfc00115 	stw	ra,4(sp)
81108b10:	df000015 	stw	fp,0(sp)
81108b14:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_EN_ISO_DRIVERS_MSK);
81108b18:	01400204 	movi	r5,8
81108b1c:	0009883a 	mov	r4,zero
81108b20:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
  return  TRUE;
81108b24:	00800044 	movi	r2,1
}
81108b28:	e037883a 	mov	sp,fp
81108b2c:	dfc00117 	ldw	ra,4(sp)
81108b30:	df000017 	ldw	fp,0(sp)
81108b34:	dec00204 	addi	sp,sp,8
81108b38:	f800283a 	ret

81108b3c <bEnableLvdsBoard>:

bool bEnableLvdsBoard(void)
{
81108b3c:	defffe04 	addi	sp,sp,-8
81108b40:	dfc00115 	stw	ra,4(sp)
81108b44:	df000015 	stw	fp,0(sp)
81108b48:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PWDN_MSK);
81108b4c:	01400104 	movi	r5,4
81108b50:	01000044 	movi	r4,1
81108b54:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
  return  TRUE;
81108b58:	00800044 	movi	r2,1
}
81108b5c:	e037883a 	mov	sp,fp
81108b60:	dfc00117 	ldw	ra,4(sp)
81108b64:	df000017 	ldw	fp,0(sp)
81108b68:	dec00204 	addi	sp,sp,8
81108b6c:	f800283a 	ret

81108b70 <bDisableLvdsBoard>:

bool bDisableLvdsBoard(void)
{
81108b70:	defffe04 	addi	sp,sp,-8
81108b74:	dfc00115 	stw	ra,4(sp)
81108b78:	df000015 	stw	fp,0(sp)
81108b7c:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PWDN_MSK);
81108b80:	01400104 	movi	r5,4
81108b84:	0009883a 	mov	r4,zero
81108b88:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
  return  TRUE;
81108b8c:	00800044 	movi	r2,1
}
81108b90:	e037883a 	mov	sp,fp
81108b94:	dfc00117 	ldw	ra,4(sp)
81108b98:	df000017 	ldw	fp,0(sp)
81108b9c:	dec00204 	addi	sp,sp,8
81108ba0:	f800283a 	ret

81108ba4 <bSetPreEmphasys>:

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
81108ba4:	defffd04 	addi	sp,sp,-12
81108ba8:	dfc00215 	stw	ra,8(sp)
81108bac:	df000115 	stw	fp,4(sp)
81108bb0:	df000104 	addi	fp,sp,4
81108bb4:	2005883a 	mov	r2,r4
81108bb8:	e0bfff05 	stb	r2,-4(fp)
  switch (ucPemLevel) {
81108bbc:	e0bfff03 	ldbu	r2,-4(fp)
81108bc0:	10c00060 	cmpeqi	r3,r2,1
81108bc4:	18000d1e 	bne	r3,zero,81108bfc <bSetPreEmphasys+0x58>
81108bc8:	10c00088 	cmpgei	r3,r2,2
81108bcc:	1800021e 	bne	r3,zero,81108bd8 <bSetPreEmphasys+0x34>
81108bd0:	10000626 	beq	r2,zero,81108bec <bSetPreEmphasys+0x48>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
81108bd4:	00001b06 	br	81108c44 <bSetPreEmphasys+0xa0>
  return  TRUE;
}

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
81108bd8:	10c000a0 	cmpeqi	r3,r2,2
81108bdc:	18000e1e 	bne	r3,zero,81108c18 <bSetPreEmphasys+0x74>
81108be0:	108000e0 	cmpeqi	r2,r2,3
81108be4:	1000131e 	bne	r2,zero,81108c34 <bSetPreEmphasys+0x90>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
81108be8:	00001606 	br	81108c44 <bSetPreEmphasys+0xa0>

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
    case LVDS_PEM_OFF:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
81108bec:	014000c4 	movi	r5,3
81108bf0:	0009883a 	mov	r4,zero
81108bf4:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
      break;
81108bf8:	00001206 	br	81108c44 <bSetPreEmphasys+0xa0>
    case LVDS_PEM_LO:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK);
81108bfc:	01400084 	movi	r5,2
81108c00:	0009883a 	mov	r4,zero
81108c04:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM0_MSK);
81108c08:	01400044 	movi	r5,1
81108c0c:	01000044 	movi	r4,1
81108c10:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
      break;
81108c14:	00000b06 	br	81108c44 <bSetPreEmphasys+0xa0>
    case LVDS_PEM_MID:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM0_MSK);
81108c18:	01400044 	movi	r5,1
81108c1c:	0009883a 	mov	r4,zero
81108c20:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM1_MSK);
81108c24:	01400084 	movi	r5,2
81108c28:	01000044 	movi	r4,1
81108c2c:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
      break;
81108c30:	00000406 	br	81108c44 <bSetPreEmphasys+0xa0>
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
81108c34:	014000c4 	movi	r5,3
81108c38:	01000044 	movi	r4,1
81108c3c:	1108c5c0 	call	81108c5c <bCtrlIoLvdsDrive>
      break;
81108c40:	0001883a 	nop
    default:
      break;
  }
  return TRUE;
81108c44:	00800044 	movi	r2,1
}
81108c48:	e037883a 	mov	sp,fp
81108c4c:	dfc00117 	ldw	ra,4(sp)
81108c50:	df000017 	ldw	fp,0(sp)
81108c54:	dec00204 	addi	sp,sp,8
81108c58:	f800283a 	ret

81108c5c <bCtrlIoLvdsDrive>:
 * @param [in] ulliMask   -> mascara de i/os a serem alterados
 *
 * @retval TRUE -> sucesso
 */
static bool bCtrlIoLvdsDrive(bool bOnOff, alt_u8 ucMask)
{
81108c5c:	defffd04 	addi	sp,sp,-12
81108c60:	df000215 	stw	fp,8(sp)
81108c64:	df000204 	addi	fp,sp,8
81108c68:	e13ffe15 	stw	r4,-8(fp)
81108c6c:	2805883a 	mov	r2,r5
81108c70:	e0bfff05 	stb	r2,-4(fp)
  if (bOnOff == LVDS_IO_OFF) {
81108c74:	e0bffe17 	ldw	r2,-8(fp)
81108c78:	1000071e 	bne	r2,zero,81108c98 <bCtrlIoLvdsDrive+0x3c>
	 ucIoValue &= (~ucMask);
81108c7c:	e0bfff03 	ldbu	r2,-4(fp)
81108c80:	0084303a 	nor	r2,zero,r2
81108c84:	1007883a 	mov	r3,r2
81108c88:	d0a00003 	ldbu	r2,-32768(gp)
81108c8c:	1884703a 	and	r2,r3,r2
81108c90:	d0a00005 	stb	r2,-32768(gp)
81108c94:	00000406 	br	81108ca8 <bCtrlIoLvdsDrive+0x4c>
  }
  else {
	 ucIoValue |= ucMask;
81108c98:	d0e00003 	ldbu	r3,-32768(gp)
81108c9c:	e0bfff03 	ldbu	r2,-4(fp)
81108ca0:	1884b03a 	or	r2,r3,r2
81108ca4:	d0a00005 	stb	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LVDS_CTRL_IO_LVDS_ADDR_BASE, ucIoValue);
81108ca8:	d0a00003 	ldbu	r2,-32768(gp)
81108cac:	10c03fcc 	andi	r3,r2,255
81108cb0:	00a00034 	movhi	r2,32768
81108cb4:	10822804 	addi	r2,r2,2208
81108cb8:	10c00035 	stwio	r3,0(r2)
  return TRUE;
81108cbc:	00800044 	movi	r2,1
}
81108cc0:	e037883a 	mov	sp,fp
81108cc4:	df000017 	ldw	fp,0(sp)
81108cc8:	dec00104 	addi	sp,sp,4
81108ccc:	f800283a 	ret

81108cd0 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
81108cd0:	defffa04 	addi	sp,sp,-24
81108cd4:	dfc00515 	stw	ra,20(sp)
81108cd8:	df000415 	stw	fp,16(sp)
81108cdc:	df000404 	addi	fp,sp,16
81108ce0:	e13ffd15 	stw	r4,-12(fp)
81108ce4:	e17ffe15 	stw	r5,-8(fp)
81108ce8:	3005883a 	mov	r2,r6
81108cec:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81108cf0:	00800044 	movi	r2,1
81108cf4:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81108cf8:	e17ffe17 	ldw	r5,-8(fp)
81108cfc:	e13ffd17 	ldw	r4,-12(fp)
81108d00:	11090800 	call	81109080 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81108d04:	e0bfff03 	ldbu	r2,-4(fp)
81108d08:	10803fcc 	andi	r2,r2,255
81108d0c:	100d883a 	mov	r6,r2
81108d10:	e17ffe17 	ldw	r5,-8(fp)
81108d14:	e13ffd17 	ldw	r4,-12(fp)
81108d18:	11091840 	call	81109184 <i2c_write>
81108d1c:	1000011e 	bne	r2,zero,81108d24 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
81108d20:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
81108d24:	e17ffe17 	ldw	r5,-8(fp)
81108d28:	e13ffd17 	ldw	r4,-12(fp)
81108d2c:	110910c0 	call	8110910c <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
81108d30:	0106d604 	movi	r4,7000
81108d34:	11204200 	call	81120420 <usleep>
    
    return bSuccess;
81108d38:	e0bffc17 	ldw	r2,-16(fp)

}
81108d3c:	e037883a 	mov	sp,fp
81108d40:	dfc00117 	ldw	ra,4(sp)
81108d44:	df000017 	ldw	fp,0(sp)
81108d48:	dec00204 	addi	sp,sp,8
81108d4c:	f800283a 	ret

81108d50 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
81108d50:	defff804 	addi	sp,sp,-32
81108d54:	dfc00715 	stw	ra,28(sp)
81108d58:	df000615 	stw	fp,24(sp)
81108d5c:	df000604 	addi	fp,sp,24
81108d60:	e13ffb15 	stw	r4,-20(fp)
81108d64:	e17ffc15 	stw	r5,-16(fp)
81108d68:	3009883a 	mov	r4,r6
81108d6c:	3807883a 	mov	r3,r7
81108d70:	e0800217 	ldw	r2,8(fp)
81108d74:	e13ffd05 	stb	r4,-12(fp)
81108d78:	e0fffe05 	stb	r3,-8(fp)
81108d7c:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81108d80:	00800044 	movi	r2,1
81108d84:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81108d88:	e17ffc17 	ldw	r5,-16(fp)
81108d8c:	e13ffb17 	ldw	r4,-20(fp)
81108d90:	11090800 	call	81109080 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81108d94:	e0bffd03 	ldbu	r2,-12(fp)
81108d98:	10803fcc 	andi	r2,r2,255
81108d9c:	100d883a 	mov	r6,r2
81108da0:	e17ffc17 	ldw	r5,-16(fp)
81108da4:	e13ffb17 	ldw	r4,-20(fp)
81108da8:	11091840 	call	81109184 <i2c_write>
81108dac:	1000011e 	bne	r2,zero,81108db4 <I2C_Write+0x64>
        bSuccess = FALSE;
81108db0:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81108db4:	e0bffa17 	ldw	r2,-24(fp)
81108db8:	10000726 	beq	r2,zero,81108dd8 <I2C_Write+0x88>
81108dbc:	e0bffe03 	ldbu	r2,-8(fp)
81108dc0:	100d883a 	mov	r6,r2
81108dc4:	e17ffc17 	ldw	r5,-16(fp)
81108dc8:	e13ffb17 	ldw	r4,-20(fp)
81108dcc:	11091840 	call	81109184 <i2c_write>
81108dd0:	1000011e 	bne	r2,zero,81108dd8 <I2C_Write+0x88>
        bSuccess = FALSE;
81108dd4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
81108dd8:	e0bffa17 	ldw	r2,-24(fp)
81108ddc:	10000726 	beq	r2,zero,81108dfc <I2C_Write+0xac>
81108de0:	e0bfff03 	ldbu	r2,-4(fp)
81108de4:	100d883a 	mov	r6,r2
81108de8:	e17ffc17 	ldw	r5,-16(fp)
81108dec:	e13ffb17 	ldw	r4,-20(fp)
81108df0:	11091840 	call	81109184 <i2c_write>
81108df4:	1000011e 	bne	r2,zero,81108dfc <I2C_Write+0xac>
        bSuccess = FALSE;
81108df8:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
81108dfc:	e17ffc17 	ldw	r5,-16(fp)
81108e00:	e13ffb17 	ldw	r4,-20(fp)
81108e04:	110910c0 	call	8110910c <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
81108e08:	0106d604 	movi	r4,7000
81108e0c:	11204200 	call	81120420 <usleep>
    
    return bSuccess;
81108e10:	e0bffa17 	ldw	r2,-24(fp)

}
81108e14:	e037883a 	mov	sp,fp
81108e18:	dfc00117 	ldw	ra,4(sp)
81108e1c:	df000017 	ldw	fp,0(sp)
81108e20:	dec00204 	addi	sp,sp,8
81108e24:	f800283a 	ret

81108e28 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
81108e28:	defff904 	addi	sp,sp,-28
81108e2c:	dfc00615 	stw	ra,24(sp)
81108e30:	df000515 	stw	fp,20(sp)
81108e34:	df000504 	addi	fp,sp,20
81108e38:	e13ffc15 	stw	r4,-16(fp)
81108e3c:	e17ffd15 	stw	r5,-12(fp)
81108e40:	3007883a 	mov	r3,r6
81108e44:	3805883a 	mov	r2,r7
81108e48:	e0fffe05 	stb	r3,-8(fp)
81108e4c:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81108e50:	00800044 	movi	r2,1
81108e54:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81108e58:	e17ffd17 	ldw	r5,-12(fp)
81108e5c:	e13ffc17 	ldw	r4,-16(fp)
81108e60:	11090800 	call	81109080 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81108e64:	e0bffe03 	ldbu	r2,-8(fp)
81108e68:	10803fcc 	andi	r2,r2,255
81108e6c:	100d883a 	mov	r6,r2
81108e70:	e17ffd17 	ldw	r5,-12(fp)
81108e74:	e13ffc17 	ldw	r4,-16(fp)
81108e78:	11091840 	call	81109184 <i2c_write>
81108e7c:	1000011e 	bne	r2,zero,81108e84 <I2C_Read+0x5c>
        bSuccess = FALSE;
81108e80:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81108e84:	e0bffb17 	ldw	r2,-20(fp)
81108e88:	10000726 	beq	r2,zero,81108ea8 <I2C_Read+0x80>
81108e8c:	e0bfff03 	ldbu	r2,-4(fp)
81108e90:	100d883a 	mov	r6,r2
81108e94:	e17ffd17 	ldw	r5,-12(fp)
81108e98:	e13ffc17 	ldw	r4,-16(fp)
81108e9c:	11091840 	call	81109184 <i2c_write>
81108ea0:	1000011e 	bne	r2,zero,81108ea8 <I2C_Read+0x80>
        bSuccess = FALSE;
81108ea4:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
81108ea8:	e17ffd17 	ldw	r5,-12(fp)
81108eac:	e13ffc17 	ldw	r4,-16(fp)
81108eb0:	11090800 	call	81109080 <i2c_start>
    DeviceAddr |= 1; // Read
81108eb4:	e0bffe03 	ldbu	r2,-8(fp)
81108eb8:	10800054 	ori	r2,r2,1
81108ebc:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81108ec0:	e0bffb17 	ldw	r2,-20(fp)
81108ec4:	10000826 	beq	r2,zero,81108ee8 <I2C_Read+0xc0>
81108ec8:	e0bffe03 	ldbu	r2,-8(fp)
81108ecc:	10803fcc 	andi	r2,r2,255
81108ed0:	100d883a 	mov	r6,r2
81108ed4:	e17ffd17 	ldw	r5,-12(fp)
81108ed8:	e13ffc17 	ldw	r4,-16(fp)
81108edc:	11091840 	call	81109184 <i2c_write>
81108ee0:	1000011e 	bne	r2,zero,81108ee8 <I2C_Read+0xc0>
        bSuccess = FALSE;
81108ee4:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81108ee8:	e0bffb17 	ldw	r2,-20(fp)
81108eec:	10000526 	beq	r2,zero,81108f04 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
81108ef0:	000f883a 	mov	r7,zero
81108ef4:	e1800217 	ldw	r6,8(fp)
81108ef8:	e17ffd17 	ldw	r5,-12(fp)
81108efc:	e13ffc17 	ldw	r4,-16(fp)
81108f00:	11092b40 	call	811092b4 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
81108f04:	e17ffd17 	ldw	r5,-12(fp)
81108f08:	e13ffc17 	ldw	r4,-16(fp)
81108f0c:	110910c0 	call	8110910c <i2c_stop>
    
    return bSuccess;
81108f10:	e0bffb17 	ldw	r2,-20(fp)
}
81108f14:	e037883a 	mov	sp,fp
81108f18:	dfc00117 	ldw	ra,4(sp)
81108f1c:	df000017 	ldw	fp,0(sp)
81108f20:	dec00204 	addi	sp,sp,8
81108f24:	f800283a 	ret

81108f28 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
81108f28:	defff604 	addi	sp,sp,-40
81108f2c:	dfc00915 	stw	ra,36(sp)
81108f30:	df000815 	stw	fp,32(sp)
81108f34:	df000804 	addi	fp,sp,32
81108f38:	e13ffb15 	stw	r4,-20(fp)
81108f3c:	e17ffc15 	stw	r5,-16(fp)
81108f40:	3007883a 	mov	r3,r6
81108f44:	e1fffe15 	stw	r7,-8(fp)
81108f48:	e0800217 	ldw	r2,8(fp)
81108f4c:	e0fffd05 	stb	r3,-12(fp)
81108f50:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
81108f54:	00800044 	movi	r2,1
81108f58:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
81108f5c:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81108f60:	e17ffc17 	ldw	r5,-16(fp)
81108f64:	e13ffb17 	ldw	r4,-20(fp)
81108f68:	11090800 	call	81109080 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81108f6c:	e0bffd03 	ldbu	r2,-12(fp)
81108f70:	10803fcc 	andi	r2,r2,255
81108f74:	100d883a 	mov	r6,r2
81108f78:	e17ffc17 	ldw	r5,-16(fp)
81108f7c:	e13ffb17 	ldw	r4,-20(fp)
81108f80:	11091840 	call	81109184 <i2c_write>
81108f84:	1000011e 	bne	r2,zero,81108f8c <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
81108f88:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81108f8c:	e0bff917 	ldw	r2,-28(fp)
81108f90:	10000726 	beq	r2,zero,81108fb0 <I2C_MultipleRead+0x88>
81108f94:	e0bffa03 	ldbu	r2,-24(fp)
81108f98:	100d883a 	mov	r6,r2
81108f9c:	e17ffc17 	ldw	r5,-16(fp)
81108fa0:	e13ffb17 	ldw	r4,-20(fp)
81108fa4:	11091840 	call	81109184 <i2c_write>
81108fa8:	1000011e 	bne	r2,zero,81108fb0 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
81108fac:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
81108fb0:	e0bff917 	ldw	r2,-28(fp)
81108fb4:	10000326 	beq	r2,zero,81108fc4 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
81108fb8:	e17ffc17 	ldw	r5,-16(fp)
81108fbc:	e13ffb17 	ldw	r4,-20(fp)
81108fc0:	11090800 	call	81109080 <i2c_start>
    DeviceAddr |= 1; // Read
81108fc4:	e0bffd03 	ldbu	r2,-12(fp)
81108fc8:	10800054 	ori	r2,r2,1
81108fcc:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81108fd0:	e0bff917 	ldw	r2,-28(fp)
81108fd4:	10000826 	beq	r2,zero,81108ff8 <I2C_MultipleRead+0xd0>
81108fd8:	e0bffd03 	ldbu	r2,-12(fp)
81108fdc:	10803fcc 	andi	r2,r2,255
81108fe0:	100d883a 	mov	r6,r2
81108fe4:	e17ffc17 	ldw	r5,-16(fp)
81108fe8:	e13ffb17 	ldw	r4,-20(fp)
81108fec:	11091840 	call	81109184 <i2c_write>
81108ff0:	1000011e 	bne	r2,zero,81108ff8 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
81108ff4:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81108ff8:	e0bff917 	ldw	r2,-28(fp)
81108ffc:	10001726 	beq	r2,zero,8110905c <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
81109000:	e03ff815 	stw	zero,-32(fp)
81109004:	00001006 	br	81109048 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
81109008:	e0bff817 	ldw	r2,-32(fp)
8110900c:	e0fffe17 	ldw	r3,-8(fp)
81109010:	1889883a 	add	r4,r3,r2
81109014:	e0bfff0b 	ldhu	r2,-4(fp)
81109018:	10ffffc4 	addi	r3,r2,-1
8110901c:	e0bff817 	ldw	r2,-32(fp)
81109020:	1884c03a 	cmpne	r2,r3,r2
81109024:	10803fcc 	andi	r2,r2,255
81109028:	100f883a 	mov	r7,r2
8110902c:	200d883a 	mov	r6,r4
81109030:	e17ffc17 	ldw	r5,-16(fp)
81109034:	e13ffb17 	ldw	r4,-20(fp)
81109038:	11092b40 	call	811092b4 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
8110903c:	e0bff817 	ldw	r2,-32(fp)
81109040:	10800044 	addi	r2,r2,1
81109044:	e0bff815 	stw	r2,-32(fp)
81109048:	e0bfff0b 	ldhu	r2,-4(fp)
8110904c:	e0fff817 	ldw	r3,-32(fp)
81109050:	1880020e 	bge	r3,r2,8110905c <I2C_MultipleRead+0x134>
81109054:	e0bff917 	ldw	r2,-28(fp)
81109058:	103feb1e 	bne	r2,zero,81109008 <__reset+0xfb0e9008>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
8110905c:	e17ffc17 	ldw	r5,-16(fp)
81109060:	e13ffb17 	ldw	r4,-20(fp)
81109064:	110910c0 	call	8110910c <i2c_stop>
    
    return bSuccess;    
81109068:	e0bff917 	ldw	r2,-28(fp)
    
}
8110906c:	e037883a 	mov	sp,fp
81109070:	dfc00117 	ldw	ra,4(sp)
81109074:	df000017 	ldw	fp,0(sp)
81109078:	dec00204 	addi	sp,sp,8
8110907c:	f800283a 	ret

81109080 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
81109080:	defffc04 	addi	sp,sp,-16
81109084:	dfc00315 	stw	ra,12(sp)
81109088:	df000215 	stw	fp,8(sp)
8110908c:	df000204 	addi	fp,sp,8
81109090:	e13ffe15 	stw	r4,-8(fp)
81109094:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81109098:	e0bfff17 	ldw	r2,-4(fp)
8110909c:	10800104 	addi	r2,r2,4
811090a0:	1007883a 	mov	r3,r2
811090a4:	00800044 	movi	r2,1
811090a8:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
811090ac:	e0bfff17 	ldw	r2,-4(fp)
811090b0:	00c00044 	movi	r3,1
811090b4:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
811090b8:	e0bffe17 	ldw	r2,-8(fp)
811090bc:	00c00044 	movi	r3,1
811090c0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
811090c4:	01000044 	movi	r4,1
811090c8:	11204200 	call	81120420 <usleep>
     
    SDA_LOW(data_base); // data low
811090cc:	e0bfff17 	ldw	r2,-4(fp)
811090d0:	0007883a 	mov	r3,zero
811090d4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
811090d8:	01000044 	movi	r4,1
811090dc:	11204200 	call	81120420 <usleep>
    SCL_LOW(clk_base); // clock low
811090e0:	e0bffe17 	ldw	r2,-8(fp)
811090e4:	0007883a 	mov	r3,zero
811090e8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
811090ec:	01000044 	movi	r4,1
811090f0:	11204200 	call	81120420 <usleep>
}
811090f4:	0001883a 	nop
811090f8:	e037883a 	mov	sp,fp
811090fc:	dfc00117 	ldw	ra,4(sp)
81109100:	df000017 	ldw	fp,0(sp)
81109104:	dec00204 	addi	sp,sp,8
81109108:	f800283a 	ret

8110910c <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
8110910c:	defffc04 	addi	sp,sp,-16
81109110:	dfc00315 	stw	ra,12(sp)
81109114:	df000215 	stw	fp,8(sp)
81109118:	df000204 	addi	fp,sp,8
8110911c:	e13ffe15 	stw	r4,-8(fp)
81109120:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
81109124:	e0bfff17 	ldw	r2,-4(fp)
81109128:	10800104 	addi	r2,r2,4
8110912c:	1007883a 	mov	r3,r2
81109130:	00800044 	movi	r2,1
81109134:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
81109138:	e0bfff17 	ldw	r2,-4(fp)
8110913c:	0007883a 	mov	r3,zero
81109140:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
81109144:	e0bffe17 	ldw	r2,-8(fp)
81109148:	00c00044 	movi	r3,1
8110914c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
81109150:	01000044 	movi	r4,1
81109154:	11204200 	call	81120420 <usleep>
    SDA_HIGH(data_base); // data high
81109158:	e0bfff17 	ldw	r2,-4(fp)
8110915c:	00c00044 	movi	r3,1
81109160:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
81109164:	01000044 	movi	r4,1
81109168:	11204200 	call	81120420 <usleep>
    

    
}
8110916c:	0001883a 	nop
81109170:	e037883a 	mov	sp,fp
81109174:	dfc00117 	ldw	ra,4(sp)
81109178:	df000017 	ldw	fp,0(sp)
8110917c:	dec00204 	addi	sp,sp,8
81109180:	f800283a 	ret

81109184 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
81109184:	defff804 	addi	sp,sp,-32
81109188:	dfc00715 	stw	ra,28(sp)
8110918c:	df000615 	stw	fp,24(sp)
81109190:	df000604 	addi	fp,sp,24
81109194:	e13ffd15 	stw	r4,-12(fp)
81109198:	e17ffe15 	stw	r5,-8(fp)
8110919c:	3005883a 	mov	r2,r6
811091a0:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
811091a4:	00bfe004 	movi	r2,-128
811091a8:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
811091ac:	e0bffe17 	ldw	r2,-8(fp)
811091b0:	10800104 	addi	r2,r2,4
811091b4:	1007883a 	mov	r3,r2
811091b8:	00800044 	movi	r2,1
811091bc:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
811091c0:	e03ffb15 	stw	zero,-20(fp)
811091c4:	00001f06 	br	81109244 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
811091c8:	e0bffd17 	ldw	r2,-12(fp)
811091cc:	0007883a 	mov	r3,zero
811091d0:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
811091d4:	e0ffff03 	ldbu	r3,-4(fp)
811091d8:	e0bffa03 	ldbu	r2,-24(fp)
811091dc:	1884703a 	and	r2,r3,r2
811091e0:	10803fcc 	andi	r2,r2,255
811091e4:	10000426 	beq	r2,zero,811091f8 <i2c_write+0x74>
            SDA_HIGH(data_base);
811091e8:	e0bffe17 	ldw	r2,-8(fp)
811091ec:	00c00044 	movi	r3,1
811091f0:	10c00035 	stwio	r3,0(r2)
811091f4:	00000306 	br	81109204 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
811091f8:	e0bffe17 	ldw	r2,-8(fp)
811091fc:	0007883a 	mov	r3,zero
81109200:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
81109204:	e0bffa03 	ldbu	r2,-24(fp)
81109208:	1004d07a 	srli	r2,r2,1
8110920c:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
81109210:	e0bffd17 	ldw	r2,-12(fp)
81109214:	00c00044 	movi	r3,1
81109218:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8110921c:	01000044 	movi	r4,1
81109220:	11204200 	call	81120420 <usleep>
        SCL_LOW(clk_base);
81109224:	e0bffd17 	ldw	r2,-12(fp)
81109228:	0007883a 	mov	r3,zero
8110922c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
81109230:	01000044 	movi	r4,1
81109234:	11204200 	call	81120420 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81109238:	e0bffb17 	ldw	r2,-20(fp)
8110923c:	10800044 	addi	r2,r2,1
81109240:	e0bffb15 	stw	r2,-20(fp)
81109244:	e0bffb17 	ldw	r2,-20(fp)
81109248:	10800210 	cmplti	r2,r2,8
8110924c:	103fde1e 	bne	r2,zero,811091c8 <__reset+0xfb0e91c8>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81109250:	e0bffe17 	ldw	r2,-8(fp)
81109254:	10800104 	addi	r2,r2,4
81109258:	0007883a 	mov	r3,zero
8110925c:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81109260:	e0bffd17 	ldw	r2,-12(fp)
81109264:	00c00044 	movi	r3,1
81109268:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
8110926c:	01000044 	movi	r4,1
81109270:	11204200 	call	81120420 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81109274:	e0bffe17 	ldw	r2,-8(fp)
81109278:	10800037 	ldwio	r2,0(r2)
8110927c:	1005003a 	cmpeq	r2,r2,zero
81109280:	10803fcc 	andi	r2,r2,255
81109284:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81109288:	e0bffd17 	ldw	r2,-12(fp)
8110928c:	0007883a 	mov	r3,zero
81109290:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81109294:	01000044 	movi	r4,1
81109298:	11204200 	call	81120420 <usleep>
    return bAck;
8110929c:	e0bffc17 	ldw	r2,-16(fp)
}    
811092a0:	e037883a 	mov	sp,fp
811092a4:	dfc00117 	ldw	ra,4(sp)
811092a8:	df000017 	ldw	fp,0(sp)
811092ac:	dec00204 	addi	sp,sp,8
811092b0:	f800283a 	ret

811092b4 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
811092b4:	defff804 	addi	sp,sp,-32
811092b8:	dfc00715 	stw	ra,28(sp)
811092bc:	df000615 	stw	fp,24(sp)
811092c0:	df000604 	addi	fp,sp,24
811092c4:	e13ffc15 	stw	r4,-16(fp)
811092c8:	e17ffd15 	stw	r5,-12(fp)
811092cc:	e1bffe15 	stw	r6,-8(fp)
811092d0:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
811092d4:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
811092d8:	e0bffd17 	ldw	r2,-12(fp)
811092dc:	10800104 	addi	r2,r2,4
811092e0:	0007883a 	mov	r3,zero
811092e4:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
811092e8:	e0bffc17 	ldw	r2,-16(fp)
811092ec:	0007883a 	mov	r3,zero
811092f0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811092f4:	01000044 	movi	r4,1
811092f8:	11204200 	call	81120420 <usleep>

    for(i=0;i<8;i++){
811092fc:	e03ffb15 	stw	zero,-20(fp)
81109300:	00001606 	br	8110935c <i2c_read+0xa8>
        Data <<= 1;
81109304:	e0bffa03 	ldbu	r2,-24(fp)
81109308:	1085883a 	add	r2,r2,r2
8110930c:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
81109310:	e0bffc17 	ldw	r2,-16(fp)
81109314:	00c00044 	movi	r3,1
81109318:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8110931c:	01000044 	movi	r4,1
81109320:	11204200 	call	81120420 <usleep>
        if (SDA_READ(data_base))  // read data   
81109324:	e0bffd17 	ldw	r2,-12(fp)
81109328:	10800037 	ldwio	r2,0(r2)
8110932c:	10000326 	beq	r2,zero,8110933c <i2c_read+0x88>
            Data |= 0x01;
81109330:	e0bffa03 	ldbu	r2,-24(fp)
81109334:	10800054 	ori	r2,r2,1
81109338:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
8110933c:	e0bffc17 	ldw	r2,-16(fp)
81109340:	0007883a 	mov	r3,zero
81109344:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
81109348:	01000044 	movi	r4,1
8110934c:	11204200 	call	81120420 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
81109350:	e0bffb17 	ldw	r2,-20(fp)
81109354:	10800044 	addi	r2,r2,1
81109358:	e0bffb15 	stw	r2,-20(fp)
8110935c:	e0bffb17 	ldw	r2,-20(fp)
81109360:	10800210 	cmplti	r2,r2,8
81109364:	103fe71e 	bne	r2,zero,81109304 <__reset+0xfb0e9304>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81109368:	e0bffc17 	ldw	r2,-16(fp)
8110936c:	0007883a 	mov	r3,zero
81109370:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
81109374:	e0bffd17 	ldw	r2,-12(fp)
81109378:	10800104 	addi	r2,r2,4
8110937c:	1007883a 	mov	r3,r2
81109380:	00800044 	movi	r2,1
81109384:	18800035 	stwio	r2,0(r3)
    if (bAck)
81109388:	e0bfff17 	ldw	r2,-4(fp)
8110938c:	10000426 	beq	r2,zero,811093a0 <i2c_read+0xec>
        SDA_LOW(data_base);
81109390:	e0bffd17 	ldw	r2,-12(fp)
81109394:	0007883a 	mov	r3,zero
81109398:	10c00035 	stwio	r3,0(r2)
8110939c:	00000306 	br	811093ac <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
811093a0:	e0bffd17 	ldw	r2,-12(fp)
811093a4:	00c00044 	movi	r3,1
811093a8:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
811093ac:	e0bffc17 	ldw	r2,-16(fp)
811093b0:	00c00044 	movi	r3,1
811093b4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
811093b8:	01000044 	movi	r4,1
811093bc:	11204200 	call	81120420 <usleep>
    SCL_LOW(clk_base); // clock low
811093c0:	e0bffc17 	ldw	r2,-16(fp)
811093c4:	0007883a 	mov	r3,zero
811093c8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811093cc:	01000044 	movi	r4,1
811093d0:	11204200 	call	81120420 <usleep>
    SDA_LOW(data_base);  // data low
811093d4:	e0bffd17 	ldw	r2,-12(fp)
811093d8:	0007883a 	mov	r3,zero
811093dc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
811093e0:	01000044 	movi	r4,1
811093e4:	11204200 	call	81120420 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
811093e8:	e0bffe17 	ldw	r2,-8(fp)
811093ec:	e0fffa03 	ldbu	r3,-24(fp)
811093f0:	10c00005 	stb	r3,0(r2)
}
811093f4:	0001883a 	nop
811093f8:	e037883a 	mov	sp,fp
811093fc:	dfc00117 	ldw	ra,4(sp)
81109400:	df000017 	ldw	fp,0(sp)
81109404:	dec00204 	addi	sp,sp,8
81109408:	f800283a 	ret

8110940c <bSetBoardLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetBoardLeds(bool bDRIVE, alt_u8 LedsMask){
8110940c:	defffd04 	addi	sp,sp,-12
81109410:	df000215 	stw	fp,8(sp)
81109414:	df000204 	addi	fp,sp,8
81109418:	e13ffe15 	stw	r4,-8(fp)
8110941c:	2805883a 	mov	r2,r5
81109420:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
81109424:	e0bffe17 	ldw	r2,-8(fp)
81109428:	10800058 	cmpnei	r2,r2,1
8110942c:	1000071e 	bne	r2,zero,8110944c <bSetBoardLeds+0x40>
	LedsBoardControl &= (~LedsMask);
81109430:	e0bfff03 	ldbu	r2,-4(fp)
81109434:	0084303a 	nor	r2,zero,r2
81109438:	1007883a 	mov	r3,r2
8110943c:	d0a02a03 	ldbu	r2,-32600(gp)
81109440:	1884703a 	and	r2,r3,r2
81109444:	d0a02a05 	stb	r2,-32600(gp)
81109448:	00000406 	br	8110945c <bSetBoardLeds+0x50>
  } else {
	LedsBoardControl |= LedsMask;
8110944c:	d0e02a03 	ldbu	r3,-32600(gp)
81109450:	e0bfff03 	ldbu	r2,-4(fp)
81109454:	1884b03a 	or	r2,r3,r2
81109458:	d0a02a05 	stb	r2,-32600(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
8110945c:	d0a02a03 	ldbu	r2,-32600(gp)
81109460:	10c03fcc 	andi	r3,r2,255
81109464:	00a00034 	movhi	r2,32768
81109468:	10827404 	addi	r2,r2,2512
8110946c:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81109470:	00800044 	movi	r2,1
}
81109474:	e037883a 	mov	sp,fp
81109478:	df000017 	ldw	fp,0(sp)
8110947c:	dec00104 	addi	sp,sp,4
81109480:	f800283a 	ret

81109484 <bSetPainelLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetPainelLeds(bool bDRIVE, alt_u32 LedsMask){
81109484:	defffd04 	addi	sp,sp,-12
81109488:	df000215 	stw	fp,8(sp)
8110948c:	df000204 	addi	fp,sp,8
81109490:	e13ffe15 	stw	r4,-8(fp)
81109494:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
81109498:	e0bffe17 	ldw	r2,-8(fp)
8110949c:	10800058 	cmpnei	r2,r2,1
811094a0:	1000051e 	bne	r2,zero,811094b8 <bSetPainelLeds+0x34>
	LedsPainelControl |= LedsMask;
811094a4:	d0e00117 	ldw	r3,-32764(gp)
811094a8:	e0bfff17 	ldw	r2,-4(fp)
811094ac:	1884b03a 	or	r2,r3,r2
811094b0:	d0a00115 	stw	r2,-32764(gp)
811094b4:	00000506 	br	811094cc <bSetPainelLeds+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
811094b8:	e0bfff17 	ldw	r2,-4(fp)
811094bc:	0086303a 	nor	r3,zero,r2
811094c0:	d0a00117 	ldw	r2,-32764(gp)
811094c4:	1884703a 	and	r2,r3,r2
811094c8:	d0a00115 	stw	r2,-32764(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
811094cc:	d0a00117 	ldw	r2,-32764(gp)
811094d0:	1007883a 	mov	r3,r2
811094d4:	00a00034 	movhi	r2,32768
811094d8:	10824004 	addi	r2,r2,2304
811094dc:	10c00035 	stwio	r3,0(r2)

  return TRUE;
811094e0:	00800044 	movi	r2,1
}
811094e4:	e037883a 	mov	sp,fp
811094e8:	df000017 	ldw	fp,0(sp)
811094ec:	dec00104 	addi	sp,sp,4
811094f0:	f800283a 	ret

811094f4 <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
811094f4:	defffc04 	addi	sp,sp,-16
811094f8:	df000315 	stw	fp,12(sp)
811094fc:	df000304 	addi	fp,sp,12
81109500:	e13ffd15 	stw	r4,-12(fp)
81109504:	e17ffe15 	stw	r5,-8(fp)
81109508:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
8110950c:	e0bffd17 	ldw	r2,-12(fp)
81109510:	10800037 	ldwio	r2,0(r2)
81109514:	1080010c 	andi	r2,r2,4
81109518:	10000226 	beq	r2,zero,81109524 <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
8110951c:	00bff904 	movi	r2,-28
81109520:	00003d06 	br	81109618 <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
81109524:	e0bfff17 	ldw	r2,-4(fp)
81109528:	10800017 	ldw	r2,0(r2)
8110952c:	1007883a 	mov	r3,r2
81109530:	e0bffe17 	ldw	r2,-8(fp)
81109534:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
81109538:	e0bffe17 	ldw	r2,-8(fp)
8110953c:	10800104 	addi	r2,r2,4
81109540:	e0ffff17 	ldw	r3,-4(fp)
81109544:	18c00117 	ldw	r3,4(r3)
81109548:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
8110954c:	e0bffe17 	ldw	r2,-8(fp)
81109550:	10800204 	addi	r2,r2,8
81109554:	e0ffff17 	ldw	r3,-4(fp)
81109558:	18c00217 	ldw	r3,8(r3)
8110955c:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
81109560:	e0bffe17 	ldw	r2,-8(fp)
81109564:	10800304 	addi	r2,r2,12
81109568:	e0ffff17 	ldw	r3,-4(fp)
8110956c:	18c0030b 	ldhu	r3,12(r3)
81109570:	18ffffcc 	andi	r3,r3,65535
81109574:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
81109578:	e0bffe17 	ldw	r2,-8(fp)
8110957c:	10800384 	addi	r2,r2,14
81109580:	e0ffff17 	ldw	r3,-4(fp)
81109584:	18c00383 	ldbu	r3,14(r3)
81109588:	18c03fcc 	andi	r3,r3,255
8110958c:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
81109590:	e0bffe17 	ldw	r2,-8(fp)
81109594:	108003c4 	addi	r2,r2,15
81109598:	e0ffff17 	ldw	r3,-4(fp)
8110959c:	18c003c3 	ldbu	r3,15(r3)
811095a0:	18c03fcc 	andi	r3,r3,255
811095a4:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
811095a8:	e0bffe17 	ldw	r2,-8(fp)
811095ac:	10800404 	addi	r2,r2,16
811095b0:	e0ffff17 	ldw	r3,-4(fp)
811095b4:	18c0040b 	ldhu	r3,16(r3)
811095b8:	18ffffcc 	andi	r3,r3,65535
811095bc:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
811095c0:	e0bffe17 	ldw	r2,-8(fp)
811095c4:	10800484 	addi	r2,r2,18
811095c8:	e0ffff17 	ldw	r3,-4(fp)
811095cc:	18c0048b 	ldhu	r3,18(r3)
811095d0:	18ffffcc 	andi	r3,r3,65535
811095d4:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
811095d8:	e0bffe17 	ldw	r2,-8(fp)
811095dc:	10800504 	addi	r2,r2,20
811095e0:	e0ffff17 	ldw	r3,-4(fp)
811095e4:	18c00517 	ldw	r3,20(r3)
811095e8:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
811095ec:	e0bffe17 	ldw	r2,-8(fp)
811095f0:	10800604 	addi	r2,r2,24
811095f4:	e0ffff17 	ldw	r3,-4(fp)
811095f8:	18c00617 	ldw	r3,24(r3)
811095fc:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
81109600:	e0bffe17 	ldw	r2,-8(fp)
81109604:	10800704 	addi	r2,r2,28
81109608:	e0ffff17 	ldw	r3,-4(fp)
8110960c:	18c00717 	ldw	r3,28(r3)
81109610:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
81109614:	0005883a 	mov	r2,zero
}
81109618:	e037883a 	mov	sp,fp
8110961c:	df000017 	ldw	fp,0(sp)
81109620:	dec00104 	addi	sp,sp,4
81109624:	f800283a 	ret

81109628 <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
81109628:	defff604 	addi	sp,sp,-40
8110962c:	df000915 	stw	fp,36(sp)
81109630:	df000904 	addi	fp,sp,36
81109634:	e13ff715 	stw	r4,-36(fp)
81109638:	e17ff815 	stw	r5,-32(fp)
8110963c:	e1bff915 	stw	r6,-28(fp)
81109640:	e1fffa15 	stw	r7,-24(fp)
81109644:	e1800517 	ldw	r6,20(fp)
81109648:	e1400617 	ldw	r5,24(fp)
8110964c:	e1000717 	ldw	r4,28(fp)
81109650:	e0c00817 	ldw	r3,32(fp)
81109654:	e0800917 	ldw	r2,36(fp)
81109658:	e1bffb0d 	sth	r6,-20(fp)
8110965c:	e17ffc05 	stb	r5,-16(fp)
81109660:	e13ffd05 	stb	r4,-12(fp)
81109664:	e0fffe0d 	sth	r3,-8(fp)
81109668:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
8110966c:	e0bff717 	ldw	r2,-36(fp)
81109670:	10c01217 	ldw	r3,72(r2)
81109674:	e0800117 	ldw	r2,4(fp)
81109678:	18801936 	bltu	r3,r2,811096e0 <msgdma_construct_extended_descriptor+0xb8>
8110967c:	e13ff717 	ldw	r4,-36(fp)
81109680:	20801317 	ldw	r2,76(r4)
81109684:	20c01417 	ldw	r3,80(r4)
81109688:	e13ffe0b 	ldhu	r4,-8(fp)
8110968c:	213fffcc 	andi	r4,r4,65535
81109690:	2015883a 	mov	r10,r4
81109694:	0017883a 	mov	r11,zero
81109698:	1ac01136 	bltu	r3,r11,811096e0 <msgdma_construct_extended_descriptor+0xb8>
8110969c:	58c0011e 	bne	r11,r3,811096a4 <msgdma_construct_extended_descriptor+0x7c>
811096a0:	12800f36 	bltu	r2,r10,811096e0 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
811096a4:	e13ff717 	ldw	r4,-36(fp)
811096a8:	20801317 	ldw	r2,76(r4)
811096ac:	20c01417 	ldw	r3,80(r4)
811096b0:	e13fff0b 	ldhu	r4,-4(fp)
811096b4:	213fffcc 	andi	r4,r4,65535
811096b8:	2011883a 	mov	r8,r4
811096bc:	0013883a 	mov	r9,zero
811096c0:	1a400736 	bltu	r3,r9,811096e0 <msgdma_construct_extended_descriptor+0xb8>
811096c4:	48c0011e 	bne	r9,r3,811096cc <msgdma_construct_extended_descriptor+0xa4>
811096c8:	12000536 	bltu	r2,r8,811096e0 <msgdma_construct_extended_descriptor+0xb8>
811096cc:	e0bff717 	ldw	r2,-36(fp)
811096d0:	10801703 	ldbu	r2,92(r2)
811096d4:	10803fcc 	andi	r2,r2,255
811096d8:	10800060 	cmpeqi	r2,r2,1
811096dc:	1000021e 	bne	r2,zero,811096e8 <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
811096e0:	00bffa84 	movi	r2,-22
811096e4:	00002306 	br	81109774 <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
811096e8:	e0bff817 	ldw	r2,-32(fp)
811096ec:	e0fff917 	ldw	r3,-28(fp)
811096f0:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
811096f4:	e0bff817 	ldw	r2,-32(fp)
811096f8:	e0fffa17 	ldw	r3,-24(fp)
811096fc:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
81109700:	e0bff817 	ldw	r2,-32(fp)
81109704:	e0c00117 	ldw	r3,4(fp)
81109708:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
8110970c:	e0bff817 	ldw	r2,-32(fp)
81109710:	e0fffb0b 	ldhu	r3,-20(fp)
81109714:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
81109718:	e0bff817 	ldw	r2,-32(fp)
8110971c:	e0fffc03 	ldbu	r3,-16(fp)
81109720:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
81109724:	e0bff817 	ldw	r2,-32(fp)
81109728:	e0fffd03 	ldbu	r3,-12(fp)
8110972c:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
81109730:	e0bff817 	ldw	r2,-32(fp)
81109734:	e0fffe0b 	ldhu	r3,-8(fp)
81109738:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
8110973c:	e0bff817 	ldw	r2,-32(fp)
81109740:	e0ffff0b 	ldhu	r3,-4(fp)
81109744:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
81109748:	e0bff817 	ldw	r2,-32(fp)
8110974c:	e0c00317 	ldw	r3,12(fp)
81109750:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
81109754:	e0bff817 	ldw	r2,-32(fp)
81109758:	e0c00417 	ldw	r3,16(fp)
8110975c:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81109760:	e0800217 	ldw	r2,8(fp)
81109764:	10e00034 	orhi	r3,r2,32768
81109768:	e0bff817 	ldw	r2,-32(fp)
8110976c:	10c00715 	stw	r3,28(r2)

	return 0;
81109770:	0005883a 	mov	r2,zero

}
81109774:	e037883a 	mov	sp,fp
81109778:	df000017 	ldw	fp,0(sp)
8110977c:	dec00104 	addi	sp,sp,4
81109780:	f800283a 	ret

81109784 <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
81109784:	defff004 	addi	sp,sp,-64
81109788:	dfc00f15 	stw	ra,60(sp)
8110978c:	df000e15 	stw	fp,56(sp)
81109790:	df000e04 	addi	fp,sp,56
81109794:	e13ffd15 	stw	r4,-12(fp)
81109798:	e17ffe15 	stw	r5,-8(fp)
8110979c:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
811097a0:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
811097a4:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
811097a8:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
811097ac:	e0bffd17 	ldw	r2,-12(fp)
811097b0:	10800317 	ldw	r2,12(r2)
811097b4:	10800204 	addi	r2,r2,8
811097b8:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
811097bc:	10bfffcc 	andi	r2,r2,65535
811097c0:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
811097c4:	e0bffd17 	ldw	r2,-12(fp)
811097c8:	10800317 	ldw	r2,12(r2)
811097cc:	10800204 	addi	r2,r2,8
811097d0:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
811097d4:	1004d43a 	srli	r2,r2,16
811097d8:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
811097dc:	e0bffd17 	ldw	r2,-12(fp)
811097e0:	10800917 	ldw	r2,36(r2)
811097e4:	e0fff617 	ldw	r3,-40(fp)
811097e8:	1880042e 	bgeu	r3,r2,811097fc <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
811097ec:	e0bffd17 	ldw	r2,-12(fp)
811097f0:	10800917 	ldw	r2,36(r2)
811097f4:	e0fff517 	ldw	r3,-44(fp)
811097f8:	18800236 	bltu	r3,r2,81109804 <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
811097fc:	00bff904 	movi	r2,-28
81109800:	00008506 	br	81109a18 <msgdma_descriptor_async_transfer+0x294>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81109804:	00800804 	movi	r2,32
81109808:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8110980c:	0005303a 	rdctl	r2,status
81109810:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81109814:	e0fff717 	ldw	r3,-36(fp)
81109818:	00bfff84 	movi	r2,-2
8110981c:	1884703a 	and	r2,r3,r2
81109820:	1001703a 	wrctl	status,r2
  
  return context;
81109824:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81109828:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8110982c:	e0bffd17 	ldw	r2,-12(fp)
81109830:	10800317 	ldw	r2,12(r2)
81109834:	10800104 	addi	r2,r2,4
81109838:	e0fff317 	ldw	r3,-52(fp)
8110983c:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81109840:	e0bffd17 	ldw	r2,-12(fp)
81109844:	10800317 	ldw	r2,12(r2)
81109848:	e0fffd17 	ldw	r3,-12(fp)
8110984c:	18c00317 	ldw	r3,12(r3)
81109850:	18c00037 	ldwio	r3,0(r3)
81109854:	10c00035 	stwio	r3,0(r2)
81109858:	e0bff417 	ldw	r2,-48(fp)
8110985c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81109860:	e0bffc17 	ldw	r2,-16(fp)
81109864:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
81109868:	e0bffe17 	ldw	r2,-8(fp)
8110986c:	10000c26 	beq	r2,zero,811098a0 <msgdma_descriptor_async_transfer+0x11c>
81109870:	e0bfff17 	ldw	r2,-4(fp)
81109874:	10000a1e 	bne	r2,zero,811098a0 <msgdma_descriptor_async_transfer+0x11c>
		counter = 0; /* reset counter */
81109878:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#ifdef DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
8110987c:	d0a02f17 	ldw	r2,-32580(gp)
81109880:	100f883a 	mov	r7,r2
81109884:	01800784 	movi	r6,30
81109888:	01400044 	movi	r5,1
8110988c:	012044b4 	movhi	r4,33042
81109890:	21167604 	addi	r4,r4,23000
81109894:	110fadc0 	call	8110fadc <fwrite>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
81109898:	00bff084 	movi	r2,-62
8110989c:	00005e06 	br	81109a18 <msgdma_descriptor_async_transfer+0x294>
	} else if (NULL == standard_desc && NULL != extended_desc) {
811098a0:	e0bffe17 	ldw	r2,-8(fp)
811098a4:	10001f1e 	bne	r2,zero,81109924 <msgdma_descriptor_async_transfer+0x1a0>
811098a8:	e0bfff17 	ldw	r2,-4(fp)
811098ac:	10001d26 	beq	r2,zero,81109924 <msgdma_descriptor_async_transfer+0x1a0>
		counter = 0; /* reset counter */
811098b0:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
811098b4:	00001106 	br	811098fc <msgdma_descriptor_async_transfer+0x178>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
811098b8:	01000044 	movi	r4,1
811098bc:	111f63c0 	call	8111f63c <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
811098c0:	e0bff20b 	ldhu	r2,-56(fp)
811098c4:	1084e230 	cmpltui	r2,r2,5000
811098c8:	1000091e 	bne	r2,zero,811098f0 <msgdma_descriptor_async_transfer+0x16c>
			{
#ifdef DEBUG_ON
				debug(fp,
811098cc:	d0a02f17 	ldw	r2,-32580(gp)
811098d0:	100f883a 	mov	r7,r2
811098d4:	01801544 	movi	r6,85
811098d8:	01400044 	movi	r5,1
811098dc:	012044b4 	movhi	r4,33042
811098e0:	21167e04 	addi	r4,r4,23032
811098e4:	110fadc0 	call	8110fadc <fwrite>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
811098e8:	00bff084 	movi	r2,-62
811098ec:	00004a06 	br	81109a18 <msgdma_descriptor_async_transfer+0x294>
			}
			counter++;
811098f0:	e0bff20b 	ldhu	r2,-56(fp)
811098f4:	10800044 	addi	r2,r2,1
811098f8:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
811098fc:	e0bffd17 	ldw	r2,-12(fp)
81109900:	10c00317 	ldw	r3,12(r2)
81109904:	e0bffd17 	ldw	r2,-12(fp)
81109908:	10800417 	ldw	r2,16(r2)
8110990c:	e1bfff17 	ldw	r6,-4(fp)
81109910:	100b883a 	mov	r5,r2
81109914:	1809883a 	mov	r4,r3
81109918:	11094f40 	call	811094f4 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8110991c:	103fe61e 	bne	r2,zero,811098b8 <__reset+0xfb0e98b8>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
81109920:	00000206 	br	8110992c <msgdma_descriptor_async_transfer+0x1a8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
81109924:	00bfffc4 	movi	r2,-1
81109928:	00003b06 	br	81109a18 <msgdma_descriptor_async_transfer+0x294>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
8110992c:	e0bffd17 	ldw	r2,-12(fp)
81109930:	10800b17 	ldw	r2,44(r2)
81109934:	10001c26 	beq	r2,zero,811099a8 <msgdma_descriptor_async_transfer+0x224>

		control |= (dev->control |
81109938:	e0bffd17 	ldw	r2,-12(fp)
8110993c:	10c00d17 	ldw	r3,52(r2)
81109940:	e0bff317 	ldw	r2,-52(fp)
81109944:	1884b03a 	or	r2,r3,r2
81109948:	10800514 	ori	r2,r2,20
8110994c:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81109950:	e0fff317 	ldw	r3,-52(fp)
81109954:	00bff7c4 	movi	r2,-33
81109958:	1884703a 	and	r2,r3,r2
8110995c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81109960:	0005303a 	rdctl	r2,status
81109964:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81109968:	e0fff917 	ldw	r3,-28(fp)
8110996c:	00bfff84 	movi	r2,-2
81109970:	1884703a 	and	r2,r3,r2
81109974:	1001703a 	wrctl	status,r2
  
  return context;
81109978:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
8110997c:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81109980:	e0bffd17 	ldw	r2,-12(fp)
81109984:	10800317 	ldw	r2,12(r2)
81109988:	10800104 	addi	r2,r2,4
8110998c:	e0fff317 	ldw	r3,-52(fp)
81109990:	10c00035 	stwio	r3,0(r2)
81109994:	e0bff417 	ldw	r2,-48(fp)
81109998:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8110999c:	e0bffb17 	ldw	r2,-20(fp)
811099a0:	1001703a 	wrctl	status,r2
811099a4:	00001b06 	br	81109a14 <msgdma_descriptor_async_transfer+0x290>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
811099a8:	e0bffd17 	ldw	r2,-12(fp)
811099ac:	10c00d17 	ldw	r3,52(r2)
811099b0:	e0bff317 	ldw	r2,-52(fp)
811099b4:	1884b03a 	or	r2,r3,r2
811099b8:	10800114 	ori	r2,r2,4
811099bc:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
811099c0:	e0fff317 	ldw	r3,-52(fp)
811099c4:	00bff3c4 	movi	r2,-49
811099c8:	1884703a 	and	r2,r3,r2
811099cc:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811099d0:	0005303a 	rdctl	r2,status
811099d4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811099d8:	e0fffa17 	ldw	r3,-24(fp)
811099dc:	00bfff84 	movi	r2,-2
811099e0:	1884703a 	and	r2,r3,r2
811099e4:	1001703a 	wrctl	status,r2
  
  return context;
811099e8:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
811099ec:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811099f0:	e0bffd17 	ldw	r2,-12(fp)
811099f4:	10800317 	ldw	r2,12(r2)
811099f8:	10800104 	addi	r2,r2,4
811099fc:	e0fff317 	ldw	r3,-52(fp)
81109a00:	10c00035 	stwio	r3,0(r2)
81109a04:	e0bff417 	ldw	r2,-48(fp)
81109a08:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81109a0c:	e0bff817 	ldw	r2,-32(fp)
81109a10:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
81109a14:	0005883a 	mov	r2,zero
}
81109a18:	e037883a 	mov	sp,fp
81109a1c:	dfc00117 	ldw	ra,4(sp)
81109a20:	df000017 	ldw	fp,0(sp)
81109a24:	dec00204 	addi	sp,sp,8
81109a28:	f800283a 	ret

81109a2c <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
81109a2c:	defff004 	addi	sp,sp,-64
81109a30:	dfc00f15 	stw	ra,60(sp)
81109a34:	df000e15 	stw	fp,56(sp)
81109a38:	df000e04 	addi	fp,sp,56
81109a3c:	e13ffd15 	stw	r4,-12(fp)
81109a40:	e17ffe15 	stw	r5,-8(fp)
81109a44:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
81109a48:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
81109a4c:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
81109a50:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
81109a54:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81109a58:	e0bffd17 	ldw	r2,-12(fp)
81109a5c:	10800317 	ldw	r2,12(r2)
81109a60:	10800204 	addi	r2,r2,8
81109a64:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
81109a68:	10bfffcc 	andi	r2,r2,65535
81109a6c:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81109a70:	e0bffd17 	ldw	r2,-12(fp)
81109a74:	10800317 	ldw	r2,12(r2)
81109a78:	10800204 	addi	r2,r2,8
81109a7c:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
81109a80:	1004d43a 	srli	r2,r2,16
81109a84:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
81109a88:	00807804 	movi	r2,480
81109a8c:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81109a90:	00001d06 	br	81109b08 <msgdma_descriptor_sync_transfer+0xdc>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
81109a94:	01000044 	movi	r4,1
81109a98:	111f63c0 	call	8111f63c <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81109a9c:	e0bff30b 	ldhu	r2,-52(fp)
81109aa0:	1084e230 	cmpltui	r2,r2,5000
81109aa4:	1000091e 	bne	r2,zero,81109acc <msgdma_descriptor_sync_transfer+0xa0>
		{
#ifdef DEBUG_ON
			debug(fp,
81109aa8:	d0a02f17 	ldw	r2,-32580(gp)
81109aac:	100f883a 	mov	r7,r2
81109ab0:	01801304 	movi	r6,76
81109ab4:	01400044 	movi	r5,1
81109ab8:	012044b4 	movhi	r4,33042
81109abc:	21169404 	addi	r4,r4,23120
81109ac0:	110fadc0 	call	8110fadc <fwrite>
					"time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
81109ac4:	00bff084 	movi	r2,-62
81109ac8:	0000ae06 	br	81109d84 <msgdma_descriptor_sync_transfer+0x358>
		}
		counter++;
81109acc:	e0bff30b 	ldhu	r2,-52(fp)
81109ad0:	10800044 	addi	r2,r2,1
81109ad4:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81109ad8:	e0bffd17 	ldw	r2,-12(fp)
81109adc:	10800317 	ldw	r2,12(r2)
81109ae0:	10800204 	addi	r2,r2,8
81109ae4:	10800037 	ldwio	r2,0(r2)
					"time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
81109ae8:	10bfffcc 	andi	r2,r2,65535
81109aec:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81109af0:	e0bffd17 	ldw	r2,-12(fp)
81109af4:	10800317 	ldw	r2,12(r2)
81109af8:	10800204 	addi	r2,r2,8
81109afc:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
81109b00:	1004d43a 	srli	r2,r2,16
81109b04:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81109b08:	e0bffd17 	ldw	r2,-12(fp)
81109b0c:	10800917 	ldw	r2,36(r2)
81109b10:	e0fff517 	ldw	r3,-44(fp)
81109b14:	18bfdf2e 	bgeu	r3,r2,81109a94 <__reset+0xfb0e9a94>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
81109b18:	e0bffd17 	ldw	r2,-12(fp)
81109b1c:	10800917 	ldw	r2,36(r2)
81109b20:	e0fff417 	ldw	r3,-48(fp)
81109b24:	18bfdb2e 	bgeu	r3,r2,81109a94 <__reset+0xfb0e9a94>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81109b28:	0005303a 	rdctl	r2,status
81109b2c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81109b30:	e0fffc17 	ldw	r3,-16(fp)
81109b34:	00bfff84 	movi	r2,-2
81109b38:	1884703a 	and	r2,r3,r2
81109b3c:	1001703a 	wrctl	status,r2
  
  return context;
81109b40:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81109b44:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81109b48:	e0bffd17 	ldw	r2,-12(fp)
81109b4c:	10800317 	ldw	r2,12(r2)
81109b50:	10800104 	addi	r2,r2,4
81109b54:	00c00804 	movi	r3,32
81109b58:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81109b5c:	e0bffd17 	ldw	r2,-12(fp)
81109b60:	10800317 	ldw	r2,12(r2)
81109b64:	e0fffd17 	ldw	r3,-12(fp)
81109b68:	18c00317 	ldw	r3,12(r3)
81109b6c:	18c00037 	ldwio	r3,0(r3)
81109b70:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
81109b74:	e0bffe17 	ldw	r2,-8(fp)
81109b78:	10000c26 	beq	r2,zero,81109bac <msgdma_descriptor_sync_transfer+0x180>
81109b7c:	e0bfff17 	ldw	r2,-4(fp)
81109b80:	10000a1e 	bne	r2,zero,81109bac <msgdma_descriptor_sync_transfer+0x180>
		counter = 0; /* reset counter */
81109b84:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#ifdef DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
81109b88:	d0a02f17 	ldw	r2,-32580(gp)
81109b8c:	100f883a 	mov	r7,r2
81109b90:	01800784 	movi	r6,30
81109b94:	01400044 	movi	r5,1
81109b98:	012044b4 	movhi	r4,33042
81109b9c:	21167604 	addi	r4,r4,23000
81109ba0:	110fadc0 	call	8110fadc <fwrite>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
81109ba4:	00bff084 	movi	r2,-62
81109ba8:	00007606 	br	81109d84 <msgdma_descriptor_sync_transfer+0x358>
	} else if (NULL == standard_desc && NULL != extended_desc) {
81109bac:	e0bffe17 	ldw	r2,-8(fp)
81109bb0:	10001f1e 	bne	r2,zero,81109c30 <msgdma_descriptor_sync_transfer+0x204>
81109bb4:	e0bfff17 	ldw	r2,-4(fp)
81109bb8:	10001d26 	beq	r2,zero,81109c30 <msgdma_descriptor_sync_transfer+0x204>
		counter = 0; /* reset counter */
81109bbc:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81109bc0:	00001106 	br	81109c08 <msgdma_descriptor_sync_transfer+0x1dc>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
81109bc4:	01000044 	movi	r4,1
81109bc8:	111f63c0 	call	8111f63c <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81109bcc:	e0bff30b 	ldhu	r2,-52(fp)
81109bd0:	1084e230 	cmpltui	r2,r2,5000
81109bd4:	1000091e 	bne	r2,zero,81109bfc <msgdma_descriptor_sync_transfer+0x1d0>
			{
#ifdef DEBUG_ON
				debug(fp,
81109bd8:	d0a02f17 	ldw	r2,-32580(gp)
81109bdc:	100f883a 	mov	r7,r2
81109be0:	01801004 	movi	r6,64
81109be4:	01400044 	movi	r5,1
81109be8:	012044b4 	movhi	r4,33042
81109bec:	2116a804 	addi	r4,r4,23200
81109bf0:	110fadc0 	call	8110fadc <fwrite>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
81109bf4:	00bff084 	movi	r2,-62
81109bf8:	00006206 	br	81109d84 <msgdma_descriptor_sync_transfer+0x358>
			}
			counter++;
81109bfc:	e0bff30b 	ldhu	r2,-52(fp)
81109c00:	10800044 	addi	r2,r2,1
81109c04:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
81109c08:	e0bffd17 	ldw	r2,-12(fp)
81109c0c:	10c00317 	ldw	r3,12(r2)
81109c10:	e0bffd17 	ldw	r2,-12(fp)
81109c14:	10800417 	ldw	r2,16(r2)
81109c18:	e1bfff17 	ldw	r6,-4(fp)
81109c1c:	100b883a 	mov	r5,r2
81109c20:	1809883a 	mov	r4,r3
81109c24:	11094f40 	call	811094f4 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81109c28:	103fe61e 	bne	r2,zero,81109bc4 <__reset+0xfb0e9bc4>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
81109c2c:	00000206 	br	81109c38 <msgdma_descriptor_sync_transfer+0x20c>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
81109c30:	00bfffc4 	movi	r2,-1
81109c34:	00005306 	br	81109d84 <msgdma_descriptor_sync_transfer+0x358>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81109c38:	e0bffd17 	ldw	r2,-12(fp)
81109c3c:	10800317 	ldw	r2,12(r2)
81109c40:	10800104 	addi	r2,r2,4
81109c44:	e0fffd17 	ldw	r3,-12(fp)
81109c48:	19000d17 	ldw	r4,52(r3)
81109c4c:	00fff2c4 	movi	r3,-53
81109c50:	20c6703a 	and	r3,r4,r3
81109c54:	18c00114 	ori	r3,r3,4
81109c58:	10c00035 	stwio	r3,0(r2)
81109c5c:	e0bff717 	ldw	r2,-36(fp)
81109c60:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81109c64:	e0bffb17 	ldw	r2,-20(fp)
81109c68:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
81109c6c:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81109c70:	e0bffd17 	ldw	r2,-12(fp)
81109c74:	10800317 	ldw	r2,12(r2)
81109c78:	10800037 	ldwio	r2,0(r2)
81109c7c:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
81109c80:	00001506 	br	81109cd8 <msgdma_descriptor_sync_transfer+0x2ac>
		alt_busy_sleep(1); /* delay 1us */
81109c84:	01000044 	movi	r4,1
81109c88:	111f63c0 	call	8111f63c <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81109c8c:	e0bff30b 	ldhu	r2,-52(fp)
81109c90:	1084e230 	cmpltui	r2,r2,5000
81109c94:	1000091e 	bne	r2,zero,81109cbc <msgdma_descriptor_sync_transfer+0x290>
		{
#ifdef DEBUG_ON
			debug(fp,
81109c98:	d0a02f17 	ldw	r2,-32580(gp)
81109c9c:	100f883a 	mov	r7,r2
81109ca0:	01801184 	movi	r6,70
81109ca4:	01400044 	movi	r5,1
81109ca8:	012044b4 	movhi	r4,33042
81109cac:	2116b904 	addi	r4,r4,23268
81109cb0:	110fadc0 	call	8110fadc <fwrite>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
81109cb4:	00bff084 	movi	r2,-62
81109cb8:	00003206 	br	81109d84 <msgdma_descriptor_sync_transfer+0x358>
		}
		counter++;
81109cbc:	e0bff30b 	ldhu	r2,-52(fp)
81109cc0:	10800044 	addi	r2,r2,1
81109cc4:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81109cc8:	e0bffd17 	ldw	r2,-12(fp)
81109ccc:	10800317 	ldw	r2,12(r2)
81109cd0:	10800037 	ldwio	r2,0(r2)
81109cd4:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
81109cd8:	e0fff217 	ldw	r3,-56(fp)
81109cdc:	e0bff817 	ldw	r2,-32(fp)
81109ce0:	1884703a 	and	r2,r3,r2
81109ce4:	1000031e 	bne	r2,zero,81109cf4 <msgdma_descriptor_sync_transfer+0x2c8>
81109ce8:	e0bff217 	ldw	r2,-56(fp)
81109cec:	1080004c 	andi	r2,r2,1
81109cf0:	103fe41e 	bne	r2,zero,81109c84 <__reset+0xfb0e9c84>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
81109cf4:	e0fff217 	ldw	r3,-56(fp)
81109cf8:	e0bff817 	ldw	r2,-32(fp)
81109cfc:	1884703a 	and	r2,r3,r2
81109d00:	10000226 	beq	r2,zero,81109d0c <msgdma_descriptor_sync_transfer+0x2e0>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
81109d04:	e0bff817 	ldw	r2,-32(fp)
81109d08:	00001e06 	br	81109d84 <msgdma_descriptor_sync_transfer+0x358>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
81109d0c:	e0bffd17 	ldw	r2,-12(fp)
81109d10:	10800317 	ldw	r2,12(r2)
81109d14:	10800104 	addi	r2,r2,4
81109d18:	10800037 	ldwio	r2,0(r2)
81109d1c:	10800814 	ori	r2,r2,32
81109d20:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81109d24:	0005303a 	rdctl	r2,status
81109d28:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81109d2c:	e0fff917 	ldw	r3,-28(fp)
81109d30:	00bfff84 	movi	r2,-2
81109d34:	1884703a 	and	r2,r3,r2
81109d38:	1001703a 	wrctl	status,r2
  
  return context;
81109d3c:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81109d40:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81109d44:	e0bffd17 	ldw	r2,-12(fp)
81109d48:	10800317 	ldw	r2,12(r2)
81109d4c:	10800104 	addi	r2,r2,4
81109d50:	e0fff617 	ldw	r3,-40(fp)
81109d54:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81109d58:	e0bffd17 	ldw	r2,-12(fp)
81109d5c:	10800317 	ldw	r2,12(r2)
81109d60:	e0fffd17 	ldw	r3,-12(fp)
81109d64:	18c00317 	ldw	r3,12(r3)
81109d68:	18c00037 	ldwio	r3,0(r3)
81109d6c:	10c00035 	stwio	r3,0(r2)
81109d70:	e0bff717 	ldw	r2,-36(fp)
81109d74:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81109d78:	e0bffa17 	ldw	r2,-24(fp)
81109d7c:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
81109d80:	0005883a 	mov	r2,zero

}
81109d84:	e037883a 	mov	sp,fp
81109d88:	dfc00117 	ldw	ra,4(sp)
81109d8c:	df000017 	ldw	fp,0(sp)
81109d90:	dec00204 	addi	sp,sp,8
81109d94:	f800283a 	ret

81109d98 <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
81109d98:	deffec04 	addi	sp,sp,-80
81109d9c:	dfc01315 	stw	ra,76(sp)
81109da0:	df001215 	stw	fp,72(sp)
81109da4:	df001204 	addi	fp,sp,72
81109da8:	e13ff715 	stw	r4,-36(fp)
81109dac:	e17ff815 	stw	r5,-32(fp)
81109db0:	e1bff915 	stw	r6,-28(fp)
81109db4:	e1fffa15 	stw	r7,-24(fp)
81109db8:	e1800617 	ldw	r6,24(fp)
81109dbc:	e1400717 	ldw	r5,28(fp)
81109dc0:	e1000817 	ldw	r4,32(fp)
81109dc4:	e0c00917 	ldw	r3,36(fp)
81109dc8:	e0800a17 	ldw	r2,40(fp)
81109dcc:	e1bffb0d 	sth	r6,-20(fp)
81109dd0:	e17ffc05 	stb	r5,-16(fp)
81109dd4:	e13ffd05 	stb	r4,-12(fp)
81109dd8:	e0fffe0d 	sth	r3,-8(fp)
81109ddc:	e0bfff0d 	sth	r2,-4(fp)
	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
81109de0:	e0bffb0b 	ldhu	r2,-20(fp)
81109de4:	e0fffc03 	ldbu	r3,-16(fp)
81109de8:	e13ffd03 	ldbu	r4,-12(fp)
81109dec:	e17ffe0b 	ldhu	r5,-8(fp)
81109df0:	e1bfff0b 	ldhu	r6,-4(fp)
81109df4:	d9800815 	stw	r6,32(sp)
81109df8:	d9400715 	stw	r5,28(sp)
81109dfc:	d9000615 	stw	r4,24(sp)
81109e00:	d8c00515 	stw	r3,20(sp)
81109e04:	d8800415 	stw	r2,16(sp)
81109e08:	e0800517 	ldw	r2,20(fp)
81109e0c:	d8800315 	stw	r2,12(sp)
81109e10:	e0800417 	ldw	r2,16(fp)
81109e14:	d8800215 	stw	r2,8(sp)
81109e18:	e0800317 	ldw	r2,12(fp)
81109e1c:	d8800115 	stw	r2,4(sp)
81109e20:	e0800217 	ldw	r2,8(fp)
81109e24:	d8800015 	stw	r2,0(sp)
81109e28:	e1fffa17 	ldw	r7,-24(fp)
81109e2c:	e1bff917 	ldw	r6,-28(fp)
81109e30:	e17ff817 	ldw	r5,-32(fp)
81109e34:	e13ff717 	ldw	r4,-36(fp)
81109e38:	11096280 	call	81109628 <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
81109e3c:	e037883a 	mov	sp,fp
81109e40:	dfc00117 	ldw	ra,4(sp)
81109e44:	df000017 	ldw	fp,0(sp)
81109e48:	dec00204 	addi	sp,sp,8
81109e4c:	f800283a 	ret

81109e50 <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
81109e50:	defffc04 	addi	sp,sp,-16
81109e54:	dfc00315 	stw	ra,12(sp)
81109e58:	df000215 	stw	fp,8(sp)
81109e5c:	df000204 	addi	fp,sp,8
81109e60:	e13ffe15 	stw	r4,-8(fp)
81109e64:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
81109e68:	e1bfff17 	ldw	r6,-4(fp)
81109e6c:	000b883a 	mov	r5,zero
81109e70:	e13ffe17 	ldw	r4,-8(fp)
81109e74:	11097840 	call	81109784 <msgdma_descriptor_async_transfer>
}
81109e78:	e037883a 	mov	sp,fp
81109e7c:	dfc00117 	ldw	ra,4(sp)
81109e80:	df000017 	ldw	fp,0(sp)
81109e84:	dec00204 	addi	sp,sp,8
81109e88:	f800283a 	ret

81109e8c <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
81109e8c:	defffc04 	addi	sp,sp,-16
81109e90:	dfc00315 	stw	ra,12(sp)
81109e94:	df000215 	stw	fp,8(sp)
81109e98:	df000204 	addi	fp,sp,8
81109e9c:	e13ffe15 	stw	r4,-8(fp)
81109ea0:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
81109ea4:	e1bfff17 	ldw	r6,-4(fp)
81109ea8:	000b883a 	mov	r5,zero
81109eac:	e13ffe17 	ldw	r4,-8(fp)
81109eb0:	1109a2c0 	call	81109a2c <msgdma_descriptor_sync_transfer>
}
81109eb4:	e037883a 	mov	sp,fp
81109eb8:	dfc00117 	ldw	ra,4(sp)
81109ebc:	df000017 	ldw	fp,0(sp)
81109ec0:	dec00204 	addi	sp,sp,8
81109ec4:	f800283a 	ret

81109ec8 <POWER_SPI_RW>:
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(CSENSE_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(CSENSE_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock
// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN,
		bool bSGL, alt_u32 *pValue) {
81109ec8:	defff204 	addi	sp,sp,-56
81109ecc:	dfc00d15 	stw	ra,52(sp)
81109ed0:	df000c15 	stw	fp,48(sp)
81109ed4:	df000c04 	addi	fp,sp,48
81109ed8:	2007883a 	mov	r3,r4
81109edc:	2805883a 	mov	r2,r5
81109ee0:	e1bffe15 	stw	r6,-8(fp)
81109ee4:	e1ffff15 	stw	r7,-4(fp)
81109ee8:	e0fffc05 	stb	r3,-16(fp)
81109eec:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u8 Config8;
	alt_u32 Value32 = 0, Mask32;
81109ef0:	e03ff515 	stw	zero,-44(fp)
	int i, nWait = 0, nZeroCnt;
81109ef4:	e03ff815 	stw	zero,-32(fp)
	const int nMaxWait = 1000000;
81109ef8:	008003f4 	movhi	r2,15
81109efc:	10909004 	addi	r2,r2,16960
81109f00:	e0bffa15 	stw	r2,-24(fp)

	//
	Config8 = 0x80;
81109f04:	00bfe004 	movi	r2,-128
81109f08:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bEN) ? 0x20 : 0x00;
81109f0c:	e0bffe17 	ldw	r2,-8(fp)
81109f10:	10000226 	beq	r2,zero,81109f1c <POWER_SPI_RW+0x54>
81109f14:	00800804 	movi	r2,32
81109f18:	00000106 	br	81109f20 <POWER_SPI_RW+0x58>
81109f1c:	0005883a 	mov	r2,zero
81109f20:	e0fff403 	ldbu	r3,-48(fp)
81109f24:	10c4b03a 	or	r2,r2,r3
81109f28:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSGL) ? 0x10 : 0x00;
81109f2c:	e0800217 	ldw	r2,8(fp)
81109f30:	10000226 	beq	r2,zero,81109f3c <POWER_SPI_RW+0x74>
81109f34:	00800404 	movi	r2,16
81109f38:	00000106 	br	81109f40 <POWER_SPI_RW+0x78>
81109f3c:	0005883a 	mov	r2,zero
81109f40:	e0fff403 	ldbu	r3,-48(fp)
81109f44:	10c4b03a 	or	r2,r2,r3
81109f48:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSIGN) ? 0x08 : 0x00;
81109f4c:	e0bfff17 	ldw	r2,-4(fp)
81109f50:	10000226 	beq	r2,zero,81109f5c <POWER_SPI_RW+0x94>
81109f54:	00800204 	movi	r2,8
81109f58:	00000106 	br	81109f60 <POWER_SPI_RW+0x98>
81109f5c:	0005883a 	mov	r2,zero
81109f60:	e0fff403 	ldbu	r3,-48(fp)
81109f64:	10c4b03a 	or	r2,r2,r3
81109f68:	e0bff405 	stb	r2,-48(fp)
	Config8 |= NextChannel & 0x07; // channel
81109f6c:	e0bffd03 	ldbu	r2,-12(fp)
81109f70:	108001cc 	andi	r2,r2,7
81109f74:	1007883a 	mov	r3,r2
81109f78:	e0bff403 	ldbu	r2,-48(fp)
81109f7c:	1884b03a 	or	r2,r3,r2
81109f80:	e0bff405 	stb	r2,-48(fp)

	SPI_FO(0); // use internal conversion clock
81109f84:	0007883a 	mov	r3,zero
81109f88:	00a00034 	movhi	r2,32768
81109f8c:	10824404 	addi	r2,r2,2320
81109f90:	10c00035 	stwio	r3,0(r2)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
81109f94:	0007883a 	mov	r3,zero
81109f98:	00a00034 	movhi	r2,32768
81109f9c:	10824c04 	addi	r2,r2,2352
81109fa0:	10c00035 	stwio	r3,0(r2)
	SPI_CS_N(IcIndex, 0);  // chip select: active
81109fa4:	e0bffc03 	ldbu	r2,-16(fp)
81109fa8:	1000021e 	bne	r2,zero,81109fb4 <POWER_SPI_RW+0xec>
81109fac:	00c00084 	movi	r3,2
81109fb0:	00000106 	br	81109fb8 <POWER_SPI_RW+0xf0>
81109fb4:	00c00044 	movi	r3,1
81109fb8:	00a00034 	movhi	r2,32768
81109fbc:	10824804 	addi	r2,r2,2336
81109fc0:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
81109fc4:	010003c4 	movi	r4,15
81109fc8:	11204200 	call	81120420 <usleep>

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
81109fcc:	00000306 	br	81109fdc <POWER_SPI_RW+0x114>
		nWait++;
81109fd0:	e0bff817 	ldw	r2,-32(fp)
81109fd4:	10800044 	addi	r2,r2,1
81109fd8:	e0bff815 	stw	r2,-32(fp)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
	SPI_CS_N(IcIndex, 0);  // chip select: active
	SPI_DELAY;

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
81109fdc:	00a00034 	movhi	r2,32768
81109fe0:	10825404 	addi	r2,r2,2384
81109fe4:	10800037 	ldwio	r2,0(r2)
81109fe8:	1080004c 	andi	r2,r2,1
81109fec:	10000326 	beq	r2,zero,81109ffc <POWER_SPI_RW+0x134>
81109ff0:	e0fff817 	ldw	r3,-32(fp)
81109ff4:	e0bffa17 	ldw	r2,-24(fp)
81109ff8:	18bff516 	blt	r3,r2,81109fd0 <__reset+0xfb0e9fd0>
		nWait++;
	}

	if (SPI_SDO) {
81109ffc:	00a00034 	movhi	r2,32768
8110a000:	10825404 	addi	r2,r2,2384
8110a004:	10800037 	ldwio	r2,0(r2)
8110a008:	1080004c 	andi	r2,r2,1
8110a00c:	10000626 	beq	r2,zero,8110a028 <POWER_SPI_RW+0x160>
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
8110a010:	00c000c4 	movi	r3,3
8110a014:	00a00034 	movhi	r2,32768
8110a018:	10824804 	addi	r2,r2,2336
8110a01c:	10c00035 	stwio	r3,0(r2)
#ifdef DEBUG_ON
//		debug(fp, "Timeout \r\n");
#endif
		return FALSE;
8110a020:	0005883a 	mov	r2,zero
8110a024:	0000db06 	br	8110a394 <POWER_SPI_RW+0x4cc>
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
8110a028:	e03ff715 	stw	zero,-36(fp)
8110a02c:	00002406 	br	8110a0c0 <POWER_SPI_RW+0x1f8>
			// ignore EOC/ and DMY bits
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0);    //sdi=nextch.7; // put data on pin
8110a030:	e0bff403 	ldbu	r2,-48(fp)
8110a034:	10803fcc 	andi	r2,r2,255
8110a038:	1004d1fa 	srli	r2,r2,7
8110a03c:	10c03fcc 	andi	r3,r2,255
8110a040:	00a00034 	movhi	r2,32768
8110a044:	10825004 	addi	r2,r2,2368
8110a048:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
8110a04c:	e0bff403 	ldbu	r2,-48(fp)
8110a050:	1085883a 	add	r2,r2,r2
8110a054:	e0bff405 	stb	r2,-48(fp)
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
8110a058:	e0bff517 	ldw	r2,-44(fp)
8110a05c:	1085883a 	add	r2,r2,r2
8110a060:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
8110a064:	00a00034 	movhi	r2,32768
8110a068:	10825404 	addi	r2,r2,2384
8110a06c:	10800037 	ldwio	r2,0(r2)
8110a070:	1080004c 	andi	r2,r2,1
8110a074:	1007883a 	mov	r3,r2
8110a078:	e0bff517 	ldw	r2,-44(fp)
8110a07c:	10c4b03a 	or	r2,r2,r3
8110a080:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8110a084:	00c00044 	movi	r3,1
8110a088:	00a00034 	movhi	r2,32768
8110a08c:	10824c04 	addi	r2,r2,2352
8110a090:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a094:	010003c4 	movi	r4,15
8110a098:	11204200 	call	81120420 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8110a09c:	0007883a 	mov	r3,zero
8110a0a0:	00a00034 	movhi	r2,32768
8110a0a4:	10824c04 	addi	r2,r2,2352
8110a0a8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a0ac:	010003c4 	movi	r4,15
8110a0b0:	11204200 	call	81120420 <usleep>
//		debug(fp, "Timeout \r\n");
#endif
		return FALSE;
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
8110a0b4:	e0bff717 	ldw	r2,-36(fp)
8110a0b8:	10800044 	addi	r2,r2,1
8110a0bc:	e0bff715 	stw	r2,-36(fp)
8110a0c0:	e0bff717 	ldw	r2,-36(fp)
8110a0c4:	10800090 	cmplti	r2,r2,2
8110a0c8:	103fd91e 	bne	r2,zero,8110a030 <__reset+0xfb0ea030>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8110a0cc:	e03ff715 	stw	zero,-36(fp)
8110a0d0:	00002406 	br	8110a164 <POWER_SPI_RW+0x29c>
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0); //sdi=nextch.7; // put data on pin
8110a0d4:	e0bff403 	ldbu	r2,-48(fp)
8110a0d8:	10803fcc 	andi	r2,r2,255
8110a0dc:	1004d1fa 	srli	r2,r2,7
8110a0e0:	10c03fcc 	andi	r3,r2,255
8110a0e4:	00a00034 	movhi	r2,32768
8110a0e8:	10825004 	addi	r2,r2,2368
8110a0ec:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
8110a0f0:	e0bff403 	ldbu	r2,-48(fp)
8110a0f4:	1085883a 	add	r2,r2,r2
8110a0f8:	e0bff405 	stb	r2,-48(fp)

		Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
8110a0fc:	e0bff517 	ldw	r2,-44(fp)
8110a100:	1085883a 	add	r2,r2,r2
8110a104:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
8110a108:	00a00034 	movhi	r2,32768
8110a10c:	10825404 	addi	r2,r2,2384
8110a110:	10800037 	ldwio	r2,0(r2)
8110a114:	1080004c 	andi	r2,r2,1
8110a118:	1007883a 	mov	r3,r2
8110a11c:	e0bff517 	ldw	r2,-44(fp)
8110a120:	10c4b03a 	or	r2,r2,r3
8110a124:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8110a128:	00c00044 	movi	r3,1
8110a12c:	00a00034 	movhi	r2,32768
8110a130:	10824c04 	addi	r2,r2,2352
8110a134:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a138:	010003c4 	movi	r4,15
8110a13c:	11204200 	call	81120420 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8110a140:	0007883a 	mov	r3,zero
8110a144:	00a00034 	movhi	r2,32768
8110a148:	10824c04 	addi	r2,r2,2352
8110a14c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a150:	010003c4 	movi	r4,15
8110a154:	11204200 	call	81120420 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8110a158:	e0bff717 	ldw	r2,-36(fp)
8110a15c:	10800044 	addi	r2,r2,1
8110a160:	e0bff715 	stw	r2,-36(fp)
8110a164:	e0bff717 	ldw	r2,-36(fp)
8110a168:	10800210 	cmplti	r2,r2,8
8110a16c:	103fd91e 	bne	r2,zero,8110a0d4 <__reset+0xfb0ea0d4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
8110a170:	e03ff715 	stw	zero,-36(fp)
8110a174:	00001a06 	br	8110a1e0 <POWER_SPI_RW+0x318>
			{
		Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
8110a178:	e0bff517 	ldw	r2,-44(fp)
8110a17c:	1085883a 	add	r2,r2,r2
8110a180:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
8110a184:	00a00034 	movhi	r2,32768
8110a188:	10825404 	addi	r2,r2,2384
8110a18c:	10800037 	ldwio	r2,0(r2)
8110a190:	1080004c 	andi	r2,r2,1
8110a194:	1007883a 	mov	r3,r2
8110a198:	e0bff517 	ldw	r2,-44(fp)
8110a19c:	10c4b03a 	or	r2,r2,r3
8110a1a0:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8110a1a4:	00c00044 	movi	r3,1
8110a1a8:	00a00034 	movhi	r2,32768
8110a1ac:	10824c04 	addi	r2,r2,2352
8110a1b0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a1b4:	010003c4 	movi	r4,15
8110a1b8:	11204200 	call	81120420 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8110a1bc:	0007883a 	mov	r3,zero
8110a1c0:	00a00034 	movhi	r2,32768
8110a1c4:	10824c04 	addi	r2,r2,2352
8110a1c8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a1cc:	010003c4 	movi	r4,15
8110a1d0:	11204200 	call	81120420 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
8110a1d4:	e0bff717 	ldw	r2,-36(fp)
8110a1d8:	10800044 	addi	r2,r2,1
8110a1dc:	e0bff715 	stw	r2,-36(fp)
8110a1e0:	e0bff717 	ldw	r2,-36(fp)
8110a1e4:	10800210 	cmplti	r2,r2,8
8110a1e8:	103fe31e 	bne	r2,zero,8110a178 <__reset+0xfb0ea178>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8110a1ec:	e03ff715 	stw	zero,-36(fp)
8110a1f0:	00001a06 	br	8110a25c <POWER_SPI_RW+0x394>
			{
		Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
8110a1f4:	e0bff517 	ldw	r2,-44(fp)
8110a1f8:	1085883a 	add	r2,r2,r2
8110a1fc:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_1.0 = sdo; // load lsb
8110a200:	00a00034 	movhi	r2,32768
8110a204:	10825404 	addi	r2,r2,2384
8110a208:	10800037 	ldwio	r2,0(r2)
8110a20c:	1080004c 	andi	r2,r2,1
8110a210:	1007883a 	mov	r3,r2
8110a214:	e0bff517 	ldw	r2,-44(fp)
8110a218:	10c4b03a 	or	r2,r2,r3
8110a21c:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8110a220:	00c00044 	movi	r3,1
8110a224:	00a00034 	movhi	r2,32768
8110a228:	10824c04 	addi	r2,r2,2352
8110a22c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a230:	010003c4 	movi	r4,15
8110a234:	11204200 	call	81120420 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8110a238:	0007883a 	mov	r3,zero
8110a23c:	00a00034 	movhi	r2,32768
8110a240:	10824c04 	addi	r2,r2,2352
8110a244:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a248:	010003c4 	movi	r4,15
8110a24c:	11204200 	call	81120420 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8110a250:	e0bff717 	ldw	r2,-36(fp)
8110a254:	10800044 	addi	r2,r2,1
8110a258:	e0bff715 	stw	r2,-36(fp)
8110a25c:	e0bff717 	ldw	r2,-36(fp)
8110a260:	10800210 	cmplti	r2,r2,8
8110a264:	103fe31e 	bne	r2,zero,8110a1f4 <__reset+0xfb0ea1f4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8110a268:	e03ff715 	stw	zero,-36(fp)
8110a26c:	00001a06 	br	8110a2d8 <POWER_SPI_RW+0x410>
			{
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
8110a270:	e0bff517 	ldw	r2,-44(fp)
8110a274:	1085883a 	add	r2,r2,r2
8110a278:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
8110a27c:	00a00034 	movhi	r2,32768
8110a280:	10825404 	addi	r2,r2,2384
8110a284:	10800037 	ldwio	r2,0(r2)
8110a288:	1080004c 	andi	r2,r2,1
8110a28c:	1007883a 	mov	r3,r2
8110a290:	e0bff517 	ldw	r2,-44(fp)
8110a294:	10c4b03a 	or	r2,r2,r3
8110a298:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8110a29c:	00c00044 	movi	r3,1
8110a2a0:	00a00034 	movhi	r2,32768
8110a2a4:	10824c04 	addi	r2,r2,2352
8110a2a8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a2ac:	010003c4 	movi	r4,15
8110a2b0:	11204200 	call	81120420 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8110a2b4:	0007883a 	mov	r3,zero
8110a2b8:	00a00034 	movhi	r2,32768
8110a2bc:	10824c04 	addi	r2,r2,2352
8110a2c0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8110a2c4:	010003c4 	movi	r4,15
8110a2c8:	11204200 	call	81120420 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8110a2cc:	e0bff717 	ldw	r2,-36(fp)
8110a2d0:	10800044 	addi	r2,r2,1
8110a2d4:	e0bff715 	stw	r2,-36(fp)
8110a2d8:	e0bff717 	ldw	r2,-36(fp)
8110a2dc:	10800190 	cmplti	r2,r2,6
8110a2e0:	103fe31e 	bne	r2,zero,8110a270 <__reset+0xfb0ea270>
		SPI_SCK(1); //sck=1; // clock high
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}
	SPI_SCK(1);
8110a2e4:	00c00044 	movi	r3,1
8110a2e8:	00a00034 	movhi	r2,32768
8110a2ec:	10824c04 	addi	r2,r2,2352
8110a2f0:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
8110a2f4:	010003c4 	movi	r4,15
8110a2f8:	11204200 	call	81120420 <usleep>
	SPI_CS_N(IcIndex, 1);  // chip select: inactive
8110a2fc:	00c000c4 	movi	r3,3
8110a300:	00a00034 	movhi	r2,32768
8110a304:	10824804 	addi	r2,r2,2336
8110a308:	10c00035 	stwio	r3,0(r2)

	// check parity
	nZeroCnt = 0;
8110a30c:	e03ff915 	stw	zero,-28(fp)
	Mask32 = 0x01;
8110a310:	00800044 	movi	r2,1
8110a314:	e0bff615 	stw	r2,-40(fp)
	for (i = 0; i < 32; i++) {
8110a318:	e03ff715 	stw	zero,-36(fp)
8110a31c:	00000d06 	br	8110a354 <POWER_SPI_RW+0x48c>
		if ((Value32 & Mask32) == 0x00) {
8110a320:	e0fff517 	ldw	r3,-44(fp)
8110a324:	e0bff617 	ldw	r2,-40(fp)
8110a328:	1884703a 	and	r2,r3,r2
8110a32c:	1000031e 	bne	r2,zero,8110a33c <POWER_SPI_RW+0x474>
			nZeroCnt++;
8110a330:	e0bff917 	ldw	r2,-28(fp)
8110a334:	10800044 	addi	r2,r2,1
8110a338:	e0bff915 	stw	r2,-28(fp)
		}
		Mask32 <<= 1;
8110a33c:	e0bff617 	ldw	r2,-40(fp)
8110a340:	1085883a 	add	r2,r2,r2
8110a344:	e0bff615 	stw	r2,-40(fp)
	SPI_CS_N(IcIndex, 1);  // chip select: inactive

	// check parity
	nZeroCnt = 0;
	Mask32 = 0x01;
	for (i = 0; i < 32; i++) {
8110a348:	e0bff717 	ldw	r2,-36(fp)
8110a34c:	10800044 	addi	r2,r2,1
8110a350:	e0bff715 	stw	r2,-36(fp)
8110a354:	e0bff717 	ldw	r2,-36(fp)
8110a358:	10800810 	cmplti	r2,r2,32
8110a35c:	103ff01e 	bne	r2,zero,8110a320 <__reset+0xfb0ea320>
		if ((Value32 & Mask32) == 0x00) {
			nZeroCnt++;
		}
		Mask32 <<= 1;
	}
	bSuccess = (nZeroCnt & 0x01) ? FALSE : TRUE;
8110a360:	e0bff917 	ldw	r2,-28(fp)
8110a364:	1080004c 	andi	r2,r2,1
8110a368:	1005003a 	cmpeq	r2,r2,zero
8110a36c:	10803fcc 	andi	r2,r2,255
8110a370:	e0bffb15 	stw	r2,-20(fp)
	if (!bSuccess) {
8110a374:	e0bffb17 	ldw	r2,-20(fp)
8110a378:	1000021e 	bne	r2,zero,8110a384 <POWER_SPI_RW+0x4bc>
#ifdef DEBUG_ON
//		debug(fp, "Parity Check Error \r\n");
#endif
		return FALSE;
8110a37c:	0005883a 	mov	r2,zero
8110a380:	00000406 	br	8110a394 <POWER_SPI_RW+0x4cc>
	}

	*pValue = Value32;
8110a384:	e0800317 	ldw	r2,12(fp)
8110a388:	e0fff517 	ldw	r3,-44(fp)
8110a38c:	10c00015 	stw	r3,0(r2)

	return bSuccess;
8110a390:	e0bffb17 	ldw	r2,-20(fp)
}
8110a394:	e037883a 	mov	sp,fp
8110a398:	dfc00117 	ldw	ra,4(sp)
8110a39c:	df000017 	ldw	fp,0(sp)
8110a3a0:	dec00204 	addi	sp,sp,8
8110a3a4:	f800283a 	ret

8110a3a8 <vRstcSimucamReset>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vRstcSimucamReset(alt_u16 usiRstCnt) {
8110a3a8:	defffc04 	addi	sp,sp,-16
8110a3ac:	dfc00315 	stw	ra,12(sp)
8110a3b0:	df000215 	stw	fp,8(sp)
8110a3b4:	df000204 	addi	fp,sp,8
8110a3b8:	2005883a 	mov	r2,r4
8110a3bc:	e0bfff0d 	sth	r2,-4(fp)
	alt_u32 uliReg = 0;
8110a3c0:	e03ffe15 	stw	zero,-8(fp)

	uliReg |= (alt_u32) (usiRstCnt & RSTC_SIMUCAM_RST_TMR_MSK);
8110a3c4:	e0bfff0b 	ldhu	r2,-4(fp)
8110a3c8:	e0fffe17 	ldw	r3,-8(fp)
8110a3cc:	1884b03a 	or	r2,r3,r2
8110a3d0:	e0bffe15 	stw	r2,-8(fp)
	uliReg |= (alt_u32) RSTC_SIMUCAM_RST_CTRL_MSK;
8110a3d4:	e0bffe17 	ldw	r2,-8(fp)
8110a3d8:	10800074 	orhi	r2,r2,1
8110a3dc:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110a3e0:	e1bffe17 	ldw	r6,-8(fp)
8110a3e4:	000b883a 	mov	r5,zero
8110a3e8:	01200034 	movhi	r4,32768
8110a3ec:	21020004 	addi	r4,r4,2048
8110a3f0:	110a4e00 	call	8110a4e0 <vRstcWriteReg>
	RSTC_SIMUCAM_RESET_REG_OFFSET, uliReg);
}
8110a3f4:	0001883a 	nop
8110a3f8:	e037883a 	mov	sp,fp
8110a3fc:	dfc00117 	ldw	ra,4(sp)
8110a400:	df000017 	ldw	fp,0(sp)
8110a404:	dec00204 	addi	sp,sp,8
8110a408:	f800283a 	ret

8110a40c <vRstcReleaseDeviceReset>:

void vRstcReleaseDeviceReset(alt_u32 usiRstMask) {
8110a40c:	defffc04 	addi	sp,sp,-16
8110a410:	dfc00315 	stw	ra,12(sp)
8110a414:	df000215 	stw	fp,8(sp)
8110a418:	df000204 	addi	fp,sp,8
8110a41c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliReg = 0;
8110a420:	e03ffe15 	stw	zero,-8(fp)

	uliReg = uliRstReadReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110a424:	01400044 	movi	r5,1
8110a428:	01200034 	movhi	r4,32768
8110a42c:	21020004 	addi	r4,r4,2048
8110a430:	110a52c0 	call	8110a52c <uliRstReadReg>
8110a434:	e0bffe15 	stw	r2,-8(fp)
	RSTC_DEVICE_RESET_REG_OFFSET);
	uliReg &= ~((alt_u32) usiRstMask);
8110a438:	e0bfff17 	ldw	r2,-4(fp)
8110a43c:	0084303a 	nor	r2,zero,r2
8110a440:	e0fffe17 	ldw	r3,-8(fp)
8110a444:	1884703a 	and	r2,r3,r2
8110a448:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110a44c:	e1bffe17 	ldw	r6,-8(fp)
8110a450:	01400044 	movi	r5,1
8110a454:	01200034 	movhi	r4,32768
8110a458:	21020004 	addi	r4,r4,2048
8110a45c:	110a4e00 	call	8110a4e0 <vRstcWriteReg>
	RSTC_DEVICE_RESET_REG_OFFSET, uliReg);
}
8110a460:	0001883a 	nop
8110a464:	e037883a 	mov	sp,fp
8110a468:	dfc00117 	ldw	ra,4(sp)
8110a46c:	df000017 	ldw	fp,0(sp)
8110a470:	dec00204 	addi	sp,sp,8
8110a474:	f800283a 	ret

8110a478 <vRstcHoldDeviceReset>:

void vRstcHoldDeviceReset(alt_u32 usiRstMask) {
8110a478:	defffc04 	addi	sp,sp,-16
8110a47c:	dfc00315 	stw	ra,12(sp)
8110a480:	df000215 	stw	fp,8(sp)
8110a484:	df000204 	addi	fp,sp,8
8110a488:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliReg = 0;
8110a48c:	e03ffe15 	stw	zero,-8(fp)

	uliReg = uliRstReadReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110a490:	01400044 	movi	r5,1
8110a494:	01200034 	movhi	r4,32768
8110a498:	21020004 	addi	r4,r4,2048
8110a49c:	110a52c0 	call	8110a52c <uliRstReadReg>
8110a4a0:	e0bffe15 	stw	r2,-8(fp)
	RSTC_DEVICE_RESET_REG_OFFSET);
	uliReg |= (alt_u32) usiRstMask;
8110a4a4:	e0fffe17 	ldw	r3,-8(fp)
8110a4a8:	e0bfff17 	ldw	r2,-4(fp)
8110a4ac:	1884b03a 	or	r2,r3,r2
8110a4b0:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110a4b4:	e1bffe17 	ldw	r6,-8(fp)
8110a4b8:	01400044 	movi	r5,1
8110a4bc:	01200034 	movhi	r4,32768
8110a4c0:	21020004 	addi	r4,r4,2048
8110a4c4:	110a4e00 	call	8110a4e0 <vRstcWriteReg>
	RSTC_DEVICE_RESET_REG_OFFSET, uliReg);
}
8110a4c8:	0001883a 	nop
8110a4cc:	e037883a 	mov	sp,fp
8110a4d0:	dfc00117 	ldw	ra,4(sp)
8110a4d4:	df000017 	ldw	fp,0(sp)
8110a4d8:	dec00204 	addi	sp,sp,8
8110a4dc:	f800283a 	ret

8110a4e0 <vRstcWriteReg>:
//! [public functions]

//! [private functions]
static void vRstcWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8110a4e0:	defffc04 	addi	sp,sp,-16
8110a4e4:	df000315 	stw	fp,12(sp)
8110a4e8:	df000304 	addi	fp,sp,12
8110a4ec:	e13ffd15 	stw	r4,-12(fp)
8110a4f0:	e17ffe15 	stw	r5,-8(fp)
8110a4f4:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8110a4f8:	e0bffe17 	ldw	r2,-8(fp)
8110a4fc:	1085883a 	add	r2,r2,r2
8110a500:	1085883a 	add	r2,r2,r2
8110a504:	1007883a 	mov	r3,r2
8110a508:	e0bffd17 	ldw	r2,-12(fp)
8110a50c:	10c5883a 	add	r2,r2,r3
8110a510:	e0ffff17 	ldw	r3,-4(fp)
8110a514:	10c00015 	stw	r3,0(r2)
}
8110a518:	0001883a 	nop
8110a51c:	e037883a 	mov	sp,fp
8110a520:	df000017 	ldw	fp,0(sp)
8110a524:	dec00104 	addi	sp,sp,4
8110a528:	f800283a 	ret

8110a52c <uliRstReadReg>:

static alt_u32 uliRstReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
8110a52c:	defffc04 	addi	sp,sp,-16
8110a530:	df000315 	stw	fp,12(sp)
8110a534:	df000304 	addi	fp,sp,12
8110a538:	e13ffe15 	stw	r4,-8(fp)
8110a53c:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8110a540:	e0bfff17 	ldw	r2,-4(fp)
8110a544:	1085883a 	add	r2,r2,r2
8110a548:	1085883a 	add	r2,r2,r2
8110a54c:	1007883a 	mov	r3,r2
8110a550:	e0bffe17 	ldw	r2,-8(fp)
8110a554:	10c5883a 	add	r2,r2,r3
8110a558:	10800017 	ldw	r2,0(r2)
8110a55c:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
8110a560:	e0bffd17 	ldw	r2,-12(fp)
}
8110a564:	e037883a 	mov	sp,fp
8110a568:	df000017 	ldw	fp,0(sp)
8110a56c:	dec00104 	addi	sp,sp,4
8110a570:	f800283a 	ret

8110a574 <v_spi_start>:

#ifdef DEBUG_ON
char cDebugBuffer[256];
#endif

void v_spi_start(void){
8110a574:	defffe04 	addi	sp,sp,-8
8110a578:	dfc00115 	stw	ra,4(sp)
8110a57c:	df000015 	stw	fp,0(sp)
8110a580:	d839883a 	mov	fp,sp
    //Pull CS_n Low to start communication
    SPI_SCK(0);
8110a584:	0007883a 	mov	r3,zero
8110a588:	00a00034 	movhi	r2,32768
8110a58c:	10823004 	addi	r2,r2,2240
8110a590:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
8110a594:	0007883a 	mov	r3,zero
8110a598:	00a00034 	movhi	r2,32768
8110a59c:	10822c04 	addi	r2,r2,2224
8110a5a0:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
8110a5a4:	01002584 	movi	r4,150
8110a5a8:	11204200 	call	81120420 <usleep>
}
8110a5ac:	0001883a 	nop
8110a5b0:	e037883a 	mov	sp,fp
8110a5b4:	dfc00117 	ldw	ra,4(sp)
8110a5b8:	df000017 	ldw	fp,0(sp)
8110a5bc:	dec00204 	addi	sp,sp,8
8110a5c0:	f800283a 	ret

8110a5c4 <v_spi_send_byte>:

void v_spi_send_byte(alt_u8 uc_data){
8110a5c4:	defffc04 	addi	sp,sp,-16
8110a5c8:	dfc00315 	stw	ra,12(sp)
8110a5cc:	df000215 	stw	fp,8(sp)
8110a5d0:	df000204 	addi	fp,sp,8
8110a5d4:	2005883a 	mov	r2,r4
8110a5d8:	e0bfff05 	stb	r2,-4(fp)

    alt_u8 i = 0;
8110a5dc:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_data_mask = 0x80;
8110a5e0:	00bfe004 	movi	r2,-128
8110a5e4:	e0bffe45 	stb	r2,-7(fp)

    for(i=0;i<8;i++)
8110a5e8:	e03ffe05 	stb	zero,-8(fp)
8110a5ec:	00001b06 	br	8110a65c <v_spi_send_byte+0x98>
    {
        SPI_SDI((uc_data & uc_data_mask)?1:0);
8110a5f0:	e0ffff03 	ldbu	r3,-4(fp)
8110a5f4:	e0bffe43 	ldbu	r2,-7(fp)
8110a5f8:	1884703a 	and	r2,r3,r2
8110a5fc:	10803fcc 	andi	r2,r2,255
8110a600:	1004c03a 	cmpne	r2,r2,zero
8110a604:	10c03fcc 	andi	r3,r2,255
8110a608:	00a00034 	movhi	r2,32768
8110a60c:	10823404 	addi	r2,r2,2256
8110a610:	10c00035 	stwio	r3,0(r2)
        uc_data_mask >>= 1;
8110a614:	e0bffe43 	ldbu	r2,-7(fp)
8110a618:	1004d07a 	srli	r2,r2,1
8110a61c:	e0bffe45 	stb	r2,-7(fp)

        SPI_SCK(1);//sck=1; // clock high
8110a620:	00c00044 	movi	r3,1
8110a624:	00a00034 	movhi	r2,32768
8110a628:	10823004 	addi	r2,r2,2240
8110a62c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110a630:	01002584 	movi	r4,150
8110a634:	11204200 	call	81120420 <usleep>
        SPI_SCK(0);//sck=0; // clock low
8110a638:	0007883a 	mov	r3,zero
8110a63c:	00a00034 	movhi	r2,32768
8110a640:	10823004 	addi	r2,r2,2240
8110a644:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110a648:	01002584 	movi	r4,150
8110a64c:	11204200 	call	81120420 <usleep>
void v_spi_send_byte(alt_u8 uc_data){

    alt_u8 i = 0;
    alt_u8 uc_data_mask = 0x80;

    for(i=0;i<8;i++)
8110a650:	e0bffe03 	ldbu	r2,-8(fp)
8110a654:	10800044 	addi	r2,r2,1
8110a658:	e0bffe05 	stb	r2,-8(fp)
8110a65c:	e0bffe03 	ldbu	r2,-8(fp)
8110a660:	10800230 	cmpltui	r2,r2,8
8110a664:	103fe21e 	bne	r2,zero,8110a5f0 <__reset+0xfb0ea5f0>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

}
8110a668:	0001883a 	nop
8110a66c:	e037883a 	mov	sp,fp
8110a670:	dfc00117 	ldw	ra,4(sp)
8110a674:	df000017 	ldw	fp,0(sp)
8110a678:	dec00204 	addi	sp,sp,8
8110a67c:	f800283a 	ret

8110a680 <uc_spi_get_byte>:

alt_u8 uc_spi_get_byte(void){
8110a680:	defffd04 	addi	sp,sp,-12
8110a684:	dfc00215 	stw	ra,8(sp)
8110a688:	df000115 	stw	fp,4(sp)
8110a68c:	df000104 	addi	fp,sp,4

    alt_u8 i = 0;
8110a690:	e03fff05 	stb	zero,-4(fp)
    alt_u8 uc_data = 0;
8110a694:	e03fff45 	stb	zero,-3(fp)

    for(i=0;i<8;i++) // read byte
8110a698:	e03fff05 	stb	zero,-4(fp)
8110a69c:	00001a06 	br	8110a708 <uc_spi_get_byte+0x88>
    {
        uc_data <<= 1;
8110a6a0:	e0bfff43 	ldbu	r2,-3(fp)
8110a6a4:	1085883a 	add	r2,r2,r2
8110a6a8:	e0bfff45 	stb	r2,-3(fp)
        uc_data |= SPI_SDO;
8110a6ac:	00a00034 	movhi	r2,32768
8110a6b0:	10823804 	addi	r2,r2,2272
8110a6b4:	10800037 	ldwio	r2,0(r2)
8110a6b8:	1080004c 	andi	r2,r2,1
8110a6bc:	1007883a 	mov	r3,r2
8110a6c0:	e0bfff43 	ldbu	r2,-3(fp)
8110a6c4:	1884b03a 	or	r2,r3,r2
8110a6c8:	e0bfff45 	stb	r2,-3(fp)

        SPI_SCK(1);//sck=1; // clock high
8110a6cc:	00c00044 	movi	r3,1
8110a6d0:	00a00034 	movhi	r2,32768
8110a6d4:	10823004 	addi	r2,r2,2240
8110a6d8:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110a6dc:	01002584 	movi	r4,150
8110a6e0:	11204200 	call	81120420 <usleep>
        SPI_SCK(0);//sck=0; // clock low
8110a6e4:	0007883a 	mov	r3,zero
8110a6e8:	00a00034 	movhi	r2,32768
8110a6ec:	10823004 	addi	r2,r2,2240
8110a6f0:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110a6f4:	01002584 	movi	r4,150
8110a6f8:	11204200 	call	81120420 <usleep>
alt_u8 uc_spi_get_byte(void){

    alt_u8 i = 0;
    alt_u8 uc_data = 0;

    for(i=0;i<8;i++) // read byte
8110a6fc:	e0bfff03 	ldbu	r2,-4(fp)
8110a700:	10800044 	addi	r2,r2,1
8110a704:	e0bfff05 	stb	r2,-4(fp)
8110a708:	e0bfff03 	ldbu	r2,-4(fp)
8110a70c:	10800230 	cmpltui	r2,r2,8
8110a710:	103fe31e 	bne	r2,zero,8110a6a0 <__reset+0xfb0ea6a0>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    return uc_data;
8110a714:	e0bfff43 	ldbu	r2,-3(fp)
}
8110a718:	e037883a 	mov	sp,fp
8110a71c:	dfc00117 	ldw	ra,4(sp)
8110a720:	df000017 	ldw	fp,0(sp)
8110a724:	dec00204 	addi	sp,sp,8
8110a728:	f800283a 	ret

8110a72c <v_spi_end>:

void v_spi_end(void){
8110a72c:	defffe04 	addi	sp,sp,-8
8110a730:	dfc00115 	stw	ra,4(sp)
8110a734:	df000015 	stw	fp,0(sp)
8110a738:	d839883a 	mov	fp,sp
    //Set CS_n to end communication
    SPI_SCK(0);
8110a73c:	0007883a 	mov	r3,zero
8110a740:	00a00034 	movhi	r2,32768
8110a744:	10823004 	addi	r2,r2,2240
8110a748:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
8110a74c:	01002584 	movi	r4,150
8110a750:	11204200 	call	81120420 <usleep>
    SPI_CS_N(1);
8110a754:	00c00044 	movi	r3,1
8110a758:	00a00034 	movhi	r2,32768
8110a75c:	10822c04 	addi	r2,r2,2224
8110a760:	10c00035 	stwio	r3,0(r2)
}
8110a764:	0001883a 	nop
8110a768:	e037883a 	mov	sp,fp
8110a76c:	dfc00117 	ldw	ra,4(sp)
8110a770:	df000017 	ldw	fp,0(sp)
8110a774:	dec00204 	addi	sp,sp,8
8110a778:	f800283a 	ret

8110a77c <RTCC_SPI_R_MAC>:

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
8110a77c:	defff604 	addi	sp,sp,-40
8110a780:	dfc00915 	stw	ra,36(sp)
8110a784:	df000815 	stw	fp,32(sp)
8110a788:	df000804 	addi	fp,sp,32
8110a78c:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
8110a790:	e03ffc15 	stw	zero,-16(fp)

    alt_u8 uc_EUI48_B0 = 0;
8110a794:	e03ffd05 	stb	zero,-12(fp)
    alt_u8 uc_EUI48_B1 = 0;
8110a798:	e03ffd45 	stb	zero,-11(fp)
    alt_u8 uc_EUI48_B2 = 0;
8110a79c:	e03ffd85 	stb	zero,-10(fp)
    alt_u8 uc_EUI48_B3 = 0;
8110a7a0:	e03ffdc5 	stb	zero,-9(fp)
    alt_u8 uc_EUI48_B4 = 0;
8110a7a4:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_EUI48_B5 = 0;
8110a7a8:	e03ffe45 	stb	zero,-7(fp)

//    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
8110a7ac:	00800084 	movi	r2,2
8110a7b0:	e0bffe85 	stb	r2,-6(fp)
//    const alt_u8 uc_EUI48_B2_addr = 0x04;
//    const alt_u8 uc_EUI48_B3_addr = 0x05;
//    const alt_u8 uc_EUI48_B4_addr = 0x06;
//    const alt_u8 uc_EUI48_B5_addr = 0x07;

    const alt_u8 uc_IDREAD_cmd = 0x33;
8110a7b4:	00800cc4 	movi	r2,51
8110a7b8:	e0bffec5 	stb	r2,-5(fp)

//    int i = 0;
    
    // Start Communication
    v_spi_start();
8110a7bc:	110a5740 	call	8110a574 <v_spi_start>

    //Send IDREAD (0011 0011)
    v_spi_send_byte(uc_IDREAD_cmd);
8110a7c0:	e0bffec3 	ldbu	r2,-5(fp)
8110a7c4:	1009883a 	mov	r4,r2
8110a7c8:	110a5c40 	call	8110a5c4 <v_spi_send_byte>

    //Send Address (0x02 - 0x07)
    v_spi_send_byte(uc_EUI48_B0_addr);
8110a7cc:	e0bffe83 	ldbu	r2,-6(fp)
8110a7d0:	1009883a 	mov	r4,r2
8110a7d4:	110a5c40 	call	8110a5c4 <v_spi_send_byte>

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = uc_spi_get_byte();
8110a7d8:	110a6800 	call	8110a680 <uc_spi_get_byte>
8110a7dc:	e0bffd05 	stb	r2,-12(fp)
    uc_EUI48_B1 = uc_spi_get_byte();
8110a7e0:	110a6800 	call	8110a680 <uc_spi_get_byte>
8110a7e4:	e0bffd45 	stb	r2,-11(fp)
    uc_EUI48_B2 = uc_spi_get_byte();
8110a7e8:	110a6800 	call	8110a680 <uc_spi_get_byte>
8110a7ec:	e0bffd85 	stb	r2,-10(fp)
    uc_EUI48_B3 = uc_spi_get_byte();
8110a7f0:	110a6800 	call	8110a680 <uc_spi_get_byte>
8110a7f4:	e0bffdc5 	stb	r2,-9(fp)
    uc_EUI48_B4 = uc_spi_get_byte();
8110a7f8:	110a6800 	call	8110a680 <uc_spi_get_byte>
8110a7fc:	e0bffe05 	stb	r2,-8(fp)
    uc_EUI48_B5 = uc_spi_get_byte();
8110a800:	110a6800 	call	8110a680 <uc_spi_get_byte>
8110a804:	e0bffe45 	stb	r2,-7(fp)

    // End communication
    v_spi_end();
8110a808:	110a72c0 	call	8110a72c <v_spi_end>

    bSuccess = TRUE;
8110a80c:	00800044 	movi	r2,1
8110a810:	e0bffc15 	stw	r2,-16(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
8110a814:	e0bfff17 	ldw	r2,-4(fp)
8110a818:	e0fffd03 	ldbu	r3,-12(fp)
8110a81c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
8110a820:	e0bfff17 	ldw	r2,-4(fp)
8110a824:	10800044 	addi	r2,r2,1
8110a828:	e0fffd43 	ldbu	r3,-11(fp)
8110a82c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
8110a830:	e0bfff17 	ldw	r2,-4(fp)
8110a834:	10800084 	addi	r2,r2,2
8110a838:	e0fffd83 	ldbu	r3,-10(fp)
8110a83c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
8110a840:	e0bfff17 	ldw	r2,-4(fp)
8110a844:	108000c4 	addi	r2,r2,3
8110a848:	e0fffdc3 	ldbu	r3,-9(fp)
8110a84c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
8110a850:	e0bfff17 	ldw	r2,-4(fp)
8110a854:	10800104 	addi	r2,r2,4
8110a858:	e0fffe03 	ldbu	r3,-8(fp)
8110a85c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
8110a860:	e0bfff17 	ldw	r2,-4(fp)
8110a864:	10800144 	addi	r2,r2,5
8110a868:	e0fffe43 	ldbu	r3,-7(fp)
8110a86c:	10c00005 	stb	r3,0(r2)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "RTCC EUI-48 MAC Address: 0x%02x:%02x:%02x:%02x:%02x:%02x \n", uc_EUI48_B0, uc_EUI48_B1, uc_EUI48_B2, uc_EUI48_B3, uc_EUI48_B4, uc_EUI48_B5);
8110a870:	e1bffd03 	ldbu	r6,-12(fp)
8110a874:	e1fffd43 	ldbu	r7,-11(fp)
8110a878:	e0bffd83 	ldbu	r2,-10(fp)
8110a87c:	e0fffdc3 	ldbu	r3,-9(fp)
8110a880:	e13ffe03 	ldbu	r4,-8(fp)
8110a884:	e17ffe43 	ldbu	r5,-7(fp)
8110a888:	d9400315 	stw	r5,12(sp)
8110a88c:	d9000215 	stw	r4,8(sp)
8110a890:	d8c00115 	stw	r3,4(sp)
8110a894:	d8800015 	stw	r2,0(sp)
8110a898:	016044b4 	movhi	r5,33042
8110a89c:	2956cb04 	addi	r5,r5,23340
8110a8a0:	012044f4 	movhi	r4,33043
8110a8a4:	21205704 	addi	r4,r4,-32420
8110a8a8:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
8110a8ac:	d0a02f17 	ldw	r2,-32580(gp)
8110a8b0:	016044f4 	movhi	r5,33043
8110a8b4:	29605704 	addi	r5,r5,-32420
8110a8b8:	1009883a 	mov	r4,r2
8110a8bc:	110f5100 	call	8110f510 <fprintf>
#endif

    return bSuccess;
8110a8c0:	e0bffc17 	ldw	r2,-16(fp)
}
8110a8c4:	e037883a 	mov	sp,fp
8110a8c8:	dfc00117 	ldw	ra,4(sp)
8110a8cc:	df000017 	ldw	fp,0(sp)
8110a8d0:	dec00204 	addi	sp,sp,8
8110a8d4:	f800283a 	ret

8110a8d8 <bSSDisplayConfig>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configurao no especificada
 *
 */
bool bSSDisplayConfig(alt_u8 SsdpConfig){
8110a8d8:	defffd04 	addi	sp,sp,-12
8110a8dc:	df000215 	stw	fp,8(sp)
8110a8e0:	df000204 	addi	fp,sp,8
8110a8e4:	2005883a 	mov	r2,r4
8110a8e8:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
8110a8ec:	e0bfff03 	ldbu	r2,-4(fp)
8110a8f0:	10c00168 	cmpgeui	r3,r2,5
8110a8f4:	18001c1e 	bne	r3,zero,8110a968 <bSSDisplayConfig+0x90>
8110a8f8:	100690ba 	slli	r3,r2,2
8110a8fc:	00a04474 	movhi	r2,33041
8110a900:	10aa4404 	addi	r2,r2,-22256
8110a904:	1885883a 	add	r2,r3,r2
8110a908:	10800017 	ldw	r2,0(r2)
8110a90c:	1000683a 	jmp	r2
8110a910:	8110a924 	muli	r4,r16,17060
8110a914:	8110a930 	cmpltui	r4,r16,17060
8110a918:	8110a93c 	xorhi	r4,r16,17060
8110a91c:	8110a950 	cmplti	r4,r16,17061
8110a920:	8110a960 	cmpeqi	r4,r16,17061
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
8110a924:	00800cc4 	movi	r2,51
8110a928:	d0a02c05 	stb	r2,-32592(gp)
	    break;
8110a92c:	00001006 	br	8110a970 <bSSDisplayConfig+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
8110a930:	00801544 	movi	r2,85
8110a934:	d0a02c05 	stb	r2,-32592(gp)
	    break;
8110a938:	00000d06 	br	8110a970 <bSSDisplayConfig+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
8110a93c:	d0e02c03 	ldbu	r3,-32592(gp)
8110a940:	00bff744 	movi	r2,-35
8110a944:	1884703a 	and	r2,r3,r2
8110a948:	d0a02c05 	stb	r2,-32592(gp)
	    break;
8110a94c:	00000806 	br	8110a970 <bSSDisplayConfig+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
8110a950:	d0a02c03 	ldbu	r2,-32592(gp)
8110a954:	10800894 	ori	r2,r2,34
8110a958:	d0a02c05 	stb	r2,-32592(gp)
	    break;
8110a95c:	00000406 	br	8110a970 <bSSDisplayConfig+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
8110a960:	d0202c05 	stb	zero,-32592(gp)
	    break;
8110a964:	00000206 	br	8110a970 <bSSDisplayConfig+0x98>
		
		default:
		    return FALSE;
8110a968:	0005883a 	mov	r2,zero
8110a96c:	00000806 	br	8110a990 <bSSDisplayConfig+0xb8>
	}

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
8110a970:	00a00034 	movhi	r2,32768
8110a974:	10828404 	addi	r2,r2,2576
8110a978:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
8110a97c:	d0a02c03 	ldbu	r2,-32592(gp)
8110a980:	10c03fcc 	andi	r3,r2,255
8110a984:	e0bffe17 	ldw	r2,-8(fp)
8110a988:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8110a98c:	00800044 	movi	r2,1
}
8110a990:	e037883a 	mov	sp,fp
8110a994:	df000017 	ldw	fp,0(sp)
8110a998:	dec00104 	addi	sp,sp,4
8110a99c:	f800283a 	ret

8110a9a0 <bSSDisplayUpdate>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSSDisplayUpdate(alt_u8 SsdpData){
8110a9a0:	defffd04 	addi	sp,sp,-12
8110a9a4:	df000215 	stw	fp,8(sp)
8110a9a8:	df000204 	addi	fp,sp,8
8110a9ac:	2005883a 	mov	r2,r4
8110a9b0:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
8110a9b4:	00a00034 	movhi	r2,32768
8110a9b8:	10828404 	addi	r2,r2,2576
8110a9bc:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
8110a9c0:	e0bffe17 	ldw	r2,-8(fp)
8110a9c4:	10800104 	addi	r2,r2,4
8110a9c8:	e0ffff03 	ldbu	r3,-4(fp)
8110a9cc:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8110a9d0:	00800044 	movi	r2,1
}
8110a9d4:	e037883a 	mov	sp,fp
8110a9d8:	df000017 	ldw	fp,0(sp)
8110a9dc:	dec00104 	addi	sp,sp,4
8110a9e0:	f800283a 	ret

8110a9e4 <vSyncHandleIrq>:
 *
 * @param [in] void* context
 *
 * @retval void
 */
void vSyncHandleIrq(void* pvContext) {
8110a9e4:	defffd04 	addi	sp,sp,-12
8110a9e8:	df000215 	stw	fp,8(sp)
8110a9ec:	df000204 	addi	fp,sp,8
8110a9f0:	e13fff15 	stw	r4,-4(fp)
	// Cast pvContext to viHoldContext's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* pviHoldContext = (volatile int*) pvContext;
8110a9f4:	e0bfff17 	ldw	r2,-4(fp)
8110a9f8:	e0bffe15 	stw	r2,-8(fp)
	// Use pvContext value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vucN += 1;
8110a9fc:	d0a02e03 	ldbu	r2,-32584(gp)
8110aa00:	10800044 	addi	r2,r2,1
8110aa04:	d0a02e05 	stb	r2,-32584(gp)
}
8110aa08:	0001883a 	nop
8110aa0c:	e037883a 	mov	sp,fp
8110aa10:	df000017 	ldw	fp,0(sp)
8110aa14:	dec00104 	addi	sp,sp,4
8110aa18:	f800283a 	ret

8110aa1c <vSyncInitIrq>:
 *
 * @param [in] void
 *
 * @retval void
 */
void vSyncInitIrq(void) {
8110aa1c:	defffd04 	addi	sp,sp,-12
8110aa20:	dfc00215 	stw	ra,8(sp)
8110aa24:	df000115 	stw	fp,4(sp)
8110aa28:	df000104 	addi	fp,sp,4
	// Recast the viHoldContext pointer to match the alt_irq_register() function
	// prototype.
	void* hold_context_ptr = (void*) &viHoldContext;
8110aa2c:	d0a02d04 	addi	r2,gp,-32588
8110aa30:	e0bfff15 	stw	r2,-4(fp)
	// Register the interrupt handler
	alt_irq_register(SYNC_IRQ, hold_context_ptr, vSyncHandleIrq);
8110aa34:	01a04474 	movhi	r6,33041
8110aa38:	31aa7904 	addi	r6,r6,-22044
8110aa3c:	e17fff17 	ldw	r5,-4(fp)
8110aa40:	01000284 	movi	r4,10
8110aa44:	111f9a80 	call	8111f9a8 <alt_irq_register>
}
8110aa48:	0001883a 	nop
8110aa4c:	e037883a 	mov	sp,fp
8110aa50:	dfc00117 	ldw	ra,4(sp)
8110aa54:	df000017 	ldw	fp,0(sp)
8110aa58:	dec00204 	addi	sp,sp,8
8110aa5c:	f800283a 	ret

8110aa60 <vSyncIrqFlagClrSync>:

void vSyncIrqFlagClrSync(void) {
8110aa60:	defffe04 	addi	sp,sp,-8
8110aa64:	dfc00115 	stw	ra,4(sp)
8110aa68:	df000015 	stw	fp,0(sp)
8110aa6c:	d839883a 	mov	fp,sp
	bSyncWriteReg(SYNC_IRQ_FG_CLR_REG_OFFSET, (alt_u32) SYNC_IRQ_FG_CLR_MSK);
8110aa70:	01400044 	movi	r5,1
8110aa74:	010002c4 	movi	r4,11
8110aa78:	110b7000 	call	8110b700 <bSyncWriteReg>
}
8110aa7c:	0001883a 	nop
8110aa80:	e037883a 	mov	sp,fp
8110aa84:	dfc00117 	ldw	ra,4(sp)
8110aa88:	df000017 	ldw	fp,0(sp)
8110aa8c:	dec00204 	addi	sp,sp,8
8110aa90:	f800283a 	ret

8110aa94 <bSyncIrqFlagSync>:

bool bSyncIrqFlagSync(void) {
8110aa94:	defffd04 	addi	sp,sp,-12
8110aa98:	dfc00215 	stw	ra,8(sp)
8110aa9c:	df000115 	stw	fp,4(sp)
8110aaa0:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliSyncReadReg(SYNC_IRQ_FG_REG_OFFSET) & SYNC_IRQ_FG_MSK) {
8110aaa4:	01000304 	movi	r4,12
8110aaa8:	110b7540 	call	8110b754 <uliSyncReadReg>
8110aaac:	1080004c 	andi	r2,r2,1
8110aab0:	10000326 	beq	r2,zero,8110aac0 <bSyncIrqFlagSync+0x2c>
		bFlag = TRUE;
8110aab4:	00800044 	movi	r2,1
8110aab8:	e0bfff15 	stw	r2,-4(fp)
8110aabc:	00000106 	br	8110aac4 <bSyncIrqFlagSync+0x30>
	} else {
		bFlag = FALSE;
8110aac0:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
8110aac4:	e0bfff17 	ldw	r2,-4(fp)
}
8110aac8:	e037883a 	mov	sp,fp
8110aacc:	dfc00117 	ldw	ra,4(sp)
8110aad0:	df000017 	ldw	fp,0(sp)
8110aad4:	dec00204 	addi	sp,sp,8
8110aad8:	f800283a 	ret

8110aadc <bSyncStatusExtnIrq>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncStatusExtnIrq(void) {
8110aadc:	defffc04 	addi	sp,sp,-16
8110aae0:	dfc00315 	stw	ra,12(sp)
8110aae4:	df000215 	stw	fp,8(sp)
8110aae8:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	bool bResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8110aaec:	0009883a 	mov	r4,zero
8110aaf0:	110b7540 	call	8110b754 <uliSyncReadReg>
8110aaf4:	e0bfff15 	stw	r2,-4(fp)

	if (uliAux & SYNC_STAT_EXTN_IRQ_MSK) {
8110aaf8:	e0bfff17 	ldw	r2,-4(fp)
8110aafc:	1000030e 	bge	r2,zero,8110ab0c <bSyncStatusExtnIrq+0x30>
		bResult = TRUE;
8110ab00:	00800044 	movi	r2,1
8110ab04:	e0bffe15 	stw	r2,-8(fp)
8110ab08:	00000106 	br	8110ab10 <bSyncStatusExtnIrq+0x34>
	} else {
		bResult = FALSE;
8110ab0c:	e03ffe15 	stw	zero,-8(fp)
	}
	return bResult;
8110ab10:	e0bffe17 	ldw	r2,-8(fp)
}
8110ab14:	e037883a 	mov	sp,fp
8110ab18:	dfc00117 	ldw	ra,4(sp)
8110ab1c:	df000017 	ldw	fp,0(sp)
8110ab20:	dec00204 	addi	sp,sp,8
8110ab24:	f800283a 	ret

8110ab28 <ucSyncStatusState>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusState(void) {
8110ab28:	defffc04 	addi	sp,sp,-16
8110ab2c:	dfc00315 	stw	ra,12(sp)
8110ab30:	df000215 	stw	fp,8(sp)
8110ab34:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	alt_u8 ucResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8110ab38:	0009883a 	mov	r4,zero
8110ab3c:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ab40:	e0bffe15 	stw	r2,-8(fp)
	ucResult = (alt_u8) ((uliAux & SYNC_STAT_STATE_MSK) >> 16);
8110ab44:	e0bffe17 	ldw	r2,-8(fp)
8110ab48:	10803fec 	andhi	r2,r2,255
8110ab4c:	1004d43a 	srli	r2,r2,16
8110ab50:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8110ab54:	e0bfff03 	ldbu	r2,-4(fp)
}
8110ab58:	e037883a 	mov	sp,fp
8110ab5c:	dfc00117 	ldw	ra,4(sp)
8110ab60:	df000017 	ldw	fp,0(sp)
8110ab64:	dec00204 	addi	sp,sp,8
8110ab68:	f800283a 	ret

8110ab6c <ucSyncStatusErrorCode>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusErrorCode(void) {
8110ab6c:	defffc04 	addi	sp,sp,-16
8110ab70:	dfc00315 	stw	ra,12(sp)
8110ab74:	df000215 	stw	fp,8(sp)
8110ab78:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	alt_u8 ucResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8110ab7c:	0009883a 	mov	r4,zero
8110ab80:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ab84:	e0bffe15 	stw	r2,-8(fp)
	ucResult = (alt_u8) ((uliAux & SYNC_STAT_ERROR_CODE_MSK) >> 8);
8110ab88:	e0bffe17 	ldw	r2,-8(fp)
8110ab8c:	10bfc00c 	andi	r2,r2,65280
8110ab90:	1004d23a 	srli	r2,r2,8
8110ab94:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8110ab98:	e0bfff03 	ldbu	r2,-4(fp)
}
8110ab9c:	e037883a 	mov	sp,fp
8110aba0:	dfc00117 	ldw	ra,4(sp)
8110aba4:	df000017 	ldw	fp,0(sp)
8110aba8:	dec00204 	addi	sp,sp,8
8110abac:	f800283a 	ret

8110abb0 <ucSyncStatusCycleNumber>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusCycleNumber(void) {
8110abb0:	defffc04 	addi	sp,sp,-16
8110abb4:	dfc00315 	stw	ra,12(sp)
8110abb8:	df000215 	stw	fp,8(sp)
8110abbc:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	alt_u8 ucResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8110abc0:	0009883a 	mov	r4,zero
8110abc4:	110b7540 	call	8110b754 <uliSyncReadReg>
8110abc8:	e0bffe15 	stw	r2,-8(fp)
	ucResult = (alt_u8) ((uliAux & SYNC_STAT_CYCLE_NUMBER_MSK) >> 0);
8110abcc:	e0bffe17 	ldw	r2,-8(fp)
8110abd0:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8110abd4:	e0bfff03 	ldbu	r2,-4(fp)
}
8110abd8:	e037883a 	mov	sp,fp
8110abdc:	dfc00117 	ldw	ra,4(sp)
8110abe0:	df000017 	ldw	fp,0(sp)
8110abe4:	dec00204 	addi	sp,sp,8
8110abe8:	f800283a 	ret

8110abec <bSyncSetMbt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetMbt(alt_u32 uliValue) {
8110abec:	defffd04 	addi	sp,sp,-12
8110abf0:	dfc00215 	stw	ra,8(sp)
8110abf4:	df000115 	stw	fp,4(sp)
8110abf8:	df000104 	addi	fp,sp,4
8110abfc:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_MBT_REG_OFFSET, uliValue);
8110ac00:	e17fff17 	ldw	r5,-4(fp)
8110ac04:	01000104 	movi	r4,4
8110ac08:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110ac0c:	00800044 	movi	r2,1
}
8110ac10:	e037883a 	mov	sp,fp
8110ac14:	dfc00117 	ldw	ra,4(sp)
8110ac18:	df000017 	ldw	fp,0(sp)
8110ac1c:	dec00204 	addi	sp,sp,8
8110ac20:	f800283a 	ret

8110ac24 <bSyncSetBt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetBt(alt_u32 uliValue) {
8110ac24:	defffd04 	addi	sp,sp,-12
8110ac28:	dfc00215 	stw	ra,8(sp)
8110ac2c:	df000115 	stw	fp,4(sp)
8110ac30:	df000104 	addi	fp,sp,4
8110ac34:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_BT_REG_OFFSET, uliValue);
8110ac38:	e17fff17 	ldw	r5,-4(fp)
8110ac3c:	01000144 	movi	r4,5
8110ac40:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110ac44:	00800044 	movi	r2,1
}
8110ac48:	e037883a 	mov	sp,fp
8110ac4c:	dfc00117 	ldw	ra,4(sp)
8110ac50:	df000017 	ldw	fp,0(sp)
8110ac54:	dec00204 	addi	sp,sp,8
8110ac58:	f800283a 	ret

8110ac5c <bSyncSetPer>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetPer(alt_u32 uliValue) {
8110ac5c:	defffd04 	addi	sp,sp,-12
8110ac60:	dfc00215 	stw	ra,8(sp)
8110ac64:	df000115 	stw	fp,4(sp)
8110ac68:	df000104 	addi	fp,sp,4
8110ac6c:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_PER_REG_OFFSET, uliValue);
8110ac70:	e17fff17 	ldw	r5,-4(fp)
8110ac74:	01000184 	movi	r4,6
8110ac78:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110ac7c:	00800044 	movi	r2,1
}
8110ac80:	e037883a 	mov	sp,fp
8110ac84:	dfc00117 	ldw	ra,4(sp)
8110ac88:	df000017 	ldw	fp,0(sp)
8110ac8c:	dec00204 	addi	sp,sp,8
8110ac90:	f800283a 	ret

8110ac94 <bSyncSetOst>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetOst(alt_u32 uliValue) {
8110ac94:	defffd04 	addi	sp,sp,-12
8110ac98:	dfc00215 	stw	ra,8(sp)
8110ac9c:	df000115 	stw	fp,4(sp)
8110aca0:	df000104 	addi	fp,sp,4
8110aca4:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_OST_REG_OFFSET, uliValue);
8110aca8:	e17fff17 	ldw	r5,-4(fp)
8110acac:	010001c4 	movi	r4,7
8110acb0:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110acb4:	00800044 	movi	r2,1
}
8110acb8:	e037883a 	mov	sp,fp
8110acbc:	dfc00117 	ldw	ra,4(sp)
8110acc0:	df000017 	ldw	fp,0(sp)
8110acc4:	dec00204 	addi	sp,sp,8
8110acc8:	f800283a 	ret

8110accc <bSyncSetPolarity>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncSetPolarity(bool bValue) {
8110accc:	defffc04 	addi	sp,sp,-16
8110acd0:	dfc00315 	stw	ra,12(sp)
8110acd4:	df000215 	stw	fp,8(sp)
8110acd8:	df000204 	addi	fp,sp,8
8110acdc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_GENERAL_REG_OFFSET);
8110ace0:	01000204 	movi	r4,8
8110ace4:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ace8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110acec:	e0bfff17 	ldw	r2,-4(fp)
8110acf0:	1000051e 	bne	r2,zero,8110ad08 <bSyncSetPolarity+0x3c>
		uliAux &= ~SYNC_CONFIG_GEN_POLARITY_MSK;
8110acf4:	e0fffe17 	ldw	r3,-8(fp)
8110acf8:	00bfbfc4 	movi	r2,-257
8110acfc:	1884703a 	and	r2,r3,r2
8110ad00:	e0bffe15 	stw	r2,-8(fp)
8110ad04:	00000306 	br	8110ad14 <bSyncSetPolarity+0x48>
	} else {
		uliAux |= SYNC_CONFIG_GEN_POLARITY_MSK;
8110ad08:	e0bffe17 	ldw	r2,-8(fp)
8110ad0c:	10804014 	ori	r2,r2,256
8110ad10:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CONFIG_GENERAL_REG_OFFSET, uliAux);
8110ad14:	e17ffe17 	ldw	r5,-8(fp)
8110ad18:	01000204 	movi	r4,8
8110ad1c:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110ad20:	00800044 	movi	r2,1
}
8110ad24:	e037883a 	mov	sp,fp
8110ad28:	dfc00117 	ldw	ra,4(sp)
8110ad2c:	df000017 	ldw	fp,0(sp)
8110ad30:	dec00204 	addi	sp,sp,8
8110ad34:	f800283a 	ret

8110ad38 <bSyncSetNCycles>:
 *
 * @param [in] alt_u8 value
 *
 * @retval bool TRUE
 */
bool bSyncSetNCycles(alt_u8 ucValue) {
8110ad38:	defffc04 	addi	sp,sp,-16
8110ad3c:	dfc00315 	stw	ra,12(sp)
8110ad40:	df000215 	stw	fp,8(sp)
8110ad44:	df000204 	addi	fp,sp,8
8110ad48:	2005883a 	mov	r2,r4
8110ad4c:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_GENERAL_REG_OFFSET);
8110ad50:	01000204 	movi	r4,8
8110ad54:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ad58:	e0bffe15 	stw	r2,-8(fp)
	uliAux &= ~SYNC_CONFIG_GEN_N_CYCLES_MSK;
8110ad5c:	e0fffe17 	ldw	r3,-8(fp)
8110ad60:	00bfc004 	movi	r2,-256
8110ad64:	1884703a 	and	r2,r3,r2
8110ad68:	e0bffe15 	stw	r2,-8(fp)
	uliAux |= (alt_u32) ucValue;
8110ad6c:	e0bfff03 	ldbu	r2,-4(fp)
8110ad70:	e0fffe17 	ldw	r3,-8(fp)
8110ad74:	1884b03a 	or	r2,r3,r2
8110ad78:	e0bffe15 	stw	r2,-8(fp)

	bSyncWriteReg(SYNC_CONFIG_GENERAL_REG_OFFSET, uliAux);
8110ad7c:	e17ffe17 	ldw	r5,-8(fp)
8110ad80:	01000204 	movi	r4,8
8110ad84:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110ad88:	00800044 	movi	r2,1
}
8110ad8c:	e037883a 	mov	sp,fp
8110ad90:	dfc00117 	ldw	ra,4(sp)
8110ad94:	df000017 	ldw	fp,0(sp)
8110ad98:	dec00204 	addi	sp,sp,8
8110ad9c:	f800283a 	ret

8110ada0 <uliSyncGetMbt>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetMbt(void) {
8110ada0:	defffd04 	addi	sp,sp,-12
8110ada4:	dfc00215 	stw	ra,8(sp)
8110ada8:	df000115 	stw	fp,4(sp)
8110adac:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_MBT_REG_OFFSET);
8110adb0:	01000104 	movi	r4,4
8110adb4:	110b7540 	call	8110b754 <uliSyncReadReg>
8110adb8:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8110adbc:	e0bfff17 	ldw	r2,-4(fp)
}
8110adc0:	e037883a 	mov	sp,fp
8110adc4:	dfc00117 	ldw	ra,4(sp)
8110adc8:	df000017 	ldw	fp,0(sp)
8110adcc:	dec00204 	addi	sp,sp,8
8110add0:	f800283a 	ret

8110add4 <uliSyncGetBt>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetBt(void) {
8110add4:	defffd04 	addi	sp,sp,-12
8110add8:	dfc00215 	stw	ra,8(sp)
8110addc:	df000115 	stw	fp,4(sp)
8110ade0:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_BT_REG_OFFSET);
8110ade4:	01000144 	movi	r4,5
8110ade8:	110b7540 	call	8110b754 <uliSyncReadReg>
8110adec:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8110adf0:	e0bfff17 	ldw	r2,-4(fp)
}
8110adf4:	e037883a 	mov	sp,fp
8110adf8:	dfc00117 	ldw	ra,4(sp)
8110adfc:	df000017 	ldw	fp,0(sp)
8110ae00:	dec00204 	addi	sp,sp,8
8110ae04:	f800283a 	ret

8110ae08 <uliSyncGetPer>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetPer(void) {
8110ae08:	defffd04 	addi	sp,sp,-12
8110ae0c:	dfc00215 	stw	ra,8(sp)
8110ae10:	df000115 	stw	fp,4(sp)
8110ae14:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_PER_REG_OFFSET);
8110ae18:	01000184 	movi	r4,6
8110ae1c:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ae20:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8110ae24:	e0bfff17 	ldw	r2,-4(fp)
}
8110ae28:	e037883a 	mov	sp,fp
8110ae2c:	dfc00117 	ldw	ra,4(sp)
8110ae30:	df000017 	ldw	fp,0(sp)
8110ae34:	dec00204 	addi	sp,sp,8
8110ae38:	f800283a 	ret

8110ae3c <uliSyncGetOst>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetOst(void) {
8110ae3c:	defffd04 	addi	sp,sp,-12
8110ae40:	dfc00215 	stw	ra,8(sp)
8110ae44:	df000115 	stw	fp,4(sp)
8110ae48:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_OST_REG_OFFSET);
8110ae4c:	010001c4 	movi	r4,7
8110ae50:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ae54:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8110ae58:	e0bfff17 	ldw	r2,-4(fp)
}
8110ae5c:	e037883a 	mov	sp,fp
8110ae60:	dfc00117 	ldw	ra,4(sp)
8110ae64:	df000017 	ldw	fp,0(sp)
8110ae68:	dec00204 	addi	sp,sp,8
8110ae6c:	f800283a 	ret

8110ae70 <uliSyncGetGeneral>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetGeneral(void) {
8110ae70:	defffd04 	addi	sp,sp,-12
8110ae74:	dfc00215 	stw	ra,8(sp)
8110ae78:	df000115 	stw	fp,4(sp)
8110ae7c:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_GENERAL_REG_OFFSET);
8110ae80:	01000204 	movi	r4,8
8110ae84:	110b7540 	call	8110b754 <uliSyncReadReg>
8110ae88:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8110ae8c:	e0bfff17 	ldw	r2,-4(fp)
}
8110ae90:	e037883a 	mov	sp,fp
8110ae94:	dfc00117 	ldw	ra,4(sp)
8110ae98:	df000017 	ldw	fp,0(sp)
8110ae9c:	dec00204 	addi	sp,sp,8
8110aea0:	f800283a 	ret

8110aea4 <bSyncErrInj>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncErrInj(alt_u32 uliValue) {
8110aea4:	defffd04 	addi	sp,sp,-12
8110aea8:	dfc00215 	stw	ra,8(sp)
8110aeac:	df000115 	stw	fp,4(sp)
8110aeb0:	df000104 	addi	fp,sp,4
8110aeb4:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_ERR_INJ_REG_OFFSET, uliValue);
8110aeb8:	e17fff17 	ldw	r5,-4(fp)
8110aebc:	01000244 	movi	r4,9
8110aec0:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110aec4:	00800044 	movi	r2,1
}
8110aec8:	e037883a 	mov	sp,fp
8110aecc:	dfc00117 	ldw	ra,4(sp)
8110aed0:	df000017 	ldw	fp,0(sp)
8110aed4:	dec00204 	addi	sp,sp,8
8110aed8:	f800283a 	ret

8110aedc <bSyncCtrExtnIrq>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrExtnIrq(bool bValue) {
8110aedc:	defffc04 	addi	sp,sp,-16
8110aee0:	dfc00315 	stw	ra,12(sp)
8110aee4:	df000215 	stw	fp,8(sp)
8110aee8:	df000204 	addi	fp,sp,8
8110aeec:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110aef0:	01000284 	movi	r4,10
8110aef4:	110b7540 	call	8110b754 <uliSyncReadReg>
8110aef8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110aefc:	e0bfff17 	ldw	r2,-4(fp)
8110af00:	1000061e 	bne	r2,zero,8110af1c <bSyncCtrExtnIrq+0x40>
		uliAux &= ~SYNC_CTR_EXTN_INT_MSK;
8110af04:	e0fffe17 	ldw	r3,-8(fp)
8110af08:	00a00034 	movhi	r2,32768
8110af0c:	10bfffc4 	addi	r2,r2,-1
8110af10:	1884703a 	and	r2,r3,r2
8110af14:	e0bffe15 	stw	r2,-8(fp)
8110af18:	00000306 	br	8110af28 <bSyncCtrExtnIrq+0x4c>
	} else {
		uliAux |= SYNC_CTR_EXTN_INT_MSK;
8110af1c:	e0bffe17 	ldw	r2,-8(fp)
8110af20:	10a00034 	orhi	r2,r2,32768
8110af24:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110af28:	e17ffe17 	ldw	r5,-8(fp)
8110af2c:	01000284 	movi	r4,10
8110af30:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110af34:	00800044 	movi	r2,1
}
8110af38:	e037883a 	mov	sp,fp
8110af3c:	dfc00117 	ldw	ra,4(sp)
8110af40:	df000017 	ldw	fp,0(sp)
8110af44:	dec00204 	addi	sp,sp,8
8110af48:	f800283a 	ret

8110af4c <bSyncCtrStart>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrStart(void) {
8110af4c:	defffd04 	addi	sp,sp,-12
8110af50:	dfc00215 	stw	ra,8(sp)
8110af54:	df000115 	stw	fp,4(sp)
8110af58:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110af5c:	01000284 	movi	r4,10
8110af60:	110b7540 	call	8110b754 <uliSyncReadReg>
8110af64:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_START_MSK;
8110af68:	e0bfff17 	ldw	r2,-4(fp)
8110af6c:	10800234 	orhi	r2,r2,8
8110af70:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110af74:	e17fff17 	ldw	r5,-4(fp)
8110af78:	01000284 	movi	r4,10
8110af7c:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110af80:	00800044 	movi	r2,1
}
8110af84:	e037883a 	mov	sp,fp
8110af88:	dfc00117 	ldw	ra,4(sp)
8110af8c:	df000017 	ldw	fp,0(sp)
8110af90:	dec00204 	addi	sp,sp,8
8110af94:	f800283a 	ret

8110af98 <bSyncCtrReset>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrReset(void) {
8110af98:	defffd04 	addi	sp,sp,-12
8110af9c:	dfc00215 	stw	ra,8(sp)
8110afa0:	df000115 	stw	fp,4(sp)
8110afa4:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110afa8:	01000284 	movi	r4,10
8110afac:	110b7540 	call	8110b754 <uliSyncReadReg>
8110afb0:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_RESET_MSK;
8110afb4:	e0bfff17 	ldw	r2,-4(fp)
8110afb8:	10800134 	orhi	r2,r2,4
8110afbc:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110afc0:	e17fff17 	ldw	r5,-4(fp)
8110afc4:	01000284 	movi	r4,10
8110afc8:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110afcc:	00800044 	movi	r2,1
}
8110afd0:	e037883a 	mov	sp,fp
8110afd4:	dfc00117 	ldw	ra,4(sp)
8110afd8:	df000017 	ldw	fp,0(sp)
8110afdc:	dec00204 	addi	sp,sp,8
8110afe0:	f800283a 	ret

8110afe4 <bSyncCtrOneShot>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrOneShot(void) {
8110afe4:	defffd04 	addi	sp,sp,-12
8110afe8:	dfc00215 	stw	ra,8(sp)
8110afec:	df000115 	stw	fp,4(sp)
8110aff0:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110aff4:	01000284 	movi	r4,10
8110aff8:	110b7540 	call	8110b754 <uliSyncReadReg>
8110affc:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_ONE_SHOT_MSK;
8110b000:	e0bfff17 	ldw	r2,-4(fp)
8110b004:	108000b4 	orhi	r2,r2,2
8110b008:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b00c:	e17fff17 	ldw	r5,-4(fp)
8110b010:	01000284 	movi	r4,10
8110b014:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b018:	00800044 	movi	r2,1
}
8110b01c:	e037883a 	mov	sp,fp
8110b020:	dfc00117 	ldw	ra,4(sp)
8110b024:	df000017 	ldw	fp,0(sp)
8110b028:	dec00204 	addi	sp,sp,8
8110b02c:	f800283a 	ret

8110b030 <bSyncCtrErrInj>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrErrInj(void) {
8110b030:	defffd04 	addi	sp,sp,-12
8110b034:	dfc00215 	stw	ra,8(sp)
8110b038:	df000115 	stw	fp,4(sp)
8110b03c:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b040:	01000284 	movi	r4,10
8110b044:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b048:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_ERR_INJ_MSK;
8110b04c:	e0bfff17 	ldw	r2,-4(fp)
8110b050:	10800074 	orhi	r2,r2,1
8110b054:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b058:	e17fff17 	ldw	r5,-4(fp)
8110b05c:	01000284 	movi	r4,10
8110b060:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b064:	00800044 	movi	r2,1
}
8110b068:	e037883a 	mov	sp,fp
8110b06c:	dfc00117 	ldw	ra,4(sp)
8110b070:	df000017 	ldw	fp,0(sp)
8110b074:	dec00204 	addi	sp,sp,8
8110b078:	f800283a 	ret

8110b07c <bSyncCtrSyncOutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrSyncOutEnable(bool bValue) {
8110b07c:	defffc04 	addi	sp,sp,-16
8110b080:	dfc00315 	stw	ra,12(sp)
8110b084:	df000215 	stw	fp,8(sp)
8110b088:	df000204 	addi	fp,sp,8
8110b08c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b090:	01000284 	movi	r4,10
8110b094:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b098:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b09c:	e0bfff17 	ldw	r2,-4(fp)
8110b0a0:	1000051e 	bne	r2,zero,8110b0b8 <bSyncCtrSyncOutEnable+0x3c>
		uliAux &= ~SYNC_CTR_SYNC_OUT_EN_MSK;
8110b0a4:	e0fffe17 	ldw	r3,-8(fp)
8110b0a8:	00bfbfc4 	movi	r2,-257
8110b0ac:	1884703a 	and	r2,r3,r2
8110b0b0:	e0bffe15 	stw	r2,-8(fp)
8110b0b4:	00000306 	br	8110b0c4 <bSyncCtrSyncOutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_SYNC_OUT_EN_MSK;
8110b0b8:	e0bffe17 	ldw	r2,-8(fp)
8110b0bc:	10804014 	ori	r2,r2,256
8110b0c0:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b0c4:	e17ffe17 	ldw	r5,-8(fp)
8110b0c8:	01000284 	movi	r4,10
8110b0cc:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b0d0:	00800044 	movi	r2,1
}
8110b0d4:	e037883a 	mov	sp,fp
8110b0d8:	dfc00117 	ldw	ra,4(sp)
8110b0dc:	df000017 	ldw	fp,0(sp)
8110b0e0:	dec00204 	addi	sp,sp,8
8110b0e4:	f800283a 	ret

8110b0e8 <bSyncCtrCh1OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh1OutEnable(bool bValue) {
8110b0e8:	defffc04 	addi	sp,sp,-16
8110b0ec:	dfc00315 	stw	ra,12(sp)
8110b0f0:	df000215 	stw	fp,8(sp)
8110b0f4:	df000204 	addi	fp,sp,8
8110b0f8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b0fc:	01000284 	movi	r4,10
8110b100:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b104:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b108:	e0bfff17 	ldw	r2,-4(fp)
8110b10c:	1000051e 	bne	r2,zero,8110b124 <bSyncCtrCh1OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHA_EN_MSK;
8110b110:	e0fffe17 	ldw	r3,-8(fp)
8110b114:	00bfff84 	movi	r2,-2
8110b118:	1884703a 	and	r2,r3,r2
8110b11c:	e0bffe15 	stw	r2,-8(fp)
8110b120:	00000306 	br	8110b130 <bSyncCtrCh1OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHA_EN_MSK;
8110b124:	e0bffe17 	ldw	r2,-8(fp)
8110b128:	10800054 	ori	r2,r2,1
8110b12c:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b130:	e17ffe17 	ldw	r5,-8(fp)
8110b134:	01000284 	movi	r4,10
8110b138:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b13c:	00800044 	movi	r2,1
}
8110b140:	e037883a 	mov	sp,fp
8110b144:	dfc00117 	ldw	ra,4(sp)
8110b148:	df000017 	ldw	fp,0(sp)
8110b14c:	dec00204 	addi	sp,sp,8
8110b150:	f800283a 	ret

8110b154 <bSyncCtrCh2OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh2OutEnable(bool bValue) {
8110b154:	defffc04 	addi	sp,sp,-16
8110b158:	dfc00315 	stw	ra,12(sp)
8110b15c:	df000215 	stw	fp,8(sp)
8110b160:	df000204 	addi	fp,sp,8
8110b164:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b168:	01000284 	movi	r4,10
8110b16c:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b170:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b174:	e0bfff17 	ldw	r2,-4(fp)
8110b178:	1000051e 	bne	r2,zero,8110b190 <bSyncCtrCh2OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHB_EN_MSK;
8110b17c:	e0fffe17 	ldw	r3,-8(fp)
8110b180:	00bfff44 	movi	r2,-3
8110b184:	1884703a 	and	r2,r3,r2
8110b188:	e0bffe15 	stw	r2,-8(fp)
8110b18c:	00000306 	br	8110b19c <bSyncCtrCh2OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHB_EN_MSK;
8110b190:	e0bffe17 	ldw	r2,-8(fp)
8110b194:	10800094 	ori	r2,r2,2
8110b198:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b19c:	e17ffe17 	ldw	r5,-8(fp)
8110b1a0:	01000284 	movi	r4,10
8110b1a4:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b1a8:	00800044 	movi	r2,1
}
8110b1ac:	e037883a 	mov	sp,fp
8110b1b0:	dfc00117 	ldw	ra,4(sp)
8110b1b4:	df000017 	ldw	fp,0(sp)
8110b1b8:	dec00204 	addi	sp,sp,8
8110b1bc:	f800283a 	ret

8110b1c0 <bSyncCtrCh3OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh3OutEnable(bool bValue) {
8110b1c0:	defffc04 	addi	sp,sp,-16
8110b1c4:	dfc00315 	stw	ra,12(sp)
8110b1c8:	df000215 	stw	fp,8(sp)
8110b1cc:	df000204 	addi	fp,sp,8
8110b1d0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b1d4:	01000284 	movi	r4,10
8110b1d8:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b1dc:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b1e0:	e0bfff17 	ldw	r2,-4(fp)
8110b1e4:	1000051e 	bne	r2,zero,8110b1fc <bSyncCtrCh3OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHC_EN_MSK;
8110b1e8:	e0fffe17 	ldw	r3,-8(fp)
8110b1ec:	00bffec4 	movi	r2,-5
8110b1f0:	1884703a 	and	r2,r3,r2
8110b1f4:	e0bffe15 	stw	r2,-8(fp)
8110b1f8:	00000306 	br	8110b208 <bSyncCtrCh3OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHC_EN_MSK;
8110b1fc:	e0bffe17 	ldw	r2,-8(fp)
8110b200:	10800114 	ori	r2,r2,4
8110b204:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b208:	e17ffe17 	ldw	r5,-8(fp)
8110b20c:	01000284 	movi	r4,10
8110b210:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b214:	00800044 	movi	r2,1
}
8110b218:	e037883a 	mov	sp,fp
8110b21c:	dfc00117 	ldw	ra,4(sp)
8110b220:	df000017 	ldw	fp,0(sp)
8110b224:	dec00204 	addi	sp,sp,8
8110b228:	f800283a 	ret

8110b22c <bSyncCtrCh4OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh4OutEnable(bool bValue) {
8110b22c:	defffc04 	addi	sp,sp,-16
8110b230:	dfc00315 	stw	ra,12(sp)
8110b234:	df000215 	stw	fp,8(sp)
8110b238:	df000204 	addi	fp,sp,8
8110b23c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b240:	01000284 	movi	r4,10
8110b244:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b248:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b24c:	e0bfff17 	ldw	r2,-4(fp)
8110b250:	1000051e 	bne	r2,zero,8110b268 <bSyncCtrCh4OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHD_EN_MSK;
8110b254:	e0fffe17 	ldw	r3,-8(fp)
8110b258:	00bffdc4 	movi	r2,-9
8110b25c:	1884703a 	and	r2,r3,r2
8110b260:	e0bffe15 	stw	r2,-8(fp)
8110b264:	00000306 	br	8110b274 <bSyncCtrCh4OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHD_EN_MSK;
8110b268:	e0bffe17 	ldw	r2,-8(fp)
8110b26c:	10800214 	ori	r2,r2,8
8110b270:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b274:	e17ffe17 	ldw	r5,-8(fp)
8110b278:	01000284 	movi	r4,10
8110b27c:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b280:	00800044 	movi	r2,1
}
8110b284:	e037883a 	mov	sp,fp
8110b288:	dfc00117 	ldw	ra,4(sp)
8110b28c:	df000017 	ldw	fp,0(sp)
8110b290:	dec00204 	addi	sp,sp,8
8110b294:	f800283a 	ret

8110b298 <bSyncCtrCh5OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh5OutEnable(bool bValue) {
8110b298:	defffc04 	addi	sp,sp,-16
8110b29c:	dfc00315 	stw	ra,12(sp)
8110b2a0:	df000215 	stw	fp,8(sp)
8110b2a4:	df000204 	addi	fp,sp,8
8110b2a8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b2ac:	01000284 	movi	r4,10
8110b2b0:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b2b4:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b2b8:	e0bfff17 	ldw	r2,-4(fp)
8110b2bc:	1000051e 	bne	r2,zero,8110b2d4 <bSyncCtrCh5OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHE_EN_MSK;
8110b2c0:	e0fffe17 	ldw	r3,-8(fp)
8110b2c4:	00bffbc4 	movi	r2,-17
8110b2c8:	1884703a 	and	r2,r3,r2
8110b2cc:	e0bffe15 	stw	r2,-8(fp)
8110b2d0:	00000306 	br	8110b2e0 <bSyncCtrCh5OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHE_EN_MSK;
8110b2d4:	e0bffe17 	ldw	r2,-8(fp)
8110b2d8:	10800414 	ori	r2,r2,16
8110b2dc:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b2e0:	e17ffe17 	ldw	r5,-8(fp)
8110b2e4:	01000284 	movi	r4,10
8110b2e8:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b2ec:	00800044 	movi	r2,1
}
8110b2f0:	e037883a 	mov	sp,fp
8110b2f4:	dfc00117 	ldw	ra,4(sp)
8110b2f8:	df000017 	ldw	fp,0(sp)
8110b2fc:	dec00204 	addi	sp,sp,8
8110b300:	f800283a 	ret

8110b304 <bSyncCtrCh6OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh6OutEnable(bool bValue) {
8110b304:	defffc04 	addi	sp,sp,-16
8110b308:	dfc00315 	stw	ra,12(sp)
8110b30c:	df000215 	stw	fp,8(sp)
8110b310:	df000204 	addi	fp,sp,8
8110b314:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b318:	01000284 	movi	r4,10
8110b31c:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b320:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b324:	e0bfff17 	ldw	r2,-4(fp)
8110b328:	1000051e 	bne	r2,zero,8110b340 <bSyncCtrCh6OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHF_EN_MSK;
8110b32c:	e0fffe17 	ldw	r3,-8(fp)
8110b330:	00bff7c4 	movi	r2,-33
8110b334:	1884703a 	and	r2,r3,r2
8110b338:	e0bffe15 	stw	r2,-8(fp)
8110b33c:	00000306 	br	8110b34c <bSyncCtrCh6OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHF_EN_MSK;
8110b340:	e0bffe17 	ldw	r2,-8(fp)
8110b344:	10800814 	ori	r2,r2,32
8110b348:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b34c:	e17ffe17 	ldw	r5,-8(fp)
8110b350:	01000284 	movi	r4,10
8110b354:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b358:	00800044 	movi	r2,1
}
8110b35c:	e037883a 	mov	sp,fp
8110b360:	dfc00117 	ldw	ra,4(sp)
8110b364:	df000017 	ldw	fp,0(sp)
8110b368:	dec00204 	addi	sp,sp,8
8110b36c:	f800283a 	ret

8110b370 <bSyncCtrCh7OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh7OutEnable(bool bValue) {
8110b370:	defffc04 	addi	sp,sp,-16
8110b374:	dfc00315 	stw	ra,12(sp)
8110b378:	df000215 	stw	fp,8(sp)
8110b37c:	df000204 	addi	fp,sp,8
8110b380:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b384:	01000284 	movi	r4,10
8110b388:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b38c:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b390:	e0bfff17 	ldw	r2,-4(fp)
8110b394:	1000051e 	bne	r2,zero,8110b3ac <bSyncCtrCh7OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHG_EN_MSK;
8110b398:	e0fffe17 	ldw	r3,-8(fp)
8110b39c:	00bfefc4 	movi	r2,-65
8110b3a0:	1884703a 	and	r2,r3,r2
8110b3a4:	e0bffe15 	stw	r2,-8(fp)
8110b3a8:	00000306 	br	8110b3b8 <bSyncCtrCh7OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHG_EN_MSK;
8110b3ac:	e0bffe17 	ldw	r2,-8(fp)
8110b3b0:	10801014 	ori	r2,r2,64
8110b3b4:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b3b8:	e17ffe17 	ldw	r5,-8(fp)
8110b3bc:	01000284 	movi	r4,10
8110b3c0:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b3c4:	00800044 	movi	r2,1
}
8110b3c8:	e037883a 	mov	sp,fp
8110b3cc:	dfc00117 	ldw	ra,4(sp)
8110b3d0:	df000017 	ldw	fp,0(sp)
8110b3d4:	dec00204 	addi	sp,sp,8
8110b3d8:	f800283a 	ret

8110b3dc <bSyncCtrCh8OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh8OutEnable(bool bValue) {
8110b3dc:	defffc04 	addi	sp,sp,-16
8110b3e0:	dfc00315 	stw	ra,12(sp)
8110b3e4:	df000215 	stw	fp,8(sp)
8110b3e8:	df000204 	addi	fp,sp,8
8110b3ec:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b3f0:	01000284 	movi	r4,10
8110b3f4:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b3f8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b3fc:	e0bfff17 	ldw	r2,-4(fp)
8110b400:	1000051e 	bne	r2,zero,8110b418 <bSyncCtrCh8OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHH_EN_MSK;
8110b404:	e0fffe17 	ldw	r3,-8(fp)
8110b408:	00bfdfc4 	movi	r2,-129
8110b40c:	1884703a 	and	r2,r3,r2
8110b410:	e0bffe15 	stw	r2,-8(fp)
8110b414:	00000306 	br	8110b424 <bSyncCtrCh8OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHH_EN_MSK;
8110b418:	e0bffe17 	ldw	r2,-8(fp)
8110b41c:	10802014 	ori	r2,r2,128
8110b420:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8110b424:	e17ffe17 	ldw	r5,-8(fp)
8110b428:	01000284 	movi	r4,10
8110b42c:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b430:	00800044 	movi	r2,1
}
8110b434:	e037883a 	mov	sp,fp
8110b438:	dfc00117 	ldw	ra,4(sp)
8110b43c:	df000017 	ldw	fp,0(sp)
8110b440:	dec00204 	addi	sp,sp,8
8110b444:	f800283a 	ret

8110b448 <bSyncIrqEnableError>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableError(bool bValue) {
8110b448:	defffc04 	addi	sp,sp,-16
8110b44c:	dfc00315 	stw	ra,12(sp)
8110b450:	df000215 	stw	fp,8(sp)
8110b454:	df000204 	addi	fp,sp,8
8110b458:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_ENABLE_REG_OFFSET);
8110b45c:	01000044 	movi	r4,1
8110b460:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b464:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b468:	e0bfff17 	ldw	r2,-4(fp)
8110b46c:	1000051e 	bne	r2,zero,8110b484 <bSyncIrqEnableError+0x3c>
		uliAux &= ~SYNC_IRQ_ENABLE_ERROR_MSK;
8110b470:	e0fffe17 	ldw	r3,-8(fp)
8110b474:	00bfff44 	movi	r2,-3
8110b478:	1884703a 	and	r2,r3,r2
8110b47c:	e0bffe15 	stw	r2,-8(fp)
8110b480:	00000306 	br	8110b490 <bSyncIrqEnableError+0x48>
	} else {
		uliAux |= SYNC_IRQ_ENABLE_ERROR_MSK;
8110b484:	e0bffe17 	ldw	r2,-8(fp)
8110b488:	10800094 	ori	r2,r2,2
8110b48c:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_ENABLE_REG_OFFSET, uliAux);
8110b490:	e17ffe17 	ldw	r5,-8(fp)
8110b494:	01000044 	movi	r4,1
8110b498:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b49c:	00800044 	movi	r2,1
}
8110b4a0:	e037883a 	mov	sp,fp
8110b4a4:	dfc00117 	ldw	ra,4(sp)
8110b4a8:	df000017 	ldw	fp,0(sp)
8110b4ac:	dec00204 	addi	sp,sp,8
8110b4b0:	f800283a 	ret

8110b4b4 <bSyncIrqEnableBlank>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableBlank(bool bValue) {
8110b4b4:	defffc04 	addi	sp,sp,-16
8110b4b8:	dfc00315 	stw	ra,12(sp)
8110b4bc:	df000215 	stw	fp,8(sp)
8110b4c0:	df000204 	addi	fp,sp,8
8110b4c4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_ENABLE_REG_OFFSET);
8110b4c8:	01000044 	movi	r4,1
8110b4cc:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b4d0:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b4d4:	e0bfff17 	ldw	r2,-4(fp)
8110b4d8:	1000051e 	bne	r2,zero,8110b4f0 <bSyncIrqEnableBlank+0x3c>
		uliAux &= ~SYNC_IRQ_ENABLE_BLANK_MSK;
8110b4dc:	e0fffe17 	ldw	r3,-8(fp)
8110b4e0:	00bfff84 	movi	r2,-2
8110b4e4:	1884703a 	and	r2,r3,r2
8110b4e8:	e0bffe15 	stw	r2,-8(fp)
8110b4ec:	00000306 	br	8110b4fc <bSyncIrqEnableBlank+0x48>
	} else {
		uliAux |= SYNC_IRQ_ENABLE_BLANK_MSK;
8110b4f0:	e0bffe17 	ldw	r2,-8(fp)
8110b4f4:	10800054 	ori	r2,r2,1
8110b4f8:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_ENABLE_REG_OFFSET, uliAux);
8110b4fc:	e17ffe17 	ldw	r5,-8(fp)
8110b500:	01000044 	movi	r4,1
8110b504:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b508:	00800044 	movi	r2,1
}
8110b50c:	e037883a 	mov	sp,fp
8110b510:	dfc00117 	ldw	ra,4(sp)
8110b514:	df000017 	ldw	fp,0(sp)
8110b518:	dec00204 	addi	sp,sp,8
8110b51c:	f800283a 	ret

8110b520 <bSyncIrqFlagClrError>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrError(bool bValue) {
8110b520:	defffc04 	addi	sp,sp,-16
8110b524:	dfc00315 	stw	ra,12(sp)
8110b528:	df000215 	stw	fp,8(sp)
8110b52c:	df000204 	addi	fp,sp,8
8110b530:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET);
8110b534:	01000084 	movi	r4,2
8110b538:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b53c:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b540:	e0bfff17 	ldw	r2,-4(fp)
8110b544:	1000051e 	bne	r2,zero,8110b55c <bSyncIrqFlagClrError+0x3c>
		uliAux &= ~SYNC_IRQ_FLAG_CLR_ERROR_MSK;
8110b548:	e0fffe17 	ldw	r3,-8(fp)
8110b54c:	00bfff44 	movi	r2,-3
8110b550:	1884703a 	and	r2,r3,r2
8110b554:	e0bffe15 	stw	r2,-8(fp)
8110b558:	00000306 	br	8110b568 <bSyncIrqFlagClrError+0x48>
	} else {
		uliAux |= SYNC_IRQ_FLAG_CLR_ERROR_MSK;
8110b55c:	e0bffe17 	ldw	r2,-8(fp)
8110b560:	10800094 	ori	r2,r2,2
8110b564:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET, uliAux);
8110b568:	e17ffe17 	ldw	r5,-8(fp)
8110b56c:	01000084 	movi	r4,2
8110b570:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b574:	00800044 	movi	r2,1
}
8110b578:	e037883a 	mov	sp,fp
8110b57c:	dfc00117 	ldw	ra,4(sp)
8110b580:	df000017 	ldw	fp,0(sp)
8110b584:	dec00204 	addi	sp,sp,8
8110b588:	f800283a 	ret

8110b58c <bSyncIrqFlagClrBlank>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrBlank(bool bValue) {
8110b58c:	defffc04 	addi	sp,sp,-16
8110b590:	dfc00315 	stw	ra,12(sp)
8110b594:	df000215 	stw	fp,8(sp)
8110b598:	df000204 	addi	fp,sp,8
8110b59c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET);
8110b5a0:	01000084 	movi	r4,2
8110b5a4:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b5a8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8110b5ac:	e0bfff17 	ldw	r2,-4(fp)
8110b5b0:	1000051e 	bne	r2,zero,8110b5c8 <bSyncIrqFlagClrBlank+0x3c>
		uliAux &= ~SYNC_IRQ_FLAG_CLR_BLANK_MSK;
8110b5b4:	e0fffe17 	ldw	r3,-8(fp)
8110b5b8:	00bfff84 	movi	r2,-2
8110b5bc:	1884703a 	and	r2,r3,r2
8110b5c0:	e0bffe15 	stw	r2,-8(fp)
8110b5c4:	00000306 	br	8110b5d4 <bSyncIrqFlagClrBlank+0x48>
	} else {
		uliAux |= SYNC_IRQ_FLAG_CLR_BLANK_MSK;
8110b5c8:	e0bffe17 	ldw	r2,-8(fp)
8110b5cc:	10800054 	ori	r2,r2,1
8110b5d0:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET, uliAux);
8110b5d4:	e17ffe17 	ldw	r5,-8(fp)
8110b5d8:	01000084 	movi	r4,2
8110b5dc:	110b7000 	call	8110b700 <bSyncWriteReg>
	return TRUE;
8110b5e0:	00800044 	movi	r2,1
}
8110b5e4:	e037883a 	mov	sp,fp
8110b5e8:	dfc00117 	ldw	ra,4(sp)
8110b5ec:	df000017 	ldw	fp,0(sp)
8110b5f0:	dec00204 	addi	sp,sp,8
8110b5f4:	f800283a 	ret

8110b5f8 <bSyncIrqFlagError>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagError(void) {
8110b5f8:	defffc04 	addi	sp,sp,-16
8110b5fc:	dfc00315 	stw	ra,12(sp)
8110b600:	df000215 	stw	fp,8(sp)
8110b604:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	bool bResult;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_REG_OFFSET);
8110b608:	010000c4 	movi	r4,3
8110b60c:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b610:	e0bfff15 	stw	r2,-4(fp)

	if (uliAux & SYNC_IRQ_FLAG_ERROR_MSK) {
8110b614:	e0bfff17 	ldw	r2,-4(fp)
8110b618:	1080008c 	andi	r2,r2,2
8110b61c:	10000326 	beq	r2,zero,8110b62c <bSyncIrqFlagError+0x34>
		bResult = TRUE;
8110b620:	00800044 	movi	r2,1
8110b624:	e0bffe15 	stw	r2,-8(fp)
8110b628:	00000106 	br	8110b630 <bSyncIrqFlagError+0x38>
	} else {
		bResult = FALSE;
8110b62c:	e03ffe15 	stw	zero,-8(fp)
	}
	return bResult;
8110b630:	e0bffe17 	ldw	r2,-8(fp)
}
8110b634:	e037883a 	mov	sp,fp
8110b638:	dfc00117 	ldw	ra,4(sp)
8110b63c:	df000017 	ldw	fp,0(sp)
8110b640:	dec00204 	addi	sp,sp,8
8110b644:	f800283a 	ret

8110b648 <bSyncIrqFlagBlank>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagBlank(void) {
8110b648:	defffc04 	addi	sp,sp,-16
8110b64c:	dfc00315 	stw	ra,12(sp)
8110b650:	df000215 	stw	fp,8(sp)
8110b654:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	bool bResult;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_REG_OFFSET);
8110b658:	010000c4 	movi	r4,3
8110b65c:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b660:	e0bfff15 	stw	r2,-4(fp)

	if (uliAux & SYNC_IRQ_FLAG_BLANK_MSK) {
8110b664:	e0bfff17 	ldw	r2,-4(fp)
8110b668:	1080004c 	andi	r2,r2,1
8110b66c:	10000326 	beq	r2,zero,8110b67c <bSyncIrqFlagBlank+0x34>
		bResult = TRUE;
8110b670:	00800044 	movi	r2,1
8110b674:	e0bffe15 	stw	r2,-8(fp)
8110b678:	00000106 	br	8110b680 <bSyncIrqFlagBlank+0x38>
	} else {
		bResult = FALSE;
8110b67c:	e03ffe15 	stw	zero,-8(fp)
	}
	return bResult;
8110b680:	e0bffe17 	ldw	r2,-8(fp)
}
8110b684:	e037883a 	mov	sp,fp
8110b688:	dfc00117 	ldw	ra,4(sp)
8110b68c:	df000017 	ldw	fp,0(sp)
8110b690:	dec00204 	addi	sp,sp,8
8110b694:	f800283a 	ret

8110b698 <uliSyncGetCtr>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetCtr(void) {
8110b698:	defffd04 	addi	sp,sp,-12
8110b69c:	dfc00215 	stw	ra,8(sp)
8110b6a0:	df000115 	stw	fp,4(sp)
8110b6a4:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8110b6a8:	01000284 	movi	r4,10
8110b6ac:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b6b0:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8110b6b4:	e0bfff17 	ldw	r2,-4(fp)
}
8110b6b8:	e037883a 	mov	sp,fp
8110b6bc:	dfc00117 	ldw	ra,4(sp)
8110b6c0:	df000017 	ldw	fp,0(sp)
8110b6c4:	dec00204 	addi	sp,sp,8
8110b6c8:	f800283a 	ret

8110b6cc <uliSyncReadStatus>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncReadStatus(void) {
8110b6cc:	defffd04 	addi	sp,sp,-12
8110b6d0:	dfc00215 	stw	ra,8(sp)
8110b6d4:	df000115 	stw	fp,4(sp)
8110b6d8:	df000104 	addi	fp,sp,4
	alt_u32 aux;

	aux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8110b6dc:	0009883a 	mov	r4,zero
8110b6e0:	110b7540 	call	8110b754 <uliSyncReadReg>
8110b6e4:	e0bfff15 	stw	r2,-4(fp)
	return aux;
8110b6e8:	e0bfff17 	ldw	r2,-4(fp)
}
8110b6ec:	e037883a 	mov	sp,fp
8110b6f0:	dfc00117 	ldw	ra,4(sp)
8110b6f4:	df000017 	ldw	fp,0(sp)
8110b6f8:	dec00204 	addi	sp,sp,8
8110b6fc:	f800283a 	ret

8110b700 <bSyncWriteReg>:
 * @param [in] alt_u32 offset
 * @param [in] alt_u32 value
 *
 * @retval TRUE -> success
 */
static bool bSyncWriteReg(alt_u32 uliOffset, alt_u32 uliValue) {
8110b700:	defffc04 	addi	sp,sp,-16
8110b704:	df000315 	stw	fp,12(sp)
8110b708:	df000304 	addi	fp,sp,12
8110b70c:	e13ffe15 	stw	r4,-8(fp)
8110b710:	e17fff15 	stw	r5,-4(fp)
	alt_u32 *p_addr = (alt_u32 *) SYNC_BASE_ADDR;
8110b714:	00a00034 	movhi	r2,32768
8110b718:	10810004 	addi	r2,r2,1024
8110b71c:	e0bffd15 	stw	r2,-12(fp)
	*(p_addr + uliOffset) = uliValue;
8110b720:	e0bffe17 	ldw	r2,-8(fp)
8110b724:	1085883a 	add	r2,r2,r2
8110b728:	1085883a 	add	r2,r2,r2
8110b72c:	1007883a 	mov	r3,r2
8110b730:	e0bffd17 	ldw	r2,-12(fp)
8110b734:	10c5883a 	add	r2,r2,r3
8110b738:	e0ffff17 	ldw	r3,-4(fp)
8110b73c:	10c00015 	stw	r3,0(r2)
	return TRUE;
8110b740:	00800044 	movi	r2,1
}
8110b744:	e037883a 	mov	sp,fp
8110b748:	df000017 	ldw	fp,0(sp)
8110b74c:	dec00104 	addi	sp,sp,4
8110b750:	f800283a 	ret

8110b754 <uliSyncReadReg>:
 *
 * @param [in] alt_u32 offset
 *
 * @retval alt_u32 value -> reg
 */
static alt_u32 uliSyncReadReg(alt_u32 uliOffset) {
8110b754:	defffc04 	addi	sp,sp,-16
8110b758:	df000315 	stw	fp,12(sp)
8110b75c:	df000304 	addi	fp,sp,12
8110b760:	e13fff15 	stw	r4,-4(fp)
	alt_u32 value;

	alt_u32 *p_addr = (alt_u32 *) SYNC_BASE_ADDR;
8110b764:	00a00034 	movhi	r2,32768
8110b768:	10810004 	addi	r2,r2,1024
8110b76c:	e0bffd15 	stw	r2,-12(fp)
	value = *(p_addr + uliOffset);
8110b770:	e0bfff17 	ldw	r2,-4(fp)
8110b774:	1085883a 	add	r2,r2,r2
8110b778:	1085883a 	add	r2,r2,r2
8110b77c:	1007883a 	mov	r3,r2
8110b780:	e0bffd17 	ldw	r2,-12(fp)
8110b784:	10c5883a 	add	r2,r2,r3
8110b788:	10800017 	ldw	r2,0(r2)
8110b78c:	e0bffe15 	stw	r2,-8(fp)
	return value;
8110b790:	e0bffe17 	ldw	r2,-8(fp)
}
8110b794:	e037883a 	mov	sp,fp
8110b798:	df000017 	ldw	fp,0(sp)
8110b79c:	dec00104 	addi	sp,sp,4
8110b7a0:	f800283a 	ret

8110b7a4 <main>:
TCommChannel xComm5;
TCommChannel xComm6;
TCommChannel xComm7;
TCommChannel xComm8;

int main(void) {
8110b7a4:	defff804 	addi	sp,sp,-32
8110b7a8:	dfc00715 	stw	ra,28(sp)
8110b7ac:	df000615 	stw	fp,24(sp)
8110b7b0:	df000604 	addi	fp,sp,24

	/* Debug device initialization - JTAG USB */
#ifdef DEBUG_ON
	fp = fopen(JTAG_UART_0_NAME, "r+");
8110b7b4:	016044b4 	movhi	r5,33042
8110b7b8:	2956da04 	addi	r5,r5,23400
8110b7bc:	012044b4 	movhi	r4,33042
8110b7c0:	2116db04 	addi	r4,r4,23404
8110b7c4:	110f4d00 	call	8110f4d0 <fopen>
8110b7c8:	d0a02f15 	stw	r2,-32580(gp)
#endif

//	vRstcHoldDeviceReset(RSTC_DEV_ALL_MSK);
//	usleep(5000);
	vRstcReleaseDeviceReset(RSTC_DEV_ALL_MSK);
8110b7cc:	0101ffc4 	movi	r4,2047
8110b7d0:	110a40c0 	call	8110a40c <vRstcReleaseDeviceReset>
	usleep(5000);
8110b7d4:	0104e204 	movi	r4,5000
8110b7d8:	11204200 	call	81120420 <usleep>
	usleep(1000000);
8110b7dc:	010003f4 	movhi	r4,15
8110b7e0:	21109004 	addi	r4,r4,16960
8110b7e4:	11204200 	call	81120420 <usleep>

	bDisableIsoDrivers();
8110b7e8:	1108b080 	call	81108b08 <bDisableIsoDrivers>
	bDisableLvdsBoard();
8110b7ec:	1108b700 	call	81108b70 <bDisableLvdsBoard>

	usleep(50000);
8110b7f0:	0130d414 	movui	r4,50000
8110b7f4:	11204200 	call	81120420 <usleep>

	bEnableIsoDrivers();
8110b7f8:	1108ad40 	call	81108ad4 <bEnableIsoDrivers>
	bEnableLvdsBoard();
8110b7fc:	1108b3c0 	call	81108b3c <bEnableLvdsBoard>

	alt_8 ucTempFpga = 0;
8110b800:	e03fff05 	stb	zero,-4(fp)
	alt_8 ucTempBoard = 0;
8110b804:	e03fff45 	stb	zero,-3(fp)

#ifdef DEBUG_ON
	debug(fp, "\n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
8110b808:	d0a02f17 	ldw	r2,-32580(gp)
8110b80c:	100f883a 	mov	r7,r2
8110b810:	01800d04 	movi	r6,52
8110b814:	01400044 	movi	r5,1
8110b818:	012044b4 	movhi	r4,33042
8110b81c:	2116e004 	addi	r4,r4,23424
8110b820:	110fadc0 	call	8110fadc <fwrite>
#endif

	//Configura Display de 7 segmentos
	bSSDisplayConfig(SSDP_NORMAL_MODE);
8110b824:	0009883a 	mov	r4,zero
8110b828:	110a8d80 	call	8110a8d8 <bSSDisplayConfig>

	bSpwcInitCh(&xComm1.xSpacewire, eCommSpwCh1);
8110b82c:	000b883a 	mov	r5,zero
8110b830:	012044f4 	movhi	r4,33043
8110b834:	2121ed04 	addi	r4,r4,-30796
8110b838:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm2.xSpacewire, eCommSpwCh2);
8110b83c:	01400084 	movi	r5,2
8110b840:	012044f4 	movhi	r4,33043
8110b844:	21225004 	addi	r4,r4,-30400
8110b848:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm3.xSpacewire, eCommSpwCh3);
8110b84c:	014000c4 	movi	r5,3
8110b850:	012044f4 	movhi	r4,33043
8110b854:	21237904 	addi	r4,r4,-29212
8110b858:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm4.xSpacewire, eCommSpwCh4);
8110b85c:	01400104 	movi	r5,4
8110b860:	012044f4 	movhi	r4,33043
8110b864:	2124a204 	addi	r4,r4,-28024
8110b868:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm5.xSpacewire, eCommSpwCh5);
8110b86c:	01400144 	movi	r5,5
8110b870:	012044f4 	movhi	r4,33043
8110b874:	21231604 	addi	r4,r4,-29608
8110b878:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm6.xSpacewire, eCommSpwCh6);
8110b87c:	01400184 	movi	r5,6
8110b880:	012044f4 	movhi	r4,33043
8110b884:	2122b304 	addi	r4,r4,-30004
8110b888:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm7.xSpacewire, eCommSpwCh7);
8110b88c:	014001c4 	movi	r5,7
8110b890:	012044f4 	movhi	r4,33043
8110b894:	2123dc04 	addi	r4,r4,-28816
8110b898:	11088c00 	call	811088c0 <bSpwcInitCh>
	bSpwcInitCh(&xComm8.xSpacewire, eCommSpwCh8);
8110b89c:	01400204 	movi	r5,8
8110b8a0:	012044f4 	movhi	r4,33043
8110b8a4:	21243f04 	addi	r4,r4,-28420
8110b8a8:	11088c00 	call	811088c0 <bSpwcInitCh>
//	printf("int_cnt: %u \n", int_cnt);
//
//	xComm1.xIrqControl.bRightBufferEmptyEn = FALSE;
//	bFeebSetIrqControl(&xComm1);

	xComm1.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b8ac:	00a044f4 	movhi	r2,33043
8110b8b0:	10a19704 	addi	r2,r2,-31140
8110b8b4:	10005715 	stw	zero,348(r2)
	xComm1.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b8b8:	00a044f4 	movhi	r2,33043
8110b8bc:	10a19704 	addi	r2,r2,-31140
8110b8c0:	10005815 	stw	zero,352(r2)
	xComm1.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b8c4:	00a044f4 	movhi	r2,33043
8110b8c8:	10a19704 	addi	r2,r2,-31140
8110b8cc:	00c00044 	movi	r3,1
8110b8d0:	10c05915 	stw	r3,356(r2)
	xComm2.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b8d4:	00a044f4 	movhi	r2,33043
8110b8d8:	10a1fa04 	addi	r2,r2,-30744
8110b8dc:	10005715 	stw	zero,348(r2)
	xComm2.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b8e0:	00a044f4 	movhi	r2,33043
8110b8e4:	10a1fa04 	addi	r2,r2,-30744
8110b8e8:	10005815 	stw	zero,352(r2)
	xComm2.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b8ec:	00a044f4 	movhi	r2,33043
8110b8f0:	10a1fa04 	addi	r2,r2,-30744
8110b8f4:	00c00044 	movi	r3,1
8110b8f8:	10c05915 	stw	r3,356(r2)
	xComm3.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b8fc:	00a044f4 	movhi	r2,33043
8110b900:	10a32304 	addi	r2,r2,-29556
8110b904:	10005715 	stw	zero,348(r2)
	xComm3.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b908:	00a044f4 	movhi	r2,33043
8110b90c:	10a32304 	addi	r2,r2,-29556
8110b910:	10005815 	stw	zero,352(r2)
	xComm3.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b914:	00a044f4 	movhi	r2,33043
8110b918:	10a32304 	addi	r2,r2,-29556
8110b91c:	00c00044 	movi	r3,1
8110b920:	10c05915 	stw	r3,356(r2)
	xComm4.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b924:	00a044f4 	movhi	r2,33043
8110b928:	10a44c04 	addi	r2,r2,-28368
8110b92c:	10005715 	stw	zero,348(r2)
	xComm4.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b930:	00a044f4 	movhi	r2,33043
8110b934:	10a44c04 	addi	r2,r2,-28368
8110b938:	10005815 	stw	zero,352(r2)
	xComm4.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b93c:	00a044f4 	movhi	r2,33043
8110b940:	10a44c04 	addi	r2,r2,-28368
8110b944:	00c00044 	movi	r3,1
8110b948:	10c05915 	stw	r3,356(r2)
	xComm5.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b94c:	00a044f4 	movhi	r2,33043
8110b950:	10a2c004 	addi	r2,r2,-29952
8110b954:	10005715 	stw	zero,348(r2)
	xComm5.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b958:	00a044f4 	movhi	r2,33043
8110b95c:	10a2c004 	addi	r2,r2,-29952
8110b960:	10005815 	stw	zero,352(r2)
	xComm5.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b964:	00a044f4 	movhi	r2,33043
8110b968:	10a2c004 	addi	r2,r2,-29952
8110b96c:	00c00044 	movi	r3,1
8110b970:	10c05915 	stw	r3,356(r2)
	xComm6.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b974:	00a044f4 	movhi	r2,33043
8110b978:	10a25d04 	addi	r2,r2,-30348
8110b97c:	10005715 	stw	zero,348(r2)
	xComm6.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b980:	00a044f4 	movhi	r2,33043
8110b984:	10a25d04 	addi	r2,r2,-30348
8110b988:	10005815 	stw	zero,352(r2)
	xComm6.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b98c:	00a044f4 	movhi	r2,33043
8110b990:	10a25d04 	addi	r2,r2,-30348
8110b994:	00c00044 	movi	r3,1
8110b998:	10c05915 	stw	r3,356(r2)
	xComm7.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b99c:	00a044f4 	movhi	r2,33043
8110b9a0:	10a38604 	addi	r2,r2,-29160
8110b9a4:	10005715 	stw	zero,348(r2)
	xComm7.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b9a8:	00a044f4 	movhi	r2,33043
8110b9ac:	10a38604 	addi	r2,r2,-29160
8110b9b0:	10005815 	stw	zero,352(r2)
	xComm7.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b9b4:	00a044f4 	movhi	r2,33043
8110b9b8:	10a38604 	addi	r2,r2,-29160
8110b9bc:	00c00044 	movi	r3,1
8110b9c0:	10c05915 	stw	r3,356(r2)
	xComm8.xSpacewire.xLinkConfig.bAutostart = FALSE;
8110b9c4:	00a044f4 	movhi	r2,33043
8110b9c8:	10a3e904 	addi	r2,r2,-28764
8110b9cc:	10005715 	stw	zero,348(r2)
	xComm8.xSpacewire.xLinkConfig.bLinkStart = FALSE;
8110b9d0:	00a044f4 	movhi	r2,33043
8110b9d4:	10a3e904 	addi	r2,r2,-28764
8110b9d8:	10005815 	stw	zero,352(r2)
	xComm8.xSpacewire.xLinkConfig.bDisconnect = TRUE;
8110b9dc:	00a044f4 	movhi	r2,33043
8110b9e0:	10a3e904 	addi	r2,r2,-28764
8110b9e4:	00c00044 	movi	r3,1
8110b9e8:	10c05915 	stw	r3,356(r2)
	bSpwcSetLink(&xComm1.xSpacewire);
8110b9ec:	012044f4 	movhi	r4,33043
8110b9f0:	2121ed04 	addi	r4,r4,-30796
8110b9f4:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm2.xSpacewire);
8110b9f8:	012044f4 	movhi	r4,33043
8110b9fc:	21225004 	addi	r4,r4,-30400
8110ba00:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm3.xSpacewire);
8110ba04:	012044f4 	movhi	r4,33043
8110ba08:	21237904 	addi	r4,r4,-29212
8110ba0c:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm4.xSpacewire);
8110ba10:	012044f4 	movhi	r4,33043
8110ba14:	2124a204 	addi	r4,r4,-28024
8110ba18:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm5.xSpacewire);
8110ba1c:	012044f4 	movhi	r4,33043
8110ba20:	21231604 	addi	r4,r4,-29608
8110ba24:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm6.xSpacewire);
8110ba28:	012044f4 	movhi	r4,33043
8110ba2c:	2122b304 	addi	r4,r4,-30004
8110ba30:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm7.xSpacewire);
8110ba34:	012044f4 	movhi	r4,33043
8110ba38:	2123dc04 	addi	r4,r4,-28816
8110ba3c:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm8.xSpacewire);
8110ba40:	012044f4 	movhi	r4,33043
8110ba44:	21243f04 	addi	r4,r4,-28420
8110ba48:	11083fc0 	call	811083fc <bSpwcSetLink>

	usleep(50000);
8110ba4c:	0130d414 	movui	r4,50000
8110ba50:	11204200 	call	81120420 <usleep>
	usleep(1000000);
8110ba54:	010003f4 	movhi	r4,15
8110ba58:	21109004 	addi	r4,r4,16960
8110ba5c:	11204200 	call	81120420 <usleep>

	xComm1.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110ba60:	00a044f4 	movhi	r2,33043
8110ba64:	10a19704 	addi	r2,r2,-31140
8110ba68:	00c00044 	movi	r3,1
8110ba6c:	10c00a15 	stw	r3,40(r2)
	xComm1.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110ba70:	00a044f4 	movhi	r2,33043
8110ba74:	10a19704 	addi	r2,r2,-31140
8110ba78:	00c00044 	movi	r3,1
8110ba7c:	10c05715 	stw	r3,348(r2)
	xComm1.xSpacewire.xLinkConfig.bLinkStart = TRUE;
8110ba80:	00a044f4 	movhi	r2,33043
8110ba84:	10a19704 	addi	r2,r2,-31140
8110ba88:	00c00044 	movi	r3,1
8110ba8c:	10c05815 	stw	r3,352(r2)
	xComm1.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110ba90:	00a044f4 	movhi	r2,33043
8110ba94:	10a19704 	addi	r2,r2,-31140
8110ba98:	10005915 	stw	zero,356(r2)
	xComm2.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110ba9c:	00a044f4 	movhi	r2,33043
8110baa0:	10a1fa04 	addi	r2,r2,-30744
8110baa4:	00c00044 	movi	r3,1
8110baa8:	10c00a15 	stw	r3,40(r2)
	xComm2.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110baac:	00a044f4 	movhi	r2,33043
8110bab0:	10a1fa04 	addi	r2,r2,-30744
8110bab4:	00c00044 	movi	r3,1
8110bab8:	10c05715 	stw	r3,348(r2)
//	xComm2.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm2.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110babc:	00a044f4 	movhi	r2,33043
8110bac0:	10a1fa04 	addi	r2,r2,-30744
8110bac4:	10005915 	stw	zero,356(r2)
	xComm3.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110bac8:	00a044f4 	movhi	r2,33043
8110bacc:	10a32304 	addi	r2,r2,-29556
8110bad0:	00c00044 	movi	r3,1
8110bad4:	10c00a15 	stw	r3,40(r2)
	xComm3.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110bad8:	00a044f4 	movhi	r2,33043
8110badc:	10a32304 	addi	r2,r2,-29556
8110bae0:	00c00044 	movi	r3,1
8110bae4:	10c05715 	stw	r3,348(r2)
//	xComm3.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm3.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110bae8:	00a044f4 	movhi	r2,33043
8110baec:	10a32304 	addi	r2,r2,-29556
8110baf0:	10005915 	stw	zero,356(r2)
	xComm4.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110baf4:	00a044f4 	movhi	r2,33043
8110baf8:	10a44c04 	addi	r2,r2,-28368
8110bafc:	00c00044 	movi	r3,1
8110bb00:	10c00a15 	stw	r3,40(r2)
	xComm4.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110bb04:	00a044f4 	movhi	r2,33043
8110bb08:	10a44c04 	addi	r2,r2,-28368
8110bb0c:	00c00044 	movi	r3,1
8110bb10:	10c05715 	stw	r3,348(r2)
//	xComm4.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm4.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110bb14:	00a044f4 	movhi	r2,33043
8110bb18:	10a44c04 	addi	r2,r2,-28368
8110bb1c:	10005915 	stw	zero,356(r2)
	xComm5.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110bb20:	00a044f4 	movhi	r2,33043
8110bb24:	10a2c004 	addi	r2,r2,-29952
8110bb28:	00c00044 	movi	r3,1
8110bb2c:	10c00a15 	stw	r3,40(r2)
	xComm5.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110bb30:	00a044f4 	movhi	r2,33043
8110bb34:	10a2c004 	addi	r2,r2,-29952
8110bb38:	00c00044 	movi	r3,1
8110bb3c:	10c05715 	stw	r3,348(r2)
//	xComm5.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm5.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110bb40:	00a044f4 	movhi	r2,33043
8110bb44:	10a2c004 	addi	r2,r2,-29952
8110bb48:	10005915 	stw	zero,356(r2)
	xComm6.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110bb4c:	00a044f4 	movhi	r2,33043
8110bb50:	10a25d04 	addi	r2,r2,-30348
8110bb54:	00c00044 	movi	r3,1
8110bb58:	10c00a15 	stw	r3,40(r2)
	xComm6.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110bb5c:	00a044f4 	movhi	r2,33043
8110bb60:	10a25d04 	addi	r2,r2,-30348
8110bb64:	00c00044 	movi	r3,1
8110bb68:	10c05715 	stw	r3,348(r2)
//	xComm6.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm6.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110bb6c:	00a044f4 	movhi	r2,33043
8110bb70:	10a25d04 	addi	r2,r2,-30348
8110bb74:	10005915 	stw	zero,356(r2)
	xComm7.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110bb78:	00a044f4 	movhi	r2,33043
8110bb7c:	10a38604 	addi	r2,r2,-29160
8110bb80:	00c00044 	movi	r3,1
8110bb84:	10c00a15 	stw	r3,40(r2)
	xComm7.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110bb88:	00a044f4 	movhi	r2,33043
8110bb8c:	10a38604 	addi	r2,r2,-29160
8110bb90:	00c00044 	movi	r3,1
8110bb94:	10c05715 	stw	r3,348(r2)
//	xComm7.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm7.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110bb98:	00a044f4 	movhi	r2,33043
8110bb9c:	10a38604 	addi	r2,r2,-29160
8110bba0:	10005915 	stw	zero,356(r2)
	xComm8.xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8110bba4:	00a044f4 	movhi	r2,33043
8110bba8:	10a3e904 	addi	r2,r2,-28764
8110bbac:	00c00044 	movi	r3,1
8110bbb0:	10c00a15 	stw	r3,40(r2)
	xComm8.xSpacewire.xLinkConfig.bAutostart = TRUE;
8110bbb4:	00a044f4 	movhi	r2,33043
8110bbb8:	10a3e904 	addi	r2,r2,-28764
8110bbbc:	00c00044 	movi	r3,1
8110bbc0:	10c05715 	stw	r3,348(r2)
//	xComm8.xSpacewire.xLinkConfig.bStart = TRUE;
	xComm8.xSpacewire.xLinkConfig.bDisconnect = FALSE;
8110bbc4:	00a044f4 	movhi	r2,33043
8110bbc8:	10a3e904 	addi	r2,r2,-28764
8110bbcc:	10005915 	stw	zero,356(r2)
	bFeebSetWindowing(&xComm1.xFeeBuffer);
8110bbd0:	012044f4 	movhi	r4,33043
8110bbd4:	2121a004 	addi	r4,r4,-31104
8110bbd8:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm2.xFeeBuffer);
8110bbdc:	012044f4 	movhi	r4,33043
8110bbe0:	21220304 	addi	r4,r4,-30708
8110bbe4:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm3.xFeeBuffer);
8110bbe8:	012044f4 	movhi	r4,33043
8110bbec:	21232c04 	addi	r4,r4,-29520
8110bbf0:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm4.xFeeBuffer);
8110bbf4:	012044f4 	movhi	r4,33043
8110bbf8:	21245504 	addi	r4,r4,-28332
8110bbfc:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm5.xFeeBuffer);
8110bc00:	012044f4 	movhi	r4,33043
8110bc04:	2122c904 	addi	r4,r4,-29916
8110bc08:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm6.xFeeBuffer);
8110bc0c:	012044f4 	movhi	r4,33043
8110bc10:	21226604 	addi	r4,r4,-30312
8110bc14:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm7.xFeeBuffer);
8110bc18:	012044f4 	movhi	r4,33043
8110bc1c:	21238f04 	addi	r4,r4,-29124
8110bc20:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bFeebSetWindowing(&xComm8.xFeeBuffer);
8110bc24:	012044f4 	movhi	r4,33043
8110bc28:	2123f204 	addi	r4,r4,-28728
8110bc2c:	11050f40 	call	811050f4 <bFeebSetWindowing>
	bSpwcSetLink(&xComm1.xSpacewire);
8110bc30:	012044f4 	movhi	r4,33043
8110bc34:	2121ed04 	addi	r4,r4,-30796
8110bc38:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm2.xSpacewire);
8110bc3c:	012044f4 	movhi	r4,33043
8110bc40:	21225004 	addi	r4,r4,-30400
8110bc44:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm3.xSpacewire);
8110bc48:	012044f4 	movhi	r4,33043
8110bc4c:	21237904 	addi	r4,r4,-29212
8110bc50:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm4.xSpacewire);
8110bc54:	012044f4 	movhi	r4,33043
8110bc58:	2124a204 	addi	r4,r4,-28024
8110bc5c:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm5.xSpacewire);
8110bc60:	012044f4 	movhi	r4,33043
8110bc64:	21231604 	addi	r4,r4,-29608
8110bc68:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm6.xSpacewire);
8110bc6c:	012044f4 	movhi	r4,33043
8110bc70:	2122b304 	addi	r4,r4,-30004
8110bc74:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm7.xSpacewire);
8110bc78:	012044f4 	movhi	r4,33043
8110bc7c:	2123dc04 	addi	r4,r4,-28816
8110bc80:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm8.xSpacewire);
8110bc84:	012044f4 	movhi	r4,33043
8110bc88:	21243f04 	addi	r4,r4,-28420
8110bc8c:	11083fc0 	call	811083fc <bSpwcSetLink>
//	bSpwcSetLink(&xComm8);
//
//	bSpwcGetLink(&xComm8);
//	printf("empty r: %u \n", xComm8.xLinkConfig.bAutostart);

	bSetPainelLeds(LEDS_ON, LEDS_POWER_MASK);
8110bc90:	01400074 	movhi	r5,1
8110bc94:	01000044 	movi	r4,1
8110bc98:	11094840 	call	81109484 <bSetPainelLeds>

	bSetPainelLeds(LEDS_OFF, LEDS_1G_MASK);
8110bc9c:	01400044 	movi	r5,1
8110bca0:	0009883a 	mov	r4,zero
8110bca4:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_1R_MASK);
8110bca8:	01400084 	movi	r5,2
8110bcac:	01000044 	movi	r4,1
8110bcb0:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_2G_MASK);
8110bcb4:	01400104 	movi	r5,4
8110bcb8:	0009883a 	mov	r4,zero
8110bcbc:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_2R_MASK);
8110bcc0:	01400204 	movi	r5,8
8110bcc4:	01000044 	movi	r4,1
8110bcc8:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_3G_MASK);
8110bccc:	01400404 	movi	r5,16
8110bcd0:	0009883a 	mov	r4,zero
8110bcd4:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_3R_MASK);
8110bcd8:	01400804 	movi	r5,32
8110bcdc:	01000044 	movi	r4,1
8110bce0:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_4G_MASK);
8110bce4:	01401004 	movi	r5,64
8110bce8:	0009883a 	mov	r4,zero
8110bcec:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_4R_MASK);
8110bcf0:	01402004 	movi	r5,128
8110bcf4:	01000044 	movi	r4,1
8110bcf8:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_5G_MASK);
8110bcfc:	01404004 	movi	r5,256
8110bd00:	0009883a 	mov	r4,zero
8110bd04:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_5R_MASK);
8110bd08:	01408004 	movi	r5,512
8110bd0c:	01000044 	movi	r4,1
8110bd10:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_6G_MASK);
8110bd14:	01410004 	movi	r5,1024
8110bd18:	0009883a 	mov	r4,zero
8110bd1c:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_6R_MASK);
8110bd20:	01420004 	movi	r5,2048
8110bd24:	01000044 	movi	r4,1
8110bd28:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_7G_MASK);
8110bd2c:	01440004 	movi	r5,4096
8110bd30:	0009883a 	mov	r4,zero
8110bd34:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_7R_MASK);
8110bd38:	01480004 	movi	r5,8192
8110bd3c:	01000044 	movi	r4,1
8110bd40:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_OFF, LEDS_8G_MASK);
8110bd44:	01500004 	movi	r5,16384
8110bd48:	0009883a 	mov	r4,zero
8110bd4c:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
8110bd50:	01600014 	movui	r5,32768
8110bd54:	01000044 	movi	r4,1
8110bd58:	11094840 	call	81109484 <bSetPainelLeds>

//	bSetPainelLeds(LEDS_ON, LEDS_ST_ALL_MASK);
	bSetPainelLeds(LEDS_ON, LEDS_ST_1_MASK);
8110bd5c:	014000b4 	movhi	r5,2
8110bd60:	01000044 	movi	r4,1
8110bd64:	11094840 	call	81109484 <bSetPainelLeds>
	bSetPainelLeds(LEDS_ON, LEDS_ST_3_MASK);
8110bd68:	01400234 	movhi	r5,8
8110bd6c:	01000044 	movi	r4,1
8110bd70:	11094840 	call	81109484 <bSetPainelLeds>
//
//	printf("esperando \n");
////	getchar();
//	printf("foi \n");

	bDdr2SwitchMemory(DDR2_M1_ID);
8110bd74:	01000044 	movi	r4,1
8110bd78:	11014340 	call	81101434 <bDdr2SwitchMemory>
	alt_u32 uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
8110bd7c:	e03ffc15 	stw	zero,-16(fp)

// buffer: 2176 B -> 544 dwords

//	int iDataCounter = 0;

	TSdmaBufferDataBlock *pxBufferDataM1 = (TSdmaBufferDataBlock *) uliDdr2Base;
8110bd80:	e0bffc17 	ldw	r2,-16(fp)
8110bd84:	e0bffd15 	stw	r2,-12(fp)

	pxBufferDataM1->xPixelDataBlock[0].usiPixel[0] = 0x0100;
8110bd88:	e0bffd17 	ldw	r2,-12(fp)
8110bd8c:	00c04004 	movi	r3,256
8110bd90:	10c0000d 	sth	r3,0(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[1] = 0x0302;
8110bd94:	e0bffd17 	ldw	r2,-12(fp)
8110bd98:	00c0c084 	movi	r3,770
8110bd9c:	10c0008d 	sth	r3,2(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[2] = 0x0504;
8110bda0:	e0bffd17 	ldw	r2,-12(fp)
8110bda4:	00c14104 	movi	r3,1284
8110bda8:	10c0010d 	sth	r3,4(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[3] = 0x0706;
8110bdac:	e0bffd17 	ldw	r2,-12(fp)
8110bdb0:	00c1c184 	movi	r3,1798
8110bdb4:	10c0018d 	sth	r3,6(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[4] = 0x0908;
8110bdb8:	e0bffd17 	ldw	r2,-12(fp)
8110bdbc:	00c24204 	movi	r3,2312
8110bdc0:	10c0020d 	sth	r3,8(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[5] = 0x0B0A;
8110bdc4:	e0bffd17 	ldw	r2,-12(fp)
8110bdc8:	00c2c284 	movi	r3,2826
8110bdcc:	10c0028d 	sth	r3,10(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[6] = 0x0D0C;
8110bdd0:	e0bffd17 	ldw	r2,-12(fp)
8110bdd4:	00c34304 	movi	r3,3340
8110bdd8:	10c0030d 	sth	r3,12(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[7] = 0x0F0E;
8110bddc:	e0bffd17 	ldw	r2,-12(fp)
8110bde0:	00c3c384 	movi	r3,3854
8110bde4:	10c0038d 	sth	r3,14(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[8] = 0x1110;
8110bde8:	e0bffd17 	ldw	r2,-12(fp)
8110bdec:	00c44404 	movi	r3,4368
8110bdf0:	10c0040d 	sth	r3,16(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[9] = 0x1312;
8110bdf4:	e0bffd17 	ldw	r2,-12(fp)
8110bdf8:	00c4c484 	movi	r3,4882
8110bdfc:	10c0048d 	sth	r3,18(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[10] = 0x1514;
8110be00:	e0bffd17 	ldw	r2,-12(fp)
8110be04:	00c54504 	movi	r3,5396
8110be08:	10c0050d 	sth	r3,20(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[11] = 0x1716;
8110be0c:	e0bffd17 	ldw	r2,-12(fp)
8110be10:	00c5c584 	movi	r3,5910
8110be14:	10c0058d 	sth	r3,22(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[12] = 0x1918;
8110be18:	e0bffd17 	ldw	r2,-12(fp)
8110be1c:	00c64604 	movi	r3,6424
8110be20:	10c0060d 	sth	r3,24(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[13] = 0x1B1A;
8110be24:	e0bffd17 	ldw	r2,-12(fp)
8110be28:	00c6c684 	movi	r3,6938
8110be2c:	10c0068d 	sth	r3,26(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[14] = 0x1D1C;
8110be30:	e0bffd17 	ldw	r2,-12(fp)
8110be34:	00c74704 	movi	r3,7452
8110be38:	10c0070d 	sth	r3,28(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[15] = 0x1F1E;
8110be3c:	e0bffd17 	ldw	r2,-12(fp)
8110be40:	00c7c784 	movi	r3,7966
8110be44:	10c0078d 	sth	r3,30(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[16] = 0x2120;
8110be48:	e0bffd17 	ldw	r2,-12(fp)
8110be4c:	00c84804 	movi	r3,8480
8110be50:	10c0080d 	sth	r3,32(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[17] = 0x2322;
8110be54:	e0bffd17 	ldw	r2,-12(fp)
8110be58:	00c8c884 	movi	r3,8994
8110be5c:	10c0088d 	sth	r3,34(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[18] = 0x2524;
8110be60:	e0bffd17 	ldw	r2,-12(fp)
8110be64:	00c94904 	movi	r3,9508
8110be68:	10c0090d 	sth	r3,36(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[19] = 0x2726;
8110be6c:	e0bffd17 	ldw	r2,-12(fp)
8110be70:	00c9c984 	movi	r3,10022
8110be74:	10c0098d 	sth	r3,38(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[20] = 0x2928;
8110be78:	e0bffd17 	ldw	r2,-12(fp)
8110be7c:	00ca4a04 	movi	r3,10536
8110be80:	10c00a0d 	sth	r3,40(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[21] = 0x2B2A;
8110be84:	e0bffd17 	ldw	r2,-12(fp)
8110be88:	00caca84 	movi	r3,11050
8110be8c:	10c00a8d 	sth	r3,42(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[22] = 0x2D2C;
8110be90:	e0bffd17 	ldw	r2,-12(fp)
8110be94:	00cb4b04 	movi	r3,11564
8110be98:	10c00b0d 	sth	r3,44(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[23] = 0x2F2E;
8110be9c:	e0bffd17 	ldw	r2,-12(fp)
8110bea0:	00cbcb84 	movi	r3,12078
8110bea4:	10c00b8d 	sth	r3,46(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[24] = 0x3130;
8110bea8:	e0bffd17 	ldw	r2,-12(fp)
8110beac:	00cc4c04 	movi	r3,12592
8110beb0:	10c00c0d 	sth	r3,48(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[25] = 0x3332;
8110beb4:	e0bffd17 	ldw	r2,-12(fp)
8110beb8:	00cccc84 	movi	r3,13106
8110bebc:	10c00c8d 	sth	r3,50(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[26] = 0x3534;
8110bec0:	e0bffd17 	ldw	r2,-12(fp)
8110bec4:	00cd4d04 	movi	r3,13620
8110bec8:	10c00d0d 	sth	r3,52(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[27] = 0x3736;
8110becc:	e0bffd17 	ldw	r2,-12(fp)
8110bed0:	00cdcd84 	movi	r3,14134
8110bed4:	10c00d8d 	sth	r3,54(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[28] = 0x3938;
8110bed8:	e0bffd17 	ldw	r2,-12(fp)
8110bedc:	00ce4e04 	movi	r3,14648
8110bee0:	10c00e0d 	sth	r3,56(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[29] = 0x3B3A;
8110bee4:	e0bffd17 	ldw	r2,-12(fp)
8110bee8:	00cece84 	movi	r3,15162
8110beec:	10c00e8d 	sth	r3,58(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[30] = 0x3D3C;
8110bef0:	e0bffd17 	ldw	r2,-12(fp)
8110bef4:	00cf4f04 	movi	r3,15676
8110bef8:	10c00f0d 	sth	r3,60(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[31] = 0x3F3E;
8110befc:	e0bffd17 	ldw	r2,-12(fp)
8110bf00:	00cfcf84 	movi	r3,16190
8110bf04:	10c00f8d 	sth	r3,62(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[32] = 0x4140;
8110bf08:	e0bffd17 	ldw	r2,-12(fp)
8110bf0c:	00d05004 	movi	r3,16704
8110bf10:	10c0100d 	sth	r3,64(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[33] = 0x4342;
8110bf14:	e0bffd17 	ldw	r2,-12(fp)
8110bf18:	00d0d084 	movi	r3,17218
8110bf1c:	10c0108d 	sth	r3,66(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[34] = 0x4544;
8110bf20:	e0bffd17 	ldw	r2,-12(fp)
8110bf24:	00d15104 	movi	r3,17732
8110bf28:	10c0110d 	sth	r3,68(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[35] = 0x4746;
8110bf2c:	e0bffd17 	ldw	r2,-12(fp)
8110bf30:	00d1d184 	movi	r3,18246
8110bf34:	10c0118d 	sth	r3,70(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[36] = 0x4948;
8110bf38:	e0bffd17 	ldw	r2,-12(fp)
8110bf3c:	00d25204 	movi	r3,18760
8110bf40:	10c0120d 	sth	r3,72(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[37] = 0x4B4A;
8110bf44:	e0bffd17 	ldw	r2,-12(fp)
8110bf48:	00d2d284 	movi	r3,19274
8110bf4c:	10c0128d 	sth	r3,74(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[38] = 0x4D4C;
8110bf50:	e0bffd17 	ldw	r2,-12(fp)
8110bf54:	00d35304 	movi	r3,19788
8110bf58:	10c0130d 	sth	r3,76(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[39] = 0x4F4E;
8110bf5c:	e0bffd17 	ldw	r2,-12(fp)
8110bf60:	00d3d384 	movi	r3,20302
8110bf64:	10c0138d 	sth	r3,78(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[40] = 0x5150;
8110bf68:	e0bffd17 	ldw	r2,-12(fp)
8110bf6c:	00d45404 	movi	r3,20816
8110bf70:	10c0140d 	sth	r3,80(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[41] = 0x5352;
8110bf74:	e0bffd17 	ldw	r2,-12(fp)
8110bf78:	00d4d484 	movi	r3,21330
8110bf7c:	10c0148d 	sth	r3,82(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[42] = 0x5554;
8110bf80:	e0bffd17 	ldw	r2,-12(fp)
8110bf84:	00d55504 	movi	r3,21844
8110bf88:	10c0150d 	sth	r3,84(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[43] = 0x5756;
8110bf8c:	e0bffd17 	ldw	r2,-12(fp)
8110bf90:	00d5d584 	movi	r3,22358
8110bf94:	10c0158d 	sth	r3,86(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[44] = 0x5958;
8110bf98:	e0bffd17 	ldw	r2,-12(fp)
8110bf9c:	00d65604 	movi	r3,22872
8110bfa0:	10c0160d 	sth	r3,88(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[45] = 0x5B5A;
8110bfa4:	e0bffd17 	ldw	r2,-12(fp)
8110bfa8:	00d6d684 	movi	r3,23386
8110bfac:	10c0168d 	sth	r3,90(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[46] = 0x5D5C;
8110bfb0:	e0bffd17 	ldw	r2,-12(fp)
8110bfb4:	00d75704 	movi	r3,23900
8110bfb8:	10c0170d 	sth	r3,92(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[47] = 0x5F5E;
8110bfbc:	e0bffd17 	ldw	r2,-12(fp)
8110bfc0:	00d7d784 	movi	r3,24414
8110bfc4:	10c0178d 	sth	r3,94(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[48] = 0x6160;
8110bfc8:	e0bffd17 	ldw	r2,-12(fp)
8110bfcc:	00d85804 	movi	r3,24928
8110bfd0:	10c0180d 	sth	r3,96(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[49] = 0x6362;
8110bfd4:	e0bffd17 	ldw	r2,-12(fp)
8110bfd8:	00d8d884 	movi	r3,25442
8110bfdc:	10c0188d 	sth	r3,98(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[50] = 0x6564;
8110bfe0:	e0bffd17 	ldw	r2,-12(fp)
8110bfe4:	00d95904 	movi	r3,25956
8110bfe8:	10c0190d 	sth	r3,100(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[51] = 0x6766;
8110bfec:	e0bffd17 	ldw	r2,-12(fp)
8110bff0:	00d9d984 	movi	r3,26470
8110bff4:	10c0198d 	sth	r3,102(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[52] = 0x6968;
8110bff8:	e0bffd17 	ldw	r2,-12(fp)
8110bffc:	00da5a04 	movi	r3,26984
8110c000:	10c01a0d 	sth	r3,104(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[53] = 0x6B6A;
8110c004:	e0bffd17 	ldw	r2,-12(fp)
8110c008:	00dada84 	movi	r3,27498
8110c00c:	10c01a8d 	sth	r3,106(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[54] = 0x6D6C;
8110c010:	e0bffd17 	ldw	r2,-12(fp)
8110c014:	00db5b04 	movi	r3,28012
8110c018:	10c01b0d 	sth	r3,108(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[55] = 0x6F6E;
8110c01c:	e0bffd17 	ldw	r2,-12(fp)
8110c020:	00dbdb84 	movi	r3,28526
8110c024:	10c01b8d 	sth	r3,110(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[56] = 0x7170;
8110c028:	e0bffd17 	ldw	r2,-12(fp)
8110c02c:	00dc5c04 	movi	r3,29040
8110c030:	10c01c0d 	sth	r3,112(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[57] = 0x7372;
8110c034:	e0bffd17 	ldw	r2,-12(fp)
8110c038:	00dcdc84 	movi	r3,29554
8110c03c:	10c01c8d 	sth	r3,114(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[58] = 0x7574;
8110c040:	e0bffd17 	ldw	r2,-12(fp)
8110c044:	00dd5d04 	movi	r3,30068
8110c048:	10c01d0d 	sth	r3,116(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[59] = 0x7776;
8110c04c:	e0bffd17 	ldw	r2,-12(fp)
8110c050:	00dddd84 	movi	r3,30582
8110c054:	10c01d8d 	sth	r3,118(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[60] = 0x7978;
8110c058:	e0bffd17 	ldw	r2,-12(fp)
8110c05c:	00de5e04 	movi	r3,31096
8110c060:	10c01e0d 	sth	r3,120(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[61] = 0x7B7A;
8110c064:	e0bffd17 	ldw	r2,-12(fp)
8110c068:	00dede84 	movi	r3,31610
8110c06c:	10c01e8d 	sth	r3,122(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[62] = 0x7D7C;
8110c070:	e0bffd17 	ldw	r2,-12(fp)
8110c074:	00df5f04 	movi	r3,32124
8110c078:	10c01f0d 	sth	r3,124(r2)
	pxBufferDataM1->xPixelDataBlock[0].usiPixel[63] = 0x7F7E;
8110c07c:	e0bffd17 	ldw	r2,-12(fp)
8110c080:	00dfdf84 	movi	r3,32638
8110c084:	10c01f8d 	sth	r3,126(r2)
	pxBufferDataM1->xPixelDataBlock[0].ulliMask = 0xFFFFFFFFFFFFFFFF;
8110c088:	e0bffd17 	ldw	r2,-12(fp)
8110c08c:	00ffffc4 	movi	r3,-1
8110c090:	10c02015 	stw	r3,128(r2)
8110c094:	00ffffc4 	movi	r3,-1
8110c098:	10c02115 	stw	r3,132(r2)

	pxBufferDataM1->xPixelDataBlock[1].usiPixel[0] = 0x8180;
8110c09c:	e0bffd17 	ldw	r2,-12(fp)
8110c0a0:	00e06004 	movi	r3,-32384
8110c0a4:	10c0220d 	sth	r3,136(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[1] = 0x8382;
8110c0a8:	e0bffd17 	ldw	r2,-12(fp)
8110c0ac:	00e0e084 	movi	r3,-31870
8110c0b0:	10c0228d 	sth	r3,138(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[2] = 0x8584;
8110c0b4:	e0bffd17 	ldw	r2,-12(fp)
8110c0b8:	00e16104 	movi	r3,-31356
8110c0bc:	10c0230d 	sth	r3,140(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[3] = 0x8786;
8110c0c0:	e0bffd17 	ldw	r2,-12(fp)
8110c0c4:	00e1e184 	movi	r3,-30842
8110c0c8:	10c0238d 	sth	r3,142(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[4] = 0x8988;
8110c0cc:	e0bffd17 	ldw	r2,-12(fp)
8110c0d0:	00e26204 	movi	r3,-30328
8110c0d4:	10c0240d 	sth	r3,144(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[5] = 0x8B8A;
8110c0d8:	e0bffd17 	ldw	r2,-12(fp)
8110c0dc:	00e2e284 	movi	r3,-29814
8110c0e0:	10c0248d 	sth	r3,146(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[6] = 0x8D8C;
8110c0e4:	e0bffd17 	ldw	r2,-12(fp)
8110c0e8:	00e36304 	movi	r3,-29300
8110c0ec:	10c0250d 	sth	r3,148(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[7] = 0x8F8E;
8110c0f0:	e0bffd17 	ldw	r2,-12(fp)
8110c0f4:	00e3e384 	movi	r3,-28786
8110c0f8:	10c0258d 	sth	r3,150(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[8] = 0x9190;
8110c0fc:	e0bffd17 	ldw	r2,-12(fp)
8110c100:	00e46404 	movi	r3,-28272
8110c104:	10c0260d 	sth	r3,152(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[9] = 0x9392;
8110c108:	e0bffd17 	ldw	r2,-12(fp)
8110c10c:	00e4e484 	movi	r3,-27758
8110c110:	10c0268d 	sth	r3,154(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[10] = 0x9594;
8110c114:	e0bffd17 	ldw	r2,-12(fp)
8110c118:	00e56504 	movi	r3,-27244
8110c11c:	10c0270d 	sth	r3,156(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[11] = 0x9796;
8110c120:	e0bffd17 	ldw	r2,-12(fp)
8110c124:	00e5e584 	movi	r3,-26730
8110c128:	10c0278d 	sth	r3,158(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[12] = 0x9998;
8110c12c:	e0bffd17 	ldw	r2,-12(fp)
8110c130:	00e66604 	movi	r3,-26216
8110c134:	10c0280d 	sth	r3,160(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[13] = 0x9B9A;
8110c138:	e0bffd17 	ldw	r2,-12(fp)
8110c13c:	00e6e684 	movi	r3,-25702
8110c140:	10c0288d 	sth	r3,162(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[14] = 0x9D9C;
8110c144:	e0bffd17 	ldw	r2,-12(fp)
8110c148:	00e76704 	movi	r3,-25188
8110c14c:	10c0290d 	sth	r3,164(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[15] = 0x9F9E;
8110c150:	e0bffd17 	ldw	r2,-12(fp)
8110c154:	00e7e784 	movi	r3,-24674
8110c158:	10c0298d 	sth	r3,166(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[16] = 0xA1A0;
8110c15c:	e0bffd17 	ldw	r2,-12(fp)
8110c160:	00e86804 	movi	r3,-24160
8110c164:	10c02a0d 	sth	r3,168(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[17] = 0xA3A2;
8110c168:	e0bffd17 	ldw	r2,-12(fp)
8110c16c:	00e8e884 	movi	r3,-23646
8110c170:	10c02a8d 	sth	r3,170(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[18] = 0xA5A4;
8110c174:	e0bffd17 	ldw	r2,-12(fp)
8110c178:	00e96904 	movi	r3,-23132
8110c17c:	10c02b0d 	sth	r3,172(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[19] = 0xA7A6;
8110c180:	e0bffd17 	ldw	r2,-12(fp)
8110c184:	00e9e984 	movi	r3,-22618
8110c188:	10c02b8d 	sth	r3,174(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[20] = 0xA9A8;
8110c18c:	e0bffd17 	ldw	r2,-12(fp)
8110c190:	00ea6a04 	movi	r3,-22104
8110c194:	10c02c0d 	sth	r3,176(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[21] = 0xABAA;
8110c198:	e0bffd17 	ldw	r2,-12(fp)
8110c19c:	00eaea84 	movi	r3,-21590
8110c1a0:	10c02c8d 	sth	r3,178(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[22] = 0xADAC;
8110c1a4:	e0bffd17 	ldw	r2,-12(fp)
8110c1a8:	00eb6b04 	movi	r3,-21076
8110c1ac:	10c02d0d 	sth	r3,180(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[23] = 0xAFAE;
8110c1b0:	e0bffd17 	ldw	r2,-12(fp)
8110c1b4:	00ebeb84 	movi	r3,-20562
8110c1b8:	10c02d8d 	sth	r3,182(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[24] = 0xB1B0;
8110c1bc:	e0bffd17 	ldw	r2,-12(fp)
8110c1c0:	00ec6c04 	movi	r3,-20048
8110c1c4:	10c02e0d 	sth	r3,184(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[25] = 0xB3B2;
8110c1c8:	e0bffd17 	ldw	r2,-12(fp)
8110c1cc:	00ecec84 	movi	r3,-19534
8110c1d0:	10c02e8d 	sth	r3,186(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[26] = 0xB5B4;
8110c1d4:	e0bffd17 	ldw	r2,-12(fp)
8110c1d8:	00ed6d04 	movi	r3,-19020
8110c1dc:	10c02f0d 	sth	r3,188(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[27] = 0xB7B6;
8110c1e0:	e0bffd17 	ldw	r2,-12(fp)
8110c1e4:	00eded84 	movi	r3,-18506
8110c1e8:	10c02f8d 	sth	r3,190(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[28] = 0xB9B8;
8110c1ec:	e0bffd17 	ldw	r2,-12(fp)
8110c1f0:	00ee6e04 	movi	r3,-17992
8110c1f4:	10c0300d 	sth	r3,192(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[29] = 0xBBBA;
8110c1f8:	e0bffd17 	ldw	r2,-12(fp)
8110c1fc:	00eeee84 	movi	r3,-17478
8110c200:	10c0308d 	sth	r3,194(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[30] = 0xBDBC;
8110c204:	e0bffd17 	ldw	r2,-12(fp)
8110c208:	00ef6f04 	movi	r3,-16964
8110c20c:	10c0310d 	sth	r3,196(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[31] = 0xBFBE;
8110c210:	e0bffd17 	ldw	r2,-12(fp)
8110c214:	00efef84 	movi	r3,-16450
8110c218:	10c0318d 	sth	r3,198(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[32] = 0xC1C0;
8110c21c:	e0bffd17 	ldw	r2,-12(fp)
8110c220:	00f07004 	movi	r3,-15936
8110c224:	10c0320d 	sth	r3,200(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[33] = 0xC3C2;
8110c228:	e0bffd17 	ldw	r2,-12(fp)
8110c22c:	00f0f084 	movi	r3,-15422
8110c230:	10c0328d 	sth	r3,202(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[34] = 0xC5C4;
8110c234:	e0bffd17 	ldw	r2,-12(fp)
8110c238:	00f17104 	movi	r3,-14908
8110c23c:	10c0330d 	sth	r3,204(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[35] = 0xC7C6;
8110c240:	e0bffd17 	ldw	r2,-12(fp)
8110c244:	00f1f184 	movi	r3,-14394
8110c248:	10c0338d 	sth	r3,206(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[36] = 0xC9C8;
8110c24c:	e0bffd17 	ldw	r2,-12(fp)
8110c250:	00f27204 	movi	r3,-13880
8110c254:	10c0340d 	sth	r3,208(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[37] = 0xCBCA;
8110c258:	e0bffd17 	ldw	r2,-12(fp)
8110c25c:	00f2f284 	movi	r3,-13366
8110c260:	10c0348d 	sth	r3,210(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[38] = 0xCDCC;
8110c264:	e0bffd17 	ldw	r2,-12(fp)
8110c268:	00f37304 	movi	r3,-12852
8110c26c:	10c0350d 	sth	r3,212(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[39] = 0xCFCE;
8110c270:	e0bffd17 	ldw	r2,-12(fp)
8110c274:	00f3f384 	movi	r3,-12338
8110c278:	10c0358d 	sth	r3,214(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[40] = 0xD1D0;
8110c27c:	e0bffd17 	ldw	r2,-12(fp)
8110c280:	00f47404 	movi	r3,-11824
8110c284:	10c0360d 	sth	r3,216(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[41] = 0xD3D2;
8110c288:	e0bffd17 	ldw	r2,-12(fp)
8110c28c:	00f4f484 	movi	r3,-11310
8110c290:	10c0368d 	sth	r3,218(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[42] = 0xD5D4;
8110c294:	e0bffd17 	ldw	r2,-12(fp)
8110c298:	00f57504 	movi	r3,-10796
8110c29c:	10c0370d 	sth	r3,220(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[43] = 0xD7D6;
8110c2a0:	e0bffd17 	ldw	r2,-12(fp)
8110c2a4:	00f5f584 	movi	r3,-10282
8110c2a8:	10c0378d 	sth	r3,222(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[44] = 0xD9D8;
8110c2ac:	e0bffd17 	ldw	r2,-12(fp)
8110c2b0:	00f67604 	movi	r3,-9768
8110c2b4:	10c0380d 	sth	r3,224(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[45] = 0xDBDA;
8110c2b8:	e0bffd17 	ldw	r2,-12(fp)
8110c2bc:	00f6f684 	movi	r3,-9254
8110c2c0:	10c0388d 	sth	r3,226(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[46] = 0xDDDC;
8110c2c4:	e0bffd17 	ldw	r2,-12(fp)
8110c2c8:	00f77704 	movi	r3,-8740
8110c2cc:	10c0390d 	sth	r3,228(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[47] = 0xDFDE;
8110c2d0:	e0bffd17 	ldw	r2,-12(fp)
8110c2d4:	00f7f784 	movi	r3,-8226
8110c2d8:	10c0398d 	sth	r3,230(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[48] = 0xE1E0;
8110c2dc:	e0bffd17 	ldw	r2,-12(fp)
8110c2e0:	00f87804 	movi	r3,-7712
8110c2e4:	10c03a0d 	sth	r3,232(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[49] = 0xE3E2;
8110c2e8:	e0bffd17 	ldw	r2,-12(fp)
8110c2ec:	00f8f884 	movi	r3,-7198
8110c2f0:	10c03a8d 	sth	r3,234(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[50] = 0xE5E4;
8110c2f4:	e0bffd17 	ldw	r2,-12(fp)
8110c2f8:	00f97904 	movi	r3,-6684
8110c2fc:	10c03b0d 	sth	r3,236(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[51] = 0xE7E6;
8110c300:	e0bffd17 	ldw	r2,-12(fp)
8110c304:	00f9f984 	movi	r3,-6170
8110c308:	10c03b8d 	sth	r3,238(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[52] = 0xE9E8;
8110c30c:	e0bffd17 	ldw	r2,-12(fp)
8110c310:	00fa7a04 	movi	r3,-5656
8110c314:	10c03c0d 	sth	r3,240(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[53] = 0xEBEA;
8110c318:	e0bffd17 	ldw	r2,-12(fp)
8110c31c:	00fafa84 	movi	r3,-5142
8110c320:	10c03c8d 	sth	r3,242(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[54] = 0xEDEC;
8110c324:	e0bffd17 	ldw	r2,-12(fp)
8110c328:	00fb7b04 	movi	r3,-4628
8110c32c:	10c03d0d 	sth	r3,244(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[55] = 0xEFEE;
8110c330:	e0bffd17 	ldw	r2,-12(fp)
8110c334:	00fbfb84 	movi	r3,-4114
8110c338:	10c03d8d 	sth	r3,246(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[56] = 0xF1F0;
8110c33c:	e0bffd17 	ldw	r2,-12(fp)
8110c340:	00fc7c04 	movi	r3,-3600
8110c344:	10c03e0d 	sth	r3,248(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[57] = 0xF3F2;
8110c348:	e0bffd17 	ldw	r2,-12(fp)
8110c34c:	00fcfc84 	movi	r3,-3086
8110c350:	10c03e8d 	sth	r3,250(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[58] = 0xF5F4;
8110c354:	e0bffd17 	ldw	r2,-12(fp)
8110c358:	00fd7d04 	movi	r3,-2572
8110c35c:	10c03f0d 	sth	r3,252(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[59] = 0xF7F6;
8110c360:	e0bffd17 	ldw	r2,-12(fp)
8110c364:	00fdfd84 	movi	r3,-2058
8110c368:	10c03f8d 	sth	r3,254(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[60] = 0xF9F8;
8110c36c:	e0bffd17 	ldw	r2,-12(fp)
8110c370:	00fe7e04 	movi	r3,-1544
8110c374:	10c0400d 	sth	r3,256(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[61] = 0xFBFA;
8110c378:	e0bffd17 	ldw	r2,-12(fp)
8110c37c:	00fefe84 	movi	r3,-1030
8110c380:	10c0408d 	sth	r3,258(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[62] = 0xFDFC;
8110c384:	e0bffd17 	ldw	r2,-12(fp)
8110c388:	00ff7f04 	movi	r3,-516
8110c38c:	10c0410d 	sth	r3,260(r2)
	pxBufferDataM1->xPixelDataBlock[1].usiPixel[63] = 0xFFFE;
8110c390:	e0bffd17 	ldw	r2,-12(fp)
8110c394:	00ffff84 	movi	r3,-2
8110c398:	10c0418d 	sth	r3,262(r2)
	pxBufferDataM1->xPixelDataBlock[1].ulliMask = 0xFFFFFFFFFFFFFFFF;
8110c39c:	e0bffd17 	ldw	r2,-12(fp)
8110c3a0:	00ffffc4 	movi	r3,-1
8110c3a4:	10c04215 	stw	r3,264(r2)
8110c3a8:	00ffffc4 	movi	r3,-1
8110c3ac:	10c04315 	stw	r3,268(r2)

	pxBufferDataM1->xPixelDataBlock[2] = pxBufferDataM1->xPixelDataBlock[0];
8110c3b0:	e0bffd17 	ldw	r2,-12(fp)
8110c3b4:	e0fffd17 	ldw	r3,-12(fp)
8110c3b8:	10804404 	addi	r2,r2,272
8110c3bc:	1809883a 	mov	r4,r3
8110c3c0:	00c02204 	movi	r3,136
8110c3c4:	180d883a 	mov	r6,r3
8110c3c8:	200b883a 	mov	r5,r4
8110c3cc:	1009883a 	mov	r4,r2
8110c3d0:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[3] = pxBufferDataM1->xPixelDataBlock[1];
8110c3d4:	e0fffd17 	ldw	r3,-12(fp)
8110c3d8:	e0bffd17 	ldw	r2,-12(fp)
8110c3dc:	18c06604 	addi	r3,r3,408
8110c3e0:	10802204 	addi	r2,r2,136
8110c3e4:	01002204 	movi	r4,136
8110c3e8:	200d883a 	mov	r6,r4
8110c3ec:	100b883a 	mov	r5,r2
8110c3f0:	1809883a 	mov	r4,r3
8110c3f4:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[4] = pxBufferDataM1->xPixelDataBlock[2];
8110c3f8:	e0fffd17 	ldw	r3,-12(fp)
8110c3fc:	e0bffd17 	ldw	r2,-12(fp)
8110c400:	18c08804 	addi	r3,r3,544
8110c404:	10804404 	addi	r2,r2,272
8110c408:	01002204 	movi	r4,136
8110c40c:	200d883a 	mov	r6,r4
8110c410:	100b883a 	mov	r5,r2
8110c414:	1809883a 	mov	r4,r3
8110c418:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[5] = pxBufferDataM1->xPixelDataBlock[3];
8110c41c:	e0fffd17 	ldw	r3,-12(fp)
8110c420:	e0bffd17 	ldw	r2,-12(fp)
8110c424:	18c0aa04 	addi	r3,r3,680
8110c428:	10806604 	addi	r2,r2,408
8110c42c:	01002204 	movi	r4,136
8110c430:	200d883a 	mov	r6,r4
8110c434:	100b883a 	mov	r5,r2
8110c438:	1809883a 	mov	r4,r3
8110c43c:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[6] = pxBufferDataM1->xPixelDataBlock[4];
8110c440:	e0fffd17 	ldw	r3,-12(fp)
8110c444:	e0bffd17 	ldw	r2,-12(fp)
8110c448:	18c0cc04 	addi	r3,r3,816
8110c44c:	10808804 	addi	r2,r2,544
8110c450:	01002204 	movi	r4,136
8110c454:	200d883a 	mov	r6,r4
8110c458:	100b883a 	mov	r5,r2
8110c45c:	1809883a 	mov	r4,r3
8110c460:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[7] = pxBufferDataM1->xPixelDataBlock[5];
8110c464:	e0fffd17 	ldw	r3,-12(fp)
8110c468:	e0bffd17 	ldw	r2,-12(fp)
8110c46c:	18c0ee04 	addi	r3,r3,952
8110c470:	1080aa04 	addi	r2,r2,680
8110c474:	01002204 	movi	r4,136
8110c478:	200d883a 	mov	r6,r4
8110c47c:	100b883a 	mov	r5,r2
8110c480:	1809883a 	mov	r4,r3
8110c484:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[8] = pxBufferDataM1->xPixelDataBlock[6];
8110c488:	e0fffd17 	ldw	r3,-12(fp)
8110c48c:	e0bffd17 	ldw	r2,-12(fp)
8110c490:	18c11004 	addi	r3,r3,1088
8110c494:	1080cc04 	addi	r2,r2,816
8110c498:	01002204 	movi	r4,136
8110c49c:	200d883a 	mov	r6,r4
8110c4a0:	100b883a 	mov	r5,r2
8110c4a4:	1809883a 	mov	r4,r3
8110c4a8:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[9] = pxBufferDataM1->xPixelDataBlock[7];
8110c4ac:	e0fffd17 	ldw	r3,-12(fp)
8110c4b0:	e0bffd17 	ldw	r2,-12(fp)
8110c4b4:	18c13204 	addi	r3,r3,1224
8110c4b8:	1080ee04 	addi	r2,r2,952
8110c4bc:	01002204 	movi	r4,136
8110c4c0:	200d883a 	mov	r6,r4
8110c4c4:	100b883a 	mov	r5,r2
8110c4c8:	1809883a 	mov	r4,r3
8110c4cc:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[10] = pxBufferDataM1->xPixelDataBlock[8];
8110c4d0:	e0fffd17 	ldw	r3,-12(fp)
8110c4d4:	e0bffd17 	ldw	r2,-12(fp)
8110c4d8:	18c15404 	addi	r3,r3,1360
8110c4dc:	10811004 	addi	r2,r2,1088
8110c4e0:	01002204 	movi	r4,136
8110c4e4:	200d883a 	mov	r6,r4
8110c4e8:	100b883a 	mov	r5,r2
8110c4ec:	1809883a 	mov	r4,r3
8110c4f0:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[11] = pxBufferDataM1->xPixelDataBlock[9];
8110c4f4:	e0fffd17 	ldw	r3,-12(fp)
8110c4f8:	e0bffd17 	ldw	r2,-12(fp)
8110c4fc:	18c17604 	addi	r3,r3,1496
8110c500:	10813204 	addi	r2,r2,1224
8110c504:	01002204 	movi	r4,136
8110c508:	200d883a 	mov	r6,r4
8110c50c:	100b883a 	mov	r5,r2
8110c510:	1809883a 	mov	r4,r3
8110c514:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[12] = pxBufferDataM1->xPixelDataBlock[10];
8110c518:	e0fffd17 	ldw	r3,-12(fp)
8110c51c:	e0bffd17 	ldw	r2,-12(fp)
8110c520:	18c19804 	addi	r3,r3,1632
8110c524:	10815404 	addi	r2,r2,1360
8110c528:	01002204 	movi	r4,136
8110c52c:	200d883a 	mov	r6,r4
8110c530:	100b883a 	mov	r5,r2
8110c534:	1809883a 	mov	r4,r3
8110c538:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[13] = pxBufferDataM1->xPixelDataBlock[11];
8110c53c:	e0fffd17 	ldw	r3,-12(fp)
8110c540:	e0bffd17 	ldw	r2,-12(fp)
8110c544:	18c1ba04 	addi	r3,r3,1768
8110c548:	10817604 	addi	r2,r2,1496
8110c54c:	01002204 	movi	r4,136
8110c550:	200d883a 	mov	r6,r4
8110c554:	100b883a 	mov	r5,r2
8110c558:	1809883a 	mov	r4,r3
8110c55c:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[14] = pxBufferDataM1->xPixelDataBlock[12];
8110c560:	e0fffd17 	ldw	r3,-12(fp)
8110c564:	e0bffd17 	ldw	r2,-12(fp)
8110c568:	18c1dc04 	addi	r3,r3,1904
8110c56c:	10819804 	addi	r2,r2,1632
8110c570:	01002204 	movi	r4,136
8110c574:	200d883a 	mov	r6,r4
8110c578:	100b883a 	mov	r5,r2
8110c57c:	1809883a 	mov	r4,r3
8110c580:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM1->xPixelDataBlock[15] = pxBufferDataM1->xPixelDataBlock[13];
8110c584:	e0fffd17 	ldw	r3,-12(fp)
8110c588:	e0bffd17 	ldw	r2,-12(fp)
8110c58c:	18c1fe04 	addi	r3,r3,2040
8110c590:	1081ba04 	addi	r2,r2,1768
8110c594:	01002204 	movi	r4,136
8110c598:	200d883a 	mov	r6,r4
8110c59c:	100b883a 	mov	r5,r2
8110c5a0:	1809883a 	mov	r4,r3
8110c5a4:	11105d00 	call	811105d0 <memcpy>

	bDdr2SwitchMemory(DDR2_M2_ID);
8110c5a8:	01000084 	movi	r4,2
8110c5ac:	11014340 	call	81101434 <bDdr2SwitchMemory>
//	puliDdr++;
//	printf("add : %u \n", *puliDdr);

// buffer: 2176 B -> 544 dwords

	TSdmaBufferDataBlock *pxBufferDataM2 = (TSdmaBufferDataBlock *) uliDdr2Base;
8110c5b0:	e0bffc17 	ldw	r2,-16(fp)
8110c5b4:	e0bffe15 	stw	r2,-8(fp)

	pxBufferDataM2->xPixelDataBlock[0].usiPixel[0] = 0x0100;
8110c5b8:	e0bffe17 	ldw	r2,-8(fp)
8110c5bc:	00c04004 	movi	r3,256
8110c5c0:	10c0000d 	sth	r3,0(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[1] = 0x0302;
8110c5c4:	e0bffe17 	ldw	r2,-8(fp)
8110c5c8:	00c0c084 	movi	r3,770
8110c5cc:	10c0008d 	sth	r3,2(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[2] = 0x0504;
8110c5d0:	e0bffe17 	ldw	r2,-8(fp)
8110c5d4:	00c14104 	movi	r3,1284
8110c5d8:	10c0010d 	sth	r3,4(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[3] = 0x0706;
8110c5dc:	e0bffe17 	ldw	r2,-8(fp)
8110c5e0:	00c1c184 	movi	r3,1798
8110c5e4:	10c0018d 	sth	r3,6(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[4] = 0x0908;
8110c5e8:	e0bffe17 	ldw	r2,-8(fp)
8110c5ec:	00c24204 	movi	r3,2312
8110c5f0:	10c0020d 	sth	r3,8(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[5] = 0x0B0A;
8110c5f4:	e0bffe17 	ldw	r2,-8(fp)
8110c5f8:	00c2c284 	movi	r3,2826
8110c5fc:	10c0028d 	sth	r3,10(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[6] = 0x0D0C;
8110c600:	e0bffe17 	ldw	r2,-8(fp)
8110c604:	00c34304 	movi	r3,3340
8110c608:	10c0030d 	sth	r3,12(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[7] = 0x0F0E;
8110c60c:	e0bffe17 	ldw	r2,-8(fp)
8110c610:	00c3c384 	movi	r3,3854
8110c614:	10c0038d 	sth	r3,14(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[8] = 0x1110;
8110c618:	e0bffe17 	ldw	r2,-8(fp)
8110c61c:	00c44404 	movi	r3,4368
8110c620:	10c0040d 	sth	r3,16(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[9] = 0x1312;
8110c624:	e0bffe17 	ldw	r2,-8(fp)
8110c628:	00c4c484 	movi	r3,4882
8110c62c:	10c0048d 	sth	r3,18(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[10] = 0x1514;
8110c630:	e0bffe17 	ldw	r2,-8(fp)
8110c634:	00c54504 	movi	r3,5396
8110c638:	10c0050d 	sth	r3,20(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[11] = 0x1716;
8110c63c:	e0bffe17 	ldw	r2,-8(fp)
8110c640:	00c5c584 	movi	r3,5910
8110c644:	10c0058d 	sth	r3,22(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[12] = 0x1918;
8110c648:	e0bffe17 	ldw	r2,-8(fp)
8110c64c:	00c64604 	movi	r3,6424
8110c650:	10c0060d 	sth	r3,24(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[13] = 0x1B1A;
8110c654:	e0bffe17 	ldw	r2,-8(fp)
8110c658:	00c6c684 	movi	r3,6938
8110c65c:	10c0068d 	sth	r3,26(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[14] = 0x1D1C;
8110c660:	e0bffe17 	ldw	r2,-8(fp)
8110c664:	00c74704 	movi	r3,7452
8110c668:	10c0070d 	sth	r3,28(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[15] = 0x1F1E;
8110c66c:	e0bffe17 	ldw	r2,-8(fp)
8110c670:	00c7c784 	movi	r3,7966
8110c674:	10c0078d 	sth	r3,30(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[16] = 0x2120;
8110c678:	e0bffe17 	ldw	r2,-8(fp)
8110c67c:	00c84804 	movi	r3,8480
8110c680:	10c0080d 	sth	r3,32(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[17] = 0x2322;
8110c684:	e0bffe17 	ldw	r2,-8(fp)
8110c688:	00c8c884 	movi	r3,8994
8110c68c:	10c0088d 	sth	r3,34(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[18] = 0x2524;
8110c690:	e0bffe17 	ldw	r2,-8(fp)
8110c694:	00c94904 	movi	r3,9508
8110c698:	10c0090d 	sth	r3,36(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[19] = 0x2726;
8110c69c:	e0bffe17 	ldw	r2,-8(fp)
8110c6a0:	00c9c984 	movi	r3,10022
8110c6a4:	10c0098d 	sth	r3,38(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[20] = 0x2928;
8110c6a8:	e0bffe17 	ldw	r2,-8(fp)
8110c6ac:	00ca4a04 	movi	r3,10536
8110c6b0:	10c00a0d 	sth	r3,40(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[21] = 0x2B2A;
8110c6b4:	e0bffe17 	ldw	r2,-8(fp)
8110c6b8:	00caca84 	movi	r3,11050
8110c6bc:	10c00a8d 	sth	r3,42(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[22] = 0x2D2C;
8110c6c0:	e0bffe17 	ldw	r2,-8(fp)
8110c6c4:	00cb4b04 	movi	r3,11564
8110c6c8:	10c00b0d 	sth	r3,44(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[23] = 0x2F2E;
8110c6cc:	e0bffe17 	ldw	r2,-8(fp)
8110c6d0:	00cbcb84 	movi	r3,12078
8110c6d4:	10c00b8d 	sth	r3,46(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[24] = 0x3130;
8110c6d8:	e0bffe17 	ldw	r2,-8(fp)
8110c6dc:	00cc4c04 	movi	r3,12592
8110c6e0:	10c00c0d 	sth	r3,48(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[25] = 0x3332;
8110c6e4:	e0bffe17 	ldw	r2,-8(fp)
8110c6e8:	00cccc84 	movi	r3,13106
8110c6ec:	10c00c8d 	sth	r3,50(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[26] = 0x3534;
8110c6f0:	e0bffe17 	ldw	r2,-8(fp)
8110c6f4:	00cd4d04 	movi	r3,13620
8110c6f8:	10c00d0d 	sth	r3,52(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[27] = 0x3736;
8110c6fc:	e0bffe17 	ldw	r2,-8(fp)
8110c700:	00cdcd84 	movi	r3,14134
8110c704:	10c00d8d 	sth	r3,54(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[28] = 0x3938;
8110c708:	e0bffe17 	ldw	r2,-8(fp)
8110c70c:	00ce4e04 	movi	r3,14648
8110c710:	10c00e0d 	sth	r3,56(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[29] = 0x3B3A;
8110c714:	e0bffe17 	ldw	r2,-8(fp)
8110c718:	00cece84 	movi	r3,15162
8110c71c:	10c00e8d 	sth	r3,58(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[30] = 0x3D3C;
8110c720:	e0bffe17 	ldw	r2,-8(fp)
8110c724:	00cf4f04 	movi	r3,15676
8110c728:	10c00f0d 	sth	r3,60(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[31] = 0x3F3E;
8110c72c:	e0bffe17 	ldw	r2,-8(fp)
8110c730:	00cfcf84 	movi	r3,16190
8110c734:	10c00f8d 	sth	r3,62(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[32] = 0x4140;
8110c738:	e0bffe17 	ldw	r2,-8(fp)
8110c73c:	00d05004 	movi	r3,16704
8110c740:	10c0100d 	sth	r3,64(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[33] = 0x4342;
8110c744:	e0bffe17 	ldw	r2,-8(fp)
8110c748:	00d0d084 	movi	r3,17218
8110c74c:	10c0108d 	sth	r3,66(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[34] = 0x4544;
8110c750:	e0bffe17 	ldw	r2,-8(fp)
8110c754:	00d15104 	movi	r3,17732
8110c758:	10c0110d 	sth	r3,68(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[35] = 0x4746;
8110c75c:	e0bffe17 	ldw	r2,-8(fp)
8110c760:	00d1d184 	movi	r3,18246
8110c764:	10c0118d 	sth	r3,70(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[36] = 0x4948;
8110c768:	e0bffe17 	ldw	r2,-8(fp)
8110c76c:	00d25204 	movi	r3,18760
8110c770:	10c0120d 	sth	r3,72(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[37] = 0x4B4A;
8110c774:	e0bffe17 	ldw	r2,-8(fp)
8110c778:	00d2d284 	movi	r3,19274
8110c77c:	10c0128d 	sth	r3,74(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[38] = 0x4D4C;
8110c780:	e0bffe17 	ldw	r2,-8(fp)
8110c784:	00d35304 	movi	r3,19788
8110c788:	10c0130d 	sth	r3,76(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[39] = 0x4F4E;
8110c78c:	e0bffe17 	ldw	r2,-8(fp)
8110c790:	00d3d384 	movi	r3,20302
8110c794:	10c0138d 	sth	r3,78(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[40] = 0x5150;
8110c798:	e0bffe17 	ldw	r2,-8(fp)
8110c79c:	00d45404 	movi	r3,20816
8110c7a0:	10c0140d 	sth	r3,80(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[41] = 0x5352;
8110c7a4:	e0bffe17 	ldw	r2,-8(fp)
8110c7a8:	00d4d484 	movi	r3,21330
8110c7ac:	10c0148d 	sth	r3,82(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[42] = 0x5554;
8110c7b0:	e0bffe17 	ldw	r2,-8(fp)
8110c7b4:	00d55504 	movi	r3,21844
8110c7b8:	10c0150d 	sth	r3,84(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[43] = 0x5756;
8110c7bc:	e0bffe17 	ldw	r2,-8(fp)
8110c7c0:	00d5d584 	movi	r3,22358
8110c7c4:	10c0158d 	sth	r3,86(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[44] = 0x5958;
8110c7c8:	e0bffe17 	ldw	r2,-8(fp)
8110c7cc:	00d65604 	movi	r3,22872
8110c7d0:	10c0160d 	sth	r3,88(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[45] = 0x5B5A;
8110c7d4:	e0bffe17 	ldw	r2,-8(fp)
8110c7d8:	00d6d684 	movi	r3,23386
8110c7dc:	10c0168d 	sth	r3,90(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[46] = 0x5D5C;
8110c7e0:	e0bffe17 	ldw	r2,-8(fp)
8110c7e4:	00d75704 	movi	r3,23900
8110c7e8:	10c0170d 	sth	r3,92(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[47] = 0x5F5E;
8110c7ec:	e0bffe17 	ldw	r2,-8(fp)
8110c7f0:	00d7d784 	movi	r3,24414
8110c7f4:	10c0178d 	sth	r3,94(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[48] = 0x6160;
8110c7f8:	e0bffe17 	ldw	r2,-8(fp)
8110c7fc:	00d85804 	movi	r3,24928
8110c800:	10c0180d 	sth	r3,96(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[49] = 0x6362;
8110c804:	e0bffe17 	ldw	r2,-8(fp)
8110c808:	00d8d884 	movi	r3,25442
8110c80c:	10c0188d 	sth	r3,98(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[50] = 0x6564;
8110c810:	e0bffe17 	ldw	r2,-8(fp)
8110c814:	00d95904 	movi	r3,25956
8110c818:	10c0190d 	sth	r3,100(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[51] = 0x6766;
8110c81c:	e0bffe17 	ldw	r2,-8(fp)
8110c820:	00d9d984 	movi	r3,26470
8110c824:	10c0198d 	sth	r3,102(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[52] = 0x6968;
8110c828:	e0bffe17 	ldw	r2,-8(fp)
8110c82c:	00da5a04 	movi	r3,26984
8110c830:	10c01a0d 	sth	r3,104(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[53] = 0x6B6A;
8110c834:	e0bffe17 	ldw	r2,-8(fp)
8110c838:	00dada84 	movi	r3,27498
8110c83c:	10c01a8d 	sth	r3,106(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[54] = 0x6D6C;
8110c840:	e0bffe17 	ldw	r2,-8(fp)
8110c844:	00db5b04 	movi	r3,28012
8110c848:	10c01b0d 	sth	r3,108(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[55] = 0x6F6E;
8110c84c:	e0bffe17 	ldw	r2,-8(fp)
8110c850:	00dbdb84 	movi	r3,28526
8110c854:	10c01b8d 	sth	r3,110(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[56] = 0x7170;
8110c858:	e0bffe17 	ldw	r2,-8(fp)
8110c85c:	00dc5c04 	movi	r3,29040
8110c860:	10c01c0d 	sth	r3,112(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[57] = 0x7372;
8110c864:	e0bffe17 	ldw	r2,-8(fp)
8110c868:	00dcdc84 	movi	r3,29554
8110c86c:	10c01c8d 	sth	r3,114(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[58] = 0x7574;
8110c870:	e0bffe17 	ldw	r2,-8(fp)
8110c874:	00dd5d04 	movi	r3,30068
8110c878:	10c01d0d 	sth	r3,116(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[59] = 0x7776;
8110c87c:	e0bffe17 	ldw	r2,-8(fp)
8110c880:	00dddd84 	movi	r3,30582
8110c884:	10c01d8d 	sth	r3,118(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[60] = 0x7978;
8110c888:	e0bffe17 	ldw	r2,-8(fp)
8110c88c:	00de5e04 	movi	r3,31096
8110c890:	10c01e0d 	sth	r3,120(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[61] = 0x7B7A;
8110c894:	e0bffe17 	ldw	r2,-8(fp)
8110c898:	00dede84 	movi	r3,31610
8110c89c:	10c01e8d 	sth	r3,122(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[62] = 0x7D7C;
8110c8a0:	e0bffe17 	ldw	r2,-8(fp)
8110c8a4:	00df5f04 	movi	r3,32124
8110c8a8:	10c01f0d 	sth	r3,124(r2)
	pxBufferDataM2->xPixelDataBlock[0].usiPixel[63] = 0x7F7E;
8110c8ac:	e0bffe17 	ldw	r2,-8(fp)
8110c8b0:	00dfdf84 	movi	r3,32638
8110c8b4:	10c01f8d 	sth	r3,126(r2)
	pxBufferDataM2->xPixelDataBlock[0].ulliMask = 0xFFFFFFFFFFFFFFFF;
8110c8b8:	e0bffe17 	ldw	r2,-8(fp)
8110c8bc:	00ffffc4 	movi	r3,-1
8110c8c0:	10c02015 	stw	r3,128(r2)
8110c8c4:	00ffffc4 	movi	r3,-1
8110c8c8:	10c02115 	stw	r3,132(r2)

	pxBufferDataM2->xPixelDataBlock[1].usiPixel[0] = 0x8180;
8110c8cc:	e0bffe17 	ldw	r2,-8(fp)
8110c8d0:	00e06004 	movi	r3,-32384
8110c8d4:	10c0220d 	sth	r3,136(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[1] = 0x8382;
8110c8d8:	e0bffe17 	ldw	r2,-8(fp)
8110c8dc:	00e0e084 	movi	r3,-31870
8110c8e0:	10c0228d 	sth	r3,138(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[2] = 0x8584;
8110c8e4:	e0bffe17 	ldw	r2,-8(fp)
8110c8e8:	00e16104 	movi	r3,-31356
8110c8ec:	10c0230d 	sth	r3,140(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[3] = 0x8786;
8110c8f0:	e0bffe17 	ldw	r2,-8(fp)
8110c8f4:	00e1e184 	movi	r3,-30842
8110c8f8:	10c0238d 	sth	r3,142(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[4] = 0x8988;
8110c8fc:	e0bffe17 	ldw	r2,-8(fp)
8110c900:	00e26204 	movi	r3,-30328
8110c904:	10c0240d 	sth	r3,144(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[5] = 0x8B8A;
8110c908:	e0bffe17 	ldw	r2,-8(fp)
8110c90c:	00e2e284 	movi	r3,-29814
8110c910:	10c0248d 	sth	r3,146(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[6] = 0x8D8C;
8110c914:	e0bffe17 	ldw	r2,-8(fp)
8110c918:	00e36304 	movi	r3,-29300
8110c91c:	10c0250d 	sth	r3,148(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[7] = 0x8F8E;
8110c920:	e0bffe17 	ldw	r2,-8(fp)
8110c924:	00e3e384 	movi	r3,-28786
8110c928:	10c0258d 	sth	r3,150(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[8] = 0x9190;
8110c92c:	e0bffe17 	ldw	r2,-8(fp)
8110c930:	00e46404 	movi	r3,-28272
8110c934:	10c0260d 	sth	r3,152(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[9] = 0x9392;
8110c938:	e0bffe17 	ldw	r2,-8(fp)
8110c93c:	00e4e484 	movi	r3,-27758
8110c940:	10c0268d 	sth	r3,154(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[10] = 0x9594;
8110c944:	e0bffe17 	ldw	r2,-8(fp)
8110c948:	00e56504 	movi	r3,-27244
8110c94c:	10c0270d 	sth	r3,156(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[11] = 0x9796;
8110c950:	e0bffe17 	ldw	r2,-8(fp)
8110c954:	00e5e584 	movi	r3,-26730
8110c958:	10c0278d 	sth	r3,158(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[12] = 0x9998;
8110c95c:	e0bffe17 	ldw	r2,-8(fp)
8110c960:	00e66604 	movi	r3,-26216
8110c964:	10c0280d 	sth	r3,160(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[13] = 0x9B9A;
8110c968:	e0bffe17 	ldw	r2,-8(fp)
8110c96c:	00e6e684 	movi	r3,-25702
8110c970:	10c0288d 	sth	r3,162(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[14] = 0x9D9C;
8110c974:	e0bffe17 	ldw	r2,-8(fp)
8110c978:	00e76704 	movi	r3,-25188
8110c97c:	10c0290d 	sth	r3,164(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[15] = 0x9F9E;
8110c980:	e0bffe17 	ldw	r2,-8(fp)
8110c984:	00e7e784 	movi	r3,-24674
8110c988:	10c0298d 	sth	r3,166(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[16] = 0xA1A0;
8110c98c:	e0bffe17 	ldw	r2,-8(fp)
8110c990:	00e86804 	movi	r3,-24160
8110c994:	10c02a0d 	sth	r3,168(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[17] = 0xA3A2;
8110c998:	e0bffe17 	ldw	r2,-8(fp)
8110c99c:	00e8e884 	movi	r3,-23646
8110c9a0:	10c02a8d 	sth	r3,170(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[18] = 0xA5A4;
8110c9a4:	e0bffe17 	ldw	r2,-8(fp)
8110c9a8:	00e96904 	movi	r3,-23132
8110c9ac:	10c02b0d 	sth	r3,172(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[19] = 0xA7A6;
8110c9b0:	e0bffe17 	ldw	r2,-8(fp)
8110c9b4:	00e9e984 	movi	r3,-22618
8110c9b8:	10c02b8d 	sth	r3,174(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[20] = 0xA9A8;
8110c9bc:	e0bffe17 	ldw	r2,-8(fp)
8110c9c0:	00ea6a04 	movi	r3,-22104
8110c9c4:	10c02c0d 	sth	r3,176(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[21] = 0xABAA;
8110c9c8:	e0bffe17 	ldw	r2,-8(fp)
8110c9cc:	00eaea84 	movi	r3,-21590
8110c9d0:	10c02c8d 	sth	r3,178(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[22] = 0xADAC;
8110c9d4:	e0bffe17 	ldw	r2,-8(fp)
8110c9d8:	00eb6b04 	movi	r3,-21076
8110c9dc:	10c02d0d 	sth	r3,180(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[23] = 0xAFAE;
8110c9e0:	e0bffe17 	ldw	r2,-8(fp)
8110c9e4:	00ebeb84 	movi	r3,-20562
8110c9e8:	10c02d8d 	sth	r3,182(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[24] = 0xB1B0;
8110c9ec:	e0bffe17 	ldw	r2,-8(fp)
8110c9f0:	00ec6c04 	movi	r3,-20048
8110c9f4:	10c02e0d 	sth	r3,184(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[25] = 0xB3B2;
8110c9f8:	e0bffe17 	ldw	r2,-8(fp)
8110c9fc:	00ecec84 	movi	r3,-19534
8110ca00:	10c02e8d 	sth	r3,186(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[26] = 0xB5B4;
8110ca04:	e0bffe17 	ldw	r2,-8(fp)
8110ca08:	00ed6d04 	movi	r3,-19020
8110ca0c:	10c02f0d 	sth	r3,188(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[27] = 0xB7B6;
8110ca10:	e0bffe17 	ldw	r2,-8(fp)
8110ca14:	00eded84 	movi	r3,-18506
8110ca18:	10c02f8d 	sth	r3,190(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[28] = 0xB9B8;
8110ca1c:	e0bffe17 	ldw	r2,-8(fp)
8110ca20:	00ee6e04 	movi	r3,-17992
8110ca24:	10c0300d 	sth	r3,192(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[29] = 0xBBBA;
8110ca28:	e0bffe17 	ldw	r2,-8(fp)
8110ca2c:	00eeee84 	movi	r3,-17478
8110ca30:	10c0308d 	sth	r3,194(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[30] = 0xBDBC;
8110ca34:	e0bffe17 	ldw	r2,-8(fp)
8110ca38:	00ef6f04 	movi	r3,-16964
8110ca3c:	10c0310d 	sth	r3,196(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[31] = 0xBFBE;
8110ca40:	e0bffe17 	ldw	r2,-8(fp)
8110ca44:	00efef84 	movi	r3,-16450
8110ca48:	10c0318d 	sth	r3,198(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[32] = 0xC1C0;
8110ca4c:	e0bffe17 	ldw	r2,-8(fp)
8110ca50:	00f07004 	movi	r3,-15936
8110ca54:	10c0320d 	sth	r3,200(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[33] = 0xC3C2;
8110ca58:	e0bffe17 	ldw	r2,-8(fp)
8110ca5c:	00f0f084 	movi	r3,-15422
8110ca60:	10c0328d 	sth	r3,202(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[34] = 0xC5C4;
8110ca64:	e0bffe17 	ldw	r2,-8(fp)
8110ca68:	00f17104 	movi	r3,-14908
8110ca6c:	10c0330d 	sth	r3,204(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[35] = 0xC7C6;
8110ca70:	e0bffe17 	ldw	r2,-8(fp)
8110ca74:	00f1f184 	movi	r3,-14394
8110ca78:	10c0338d 	sth	r3,206(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[36] = 0xC9C8;
8110ca7c:	e0bffe17 	ldw	r2,-8(fp)
8110ca80:	00f27204 	movi	r3,-13880
8110ca84:	10c0340d 	sth	r3,208(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[37] = 0xCBCA;
8110ca88:	e0bffe17 	ldw	r2,-8(fp)
8110ca8c:	00f2f284 	movi	r3,-13366
8110ca90:	10c0348d 	sth	r3,210(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[38] = 0xCDCC;
8110ca94:	e0bffe17 	ldw	r2,-8(fp)
8110ca98:	00f37304 	movi	r3,-12852
8110ca9c:	10c0350d 	sth	r3,212(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[39] = 0xCFCE;
8110caa0:	e0bffe17 	ldw	r2,-8(fp)
8110caa4:	00f3f384 	movi	r3,-12338
8110caa8:	10c0358d 	sth	r3,214(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[40] = 0xD1D0;
8110caac:	e0bffe17 	ldw	r2,-8(fp)
8110cab0:	00f47404 	movi	r3,-11824
8110cab4:	10c0360d 	sth	r3,216(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[41] = 0xD3D2;
8110cab8:	e0bffe17 	ldw	r2,-8(fp)
8110cabc:	00f4f484 	movi	r3,-11310
8110cac0:	10c0368d 	sth	r3,218(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[42] = 0xD5D4;
8110cac4:	e0bffe17 	ldw	r2,-8(fp)
8110cac8:	00f57504 	movi	r3,-10796
8110cacc:	10c0370d 	sth	r3,220(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[43] = 0xD7D6;
8110cad0:	e0bffe17 	ldw	r2,-8(fp)
8110cad4:	00f5f584 	movi	r3,-10282
8110cad8:	10c0378d 	sth	r3,222(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[44] = 0xD9D8;
8110cadc:	e0bffe17 	ldw	r2,-8(fp)
8110cae0:	00f67604 	movi	r3,-9768
8110cae4:	10c0380d 	sth	r3,224(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[45] = 0xDBDA;
8110cae8:	e0bffe17 	ldw	r2,-8(fp)
8110caec:	00f6f684 	movi	r3,-9254
8110caf0:	10c0388d 	sth	r3,226(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[46] = 0xDDDC;
8110caf4:	e0bffe17 	ldw	r2,-8(fp)
8110caf8:	00f77704 	movi	r3,-8740
8110cafc:	10c0390d 	sth	r3,228(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[47] = 0xDFDE;
8110cb00:	e0bffe17 	ldw	r2,-8(fp)
8110cb04:	00f7f784 	movi	r3,-8226
8110cb08:	10c0398d 	sth	r3,230(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[48] = 0xE1E0;
8110cb0c:	e0bffe17 	ldw	r2,-8(fp)
8110cb10:	00f87804 	movi	r3,-7712
8110cb14:	10c03a0d 	sth	r3,232(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[49] = 0xE3E2;
8110cb18:	e0bffe17 	ldw	r2,-8(fp)
8110cb1c:	00f8f884 	movi	r3,-7198
8110cb20:	10c03a8d 	sth	r3,234(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[50] = 0xE5E4;
8110cb24:	e0bffe17 	ldw	r2,-8(fp)
8110cb28:	00f97904 	movi	r3,-6684
8110cb2c:	10c03b0d 	sth	r3,236(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[51] = 0xE7E6;
8110cb30:	e0bffe17 	ldw	r2,-8(fp)
8110cb34:	00f9f984 	movi	r3,-6170
8110cb38:	10c03b8d 	sth	r3,238(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[52] = 0xE9E8;
8110cb3c:	e0bffe17 	ldw	r2,-8(fp)
8110cb40:	00fa7a04 	movi	r3,-5656
8110cb44:	10c03c0d 	sth	r3,240(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[53] = 0xEBEA;
8110cb48:	e0bffe17 	ldw	r2,-8(fp)
8110cb4c:	00fafa84 	movi	r3,-5142
8110cb50:	10c03c8d 	sth	r3,242(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[54] = 0xEDEC;
8110cb54:	e0bffe17 	ldw	r2,-8(fp)
8110cb58:	00fb7b04 	movi	r3,-4628
8110cb5c:	10c03d0d 	sth	r3,244(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[55] = 0xEFEE;
8110cb60:	e0bffe17 	ldw	r2,-8(fp)
8110cb64:	00fbfb84 	movi	r3,-4114
8110cb68:	10c03d8d 	sth	r3,246(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[56] = 0xF1F0;
8110cb6c:	e0bffe17 	ldw	r2,-8(fp)
8110cb70:	00fc7c04 	movi	r3,-3600
8110cb74:	10c03e0d 	sth	r3,248(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[57] = 0xF3F2;
8110cb78:	e0bffe17 	ldw	r2,-8(fp)
8110cb7c:	00fcfc84 	movi	r3,-3086
8110cb80:	10c03e8d 	sth	r3,250(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[58] = 0xF5F4;
8110cb84:	e0bffe17 	ldw	r2,-8(fp)
8110cb88:	00fd7d04 	movi	r3,-2572
8110cb8c:	10c03f0d 	sth	r3,252(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[59] = 0xF7F6;
8110cb90:	e0bffe17 	ldw	r2,-8(fp)
8110cb94:	00fdfd84 	movi	r3,-2058
8110cb98:	10c03f8d 	sth	r3,254(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[60] = 0xF9F8;
8110cb9c:	e0bffe17 	ldw	r2,-8(fp)
8110cba0:	00fe7e04 	movi	r3,-1544
8110cba4:	10c0400d 	sth	r3,256(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[61] = 0xFBFA;
8110cba8:	e0bffe17 	ldw	r2,-8(fp)
8110cbac:	00fefe84 	movi	r3,-1030
8110cbb0:	10c0408d 	sth	r3,258(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[62] = 0xFDFC;
8110cbb4:	e0bffe17 	ldw	r2,-8(fp)
8110cbb8:	00ff7f04 	movi	r3,-516
8110cbbc:	10c0410d 	sth	r3,260(r2)
	pxBufferDataM2->xPixelDataBlock[1].usiPixel[63] = 0xFFFE;
8110cbc0:	e0bffe17 	ldw	r2,-8(fp)
8110cbc4:	00ffff84 	movi	r3,-2
8110cbc8:	10c0418d 	sth	r3,262(r2)
	pxBufferDataM2->xPixelDataBlock[1].ulliMask = 0xFFFFFFFFFFFFFFFF;
8110cbcc:	e0bffe17 	ldw	r2,-8(fp)
8110cbd0:	00ffffc4 	movi	r3,-1
8110cbd4:	10c04215 	stw	r3,264(r2)
8110cbd8:	00ffffc4 	movi	r3,-1
8110cbdc:	10c04315 	stw	r3,268(r2)

	pxBufferDataM2->xPixelDataBlock[2] = pxBufferDataM2->xPixelDataBlock[0];
8110cbe0:	e0bffe17 	ldw	r2,-8(fp)
8110cbe4:	e0fffe17 	ldw	r3,-8(fp)
8110cbe8:	10804404 	addi	r2,r2,272
8110cbec:	1809883a 	mov	r4,r3
8110cbf0:	00c02204 	movi	r3,136
8110cbf4:	180d883a 	mov	r6,r3
8110cbf8:	200b883a 	mov	r5,r4
8110cbfc:	1009883a 	mov	r4,r2
8110cc00:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[3] = pxBufferDataM2->xPixelDataBlock[1];
8110cc04:	e0fffe17 	ldw	r3,-8(fp)
8110cc08:	e0bffe17 	ldw	r2,-8(fp)
8110cc0c:	18c06604 	addi	r3,r3,408
8110cc10:	10802204 	addi	r2,r2,136
8110cc14:	01002204 	movi	r4,136
8110cc18:	200d883a 	mov	r6,r4
8110cc1c:	100b883a 	mov	r5,r2
8110cc20:	1809883a 	mov	r4,r3
8110cc24:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[4] = pxBufferDataM2->xPixelDataBlock[2];
8110cc28:	e0fffe17 	ldw	r3,-8(fp)
8110cc2c:	e0bffe17 	ldw	r2,-8(fp)
8110cc30:	18c08804 	addi	r3,r3,544
8110cc34:	10804404 	addi	r2,r2,272
8110cc38:	01002204 	movi	r4,136
8110cc3c:	200d883a 	mov	r6,r4
8110cc40:	100b883a 	mov	r5,r2
8110cc44:	1809883a 	mov	r4,r3
8110cc48:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[5] = pxBufferDataM2->xPixelDataBlock[3];
8110cc4c:	e0fffe17 	ldw	r3,-8(fp)
8110cc50:	e0bffe17 	ldw	r2,-8(fp)
8110cc54:	18c0aa04 	addi	r3,r3,680
8110cc58:	10806604 	addi	r2,r2,408
8110cc5c:	01002204 	movi	r4,136
8110cc60:	200d883a 	mov	r6,r4
8110cc64:	100b883a 	mov	r5,r2
8110cc68:	1809883a 	mov	r4,r3
8110cc6c:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[6] = pxBufferDataM2->xPixelDataBlock[4];
8110cc70:	e0fffe17 	ldw	r3,-8(fp)
8110cc74:	e0bffe17 	ldw	r2,-8(fp)
8110cc78:	18c0cc04 	addi	r3,r3,816
8110cc7c:	10808804 	addi	r2,r2,544
8110cc80:	01002204 	movi	r4,136
8110cc84:	200d883a 	mov	r6,r4
8110cc88:	100b883a 	mov	r5,r2
8110cc8c:	1809883a 	mov	r4,r3
8110cc90:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[7] = pxBufferDataM2->xPixelDataBlock[5];
8110cc94:	e0fffe17 	ldw	r3,-8(fp)
8110cc98:	e0bffe17 	ldw	r2,-8(fp)
8110cc9c:	18c0ee04 	addi	r3,r3,952
8110cca0:	1080aa04 	addi	r2,r2,680
8110cca4:	01002204 	movi	r4,136
8110cca8:	200d883a 	mov	r6,r4
8110ccac:	100b883a 	mov	r5,r2
8110ccb0:	1809883a 	mov	r4,r3
8110ccb4:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[8] = pxBufferDataM2->xPixelDataBlock[6];
8110ccb8:	e0fffe17 	ldw	r3,-8(fp)
8110ccbc:	e0bffe17 	ldw	r2,-8(fp)
8110ccc0:	18c11004 	addi	r3,r3,1088
8110ccc4:	1080cc04 	addi	r2,r2,816
8110ccc8:	01002204 	movi	r4,136
8110cccc:	200d883a 	mov	r6,r4
8110ccd0:	100b883a 	mov	r5,r2
8110ccd4:	1809883a 	mov	r4,r3
8110ccd8:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[9] = pxBufferDataM2->xPixelDataBlock[7];
8110ccdc:	e0fffe17 	ldw	r3,-8(fp)
8110cce0:	e0bffe17 	ldw	r2,-8(fp)
8110cce4:	18c13204 	addi	r3,r3,1224
8110cce8:	1080ee04 	addi	r2,r2,952
8110ccec:	01002204 	movi	r4,136
8110ccf0:	200d883a 	mov	r6,r4
8110ccf4:	100b883a 	mov	r5,r2
8110ccf8:	1809883a 	mov	r4,r3
8110ccfc:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[10] = pxBufferDataM2->xPixelDataBlock[8];
8110cd00:	e0fffe17 	ldw	r3,-8(fp)
8110cd04:	e0bffe17 	ldw	r2,-8(fp)
8110cd08:	18c15404 	addi	r3,r3,1360
8110cd0c:	10811004 	addi	r2,r2,1088
8110cd10:	01002204 	movi	r4,136
8110cd14:	200d883a 	mov	r6,r4
8110cd18:	100b883a 	mov	r5,r2
8110cd1c:	1809883a 	mov	r4,r3
8110cd20:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[11] = pxBufferDataM2->xPixelDataBlock[9];
8110cd24:	e0fffe17 	ldw	r3,-8(fp)
8110cd28:	e0bffe17 	ldw	r2,-8(fp)
8110cd2c:	18c17604 	addi	r3,r3,1496
8110cd30:	10813204 	addi	r2,r2,1224
8110cd34:	01002204 	movi	r4,136
8110cd38:	200d883a 	mov	r6,r4
8110cd3c:	100b883a 	mov	r5,r2
8110cd40:	1809883a 	mov	r4,r3
8110cd44:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[12] = pxBufferDataM2->xPixelDataBlock[10];
8110cd48:	e0fffe17 	ldw	r3,-8(fp)
8110cd4c:	e0bffe17 	ldw	r2,-8(fp)
8110cd50:	18c19804 	addi	r3,r3,1632
8110cd54:	10815404 	addi	r2,r2,1360
8110cd58:	01002204 	movi	r4,136
8110cd5c:	200d883a 	mov	r6,r4
8110cd60:	100b883a 	mov	r5,r2
8110cd64:	1809883a 	mov	r4,r3
8110cd68:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[13] = pxBufferDataM2->xPixelDataBlock[11];
8110cd6c:	e0fffe17 	ldw	r3,-8(fp)
8110cd70:	e0bffe17 	ldw	r2,-8(fp)
8110cd74:	18c1ba04 	addi	r3,r3,1768
8110cd78:	10817604 	addi	r2,r2,1496
8110cd7c:	01002204 	movi	r4,136
8110cd80:	200d883a 	mov	r6,r4
8110cd84:	100b883a 	mov	r5,r2
8110cd88:	1809883a 	mov	r4,r3
8110cd8c:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[14] = pxBufferDataM2->xPixelDataBlock[12];
8110cd90:	e0fffe17 	ldw	r3,-8(fp)
8110cd94:	e0bffe17 	ldw	r2,-8(fp)
8110cd98:	18c1dc04 	addi	r3,r3,1904
8110cd9c:	10819804 	addi	r2,r2,1632
8110cda0:	01002204 	movi	r4,136
8110cda4:	200d883a 	mov	r6,r4
8110cda8:	100b883a 	mov	r5,r2
8110cdac:	1809883a 	mov	r4,r3
8110cdb0:	11105d00 	call	811105d0 <memcpy>
	pxBufferDataM2->xPixelDataBlock[15] = pxBufferDataM2->xPixelDataBlock[13];
8110cdb4:	e0fffe17 	ldw	r3,-8(fp)
8110cdb8:	e0bffe17 	ldw	r2,-8(fp)
8110cdbc:	18c1fe04 	addi	r3,r3,2040
8110cdc0:	1081ba04 	addi	r2,r2,1768
8110cdc4:	01002204 	movi	r4,136
8110cdc8:	200d883a 	mov	r6,r4
8110cdcc:	100b883a 	mov	r5,r2
8110cdd0:	1809883a 	mov	r4,r3
8110cdd4:	11105d00 	call	811105d0 <memcpy>
//		puliDdr++;
//	}

// init DMA

	if (bSdmaInitM1Dma()) {
8110cdd8:	11034540 	call	81103454 <bSdmaInitM1Dma>
8110cddc:	10000726 	beq	r2,zero,8110cdfc <main+0x1658>
#ifdef DEBUG_ON
		debug(fp, "dma_m1 iniciado corretamente \n");
8110cde0:	d0a02f17 	ldw	r2,-32580(gp)
8110cde4:	100f883a 	mov	r7,r2
8110cde8:	01800784 	movi	r6,30
8110cdec:	01400044 	movi	r5,1
8110cdf0:	012044b4 	movhi	r4,33042
8110cdf4:	2116ee04 	addi	r4,r4,23480
8110cdf8:	110fadc0 	call	8110fadc <fwrite>
#endif
	}

	if (bSdmaInitM2Dma()) {
8110cdfc:	11034fc0 	call	811034fc <bSdmaInitM2Dma>
8110ce00:	10000726 	beq	r2,zero,8110ce20 <main+0x167c>
#ifdef DEBUG_ON
		debug(fp, "dma_m2 iniciado corretamente \n");
8110ce04:	d0a02f17 	ldw	r2,-32580(gp)
8110ce08:	100f883a 	mov	r7,r2
8110ce0c:	01800784 	movi	r6,30
8110ce10:	01400044 	movi	r5,1
8110ce14:	012044b4 	movhi	r4,33042
8110ce18:	2116f604 	addi	r4,r4,23512
8110ce1c:	110fadc0 	call	8110fadc <fwrite>
#endif
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh1Buffer)) {
8110ce20:	000f883a 	mov	r7,zero
8110ce24:	000d883a 	mov	r6,zero
8110ce28:	01400404 	movi	r5,16
8110ce2c:	0009883a 	mov	r4,zero
8110ce30:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110ce34:	10000d26 	beq	r2,zero,8110ce6c <main+0x16c8>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
8110ce38:	000f883a 	mov	r7,zero
8110ce3c:	01800044 	movi	r6,1
8110ce40:	01400404 	movi	r5,16
8110ce44:	0009883a 	mov	r4,zero
8110ce48:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110ce4c:	10000726 	beq	r2,zero,8110ce6c <main+0x16c8>
#ifdef DEBUG_ON
			debug(fp, "channel a transferido corretamente \n");
8110ce50:	d0a02f17 	ldw	r2,-32580(gp)
8110ce54:	100f883a 	mov	r7,r2
8110ce58:	01800904 	movi	r6,36
8110ce5c:	01400044 	movi	r5,1
8110ce60:	012044b4 	movhi	r4,33042
8110ce64:	2116fe04 	addi	r4,r4,23544
8110ce68:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh2Buffer)) {
8110ce6c:	01c00044 	movi	r7,1
8110ce70:	000d883a 	mov	r6,zero
8110ce74:	01400404 	movi	r5,16
8110ce78:	0009883a 	mov	r4,zero
8110ce7c:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110ce80:	10000d26 	beq	r2,zero,8110ceb8 <main+0x1714>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh2Buffer)) {
8110ce84:	01c00044 	movi	r7,1
8110ce88:	01800044 	movi	r6,1
8110ce8c:	01400404 	movi	r5,16
8110ce90:	0009883a 	mov	r4,zero
8110ce94:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110ce98:	10000726 	beq	r2,zero,8110ceb8 <main+0x1714>
#ifdef DEBUG_ON
			debug(fp, "channel b transferido corretamente \n");
8110ce9c:	d0a02f17 	ldw	r2,-32580(gp)
8110cea0:	100f883a 	mov	r7,r2
8110cea4:	01800904 	movi	r6,36
8110cea8:	01400044 	movi	r5,1
8110ceac:	012044b4 	movhi	r4,33042
8110ceb0:	21170804 	addi	r4,r4,23584
8110ceb4:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh3Buffer)) {
8110ceb8:	01c00084 	movi	r7,2
8110cebc:	000d883a 	mov	r6,zero
8110cec0:	01400404 	movi	r5,16
8110cec4:	0009883a 	mov	r4,zero
8110cec8:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110cecc:	10000d26 	beq	r2,zero,8110cf04 <main+0x1760>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh3Buffer)) {
8110ced0:	01c00084 	movi	r7,2
8110ced4:	01800044 	movi	r6,1
8110ced8:	01400404 	movi	r5,16
8110cedc:	0009883a 	mov	r4,zero
8110cee0:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110cee4:	10000726 	beq	r2,zero,8110cf04 <main+0x1760>
#ifdef DEBUG_ON
			debug(fp, "channel c transferido corretamente \n");
8110cee8:	d0a02f17 	ldw	r2,-32580(gp)
8110ceec:	100f883a 	mov	r7,r2
8110cef0:	01800904 	movi	r6,36
8110cef4:	01400044 	movi	r5,1
8110cef8:	012044b4 	movhi	r4,33042
8110cefc:	21171204 	addi	r4,r4,23624
8110cf00:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh4Buffer)) {
8110cf04:	01c000c4 	movi	r7,3
8110cf08:	000d883a 	mov	r6,zero
8110cf0c:	01400404 	movi	r5,16
8110cf10:	0009883a 	mov	r4,zero
8110cf14:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110cf18:	10000d26 	beq	r2,zero,8110cf50 <main+0x17ac>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh4Buffer)) {
8110cf1c:	01c000c4 	movi	r7,3
8110cf20:	01800044 	movi	r6,1
8110cf24:	01400404 	movi	r5,16
8110cf28:	0009883a 	mov	r4,zero
8110cf2c:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110cf30:	10000726 	beq	r2,zero,8110cf50 <main+0x17ac>
#ifdef DEBUG_ON
			debug(fp, "channel d transferido corretamente \n");
8110cf34:	d0a02f17 	ldw	r2,-32580(gp)
8110cf38:	100f883a 	mov	r7,r2
8110cf3c:	01800904 	movi	r6,36
8110cf40:	01400044 	movi	r5,1
8110cf44:	012044b4 	movhi	r4,33042
8110cf48:	21171c04 	addi	r4,r4,23664
8110cf4c:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh5Buffer)) {
8110cf50:	01c00104 	movi	r7,4
8110cf54:	000d883a 	mov	r6,zero
8110cf58:	01400404 	movi	r5,16
8110cf5c:	0009883a 	mov	r4,zero
8110cf60:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110cf64:	10000d26 	beq	r2,zero,8110cf9c <main+0x17f8>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh5Buffer)) {
8110cf68:	01c00104 	movi	r7,4
8110cf6c:	01800044 	movi	r6,1
8110cf70:	01400404 	movi	r5,16
8110cf74:	0009883a 	mov	r4,zero
8110cf78:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110cf7c:	10000726 	beq	r2,zero,8110cf9c <main+0x17f8>
#ifdef DEBUG_ON
			debug(fp, "channel e transferido corretamente \n");
8110cf80:	d0a02f17 	ldw	r2,-32580(gp)
8110cf84:	100f883a 	mov	r7,r2
8110cf88:	01800904 	movi	r6,36
8110cf8c:	01400044 	movi	r5,1
8110cf90:	012044b4 	movhi	r4,33042
8110cf94:	21172604 	addi	r4,r4,23704
8110cf98:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh6Buffer)) {
8110cf9c:	01c00144 	movi	r7,5
8110cfa0:	000d883a 	mov	r6,zero
8110cfa4:	01400404 	movi	r5,16
8110cfa8:	0009883a 	mov	r4,zero
8110cfac:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110cfb0:	10000d26 	beq	r2,zero,8110cfe8 <main+0x1844>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh6Buffer)) {
8110cfb4:	01c00144 	movi	r7,5
8110cfb8:	01800044 	movi	r6,1
8110cfbc:	01400404 	movi	r5,16
8110cfc0:	0009883a 	mov	r4,zero
8110cfc4:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110cfc8:	10000726 	beq	r2,zero,8110cfe8 <main+0x1844>
#ifdef DEBUG_ON
			debug(fp, "channel f transferido corretamente \n");
8110cfcc:	d0a02f17 	ldw	r2,-32580(gp)
8110cfd0:	100f883a 	mov	r7,r2
8110cfd4:	01800904 	movi	r6,36
8110cfd8:	01400044 	movi	r5,1
8110cfdc:	012044b4 	movhi	r4,33042
8110cfe0:	21173004 	addi	r4,r4,23744
8110cfe4:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh7Buffer)) {
8110cfe8:	01c00184 	movi	r7,6
8110cfec:	000d883a 	mov	r6,zero
8110cff0:	01400404 	movi	r5,16
8110cff4:	0009883a 	mov	r4,zero
8110cff8:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110cffc:	10000d26 	beq	r2,zero,8110d034 <main+0x1890>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh7Buffer)) {
8110d000:	01c00184 	movi	r7,6
8110d004:	01800044 	movi	r6,1
8110d008:	01400404 	movi	r5,16
8110d00c:	0009883a 	mov	r4,zero
8110d010:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110d014:	10000726 	beq	r2,zero,8110d034 <main+0x1890>
#ifdef DEBUG_ON
			debug(fp, "channel g transferido corretamente \n");
8110d018:	d0a02f17 	ldw	r2,-32580(gp)
8110d01c:	100f883a 	mov	r7,r2
8110d020:	01800904 	movi	r6,36
8110d024:	01400044 	movi	r5,1
8110d028:	012044b4 	movhi	r4,33042
8110d02c:	21173a04 	addi	r4,r4,23784
8110d030:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	if (bSdmaDmaM1Transfer(0, 16, eSdmaRightBuffer, eSdmaCh8Buffer)) {
8110d034:	01c001c4 	movi	r7,7
8110d038:	000d883a 	mov	r6,zero
8110d03c:	01400404 	movi	r5,16
8110d040:	0009883a 	mov	r4,zero
8110d044:	11035a40 	call	811035a4 <bSdmaDmaM1Transfer>
8110d048:	10000d26 	beq	r2,zero,8110d080 <main+0x18dc>
		if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh8Buffer)) {
8110d04c:	01c001c4 	movi	r7,7
8110d050:	01800044 	movi	r6,1
8110d054:	01400404 	movi	r5,16
8110d058:	0009883a 	mov	r4,zero
8110d05c:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110d060:	10000726 	beq	r2,zero,8110d080 <main+0x18dc>
#ifdef DEBUG_ON
			debug(fp, "channel h transferido corretamente \n");
8110d064:	d0a02f17 	ldw	r2,-32580(gp)
8110d068:	100f883a 	mov	r7,r2
8110d06c:	01800904 	movi	r6,36
8110d070:	01400044 	movi	r5,1
8110d074:	012044b4 	movhi	r4,33042
8110d078:	21174404 	addi	r4,r4,23824
8110d07c:	110fadc0 	call	8110fadc <fwrite>
#endif
		}
	}

	bool bLoop = TRUE;
8110d080:	00800044 	movi	r2,1
8110d084:	e0bffa15 	stw	r2,-24(fp)

	while (bLoop) {
8110d088:	0000a206 	br	8110d314 <main+0x1b70>
		usleep(5000);
8110d08c:	0104e204 	movi	r4,5000
8110d090:	11204200 	call	81120420 <usleep>

		bSpwcGetLinkStatus(&xComm1.xSpacewire);
8110d094:	012044f4 	movhi	r4,33043
8110d098:	2121ed04 	addi	r4,r4,-30796
8110d09c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm1.xSpacewire.xLinkStatus.bRunning) {
8110d0a0:	00a044f4 	movhi	r2,33043
8110d0a4:	10a19704 	addi	r2,r2,-31140
8110d0a8:	10806117 	ldw	r2,388(r2)
8110d0ac:	10000726 	beq	r2,zero,8110d0cc <main+0x1928>
			bSetPainelLeds(LEDS_OFF, LEDS_1R_MASK);
8110d0b0:	01400084 	movi	r5,2
8110d0b4:	0009883a 	mov	r4,zero
8110d0b8:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_1G_MASK);
8110d0bc:	01400044 	movi	r5,1
8110d0c0:	01000044 	movi	r4,1
8110d0c4:	11094840 	call	81109484 <bSetPainelLeds>
8110d0c8:	00000606 	br	8110d0e4 <main+0x1940>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_1G_MASK);
8110d0cc:	01400044 	movi	r5,1
8110d0d0:	0009883a 	mov	r4,zero
8110d0d4:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_1R_MASK);
8110d0d8:	01400084 	movi	r5,2
8110d0dc:	01000044 	movi	r4,1
8110d0e0:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm2.xSpacewire);
8110d0e4:	012044f4 	movhi	r4,33043
8110d0e8:	21225004 	addi	r4,r4,-30400
8110d0ec:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm2.xSpacewire.xLinkStatus.bRunning) {
8110d0f0:	00a044f4 	movhi	r2,33043
8110d0f4:	10a1fa04 	addi	r2,r2,-30744
8110d0f8:	10806117 	ldw	r2,388(r2)
8110d0fc:	10000726 	beq	r2,zero,8110d11c <main+0x1978>
			bSetPainelLeds(LEDS_OFF, LEDS_2R_MASK);
8110d100:	01400204 	movi	r5,8
8110d104:	0009883a 	mov	r4,zero
8110d108:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_2G_MASK);
8110d10c:	01400104 	movi	r5,4
8110d110:	01000044 	movi	r4,1
8110d114:	11094840 	call	81109484 <bSetPainelLeds>
8110d118:	00000606 	br	8110d134 <main+0x1990>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_2G_MASK);
8110d11c:	01400104 	movi	r5,4
8110d120:	0009883a 	mov	r4,zero
8110d124:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_2R_MASK);
8110d128:	01400204 	movi	r5,8
8110d12c:	01000044 	movi	r4,1
8110d130:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm3.xSpacewire);
8110d134:	012044f4 	movhi	r4,33043
8110d138:	21237904 	addi	r4,r4,-29212
8110d13c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm3.xSpacewire.xLinkStatus.bRunning) {
8110d140:	00a044f4 	movhi	r2,33043
8110d144:	10a32304 	addi	r2,r2,-29556
8110d148:	10806117 	ldw	r2,388(r2)
8110d14c:	10000726 	beq	r2,zero,8110d16c <main+0x19c8>
			bSetPainelLeds(LEDS_OFF, LEDS_3R_MASK);
8110d150:	01400804 	movi	r5,32
8110d154:	0009883a 	mov	r4,zero
8110d158:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_3G_MASK);
8110d15c:	01400404 	movi	r5,16
8110d160:	01000044 	movi	r4,1
8110d164:	11094840 	call	81109484 <bSetPainelLeds>
8110d168:	00000606 	br	8110d184 <main+0x19e0>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_3G_MASK);
8110d16c:	01400404 	movi	r5,16
8110d170:	0009883a 	mov	r4,zero
8110d174:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_3R_MASK);
8110d178:	01400804 	movi	r5,32
8110d17c:	01000044 	movi	r4,1
8110d180:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm4.xSpacewire);
8110d184:	012044f4 	movhi	r4,33043
8110d188:	2124a204 	addi	r4,r4,-28024
8110d18c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm4.xSpacewire.xLinkStatus.bRunning) {
8110d190:	00a044f4 	movhi	r2,33043
8110d194:	10a44c04 	addi	r2,r2,-28368
8110d198:	10806117 	ldw	r2,388(r2)
8110d19c:	10000726 	beq	r2,zero,8110d1bc <main+0x1a18>
			bSetPainelLeds(LEDS_OFF, LEDS_4R_MASK);
8110d1a0:	01402004 	movi	r5,128
8110d1a4:	0009883a 	mov	r4,zero
8110d1a8:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_4G_MASK);
8110d1ac:	01401004 	movi	r5,64
8110d1b0:	01000044 	movi	r4,1
8110d1b4:	11094840 	call	81109484 <bSetPainelLeds>
8110d1b8:	00000606 	br	8110d1d4 <main+0x1a30>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_4G_MASK);
8110d1bc:	01401004 	movi	r5,64
8110d1c0:	0009883a 	mov	r4,zero
8110d1c4:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_4R_MASK);
8110d1c8:	01402004 	movi	r5,128
8110d1cc:	01000044 	movi	r4,1
8110d1d0:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm5.xSpacewire);
8110d1d4:	012044f4 	movhi	r4,33043
8110d1d8:	21231604 	addi	r4,r4,-29608
8110d1dc:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm5.xSpacewire.xLinkStatus.bRunning) {
8110d1e0:	00a044f4 	movhi	r2,33043
8110d1e4:	10a2c004 	addi	r2,r2,-29952
8110d1e8:	10806117 	ldw	r2,388(r2)
8110d1ec:	10000726 	beq	r2,zero,8110d20c <main+0x1a68>
			bSetPainelLeds(LEDS_OFF, LEDS_5R_MASK);
8110d1f0:	01408004 	movi	r5,512
8110d1f4:	0009883a 	mov	r4,zero
8110d1f8:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_5G_MASK);
8110d1fc:	01404004 	movi	r5,256
8110d200:	01000044 	movi	r4,1
8110d204:	11094840 	call	81109484 <bSetPainelLeds>
8110d208:	00000606 	br	8110d224 <main+0x1a80>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_5G_MASK);
8110d20c:	01404004 	movi	r5,256
8110d210:	0009883a 	mov	r4,zero
8110d214:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_5R_MASK);
8110d218:	01408004 	movi	r5,512
8110d21c:	01000044 	movi	r4,1
8110d220:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm6.xSpacewire);
8110d224:	012044f4 	movhi	r4,33043
8110d228:	2122b304 	addi	r4,r4,-30004
8110d22c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm6.xSpacewire.xLinkStatus.bRunning) {
8110d230:	00a044f4 	movhi	r2,33043
8110d234:	10a25d04 	addi	r2,r2,-30348
8110d238:	10806117 	ldw	r2,388(r2)
8110d23c:	10000726 	beq	r2,zero,8110d25c <main+0x1ab8>
			bSetPainelLeds(LEDS_OFF, LEDS_6R_MASK);
8110d240:	01420004 	movi	r5,2048
8110d244:	0009883a 	mov	r4,zero
8110d248:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_6G_MASK);
8110d24c:	01410004 	movi	r5,1024
8110d250:	01000044 	movi	r4,1
8110d254:	11094840 	call	81109484 <bSetPainelLeds>
8110d258:	00000606 	br	8110d274 <main+0x1ad0>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_6G_MASK);
8110d25c:	01410004 	movi	r5,1024
8110d260:	0009883a 	mov	r4,zero
8110d264:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_6R_MASK);
8110d268:	01420004 	movi	r5,2048
8110d26c:	01000044 	movi	r4,1
8110d270:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm7.xSpacewire);
8110d274:	012044f4 	movhi	r4,33043
8110d278:	2123dc04 	addi	r4,r4,-28816
8110d27c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm7.xSpacewire.xLinkStatus.bRunning) {
8110d280:	00a044f4 	movhi	r2,33043
8110d284:	10a38604 	addi	r2,r2,-29160
8110d288:	10806117 	ldw	r2,388(r2)
8110d28c:	10000726 	beq	r2,zero,8110d2ac <main+0x1b08>
			bSetPainelLeds(LEDS_OFF, LEDS_7R_MASK);
8110d290:	01480004 	movi	r5,8192
8110d294:	0009883a 	mov	r4,zero
8110d298:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_7G_MASK);
8110d29c:	01440004 	movi	r5,4096
8110d2a0:	01000044 	movi	r4,1
8110d2a4:	11094840 	call	81109484 <bSetPainelLeds>
8110d2a8:	00000606 	br	8110d2c4 <main+0x1b20>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_7G_MASK);
8110d2ac:	01440004 	movi	r5,4096
8110d2b0:	0009883a 	mov	r4,zero
8110d2b4:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_7R_MASK);
8110d2b8:	01480004 	movi	r5,8192
8110d2bc:	01000044 	movi	r4,1
8110d2c0:	11094840 	call	81109484 <bSetPainelLeds>
		}

		bSpwcGetLinkStatus(&xComm8.xSpacewire);
8110d2c4:	012044f4 	movhi	r4,33043
8110d2c8:	21243f04 	addi	r4,r4,-28420
8110d2cc:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
		if (xComm8.xSpacewire.xLinkStatus.bRunning) {
8110d2d0:	00a044f4 	movhi	r2,33043
8110d2d4:	10a3e904 	addi	r2,r2,-28764
8110d2d8:	10806117 	ldw	r2,388(r2)
8110d2dc:	10000726 	beq	r2,zero,8110d2fc <main+0x1b58>
			bSetPainelLeds(LEDS_OFF, LEDS_8R_MASK);
8110d2e0:	01600014 	movui	r5,32768
8110d2e4:	0009883a 	mov	r4,zero
8110d2e8:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_8G_MASK);
8110d2ec:	01500004 	movi	r5,16384
8110d2f0:	01000044 	movi	r4,1
8110d2f4:	11094840 	call	81109484 <bSetPainelLeds>
8110d2f8:	00000606 	br	8110d314 <main+0x1b70>
		} else {
			bSetPainelLeds(LEDS_OFF, LEDS_8G_MASK);
8110d2fc:	01500004 	movi	r5,16384
8110d300:	0009883a 	mov	r4,zero
8110d304:	11094840 	call	81109484 <bSetPainelLeds>
			bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
8110d308:	01600014 	movui	r5,32768
8110d30c:	01000044 	movi	r4,1
8110d310:	11094840 	call	81109484 <bSetPainelLeds>
		}
	}

	bool bLoop = TRUE;

	while (bLoop) {
8110d314:	e0bffa17 	ldw	r2,-24(fp)
8110d318:	103f5c1e 	bne	r2,zero,8110d08c <__reset+0xfb0ed08c>
			bSetPainelLeds(LEDS_OFF, LEDS_8G_MASK);
			bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
		}
	}

	while (bLoop) {
8110d31c:	00009006 	br	8110d560 <main+0x1dbc>
#ifdef DEBUG_ON
		debug(fp, "selecione memoria \n");
8110d320:	d0a02f17 	ldw	r2,-32580(gp)
8110d324:	100f883a 	mov	r7,r2
8110d328:	018004c4 	movi	r6,19
8110d32c:	01400044 	movi	r5,1
8110d330:	012044b4 	movhi	r4,33042
8110d334:	21174e04 	addi	r4,r4,23864
8110d338:	110fadc0 	call	8110fadc <fwrite>
		switch (getchar()) {
8110d33c:	d0a00317 	ldw	r2,-32756(gp)
8110d340:	10800117 	ldw	r2,4(r2)
8110d344:	1009883a 	mov	r4,r2
8110d348:	110fb800 	call	8110fb80 <getc>
8110d34c:	10c00ca0 	cmpeqi	r3,r2,50
8110d350:	18001f1e 	bne	r3,zero,8110d3d0 <main+0x1c2c>
8110d354:	10c00cc8 	cmpgei	r3,r2,51
8110d358:	1800031e 	bne	r3,zero,8110d368 <main+0x1bc4>
8110d35c:	10800c60 	cmpeqi	r2,r2,49
8110d360:	1000061e 	bne	r2,zero,8110d37c <main+0x1bd8>
8110d364:	00006706 	br	8110d504 <main+0x1d60>
8110d368:	10c01860 	cmpeqi	r3,r2,97
8110d36c:	18002d1e 	bne	r3,zero,8110d424 <main+0x1c80>
8110d370:	10801ca0 	cmpeqi	r2,r2,114
8110d374:	1000531e 	bne	r2,zero,8110d4c4 <main+0x1d20>
8110d378:	00006206 	br	8110d504 <main+0x1d60>
		case '1':
			debug(fp, "m2 R \n")
8110d37c:	d0a02f17 	ldw	r2,-32580(gp)
8110d380:	100f883a 	mov	r7,r2
8110d384:	01800184 	movi	r6,6
8110d388:	01400044 	movi	r5,1
8110d38c:	012044b4 	movhi	r4,33042
8110d390:	21175304 	addi	r4,r4,23884
8110d394:	110fadc0 	call	8110fadc <fwrite>
			;
			if (bSdmaDmaM2Transfer(0, 16, eSdmaRightBuffer, eSdmaCh1Buffer)) {
8110d398:	000f883a 	mov	r7,zero
8110d39c:	000d883a 	mov	r6,zero
8110d3a0:	01400404 	movi	r5,16
8110d3a4:	0009883a 	mov	r4,zero
8110d3a8:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110d3ac:	10006c26 	beq	r2,zero,8110d560 <main+0x1dbc>

				debug(fp, "dma_m2 transferido corretamente \n");
8110d3b0:	d0a02f17 	ldw	r2,-32580(gp)
8110d3b4:	100f883a 	mov	r7,r2
8110d3b8:	01800844 	movi	r6,33
8110d3bc:	01400044 	movi	r5,1
8110d3c0:	012044b4 	movhi	r4,33042
8110d3c4:	21175504 	addi	r4,r4,23892
8110d3c8:	110fadc0 	call	8110fadc <fwrite>

			}
			break;
8110d3cc:	00006406 	br	8110d560 <main+0x1dbc>

		case '2':
			debug(fp, "m2 L \n")
8110d3d0:	d0a02f17 	ldw	r2,-32580(gp)
8110d3d4:	100f883a 	mov	r7,r2
8110d3d8:	01800184 	movi	r6,6
8110d3dc:	01400044 	movi	r5,1
8110d3e0:	012044b4 	movhi	r4,33042
8110d3e4:	21175e04 	addi	r4,r4,23928
8110d3e8:	110fadc0 	call	8110fadc <fwrite>
			;
			if (bSdmaDmaM2Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
8110d3ec:	000f883a 	mov	r7,zero
8110d3f0:	01800044 	movi	r6,1
8110d3f4:	01400404 	movi	r5,16
8110d3f8:	0009883a 	mov	r4,zero
8110d3fc:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110d400:	10005726 	beq	r2,zero,8110d560 <main+0x1dbc>
				debug(fp, "dma_m2 transferido corretamente \n");
8110d404:	d0a02f17 	ldw	r2,-32580(gp)
8110d408:	100f883a 	mov	r7,r2
8110d40c:	01800844 	movi	r6,33
8110d410:	01400044 	movi	r5,1
8110d414:	012044b4 	movhi	r4,33042
8110d418:	21175504 	addi	r4,r4,23892
8110d41c:	110fadc0 	call	8110fadc <fwrite>

			}
			break;
8110d420:	00004f06 	br	8110d560 <main+0x1dbc>

		case 'a':
			debug(fp, "a \n")
8110d424:	d0a02f17 	ldw	r2,-32580(gp)
8110d428:	100f883a 	mov	r7,r2
8110d42c:	018000c4 	movi	r6,3
8110d430:	01400044 	movi	r5,1
8110d434:	012044b4 	movhi	r4,33042
8110d438:	21176004 	addi	r4,r4,23936
8110d43c:	110fadc0 	call	8110fadc <fwrite>
			;
			if (bSdmaDmaM2Transfer(0, 16, eSdmaRightBuffer, eSdmaCh1Buffer)) {
8110d440:	000f883a 	mov	r7,zero
8110d444:	000d883a 	mov	r6,zero
8110d448:	01400404 	movi	r5,16
8110d44c:	0009883a 	mov	r4,zero
8110d450:	11039c80 	call	811039c8 <bSdmaDmaM2Transfer>
8110d454:	10000726 	beq	r2,zero,8110d474 <main+0x1cd0>
				debug(fp, "dma_m2 transferido corretamente \n");
8110d458:	d0a02f17 	ldw	r2,-32580(gp)
8110d45c:	100f883a 	mov	r7,r2
8110d460:	01800844 	movi	r6,33
8110d464:	01400044 	movi	r5,1
8110d468:	012044b4 	movhi	r4,33042
8110d46c:	21175504 	addi	r4,r4,23892
8110d470:	110fadc0 	call	8110fadc <fwrite>
			}
//			if (bSdmaDmaM1Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
//				debug(fp, "dma_m1 transferido corretamente \n");
//			}
			usleep(500);
8110d474:	01007d04 	movi	r4,500
8110d478:	11204200 	call	81120420 <usleep>
			bFeebGetBuffersStatus(&xComm1.xFeeBuffer);
8110d47c:	012044f4 	movhi	r4,33043
8110d480:	2121a004 	addi	r4,r4,-31104
8110d484:	11050500 	call	81105050 <bFeebGetBuffersStatus>
			sprintf(cDebugBuffer, "empty: %u \n",
					xComm1.xFeeBuffer.xBufferStatus.bRightBufferEmpty);
8110d488:	00a044f4 	movhi	r2,33043
8110d48c:	10a19704 	addi	r2,r2,-31140
8110d490:	10800f17 	ldw	r2,60(r2)
//			if (bSdmaDmaM1Transfer(0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
//				debug(fp, "dma_m1 transferido corretamente \n");
//			}
			usleep(500);
			bFeebGetBuffersStatus(&xComm1.xFeeBuffer);
			sprintf(cDebugBuffer, "empty: %u \n",
8110d494:	100d883a 	mov	r6,r2
8110d498:	016044b4 	movhi	r5,33042
8110d49c:	29576104 	addi	r5,r5,23940
8110d4a0:	012044f4 	movhi	r4,33043
8110d4a4:	21205704 	addi	r4,r4,-32420
8110d4a8:	1110bc40 	call	81110bc4 <sprintf>
					xComm1.xFeeBuffer.xBufferStatus.bRightBufferEmpty);
			debug(fp, cDebugBuffer)
8110d4ac:	d0a02f17 	ldw	r2,-32580(gp)
8110d4b0:	016044f4 	movhi	r5,33043
8110d4b4:	29605704 	addi	r5,r5,-32420
8110d4b8:	1009883a 	mov	r4,r2
8110d4bc:	110f5100 	call	8110f510 <fprintf>
			;
			break;
8110d4c0:	00002706 	br	8110d560 <main+0x1dbc>

		case 'r':
			sprintf(cDebugBuffer, "r \n");
8110d4c4:	00a044f4 	movhi	r2,33043
8110d4c8:	10a05704 	addi	r2,r2,-32420
8110d4cc:	00c01c84 	movi	r3,114
8110d4d0:	10c00005 	stb	r3,0(r2)
8110d4d4:	00c00804 	movi	r3,32
8110d4d8:	10c00045 	stb	r3,1(r2)
8110d4dc:	00c00284 	movi	r3,10
8110d4e0:	10c00085 	stb	r3,2(r2)
8110d4e4:	100000c5 	stb	zero,3(r2)
			debug(fp, cDebugBuffer)
8110d4e8:	d0a02f17 	ldw	r2,-32580(gp)
8110d4ec:	016044f4 	movhi	r5,33043
8110d4f0:	29605704 	addi	r5,r5,-32420
8110d4f4:	1009883a 	mov	r4,r2
8110d4f8:	110f5100 	call	8110f510 <fprintf>
			;
			bLoop = FALSE;
8110d4fc:	e03ffa15 	stw	zero,-24(fp)
			break;
8110d500:	00001706 	br	8110d560 <main+0x1dbc>

		default:
			sprintf(cDebugBuffer, "errou \n");
8110d504:	00a044f4 	movhi	r2,33043
8110d508:	10a05704 	addi	r2,r2,-32420
8110d50c:	00c01944 	movi	r3,101
8110d510:	10c00005 	stb	r3,0(r2)
8110d514:	00c01c84 	movi	r3,114
8110d518:	10c00045 	stb	r3,1(r2)
8110d51c:	00c01c84 	movi	r3,114
8110d520:	10c00085 	stb	r3,2(r2)
8110d524:	00c01bc4 	movi	r3,111
8110d528:	10c000c5 	stb	r3,3(r2)
8110d52c:	00c01d44 	movi	r3,117
8110d530:	10c00105 	stb	r3,4(r2)
8110d534:	00c00804 	movi	r3,32
8110d538:	10c00145 	stb	r3,5(r2)
8110d53c:	00c00284 	movi	r3,10
8110d540:	10c00185 	stb	r3,6(r2)
8110d544:	100001c5 	stb	zero,7(r2)
			debug(fp, cDebugBuffer)
8110d548:	d0a02f17 	ldw	r2,-32580(gp)
8110d54c:	016044f4 	movhi	r5,33043
8110d550:	29605704 	addi	r5,r5,-32420
8110d554:	1009883a 	mov	r4,r2
8110d558:	110f5100 	call	8110f510 <fprintf>
			;
			break;
8110d55c:	0001883a 	nop
			bSetPainelLeds(LEDS_OFF, LEDS_8G_MASK);
			bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
		}
	}

	while (bLoop) {
8110d560:	e0bffa17 	ldw	r2,-24(fp)
8110d564:	103f6e1e 	bne	r2,zero,8110d320 <__reset+0xfb0ed320>
			break;
		}
	}
#endif

	bSpwcSetLink(&xComm1.xSpacewire);
8110d568:	012044f4 	movhi	r4,33043
8110d56c:	2121ed04 	addi	r4,r4,-30796
8110d570:	11083fc0 	call	811083fc <bSpwcSetLink>
	bSpwcSetLink(&xComm8.xSpacewire);
8110d574:	012044f4 	movhi	r4,33043
8110d578:	21243f04 	addi	r4,r4,-28420
8110d57c:	11083fc0 	call	811083fc <bSpwcSetLink>

	//*xComm1.puliSpwcChAddr = 0x102;
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "%08lX", *(xComm1.xSpacewire.puliSpwcChAddr));
8110d580:	00a044f4 	movhi	r2,33043
8110d584:	10a19704 	addi	r2,r2,-31140
8110d588:	10805617 	ldw	r2,344(r2)
8110d58c:	10800017 	ldw	r2,0(r2)
8110d590:	100d883a 	mov	r6,r2
8110d594:	016044b4 	movhi	r5,33042
8110d598:	29576404 	addi	r5,r5,23952
8110d59c:	012044f4 	movhi	r4,33043
8110d5a0:	21205704 	addi	r4,r4,-32420
8110d5a4:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
8110d5a8:	d0a02f17 	ldw	r2,-32580(gp)
8110d5ac:	016044f4 	movhi	r5,33043
8110d5b0:	29605704 	addi	r5,r5,-32420
8110d5b4:	1009883a 	mov	r4,r2
8110d5b8:	110f5100 	call	8110f510 <fprintf>
#endif
	usleep(10000);
8110d5bc:	0109c404 	movi	r4,10000
8110d5c0:	11204200 	call	81120420 <usleep>

	bSpwcGetLinkStatus(&xComm1.xSpacewire);
8110d5c4:	012044f4 	movhi	r4,33043
8110d5c8:	2121ed04 	addi	r4,r4,-30796
8110d5cc:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
	if (xComm1.xSpacewire.xLinkStatus.bRunning) {
8110d5d0:	00a044f4 	movhi	r2,33043
8110d5d4:	10a19704 	addi	r2,r2,-31140
8110d5d8:	10806117 	ldw	r2,388(r2)
8110d5dc:	10000726 	beq	r2,zero,8110d5fc <main+0x1e58>
		bSetPainelLeds(LEDS_OFF, LEDS_1R_MASK);
8110d5e0:	01400084 	movi	r5,2
8110d5e4:	0009883a 	mov	r4,zero
8110d5e8:	11094840 	call	81109484 <bSetPainelLeds>
		bSetPainelLeds(LEDS_ON, LEDS_1G_MASK);
8110d5ec:	01400044 	movi	r5,1
8110d5f0:	01000044 	movi	r4,1
8110d5f4:	11094840 	call	81109484 <bSetPainelLeds>
8110d5f8:	00000606 	br	8110d614 <main+0x1e70>
	} else {
		bSetPainelLeds(LEDS_OFF, LEDS_1G_MASK);
8110d5fc:	01400044 	movi	r5,1
8110d600:	0009883a 	mov	r4,zero
8110d604:	11094840 	call	81109484 <bSetPainelLeds>
		bSetPainelLeds(LEDS_ON, LEDS_1R_MASK);
8110d608:	01400084 	movi	r5,2
8110d60c:	01000044 	movi	r4,1
8110d610:	11094840 	call	81109484 <bSetPainelLeds>
	}

	bSpwcGetLinkStatus(&xComm8.xSpacewire);
8110d614:	012044f4 	movhi	r4,33043
8110d618:	21243f04 	addi	r4,r4,-28420
8110d61c:	11086f00 	call	811086f0 <bSpwcGetLinkStatus>
	if (xComm8.xSpacewire.xLinkStatus.bRunning) {
8110d620:	00a044f4 	movhi	r2,33043
8110d624:	10a3e904 	addi	r2,r2,-28764
8110d628:	10806117 	ldw	r2,388(r2)
8110d62c:	10000726 	beq	r2,zero,8110d64c <main+0x1ea8>
		bSetPainelLeds(LEDS_OFF, LEDS_8R_MASK);
8110d630:	01600014 	movui	r5,32768
8110d634:	0009883a 	mov	r4,zero
8110d638:	11094840 	call	81109484 <bSetPainelLeds>
		bSetPainelLeds(LEDS_ON, LEDS_8G_MASK);
8110d63c:	01500004 	movi	r5,16384
8110d640:	01000044 	movi	r4,1
8110d644:	11094840 	call	81109484 <bSetPainelLeds>
8110d648:	00000606 	br	8110d664 <main+0x1ec0>
	} else {
		bSetPainelLeds(LEDS_OFF, LEDS_8G_MASK);
8110d64c:	01500004 	movi	r5,16384
8110d650:	0009883a 	mov	r4,zero
8110d654:	11094840 	call	81109484 <bSetPainelLeds>
		bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
8110d658:	01600014 	movui	r5,32768
8110d65c:	01000044 	movi	r4,1
8110d660:	11094840 	call	81109484 <bSetPainelLeds>
	}

	int i = 0;
8110d664:	e03ffb15 	stw	zero,-20(fp)
	bLoop = TRUE;
8110d668:	00800044 	movi	r2,1
8110d66c:	e0bffa15 	stw	r2,-24(fp)
	while (bLoop) {
8110d670:	00002906 	br	8110d718 <main+0x1f74>
		for (i = 0; i < 1000; i++) {
8110d674:	e03ffb15 	stw	zero,-20(fp)
8110d678:	00000506 	br	8110d690 <main+0x1eec>
			usleep(1000);
8110d67c:	0100fa04 	movi	r4,1000
8110d680:	11204200 	call	81120420 <usleep>
	}

	int i = 0;
	bLoop = TRUE;
	while (bLoop) {
		for (i = 0; i < 1000; i++) {
8110d684:	e0bffb17 	ldw	r2,-20(fp)
8110d688:	10800044 	addi	r2,r2,1
8110d68c:	e0bffb15 	stw	r2,-20(fp)
8110d690:	e0bffb17 	ldw	r2,-20(fp)
8110d694:	1080fa10 	cmplti	r2,r2,1000
8110d698:	103ff81e 	bne	r2,zero,8110d67c <__reset+0xfb0ed67c>
			usleep(1000);
		}
#ifdef DEBUG_ON
		bFeebGetBuffersStatus(&xComm1.xFeeBuffer);
8110d69c:	012044f4 	movhi	r4,33043
8110d6a0:	2121a004 	addi	r4,r4,-31104
8110d6a4:	11050500 	call	81105050 <bFeebGetBuffersStatus>
		sprintf(cDebugBuffer, "empty r: %u \n",
				xComm1.xFeeBuffer.xBufferStatus.bRightBufferEmpty);
8110d6a8:	00a044f4 	movhi	r2,33043
8110d6ac:	10a19704 	addi	r2,r2,-31140
8110d6b0:	10800f17 	ldw	r2,60(r2)
		for (i = 0; i < 1000; i++) {
			usleep(1000);
		}
#ifdef DEBUG_ON
		bFeebGetBuffersStatus(&xComm1.xFeeBuffer);
		sprintf(cDebugBuffer, "empty r: %u \n",
8110d6b4:	100d883a 	mov	r6,r2
8110d6b8:	016044b4 	movhi	r5,33042
8110d6bc:	29576604 	addi	r5,r5,23960
8110d6c0:	012044f4 	movhi	r4,33043
8110d6c4:	21205704 	addi	r4,r4,-32420
8110d6c8:	1110bc40 	call	81110bc4 <sprintf>
				xComm1.xFeeBuffer.xBufferStatus.bRightBufferEmpty);
		debug(fp, cDebugBuffer);
8110d6cc:	d0a02f17 	ldw	r2,-32580(gp)
8110d6d0:	016044f4 	movhi	r5,33043
8110d6d4:	29605704 	addi	r5,r5,-32420
8110d6d8:	1009883a 	mov	r4,r2
8110d6dc:	110f5100 	call	8110f510 <fprintf>
		sprintf(cDebugBuffer, "empty l: %u \n",
				xComm1.xFeeBuffer.xBufferStatus.bLeftBufferEmpty);
8110d6e0:	00a044f4 	movhi	r2,33043
8110d6e4:	10a19704 	addi	r2,r2,-31140
8110d6e8:	10800e17 	ldw	r2,56(r2)
#ifdef DEBUG_ON
		bFeebGetBuffersStatus(&xComm1.xFeeBuffer);
		sprintf(cDebugBuffer, "empty r: %u \n",
				xComm1.xFeeBuffer.xBufferStatus.bRightBufferEmpty);
		debug(fp, cDebugBuffer);
		sprintf(cDebugBuffer, "empty l: %u \n",
8110d6ec:	100d883a 	mov	r6,r2
8110d6f0:	016044b4 	movhi	r5,33042
8110d6f4:	29576a04 	addi	r5,r5,23976
8110d6f8:	012044f4 	movhi	r4,33043
8110d6fc:	21205704 	addi	r4,r4,-32420
8110d700:	1110bc40 	call	81110bc4 <sprintf>
				xComm1.xFeeBuffer.xBufferStatus.bLeftBufferEmpty);
		debug(fp, cDebugBuffer);
8110d704:	d0a02f17 	ldw	r2,-32580(gp)
8110d708:	016044f4 	movhi	r5,33043
8110d70c:	29605704 	addi	r5,r5,-32420
8110d710:	1009883a 	mov	r4,r2
8110d714:	110f5100 	call	8110f510 <fprintf>
		bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
	}

	int i = 0;
	bLoop = TRUE;
	while (bLoop) {
8110d718:	e0bffa17 	ldw	r2,-24(fp)
8110d71c:	103fd51e 	bne	r2,zero,8110d674 <__reset+0xfb0ed674>

//}

//getchar();
#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "passou 1 \n");
8110d720:	00a044f4 	movhi	r2,33043
8110d724:	10a05704 	addi	r2,r2,-32420
8110d728:	00c01c04 	movi	r3,112
8110d72c:	10c00005 	stb	r3,0(r2)
8110d730:	00c01844 	movi	r3,97
8110d734:	10c00045 	stb	r3,1(r2)
8110d738:	00c01cc4 	movi	r3,115
8110d73c:	10c00085 	stb	r3,2(r2)
8110d740:	00c01cc4 	movi	r3,115
8110d744:	10c000c5 	stb	r3,3(r2)
8110d748:	00c01bc4 	movi	r3,111
8110d74c:	10c00105 	stb	r3,4(r2)
8110d750:	00c01d44 	movi	r3,117
8110d754:	10c00145 	stb	r3,5(r2)
8110d758:	00c00804 	movi	r3,32
8110d75c:	10c00185 	stb	r3,6(r2)
8110d760:	00c00c44 	movi	r3,49
8110d764:	10c001c5 	stb	r3,7(r2)
8110d768:	00c00804 	movi	r3,32
8110d76c:	10c00205 	stb	r3,8(r2)
8110d770:	00c00284 	movi	r3,10
8110d774:	10c00245 	stb	r3,9(r2)
8110d778:	10000285 	stb	zero,10(r2)
	debug(fp, cDebugBuffer);
8110d77c:	d0a02f17 	ldw	r2,-32580(gp)
8110d780:	016044f4 	movhi	r5,33043
8110d784:	29605704 	addi	r5,r5,-32420
8110d788:	1009883a 	mov	r4,r2
8110d78c:	110f5100 	call	8110f510 <fprintf>
//printf("%d \n", data);

//if (*pSrc++ != *pDes++){

//Realiza teste dos LEDS, entra em um bLoop infinito.
	vTestLeds();
8110d790:	110d7d40 	call	8110d7d4 <vTestLeds>

//Teste de transferencia com DMA (M2 -> M1);
//TestDMA_M2_M1();

//Acende os leds de status e atualiza a temperatura da FPGA no display de 7 segmentos a cada 1 segundo
	bSetPainelLeds(LEDS_ON, LEDS_ST_ALL_MASK);
8110d794:	014007f4 	movhi	r5,31
8110d798:	01000044 	movi	r4,1
8110d79c:	11094840 	call	81109484 <bSetPainelLeds>

//FTDI_WRITE_REG(FTDI_BYTE_ENABLE_BURST_REG_OFFSET, 0b00001111);
//FTDI_WRITE_REG(FTDI_DATA_BURST_REG_OFFSET, 0xF0A0B0C0);

	while (1) {
		TEMP_Read(&ucTempFpga, &ucTempBoard);
8110d7a0:	e0ffff44 	addi	r3,fp,-3
8110d7a4:	e0bfff04 	addi	r2,fp,-4
8110d7a8:	180b883a 	mov	r5,r3
8110d7ac:	1009883a 	mov	r4,r2
8110d7b0:	1102ba00 	call	81102ba0 <TEMP_Read>
		bSSDisplayUpdate(ucTempFpga);
8110d7b4:	e0bfff03 	ldbu	r2,-4(fp)
8110d7b8:	10803fcc 	andi	r2,r2,255
8110d7bc:	1009883a 	mov	r4,r2
8110d7c0:	110a9a00 	call	8110a9a0 <bSSDisplayUpdate>
		usleep(1000 * 1000);
8110d7c4:	010003f4 	movhi	r4,15
8110d7c8:	21109004 	addi	r4,r4,16960
8110d7cc:	11204200 	call	81120420 <usleep>
		// TESTE EPC - Write
		//ConfigFTDIWrite();
		//WriteCicle();

//DummyWrite();
	}
8110d7d0:	003ff306 	br	8110d7a0 <__reset+0xfb0ed7a0>

8110d7d4 <vTestLeds>:
 usleep(5*1000);
 }
 }
 */

void vTestLeds(void) {
8110d7d4:	defffd04 	addi	sp,sp,-12
8110d7d8:	dfc00215 	stw	ra,8(sp)
8110d7dc:	df000115 	stw	fp,4(sp)
8110d7e0:	df000104 	addi	fp,sp,4
	alt_8 led = 1;
8110d7e4:	00800044 	movi	r2,1
8110d7e8:	e0bfff05 	stb	r2,-4(fp)
	//SSDP_CONFIG(SSDP_TEST_MODE);

	alt_8 tempFPGA = 0;
8110d7ec:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
8110d7f0:	e03fffc5 	stb	zero,-1(fp)

	alt_u8 red = 0;
8110d7f4:	e03fff45 	stb	zero,-3(fp)

	TEMP_Read(&tempFPGA, &tempBoard);
8110d7f8:	e0ffffc4 	addi	r3,fp,-1
8110d7fc:	e0bfff84 	addi	r2,fp,-2
8110d800:	180b883a 	mov	r5,r3
8110d804:	1009883a 	mov	r4,r2
8110d808:	1102ba00 	call	81102ba0 <TEMP_Read>
	bSSDisplayUpdate(tempFPGA);
8110d80c:	e0bfff83 	ldbu	r2,-2(fp)
8110d810:	10803fcc 	andi	r2,r2,255
8110d814:	1009883a 	mov	r4,r2
8110d818:	110a9a00 	call	8110a9a0 <bSSDisplayUpdate>

	while (1) {
		switch (led) {
8110d81c:	e0bfff07 	ldb	r2,-4(fp)
8110d820:	10c00268 	cmpgeui	r3,r2,9
8110d824:	1800ac1e 	bne	r3,zero,8110dad8 <vTestLeds+0x304>
8110d828:	100690ba 	slli	r3,r2,2
8110d82c:	00a04474 	movhi	r2,33041
8110d830:	10b61004 	addi	r2,r2,-10176
8110d834:	1885883a 	add	r2,r3,r2
8110d838:	10800017 	ldw	r2,0(r2)
8110d83c:	1000683a 	jmp	r2
8110d840:	8110dad8 	cmpnei	r4,r16,17259
8110d844:	8110d864 	muli	r4,r16,17249
8110d848:	8110d8b0 	cmpltui	r4,r16,17250
8110d84c:	8110d8fc 	xorhi	r4,r16,17251
8110d850:	8110d948 	cmpgei	r4,r16,17253
8110d854:	8110d994 	ori	r4,r16,17254
8110d858:	8110d9e0 	cmpeqi	r4,r16,17255
8110d85c:	8110da2c 	andhi	r4,r16,17256
8110d860:	8110da78 	rdprs	r4,r16,17257
		case 1:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_0_MASK);
8110d864:	01400044 	movi	r5,1
8110d868:	01000044 	movi	r4,1
8110d86c:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_1_MASK);
8110d870:	014000b4 	movhi	r5,2
8110d874:	01000044 	movi	r4,1
8110d878:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110d87c:	e0bfff43 	ldbu	r2,-3(fp)
8110d880:	10000426 	beq	r2,zero,8110d894 <vTestLeds+0xc0>
				bSetPainelLeds(LEDS_ON, LEDS_1R_MASK);
8110d884:	01400084 	movi	r5,2
8110d888:	01000044 	movi	r4,1
8110d88c:	11094840 	call	81109484 <bSetPainelLeds>
8110d890:	00000306 	br	8110d8a0 <vTestLeds+0xcc>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_1G_MASK);
8110d894:	01400044 	movi	r5,1
8110d898:	01000044 	movi	r4,1
8110d89c:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110d8a0:	e0bfff03 	ldbu	r2,-4(fp)
8110d8a4:	10800044 	addi	r2,r2,1
8110d8a8:	e0bfff05 	stb	r2,-4(fp)
			break;
8110d8ac:	00008b06 	br	8110dadc <vTestLeds+0x308>
		case 2:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_1_MASK);
8110d8b0:	01400084 	movi	r5,2
8110d8b4:	01000044 	movi	r4,1
8110d8b8:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_2_MASK);
8110d8bc:	01400134 	movhi	r5,4
8110d8c0:	01000044 	movi	r4,1
8110d8c4:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110d8c8:	e0bfff43 	ldbu	r2,-3(fp)
8110d8cc:	10000426 	beq	r2,zero,8110d8e0 <vTestLeds+0x10c>
				bSetPainelLeds(LEDS_ON, LEDS_2R_MASK);
8110d8d0:	01400204 	movi	r5,8
8110d8d4:	01000044 	movi	r4,1
8110d8d8:	11094840 	call	81109484 <bSetPainelLeds>
8110d8dc:	00000306 	br	8110d8ec <vTestLeds+0x118>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_2G_MASK);
8110d8e0:	01400104 	movi	r5,4
8110d8e4:	01000044 	movi	r4,1
8110d8e8:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110d8ec:	e0bfff03 	ldbu	r2,-4(fp)
8110d8f0:	10800044 	addi	r2,r2,1
8110d8f4:	e0bfff05 	stb	r2,-4(fp)
			break;
8110d8f8:	00007806 	br	8110dadc <vTestLeds+0x308>
		case 3:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_2_MASK);
8110d8fc:	01400104 	movi	r5,4
8110d900:	01000044 	movi	r4,1
8110d904:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_3_MASK);
8110d908:	01400234 	movhi	r5,8
8110d90c:	01000044 	movi	r4,1
8110d910:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110d914:	e0bfff43 	ldbu	r2,-3(fp)
8110d918:	10000426 	beq	r2,zero,8110d92c <vTestLeds+0x158>
				bSetPainelLeds(LEDS_ON, LEDS_3R_MASK);
8110d91c:	01400804 	movi	r5,32
8110d920:	01000044 	movi	r4,1
8110d924:	11094840 	call	81109484 <bSetPainelLeds>
8110d928:	00000306 	br	8110d938 <vTestLeds+0x164>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_3G_MASK);
8110d92c:	01400404 	movi	r5,16
8110d930:	01000044 	movi	r4,1
8110d934:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110d938:	e0bfff03 	ldbu	r2,-4(fp)
8110d93c:	10800044 	addi	r2,r2,1
8110d940:	e0bfff05 	stb	r2,-4(fp)
			break;
8110d944:	00006506 	br	8110dadc <vTestLeds+0x308>
		case 4:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_3_MASK);
8110d948:	01400204 	movi	r5,8
8110d94c:	01000044 	movi	r4,1
8110d950:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_4_MASK);
8110d954:	01400434 	movhi	r5,16
8110d958:	01000044 	movi	r4,1
8110d95c:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110d960:	e0bfff43 	ldbu	r2,-3(fp)
8110d964:	10000426 	beq	r2,zero,8110d978 <vTestLeds+0x1a4>
				bSetPainelLeds(LEDS_ON, LEDS_4R_MASK);
8110d968:	01402004 	movi	r5,128
8110d96c:	01000044 	movi	r4,1
8110d970:	11094840 	call	81109484 <bSetPainelLeds>
8110d974:	00000306 	br	8110d984 <vTestLeds+0x1b0>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_4G_MASK);
8110d978:	01401004 	movi	r5,64
8110d97c:	01000044 	movi	r4,1
8110d980:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110d984:	e0bfff03 	ldbu	r2,-4(fp)
8110d988:	10800044 	addi	r2,r2,1
8110d98c:	e0bfff05 	stb	r2,-4(fp)
			break;
8110d990:	00005206 	br	8110dadc <vTestLeds+0x308>
		case 5:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_4_MASK);
8110d994:	01400404 	movi	r5,16
8110d998:	01000044 	movi	r4,1
8110d99c:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_1_MASK);
8110d9a0:	014000b4 	movhi	r5,2
8110d9a4:	01000044 	movi	r4,1
8110d9a8:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110d9ac:	e0bfff43 	ldbu	r2,-3(fp)
8110d9b0:	10000426 	beq	r2,zero,8110d9c4 <vTestLeds+0x1f0>
				bSetPainelLeds(LEDS_ON, LEDS_5R_MASK);
8110d9b4:	01408004 	movi	r5,512
8110d9b8:	01000044 	movi	r4,1
8110d9bc:	11094840 	call	81109484 <bSetPainelLeds>
8110d9c0:	00000306 	br	8110d9d0 <vTestLeds+0x1fc>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_5G_MASK);
8110d9c4:	01404004 	movi	r5,256
8110d9c8:	01000044 	movi	r4,1
8110d9cc:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110d9d0:	e0bfff03 	ldbu	r2,-4(fp)
8110d9d4:	10800044 	addi	r2,r2,1
8110d9d8:	e0bfff05 	stb	r2,-4(fp)
			break;
8110d9dc:	00003f06 	br	8110dadc <vTestLeds+0x308>
		case 6:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_5_MASK);
8110d9e0:	01400804 	movi	r5,32
8110d9e4:	01000044 	movi	r4,1
8110d9e8:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_2_MASK);
8110d9ec:	01400134 	movhi	r5,4
8110d9f0:	01000044 	movi	r4,1
8110d9f4:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110d9f8:	e0bfff43 	ldbu	r2,-3(fp)
8110d9fc:	10000426 	beq	r2,zero,8110da10 <vTestLeds+0x23c>
				bSetPainelLeds(LEDS_ON, LEDS_6R_MASK);
8110da00:	01420004 	movi	r5,2048
8110da04:	01000044 	movi	r4,1
8110da08:	11094840 	call	81109484 <bSetPainelLeds>
8110da0c:	00000306 	br	8110da1c <vTestLeds+0x248>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_6G_MASK);
8110da10:	01410004 	movi	r5,1024
8110da14:	01000044 	movi	r4,1
8110da18:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110da1c:	e0bfff03 	ldbu	r2,-4(fp)
8110da20:	10800044 	addi	r2,r2,1
8110da24:	e0bfff05 	stb	r2,-4(fp)
			break;
8110da28:	00002c06 	br	8110dadc <vTestLeds+0x308>
		case 7:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_6_MASK);
8110da2c:	01401004 	movi	r5,64
8110da30:	01000044 	movi	r4,1
8110da34:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_3_MASK);
8110da38:	01400234 	movhi	r5,8
8110da3c:	01000044 	movi	r4,1
8110da40:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110da44:	e0bfff43 	ldbu	r2,-3(fp)
8110da48:	10000426 	beq	r2,zero,8110da5c <vTestLeds+0x288>
				bSetPainelLeds(LEDS_ON, LEDS_7R_MASK);
8110da4c:	01480004 	movi	r5,8192
8110da50:	01000044 	movi	r4,1
8110da54:	11094840 	call	81109484 <bSetPainelLeds>
8110da58:	00000306 	br	8110da68 <vTestLeds+0x294>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_7G_MASK);
8110da5c:	01440004 	movi	r5,4096
8110da60:	01000044 	movi	r4,1
8110da64:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led++;
8110da68:	e0bfff03 	ldbu	r2,-4(fp)
8110da6c:	10800044 	addi	r2,r2,1
8110da70:	e0bfff05 	stb	r2,-4(fp)
			break;
8110da74:	00001906 	br	8110dadc <vTestLeds+0x308>
		case 8:
			bSetBoardLeds(LEDS_ON, LEDS_BOARD_7_MASK);
8110da78:	01402004 	movi	r5,128
8110da7c:	01000044 	movi	r4,1
8110da80:	110940c0 	call	8110940c <bSetBoardLeds>
			bSetPainelLeds(LEDS_ON, LEDS_ST_4_MASK);
8110da84:	01400434 	movhi	r5,16
8110da88:	01000044 	movi	r4,1
8110da8c:	11094840 	call	81109484 <bSetPainelLeds>
			if (red) {
8110da90:	e0bfff43 	ldbu	r2,-3(fp)
8110da94:	10000426 	beq	r2,zero,8110daa8 <vTestLeds+0x2d4>
				bSetPainelLeds(LEDS_ON, LEDS_8R_MASK);
8110da98:	01600014 	movui	r5,32768
8110da9c:	01000044 	movi	r4,1
8110daa0:	11094840 	call	81109484 <bSetPainelLeds>
8110daa4:	00000306 	br	8110dab4 <vTestLeds+0x2e0>
			} else {
				bSetPainelLeds(LEDS_ON, LEDS_8G_MASK);
8110daa8:	01500004 	movi	r5,16384
8110daac:	01000044 	movi	r4,1
8110dab0:	11094840 	call	81109484 <bSetPainelLeds>
			}
			led = 1;
8110dab4:	00800044 	movi	r2,1
8110dab8:	e0bfff05 	stb	r2,-4(fp)
			if (red) {
8110dabc:	e0bfff43 	ldbu	r2,-3(fp)
8110dac0:	10000226 	beq	r2,zero,8110dacc <vTestLeds+0x2f8>
				red = 0;
8110dac4:	e03fff45 	stb	zero,-3(fp)
			} else {
				red = 1;
			}
			break;
8110dac8:	00000406 	br	8110dadc <vTestLeds+0x308>
			}
			led = 1;
			if (red) {
				red = 0;
			} else {
				red = 1;
8110dacc:	00800044 	movi	r2,1
8110dad0:	e0bfff45 	stb	r2,-3(fp)
			}
			break;
8110dad4:	00000106 	br	8110dadc <vTestLeds+0x308>
		default:
			led = 0;
8110dad8:	e03fff05 	stb	zero,-4(fp)
		}

		usleep(1000 * 1000);
8110dadc:	010003f4 	movhi	r4,15
8110dae0:	21109004 	addi	r4,r4,16960
8110dae4:	11204200 	call	81120420 <usleep>

		bSetBoardLeds(LEDS_OFF, LEDS_BOARD_ALL_MASK);
8110dae8:	01403fc4 	movi	r5,255
8110daec:	0009883a 	mov	r4,zero
8110daf0:	110940c0 	call	8110940c <bSetBoardLeds>
		bSetPainelLeds(LEDS_OFF, LEDS_ST_ALL_MASK);
8110daf4:	014007f4 	movhi	r5,31
8110daf8:	0009883a 	mov	r4,zero
8110dafc:	11094840 	call	81109484 <bSetPainelLeds>
		bSetPainelLeds(LEDS_OFF, LEDS_GR_ALL_MASK);
8110db00:	017fffd4 	movui	r5,65535
8110db04:	0009883a 	mov	r4,zero
8110db08:	11094840 	call	81109484 <bSetPainelLeds>

		TEMP_Read(&tempFPGA, &tempBoard);
8110db0c:	e0ffffc4 	addi	r3,fp,-1
8110db10:	e0bfff84 	addi	r2,fp,-2
8110db14:	180b883a 	mov	r5,r3
8110db18:	1009883a 	mov	r4,r2
8110db1c:	1102ba00 	call	81102ba0 <TEMP_Read>
		bSSDisplayUpdate(tempFPGA);
8110db20:	e0bfff83 	ldbu	r2,-2(fp)
8110db24:	10803fcc 	andi	r2,r2,255
8110db28:	1009883a 	mov	r4,r2
8110db2c:	110a9a00 	call	8110a9a0 <bSSDisplayUpdate>

	}
8110db30:	003f3a06 	br	8110d81c <__reset+0xfb0ed81c>

8110db34 <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado) {
8110db34:	defffc04 	addi	sp,sp,-16
8110db38:	df000315 	stw	fp,12(sp)
8110db3c:	df000304 	addi	fp,sp,12
8110db40:	e13ffd15 	stw	r4,-12(fp)
8110db44:	e17ffe15 	stw	r5,-8(fp)
8110db48:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
8110db4c:	e0bffe17 	ldw	r2,-8(fp)
8110db50:	1085883a 	add	r2,r2,r2
8110db54:	1085883a 	add	r2,r2,r2
8110db58:	1007883a 	mov	r3,r2
8110db5c:	e0bffd17 	ldw	r2,-12(fp)
8110db60:	1885883a 	add	r2,r3,r2
8110db64:	1007883a 	mov	r3,r2
8110db68:	e0bfff17 	ldw	r2,-4(fp)
8110db6c:	18800035 	stwio	r2,0(r3)
	return 1;
8110db70:	00800044 	movi	r2,1

}
8110db74:	e037883a 	mov	sp,fp
8110db78:	df000017 	ldw	fp,0(sp)
8110db7c:	dec00104 	addi	sp,sp,4
8110db80:	f800283a 	ret

8110db84 <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado) {
8110db84:	defffc04 	addi	sp,sp,-16
8110db88:	df000315 	stw	fp,12(sp)
8110db8c:	df000304 	addi	fp,sp,12
8110db90:	e13ffd15 	stw	r4,-12(fp)
8110db94:	e17ffe15 	stw	r5,-8(fp)
8110db98:	e1bfff15 	stw	r6,-4(fp)

	*REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
8110db9c:	e0bffe17 	ldw	r2,-8(fp)
8110dba0:	1085883a 	add	r2,r2,r2
8110dba4:	1085883a 	add	r2,r2,r2
8110dba8:	1007883a 	mov	r3,r2
8110dbac:	e0bffd17 	ldw	r2,-12(fp)
8110dbb0:	1885883a 	add	r2,r3,r2
8110dbb4:	10c00037 	ldwio	r3,0(r2)
8110dbb8:	e0bfff17 	ldw	r2,-4(fp)
8110dbbc:	10c00015 	stw	r3,0(r2)
	return 1;
8110dbc0:	00800044 	movi	r2,1

}
8110dbc4:	e037883a 	mov	sp,fp
8110dbc8:	df000017 	ldw	fp,0(sp)
8110dbcc:	dec00104 	addi	sp,sp,4
8110dbd0:	f800283a 	ret

8110dbd4 <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status) {
8110dbd4:	defffa04 	addi	sp,sp,-24
8110dbd8:	dfc00515 	stw	ra,20(sp)
8110dbdc:	df000415 	stw	fp,16(sp)
8110dbe0:	df000404 	addi	fp,sp,16
8110dbe4:	e13fff15 	stw	r4,-4(fp)
	int started = (int) ((codec_status >> 6) & 1);
8110dbe8:	e0bfff17 	ldw	r2,-4(fp)
8110dbec:	1005d1ba 	srai	r2,r2,6
8110dbf0:	1080004c 	andi	r2,r2,1
8110dbf4:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int) ((codec_status >> 5) & 1);
8110dbf8:	e0bfff17 	ldw	r2,-4(fp)
8110dbfc:	1005d17a 	srai	r2,r2,5
8110dc00:	1080004c 	andi	r2,r2,1
8110dc04:	e0bffd15 	stw	r2,-12(fp)
	int running = (int) ((codec_status >> 4) & 1);
8110dc08:	e0bfff17 	ldw	r2,-4(fp)
8110dc0c:	1005d13a 	srai	r2,r2,4
8110dc10:	1080004c 	andi	r2,r2,1
8110dc14:	e0bffe15 	stw	r2,-8(fp)

#ifdef DEBUG_ON
	sprintf(cDebugBuffer, "-------- link status \n");
8110dc18:	00e044f4 	movhi	r3,33043
8110dc1c:	18e05704 	addi	r3,r3,-32420
8110dc20:	00a044b4 	movhi	r2,33042
8110dc24:	10976e04 	addi	r2,r2,23992
8110dc28:	1009883a 	mov	r4,r2
8110dc2c:	008005c4 	movi	r2,23
8110dc30:	100d883a 	mov	r6,r2
8110dc34:	200b883a 	mov	r5,r4
8110dc38:	1809883a 	mov	r4,r3
8110dc3c:	11105d00 	call	811105d0 <memcpy>
	debug(fp, cDebugBuffer);
8110dc40:	d0a02f17 	ldw	r2,-32580(gp)
8110dc44:	016044f4 	movhi	r5,33043
8110dc48:	29605704 	addi	r5,r5,-32420
8110dc4c:	1009883a 	mov	r4,r2
8110dc50:	110f5100 	call	8110f510 <fprintf>
	sprintf(cDebugBuffer, "Link started    : %s \n", (started == 1) ? "S" : "N");
8110dc54:	e0bffc17 	ldw	r2,-16(fp)
8110dc58:	10800058 	cmpnei	r2,r2,1
8110dc5c:	1000031e 	bne	r2,zero,8110dc6c <_print_codec_status+0x98>
8110dc60:	00a044b4 	movhi	r2,33042
8110dc64:	10977404 	addi	r2,r2,24016
8110dc68:	00000206 	br	8110dc74 <_print_codec_status+0xa0>
8110dc6c:	00a044b4 	movhi	r2,33042
8110dc70:	10977504 	addi	r2,r2,24020
8110dc74:	100d883a 	mov	r6,r2
8110dc78:	016044b4 	movhi	r5,33042
8110dc7c:	29577604 	addi	r5,r5,24024
8110dc80:	012044f4 	movhi	r4,33043
8110dc84:	21205704 	addi	r4,r4,-32420
8110dc88:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
8110dc8c:	d0a02f17 	ldw	r2,-32580(gp)
8110dc90:	016044f4 	movhi	r5,33043
8110dc94:	29605704 	addi	r5,r5,-32420
8110dc98:	1009883a 	mov	r4,r2
8110dc9c:	110f5100 	call	8110f510 <fprintf>
	sprintf(cDebugBuffer, "Link connecting : %s \n", (connecting == 1) ? "S" : "N");
8110dca0:	e0bffd17 	ldw	r2,-12(fp)
8110dca4:	10800058 	cmpnei	r2,r2,1
8110dca8:	1000031e 	bne	r2,zero,8110dcb8 <_print_codec_status+0xe4>
8110dcac:	00a044b4 	movhi	r2,33042
8110dcb0:	10977404 	addi	r2,r2,24016
8110dcb4:	00000206 	br	8110dcc0 <_print_codec_status+0xec>
8110dcb8:	00a044b4 	movhi	r2,33042
8110dcbc:	10977504 	addi	r2,r2,24020
8110dcc0:	100d883a 	mov	r6,r2
8110dcc4:	016044b4 	movhi	r5,33042
8110dcc8:	29577c04 	addi	r5,r5,24048
8110dccc:	012044f4 	movhi	r4,33043
8110dcd0:	21205704 	addi	r4,r4,-32420
8110dcd4:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
8110dcd8:	d0a02f17 	ldw	r2,-32580(gp)
8110dcdc:	016044f4 	movhi	r5,33043
8110dce0:	29605704 	addi	r5,r5,-32420
8110dce4:	1009883a 	mov	r4,r2
8110dce8:	110f5100 	call	8110f510 <fprintf>
	sprintf(cDebugBuffer, "Link running    : %s \n", (running == 1) ? "S" : "N");
8110dcec:	e0bffe17 	ldw	r2,-8(fp)
8110dcf0:	10800058 	cmpnei	r2,r2,1
8110dcf4:	1000031e 	bne	r2,zero,8110dd04 <_print_codec_status+0x130>
8110dcf8:	00a044b4 	movhi	r2,33042
8110dcfc:	10977404 	addi	r2,r2,24016
8110dd00:	00000206 	br	8110dd0c <_print_codec_status+0x138>
8110dd04:	00a044b4 	movhi	r2,33042
8110dd08:	10977504 	addi	r2,r2,24020
8110dd0c:	100d883a 	mov	r6,r2
8110dd10:	016044b4 	movhi	r5,33042
8110dd14:	29578204 	addi	r5,r5,24072
8110dd18:	012044f4 	movhi	r4,33043
8110dd1c:	21205704 	addi	r4,r4,-32420
8110dd20:	1110bc40 	call	81110bc4 <sprintf>
	debug(fp, cDebugBuffer);
8110dd24:	d0a02f17 	ldw	r2,-32580(gp)
8110dd28:	016044f4 	movhi	r5,33043
8110dd2c:	29605704 	addi	r5,r5,-32420
8110dd30:	1009883a 	mov	r4,r2
8110dd34:	110f5100 	call	8110f510 <fprintf>
	sprintf(cDebugBuffer, "--------  \n");
8110dd38:	00a044f4 	movhi	r2,33043
8110dd3c:	10a05704 	addi	r2,r2,-32420
8110dd40:	00c00b44 	movi	r3,45
8110dd44:	10c00005 	stb	r3,0(r2)
8110dd48:	00c00b44 	movi	r3,45
8110dd4c:	10c00045 	stb	r3,1(r2)
8110dd50:	00c00b44 	movi	r3,45
8110dd54:	10c00085 	stb	r3,2(r2)
8110dd58:	00c00b44 	movi	r3,45
8110dd5c:	10c000c5 	stb	r3,3(r2)
8110dd60:	00c00b44 	movi	r3,45
8110dd64:	10c00105 	stb	r3,4(r2)
8110dd68:	00c00b44 	movi	r3,45
8110dd6c:	10c00145 	stb	r3,5(r2)
8110dd70:	00c00b44 	movi	r3,45
8110dd74:	10c00185 	stb	r3,6(r2)
8110dd78:	00c00b44 	movi	r3,45
8110dd7c:	10c001c5 	stb	r3,7(r2)
8110dd80:	00c00804 	movi	r3,32
8110dd84:	10c00205 	stb	r3,8(r2)
8110dd88:	00c00804 	movi	r3,32
8110dd8c:	10c00245 	stb	r3,9(r2)
8110dd90:	00c00284 	movi	r3,10
8110dd94:	10c00285 	stb	r3,10(r2)
8110dd98:	100002c5 	stb	zero,11(r2)
	debug(fp, cDebugBuffer);
8110dd9c:	d0a02f17 	ldw	r2,-32580(gp)
8110dda0:	016044f4 	movhi	r5,33043
8110dda4:	29605704 	addi	r5,r5,-32420
8110dda8:	1009883a 	mov	r4,r2
8110ddac:	110f5100 	call	8110f510 <fprintf>
#endif
}
8110ddb0:	0001883a 	nop
8110ddb4:	e037883a 	mov	sp,fp
8110ddb8:	dfc00117 	ldw	ra,4(sp)
8110ddbc:	df000017 	ldw	fp,0(sp)
8110ddc0:	dec00204 	addi	sp,sp,8
8110ddc4:	f800283a 	ret

8110ddc8 <_split_codec_status>:
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting,
		int *running) {
8110ddc8:	defffb04 	addi	sp,sp,-20
8110ddcc:	df000415 	stw	fp,16(sp)
8110ddd0:	df000404 	addi	fp,sp,16
8110ddd4:	e13ffc15 	stw	r4,-16(fp)
8110ddd8:	e17ffd15 	stw	r5,-12(fp)
8110dddc:	e1bffe15 	stw	r6,-8(fp)
8110dde0:	e1ffff15 	stw	r7,-4(fp)
	*started = (int) ((codec_status >> 6) & 1);
8110dde4:	e0bffc17 	ldw	r2,-16(fp)
8110dde8:	1005d1ba 	srai	r2,r2,6
8110ddec:	10c0004c 	andi	r3,r2,1
8110ddf0:	e0bffd17 	ldw	r2,-12(fp)
8110ddf4:	10c00015 	stw	r3,0(r2)
	*connecting = (int) ((codec_status >> 5) & 1);
8110ddf8:	e0bffc17 	ldw	r2,-16(fp)
8110ddfc:	1005d17a 	srai	r2,r2,5
8110de00:	10c0004c 	andi	r3,r2,1
8110de04:	e0bffe17 	ldw	r2,-8(fp)
8110de08:	10c00015 	stw	r3,0(r2)
	*running = (int) ((codec_status >> 4) & 1);
8110de0c:	e0bffc17 	ldw	r2,-16(fp)
8110de10:	1005d13a 	srai	r2,r2,4
8110de14:	10c0004c 	andi	r3,r2,1
8110de18:	e0bfff17 	ldw	r2,-4(fp)
8110de1c:	10c00015 	stw	r3,0(r2)
}
8110de20:	0001883a 	nop
8110de24:	e037883a 	mov	sp,fp
8110de28:	df000017 	ldw	fp,0(sp)
8110de2c:	dec00104 	addi	sp,sp,4
8110de30:	f800283a 	ret

8110de34 <aatoh>:
 * @param [in] &char[n]
 * *
 * @retval INT8U of hecadecimal value
 *
 */
alt_u8 aatoh(alt_u8 *buffer) {
8110de34:	defffc04 	addi	sp,sp,-16
8110de38:	df000315 	stw	fp,12(sp)
8110de3c:	df000304 	addi	fp,sp,12
8110de40:	e13fff15 	stw	r4,-4(fp)
	alt_u8* a;
	alt_u8 v;
	a = buffer;
8110de44:	e0bfff17 	ldw	r2,-4(fp)
8110de48:	e0bffd15 	stw	r2,-12(fp)
	v = ((a[0] - (48 + 7 * (a[0] > 57))) << 4)
8110de4c:	e0bffd17 	ldw	r2,-12(fp)
8110de50:	10c00003 	ldbu	r3,0(r2)
8110de54:	e0bffd17 	ldw	r2,-12(fp)
8110de58:	10800003 	ldbu	r2,0(r2)
8110de5c:	10803fcc 	andi	r2,r2,255
8110de60:	10800eb0 	cmpltui	r2,r2,58
8110de64:	1000021e 	bne	r2,zero,8110de70 <aatoh+0x3c>
8110de68:	00800dc4 	movi	r2,55
8110de6c:	00000106 	br	8110de74 <aatoh+0x40>
8110de70:	00800c04 	movi	r2,48
8110de74:	1885c83a 	sub	r2,r3,r2
8110de78:	1004913a 	slli	r2,r2,4
8110de7c:	1009883a 	mov	r4,r2
			+ (a[1] - (48 + 7 * (a[1] > 57)));
8110de80:	e0bffd17 	ldw	r2,-12(fp)
8110de84:	10800044 	addi	r2,r2,1
8110de88:	10c00003 	ldbu	r3,0(r2)
8110de8c:	e0bffd17 	ldw	r2,-12(fp)
8110de90:	10800044 	addi	r2,r2,1
8110de94:	10800003 	ldbu	r2,0(r2)
 */
alt_u8 aatoh(alt_u8 *buffer) {
	alt_u8* a;
	alt_u8 v;
	a = buffer;
	v = ((a[0] - (48 + 7 * (a[0] > 57))) << 4)
8110de98:	10803fcc 	andi	r2,r2,255
8110de9c:	10800eb0 	cmpltui	r2,r2,58
8110dea0:	1000021e 	bne	r2,zero,8110deac <aatoh+0x78>
8110dea4:	00800dc4 	movi	r2,55
8110dea8:	00000106 	br	8110deb0 <aatoh+0x7c>
8110deac:	00800c04 	movi	r2,48
8110deb0:	1885c83a 	sub	r2,r3,r2
8110deb4:	2085883a 	add	r2,r4,r2
8110deb8:	e0bffe05 	stb	r2,-8(fp)
			+ (a[1] - (48 + 7 * (a[1] > 57)));
	return v;
8110debc:	e0bffe03 	ldbu	r2,-8(fp)
}
8110dec0:	e037883a 	mov	sp,fp
8110dec4:	df000017 	ldw	fp,0(sp)
8110dec8:	dec00104 	addi	sp,sp,4
8110decc:	f800283a 	ret

8110ded0 <Verif_Error>:
 * *
 * @retval int
 *
 */

alt_u8 Verif_Error(alt_u8 error_code) {
8110ded0:	defffd04 	addi	sp,sp,-12
8110ded4:	dfc00215 	stw	ra,8(sp)
8110ded8:	df000115 	stw	fp,4(sp)
8110dedc:	df000104 	addi	fp,sp,4
8110dee0:	2005883a 	mov	r2,r4
8110dee4:	e0bfff05 	stb	r2,-4(fp)
	if (!error_code) {
8110dee8:	e0bfff03 	ldbu	r2,-4(fp)
8110deec:	1000091e 	bne	r2,zero,8110df14 <Verif_Error+0x44>
#ifdef DEBUG_ON
	debug(fp, "ERROR\n\r");
8110def0:	d0a02f17 	ldw	r2,-32580(gp)
8110def4:	100f883a 	mov	r7,r2
8110def8:	018001c4 	movi	r6,7
8110defc:	01400044 	movi	r5,1
8110df00:	012044b4 	movhi	r4,33042
8110df04:	21178804 	addi	r4,r4,24096
8110df08:	110fadc0 	call	8110fadc <fwrite>
#endif
		return 0;
8110df0c:	0005883a 	mov	r2,zero
8110df10:	00000106 	br	8110df18 <Verif_Error+0x48>
	} else
		return 1;
8110df14:	00800044 	movi	r2,1
}
8110df18:	e037883a 	mov	sp,fp
8110df1c:	dfc00117 	ldw	ra,4(sp)
8110df20:	df000017 	ldw	fp,0(sp)
8110df24:	dec00204 	addi	sp,sp,8
8110df28:	f800283a 	ret

8110df2c <toInt>:
 * *
 * @retval int
 *
 */

alt_u8 toInt(alt_u8 ascii) {
8110df2c:	defffe04 	addi	sp,sp,-8
8110df30:	df000115 	stw	fp,4(sp)
8110df34:	df000104 	addi	fp,sp,4
8110df38:	2005883a 	mov	r2,r4
8110df3c:	e0bfff05 	stb	r2,-4(fp)
	return (int) ascii - 48;
8110df40:	e0bfff03 	ldbu	r2,-4(fp)
8110df44:	10bff404 	addi	r2,r2,-48
}
8110df48:	e037883a 	mov	sp,fp
8110df4c:	df000017 	ldw	fp,0(sp)
8110df50:	dec00104 	addi	sp,sp,4
8110df54:	f800283a 	ret

8110df58 <__divsf3>:
8110df58:	defff504 	addi	sp,sp,-44
8110df5c:	200cd5fa 	srli	r6,r4,23
8110df60:	dcc00415 	stw	r19,16(sp)
8110df64:	2026d7fa 	srli	r19,r4,31
8110df68:	00c02034 	movhi	r3,128
8110df6c:	dd800715 	stw	r22,28(sp)
8110df70:	dd000515 	stw	r20,20(sp)
8110df74:	dc800315 	stw	r18,12(sp)
8110df78:	18ffffc4 	addi	r3,r3,-1
8110df7c:	dfc00a15 	stw	ra,40(sp)
8110df80:	df000915 	stw	fp,36(sp)
8110df84:	ddc00815 	stw	r23,32(sp)
8110df88:	dd400615 	stw	r21,24(sp)
8110df8c:	dc400215 	stw	r17,8(sp)
8110df90:	dc000115 	stw	r16,4(sp)
8110df94:	35003fcc 	andi	r20,r6,255
8110df98:	1924703a 	and	r18,r3,r4
8110df9c:	9d803fcc 	andi	r22,r19,255
8110dfa0:	a0005226 	beq	r20,zero,8110e0ec <__divsf3+0x194>
8110dfa4:	00803fc4 	movi	r2,255
8110dfa8:	a0802e26 	beq	r20,r2,8110e064 <__divsf3+0x10c>
8110dfac:	91002034 	orhi	r4,r18,128
8110dfb0:	202490fa 	slli	r18,r4,3
8110dfb4:	a53fe044 	addi	r20,r20,-127
8110dfb8:	0021883a 	mov	r16,zero
8110dfbc:	002f883a 	mov	r23,zero
8110dfc0:	280cd5fa 	srli	r6,r5,23
8110dfc4:	282ad7fa 	srli	r21,r5,31
8110dfc8:	00c02034 	movhi	r3,128
8110dfcc:	18ffffc4 	addi	r3,r3,-1
8110dfd0:	31803fcc 	andi	r6,r6,255
8110dfd4:	1962703a 	and	r17,r3,r5
8110dfd8:	af003fcc 	andi	fp,r21,255
8110dfdc:	30004a26 	beq	r6,zero,8110e108 <__divsf3+0x1b0>
8110dfe0:	00803fc4 	movi	r2,255
8110dfe4:	30804526 	beq	r6,r2,8110e0fc <__divsf3+0x1a4>
8110dfe8:	89402034 	orhi	r5,r17,128
8110dfec:	282290fa 	slli	r17,r5,3
8110dff0:	31bfe044 	addi	r6,r6,-127
8110dff4:	000b883a 	mov	r5,zero
8110dff8:	2c20b03a 	or	r16,r5,r16
8110dffc:	802090ba 	slli	r16,r16,2
8110e000:	00a04474 	movhi	r2,33041
8110e004:	10b80904 	addi	r2,r2,-8156
8110e008:	80a1883a 	add	r16,r16,r2
8110e00c:	81000017 	ldw	r4,0(r16)
8110e010:	9d46f03a 	xor	r3,r19,r21
8110e014:	180f883a 	mov	r7,r3
8110e018:	18803fcc 	andi	r2,r3,255
8110e01c:	a18dc83a 	sub	r6,r20,r6
8110e020:	2000683a 	jmp	r4
8110e024:	8110e208 	cmpgei	r4,r16,17288
8110e028:	8110e08c 	andi	r4,r16,17282
8110e02c:	8110e1fc 	xorhi	r4,r16,17287
8110e030:	8110e078 	rdprs	r4,r16,17281
8110e034:	8110e1fc 	xorhi	r4,r16,17287
8110e038:	8110e1d4 	ori	r4,r16,17287
8110e03c:	8110e1fc 	xorhi	r4,r16,17287
8110e040:	8110e078 	rdprs	r4,r16,17281
8110e044:	8110e08c 	andi	r4,r16,17282
8110e048:	8110e08c 	andi	r4,r16,17282
8110e04c:	8110e1d4 	ori	r4,r16,17287
8110e050:	8110e078 	rdprs	r4,r16,17281
8110e054:	8110e2e8 	cmpgeui	r4,r16,17291
8110e058:	8110e2e8 	cmpgeui	r4,r16,17291
8110e05c:	8110e2e8 	cmpgeui	r4,r16,17291
8110e060:	8110e29c 	xori	r4,r16,17290
8110e064:	9000581e 	bne	r18,zero,8110e1c8 <__divsf3+0x270>
8110e068:	04000204 	movi	r16,8
8110e06c:	05c00084 	movi	r23,2
8110e070:	003fd306 	br	8110dfc0 <__reset+0xfb0edfc0>
8110e074:	0023883a 	mov	r17,zero
8110e078:	e02d883a 	mov	r22,fp
8110e07c:	282f883a 	mov	r23,r5
8110e080:	00800084 	movi	r2,2
8110e084:	b8808f1e 	bne	r23,r2,8110e2c4 <__divsf3+0x36c>
8110e088:	b005883a 	mov	r2,r22
8110e08c:	11c0004c 	andi	r7,r2,1
8110e090:	013fffc4 	movi	r4,-1
8110e094:	000d883a 	mov	r6,zero
8110e098:	21003fcc 	andi	r4,r4,255
8110e09c:	200895fa 	slli	r4,r4,23
8110e0a0:	38803fcc 	andi	r2,r7,255
8110e0a4:	00c02034 	movhi	r3,128
8110e0a8:	100497fa 	slli	r2,r2,31
8110e0ac:	18ffffc4 	addi	r3,r3,-1
8110e0b0:	30c6703a 	and	r3,r6,r3
8110e0b4:	1906b03a 	or	r3,r3,r4
8110e0b8:	1884b03a 	or	r2,r3,r2
8110e0bc:	dfc00a17 	ldw	ra,40(sp)
8110e0c0:	df000917 	ldw	fp,36(sp)
8110e0c4:	ddc00817 	ldw	r23,32(sp)
8110e0c8:	dd800717 	ldw	r22,28(sp)
8110e0cc:	dd400617 	ldw	r21,24(sp)
8110e0d0:	dd000517 	ldw	r20,20(sp)
8110e0d4:	dcc00417 	ldw	r19,16(sp)
8110e0d8:	dc800317 	ldw	r18,12(sp)
8110e0dc:	dc400217 	ldw	r17,8(sp)
8110e0e0:	dc000117 	ldw	r16,4(sp)
8110e0e4:	dec00b04 	addi	sp,sp,44
8110e0e8:	f800283a 	ret
8110e0ec:	90002b1e 	bne	r18,zero,8110e19c <__divsf3+0x244>
8110e0f0:	04000104 	movi	r16,4
8110e0f4:	05c00044 	movi	r23,1
8110e0f8:	003fb106 	br	8110dfc0 <__reset+0xfb0edfc0>
8110e0fc:	8800251e 	bne	r17,zero,8110e194 <__divsf3+0x23c>
8110e100:	01400084 	movi	r5,2
8110e104:	00000206 	br	8110e110 <__divsf3+0x1b8>
8110e108:	88001a1e 	bne	r17,zero,8110e174 <__divsf3+0x21c>
8110e10c:	01400044 	movi	r5,1
8110e110:	8160b03a 	or	r16,r16,r5
8110e114:	802090ba 	slli	r16,r16,2
8110e118:	00e04474 	movhi	r3,33041
8110e11c:	18f84d04 	addi	r3,r3,-7884
8110e120:	80e1883a 	add	r16,r16,r3
8110e124:	80c00017 	ldw	r3,0(r16)
8110e128:	9d44f03a 	xor	r2,r19,r21
8110e12c:	a18dc83a 	sub	r6,r20,r6
8110e130:	1800683a 	jmp	r3
8110e134:	8110e08c 	andi	r4,r16,17282
8110e138:	8110e08c 	andi	r4,r16,17282
8110e13c:	8110e2d8 	cmpnei	r4,r16,17291
8110e140:	8110e074 	orhi	r4,r16,17281
8110e144:	8110e2d8 	cmpnei	r4,r16,17291
8110e148:	8110e1d4 	ori	r4,r16,17287
8110e14c:	8110e2d8 	cmpnei	r4,r16,17291
8110e150:	8110e074 	orhi	r4,r16,17281
8110e154:	8110e08c 	andi	r4,r16,17282
8110e158:	8110e08c 	andi	r4,r16,17282
8110e15c:	8110e1d4 	ori	r4,r16,17287
8110e160:	8110e074 	orhi	r4,r16,17281
8110e164:	8110e2e8 	cmpgeui	r4,r16,17291
8110e168:	8110e2e8 	cmpgeui	r4,r16,17291
8110e16c:	8110e2e8 	cmpgeui	r4,r16,17291
8110e170:	8110e300 	call	88110e30 <__reset+0x20f0e30>
8110e174:	8809883a 	mov	r4,r17
8110e178:	110f3780 	call	8110f378 <__clzsi2>
8110e17c:	10fffec4 	addi	r3,r2,-5
8110e180:	10801d84 	addi	r2,r2,118
8110e184:	88e2983a 	sll	r17,r17,r3
8110e188:	008dc83a 	sub	r6,zero,r2
8110e18c:	000b883a 	mov	r5,zero
8110e190:	003f9906 	br	8110dff8 <__reset+0xfb0edff8>
8110e194:	014000c4 	movi	r5,3
8110e198:	003f9706 	br	8110dff8 <__reset+0xfb0edff8>
8110e19c:	9009883a 	mov	r4,r18
8110e1a0:	d9400015 	stw	r5,0(sp)
8110e1a4:	110f3780 	call	8110f378 <__clzsi2>
8110e1a8:	10fffec4 	addi	r3,r2,-5
8110e1ac:	11801d84 	addi	r6,r2,118
8110e1b0:	90e4983a 	sll	r18,r18,r3
8110e1b4:	01a9c83a 	sub	r20,zero,r6
8110e1b8:	0021883a 	mov	r16,zero
8110e1bc:	002f883a 	mov	r23,zero
8110e1c0:	d9400017 	ldw	r5,0(sp)
8110e1c4:	003f7e06 	br	8110dfc0 <__reset+0xfb0edfc0>
8110e1c8:	04000304 	movi	r16,12
8110e1cc:	05c000c4 	movi	r23,3
8110e1d0:	003f7b06 	br	8110dfc0 <__reset+0xfb0edfc0>
8110e1d4:	01802034 	movhi	r6,128
8110e1d8:	000f883a 	mov	r7,zero
8110e1dc:	31bfffc4 	addi	r6,r6,-1
8110e1e0:	013fffc4 	movi	r4,-1
8110e1e4:	003fac06 	br	8110e098 <__reset+0xfb0ee098>
8110e1e8:	01400044 	movi	r5,1
8110e1ec:	2909c83a 	sub	r4,r5,r4
8110e1f0:	00c006c4 	movi	r3,27
8110e1f4:	19004b0e 	bge	r3,r4,8110e324 <__divsf3+0x3cc>
8110e1f8:	114e703a 	and	r7,r2,r5
8110e1fc:	0009883a 	mov	r4,zero
8110e200:	000d883a 	mov	r6,zero
8110e204:	003fa406 	br	8110e098 <__reset+0xfb0ee098>
8110e208:	9006917a 	slli	r3,r18,5
8110e20c:	8822917a 	slli	r17,r17,5
8110e210:	1c40372e 	bgeu	r3,r17,8110e2f0 <__divsf3+0x398>
8110e214:	31bfffc4 	addi	r6,r6,-1
8110e218:	010006c4 	movi	r4,27
8110e21c:	000b883a 	mov	r5,zero
8110e220:	180f883a 	mov	r7,r3
8110e224:	294b883a 	add	r5,r5,r5
8110e228:	18c7883a 	add	r3,r3,r3
8110e22c:	38000116 	blt	r7,zero,8110e234 <__divsf3+0x2dc>
8110e230:	1c400236 	bltu	r3,r17,8110e23c <__divsf3+0x2e4>
8110e234:	1c47c83a 	sub	r3,r3,r17
8110e238:	29400054 	ori	r5,r5,1
8110e23c:	213fffc4 	addi	r4,r4,-1
8110e240:	203ff71e 	bne	r4,zero,8110e220 <__reset+0xfb0ee220>
8110e244:	1806c03a 	cmpne	r3,r3,zero
8110e248:	1962b03a 	or	r17,r3,r5
8110e24c:	31001fc4 	addi	r4,r6,127
8110e250:	013fe50e 	bge	zero,r4,8110e1e8 <__reset+0xfb0ee1e8>
8110e254:	88c001cc 	andi	r3,r17,7
8110e258:	18000426 	beq	r3,zero,8110e26c <__divsf3+0x314>
8110e25c:	88c003cc 	andi	r3,r17,15
8110e260:	01400104 	movi	r5,4
8110e264:	19400126 	beq	r3,r5,8110e26c <__divsf3+0x314>
8110e268:	8963883a 	add	r17,r17,r5
8110e26c:	88c2002c 	andhi	r3,r17,2048
8110e270:	18000426 	beq	r3,zero,8110e284 <__divsf3+0x32c>
8110e274:	00fe0034 	movhi	r3,63488
8110e278:	18ffffc4 	addi	r3,r3,-1
8110e27c:	31002004 	addi	r4,r6,128
8110e280:	88e2703a 	and	r17,r17,r3
8110e284:	00c03f84 	movi	r3,254
8110e288:	193f8016 	blt	r3,r4,8110e08c <__reset+0xfb0ee08c>
8110e28c:	880c91ba 	slli	r6,r17,6
8110e290:	11c0004c 	andi	r7,r2,1
8110e294:	300cd27a 	srli	r6,r6,9
8110e298:	003f7f06 	br	8110e098 <__reset+0xfb0ee098>
8110e29c:	9080102c 	andhi	r2,r18,64
8110e2a0:	10000226 	beq	r2,zero,8110e2ac <__divsf3+0x354>
8110e2a4:	8880102c 	andhi	r2,r17,64
8110e2a8:	10001826 	beq	r2,zero,8110e30c <__divsf3+0x3b4>
8110e2ac:	00802034 	movhi	r2,128
8110e2b0:	91801034 	orhi	r6,r18,64
8110e2b4:	10bfffc4 	addi	r2,r2,-1
8110e2b8:	980f883a 	mov	r7,r19
8110e2bc:	308c703a 	and	r6,r6,r2
8110e2c0:	003fc706 	br	8110e1e0 <__reset+0xfb0ee1e0>
8110e2c4:	008000c4 	movi	r2,3
8110e2c8:	b8802d26 	beq	r23,r2,8110e380 <__divsf3+0x428>
8110e2cc:	00c00044 	movi	r3,1
8110e2d0:	b005883a 	mov	r2,r22
8110e2d4:	b8ffdd1e 	bne	r23,r3,8110e24c <__reset+0xfb0ee24c>
8110e2d8:	11c0004c 	andi	r7,r2,1
8110e2dc:	0009883a 	mov	r4,zero
8110e2e0:	000d883a 	mov	r6,zero
8110e2e4:	003f6c06 	br	8110e098 <__reset+0xfb0ee098>
8110e2e8:	9023883a 	mov	r17,r18
8110e2ec:	003f6406 	br	8110e080 <__reset+0xfb0ee080>
8110e2f0:	1c47c83a 	sub	r3,r3,r17
8110e2f4:	01000684 	movi	r4,26
8110e2f8:	01400044 	movi	r5,1
8110e2fc:	003fc806 	br	8110e220 <__reset+0xfb0ee220>
8110e300:	9080102c 	andhi	r2,r18,64
8110e304:	103fe926 	beq	r2,zero,8110e2ac <__reset+0xfb0ee2ac>
8110e308:	0023883a 	mov	r17,zero
8110e30c:	00802034 	movhi	r2,128
8110e310:	89801034 	orhi	r6,r17,64
8110e314:	10bfffc4 	addi	r2,r2,-1
8110e318:	a80f883a 	mov	r7,r21
8110e31c:	308c703a 	and	r6,r6,r2
8110e320:	003faf06 	br	8110e1e0 <__reset+0xfb0ee1e0>
8110e324:	01c00804 	movi	r7,32
8110e328:	390fc83a 	sub	r7,r7,r4
8110e32c:	89ce983a 	sll	r7,r17,r7
8110e330:	890ad83a 	srl	r5,r17,r4
8110e334:	380ec03a 	cmpne	r7,r7,zero
8110e338:	29cab03a 	or	r5,r5,r7
8110e33c:	28c001cc 	andi	r3,r5,7
8110e340:	18000426 	beq	r3,zero,8110e354 <__divsf3+0x3fc>
8110e344:	28c003cc 	andi	r3,r5,15
8110e348:	01000104 	movi	r4,4
8110e34c:	19000126 	beq	r3,r4,8110e354 <__divsf3+0x3fc>
8110e350:	290b883a 	add	r5,r5,r4
8110e354:	28c1002c 	andhi	r3,r5,1024
8110e358:	18000426 	beq	r3,zero,8110e36c <__divsf3+0x414>
8110e35c:	11c0004c 	andi	r7,r2,1
8110e360:	01000044 	movi	r4,1
8110e364:	000d883a 	mov	r6,zero
8110e368:	003f4b06 	br	8110e098 <__reset+0xfb0ee098>
8110e36c:	280a91ba 	slli	r5,r5,6
8110e370:	11c0004c 	andi	r7,r2,1
8110e374:	0009883a 	mov	r4,zero
8110e378:	280cd27a 	srli	r6,r5,9
8110e37c:	003f4606 	br	8110e098 <__reset+0xfb0ee098>
8110e380:	00802034 	movhi	r2,128
8110e384:	89801034 	orhi	r6,r17,64
8110e388:	10bfffc4 	addi	r2,r2,-1
8110e38c:	b00f883a 	mov	r7,r22
8110e390:	308c703a 	and	r6,r6,r2
8110e394:	003f9206 	br	8110e1e0 <__reset+0xfb0ee1e0>

8110e398 <__mulsf3>:
8110e398:	defff504 	addi	sp,sp,-44
8110e39c:	dc000115 	stw	r16,4(sp)
8110e3a0:	2020d5fa 	srli	r16,r4,23
8110e3a4:	dd400615 	stw	r21,24(sp)
8110e3a8:	202ad7fa 	srli	r21,r4,31
8110e3ac:	dc800315 	stw	r18,12(sp)
8110e3b0:	04802034 	movhi	r18,128
8110e3b4:	df000915 	stw	fp,36(sp)
8110e3b8:	dd000515 	stw	r20,20(sp)
8110e3bc:	94bfffc4 	addi	r18,r18,-1
8110e3c0:	dfc00a15 	stw	ra,40(sp)
8110e3c4:	ddc00815 	stw	r23,32(sp)
8110e3c8:	dd800715 	stw	r22,28(sp)
8110e3cc:	dcc00415 	stw	r19,16(sp)
8110e3d0:	dc400215 	stw	r17,8(sp)
8110e3d4:	84003fcc 	andi	r16,r16,255
8110e3d8:	9124703a 	and	r18,r18,r4
8110e3dc:	a829883a 	mov	r20,r21
8110e3e0:	af003fcc 	andi	fp,r21,255
8110e3e4:	80005426 	beq	r16,zero,8110e538 <__mulsf3+0x1a0>
8110e3e8:	00803fc4 	movi	r2,255
8110e3ec:	80802f26 	beq	r16,r2,8110e4ac <__mulsf3+0x114>
8110e3f0:	91002034 	orhi	r4,r18,128
8110e3f4:	202490fa 	slli	r18,r4,3
8110e3f8:	843fe044 	addi	r16,r16,-127
8110e3fc:	0023883a 	mov	r17,zero
8110e400:	002f883a 	mov	r23,zero
8110e404:	2804d5fa 	srli	r2,r5,23
8110e408:	282cd7fa 	srli	r22,r5,31
8110e40c:	01002034 	movhi	r4,128
8110e410:	213fffc4 	addi	r4,r4,-1
8110e414:	10803fcc 	andi	r2,r2,255
8110e418:	2166703a 	and	r19,r4,r5
8110e41c:	b1803fcc 	andi	r6,r22,255
8110e420:	10004c26 	beq	r2,zero,8110e554 <__mulsf3+0x1bc>
8110e424:	00c03fc4 	movi	r3,255
8110e428:	10c04726 	beq	r2,r3,8110e548 <__mulsf3+0x1b0>
8110e42c:	99002034 	orhi	r4,r19,128
8110e430:	202690fa 	slli	r19,r4,3
8110e434:	10bfe044 	addi	r2,r2,-127
8110e438:	0007883a 	mov	r3,zero
8110e43c:	80a1883a 	add	r16,r16,r2
8110e440:	010003c4 	movi	r4,15
8110e444:	1c44b03a 	or	r2,r3,r17
8110e448:	b56af03a 	xor	r21,r22,r21
8110e44c:	81c00044 	addi	r7,r16,1
8110e450:	20806b36 	bltu	r4,r2,8110e600 <__mulsf3+0x268>
8110e454:	100490ba 	slli	r2,r2,2
8110e458:	01204474 	movhi	r4,33041
8110e45c:	21391b04 	addi	r4,r4,-7060
8110e460:	1105883a 	add	r2,r2,r4
8110e464:	10800017 	ldw	r2,0(r2)
8110e468:	1000683a 	jmp	r2
8110e46c:	8110e600 	call	88110e60 <__reset+0x20f0e60>
8110e470:	8110e4c0 	call	88110e4c <__reset+0x20f0e4c>
8110e474:	8110e4c0 	call	88110e4c <__reset+0x20f0e4c>
8110e478:	8110e4bc 	xorhi	r4,r16,17298
8110e47c:	8110e5e4 	muli	r4,r16,17303
8110e480:	8110e5e4 	muli	r4,r16,17303
8110e484:	8110e5d0 	cmplti	r4,r16,17303
8110e488:	8110e4bc 	xorhi	r4,r16,17298
8110e48c:	8110e5e4 	muli	r4,r16,17303
8110e490:	8110e5d0 	cmplti	r4,r16,17303
8110e494:	8110e5e4 	muli	r4,r16,17303
8110e498:	8110e4bc 	xorhi	r4,r16,17298
8110e49c:	8110e5f0 	cmpltui	r4,r16,17303
8110e4a0:	8110e5f0 	cmpltui	r4,r16,17303
8110e4a4:	8110e5f0 	cmpltui	r4,r16,17303
8110e4a8:	8110e6cc 	andi	r4,r16,17307
8110e4ac:	90003b1e 	bne	r18,zero,8110e59c <__mulsf3+0x204>
8110e4b0:	04400204 	movi	r17,8
8110e4b4:	05c00084 	movi	r23,2
8110e4b8:	003fd206 	br	8110e404 <__reset+0xfb0ee404>
8110e4bc:	302b883a 	mov	r21,r6
8110e4c0:	00800084 	movi	r2,2
8110e4c4:	18802626 	beq	r3,r2,8110e560 <__mulsf3+0x1c8>
8110e4c8:	008000c4 	movi	r2,3
8110e4cc:	1880ab26 	beq	r3,r2,8110e77c <__mulsf3+0x3e4>
8110e4d0:	00800044 	movi	r2,1
8110e4d4:	1880a21e 	bne	r3,r2,8110e760 <__mulsf3+0x3c8>
8110e4d8:	a829883a 	mov	r20,r21
8110e4dc:	0007883a 	mov	r3,zero
8110e4e0:	0009883a 	mov	r4,zero
8110e4e4:	18803fcc 	andi	r2,r3,255
8110e4e8:	100695fa 	slli	r3,r2,23
8110e4ec:	a0803fcc 	andi	r2,r20,255
8110e4f0:	100a97fa 	slli	r5,r2,31
8110e4f4:	00802034 	movhi	r2,128
8110e4f8:	10bfffc4 	addi	r2,r2,-1
8110e4fc:	2084703a 	and	r2,r4,r2
8110e500:	10c4b03a 	or	r2,r2,r3
8110e504:	1144b03a 	or	r2,r2,r5
8110e508:	dfc00a17 	ldw	ra,40(sp)
8110e50c:	df000917 	ldw	fp,36(sp)
8110e510:	ddc00817 	ldw	r23,32(sp)
8110e514:	dd800717 	ldw	r22,28(sp)
8110e518:	dd400617 	ldw	r21,24(sp)
8110e51c:	dd000517 	ldw	r20,20(sp)
8110e520:	dcc00417 	ldw	r19,16(sp)
8110e524:	dc800317 	ldw	r18,12(sp)
8110e528:	dc400217 	ldw	r17,8(sp)
8110e52c:	dc000117 	ldw	r16,4(sp)
8110e530:	dec00b04 	addi	sp,sp,44
8110e534:	f800283a 	ret
8110e538:	90000d1e 	bne	r18,zero,8110e570 <__mulsf3+0x1d8>
8110e53c:	04400104 	movi	r17,4
8110e540:	05c00044 	movi	r23,1
8110e544:	003faf06 	br	8110e404 <__reset+0xfb0ee404>
8110e548:	9806c03a 	cmpne	r3,r19,zero
8110e54c:	18c00084 	addi	r3,r3,2
8110e550:	003fba06 	br	8110e43c <__reset+0xfb0ee43c>
8110e554:	9800141e 	bne	r19,zero,8110e5a8 <__mulsf3+0x210>
8110e558:	00c00044 	movi	r3,1
8110e55c:	003fb706 	br	8110e43c <__reset+0xfb0ee43c>
8110e560:	a829883a 	mov	r20,r21
8110e564:	00ffffc4 	movi	r3,-1
8110e568:	0009883a 	mov	r4,zero
8110e56c:	003fdd06 	br	8110e4e4 <__reset+0xfb0ee4e4>
8110e570:	9009883a 	mov	r4,r18
8110e574:	d9400015 	stw	r5,0(sp)
8110e578:	110f3780 	call	8110f378 <__clzsi2>
8110e57c:	10fffec4 	addi	r3,r2,-5
8110e580:	10801d84 	addi	r2,r2,118
8110e584:	90e4983a 	sll	r18,r18,r3
8110e588:	00a1c83a 	sub	r16,zero,r2
8110e58c:	0023883a 	mov	r17,zero
8110e590:	002f883a 	mov	r23,zero
8110e594:	d9400017 	ldw	r5,0(sp)
8110e598:	003f9a06 	br	8110e404 <__reset+0xfb0ee404>
8110e59c:	04400304 	movi	r17,12
8110e5a0:	05c000c4 	movi	r23,3
8110e5a4:	003f9706 	br	8110e404 <__reset+0xfb0ee404>
8110e5a8:	9809883a 	mov	r4,r19
8110e5ac:	d9800015 	stw	r6,0(sp)
8110e5b0:	110f3780 	call	8110f378 <__clzsi2>
8110e5b4:	10fffec4 	addi	r3,r2,-5
8110e5b8:	10801d84 	addi	r2,r2,118
8110e5bc:	98e6983a 	sll	r19,r19,r3
8110e5c0:	0085c83a 	sub	r2,zero,r2
8110e5c4:	0007883a 	mov	r3,zero
8110e5c8:	d9800017 	ldw	r6,0(sp)
8110e5cc:	003f9b06 	br	8110e43c <__reset+0xfb0ee43c>
8110e5d0:	01002034 	movhi	r4,128
8110e5d4:	0029883a 	mov	r20,zero
8110e5d8:	213fffc4 	addi	r4,r4,-1
8110e5dc:	00ffffc4 	movi	r3,-1
8110e5e0:	003fc006 	br	8110e4e4 <__reset+0xfb0ee4e4>
8110e5e4:	9027883a 	mov	r19,r18
8110e5e8:	b807883a 	mov	r3,r23
8110e5ec:	003fb406 	br	8110e4c0 <__reset+0xfb0ee4c0>
8110e5f0:	9027883a 	mov	r19,r18
8110e5f4:	e02b883a 	mov	r21,fp
8110e5f8:	b807883a 	mov	r3,r23
8110e5fc:	003fb006 	br	8110e4c0 <__reset+0xfb0ee4c0>
8110e600:	9004d43a 	srli	r2,r18,16
8110e604:	9810d43a 	srli	r8,r19,16
8110e608:	94bfffcc 	andi	r18,r18,65535
8110e60c:	993fffcc 	andi	r4,r19,65535
8110e610:	910d383a 	mul	r6,r18,r4
8110e614:	20a7383a 	mul	r19,r4,r2
8110e618:	9225383a 	mul	r18,r18,r8
8110e61c:	3006d43a 	srli	r3,r6,16
8110e620:	1211383a 	mul	r8,r2,r8
8110e624:	94e5883a 	add	r18,r18,r19
8110e628:	1c87883a 	add	r3,r3,r18
8110e62c:	1cc0022e 	bgeu	r3,r19,8110e638 <__mulsf3+0x2a0>
8110e630:	00800074 	movhi	r2,1
8110e634:	4091883a 	add	r8,r8,r2
8110e638:	1804943a 	slli	r2,r3,16
8110e63c:	31bfffcc 	andi	r6,r6,65535
8110e640:	1806d43a 	srli	r3,r3,16
8110e644:	1185883a 	add	r2,r2,r6
8110e648:	102691ba 	slli	r19,r2,6
8110e64c:	1a07883a 	add	r3,r3,r8
8110e650:	1004d6ba 	srli	r2,r2,26
8110e654:	180891ba 	slli	r4,r3,6
8110e658:	9826c03a 	cmpne	r19,r19,zero
8110e65c:	9884b03a 	or	r2,r19,r2
8110e660:	1126b03a 	or	r19,r2,r4
8110e664:	9882002c 	andhi	r2,r19,2048
8110e668:	10000426 	beq	r2,zero,8110e67c <__mulsf3+0x2e4>
8110e66c:	9804d07a 	srli	r2,r19,1
8110e670:	9900004c 	andi	r4,r19,1
8110e674:	3821883a 	mov	r16,r7
8110e678:	1126b03a 	or	r19,r2,r4
8110e67c:	80c01fc4 	addi	r3,r16,127
8110e680:	00c0210e 	bge	zero,r3,8110e708 <__mulsf3+0x370>
8110e684:	988001cc 	andi	r2,r19,7
8110e688:	10000426 	beq	r2,zero,8110e69c <__mulsf3+0x304>
8110e68c:	988003cc 	andi	r2,r19,15
8110e690:	01000104 	movi	r4,4
8110e694:	11000126 	beq	r2,r4,8110e69c <__mulsf3+0x304>
8110e698:	9927883a 	add	r19,r19,r4
8110e69c:	9882002c 	andhi	r2,r19,2048
8110e6a0:	10000426 	beq	r2,zero,8110e6b4 <__mulsf3+0x31c>
8110e6a4:	00be0034 	movhi	r2,63488
8110e6a8:	10bfffc4 	addi	r2,r2,-1
8110e6ac:	80c02004 	addi	r3,r16,128
8110e6b0:	98a6703a 	and	r19,r19,r2
8110e6b4:	00803f84 	movi	r2,254
8110e6b8:	10ffa916 	blt	r2,r3,8110e560 <__reset+0xfb0ee560>
8110e6bc:	980891ba 	slli	r4,r19,6
8110e6c0:	a829883a 	mov	r20,r21
8110e6c4:	2008d27a 	srli	r4,r4,9
8110e6c8:	003f8606 	br	8110e4e4 <__reset+0xfb0ee4e4>
8110e6cc:	9080102c 	andhi	r2,r18,64
8110e6d0:	10000826 	beq	r2,zero,8110e6f4 <__mulsf3+0x35c>
8110e6d4:	9880102c 	andhi	r2,r19,64
8110e6d8:	1000061e 	bne	r2,zero,8110e6f4 <__mulsf3+0x35c>
8110e6dc:	00802034 	movhi	r2,128
8110e6e0:	99001034 	orhi	r4,r19,64
8110e6e4:	10bfffc4 	addi	r2,r2,-1
8110e6e8:	b029883a 	mov	r20,r22
8110e6ec:	2088703a 	and	r4,r4,r2
8110e6f0:	003fba06 	br	8110e5dc <__reset+0xfb0ee5dc>
8110e6f4:	00802034 	movhi	r2,128
8110e6f8:	91001034 	orhi	r4,r18,64
8110e6fc:	10bfffc4 	addi	r2,r2,-1
8110e700:	2088703a 	and	r4,r4,r2
8110e704:	003fb506 	br	8110e5dc <__reset+0xfb0ee5dc>
8110e708:	00800044 	movi	r2,1
8110e70c:	10c7c83a 	sub	r3,r2,r3
8110e710:	008006c4 	movi	r2,27
8110e714:	10ff7016 	blt	r2,r3,8110e4d8 <__reset+0xfb0ee4d8>
8110e718:	00800804 	movi	r2,32
8110e71c:	10c5c83a 	sub	r2,r2,r3
8110e720:	9884983a 	sll	r2,r19,r2
8110e724:	98c6d83a 	srl	r3,r19,r3
8110e728:	1004c03a 	cmpne	r2,r2,zero
8110e72c:	1884b03a 	or	r2,r3,r2
8110e730:	10c001cc 	andi	r3,r2,7
8110e734:	18000426 	beq	r3,zero,8110e748 <__mulsf3+0x3b0>
8110e738:	10c003cc 	andi	r3,r2,15
8110e73c:	01000104 	movi	r4,4
8110e740:	19000126 	beq	r3,r4,8110e748 <__mulsf3+0x3b0>
8110e744:	1105883a 	add	r2,r2,r4
8110e748:	10c1002c 	andhi	r3,r2,1024
8110e74c:	18000626 	beq	r3,zero,8110e768 <__mulsf3+0x3d0>
8110e750:	a829883a 	mov	r20,r21
8110e754:	00c00044 	movi	r3,1
8110e758:	0009883a 	mov	r4,zero
8110e75c:	003f6106 	br	8110e4e4 <__reset+0xfb0ee4e4>
8110e760:	3821883a 	mov	r16,r7
8110e764:	003fc506 	br	8110e67c <__reset+0xfb0ee67c>
8110e768:	100491ba 	slli	r2,r2,6
8110e76c:	a829883a 	mov	r20,r21
8110e770:	0007883a 	mov	r3,zero
8110e774:	1008d27a 	srli	r4,r2,9
8110e778:	003f5a06 	br	8110e4e4 <__reset+0xfb0ee4e4>
8110e77c:	00802034 	movhi	r2,128
8110e780:	99001034 	orhi	r4,r19,64
8110e784:	10bfffc4 	addi	r2,r2,-1
8110e788:	a829883a 	mov	r20,r21
8110e78c:	2088703a 	and	r4,r4,r2
8110e790:	003f9206 	br	8110e5dc <__reset+0xfb0ee5dc>

8110e794 <__floatsisf>:
8110e794:	defffd04 	addi	sp,sp,-12
8110e798:	dfc00215 	stw	ra,8(sp)
8110e79c:	dc400115 	stw	r17,4(sp)
8110e7a0:	dc000015 	stw	r16,0(sp)
8110e7a4:	20003526 	beq	r4,zero,8110e87c <__floatsisf+0xe8>
8110e7a8:	2021883a 	mov	r16,r4
8110e7ac:	2022d7fa 	srli	r17,r4,31
8110e7b0:	20003616 	blt	r4,zero,8110e88c <__floatsisf+0xf8>
8110e7b4:	8009883a 	mov	r4,r16
8110e7b8:	110f3780 	call	8110f378 <__clzsi2>
8110e7bc:	00c02784 	movi	r3,158
8110e7c0:	1887c83a 	sub	r3,r3,r2
8110e7c4:	01002584 	movi	r4,150
8110e7c8:	20c01416 	blt	r4,r3,8110e81c <__floatsisf+0x88>
8110e7cc:	20c9c83a 	sub	r4,r4,r3
8110e7d0:	8120983a 	sll	r16,r16,r4
8110e7d4:	00802034 	movhi	r2,128
8110e7d8:	10bfffc4 	addi	r2,r2,-1
8110e7dc:	8809883a 	mov	r4,r17
8110e7e0:	80a0703a 	and	r16,r16,r2
8110e7e4:	18803fcc 	andi	r2,r3,255
8110e7e8:	100695fa 	slli	r3,r2,23
8110e7ec:	20803fcc 	andi	r2,r4,255
8110e7f0:	100897fa 	slli	r4,r2,31
8110e7f4:	00802034 	movhi	r2,128
8110e7f8:	10bfffc4 	addi	r2,r2,-1
8110e7fc:	8084703a 	and	r2,r16,r2
8110e800:	10c4b03a 	or	r2,r2,r3
8110e804:	1104b03a 	or	r2,r2,r4
8110e808:	dfc00217 	ldw	ra,8(sp)
8110e80c:	dc400117 	ldw	r17,4(sp)
8110e810:	dc000017 	ldw	r16,0(sp)
8110e814:	dec00304 	addi	sp,sp,12
8110e818:	f800283a 	ret
8110e81c:	01002644 	movi	r4,153
8110e820:	20c01c16 	blt	r4,r3,8110e894 <__floatsisf+0x100>
8110e824:	20c9c83a 	sub	r4,r4,r3
8110e828:	8120983a 	sll	r16,r16,r4
8110e82c:	013f0034 	movhi	r4,64512
8110e830:	213fffc4 	addi	r4,r4,-1
8110e834:	814001cc 	andi	r5,r16,7
8110e838:	8108703a 	and	r4,r16,r4
8110e83c:	28000426 	beq	r5,zero,8110e850 <__floatsisf+0xbc>
8110e840:	840003cc 	andi	r16,r16,15
8110e844:	01400104 	movi	r5,4
8110e848:	81400126 	beq	r16,r5,8110e850 <__floatsisf+0xbc>
8110e84c:	2149883a 	add	r4,r4,r5
8110e850:	2141002c 	andhi	r5,r4,1024
8110e854:	28000526 	beq	r5,zero,8110e86c <__floatsisf+0xd8>
8110e858:	00c027c4 	movi	r3,159
8110e85c:	1887c83a 	sub	r3,r3,r2
8110e860:	00bf0034 	movhi	r2,64512
8110e864:	10bfffc4 	addi	r2,r2,-1
8110e868:	2088703a 	and	r4,r4,r2
8110e86c:	202091ba 	slli	r16,r4,6
8110e870:	8809883a 	mov	r4,r17
8110e874:	8020d27a 	srli	r16,r16,9
8110e878:	003fda06 	br	8110e7e4 <__reset+0xfb0ee7e4>
8110e87c:	0009883a 	mov	r4,zero
8110e880:	0007883a 	mov	r3,zero
8110e884:	0021883a 	mov	r16,zero
8110e888:	003fd606 	br	8110e7e4 <__reset+0xfb0ee7e4>
8110e88c:	0121c83a 	sub	r16,zero,r4
8110e890:	003fc806 	br	8110e7b4 <__reset+0xfb0ee7b4>
8110e894:	01002e44 	movi	r4,185
8110e898:	20c9c83a 	sub	r4,r4,r3
8110e89c:	01400144 	movi	r5,5
8110e8a0:	8108983a 	sll	r4,r16,r4
8110e8a4:	288bc83a 	sub	r5,r5,r2
8110e8a8:	8160d83a 	srl	r16,r16,r5
8110e8ac:	2008c03a 	cmpne	r4,r4,zero
8110e8b0:	8120b03a 	or	r16,r16,r4
8110e8b4:	003fdd06 	br	8110e82c <__reset+0xfb0ee82c>

8110e8b8 <__floatunsisf>:
8110e8b8:	defffe04 	addi	sp,sp,-8
8110e8bc:	dfc00115 	stw	ra,4(sp)
8110e8c0:	dc000015 	stw	r16,0(sp)
8110e8c4:	20002c26 	beq	r4,zero,8110e978 <__floatunsisf+0xc0>
8110e8c8:	2021883a 	mov	r16,r4
8110e8cc:	110f3780 	call	8110f378 <__clzsi2>
8110e8d0:	00c02784 	movi	r3,158
8110e8d4:	1887c83a 	sub	r3,r3,r2
8110e8d8:	01002584 	movi	r4,150
8110e8dc:	20c00f16 	blt	r4,r3,8110e91c <__floatunsisf+0x64>
8110e8e0:	20c9c83a 	sub	r4,r4,r3
8110e8e4:	8108983a 	sll	r4,r16,r4
8110e8e8:	00802034 	movhi	r2,128
8110e8ec:	10bfffc4 	addi	r2,r2,-1
8110e8f0:	2088703a 	and	r4,r4,r2
8110e8f4:	18803fcc 	andi	r2,r3,255
8110e8f8:	100695fa 	slli	r3,r2,23
8110e8fc:	00802034 	movhi	r2,128
8110e900:	10bfffc4 	addi	r2,r2,-1
8110e904:	2084703a 	and	r2,r4,r2
8110e908:	10c4b03a 	or	r2,r2,r3
8110e90c:	dfc00117 	ldw	ra,4(sp)
8110e910:	dc000017 	ldw	r16,0(sp)
8110e914:	dec00204 	addi	sp,sp,8
8110e918:	f800283a 	ret
8110e91c:	01002644 	movi	r4,153
8110e920:	20c01816 	blt	r4,r3,8110e984 <__floatunsisf+0xcc>
8110e924:	20c9c83a 	sub	r4,r4,r3
8110e928:	8108983a 	sll	r4,r16,r4
8110e92c:	017f0034 	movhi	r5,64512
8110e930:	297fffc4 	addi	r5,r5,-1
8110e934:	218001cc 	andi	r6,r4,7
8110e938:	214a703a 	and	r5,r4,r5
8110e93c:	30000426 	beq	r6,zero,8110e950 <__floatunsisf+0x98>
8110e940:	210003cc 	andi	r4,r4,15
8110e944:	01800104 	movi	r6,4
8110e948:	21800126 	beq	r4,r6,8110e950 <__floatunsisf+0x98>
8110e94c:	298b883a 	add	r5,r5,r6
8110e950:	2901002c 	andhi	r4,r5,1024
8110e954:	20000526 	beq	r4,zero,8110e96c <__floatunsisf+0xb4>
8110e958:	00c027c4 	movi	r3,159
8110e95c:	1887c83a 	sub	r3,r3,r2
8110e960:	00bf0034 	movhi	r2,64512
8110e964:	10bfffc4 	addi	r2,r2,-1
8110e968:	288a703a 	and	r5,r5,r2
8110e96c:	280891ba 	slli	r4,r5,6
8110e970:	2008d27a 	srli	r4,r4,9
8110e974:	003fdf06 	br	8110e8f4 <__reset+0xfb0ee8f4>
8110e978:	0007883a 	mov	r3,zero
8110e97c:	0009883a 	mov	r4,zero
8110e980:	003fdc06 	br	8110e8f4 <__reset+0xfb0ee8f4>
8110e984:	01402e44 	movi	r5,185
8110e988:	28cbc83a 	sub	r5,r5,r3
8110e98c:	01000144 	movi	r4,5
8110e990:	2089c83a 	sub	r4,r4,r2
8110e994:	814a983a 	sll	r5,r16,r5
8110e998:	8108d83a 	srl	r4,r16,r4
8110e99c:	2820c03a 	cmpne	r16,r5,zero
8110e9a0:	2408b03a 	or	r4,r4,r16
8110e9a4:	003fe106 	br	8110e92c <__reset+0xfb0ee92c>

8110e9a8 <__muldf3>:
8110e9a8:	defff304 	addi	sp,sp,-52
8110e9ac:	2804d53a 	srli	r2,r5,20
8110e9b0:	dd800915 	stw	r22,36(sp)
8110e9b4:	282cd7fa 	srli	r22,r5,31
8110e9b8:	dc000315 	stw	r16,12(sp)
8110e9bc:	04000434 	movhi	r16,16
8110e9c0:	dd400815 	stw	r21,32(sp)
8110e9c4:	dc800515 	stw	r18,20(sp)
8110e9c8:	843fffc4 	addi	r16,r16,-1
8110e9cc:	dfc00c15 	stw	ra,48(sp)
8110e9d0:	df000b15 	stw	fp,44(sp)
8110e9d4:	ddc00a15 	stw	r23,40(sp)
8110e9d8:	dd000715 	stw	r20,28(sp)
8110e9dc:	dcc00615 	stw	r19,24(sp)
8110e9e0:	dc400415 	stw	r17,16(sp)
8110e9e4:	1481ffcc 	andi	r18,r2,2047
8110e9e8:	2c20703a 	and	r16,r5,r16
8110e9ec:	b02b883a 	mov	r21,r22
8110e9f0:	b2403fcc 	andi	r9,r22,255
8110e9f4:	90006026 	beq	r18,zero,8110eb78 <__muldf3+0x1d0>
8110e9f8:	0081ffc4 	movi	r2,2047
8110e9fc:	2029883a 	mov	r20,r4
8110ea00:	90803626 	beq	r18,r2,8110eadc <__muldf3+0x134>
8110ea04:	80800434 	orhi	r2,r16,16
8110ea08:	100490fa 	slli	r2,r2,3
8110ea0c:	2020d77a 	srli	r16,r4,29
8110ea10:	202890fa 	slli	r20,r4,3
8110ea14:	94bf0044 	addi	r18,r18,-1023
8110ea18:	80a0b03a 	or	r16,r16,r2
8110ea1c:	0027883a 	mov	r19,zero
8110ea20:	0039883a 	mov	fp,zero
8110ea24:	3804d53a 	srli	r2,r7,20
8110ea28:	382ed7fa 	srli	r23,r7,31
8110ea2c:	04400434 	movhi	r17,16
8110ea30:	8c7fffc4 	addi	r17,r17,-1
8110ea34:	1081ffcc 	andi	r2,r2,2047
8110ea38:	3011883a 	mov	r8,r6
8110ea3c:	3c62703a 	and	r17,r7,r17
8110ea40:	ba803fcc 	andi	r10,r23,255
8110ea44:	10006d26 	beq	r2,zero,8110ebfc <__muldf3+0x254>
8110ea48:	00c1ffc4 	movi	r3,2047
8110ea4c:	10c06526 	beq	r2,r3,8110ebe4 <__muldf3+0x23c>
8110ea50:	88c00434 	orhi	r3,r17,16
8110ea54:	180690fa 	slli	r3,r3,3
8110ea58:	3022d77a 	srli	r17,r6,29
8110ea5c:	301090fa 	slli	r8,r6,3
8110ea60:	10bf0044 	addi	r2,r2,-1023
8110ea64:	88e2b03a 	or	r17,r17,r3
8110ea68:	000b883a 	mov	r5,zero
8110ea6c:	9085883a 	add	r2,r18,r2
8110ea70:	2cc8b03a 	or	r4,r5,r19
8110ea74:	00c003c4 	movi	r3,15
8110ea78:	bdacf03a 	xor	r22,r23,r22
8110ea7c:	12c00044 	addi	r11,r2,1
8110ea80:	19009936 	bltu	r3,r4,8110ece8 <__muldf3+0x340>
8110ea84:	200890ba 	slli	r4,r4,2
8110ea88:	00e04474 	movhi	r3,33041
8110ea8c:	18faa704 	addi	r3,r3,-5476
8110ea90:	20c9883a 	add	r4,r4,r3
8110ea94:	20c00017 	ldw	r3,0(r4)
8110ea98:	1800683a 	jmp	r3
8110ea9c:	8110ece8 	cmpgeui	r4,r16,17331
8110eaa0:	8110eafc 	xorhi	r4,r16,17323
8110eaa4:	8110eafc 	xorhi	r4,r16,17323
8110eaa8:	8110eaf8 	rdprs	r4,r16,17323
8110eaac:	8110ecc4 	addi	r4,r16,17331
8110eab0:	8110ecc4 	addi	r4,r16,17331
8110eab4:	8110ecac 	andhi	r4,r16,17330
8110eab8:	8110eaf8 	rdprs	r4,r16,17323
8110eabc:	8110ecc4 	addi	r4,r16,17331
8110eac0:	8110ecac 	andhi	r4,r16,17330
8110eac4:	8110ecc4 	addi	r4,r16,17331
8110eac8:	8110eaf8 	rdprs	r4,r16,17323
8110eacc:	8110ecd4 	ori	r4,r16,17331
8110ead0:	8110ecd4 	ori	r4,r16,17331
8110ead4:	8110ecd4 	ori	r4,r16,17331
8110ead8:	8110eef0 	cmpltui	r4,r16,17339
8110eadc:	2404b03a 	or	r2,r4,r16
8110eae0:	10006f1e 	bne	r2,zero,8110eca0 <__muldf3+0x2f8>
8110eae4:	04c00204 	movi	r19,8
8110eae8:	0021883a 	mov	r16,zero
8110eaec:	0029883a 	mov	r20,zero
8110eaf0:	07000084 	movi	fp,2
8110eaf4:	003fcb06 	br	8110ea24 <__reset+0xfb0eea24>
8110eaf8:	502d883a 	mov	r22,r10
8110eafc:	00800084 	movi	r2,2
8110eb00:	28805726 	beq	r5,r2,8110ec60 <__muldf3+0x2b8>
8110eb04:	008000c4 	movi	r2,3
8110eb08:	28816626 	beq	r5,r2,8110f0a4 <__muldf3+0x6fc>
8110eb0c:	00800044 	movi	r2,1
8110eb10:	2881411e 	bne	r5,r2,8110f018 <__muldf3+0x670>
8110eb14:	b02b883a 	mov	r21,r22
8110eb18:	0005883a 	mov	r2,zero
8110eb1c:	000b883a 	mov	r5,zero
8110eb20:	0029883a 	mov	r20,zero
8110eb24:	1004953a 	slli	r2,r2,20
8110eb28:	a8c03fcc 	andi	r3,r21,255
8110eb2c:	04400434 	movhi	r17,16
8110eb30:	8c7fffc4 	addi	r17,r17,-1
8110eb34:	180697fa 	slli	r3,r3,31
8110eb38:	2c4a703a 	and	r5,r5,r17
8110eb3c:	288ab03a 	or	r5,r5,r2
8110eb40:	28c6b03a 	or	r3,r5,r3
8110eb44:	a005883a 	mov	r2,r20
8110eb48:	dfc00c17 	ldw	ra,48(sp)
8110eb4c:	df000b17 	ldw	fp,44(sp)
8110eb50:	ddc00a17 	ldw	r23,40(sp)
8110eb54:	dd800917 	ldw	r22,36(sp)
8110eb58:	dd400817 	ldw	r21,32(sp)
8110eb5c:	dd000717 	ldw	r20,28(sp)
8110eb60:	dcc00617 	ldw	r19,24(sp)
8110eb64:	dc800517 	ldw	r18,20(sp)
8110eb68:	dc400417 	ldw	r17,16(sp)
8110eb6c:	dc000317 	ldw	r16,12(sp)
8110eb70:	dec00d04 	addi	sp,sp,52
8110eb74:	f800283a 	ret
8110eb78:	2404b03a 	or	r2,r4,r16
8110eb7c:	2027883a 	mov	r19,r4
8110eb80:	10004226 	beq	r2,zero,8110ec8c <__muldf3+0x2e4>
8110eb84:	8000fc26 	beq	r16,zero,8110ef78 <__muldf3+0x5d0>
8110eb88:	8009883a 	mov	r4,r16
8110eb8c:	d9800215 	stw	r6,8(sp)
8110eb90:	d9c00015 	stw	r7,0(sp)
8110eb94:	da400115 	stw	r9,4(sp)
8110eb98:	110f3780 	call	8110f378 <__clzsi2>
8110eb9c:	d9800217 	ldw	r6,8(sp)
8110eba0:	d9c00017 	ldw	r7,0(sp)
8110eba4:	da400117 	ldw	r9,4(sp)
8110eba8:	113ffd44 	addi	r4,r2,-11
8110ebac:	00c00704 	movi	r3,28
8110ebb0:	1900ed16 	blt	r3,r4,8110ef68 <__muldf3+0x5c0>
8110ebb4:	00c00744 	movi	r3,29
8110ebb8:	147ffe04 	addi	r17,r2,-8
8110ebbc:	1907c83a 	sub	r3,r3,r4
8110ebc0:	8460983a 	sll	r16,r16,r17
8110ebc4:	98c6d83a 	srl	r3,r19,r3
8110ebc8:	9c68983a 	sll	r20,r19,r17
8110ebcc:	1c20b03a 	or	r16,r3,r16
8110ebd0:	1080fcc4 	addi	r2,r2,1011
8110ebd4:	00a5c83a 	sub	r18,zero,r2
8110ebd8:	0027883a 	mov	r19,zero
8110ebdc:	0039883a 	mov	fp,zero
8110ebe0:	003f9006 	br	8110ea24 <__reset+0xfb0eea24>
8110ebe4:	3446b03a 	or	r3,r6,r17
8110ebe8:	1800261e 	bne	r3,zero,8110ec84 <__muldf3+0x2dc>
8110ebec:	0023883a 	mov	r17,zero
8110ebf0:	0011883a 	mov	r8,zero
8110ebf4:	01400084 	movi	r5,2
8110ebf8:	003f9c06 	br	8110ea6c <__reset+0xfb0eea6c>
8110ebfc:	3446b03a 	or	r3,r6,r17
8110ec00:	18001c26 	beq	r3,zero,8110ec74 <__muldf3+0x2cc>
8110ec04:	8800ce26 	beq	r17,zero,8110ef40 <__muldf3+0x598>
8110ec08:	8809883a 	mov	r4,r17
8110ec0c:	d9800215 	stw	r6,8(sp)
8110ec10:	da400115 	stw	r9,4(sp)
8110ec14:	da800015 	stw	r10,0(sp)
8110ec18:	110f3780 	call	8110f378 <__clzsi2>
8110ec1c:	d9800217 	ldw	r6,8(sp)
8110ec20:	da400117 	ldw	r9,4(sp)
8110ec24:	da800017 	ldw	r10,0(sp)
8110ec28:	113ffd44 	addi	r4,r2,-11
8110ec2c:	00c00704 	movi	r3,28
8110ec30:	1900bf16 	blt	r3,r4,8110ef30 <__muldf3+0x588>
8110ec34:	00c00744 	movi	r3,29
8110ec38:	123ffe04 	addi	r8,r2,-8
8110ec3c:	1907c83a 	sub	r3,r3,r4
8110ec40:	8a22983a 	sll	r17,r17,r8
8110ec44:	30c6d83a 	srl	r3,r6,r3
8110ec48:	3210983a 	sll	r8,r6,r8
8110ec4c:	1c62b03a 	or	r17,r3,r17
8110ec50:	1080fcc4 	addi	r2,r2,1011
8110ec54:	0085c83a 	sub	r2,zero,r2
8110ec58:	000b883a 	mov	r5,zero
8110ec5c:	003f8306 	br	8110ea6c <__reset+0xfb0eea6c>
8110ec60:	b02b883a 	mov	r21,r22
8110ec64:	0081ffc4 	movi	r2,2047
8110ec68:	000b883a 	mov	r5,zero
8110ec6c:	0029883a 	mov	r20,zero
8110ec70:	003fac06 	br	8110eb24 <__reset+0xfb0eeb24>
8110ec74:	0023883a 	mov	r17,zero
8110ec78:	0011883a 	mov	r8,zero
8110ec7c:	01400044 	movi	r5,1
8110ec80:	003f7a06 	br	8110ea6c <__reset+0xfb0eea6c>
8110ec84:	014000c4 	movi	r5,3
8110ec88:	003f7806 	br	8110ea6c <__reset+0xfb0eea6c>
8110ec8c:	04c00104 	movi	r19,4
8110ec90:	0021883a 	mov	r16,zero
8110ec94:	0029883a 	mov	r20,zero
8110ec98:	07000044 	movi	fp,1
8110ec9c:	003f6106 	br	8110ea24 <__reset+0xfb0eea24>
8110eca0:	04c00304 	movi	r19,12
8110eca4:	070000c4 	movi	fp,3
8110eca8:	003f5e06 	br	8110ea24 <__reset+0xfb0eea24>
8110ecac:	01400434 	movhi	r5,16
8110ecb0:	002b883a 	mov	r21,zero
8110ecb4:	297fffc4 	addi	r5,r5,-1
8110ecb8:	053fffc4 	movi	r20,-1
8110ecbc:	0081ffc4 	movi	r2,2047
8110ecc0:	003f9806 	br	8110eb24 <__reset+0xfb0eeb24>
8110ecc4:	8023883a 	mov	r17,r16
8110ecc8:	a011883a 	mov	r8,r20
8110eccc:	e00b883a 	mov	r5,fp
8110ecd0:	003f8a06 	br	8110eafc <__reset+0xfb0eeafc>
8110ecd4:	8023883a 	mov	r17,r16
8110ecd8:	a011883a 	mov	r8,r20
8110ecdc:	482d883a 	mov	r22,r9
8110ece0:	e00b883a 	mov	r5,fp
8110ece4:	003f8506 	br	8110eafc <__reset+0xfb0eeafc>
8110ece8:	a00ad43a 	srli	r5,r20,16
8110ecec:	401ad43a 	srli	r13,r8,16
8110ecf0:	a53fffcc 	andi	r20,r20,65535
8110ecf4:	423fffcc 	andi	r8,r8,65535
8110ecf8:	4519383a 	mul	r12,r8,r20
8110ecfc:	4147383a 	mul	r3,r8,r5
8110ed00:	6d09383a 	mul	r4,r13,r20
8110ed04:	600cd43a 	srli	r6,r12,16
8110ed08:	2b5d383a 	mul	r14,r5,r13
8110ed0c:	20c9883a 	add	r4,r4,r3
8110ed10:	310d883a 	add	r6,r6,r4
8110ed14:	30c0022e 	bgeu	r6,r3,8110ed20 <__muldf3+0x378>
8110ed18:	00c00074 	movhi	r3,1
8110ed1c:	70dd883a 	add	r14,r14,r3
8110ed20:	8826d43a 	srli	r19,r17,16
8110ed24:	8bffffcc 	andi	r15,r17,65535
8110ed28:	7d23383a 	mul	r17,r15,r20
8110ed2c:	7949383a 	mul	r4,r15,r5
8110ed30:	9d29383a 	mul	r20,r19,r20
8110ed34:	8814d43a 	srli	r10,r17,16
8110ed38:	3012943a 	slli	r9,r6,16
8110ed3c:	a129883a 	add	r20,r20,r4
8110ed40:	633fffcc 	andi	r12,r12,65535
8110ed44:	5515883a 	add	r10,r10,r20
8110ed48:	3006d43a 	srli	r3,r6,16
8110ed4c:	4b13883a 	add	r9,r9,r12
8110ed50:	2ccb383a 	mul	r5,r5,r19
8110ed54:	5100022e 	bgeu	r10,r4,8110ed60 <__muldf3+0x3b8>
8110ed58:	01000074 	movhi	r4,1
8110ed5c:	290b883a 	add	r5,r5,r4
8110ed60:	802ad43a 	srli	r21,r16,16
8110ed64:	843fffcc 	andi	r16,r16,65535
8110ed68:	440d383a 	mul	r6,r8,r16
8110ed6c:	4565383a 	mul	r18,r8,r21
8110ed70:	8349383a 	mul	r4,r16,r13
8110ed74:	500e943a 	slli	r7,r10,16
8110ed78:	3010d43a 	srli	r8,r6,16
8110ed7c:	5028d43a 	srli	r20,r10,16
8110ed80:	2489883a 	add	r4,r4,r18
8110ed84:	8abfffcc 	andi	r10,r17,65535
8110ed88:	3a95883a 	add	r10,r7,r10
8110ed8c:	4119883a 	add	r12,r8,r4
8110ed90:	a169883a 	add	r20,r20,r5
8110ed94:	1a87883a 	add	r3,r3,r10
8110ed98:	6d5b383a 	mul	r13,r13,r21
8110ed9c:	6480022e 	bgeu	r12,r18,8110eda8 <__muldf3+0x400>
8110eda0:	01000074 	movhi	r4,1
8110eda4:	691b883a 	add	r13,r13,r4
8110eda8:	7c25383a 	mul	r18,r15,r16
8110edac:	7d4b383a 	mul	r5,r15,r21
8110edb0:	84cf383a 	mul	r7,r16,r19
8110edb4:	901ed43a 	srli	r15,r18,16
8110edb8:	6008d43a 	srli	r4,r12,16
8110edbc:	6010943a 	slli	r8,r12,16
8110edc0:	394f883a 	add	r7,r7,r5
8110edc4:	333fffcc 	andi	r12,r6,65535
8110edc8:	79df883a 	add	r15,r15,r7
8110edcc:	235b883a 	add	r13,r4,r13
8110edd0:	9d63383a 	mul	r17,r19,r21
8110edd4:	4309883a 	add	r4,r8,r12
8110edd8:	7940022e 	bgeu	r15,r5,8110ede4 <__muldf3+0x43c>
8110eddc:	01400074 	movhi	r5,1
8110ede0:	8963883a 	add	r17,r17,r5
8110ede4:	780a943a 	slli	r5,r15,16
8110ede8:	91bfffcc 	andi	r6,r18,65535
8110edec:	70c7883a 	add	r3,r14,r3
8110edf0:	298d883a 	add	r6,r5,r6
8110edf4:	1a8f803a 	cmpltu	r7,r3,r10
8110edf8:	350b883a 	add	r5,r6,r20
8110edfc:	20c7883a 	add	r3,r4,r3
8110ee00:	3955883a 	add	r10,r7,r5
8110ee04:	1909803a 	cmpltu	r4,r3,r4
8110ee08:	6a91883a 	add	r8,r13,r10
8110ee0c:	780cd43a 	srli	r6,r15,16
8110ee10:	2219883a 	add	r12,r4,r8
8110ee14:	2d0b803a 	cmpltu	r5,r5,r20
8110ee18:	51cf803a 	cmpltu	r7,r10,r7
8110ee1c:	29ceb03a 	or	r7,r5,r7
8110ee20:	4351803a 	cmpltu	r8,r8,r13
8110ee24:	610b803a 	cmpltu	r5,r12,r4
8110ee28:	4148b03a 	or	r4,r8,r5
8110ee2c:	398f883a 	add	r7,r7,r6
8110ee30:	3909883a 	add	r4,r7,r4
8110ee34:	1810927a 	slli	r8,r3,9
8110ee38:	2449883a 	add	r4,r4,r17
8110ee3c:	2008927a 	slli	r4,r4,9
8110ee40:	6022d5fa 	srli	r17,r12,23
8110ee44:	1806d5fa 	srli	r3,r3,23
8110ee48:	4252b03a 	or	r9,r8,r9
8110ee4c:	600a927a 	slli	r5,r12,9
8110ee50:	4810c03a 	cmpne	r8,r9,zero
8110ee54:	2462b03a 	or	r17,r4,r17
8110ee58:	40c6b03a 	or	r3,r8,r3
8110ee5c:	8900402c 	andhi	r4,r17,256
8110ee60:	1950b03a 	or	r8,r3,r5
8110ee64:	20000726 	beq	r4,zero,8110ee84 <__muldf3+0x4dc>
8110ee68:	4006d07a 	srli	r3,r8,1
8110ee6c:	880497fa 	slli	r2,r17,31
8110ee70:	4200004c 	andi	r8,r8,1
8110ee74:	8822d07a 	srli	r17,r17,1
8110ee78:	1a10b03a 	or	r8,r3,r8
8110ee7c:	1210b03a 	or	r8,r2,r8
8110ee80:	5805883a 	mov	r2,r11
8110ee84:	1140ffc4 	addi	r5,r2,1023
8110ee88:	0140440e 	bge	zero,r5,8110ef9c <__muldf3+0x5f4>
8110ee8c:	40c001cc 	andi	r3,r8,7
8110ee90:	18000726 	beq	r3,zero,8110eeb0 <__muldf3+0x508>
8110ee94:	40c003cc 	andi	r3,r8,15
8110ee98:	01000104 	movi	r4,4
8110ee9c:	19000426 	beq	r3,r4,8110eeb0 <__muldf3+0x508>
8110eea0:	4107883a 	add	r3,r8,r4
8110eea4:	1a11803a 	cmpltu	r8,r3,r8
8110eea8:	8a23883a 	add	r17,r17,r8
8110eeac:	1811883a 	mov	r8,r3
8110eeb0:	88c0402c 	andhi	r3,r17,256
8110eeb4:	18000426 	beq	r3,zero,8110eec8 <__muldf3+0x520>
8110eeb8:	11410004 	addi	r5,r2,1024
8110eebc:	00bfc034 	movhi	r2,65280
8110eec0:	10bfffc4 	addi	r2,r2,-1
8110eec4:	88a2703a 	and	r17,r17,r2
8110eec8:	0081ff84 	movi	r2,2046
8110eecc:	117f6416 	blt	r2,r5,8110ec60 <__reset+0xfb0eec60>
8110eed0:	8828977a 	slli	r20,r17,29
8110eed4:	4010d0fa 	srli	r8,r8,3
8110eed8:	8822927a 	slli	r17,r17,9
8110eedc:	2881ffcc 	andi	r2,r5,2047
8110eee0:	a228b03a 	or	r20,r20,r8
8110eee4:	880ad33a 	srli	r5,r17,12
8110eee8:	b02b883a 	mov	r21,r22
8110eeec:	003f0d06 	br	8110eb24 <__reset+0xfb0eeb24>
8110eef0:	8080022c 	andhi	r2,r16,8
8110eef4:	10000926 	beq	r2,zero,8110ef1c <__muldf3+0x574>
8110eef8:	8880022c 	andhi	r2,r17,8
8110eefc:	1000071e 	bne	r2,zero,8110ef1c <__muldf3+0x574>
8110ef00:	00800434 	movhi	r2,16
8110ef04:	89400234 	orhi	r5,r17,8
8110ef08:	10bfffc4 	addi	r2,r2,-1
8110ef0c:	b82b883a 	mov	r21,r23
8110ef10:	288a703a 	and	r5,r5,r2
8110ef14:	4029883a 	mov	r20,r8
8110ef18:	003f6806 	br	8110ecbc <__reset+0xfb0eecbc>
8110ef1c:	00800434 	movhi	r2,16
8110ef20:	81400234 	orhi	r5,r16,8
8110ef24:	10bfffc4 	addi	r2,r2,-1
8110ef28:	288a703a 	and	r5,r5,r2
8110ef2c:	003f6306 	br	8110ecbc <__reset+0xfb0eecbc>
8110ef30:	147ff604 	addi	r17,r2,-40
8110ef34:	3462983a 	sll	r17,r6,r17
8110ef38:	0011883a 	mov	r8,zero
8110ef3c:	003f4406 	br	8110ec50 <__reset+0xfb0eec50>
8110ef40:	3009883a 	mov	r4,r6
8110ef44:	d9800215 	stw	r6,8(sp)
8110ef48:	da400115 	stw	r9,4(sp)
8110ef4c:	da800015 	stw	r10,0(sp)
8110ef50:	110f3780 	call	8110f378 <__clzsi2>
8110ef54:	10800804 	addi	r2,r2,32
8110ef58:	da800017 	ldw	r10,0(sp)
8110ef5c:	da400117 	ldw	r9,4(sp)
8110ef60:	d9800217 	ldw	r6,8(sp)
8110ef64:	003f3006 	br	8110ec28 <__reset+0xfb0eec28>
8110ef68:	143ff604 	addi	r16,r2,-40
8110ef6c:	9c20983a 	sll	r16,r19,r16
8110ef70:	0029883a 	mov	r20,zero
8110ef74:	003f1606 	br	8110ebd0 <__reset+0xfb0eebd0>
8110ef78:	d9800215 	stw	r6,8(sp)
8110ef7c:	d9c00015 	stw	r7,0(sp)
8110ef80:	da400115 	stw	r9,4(sp)
8110ef84:	110f3780 	call	8110f378 <__clzsi2>
8110ef88:	10800804 	addi	r2,r2,32
8110ef8c:	da400117 	ldw	r9,4(sp)
8110ef90:	d9c00017 	ldw	r7,0(sp)
8110ef94:	d9800217 	ldw	r6,8(sp)
8110ef98:	003f0306 	br	8110eba8 <__reset+0xfb0eeba8>
8110ef9c:	00c00044 	movi	r3,1
8110efa0:	1947c83a 	sub	r3,r3,r5
8110efa4:	00800e04 	movi	r2,56
8110efa8:	10feda16 	blt	r2,r3,8110eb14 <__reset+0xfb0eeb14>
8110efac:	008007c4 	movi	r2,31
8110efb0:	10c01b16 	blt	r2,r3,8110f020 <__muldf3+0x678>
8110efb4:	00800804 	movi	r2,32
8110efb8:	10c5c83a 	sub	r2,r2,r3
8110efbc:	888a983a 	sll	r5,r17,r2
8110efc0:	40c8d83a 	srl	r4,r8,r3
8110efc4:	4084983a 	sll	r2,r8,r2
8110efc8:	88e2d83a 	srl	r17,r17,r3
8110efcc:	2906b03a 	or	r3,r5,r4
8110efd0:	1004c03a 	cmpne	r2,r2,zero
8110efd4:	1886b03a 	or	r3,r3,r2
8110efd8:	188001cc 	andi	r2,r3,7
8110efdc:	10000726 	beq	r2,zero,8110effc <__muldf3+0x654>
8110efe0:	188003cc 	andi	r2,r3,15
8110efe4:	01000104 	movi	r4,4
8110efe8:	11000426 	beq	r2,r4,8110effc <__muldf3+0x654>
8110efec:	1805883a 	mov	r2,r3
8110eff0:	10c00104 	addi	r3,r2,4
8110eff4:	1885803a 	cmpltu	r2,r3,r2
8110eff8:	88a3883a 	add	r17,r17,r2
8110effc:	8880202c 	andhi	r2,r17,128
8110f000:	10001c26 	beq	r2,zero,8110f074 <__muldf3+0x6cc>
8110f004:	b02b883a 	mov	r21,r22
8110f008:	00800044 	movi	r2,1
8110f00c:	000b883a 	mov	r5,zero
8110f010:	0029883a 	mov	r20,zero
8110f014:	003ec306 	br	8110eb24 <__reset+0xfb0eeb24>
8110f018:	5805883a 	mov	r2,r11
8110f01c:	003f9906 	br	8110ee84 <__reset+0xfb0eee84>
8110f020:	00bff844 	movi	r2,-31
8110f024:	1145c83a 	sub	r2,r2,r5
8110f028:	8888d83a 	srl	r4,r17,r2
8110f02c:	00800804 	movi	r2,32
8110f030:	18801a26 	beq	r3,r2,8110f09c <__muldf3+0x6f4>
8110f034:	00801004 	movi	r2,64
8110f038:	10c5c83a 	sub	r2,r2,r3
8110f03c:	8884983a 	sll	r2,r17,r2
8110f040:	1204b03a 	or	r2,r2,r8
8110f044:	1004c03a 	cmpne	r2,r2,zero
8110f048:	2084b03a 	or	r2,r4,r2
8110f04c:	144001cc 	andi	r17,r2,7
8110f050:	88000d1e 	bne	r17,zero,8110f088 <__muldf3+0x6e0>
8110f054:	000b883a 	mov	r5,zero
8110f058:	1028d0fa 	srli	r20,r2,3
8110f05c:	b02b883a 	mov	r21,r22
8110f060:	0005883a 	mov	r2,zero
8110f064:	a468b03a 	or	r20,r20,r17
8110f068:	003eae06 	br	8110eb24 <__reset+0xfb0eeb24>
8110f06c:	1007883a 	mov	r3,r2
8110f070:	0023883a 	mov	r17,zero
8110f074:	880a927a 	slli	r5,r17,9
8110f078:	1805883a 	mov	r2,r3
8110f07c:	8822977a 	slli	r17,r17,29
8110f080:	280ad33a 	srli	r5,r5,12
8110f084:	003ff406 	br	8110f058 <__reset+0xfb0ef058>
8110f088:	10c003cc 	andi	r3,r2,15
8110f08c:	01000104 	movi	r4,4
8110f090:	193ff626 	beq	r3,r4,8110f06c <__reset+0xfb0ef06c>
8110f094:	0023883a 	mov	r17,zero
8110f098:	003fd506 	br	8110eff0 <__reset+0xfb0eeff0>
8110f09c:	0005883a 	mov	r2,zero
8110f0a0:	003fe706 	br	8110f040 <__reset+0xfb0ef040>
8110f0a4:	00800434 	movhi	r2,16
8110f0a8:	89400234 	orhi	r5,r17,8
8110f0ac:	10bfffc4 	addi	r2,r2,-1
8110f0b0:	b02b883a 	mov	r21,r22
8110f0b4:	288a703a 	and	r5,r5,r2
8110f0b8:	4029883a 	mov	r20,r8
8110f0bc:	003eff06 	br	8110ecbc <__reset+0xfb0eecbc>

8110f0c0 <__extendsfdf2>:
8110f0c0:	200ad5fa 	srli	r5,r4,23
8110f0c4:	defffd04 	addi	sp,sp,-12
8110f0c8:	dc400115 	stw	r17,4(sp)
8110f0cc:	29403fcc 	andi	r5,r5,255
8110f0d0:	29800044 	addi	r6,r5,1
8110f0d4:	04402034 	movhi	r17,128
8110f0d8:	dc000015 	stw	r16,0(sp)
8110f0dc:	8c7fffc4 	addi	r17,r17,-1
8110f0e0:	dfc00215 	stw	ra,8(sp)
8110f0e4:	31803fcc 	andi	r6,r6,255
8110f0e8:	00800044 	movi	r2,1
8110f0ec:	8922703a 	and	r17,r17,r4
8110f0f0:	2020d7fa 	srli	r16,r4,31
8110f0f4:	1180110e 	bge	r2,r6,8110f13c <__extendsfdf2+0x7c>
8110f0f8:	880cd0fa 	srli	r6,r17,3
8110f0fc:	8822977a 	slli	r17,r17,29
8110f100:	2940e004 	addi	r5,r5,896
8110f104:	2941ffcc 	andi	r5,r5,2047
8110f108:	2804953a 	slli	r2,r5,20
8110f10c:	01400434 	movhi	r5,16
8110f110:	800697fa 	slli	r3,r16,31
8110f114:	297fffc4 	addi	r5,r5,-1
8110f118:	314a703a 	and	r5,r6,r5
8110f11c:	288ab03a 	or	r5,r5,r2
8110f120:	28c6b03a 	or	r3,r5,r3
8110f124:	8805883a 	mov	r2,r17
8110f128:	dfc00217 	ldw	ra,8(sp)
8110f12c:	dc400117 	ldw	r17,4(sp)
8110f130:	dc000017 	ldw	r16,0(sp)
8110f134:	dec00304 	addi	sp,sp,12
8110f138:	f800283a 	ret
8110f13c:	2800111e 	bne	r5,zero,8110f184 <__extendsfdf2+0xc4>
8110f140:	88001c26 	beq	r17,zero,8110f1b4 <__extendsfdf2+0xf4>
8110f144:	8809883a 	mov	r4,r17
8110f148:	110f3780 	call	8110f378 <__clzsi2>
8110f14c:	00c00284 	movi	r3,10
8110f150:	18801b16 	blt	r3,r2,8110f1c0 <__extendsfdf2+0x100>
8110f154:	018002c4 	movi	r6,11
8110f158:	308dc83a 	sub	r6,r6,r2
8110f15c:	11000544 	addi	r4,r2,21
8110f160:	8986d83a 	srl	r3,r17,r6
8110f164:	8922983a 	sll	r17,r17,r4
8110f168:	0180e244 	movi	r6,905
8110f16c:	01400434 	movhi	r5,16
8110f170:	3085c83a 	sub	r2,r6,r2
8110f174:	297fffc4 	addi	r5,r5,-1
8110f178:	194c703a 	and	r6,r3,r5
8110f17c:	1141ffcc 	andi	r5,r2,2047
8110f180:	003fe006 	br	8110f104 <__reset+0xfb0ef104>
8110f184:	88000826 	beq	r17,zero,8110f1a8 <__extendsfdf2+0xe8>
8110f188:	880cd0fa 	srli	r6,r17,3
8110f18c:	00800434 	movhi	r2,16
8110f190:	10bfffc4 	addi	r2,r2,-1
8110f194:	31800234 	orhi	r6,r6,8
8110f198:	8822977a 	slli	r17,r17,29
8110f19c:	308c703a 	and	r6,r6,r2
8110f1a0:	0141ffc4 	movi	r5,2047
8110f1a4:	003fd706 	br	8110f104 <__reset+0xfb0ef104>
8110f1a8:	0141ffc4 	movi	r5,2047
8110f1ac:	000d883a 	mov	r6,zero
8110f1b0:	003fd406 	br	8110f104 <__reset+0xfb0ef104>
8110f1b4:	000b883a 	mov	r5,zero
8110f1b8:	000d883a 	mov	r6,zero
8110f1bc:	003fd106 	br	8110f104 <__reset+0xfb0ef104>
8110f1c0:	11bffd44 	addi	r6,r2,-11
8110f1c4:	8986983a 	sll	r3,r17,r6
8110f1c8:	0023883a 	mov	r17,zero
8110f1cc:	003fe606 	br	8110f168 <__reset+0xfb0ef168>

8110f1d0 <__truncdfsf2>:
8110f1d0:	2810d53a 	srli	r8,r5,20
8110f1d4:	01c00434 	movhi	r7,16
8110f1d8:	39ffffc4 	addi	r7,r7,-1
8110f1dc:	29ce703a 	and	r7,r5,r7
8110f1e0:	4201ffcc 	andi	r8,r8,2047
8110f1e4:	380e90fa 	slli	r7,r7,3
8110f1e8:	200cd77a 	srli	r6,r4,29
8110f1ec:	42400044 	addi	r9,r8,1
8110f1f0:	4a41ffcc 	andi	r9,r9,2047
8110f1f4:	00c00044 	movi	r3,1
8110f1f8:	280ad7fa 	srli	r5,r5,31
8110f1fc:	31ceb03a 	or	r7,r6,r7
8110f200:	200490fa 	slli	r2,r4,3
8110f204:	1a40230e 	bge	r3,r9,8110f294 <__truncdfsf2+0xc4>
8110f208:	40ff2004 	addi	r3,r8,-896
8110f20c:	01803f84 	movi	r6,254
8110f210:	30c01516 	blt	r6,r3,8110f268 <__truncdfsf2+0x98>
8110f214:	00c0380e 	bge	zero,r3,8110f2f8 <__truncdfsf2+0x128>
8110f218:	200c91ba 	slli	r6,r4,6
8110f21c:	380e90fa 	slli	r7,r7,3
8110f220:	1004d77a 	srli	r2,r2,29
8110f224:	300cc03a 	cmpne	r6,r6,zero
8110f228:	31ccb03a 	or	r6,r6,r7
8110f22c:	308cb03a 	or	r6,r6,r2
8110f230:	308001cc 	andi	r2,r6,7
8110f234:	10000426 	beq	r2,zero,8110f248 <__truncdfsf2+0x78>
8110f238:	308003cc 	andi	r2,r6,15
8110f23c:	01000104 	movi	r4,4
8110f240:	11000126 	beq	r2,r4,8110f248 <__truncdfsf2+0x78>
8110f244:	31800104 	addi	r6,r6,4
8110f248:	3081002c 	andhi	r2,r6,1024
8110f24c:	10001626 	beq	r2,zero,8110f2a8 <__truncdfsf2+0xd8>
8110f250:	18c00044 	addi	r3,r3,1
8110f254:	00803fc4 	movi	r2,255
8110f258:	18800326 	beq	r3,r2,8110f268 <__truncdfsf2+0x98>
8110f25c:	300c91ba 	slli	r6,r6,6
8110f260:	300cd27a 	srli	r6,r6,9
8110f264:	00000206 	br	8110f270 <__truncdfsf2+0xa0>
8110f268:	00ffffc4 	movi	r3,-1
8110f26c:	000d883a 	mov	r6,zero
8110f270:	18c03fcc 	andi	r3,r3,255
8110f274:	180895fa 	slli	r4,r3,23
8110f278:	00c02034 	movhi	r3,128
8110f27c:	280a97fa 	slli	r5,r5,31
8110f280:	18ffffc4 	addi	r3,r3,-1
8110f284:	30c6703a 	and	r3,r6,r3
8110f288:	1906b03a 	or	r3,r3,r4
8110f28c:	1944b03a 	or	r2,r3,r5
8110f290:	f800283a 	ret
8110f294:	40000b1e 	bne	r8,zero,8110f2c4 <__truncdfsf2+0xf4>
8110f298:	388cb03a 	or	r6,r7,r2
8110f29c:	0007883a 	mov	r3,zero
8110f2a0:	30000426 	beq	r6,zero,8110f2b4 <__truncdfsf2+0xe4>
8110f2a4:	01800144 	movi	r6,5
8110f2a8:	00803fc4 	movi	r2,255
8110f2ac:	300cd0fa 	srli	r6,r6,3
8110f2b0:	18800a26 	beq	r3,r2,8110f2dc <__truncdfsf2+0x10c>
8110f2b4:	00802034 	movhi	r2,128
8110f2b8:	10bfffc4 	addi	r2,r2,-1
8110f2bc:	308c703a 	and	r6,r6,r2
8110f2c0:	003feb06 	br	8110f270 <__reset+0xfb0ef270>
8110f2c4:	3888b03a 	or	r4,r7,r2
8110f2c8:	203fe726 	beq	r4,zero,8110f268 <__reset+0xfb0ef268>
8110f2cc:	380c90fa 	slli	r6,r7,3
8110f2d0:	00c03fc4 	movi	r3,255
8110f2d4:	31808034 	orhi	r6,r6,512
8110f2d8:	003fd506 	br	8110f230 <__reset+0xfb0ef230>
8110f2dc:	303fe226 	beq	r6,zero,8110f268 <__reset+0xfb0ef268>
8110f2e0:	00802034 	movhi	r2,128
8110f2e4:	31801034 	orhi	r6,r6,64
8110f2e8:	10bfffc4 	addi	r2,r2,-1
8110f2ec:	00ffffc4 	movi	r3,-1
8110f2f0:	308c703a 	and	r6,r6,r2
8110f2f4:	003fde06 	br	8110f270 <__reset+0xfb0ef270>
8110f2f8:	013ffa44 	movi	r4,-23
8110f2fc:	19000e16 	blt	r3,r4,8110f338 <__truncdfsf2+0x168>
8110f300:	01000784 	movi	r4,30
8110f304:	20c9c83a 	sub	r4,r4,r3
8110f308:	018007c4 	movi	r6,31
8110f30c:	39c02034 	orhi	r7,r7,128
8110f310:	31000b16 	blt	r6,r4,8110f340 <__truncdfsf2+0x170>
8110f314:	423f2084 	addi	r8,r8,-894
8110f318:	120c983a 	sll	r6,r2,r8
8110f31c:	3a0e983a 	sll	r7,r7,r8
8110f320:	1104d83a 	srl	r2,r2,r4
8110f324:	300cc03a 	cmpne	r6,r6,zero
8110f328:	31ceb03a 	or	r7,r6,r7
8110f32c:	388cb03a 	or	r6,r7,r2
8110f330:	0007883a 	mov	r3,zero
8110f334:	003fbe06 	br	8110f230 <__reset+0xfb0ef230>
8110f338:	0007883a 	mov	r3,zero
8110f33c:	003fd906 	br	8110f2a4 <__reset+0xfb0ef2a4>
8110f340:	01bfff84 	movi	r6,-2
8110f344:	30cdc83a 	sub	r6,r6,r3
8110f348:	00c00804 	movi	r3,32
8110f34c:	398cd83a 	srl	r6,r7,r6
8110f350:	20c00726 	beq	r4,r3,8110f370 <__truncdfsf2+0x1a0>
8110f354:	423f2884 	addi	r8,r8,-862
8110f358:	3a0e983a 	sll	r7,r7,r8
8110f35c:	3884b03a 	or	r2,r7,r2
8110f360:	1004c03a 	cmpne	r2,r2,zero
8110f364:	118cb03a 	or	r6,r2,r6
8110f368:	0007883a 	mov	r3,zero
8110f36c:	003fb006 	br	8110f230 <__reset+0xfb0ef230>
8110f370:	000f883a 	mov	r7,zero
8110f374:	003ff906 	br	8110f35c <__reset+0xfb0ef35c>

8110f378 <__clzsi2>:
8110f378:	00bfffd4 	movui	r2,65535
8110f37c:	11000536 	bltu	r2,r4,8110f394 <__clzsi2+0x1c>
8110f380:	00803fc4 	movi	r2,255
8110f384:	11000f36 	bltu	r2,r4,8110f3c4 <__clzsi2+0x4c>
8110f388:	00800804 	movi	r2,32
8110f38c:	0007883a 	mov	r3,zero
8110f390:	00000506 	br	8110f3a8 <__clzsi2+0x30>
8110f394:	00804034 	movhi	r2,256
8110f398:	10bfffc4 	addi	r2,r2,-1
8110f39c:	11000c2e 	bgeu	r2,r4,8110f3d0 <__clzsi2+0x58>
8110f3a0:	00800204 	movi	r2,8
8110f3a4:	00c00604 	movi	r3,24
8110f3a8:	20c8d83a 	srl	r4,r4,r3
8110f3ac:	00e044b4 	movhi	r3,33042
8110f3b0:	18d78a04 	addi	r3,r3,24104
8110f3b4:	1909883a 	add	r4,r3,r4
8110f3b8:	20c00003 	ldbu	r3,0(r4)
8110f3bc:	10c5c83a 	sub	r2,r2,r3
8110f3c0:	f800283a 	ret
8110f3c4:	00800604 	movi	r2,24
8110f3c8:	00c00204 	movi	r3,8
8110f3cc:	003ff606 	br	8110f3a8 <__reset+0xfb0ef3a8>
8110f3d0:	00800404 	movi	r2,16
8110f3d4:	1007883a 	mov	r3,r2
8110f3d8:	003ff306 	br	8110f3a8 <__reset+0xfb0ef3a8>

8110f3dc <_fopen_r>:
8110f3dc:	defffa04 	addi	sp,sp,-24
8110f3e0:	3005883a 	mov	r2,r6
8110f3e4:	dcc00415 	stw	r19,16(sp)
8110f3e8:	d80d883a 	mov	r6,sp
8110f3ec:	2827883a 	mov	r19,r5
8110f3f0:	100b883a 	mov	r5,r2
8110f3f4:	dc800315 	stw	r18,12(sp)
8110f3f8:	dfc00515 	stw	ra,20(sp)
8110f3fc:	dc400215 	stw	r17,8(sp)
8110f400:	dc000115 	stw	r16,4(sp)
8110f404:	2025883a 	mov	r18,r4
8110f408:	11172ec0 	call	811172ec <__sflags>
8110f40c:	10002726 	beq	r2,zero,8110f4ac <_fopen_r+0xd0>
8110f410:	9009883a 	mov	r4,r18
8110f414:	1023883a 	mov	r17,r2
8110f418:	111716c0 	call	8111716c <__sfp>
8110f41c:	1021883a 	mov	r16,r2
8110f420:	10002226 	beq	r2,zero,8110f4ac <_fopen_r+0xd0>
8110f424:	d9800017 	ldw	r6,0(sp)
8110f428:	01c06d84 	movi	r7,438
8110f42c:	980b883a 	mov	r5,r19
8110f430:	9009883a 	mov	r4,r18
8110f434:	11108400 	call	81110840 <_open_r>
8110f438:	10001916 	blt	r2,zero,8110f4a0 <_fopen_r+0xc4>
8110f43c:	8080038d 	sth	r2,14(r16)
8110f440:	00a04474 	movhi	r2,33041
8110f444:	10830c04 	addi	r2,r2,3120
8110f448:	80800815 	stw	r2,32(r16)
8110f44c:	00a04474 	movhi	r2,33041
8110f450:	10832304 	addi	r2,r2,3212
8110f454:	80800915 	stw	r2,36(r16)
8110f458:	00a04474 	movhi	r2,33041
8110f45c:	10834204 	addi	r2,r2,3336
8110f460:	80800a15 	stw	r2,40(r16)
8110f464:	00a04474 	movhi	r2,33041
8110f468:	10835904 	addi	r2,r2,3428
8110f46c:	8440030d 	sth	r17,12(r16)
8110f470:	84000715 	stw	r16,28(r16)
8110f474:	80800b15 	stw	r2,44(r16)
8110f478:	8c40400c 	andi	r17,r17,256
8110f47c:	88000d1e 	bne	r17,zero,8110f4b4 <_fopen_r+0xd8>
8110f480:	8005883a 	mov	r2,r16
8110f484:	dfc00517 	ldw	ra,20(sp)
8110f488:	dcc00417 	ldw	r19,16(sp)
8110f48c:	dc800317 	ldw	r18,12(sp)
8110f490:	dc400217 	ldw	r17,8(sp)
8110f494:	dc000117 	ldw	r16,4(sp)
8110f498:	dec00604 	addi	sp,sp,24
8110f49c:	f800283a 	ret
8110f4a0:	11172ac0 	call	811172ac <__sfp_lock_acquire>
8110f4a4:	8000030d 	sth	zero,12(r16)
8110f4a8:	11172b00 	call	811172b0 <__sfp_lock_release>
8110f4ac:	0005883a 	mov	r2,zero
8110f4b0:	003ff406 	br	8110f484 <__reset+0xfb0ef484>
8110f4b4:	01c00084 	movi	r7,2
8110f4b8:	000d883a 	mov	r6,zero
8110f4bc:	800b883a 	mov	r5,r16
8110f4c0:	9009883a 	mov	r4,r18
8110f4c4:	110f5340 	call	8110f534 <_fseek_r>
8110f4c8:	8005883a 	mov	r2,r16
8110f4cc:	003fed06 	br	8110f484 <__reset+0xfb0ef484>

8110f4d0 <fopen>:
8110f4d0:	00a044f4 	movhi	r2,33043
8110f4d4:	10a01204 	addi	r2,r2,-32696
8110f4d8:	280d883a 	mov	r6,r5
8110f4dc:	200b883a 	mov	r5,r4
8110f4e0:	11000017 	ldw	r4,0(r2)
8110f4e4:	110f3dc1 	jmpi	8110f3dc <_fopen_r>

8110f4e8 <_fprintf_r>:
8110f4e8:	defffe04 	addi	sp,sp,-8
8110f4ec:	2809883a 	mov	r4,r5
8110f4f0:	300b883a 	mov	r5,r6
8110f4f4:	dfc00015 	stw	ra,0(sp)
8110f4f8:	d9c00115 	stw	r7,4(sp)
8110f4fc:	d9800104 	addi	r6,sp,4
8110f500:	111513c0 	call	8111513c <__vfprintf_internal>
8110f504:	dfc00017 	ldw	ra,0(sp)
8110f508:	dec00204 	addi	sp,sp,8
8110f50c:	f800283a 	ret

8110f510 <fprintf>:
8110f510:	defffd04 	addi	sp,sp,-12
8110f514:	dfc00015 	stw	ra,0(sp)
8110f518:	d9800115 	stw	r6,4(sp)
8110f51c:	d9c00215 	stw	r7,8(sp)
8110f520:	d9800104 	addi	r6,sp,4
8110f524:	111513c0 	call	8111513c <__vfprintf_internal>
8110f528:	dfc00017 	ldw	ra,0(sp)
8110f52c:	dec00304 	addi	sp,sp,12
8110f530:	f800283a 	ret

8110f534 <_fseek_r>:
8110f534:	110f5541 	jmpi	8110f554 <_fseeko_r>

8110f538 <fseek>:
8110f538:	00a044f4 	movhi	r2,33043
8110f53c:	10a01204 	addi	r2,r2,-32696
8110f540:	300f883a 	mov	r7,r6
8110f544:	280d883a 	mov	r6,r5
8110f548:	200b883a 	mov	r5,r4
8110f54c:	11000017 	ldw	r4,0(r2)
8110f550:	110f5541 	jmpi	8110f554 <_fseeko_r>

8110f554 <_fseeko_r>:
8110f554:	deffe804 	addi	sp,sp,-96
8110f558:	dd401415 	stw	r21,80(sp)
8110f55c:	dc801115 	stw	r18,68(sp)
8110f560:	dc401015 	stw	r17,64(sp)
8110f564:	dc000f15 	stw	r16,60(sp)
8110f568:	dfc01715 	stw	ra,92(sp)
8110f56c:	ddc01615 	stw	r23,88(sp)
8110f570:	dd801515 	stw	r22,84(sp)
8110f574:	dd001315 	stw	r20,76(sp)
8110f578:	dcc01215 	stw	r19,72(sp)
8110f57c:	2023883a 	mov	r17,r4
8110f580:	2821883a 	mov	r16,r5
8110f584:	302b883a 	mov	r21,r6
8110f588:	3825883a 	mov	r18,r7
8110f58c:	20000226 	beq	r4,zero,8110f598 <_fseeko_r+0x44>
8110f590:	20800e17 	ldw	r2,56(r4)
8110f594:	10005a26 	beq	r2,zero,8110f700 <_fseeko_r+0x1ac>
8110f598:	8080030b 	ldhu	r2,12(r16)
8110f59c:	00c04204 	movi	r3,264
8110f5a0:	1080420c 	andi	r2,r2,264
8110f5a4:	10c05b26 	beq	r2,r3,8110f714 <_fseeko_r+0x1c0>
8110f5a8:	85000a17 	ldw	r20,40(r16)
8110f5ac:	a000f626 	beq	r20,zero,8110f988 <_fseeko_r+0x434>
8110f5b0:	00800044 	movi	r2,1
8110f5b4:	90803e26 	beq	r18,r2,8110f6b0 <_fseeko_r+0x15c>
8110f5b8:	00800084 	movi	r2,2
8110f5bc:	90801026 	beq	r18,r2,8110f600 <_fseeko_r+0xac>
8110f5c0:	90000f26 	beq	r18,zero,8110f600 <_fseeko_r+0xac>
8110f5c4:	00800584 	movi	r2,22
8110f5c8:	88800015 	stw	r2,0(r17)
8110f5cc:	04ffffc4 	movi	r19,-1
8110f5d0:	9805883a 	mov	r2,r19
8110f5d4:	dfc01717 	ldw	ra,92(sp)
8110f5d8:	ddc01617 	ldw	r23,88(sp)
8110f5dc:	dd801517 	ldw	r22,84(sp)
8110f5e0:	dd401417 	ldw	r21,80(sp)
8110f5e4:	dd001317 	ldw	r20,76(sp)
8110f5e8:	dcc01217 	ldw	r19,72(sp)
8110f5ec:	dc801117 	ldw	r18,68(sp)
8110f5f0:	dc401017 	ldw	r17,64(sp)
8110f5f4:	dc000f17 	ldw	r16,60(sp)
8110f5f8:	dec01804 	addi	sp,sp,96
8110f5fc:	f800283a 	ret
8110f600:	80800417 	ldw	r2,16(r16)
8110f604:	002f883a 	mov	r23,zero
8110f608:	0027883a 	mov	r19,zero
8110f60c:	1000cb26 	beq	r2,zero,8110f93c <_fseeko_r+0x3e8>
8110f610:	8080030b 	ldhu	r2,12(r16)
8110f614:	10c2068c 	andi	r3,r2,2074
8110f618:	1800071e 	bne	r3,zero,8110f638 <_fseeko_r+0xe4>
8110f61c:	10c1000c 	andi	r3,r2,1024
8110f620:	1800451e 	bne	r3,zero,8110f738 <_fseeko_r+0x1e4>
8110f624:	00e04474 	movhi	r3,33041
8110f628:	18c34204 	addi	r3,r3,3336
8110f62c:	a0c0b726 	beq	r20,r3,8110f90c <_fseeko_r+0x3b8>
8110f630:	10820014 	ori	r2,r2,2048
8110f634:	8080030d 	sth	r2,12(r16)
8110f638:	800b883a 	mov	r5,r16
8110f63c:	8809883a 	mov	r4,r17
8110f640:	1116ec00 	call	81116ec0 <_fflush_r>
8110f644:	1027883a 	mov	r19,r2
8110f648:	103fe01e 	bne	r2,zero,8110f5cc <__reset+0xfb0ef5cc>
8110f64c:	81400717 	ldw	r5,28(r16)
8110f650:	900f883a 	mov	r7,r18
8110f654:	a80d883a 	mov	r6,r21
8110f658:	8809883a 	mov	r4,r17
8110f65c:	a03ee83a 	callr	r20
8110f660:	00ffffc4 	movi	r3,-1
8110f664:	10ffd926 	beq	r2,r3,8110f5cc <__reset+0xfb0ef5cc>
8110f668:	81400c17 	ldw	r5,48(r16)
8110f66c:	28000526 	beq	r5,zero,8110f684 <_fseeko_r+0x130>
8110f670:	80801004 	addi	r2,r16,64
8110f674:	28800226 	beq	r5,r2,8110f680 <_fseeko_r+0x12c>
8110f678:	8809883a 	mov	r4,r17
8110f67c:	11174bc0 	call	811174bc <_free_r>
8110f680:	80000c15 	stw	zero,48(r16)
8110f684:	8080030b 	ldhu	r2,12(r16)
8110f688:	80c00417 	ldw	r3,16(r16)
8110f68c:	80000115 	stw	zero,4(r16)
8110f690:	10bdf7cc 	andi	r2,r2,63455
8110f694:	80c00015 	stw	r3,0(r16)
8110f698:	8080030d 	sth	r2,12(r16)
8110f69c:	01800204 	movi	r6,8
8110f6a0:	000b883a 	mov	r5,zero
8110f6a4:	81001704 	addi	r4,r16,92
8110f6a8:	11107180 	call	81110718 <memset>
8110f6ac:	003fc806 	br	8110f5d0 <__reset+0xfb0ef5d0>
8110f6b0:	800b883a 	mov	r5,r16
8110f6b4:	8809883a 	mov	r4,r17
8110f6b8:	1116ec00 	call	81116ec0 <_fflush_r>
8110f6bc:	8080030b 	ldhu	r2,12(r16)
8110f6c0:	10c4000c 	andi	r3,r2,4096
8110f6c4:	18008726 	beq	r3,zero,8110f8e4 <_fseeko_r+0x390>
8110f6c8:	84c01417 	ldw	r19,80(r16)
8110f6cc:	10c0010c 	andi	r3,r2,4
8110f6d0:	1800431e 	bne	r3,zero,8110f7e0 <_fseeko_r+0x28c>
8110f6d4:	1080020c 	andi	r2,r2,8
8110f6d8:	10008026 	beq	r2,zero,8110f8dc <_fseeko_r+0x388>
8110f6dc:	80c00017 	ldw	r3,0(r16)
8110f6e0:	80800417 	ldw	r2,16(r16)
8110f6e4:	18000226 	beq	r3,zero,8110f6f0 <_fseeko_r+0x19c>
8110f6e8:	1887c83a 	sub	r3,r3,r2
8110f6ec:	98e7883a 	add	r19,r19,r3
8110f6f0:	aceb883a 	add	r21,r21,r19
8110f6f4:	05c00044 	movi	r23,1
8110f6f8:	0025883a 	mov	r18,zero
8110f6fc:	003fc306 	br	8110f60c <__reset+0xfb0ef60c>
8110f700:	111729c0 	call	8111729c <__sinit>
8110f704:	8080030b 	ldhu	r2,12(r16)
8110f708:	00c04204 	movi	r3,264
8110f70c:	1080420c 	andi	r2,r2,264
8110f710:	10ffa51e 	bne	r2,r3,8110f5a8 <__reset+0xfb0ef5a8>
8110f714:	800b883a 	mov	r5,r16
8110f718:	8809883a 	mov	r4,r17
8110f71c:	1116ec00 	call	81116ec0 <_fflush_r>
8110f720:	003fa106 	br	8110f5a8 <__reset+0xfb0ef5a8>
8110f724:	8080030b 	ldhu	r2,12(r16)
8110f728:	00c10004 	movi	r3,1024
8110f72c:	80c01315 	stw	r3,76(r16)
8110f730:	10c4b03a 	or	r2,r2,r3
8110f734:	8080030d 	sth	r2,12(r16)
8110f738:	9000311e 	bne	r18,zero,8110f800 <_fseeko_r+0x2ac>
8110f73c:	a82d883a 	mov	r22,r21
8110f740:	b800371e 	bne	r23,zero,8110f820 <_fseeko_r+0x2cc>
8110f744:	8080030b 	ldhu	r2,12(r16)
8110f748:	1084000c 	andi	r2,r2,4096
8110f74c:	10007f26 	beq	r2,zero,8110f94c <_fseeko_r+0x3f8>
8110f750:	80801417 	ldw	r2,80(r16)
8110f754:	81800117 	ldw	r6,4(r16)
8110f758:	81400c17 	ldw	r5,48(r16)
8110f75c:	11a7c83a 	sub	r19,r2,r6
8110f760:	28008226 	beq	r5,zero,8110f96c <_fseeko_r+0x418>
8110f764:	81c00f17 	ldw	r7,60(r16)
8110f768:	99e7c83a 	sub	r19,r19,r7
8110f76c:	81000e17 	ldw	r4,56(r16)
8110f770:	80800417 	ldw	r2,16(r16)
8110f774:	99a7883a 	add	r19,r19,r6
8110f778:	2087c83a 	sub	r3,r4,r2
8110f77c:	98e7c83a 	sub	r19,r19,r3
8110f780:	38c7883a 	add	r3,r7,r3
8110f784:	b4c02b16 	blt	r22,r19,8110f834 <_fseeko_r+0x2e0>
8110f788:	98c9883a 	add	r4,r19,r3
8110f78c:	b100292e 	bgeu	r22,r4,8110f834 <_fseeko_r+0x2e0>
8110f790:	b4e7c83a 	sub	r19,r22,r19
8110f794:	14c5883a 	add	r2,r2,r19
8110f798:	1ce7c83a 	sub	r19,r3,r19
8110f79c:	80800015 	stw	r2,0(r16)
8110f7a0:	84c00115 	stw	r19,4(r16)
8110f7a4:	28000526 	beq	r5,zero,8110f7bc <_fseeko_r+0x268>
8110f7a8:	80801004 	addi	r2,r16,64
8110f7ac:	28800226 	beq	r5,r2,8110f7b8 <_fseeko_r+0x264>
8110f7b0:	8809883a 	mov	r4,r17
8110f7b4:	11174bc0 	call	811174bc <_free_r>
8110f7b8:	80000c15 	stw	zero,48(r16)
8110f7bc:	8080030b 	ldhu	r2,12(r16)
8110f7c0:	01800204 	movi	r6,8
8110f7c4:	000b883a 	mov	r5,zero
8110f7c8:	10bff7cc 	andi	r2,r2,65503
8110f7cc:	8080030d 	sth	r2,12(r16)
8110f7d0:	81001704 	addi	r4,r16,92
8110f7d4:	11107180 	call	81110718 <memset>
8110f7d8:	0027883a 	mov	r19,zero
8110f7dc:	003f7c06 	br	8110f5d0 <__reset+0xfb0ef5d0>
8110f7e0:	80c00117 	ldw	r3,4(r16)
8110f7e4:	80800c17 	ldw	r2,48(r16)
8110f7e8:	98e7c83a 	sub	r19,r19,r3
8110f7ec:	10003b26 	beq	r2,zero,8110f8dc <_fseeko_r+0x388>
8110f7f0:	80c00f17 	ldw	r3,60(r16)
8110f7f4:	80800417 	ldw	r2,16(r16)
8110f7f8:	98e7c83a 	sub	r19,r19,r3
8110f7fc:	003fbc06 	br	8110f6f0 <__reset+0xfb0ef6f0>
8110f800:	8140038f 	ldh	r5,14(r16)
8110f804:	d80d883a 	mov	r6,sp
8110f808:	8809883a 	mov	r4,r17
8110f80c:	110f9b40 	call	8110f9b4 <_fstat_r>
8110f810:	103f891e 	bne	r2,zero,8110f638 <__reset+0xfb0ef638>
8110f814:	dd800417 	ldw	r22,16(sp)
8110f818:	adad883a 	add	r22,r21,r22
8110f81c:	b83fc926 	beq	r23,zero,8110f744 <__reset+0xfb0ef744>
8110f820:	81400c17 	ldw	r5,48(r16)
8110f824:	81800117 	ldw	r6,4(r16)
8110f828:	28005026 	beq	r5,zero,8110f96c <_fseeko_r+0x418>
8110f82c:	81c00f17 	ldw	r7,60(r16)
8110f830:	003fce06 	br	8110f76c <__reset+0xfb0ef76c>
8110f834:	84c01317 	ldw	r19,76(r16)
8110f838:	81400717 	ldw	r5,28(r16)
8110f83c:	000f883a 	mov	r7,zero
8110f840:	04e7c83a 	sub	r19,zero,r19
8110f844:	9da6703a 	and	r19,r19,r22
8110f848:	980d883a 	mov	r6,r19
8110f84c:	8809883a 	mov	r4,r17
8110f850:	a03ee83a 	callr	r20
8110f854:	00ffffc4 	movi	r3,-1
8110f858:	10ff7726 	beq	r2,r3,8110f638 <__reset+0xfb0ef638>
8110f85c:	80800417 	ldw	r2,16(r16)
8110f860:	81400c17 	ldw	r5,48(r16)
8110f864:	80000115 	stw	zero,4(r16)
8110f868:	80800015 	stw	r2,0(r16)
8110f86c:	28000526 	beq	r5,zero,8110f884 <_fseeko_r+0x330>
8110f870:	80801004 	addi	r2,r16,64
8110f874:	28800226 	beq	r5,r2,8110f880 <_fseeko_r+0x32c>
8110f878:	8809883a 	mov	r4,r17
8110f87c:	11174bc0 	call	811174bc <_free_r>
8110f880:	80000c15 	stw	zero,48(r16)
8110f884:	8080030b 	ldhu	r2,12(r16)
8110f888:	b4e7c83a 	sub	r19,r22,r19
8110f88c:	10bff7cc 	andi	r2,r2,65503
8110f890:	8080030d 	sth	r2,12(r16)
8110f894:	98000b26 	beq	r19,zero,8110f8c4 <_fseeko_r+0x370>
8110f898:	800b883a 	mov	r5,r16
8110f89c:	8809883a 	mov	r4,r17
8110f8a0:	11108bc0 	call	811108bc <__srefill_r>
8110f8a4:	103f641e 	bne	r2,zero,8110f638 <__reset+0xfb0ef638>
8110f8a8:	80800117 	ldw	r2,4(r16)
8110f8ac:	14ff6236 	bltu	r2,r19,8110f638 <__reset+0xfb0ef638>
8110f8b0:	80c00017 	ldw	r3,0(r16)
8110f8b4:	14c5c83a 	sub	r2,r2,r19
8110f8b8:	80800115 	stw	r2,4(r16)
8110f8bc:	1ce7883a 	add	r19,r3,r19
8110f8c0:	84c00015 	stw	r19,0(r16)
8110f8c4:	01800204 	movi	r6,8
8110f8c8:	000b883a 	mov	r5,zero
8110f8cc:	81001704 	addi	r4,r16,92
8110f8d0:	11107180 	call	81110718 <memset>
8110f8d4:	0027883a 	mov	r19,zero
8110f8d8:	003f3d06 	br	8110f5d0 <__reset+0xfb0ef5d0>
8110f8dc:	80800417 	ldw	r2,16(r16)
8110f8e0:	003f8306 	br	8110f6f0 <__reset+0xfb0ef6f0>
8110f8e4:	81400717 	ldw	r5,28(r16)
8110f8e8:	900f883a 	mov	r7,r18
8110f8ec:	000d883a 	mov	r6,zero
8110f8f0:	8809883a 	mov	r4,r17
8110f8f4:	a03ee83a 	callr	r20
8110f8f8:	1027883a 	mov	r19,r2
8110f8fc:	00bfffc4 	movi	r2,-1
8110f900:	98bf3226 	beq	r19,r2,8110f5cc <__reset+0xfb0ef5cc>
8110f904:	8080030b 	ldhu	r2,12(r16)
8110f908:	003f7006 	br	8110f6cc <__reset+0xfb0ef6cc>
8110f90c:	8140038f 	ldh	r5,14(r16)
8110f910:	283f4716 	blt	r5,zero,8110f630 <__reset+0xfb0ef630>
8110f914:	d80d883a 	mov	r6,sp
8110f918:	8809883a 	mov	r4,r17
8110f91c:	110f9b40 	call	8110f9b4 <_fstat_r>
8110f920:	1000041e 	bne	r2,zero,8110f934 <_fseeko_r+0x3e0>
8110f924:	d8800117 	ldw	r2,4(sp)
8110f928:	00e00014 	movui	r3,32768
8110f92c:	10bc000c 	andi	r2,r2,61440
8110f930:	10ff7c26 	beq	r2,r3,8110f724 <__reset+0xfb0ef724>
8110f934:	8080030b 	ldhu	r2,12(r16)
8110f938:	003f3d06 	br	8110f630 <__reset+0xfb0ef630>
8110f93c:	800b883a 	mov	r5,r16
8110f940:	8809883a 	mov	r4,r17
8110f944:	110fc080 	call	8110fc08 <__smakebuf_r>
8110f948:	003f3106 	br	8110f610 <__reset+0xfb0ef610>
8110f94c:	81400717 	ldw	r5,28(r16)
8110f950:	01c00044 	movi	r7,1
8110f954:	000d883a 	mov	r6,zero
8110f958:	8809883a 	mov	r4,r17
8110f95c:	a03ee83a 	callr	r20
8110f960:	00ffffc4 	movi	r3,-1
8110f964:	10ff7b1e 	bne	r2,r3,8110f754 <__reset+0xfb0ef754>
8110f968:	003f3306 	br	8110f638 <__reset+0xfb0ef638>
8110f96c:	80c00017 	ldw	r3,0(r16)
8110f970:	80800417 	ldw	r2,16(r16)
8110f974:	000b883a 	mov	r5,zero
8110f978:	1887c83a 	sub	r3,r3,r2
8110f97c:	98e7c83a 	sub	r19,r19,r3
8110f980:	30c7883a 	add	r3,r6,r3
8110f984:	003f7f06 	br	8110f784 <__reset+0xfb0ef784>
8110f988:	00800744 	movi	r2,29
8110f98c:	88800015 	stw	r2,0(r17)
8110f990:	04ffffc4 	movi	r19,-1
8110f994:	003f0e06 	br	8110f5d0 <__reset+0xfb0ef5d0>

8110f998 <fseeko>:
8110f998:	00a044f4 	movhi	r2,33043
8110f99c:	10a01204 	addi	r2,r2,-32696
8110f9a0:	300f883a 	mov	r7,r6
8110f9a4:	280d883a 	mov	r6,r5
8110f9a8:	200b883a 	mov	r5,r4
8110f9ac:	11000017 	ldw	r4,0(r2)
8110f9b0:	110f5541 	jmpi	8110f554 <_fseeko_r>

8110f9b4 <_fstat_r>:
8110f9b4:	defffd04 	addi	sp,sp,-12
8110f9b8:	2805883a 	mov	r2,r5
8110f9bc:	dc000015 	stw	r16,0(sp)
8110f9c0:	042044f4 	movhi	r16,33043
8110f9c4:	dc400115 	stw	r17,4(sp)
8110f9c8:	84203f04 	addi	r16,r16,-32516
8110f9cc:	2023883a 	mov	r17,r4
8110f9d0:	300b883a 	mov	r5,r6
8110f9d4:	1009883a 	mov	r4,r2
8110f9d8:	dfc00215 	stw	ra,8(sp)
8110f9dc:	80000015 	stw	zero,0(r16)
8110f9e0:	111f8f80 	call	8111f8f8 <fstat>
8110f9e4:	00ffffc4 	movi	r3,-1
8110f9e8:	10c00526 	beq	r2,r3,8110fa00 <_fstat_r+0x4c>
8110f9ec:	dfc00217 	ldw	ra,8(sp)
8110f9f0:	dc400117 	ldw	r17,4(sp)
8110f9f4:	dc000017 	ldw	r16,0(sp)
8110f9f8:	dec00304 	addi	sp,sp,12
8110f9fc:	f800283a 	ret
8110fa00:	80c00017 	ldw	r3,0(r16)
8110fa04:	183ff926 	beq	r3,zero,8110f9ec <__reset+0xfb0ef9ec>
8110fa08:	88c00015 	stw	r3,0(r17)
8110fa0c:	003ff706 	br	8110f9ec <__reset+0xfb0ef9ec>

8110fa10 <_fwrite_r>:
8110fa10:	defff504 	addi	sp,sp,-44
8110fa14:	dc800815 	stw	r18,32(sp)
8110fa18:	39a5383a 	mul	r18,r7,r6
8110fa1c:	d8800304 	addi	r2,sp,12
8110fa20:	d8800015 	stw	r2,0(sp)
8110fa24:	00800044 	movi	r2,1
8110fa28:	dcc00915 	stw	r19,36(sp)
8110fa2c:	dc400715 	stw	r17,28(sp)
8110fa30:	dc000615 	stw	r16,24(sp)
8110fa34:	d9400315 	stw	r5,12(sp)
8110fa38:	dfc00a15 	stw	ra,40(sp)
8110fa3c:	dc800415 	stw	r18,16(sp)
8110fa40:	dc800215 	stw	r18,8(sp)
8110fa44:	d8800115 	stw	r2,4(sp)
8110fa48:	3027883a 	mov	r19,r6
8110fa4c:	3821883a 	mov	r16,r7
8110fa50:	2023883a 	mov	r17,r4
8110fa54:	d9400b17 	ldw	r5,44(sp)
8110fa58:	20000226 	beq	r4,zero,8110fa64 <_fwrite_r+0x54>
8110fa5c:	20800e17 	ldw	r2,56(r4)
8110fa60:	10001a26 	beq	r2,zero,8110facc <_fwrite_r+0xbc>
8110fa64:	2880030b 	ldhu	r2,12(r5)
8110fa68:	10c8000c 	andi	r3,r2,8192
8110fa6c:	1800061e 	bne	r3,zero,8110fa88 <_fwrite_r+0x78>
8110fa70:	29001917 	ldw	r4,100(r5)
8110fa74:	00f7ffc4 	movi	r3,-8193
8110fa78:	10880014 	ori	r2,r2,8192
8110fa7c:	20c6703a 	and	r3,r4,r3
8110fa80:	2880030d 	sth	r2,12(r5)
8110fa84:	28c01915 	stw	r3,100(r5)
8110fa88:	d80d883a 	mov	r6,sp
8110fa8c:	8809883a 	mov	r4,r17
8110fa90:	11177cc0 	call	811177cc <__sfvwrite_r>
8110fa94:	10000b26 	beq	r2,zero,8110fac4 <_fwrite_r+0xb4>
8110fa98:	d9000217 	ldw	r4,8(sp)
8110fa9c:	980b883a 	mov	r5,r19
8110faa0:	9109c83a 	sub	r4,r18,r4
8110faa4:	111d6940 	call	8111d694 <__udivsi3>
8110faa8:	dfc00a17 	ldw	ra,40(sp)
8110faac:	dcc00917 	ldw	r19,36(sp)
8110fab0:	dc800817 	ldw	r18,32(sp)
8110fab4:	dc400717 	ldw	r17,28(sp)
8110fab8:	dc000617 	ldw	r16,24(sp)
8110fabc:	dec00b04 	addi	sp,sp,44
8110fac0:	f800283a 	ret
8110fac4:	8005883a 	mov	r2,r16
8110fac8:	003ff706 	br	8110faa8 <__reset+0xfb0efaa8>
8110facc:	d9400515 	stw	r5,20(sp)
8110fad0:	111729c0 	call	8111729c <__sinit>
8110fad4:	d9400517 	ldw	r5,20(sp)
8110fad8:	003fe206 	br	8110fa64 <__reset+0xfb0efa64>

8110fadc <fwrite>:
8110fadc:	defffe04 	addi	sp,sp,-8
8110fae0:	00a044f4 	movhi	r2,33043
8110fae4:	d9c00015 	stw	r7,0(sp)
8110fae8:	10a01204 	addi	r2,r2,-32696
8110faec:	300f883a 	mov	r7,r6
8110faf0:	280d883a 	mov	r6,r5
8110faf4:	200b883a 	mov	r5,r4
8110faf8:	11000017 	ldw	r4,0(r2)
8110fafc:	dfc00115 	stw	ra,4(sp)
8110fb00:	110fa100 	call	8110fa10 <_fwrite_r>
8110fb04:	dfc00117 	ldw	ra,4(sp)
8110fb08:	dec00204 	addi	sp,sp,8
8110fb0c:	f800283a 	ret

8110fb10 <_getc_r>:
8110fb10:	defffd04 	addi	sp,sp,-12
8110fb14:	dc000115 	stw	r16,4(sp)
8110fb18:	dfc00215 	stw	ra,8(sp)
8110fb1c:	2021883a 	mov	r16,r4
8110fb20:	20000226 	beq	r4,zero,8110fb2c <_getc_r+0x1c>
8110fb24:	20800e17 	ldw	r2,56(r4)
8110fb28:	10000c26 	beq	r2,zero,8110fb5c <_getc_r+0x4c>
8110fb2c:	28800117 	ldw	r2,4(r5)
8110fb30:	10bfffc4 	addi	r2,r2,-1
8110fb34:	28800115 	stw	r2,4(r5)
8110fb38:	10000c16 	blt	r2,zero,8110fb6c <_getc_r+0x5c>
8110fb3c:	28800017 	ldw	r2,0(r5)
8110fb40:	10c00044 	addi	r3,r2,1
8110fb44:	28c00015 	stw	r3,0(r5)
8110fb48:	10800003 	ldbu	r2,0(r2)
8110fb4c:	dfc00217 	ldw	ra,8(sp)
8110fb50:	dc000117 	ldw	r16,4(sp)
8110fb54:	dec00304 	addi	sp,sp,12
8110fb58:	f800283a 	ret
8110fb5c:	d9400015 	stw	r5,0(sp)
8110fb60:	111729c0 	call	8111729c <__sinit>
8110fb64:	d9400017 	ldw	r5,0(sp)
8110fb68:	003ff006 	br	8110fb2c <__reset+0xfb0efb2c>
8110fb6c:	8009883a 	mov	r4,r16
8110fb70:	dfc00217 	ldw	ra,8(sp)
8110fb74:	dc000117 	ldw	r16,4(sp)
8110fb78:	dec00304 	addi	sp,sp,12
8110fb7c:	1110a901 	jmpi	81110a90 <__srget_r>

8110fb80 <getc>:
8110fb80:	00a044f4 	movhi	r2,33043
8110fb84:	defffd04 	addi	sp,sp,-12
8110fb88:	10a01204 	addi	r2,r2,-32696
8110fb8c:	dc400115 	stw	r17,4(sp)
8110fb90:	14400017 	ldw	r17,0(r2)
8110fb94:	dc000015 	stw	r16,0(sp)
8110fb98:	dfc00215 	stw	ra,8(sp)
8110fb9c:	2021883a 	mov	r16,r4
8110fba0:	88000226 	beq	r17,zero,8110fbac <getc+0x2c>
8110fba4:	88800e17 	ldw	r2,56(r17)
8110fba8:	10000d26 	beq	r2,zero,8110fbe0 <getc+0x60>
8110fbac:	80800117 	ldw	r2,4(r16)
8110fbb0:	10bfffc4 	addi	r2,r2,-1
8110fbb4:	80800115 	stw	r2,4(r16)
8110fbb8:	10000c16 	blt	r2,zero,8110fbec <getc+0x6c>
8110fbbc:	80800017 	ldw	r2,0(r16)
8110fbc0:	10c00044 	addi	r3,r2,1
8110fbc4:	80c00015 	stw	r3,0(r16)
8110fbc8:	10800003 	ldbu	r2,0(r2)
8110fbcc:	dfc00217 	ldw	ra,8(sp)
8110fbd0:	dc400117 	ldw	r17,4(sp)
8110fbd4:	dc000017 	ldw	r16,0(sp)
8110fbd8:	dec00304 	addi	sp,sp,12
8110fbdc:	f800283a 	ret
8110fbe0:	8809883a 	mov	r4,r17
8110fbe4:	111729c0 	call	8111729c <__sinit>
8110fbe8:	003ff006 	br	8110fbac <__reset+0xfb0efbac>
8110fbec:	800b883a 	mov	r5,r16
8110fbf0:	8809883a 	mov	r4,r17
8110fbf4:	dfc00217 	ldw	ra,8(sp)
8110fbf8:	dc400117 	ldw	r17,4(sp)
8110fbfc:	dc000017 	ldw	r16,0(sp)
8110fc00:	dec00304 	addi	sp,sp,12
8110fc04:	1110a901 	jmpi	81110a90 <__srget_r>

8110fc08 <__smakebuf_r>:
8110fc08:	2880030b 	ldhu	r2,12(r5)
8110fc0c:	10c0008c 	andi	r3,r2,2
8110fc10:	1800411e 	bne	r3,zero,8110fd18 <__smakebuf_r+0x110>
8110fc14:	deffec04 	addi	sp,sp,-80
8110fc18:	dc000f15 	stw	r16,60(sp)
8110fc1c:	2821883a 	mov	r16,r5
8110fc20:	2940038f 	ldh	r5,14(r5)
8110fc24:	dc401015 	stw	r17,64(sp)
8110fc28:	dfc01315 	stw	ra,76(sp)
8110fc2c:	dcc01215 	stw	r19,72(sp)
8110fc30:	dc801115 	stw	r18,68(sp)
8110fc34:	2023883a 	mov	r17,r4
8110fc38:	28001c16 	blt	r5,zero,8110fcac <__smakebuf_r+0xa4>
8110fc3c:	d80d883a 	mov	r6,sp
8110fc40:	110f9b40 	call	8110f9b4 <_fstat_r>
8110fc44:	10001816 	blt	r2,zero,8110fca8 <__smakebuf_r+0xa0>
8110fc48:	d8800117 	ldw	r2,4(sp)
8110fc4c:	00e00014 	movui	r3,32768
8110fc50:	10bc000c 	andi	r2,r2,61440
8110fc54:	14c80020 	cmpeqi	r19,r2,8192
8110fc58:	10c03726 	beq	r2,r3,8110fd38 <__smakebuf_r+0x130>
8110fc5c:	80c0030b 	ldhu	r3,12(r16)
8110fc60:	18c20014 	ori	r3,r3,2048
8110fc64:	80c0030d 	sth	r3,12(r16)
8110fc68:	00c80004 	movi	r3,8192
8110fc6c:	10c0521e 	bne	r2,r3,8110fdb8 <__smakebuf_r+0x1b0>
8110fc70:	8140038f 	ldh	r5,14(r16)
8110fc74:	8809883a 	mov	r4,r17
8110fc78:	1117e100 	call	81117e10 <_isatty_r>
8110fc7c:	10004c26 	beq	r2,zero,8110fdb0 <__smakebuf_r+0x1a8>
8110fc80:	8080030b 	ldhu	r2,12(r16)
8110fc84:	80c010c4 	addi	r3,r16,67
8110fc88:	80c00015 	stw	r3,0(r16)
8110fc8c:	10800054 	ori	r2,r2,1
8110fc90:	8080030d 	sth	r2,12(r16)
8110fc94:	00800044 	movi	r2,1
8110fc98:	80c00415 	stw	r3,16(r16)
8110fc9c:	80800515 	stw	r2,20(r16)
8110fca0:	04810004 	movi	r18,1024
8110fca4:	00000706 	br	8110fcc4 <__smakebuf_r+0xbc>
8110fca8:	8080030b 	ldhu	r2,12(r16)
8110fcac:	10c0200c 	andi	r3,r2,128
8110fcb0:	18001f1e 	bne	r3,zero,8110fd30 <__smakebuf_r+0x128>
8110fcb4:	04810004 	movi	r18,1024
8110fcb8:	10820014 	ori	r2,r2,2048
8110fcbc:	8080030d 	sth	r2,12(r16)
8110fcc0:	0027883a 	mov	r19,zero
8110fcc4:	900b883a 	mov	r5,r18
8110fcc8:	8809883a 	mov	r4,r17
8110fccc:	110fdc40 	call	8110fdc4 <_malloc_r>
8110fcd0:	10002c26 	beq	r2,zero,8110fd84 <__smakebuf_r+0x17c>
8110fcd4:	80c0030b 	ldhu	r3,12(r16)
8110fcd8:	01204474 	movhi	r4,33041
8110fcdc:	211bd504 	addi	r4,r4,28500
8110fce0:	89000f15 	stw	r4,60(r17)
8110fce4:	18c02014 	ori	r3,r3,128
8110fce8:	80c0030d 	sth	r3,12(r16)
8110fcec:	80800015 	stw	r2,0(r16)
8110fcf0:	80800415 	stw	r2,16(r16)
8110fcf4:	84800515 	stw	r18,20(r16)
8110fcf8:	98001a1e 	bne	r19,zero,8110fd64 <__smakebuf_r+0x15c>
8110fcfc:	dfc01317 	ldw	ra,76(sp)
8110fd00:	dcc01217 	ldw	r19,72(sp)
8110fd04:	dc801117 	ldw	r18,68(sp)
8110fd08:	dc401017 	ldw	r17,64(sp)
8110fd0c:	dc000f17 	ldw	r16,60(sp)
8110fd10:	dec01404 	addi	sp,sp,80
8110fd14:	f800283a 	ret
8110fd18:	288010c4 	addi	r2,r5,67
8110fd1c:	28800015 	stw	r2,0(r5)
8110fd20:	28800415 	stw	r2,16(r5)
8110fd24:	00800044 	movi	r2,1
8110fd28:	28800515 	stw	r2,20(r5)
8110fd2c:	f800283a 	ret
8110fd30:	04801004 	movi	r18,64
8110fd34:	003fe006 	br	8110fcb8 <__reset+0xfb0efcb8>
8110fd38:	81000a17 	ldw	r4,40(r16)
8110fd3c:	00e04474 	movhi	r3,33041
8110fd40:	18c34204 	addi	r3,r3,3336
8110fd44:	20ffc51e 	bne	r4,r3,8110fc5c <__reset+0xfb0efc5c>
8110fd48:	8080030b 	ldhu	r2,12(r16)
8110fd4c:	04810004 	movi	r18,1024
8110fd50:	84801315 	stw	r18,76(r16)
8110fd54:	1484b03a 	or	r2,r2,r18
8110fd58:	8080030d 	sth	r2,12(r16)
8110fd5c:	0027883a 	mov	r19,zero
8110fd60:	003fd806 	br	8110fcc4 <__reset+0xfb0efcc4>
8110fd64:	8140038f 	ldh	r5,14(r16)
8110fd68:	8809883a 	mov	r4,r17
8110fd6c:	1117e100 	call	81117e10 <_isatty_r>
8110fd70:	103fe226 	beq	r2,zero,8110fcfc <__reset+0xfb0efcfc>
8110fd74:	8080030b 	ldhu	r2,12(r16)
8110fd78:	10800054 	ori	r2,r2,1
8110fd7c:	8080030d 	sth	r2,12(r16)
8110fd80:	003fde06 	br	8110fcfc <__reset+0xfb0efcfc>
8110fd84:	8080030b 	ldhu	r2,12(r16)
8110fd88:	10c0800c 	andi	r3,r2,512
8110fd8c:	183fdb1e 	bne	r3,zero,8110fcfc <__reset+0xfb0efcfc>
8110fd90:	10800094 	ori	r2,r2,2
8110fd94:	80c010c4 	addi	r3,r16,67
8110fd98:	8080030d 	sth	r2,12(r16)
8110fd9c:	00800044 	movi	r2,1
8110fda0:	80c00015 	stw	r3,0(r16)
8110fda4:	80c00415 	stw	r3,16(r16)
8110fda8:	80800515 	stw	r2,20(r16)
8110fdac:	003fd306 	br	8110fcfc <__reset+0xfb0efcfc>
8110fdb0:	04810004 	movi	r18,1024
8110fdb4:	003fc306 	br	8110fcc4 <__reset+0xfb0efcc4>
8110fdb8:	0027883a 	mov	r19,zero
8110fdbc:	04810004 	movi	r18,1024
8110fdc0:	003fc006 	br	8110fcc4 <__reset+0xfb0efcc4>

8110fdc4 <_malloc_r>:
8110fdc4:	defff504 	addi	sp,sp,-44
8110fdc8:	dc800315 	stw	r18,12(sp)
8110fdcc:	dfc00a15 	stw	ra,40(sp)
8110fdd0:	df000915 	stw	fp,36(sp)
8110fdd4:	ddc00815 	stw	r23,32(sp)
8110fdd8:	dd800715 	stw	r22,28(sp)
8110fddc:	dd400615 	stw	r21,24(sp)
8110fde0:	dd000515 	stw	r20,20(sp)
8110fde4:	dcc00415 	stw	r19,16(sp)
8110fde8:	dc400215 	stw	r17,8(sp)
8110fdec:	dc000115 	stw	r16,4(sp)
8110fdf0:	288002c4 	addi	r2,r5,11
8110fdf4:	00c00584 	movi	r3,22
8110fdf8:	2025883a 	mov	r18,r4
8110fdfc:	18807f2e 	bgeu	r3,r2,8110fffc <_malloc_r+0x238>
8110fe00:	047ffe04 	movi	r17,-8
8110fe04:	1462703a 	and	r17,r2,r17
8110fe08:	8800a316 	blt	r17,zero,81110098 <_malloc_r+0x2d4>
8110fe0c:	8940a236 	bltu	r17,r5,81110098 <_malloc_r+0x2d4>
8110fe10:	111fd940 	call	8111fd94 <__malloc_lock>
8110fe14:	00807dc4 	movi	r2,503
8110fe18:	1441e92e 	bgeu	r2,r17,811105c0 <_malloc_r+0x7fc>
8110fe1c:	8804d27a 	srli	r2,r17,9
8110fe20:	1000a126 	beq	r2,zero,811100a8 <_malloc_r+0x2e4>
8110fe24:	00c00104 	movi	r3,4
8110fe28:	18811e36 	bltu	r3,r2,811102a4 <_malloc_r+0x4e0>
8110fe2c:	8804d1ba 	srli	r2,r17,6
8110fe30:	12000e44 	addi	r8,r2,57
8110fe34:	11c00e04 	addi	r7,r2,56
8110fe38:	4209883a 	add	r4,r8,r8
8110fe3c:	04e044b4 	movhi	r19,33042
8110fe40:	2109883a 	add	r4,r4,r4
8110fe44:	9cda0104 	addi	r19,r19,26628
8110fe48:	2109883a 	add	r4,r4,r4
8110fe4c:	9909883a 	add	r4,r19,r4
8110fe50:	24000117 	ldw	r16,4(r4)
8110fe54:	213ffe04 	addi	r4,r4,-8
8110fe58:	24009726 	beq	r4,r16,811100b8 <_malloc_r+0x2f4>
8110fe5c:	80800117 	ldw	r2,4(r16)
8110fe60:	01bfff04 	movi	r6,-4
8110fe64:	014003c4 	movi	r5,15
8110fe68:	1184703a 	and	r2,r2,r6
8110fe6c:	1447c83a 	sub	r3,r2,r17
8110fe70:	28c00716 	blt	r5,r3,8110fe90 <_malloc_r+0xcc>
8110fe74:	1800920e 	bge	r3,zero,811100c0 <_malloc_r+0x2fc>
8110fe78:	84000317 	ldw	r16,12(r16)
8110fe7c:	24008e26 	beq	r4,r16,811100b8 <_malloc_r+0x2f4>
8110fe80:	80800117 	ldw	r2,4(r16)
8110fe84:	1184703a 	and	r2,r2,r6
8110fe88:	1447c83a 	sub	r3,r2,r17
8110fe8c:	28fff90e 	bge	r5,r3,8110fe74 <__reset+0xfb0efe74>
8110fe90:	3809883a 	mov	r4,r7
8110fe94:	01a044b4 	movhi	r6,33042
8110fe98:	9c000417 	ldw	r16,16(r19)
8110fe9c:	319a0104 	addi	r6,r6,26628
8110fea0:	32000204 	addi	r8,r6,8
8110fea4:	82013426 	beq	r16,r8,81110378 <_malloc_r+0x5b4>
8110fea8:	80c00117 	ldw	r3,4(r16)
8110feac:	00bfff04 	movi	r2,-4
8110feb0:	188e703a 	and	r7,r3,r2
8110feb4:	3c45c83a 	sub	r2,r7,r17
8110feb8:	00c003c4 	movi	r3,15
8110febc:	18811f16 	blt	r3,r2,8111033c <_malloc_r+0x578>
8110fec0:	32000515 	stw	r8,20(r6)
8110fec4:	32000415 	stw	r8,16(r6)
8110fec8:	10007f0e 	bge	r2,zero,811100c8 <_malloc_r+0x304>
8110fecc:	00807fc4 	movi	r2,511
8110fed0:	11c0fd36 	bltu	r2,r7,811102c8 <_malloc_r+0x504>
8110fed4:	3806d0fa 	srli	r3,r7,3
8110fed8:	01c00044 	movi	r7,1
8110fedc:	30800117 	ldw	r2,4(r6)
8110fee0:	19400044 	addi	r5,r3,1
8110fee4:	294b883a 	add	r5,r5,r5
8110fee8:	1807d0ba 	srai	r3,r3,2
8110feec:	294b883a 	add	r5,r5,r5
8110fef0:	294b883a 	add	r5,r5,r5
8110fef4:	298b883a 	add	r5,r5,r6
8110fef8:	38c6983a 	sll	r3,r7,r3
8110fefc:	29c00017 	ldw	r7,0(r5)
8110ff00:	2a7ffe04 	addi	r9,r5,-8
8110ff04:	1886b03a 	or	r3,r3,r2
8110ff08:	82400315 	stw	r9,12(r16)
8110ff0c:	81c00215 	stw	r7,8(r16)
8110ff10:	30c00115 	stw	r3,4(r6)
8110ff14:	2c000015 	stw	r16,0(r5)
8110ff18:	3c000315 	stw	r16,12(r7)
8110ff1c:	2005d0ba 	srai	r2,r4,2
8110ff20:	01400044 	movi	r5,1
8110ff24:	288a983a 	sll	r5,r5,r2
8110ff28:	19406f36 	bltu	r3,r5,811100e8 <_malloc_r+0x324>
8110ff2c:	28c4703a 	and	r2,r5,r3
8110ff30:	10000a1e 	bne	r2,zero,8110ff5c <_malloc_r+0x198>
8110ff34:	00bfff04 	movi	r2,-4
8110ff38:	294b883a 	add	r5,r5,r5
8110ff3c:	2088703a 	and	r4,r4,r2
8110ff40:	28c4703a 	and	r2,r5,r3
8110ff44:	21000104 	addi	r4,r4,4
8110ff48:	1000041e 	bne	r2,zero,8110ff5c <_malloc_r+0x198>
8110ff4c:	294b883a 	add	r5,r5,r5
8110ff50:	28c4703a 	and	r2,r5,r3
8110ff54:	21000104 	addi	r4,r4,4
8110ff58:	103ffc26 	beq	r2,zero,8110ff4c <__reset+0xfb0eff4c>
8110ff5c:	02bfff04 	movi	r10,-4
8110ff60:	024003c4 	movi	r9,15
8110ff64:	21800044 	addi	r6,r4,1
8110ff68:	318d883a 	add	r6,r6,r6
8110ff6c:	318d883a 	add	r6,r6,r6
8110ff70:	318d883a 	add	r6,r6,r6
8110ff74:	998d883a 	add	r6,r19,r6
8110ff78:	333ffe04 	addi	r12,r6,-8
8110ff7c:	2017883a 	mov	r11,r4
8110ff80:	31800104 	addi	r6,r6,4
8110ff84:	34000017 	ldw	r16,0(r6)
8110ff88:	31fffd04 	addi	r7,r6,-12
8110ff8c:	81c0041e 	bne	r16,r7,8110ffa0 <_malloc_r+0x1dc>
8110ff90:	0000fb06 	br	81110380 <_malloc_r+0x5bc>
8110ff94:	1801030e 	bge	r3,zero,811103a4 <_malloc_r+0x5e0>
8110ff98:	84000317 	ldw	r16,12(r16)
8110ff9c:	81c0f826 	beq	r16,r7,81110380 <_malloc_r+0x5bc>
8110ffa0:	80800117 	ldw	r2,4(r16)
8110ffa4:	1284703a 	and	r2,r2,r10
8110ffa8:	1447c83a 	sub	r3,r2,r17
8110ffac:	48fff90e 	bge	r9,r3,8110ff94 <__reset+0xfb0eff94>
8110ffb0:	80800317 	ldw	r2,12(r16)
8110ffb4:	81000217 	ldw	r4,8(r16)
8110ffb8:	89400054 	ori	r5,r17,1
8110ffbc:	81400115 	stw	r5,4(r16)
8110ffc0:	20800315 	stw	r2,12(r4)
8110ffc4:	11000215 	stw	r4,8(r2)
8110ffc8:	8463883a 	add	r17,r16,r17
8110ffcc:	9c400515 	stw	r17,20(r19)
8110ffd0:	9c400415 	stw	r17,16(r19)
8110ffd4:	18800054 	ori	r2,r3,1
8110ffd8:	88800115 	stw	r2,4(r17)
8110ffdc:	8a000315 	stw	r8,12(r17)
8110ffe0:	8a000215 	stw	r8,8(r17)
8110ffe4:	88e3883a 	add	r17,r17,r3
8110ffe8:	88c00015 	stw	r3,0(r17)
8110ffec:	9009883a 	mov	r4,r18
8110fff0:	111fdb80 	call	8111fdb8 <__malloc_unlock>
8110fff4:	80800204 	addi	r2,r16,8
8110fff8:	00001b06 	br	81110068 <_malloc_r+0x2a4>
8110fffc:	04400404 	movi	r17,16
81110000:	89402536 	bltu	r17,r5,81110098 <_malloc_r+0x2d4>
81110004:	111fd940 	call	8111fd94 <__malloc_lock>
81110008:	00800184 	movi	r2,6
8111000c:	01000084 	movi	r4,2
81110010:	04e044b4 	movhi	r19,33042
81110014:	1085883a 	add	r2,r2,r2
81110018:	9cda0104 	addi	r19,r19,26628
8111001c:	1085883a 	add	r2,r2,r2
81110020:	9885883a 	add	r2,r19,r2
81110024:	14000117 	ldw	r16,4(r2)
81110028:	10fffe04 	addi	r3,r2,-8
8111002c:	80c0d926 	beq	r16,r3,81110394 <_malloc_r+0x5d0>
81110030:	80c00117 	ldw	r3,4(r16)
81110034:	81000317 	ldw	r4,12(r16)
81110038:	00bfff04 	movi	r2,-4
8111003c:	1884703a 	and	r2,r3,r2
81110040:	81400217 	ldw	r5,8(r16)
81110044:	8085883a 	add	r2,r16,r2
81110048:	10c00117 	ldw	r3,4(r2)
8111004c:	29000315 	stw	r4,12(r5)
81110050:	21400215 	stw	r5,8(r4)
81110054:	18c00054 	ori	r3,r3,1
81110058:	10c00115 	stw	r3,4(r2)
8111005c:	9009883a 	mov	r4,r18
81110060:	111fdb80 	call	8111fdb8 <__malloc_unlock>
81110064:	80800204 	addi	r2,r16,8
81110068:	dfc00a17 	ldw	ra,40(sp)
8111006c:	df000917 	ldw	fp,36(sp)
81110070:	ddc00817 	ldw	r23,32(sp)
81110074:	dd800717 	ldw	r22,28(sp)
81110078:	dd400617 	ldw	r21,24(sp)
8111007c:	dd000517 	ldw	r20,20(sp)
81110080:	dcc00417 	ldw	r19,16(sp)
81110084:	dc800317 	ldw	r18,12(sp)
81110088:	dc400217 	ldw	r17,8(sp)
8111008c:	dc000117 	ldw	r16,4(sp)
81110090:	dec00b04 	addi	sp,sp,44
81110094:	f800283a 	ret
81110098:	00800304 	movi	r2,12
8111009c:	90800015 	stw	r2,0(r18)
811100a0:	0005883a 	mov	r2,zero
811100a4:	003ff006 	br	81110068 <__reset+0xfb0f0068>
811100a8:	01002004 	movi	r4,128
811100ac:	02001004 	movi	r8,64
811100b0:	01c00fc4 	movi	r7,63
811100b4:	003f6106 	br	8110fe3c <__reset+0xfb0efe3c>
811100b8:	4009883a 	mov	r4,r8
811100bc:	003f7506 	br	8110fe94 <__reset+0xfb0efe94>
811100c0:	81000317 	ldw	r4,12(r16)
811100c4:	003fde06 	br	81110040 <__reset+0xfb0f0040>
811100c8:	81c5883a 	add	r2,r16,r7
811100cc:	11400117 	ldw	r5,4(r2)
811100d0:	9009883a 	mov	r4,r18
811100d4:	29400054 	ori	r5,r5,1
811100d8:	11400115 	stw	r5,4(r2)
811100dc:	111fdb80 	call	8111fdb8 <__malloc_unlock>
811100e0:	80800204 	addi	r2,r16,8
811100e4:	003fe006 	br	81110068 <__reset+0xfb0f0068>
811100e8:	9c000217 	ldw	r16,8(r19)
811100ec:	00bfff04 	movi	r2,-4
811100f0:	85800117 	ldw	r22,4(r16)
811100f4:	b0ac703a 	and	r22,r22,r2
811100f8:	b4400336 	bltu	r22,r17,81110108 <_malloc_r+0x344>
811100fc:	b445c83a 	sub	r2,r22,r17
81110100:	00c003c4 	movi	r3,15
81110104:	18805d16 	blt	r3,r2,8111027c <_malloc_r+0x4b8>
81110108:	05e044f4 	movhi	r23,33043
8111010c:	00a044f4 	movhi	r2,33043
81110110:	10a04204 	addi	r2,r2,-32504
81110114:	bde01304 	addi	r23,r23,-32692
81110118:	15400017 	ldw	r21,0(r2)
8111011c:	b8c00017 	ldw	r3,0(r23)
81110120:	00bfffc4 	movi	r2,-1
81110124:	858d883a 	add	r6,r16,r22
81110128:	8d6b883a 	add	r21,r17,r21
8111012c:	1880ea26 	beq	r3,r2,811104d8 <_malloc_r+0x714>
81110130:	ad4403c4 	addi	r21,r21,4111
81110134:	00bc0004 	movi	r2,-4096
81110138:	a8aa703a 	and	r21,r21,r2
8111013c:	a80b883a 	mov	r5,r21
81110140:	9009883a 	mov	r4,r18
81110144:	d9800015 	stw	r6,0(sp)
81110148:	1110b180 	call	81110b18 <_sbrk_r>
8111014c:	1029883a 	mov	r20,r2
81110150:	00bfffc4 	movi	r2,-1
81110154:	d9800017 	ldw	r6,0(sp)
81110158:	a080e826 	beq	r20,r2,811104fc <_malloc_r+0x738>
8111015c:	a180a636 	bltu	r20,r6,811103f8 <_malloc_r+0x634>
81110160:	072044f4 	movhi	fp,33043
81110164:	e7204d04 	addi	fp,fp,-32460
81110168:	e0800017 	ldw	r2,0(fp)
8111016c:	a887883a 	add	r3,r21,r2
81110170:	e0c00015 	stw	r3,0(fp)
81110174:	3500e626 	beq	r6,r20,81110510 <_malloc_r+0x74c>
81110178:	b9000017 	ldw	r4,0(r23)
8111017c:	00bfffc4 	movi	r2,-1
81110180:	2080ee26 	beq	r4,r2,8111053c <_malloc_r+0x778>
81110184:	a185c83a 	sub	r2,r20,r6
81110188:	10c5883a 	add	r2,r2,r3
8111018c:	e0800015 	stw	r2,0(fp)
81110190:	a0c001cc 	andi	r3,r20,7
81110194:	1800bc26 	beq	r3,zero,81110488 <_malloc_r+0x6c4>
81110198:	a0e9c83a 	sub	r20,r20,r3
8111019c:	00840204 	movi	r2,4104
811101a0:	a5000204 	addi	r20,r20,8
811101a4:	10c7c83a 	sub	r3,r2,r3
811101a8:	a545883a 	add	r2,r20,r21
811101ac:	1083ffcc 	andi	r2,r2,4095
811101b0:	18abc83a 	sub	r21,r3,r2
811101b4:	a80b883a 	mov	r5,r21
811101b8:	9009883a 	mov	r4,r18
811101bc:	1110b180 	call	81110b18 <_sbrk_r>
811101c0:	00ffffc4 	movi	r3,-1
811101c4:	10c0e126 	beq	r2,r3,8111054c <_malloc_r+0x788>
811101c8:	1505c83a 	sub	r2,r2,r20
811101cc:	1545883a 	add	r2,r2,r21
811101d0:	10800054 	ori	r2,r2,1
811101d4:	e0c00017 	ldw	r3,0(fp)
811101d8:	9d000215 	stw	r20,8(r19)
811101dc:	a0800115 	stw	r2,4(r20)
811101e0:	a8c7883a 	add	r3,r21,r3
811101e4:	e0c00015 	stw	r3,0(fp)
811101e8:	84c00e26 	beq	r16,r19,81110224 <_malloc_r+0x460>
811101ec:	018003c4 	movi	r6,15
811101f0:	3580a72e 	bgeu	r6,r22,81110490 <_malloc_r+0x6cc>
811101f4:	81400117 	ldw	r5,4(r16)
811101f8:	013ffe04 	movi	r4,-8
811101fc:	b0bffd04 	addi	r2,r22,-12
81110200:	1104703a 	and	r2,r2,r4
81110204:	2900004c 	andi	r4,r5,1
81110208:	2088b03a 	or	r4,r4,r2
8111020c:	81000115 	stw	r4,4(r16)
81110210:	01400144 	movi	r5,5
81110214:	8089883a 	add	r4,r16,r2
81110218:	21400115 	stw	r5,4(r4)
8111021c:	21400215 	stw	r5,8(r4)
81110220:	3080cd36 	bltu	r6,r2,81110558 <_malloc_r+0x794>
81110224:	00a044f4 	movhi	r2,33043
81110228:	10a04104 	addi	r2,r2,-32508
8111022c:	11000017 	ldw	r4,0(r2)
81110230:	20c0012e 	bgeu	r4,r3,81110238 <_malloc_r+0x474>
81110234:	10c00015 	stw	r3,0(r2)
81110238:	00a044f4 	movhi	r2,33043
8111023c:	10a04004 	addi	r2,r2,-32512
81110240:	11000017 	ldw	r4,0(r2)
81110244:	9c000217 	ldw	r16,8(r19)
81110248:	20c0012e 	bgeu	r4,r3,81110250 <_malloc_r+0x48c>
8111024c:	10c00015 	stw	r3,0(r2)
81110250:	80c00117 	ldw	r3,4(r16)
81110254:	00bfff04 	movi	r2,-4
81110258:	1886703a 	and	r3,r3,r2
8111025c:	1c45c83a 	sub	r2,r3,r17
81110260:	1c400236 	bltu	r3,r17,8111026c <_malloc_r+0x4a8>
81110264:	00c003c4 	movi	r3,15
81110268:	18800416 	blt	r3,r2,8111027c <_malloc_r+0x4b8>
8111026c:	9009883a 	mov	r4,r18
81110270:	111fdb80 	call	8111fdb8 <__malloc_unlock>
81110274:	0005883a 	mov	r2,zero
81110278:	003f7b06 	br	81110068 <__reset+0xfb0f0068>
8111027c:	88c00054 	ori	r3,r17,1
81110280:	80c00115 	stw	r3,4(r16)
81110284:	8463883a 	add	r17,r16,r17
81110288:	10800054 	ori	r2,r2,1
8111028c:	9c400215 	stw	r17,8(r19)
81110290:	88800115 	stw	r2,4(r17)
81110294:	9009883a 	mov	r4,r18
81110298:	111fdb80 	call	8111fdb8 <__malloc_unlock>
8111029c:	80800204 	addi	r2,r16,8
811102a0:	003f7106 	br	81110068 <__reset+0xfb0f0068>
811102a4:	00c00504 	movi	r3,20
811102a8:	18804a2e 	bgeu	r3,r2,811103d4 <_malloc_r+0x610>
811102ac:	00c01504 	movi	r3,84
811102b0:	18806e36 	bltu	r3,r2,8111046c <_malloc_r+0x6a8>
811102b4:	8804d33a 	srli	r2,r17,12
811102b8:	12001bc4 	addi	r8,r2,111
811102bc:	11c01b84 	addi	r7,r2,110
811102c0:	4209883a 	add	r4,r8,r8
811102c4:	003edd06 	br	8110fe3c <__reset+0xfb0efe3c>
811102c8:	3804d27a 	srli	r2,r7,9
811102cc:	00c00104 	movi	r3,4
811102d0:	1880442e 	bgeu	r3,r2,811103e4 <_malloc_r+0x620>
811102d4:	00c00504 	movi	r3,20
811102d8:	18808136 	bltu	r3,r2,811104e0 <_malloc_r+0x71c>
811102dc:	11401704 	addi	r5,r2,92
811102e0:	10c016c4 	addi	r3,r2,91
811102e4:	294b883a 	add	r5,r5,r5
811102e8:	294b883a 	add	r5,r5,r5
811102ec:	294b883a 	add	r5,r5,r5
811102f0:	994b883a 	add	r5,r19,r5
811102f4:	28800017 	ldw	r2,0(r5)
811102f8:	01a044b4 	movhi	r6,33042
811102fc:	297ffe04 	addi	r5,r5,-8
81110300:	319a0104 	addi	r6,r6,26628
81110304:	28806526 	beq	r5,r2,8111049c <_malloc_r+0x6d8>
81110308:	01bfff04 	movi	r6,-4
8111030c:	10c00117 	ldw	r3,4(r2)
81110310:	1986703a 	and	r3,r3,r6
81110314:	38c0022e 	bgeu	r7,r3,81110320 <_malloc_r+0x55c>
81110318:	10800217 	ldw	r2,8(r2)
8111031c:	28bffb1e 	bne	r5,r2,8111030c <__reset+0xfb0f030c>
81110320:	11400317 	ldw	r5,12(r2)
81110324:	98c00117 	ldw	r3,4(r19)
81110328:	81400315 	stw	r5,12(r16)
8111032c:	80800215 	stw	r2,8(r16)
81110330:	2c000215 	stw	r16,8(r5)
81110334:	14000315 	stw	r16,12(r2)
81110338:	003ef806 	br	8110ff1c <__reset+0xfb0eff1c>
8111033c:	88c00054 	ori	r3,r17,1
81110340:	80c00115 	stw	r3,4(r16)
81110344:	8463883a 	add	r17,r16,r17
81110348:	34400515 	stw	r17,20(r6)
8111034c:	34400415 	stw	r17,16(r6)
81110350:	10c00054 	ori	r3,r2,1
81110354:	8a000315 	stw	r8,12(r17)
81110358:	8a000215 	stw	r8,8(r17)
8111035c:	88c00115 	stw	r3,4(r17)
81110360:	88a3883a 	add	r17,r17,r2
81110364:	88800015 	stw	r2,0(r17)
81110368:	9009883a 	mov	r4,r18
8111036c:	111fdb80 	call	8111fdb8 <__malloc_unlock>
81110370:	80800204 	addi	r2,r16,8
81110374:	003f3c06 	br	81110068 <__reset+0xfb0f0068>
81110378:	30c00117 	ldw	r3,4(r6)
8111037c:	003ee706 	br	8110ff1c <__reset+0xfb0eff1c>
81110380:	5ac00044 	addi	r11,r11,1
81110384:	588000cc 	andi	r2,r11,3
81110388:	31800204 	addi	r6,r6,8
8111038c:	103efd1e 	bne	r2,zero,8110ff84 <__reset+0xfb0eff84>
81110390:	00002406 	br	81110424 <_malloc_r+0x660>
81110394:	14000317 	ldw	r16,12(r2)
81110398:	143f251e 	bne	r2,r16,81110030 <__reset+0xfb0f0030>
8111039c:	21000084 	addi	r4,r4,2
811103a0:	003ebc06 	br	8110fe94 <__reset+0xfb0efe94>
811103a4:	8085883a 	add	r2,r16,r2
811103a8:	10c00117 	ldw	r3,4(r2)
811103ac:	81000317 	ldw	r4,12(r16)
811103b0:	81400217 	ldw	r5,8(r16)
811103b4:	18c00054 	ori	r3,r3,1
811103b8:	10c00115 	stw	r3,4(r2)
811103bc:	29000315 	stw	r4,12(r5)
811103c0:	21400215 	stw	r5,8(r4)
811103c4:	9009883a 	mov	r4,r18
811103c8:	111fdb80 	call	8111fdb8 <__malloc_unlock>
811103cc:	80800204 	addi	r2,r16,8
811103d0:	003f2506 	br	81110068 <__reset+0xfb0f0068>
811103d4:	12001704 	addi	r8,r2,92
811103d8:	11c016c4 	addi	r7,r2,91
811103dc:	4209883a 	add	r4,r8,r8
811103e0:	003e9606 	br	8110fe3c <__reset+0xfb0efe3c>
811103e4:	3804d1ba 	srli	r2,r7,6
811103e8:	11400e44 	addi	r5,r2,57
811103ec:	10c00e04 	addi	r3,r2,56
811103f0:	294b883a 	add	r5,r5,r5
811103f4:	003fbc06 	br	811102e8 <__reset+0xfb0f02e8>
811103f8:	84ff5926 	beq	r16,r19,81110160 <__reset+0xfb0f0160>
811103fc:	00a044b4 	movhi	r2,33042
81110400:	109a0104 	addi	r2,r2,26628
81110404:	14000217 	ldw	r16,8(r2)
81110408:	00bfff04 	movi	r2,-4
8111040c:	80c00117 	ldw	r3,4(r16)
81110410:	1886703a 	and	r3,r3,r2
81110414:	003f9106 	br	8111025c <__reset+0xfb0f025c>
81110418:	60800217 	ldw	r2,8(r12)
8111041c:	213fffc4 	addi	r4,r4,-1
81110420:	1300651e 	bne	r2,r12,811105b8 <_malloc_r+0x7f4>
81110424:	208000cc 	andi	r2,r4,3
81110428:	633ffe04 	addi	r12,r12,-8
8111042c:	103ffa1e 	bne	r2,zero,81110418 <__reset+0xfb0f0418>
81110430:	98800117 	ldw	r2,4(r19)
81110434:	0146303a 	nor	r3,zero,r5
81110438:	1884703a 	and	r2,r3,r2
8111043c:	98800115 	stw	r2,4(r19)
81110440:	294b883a 	add	r5,r5,r5
81110444:	117f2836 	bltu	r2,r5,811100e8 <__reset+0xfb0f00e8>
81110448:	283f2726 	beq	r5,zero,811100e8 <__reset+0xfb0f00e8>
8111044c:	2886703a 	and	r3,r5,r2
81110450:	5809883a 	mov	r4,r11
81110454:	183ec31e 	bne	r3,zero,8110ff64 <__reset+0xfb0eff64>
81110458:	294b883a 	add	r5,r5,r5
8111045c:	2886703a 	and	r3,r5,r2
81110460:	21000104 	addi	r4,r4,4
81110464:	183ffc26 	beq	r3,zero,81110458 <__reset+0xfb0f0458>
81110468:	003ebe06 	br	8110ff64 <__reset+0xfb0eff64>
8111046c:	00c05504 	movi	r3,340
81110470:	18801236 	bltu	r3,r2,811104bc <_malloc_r+0x6f8>
81110474:	8804d3fa 	srli	r2,r17,15
81110478:	12001e04 	addi	r8,r2,120
8111047c:	11c01dc4 	addi	r7,r2,119
81110480:	4209883a 	add	r4,r8,r8
81110484:	003e6d06 	br	8110fe3c <__reset+0xfb0efe3c>
81110488:	00c40004 	movi	r3,4096
8111048c:	003f4606 	br	811101a8 <__reset+0xfb0f01a8>
81110490:	00800044 	movi	r2,1
81110494:	a0800115 	stw	r2,4(r20)
81110498:	003f7406 	br	8111026c <__reset+0xfb0f026c>
8111049c:	1805d0ba 	srai	r2,r3,2
811104a0:	01c00044 	movi	r7,1
811104a4:	30c00117 	ldw	r3,4(r6)
811104a8:	388e983a 	sll	r7,r7,r2
811104ac:	2805883a 	mov	r2,r5
811104b0:	38c6b03a 	or	r3,r7,r3
811104b4:	30c00115 	stw	r3,4(r6)
811104b8:	003f9b06 	br	81110328 <__reset+0xfb0f0328>
811104bc:	00c15504 	movi	r3,1364
811104c0:	18801a36 	bltu	r3,r2,8111052c <_malloc_r+0x768>
811104c4:	8804d4ba 	srli	r2,r17,18
811104c8:	12001f44 	addi	r8,r2,125
811104cc:	11c01f04 	addi	r7,r2,124
811104d0:	4209883a 	add	r4,r8,r8
811104d4:	003e5906 	br	8110fe3c <__reset+0xfb0efe3c>
811104d8:	ad400404 	addi	r21,r21,16
811104dc:	003f1706 	br	8111013c <__reset+0xfb0f013c>
811104e0:	00c01504 	movi	r3,84
811104e4:	18802336 	bltu	r3,r2,81110574 <_malloc_r+0x7b0>
811104e8:	3804d33a 	srli	r2,r7,12
811104ec:	11401bc4 	addi	r5,r2,111
811104f0:	10c01b84 	addi	r3,r2,110
811104f4:	294b883a 	add	r5,r5,r5
811104f8:	003f7b06 	br	811102e8 <__reset+0xfb0f02e8>
811104fc:	9c000217 	ldw	r16,8(r19)
81110500:	00bfff04 	movi	r2,-4
81110504:	80c00117 	ldw	r3,4(r16)
81110508:	1886703a 	and	r3,r3,r2
8111050c:	003f5306 	br	8111025c <__reset+0xfb0f025c>
81110510:	3083ffcc 	andi	r2,r6,4095
81110514:	103f181e 	bne	r2,zero,81110178 <__reset+0xfb0f0178>
81110518:	99000217 	ldw	r4,8(r19)
8111051c:	b545883a 	add	r2,r22,r21
81110520:	10800054 	ori	r2,r2,1
81110524:	20800115 	stw	r2,4(r4)
81110528:	003f3e06 	br	81110224 <__reset+0xfb0f0224>
8111052c:	01003f84 	movi	r4,254
81110530:	02001fc4 	movi	r8,127
81110534:	01c01f84 	movi	r7,126
81110538:	003e4006 	br	8110fe3c <__reset+0xfb0efe3c>
8111053c:	00a044f4 	movhi	r2,33043
81110540:	10a01304 	addi	r2,r2,-32692
81110544:	15000015 	stw	r20,0(r2)
81110548:	003f1106 	br	81110190 <__reset+0xfb0f0190>
8111054c:	00800044 	movi	r2,1
81110550:	002b883a 	mov	r21,zero
81110554:	003f1f06 	br	811101d4 <__reset+0xfb0f01d4>
81110558:	81400204 	addi	r5,r16,8
8111055c:	9009883a 	mov	r4,r18
81110560:	11174bc0 	call	811174bc <_free_r>
81110564:	00a044f4 	movhi	r2,33043
81110568:	10a04d04 	addi	r2,r2,-32460
8111056c:	10c00017 	ldw	r3,0(r2)
81110570:	003f2c06 	br	81110224 <__reset+0xfb0f0224>
81110574:	00c05504 	movi	r3,340
81110578:	18800536 	bltu	r3,r2,81110590 <_malloc_r+0x7cc>
8111057c:	3804d3fa 	srli	r2,r7,15
81110580:	11401e04 	addi	r5,r2,120
81110584:	10c01dc4 	addi	r3,r2,119
81110588:	294b883a 	add	r5,r5,r5
8111058c:	003f5606 	br	811102e8 <__reset+0xfb0f02e8>
81110590:	00c15504 	movi	r3,1364
81110594:	18800536 	bltu	r3,r2,811105ac <_malloc_r+0x7e8>
81110598:	3804d4ba 	srli	r2,r7,18
8111059c:	11401f44 	addi	r5,r2,125
811105a0:	10c01f04 	addi	r3,r2,124
811105a4:	294b883a 	add	r5,r5,r5
811105a8:	003f4f06 	br	811102e8 <__reset+0xfb0f02e8>
811105ac:	01403f84 	movi	r5,254
811105b0:	00c01f84 	movi	r3,126
811105b4:	003f4c06 	br	811102e8 <__reset+0xfb0f02e8>
811105b8:	98800117 	ldw	r2,4(r19)
811105bc:	003fa006 	br	81110440 <__reset+0xfb0f0440>
811105c0:	8808d0fa 	srli	r4,r17,3
811105c4:	20800044 	addi	r2,r4,1
811105c8:	1085883a 	add	r2,r2,r2
811105cc:	003e9006 	br	81110010 <__reset+0xfb0f0010>

811105d0 <memcpy>:
811105d0:	defffd04 	addi	sp,sp,-12
811105d4:	dfc00215 	stw	ra,8(sp)
811105d8:	dc400115 	stw	r17,4(sp)
811105dc:	dc000015 	stw	r16,0(sp)
811105e0:	00c003c4 	movi	r3,15
811105e4:	2005883a 	mov	r2,r4
811105e8:	1980452e 	bgeu	r3,r6,81110700 <memcpy+0x130>
811105ec:	2906b03a 	or	r3,r5,r4
811105f0:	18c000cc 	andi	r3,r3,3
811105f4:	1800441e 	bne	r3,zero,81110708 <memcpy+0x138>
811105f8:	347ffc04 	addi	r17,r6,-16
811105fc:	8822d13a 	srli	r17,r17,4
81110600:	28c00104 	addi	r3,r5,4
81110604:	23400104 	addi	r13,r4,4
81110608:	8820913a 	slli	r16,r17,4
8111060c:	2b000204 	addi	r12,r5,8
81110610:	22c00204 	addi	r11,r4,8
81110614:	84000504 	addi	r16,r16,20
81110618:	2a800304 	addi	r10,r5,12
8111061c:	22400304 	addi	r9,r4,12
81110620:	2c21883a 	add	r16,r5,r16
81110624:	2811883a 	mov	r8,r5
81110628:	200f883a 	mov	r7,r4
8111062c:	41000017 	ldw	r4,0(r8)
81110630:	1fc00017 	ldw	ra,0(r3)
81110634:	63c00017 	ldw	r15,0(r12)
81110638:	39000015 	stw	r4,0(r7)
8111063c:	53800017 	ldw	r14,0(r10)
81110640:	6fc00015 	stw	ra,0(r13)
81110644:	5bc00015 	stw	r15,0(r11)
81110648:	4b800015 	stw	r14,0(r9)
8111064c:	18c00404 	addi	r3,r3,16
81110650:	39c00404 	addi	r7,r7,16
81110654:	42000404 	addi	r8,r8,16
81110658:	6b400404 	addi	r13,r13,16
8111065c:	63000404 	addi	r12,r12,16
81110660:	5ac00404 	addi	r11,r11,16
81110664:	52800404 	addi	r10,r10,16
81110668:	4a400404 	addi	r9,r9,16
8111066c:	1c3fef1e 	bne	r3,r16,8111062c <__reset+0xfb0f062c>
81110670:	89c00044 	addi	r7,r17,1
81110674:	380e913a 	slli	r7,r7,4
81110678:	310003cc 	andi	r4,r6,15
8111067c:	02c000c4 	movi	r11,3
81110680:	11c7883a 	add	r3,r2,r7
81110684:	29cb883a 	add	r5,r5,r7
81110688:	5900212e 	bgeu	r11,r4,81110710 <memcpy+0x140>
8111068c:	1813883a 	mov	r9,r3
81110690:	2811883a 	mov	r8,r5
81110694:	200f883a 	mov	r7,r4
81110698:	42800017 	ldw	r10,0(r8)
8111069c:	4a400104 	addi	r9,r9,4
811106a0:	39ffff04 	addi	r7,r7,-4
811106a4:	4abfff15 	stw	r10,-4(r9)
811106a8:	42000104 	addi	r8,r8,4
811106ac:	59fffa36 	bltu	r11,r7,81110698 <__reset+0xfb0f0698>
811106b0:	213fff04 	addi	r4,r4,-4
811106b4:	2008d0ba 	srli	r4,r4,2
811106b8:	318000cc 	andi	r6,r6,3
811106bc:	21000044 	addi	r4,r4,1
811106c0:	2109883a 	add	r4,r4,r4
811106c4:	2109883a 	add	r4,r4,r4
811106c8:	1907883a 	add	r3,r3,r4
811106cc:	290b883a 	add	r5,r5,r4
811106d0:	30000626 	beq	r6,zero,811106ec <memcpy+0x11c>
811106d4:	198d883a 	add	r6,r3,r6
811106d8:	29c00003 	ldbu	r7,0(r5)
811106dc:	18c00044 	addi	r3,r3,1
811106e0:	29400044 	addi	r5,r5,1
811106e4:	19ffffc5 	stb	r7,-1(r3)
811106e8:	19bffb1e 	bne	r3,r6,811106d8 <__reset+0xfb0f06d8>
811106ec:	dfc00217 	ldw	ra,8(sp)
811106f0:	dc400117 	ldw	r17,4(sp)
811106f4:	dc000017 	ldw	r16,0(sp)
811106f8:	dec00304 	addi	sp,sp,12
811106fc:	f800283a 	ret
81110700:	2007883a 	mov	r3,r4
81110704:	003ff206 	br	811106d0 <__reset+0xfb0f06d0>
81110708:	2007883a 	mov	r3,r4
8111070c:	003ff106 	br	811106d4 <__reset+0xfb0f06d4>
81110710:	200d883a 	mov	r6,r4
81110714:	003fee06 	br	811106d0 <__reset+0xfb0f06d0>

81110718 <memset>:
81110718:	20c000cc 	andi	r3,r4,3
8111071c:	2005883a 	mov	r2,r4
81110720:	18004426 	beq	r3,zero,81110834 <memset+0x11c>
81110724:	31ffffc4 	addi	r7,r6,-1
81110728:	30004026 	beq	r6,zero,8111082c <memset+0x114>
8111072c:	2813883a 	mov	r9,r5
81110730:	200d883a 	mov	r6,r4
81110734:	2007883a 	mov	r3,r4
81110738:	00000406 	br	8111074c <memset+0x34>
8111073c:	3a3fffc4 	addi	r8,r7,-1
81110740:	31800044 	addi	r6,r6,1
81110744:	38003926 	beq	r7,zero,8111082c <memset+0x114>
81110748:	400f883a 	mov	r7,r8
8111074c:	18c00044 	addi	r3,r3,1
81110750:	32400005 	stb	r9,0(r6)
81110754:	1a0000cc 	andi	r8,r3,3
81110758:	403ff81e 	bne	r8,zero,8111073c <__reset+0xfb0f073c>
8111075c:	010000c4 	movi	r4,3
81110760:	21c02d2e 	bgeu	r4,r7,81110818 <memset+0x100>
81110764:	29003fcc 	andi	r4,r5,255
81110768:	200c923a 	slli	r6,r4,8
8111076c:	3108b03a 	or	r4,r6,r4
81110770:	200c943a 	slli	r6,r4,16
81110774:	218cb03a 	or	r6,r4,r6
81110778:	010003c4 	movi	r4,15
8111077c:	21c0182e 	bgeu	r4,r7,811107e0 <memset+0xc8>
81110780:	3b3ffc04 	addi	r12,r7,-16
81110784:	6018d13a 	srli	r12,r12,4
81110788:	1a000104 	addi	r8,r3,4
8111078c:	1ac00204 	addi	r11,r3,8
81110790:	6008913a 	slli	r4,r12,4
81110794:	1a800304 	addi	r10,r3,12
81110798:	1813883a 	mov	r9,r3
8111079c:	21000504 	addi	r4,r4,20
811107a0:	1909883a 	add	r4,r3,r4
811107a4:	49800015 	stw	r6,0(r9)
811107a8:	41800015 	stw	r6,0(r8)
811107ac:	59800015 	stw	r6,0(r11)
811107b0:	51800015 	stw	r6,0(r10)
811107b4:	42000404 	addi	r8,r8,16
811107b8:	4a400404 	addi	r9,r9,16
811107bc:	5ac00404 	addi	r11,r11,16
811107c0:	52800404 	addi	r10,r10,16
811107c4:	413ff71e 	bne	r8,r4,811107a4 <__reset+0xfb0f07a4>
811107c8:	63000044 	addi	r12,r12,1
811107cc:	6018913a 	slli	r12,r12,4
811107d0:	39c003cc 	andi	r7,r7,15
811107d4:	010000c4 	movi	r4,3
811107d8:	1b07883a 	add	r3,r3,r12
811107dc:	21c00e2e 	bgeu	r4,r7,81110818 <memset+0x100>
811107e0:	1813883a 	mov	r9,r3
811107e4:	3811883a 	mov	r8,r7
811107e8:	010000c4 	movi	r4,3
811107ec:	49800015 	stw	r6,0(r9)
811107f0:	423fff04 	addi	r8,r8,-4
811107f4:	4a400104 	addi	r9,r9,4
811107f8:	223ffc36 	bltu	r4,r8,811107ec <__reset+0xfb0f07ec>
811107fc:	393fff04 	addi	r4,r7,-4
81110800:	2008d0ba 	srli	r4,r4,2
81110804:	39c000cc 	andi	r7,r7,3
81110808:	21000044 	addi	r4,r4,1
8111080c:	2109883a 	add	r4,r4,r4
81110810:	2109883a 	add	r4,r4,r4
81110814:	1907883a 	add	r3,r3,r4
81110818:	38000526 	beq	r7,zero,81110830 <memset+0x118>
8111081c:	19cf883a 	add	r7,r3,r7
81110820:	19400005 	stb	r5,0(r3)
81110824:	18c00044 	addi	r3,r3,1
81110828:	38fffd1e 	bne	r7,r3,81110820 <__reset+0xfb0f0820>
8111082c:	f800283a 	ret
81110830:	f800283a 	ret
81110834:	2007883a 	mov	r3,r4
81110838:	300f883a 	mov	r7,r6
8111083c:	003fc706 	br	8111075c <__reset+0xfb0f075c>

81110840 <_open_r>:
81110840:	defffd04 	addi	sp,sp,-12
81110844:	2805883a 	mov	r2,r5
81110848:	dc000015 	stw	r16,0(sp)
8111084c:	042044f4 	movhi	r16,33043
81110850:	dc400115 	stw	r17,4(sp)
81110854:	300b883a 	mov	r5,r6
81110858:	84203f04 	addi	r16,r16,-32516
8111085c:	2023883a 	mov	r17,r4
81110860:	380d883a 	mov	r6,r7
81110864:	1009883a 	mov	r4,r2
81110868:	dfc00215 	stw	ra,8(sp)
8111086c:	80000015 	stw	zero,0(r16)
81110870:	111fedc0 	call	8111fedc <open>
81110874:	00ffffc4 	movi	r3,-1
81110878:	10c00526 	beq	r2,r3,81110890 <_open_r+0x50>
8111087c:	dfc00217 	ldw	ra,8(sp)
81110880:	dc400117 	ldw	r17,4(sp)
81110884:	dc000017 	ldw	r16,0(sp)
81110888:	dec00304 	addi	sp,sp,12
8111088c:	f800283a 	ret
81110890:	80c00017 	ldw	r3,0(r16)
81110894:	183ff926 	beq	r3,zero,8111087c <__reset+0xfb0f087c>
81110898:	88c00015 	stw	r3,0(r17)
8111089c:	003ff706 	br	8111087c <__reset+0xfb0f087c>

811108a0 <lflush>:
811108a0:	2080030b 	ldhu	r2,12(r4)
811108a4:	00c00244 	movi	r3,9
811108a8:	1080024c 	andi	r2,r2,9
811108ac:	10c00226 	beq	r2,r3,811108b8 <lflush+0x18>
811108b0:	0005883a 	mov	r2,zero
811108b4:	f800283a 	ret
811108b8:	1116f1c1 	jmpi	81116f1c <fflush>

811108bc <__srefill_r>:
811108bc:	defffc04 	addi	sp,sp,-16
811108c0:	dc400115 	stw	r17,4(sp)
811108c4:	dc000015 	stw	r16,0(sp)
811108c8:	dfc00315 	stw	ra,12(sp)
811108cc:	dc800215 	stw	r18,8(sp)
811108d0:	2023883a 	mov	r17,r4
811108d4:	2821883a 	mov	r16,r5
811108d8:	20000226 	beq	r4,zero,811108e4 <__srefill_r+0x28>
811108dc:	20800e17 	ldw	r2,56(r4)
811108e0:	10003c26 	beq	r2,zero,811109d4 <__srefill_r+0x118>
811108e4:	80c0030b 	ldhu	r3,12(r16)
811108e8:	1908000c 	andi	r4,r3,8192
811108ec:	1805883a 	mov	r2,r3
811108f0:	2000071e 	bne	r4,zero,81110910 <__srefill_r+0x54>
811108f4:	81001917 	ldw	r4,100(r16)
811108f8:	18880014 	ori	r2,r3,8192
811108fc:	00f7ffc4 	movi	r3,-8193
81110900:	20c8703a 	and	r4,r4,r3
81110904:	8080030d 	sth	r2,12(r16)
81110908:	1007883a 	mov	r3,r2
8111090c:	81001915 	stw	r4,100(r16)
81110910:	80000115 	stw	zero,4(r16)
81110914:	1100080c 	andi	r4,r2,32
81110918:	2000571e 	bne	r4,zero,81110a78 <__srefill_r+0x1bc>
8111091c:	1100010c 	andi	r4,r2,4
81110920:	20001f26 	beq	r4,zero,811109a0 <__srefill_r+0xe4>
81110924:	81400c17 	ldw	r5,48(r16)
81110928:	28000826 	beq	r5,zero,8111094c <__srefill_r+0x90>
8111092c:	80801004 	addi	r2,r16,64
81110930:	28800226 	beq	r5,r2,8111093c <__srefill_r+0x80>
81110934:	8809883a 	mov	r4,r17
81110938:	11174bc0 	call	811174bc <_free_r>
8111093c:	80800f17 	ldw	r2,60(r16)
81110940:	80000c15 	stw	zero,48(r16)
81110944:	80800115 	stw	r2,4(r16)
81110948:	1000391e 	bne	r2,zero,81110a30 <__srefill_r+0x174>
8111094c:	80800417 	ldw	r2,16(r16)
81110950:	10004b26 	beq	r2,zero,81110a80 <__srefill_r+0x1c4>
81110954:	8480030b 	ldhu	r18,12(r16)
81110958:	908000cc 	andi	r2,r18,3
8111095c:	10001f1e 	bne	r2,zero,811109dc <__srefill_r+0x120>
81110960:	81800417 	ldw	r6,16(r16)
81110964:	80800817 	ldw	r2,32(r16)
81110968:	81c00517 	ldw	r7,20(r16)
8111096c:	81400717 	ldw	r5,28(r16)
81110970:	81800015 	stw	r6,0(r16)
81110974:	8809883a 	mov	r4,r17
81110978:	103ee83a 	callr	r2
8111097c:	80800115 	stw	r2,4(r16)
81110980:	00800e0e 	bge	zero,r2,811109bc <__srefill_r+0x100>
81110984:	0005883a 	mov	r2,zero
81110988:	dfc00317 	ldw	ra,12(sp)
8111098c:	dc800217 	ldw	r18,8(sp)
81110990:	dc400117 	ldw	r17,4(sp)
81110994:	dc000017 	ldw	r16,0(sp)
81110998:	dec00404 	addi	sp,sp,16
8111099c:	f800283a 	ret
811109a0:	1100040c 	andi	r4,r2,16
811109a4:	20003026 	beq	r4,zero,81110a68 <__srefill_r+0x1ac>
811109a8:	1080020c 	andi	r2,r2,8
811109ac:	1000241e 	bne	r2,zero,81110a40 <__srefill_r+0x184>
811109b0:	18c00114 	ori	r3,r3,4
811109b4:	80c0030d 	sth	r3,12(r16)
811109b8:	003fe406 	br	8111094c <__reset+0xfb0f094c>
811109bc:	80c0030b 	ldhu	r3,12(r16)
811109c0:	1000161e 	bne	r2,zero,81110a1c <__srefill_r+0x160>
811109c4:	18c00814 	ori	r3,r3,32
811109c8:	00bfffc4 	movi	r2,-1
811109cc:	80c0030d 	sth	r3,12(r16)
811109d0:	003fed06 	br	81110988 <__reset+0xfb0f0988>
811109d4:	111729c0 	call	8111729c <__sinit>
811109d8:	003fc206 	br	811108e4 <__reset+0xfb0f08e4>
811109dc:	00a044f4 	movhi	r2,33043
811109e0:	10a01104 	addi	r2,r2,-32700
811109e4:	11000017 	ldw	r4,0(r2)
811109e8:	01604474 	movhi	r5,33041
811109ec:	00800044 	movi	r2,1
811109f0:	29422804 	addi	r5,r5,2208
811109f4:	8080030d 	sth	r2,12(r16)
811109f8:	1117c880 	call	81117c88 <_fwalk>
811109fc:	00800244 	movi	r2,9
81110a00:	8480030d 	sth	r18,12(r16)
81110a04:	9480024c 	andi	r18,r18,9
81110a08:	90bfd51e 	bne	r18,r2,81110960 <__reset+0xfb0f0960>
81110a0c:	800b883a 	mov	r5,r16
81110a10:	8809883a 	mov	r4,r17
81110a14:	1116ca40 	call	81116ca4 <__sflush_r>
81110a18:	003fd106 	br	81110960 <__reset+0xfb0f0960>
81110a1c:	18c01014 	ori	r3,r3,64
81110a20:	80000115 	stw	zero,4(r16)
81110a24:	00bfffc4 	movi	r2,-1
81110a28:	80c0030d 	sth	r3,12(r16)
81110a2c:	003fd606 	br	81110988 <__reset+0xfb0f0988>
81110a30:	80c00e17 	ldw	r3,56(r16)
81110a34:	0005883a 	mov	r2,zero
81110a38:	80c00015 	stw	r3,0(r16)
81110a3c:	003fd206 	br	81110988 <__reset+0xfb0f0988>
81110a40:	800b883a 	mov	r5,r16
81110a44:	8809883a 	mov	r4,r17
81110a48:	1116ec00 	call	81116ec0 <_fflush_r>
81110a4c:	10000a1e 	bne	r2,zero,81110a78 <__srefill_r+0x1bc>
81110a50:	8080030b 	ldhu	r2,12(r16)
81110a54:	00fffdc4 	movi	r3,-9
81110a58:	80000215 	stw	zero,8(r16)
81110a5c:	1886703a 	and	r3,r3,r2
81110a60:	80000615 	stw	zero,24(r16)
81110a64:	003fd206 	br	811109b0 <__reset+0xfb0f09b0>
81110a68:	00800244 	movi	r2,9
81110a6c:	88800015 	stw	r2,0(r17)
81110a70:	18c01014 	ori	r3,r3,64
81110a74:	80c0030d 	sth	r3,12(r16)
81110a78:	00bfffc4 	movi	r2,-1
81110a7c:	003fc206 	br	81110988 <__reset+0xfb0f0988>
81110a80:	800b883a 	mov	r5,r16
81110a84:	8809883a 	mov	r4,r17
81110a88:	110fc080 	call	8110fc08 <__smakebuf_r>
81110a8c:	003fb106 	br	81110954 <__reset+0xfb0f0954>

81110a90 <__srget_r>:
81110a90:	defffd04 	addi	sp,sp,-12
81110a94:	dc400115 	stw	r17,4(sp)
81110a98:	dc000015 	stw	r16,0(sp)
81110a9c:	dfc00215 	stw	ra,8(sp)
81110aa0:	2023883a 	mov	r17,r4
81110aa4:	2821883a 	mov	r16,r5
81110aa8:	20000226 	beq	r4,zero,81110ab4 <__srget_r+0x24>
81110aac:	20800e17 	ldw	r2,56(r4)
81110ab0:	10001026 	beq	r2,zero,81110af4 <__srget_r+0x64>
81110ab4:	800b883a 	mov	r5,r16
81110ab8:	8809883a 	mov	r4,r17
81110abc:	11108bc0 	call	811108bc <__srefill_r>
81110ac0:	10000e1e 	bne	r2,zero,81110afc <__srget_r+0x6c>
81110ac4:	80c00017 	ldw	r3,0(r16)
81110ac8:	80800117 	ldw	r2,4(r16)
81110acc:	19000044 	addi	r4,r3,1
81110ad0:	10bfffc4 	addi	r2,r2,-1
81110ad4:	80800115 	stw	r2,4(r16)
81110ad8:	81000015 	stw	r4,0(r16)
81110adc:	18800003 	ldbu	r2,0(r3)
81110ae0:	dfc00217 	ldw	ra,8(sp)
81110ae4:	dc400117 	ldw	r17,4(sp)
81110ae8:	dc000017 	ldw	r16,0(sp)
81110aec:	dec00304 	addi	sp,sp,12
81110af0:	f800283a 	ret
81110af4:	111729c0 	call	8111729c <__sinit>
81110af8:	003fee06 	br	81110ab4 <__reset+0xfb0f0ab4>
81110afc:	00bfffc4 	movi	r2,-1
81110b00:	003ff706 	br	81110ae0 <__reset+0xfb0f0ae0>

81110b04 <__srget>:
81110b04:	00a044f4 	movhi	r2,33043
81110b08:	10a01204 	addi	r2,r2,-32696
81110b0c:	200b883a 	mov	r5,r4
81110b10:	11000017 	ldw	r4,0(r2)
81110b14:	1110a901 	jmpi	81110a90 <__srget_r>

81110b18 <_sbrk_r>:
81110b18:	defffd04 	addi	sp,sp,-12
81110b1c:	dc000015 	stw	r16,0(sp)
81110b20:	042044f4 	movhi	r16,33043
81110b24:	dc400115 	stw	r17,4(sp)
81110b28:	84203f04 	addi	r16,r16,-32516
81110b2c:	2023883a 	mov	r17,r4
81110b30:	2809883a 	mov	r4,r5
81110b34:	dfc00215 	stw	ra,8(sp)
81110b38:	80000015 	stw	zero,0(r16)
81110b3c:	11201cc0 	call	811201cc <sbrk>
81110b40:	00ffffc4 	movi	r3,-1
81110b44:	10c00526 	beq	r2,r3,81110b5c <_sbrk_r+0x44>
81110b48:	dfc00217 	ldw	ra,8(sp)
81110b4c:	dc400117 	ldw	r17,4(sp)
81110b50:	dc000017 	ldw	r16,0(sp)
81110b54:	dec00304 	addi	sp,sp,12
81110b58:	f800283a 	ret
81110b5c:	80c00017 	ldw	r3,0(r16)
81110b60:	183ff926 	beq	r3,zero,81110b48 <__reset+0xfb0f0b48>
81110b64:	88c00015 	stw	r3,0(r17)
81110b68:	003ff706 	br	81110b48 <__reset+0xfb0f0b48>

81110b6c <_sprintf_r>:
81110b6c:	deffe404 	addi	sp,sp,-112
81110b70:	2807883a 	mov	r3,r5
81110b74:	dfc01a15 	stw	ra,104(sp)
81110b78:	d9c01b15 	stw	r7,108(sp)
81110b7c:	00a00034 	movhi	r2,32768
81110b80:	10bfffc4 	addi	r2,r2,-1
81110b84:	02008204 	movi	r8,520
81110b88:	d8800215 	stw	r2,8(sp)
81110b8c:	d8800515 	stw	r2,20(sp)
81110b90:	d9c01b04 	addi	r7,sp,108
81110b94:	d80b883a 	mov	r5,sp
81110b98:	00bfffc4 	movi	r2,-1
81110b9c:	d8c00015 	stw	r3,0(sp)
81110ba0:	d8c00415 	stw	r3,16(sp)
81110ba4:	da00030d 	sth	r8,12(sp)
81110ba8:	d880038d 	sth	r2,14(sp)
81110bac:	1110d6c0 	call	81110d6c <___svfprintf_internal_r>
81110bb0:	d8c00017 	ldw	r3,0(sp)
81110bb4:	18000005 	stb	zero,0(r3)
81110bb8:	dfc01a17 	ldw	ra,104(sp)
81110bbc:	dec01c04 	addi	sp,sp,112
81110bc0:	f800283a 	ret

81110bc4 <sprintf>:
81110bc4:	deffe304 	addi	sp,sp,-116
81110bc8:	2007883a 	mov	r3,r4
81110bcc:	dfc01a15 	stw	ra,104(sp)
81110bd0:	d9801b15 	stw	r6,108(sp)
81110bd4:	d9c01c15 	stw	r7,112(sp)
81110bd8:	012044f4 	movhi	r4,33043
81110bdc:	21201204 	addi	r4,r4,-32696
81110be0:	21000017 	ldw	r4,0(r4)
81110be4:	00a00034 	movhi	r2,32768
81110be8:	10bfffc4 	addi	r2,r2,-1
81110bec:	280d883a 	mov	r6,r5
81110bf0:	02008204 	movi	r8,520
81110bf4:	d8800215 	stw	r2,8(sp)
81110bf8:	d8800515 	stw	r2,20(sp)
81110bfc:	d9c01b04 	addi	r7,sp,108
81110c00:	d80b883a 	mov	r5,sp
81110c04:	00bfffc4 	movi	r2,-1
81110c08:	d8c00015 	stw	r3,0(sp)
81110c0c:	d8c00415 	stw	r3,16(sp)
81110c10:	da00030d 	sth	r8,12(sp)
81110c14:	d880038d 	sth	r2,14(sp)
81110c18:	1110d6c0 	call	81110d6c <___svfprintf_internal_r>
81110c1c:	d8c00017 	ldw	r3,0(sp)
81110c20:	18000005 	stb	zero,0(r3)
81110c24:	dfc01a17 	ldw	ra,104(sp)
81110c28:	dec01d04 	addi	sp,sp,116
81110c2c:	f800283a 	ret

81110c30 <__sread>:
81110c30:	defffe04 	addi	sp,sp,-8
81110c34:	dc000015 	stw	r16,0(sp)
81110c38:	2821883a 	mov	r16,r5
81110c3c:	2940038f 	ldh	r5,14(r5)
81110c40:	dfc00115 	stw	ra,4(sp)
81110c44:	11191dc0 	call	811191dc <_read_r>
81110c48:	10000716 	blt	r2,zero,81110c68 <__sread+0x38>
81110c4c:	80c01417 	ldw	r3,80(r16)
81110c50:	1887883a 	add	r3,r3,r2
81110c54:	80c01415 	stw	r3,80(r16)
81110c58:	dfc00117 	ldw	ra,4(sp)
81110c5c:	dc000017 	ldw	r16,0(sp)
81110c60:	dec00204 	addi	sp,sp,8
81110c64:	f800283a 	ret
81110c68:	80c0030b 	ldhu	r3,12(r16)
81110c6c:	18fbffcc 	andi	r3,r3,61439
81110c70:	80c0030d 	sth	r3,12(r16)
81110c74:	dfc00117 	ldw	ra,4(sp)
81110c78:	dc000017 	ldw	r16,0(sp)
81110c7c:	dec00204 	addi	sp,sp,8
81110c80:	f800283a 	ret

81110c84 <__seofread>:
81110c84:	0005883a 	mov	r2,zero
81110c88:	f800283a 	ret

81110c8c <__swrite>:
81110c8c:	2880030b 	ldhu	r2,12(r5)
81110c90:	defffb04 	addi	sp,sp,-20
81110c94:	dcc00315 	stw	r19,12(sp)
81110c98:	dc800215 	stw	r18,8(sp)
81110c9c:	dc400115 	stw	r17,4(sp)
81110ca0:	dc000015 	stw	r16,0(sp)
81110ca4:	dfc00415 	stw	ra,16(sp)
81110ca8:	10c0400c 	andi	r3,r2,256
81110cac:	2821883a 	mov	r16,r5
81110cb0:	2023883a 	mov	r17,r4
81110cb4:	3025883a 	mov	r18,r6
81110cb8:	3827883a 	mov	r19,r7
81110cbc:	18000526 	beq	r3,zero,81110cd4 <__swrite+0x48>
81110cc0:	2940038f 	ldh	r5,14(r5)
81110cc4:	01c00084 	movi	r7,2
81110cc8:	000d883a 	mov	r6,zero
81110ccc:	1117f400 	call	81117f40 <_lseek_r>
81110cd0:	8080030b 	ldhu	r2,12(r16)
81110cd4:	8140038f 	ldh	r5,14(r16)
81110cd8:	10bbffcc 	andi	r2,r2,61439
81110cdc:	980f883a 	mov	r7,r19
81110ce0:	900d883a 	mov	r6,r18
81110ce4:	8809883a 	mov	r4,r17
81110ce8:	8080030d 	sth	r2,12(r16)
81110cec:	dfc00417 	ldw	ra,16(sp)
81110cf0:	dcc00317 	ldw	r19,12(sp)
81110cf4:	dc800217 	ldw	r18,8(sp)
81110cf8:	dc400117 	ldw	r17,4(sp)
81110cfc:	dc000017 	ldw	r16,0(sp)
81110d00:	dec00504 	addi	sp,sp,20
81110d04:	11152141 	jmpi	81115214 <_write_r>

81110d08 <__sseek>:
81110d08:	defffe04 	addi	sp,sp,-8
81110d0c:	dc000015 	stw	r16,0(sp)
81110d10:	2821883a 	mov	r16,r5
81110d14:	2940038f 	ldh	r5,14(r5)
81110d18:	dfc00115 	stw	ra,4(sp)
81110d1c:	1117f400 	call	81117f40 <_lseek_r>
81110d20:	00ffffc4 	movi	r3,-1
81110d24:	10c00826 	beq	r2,r3,81110d48 <__sseek+0x40>
81110d28:	80c0030b 	ldhu	r3,12(r16)
81110d2c:	80801415 	stw	r2,80(r16)
81110d30:	18c40014 	ori	r3,r3,4096
81110d34:	80c0030d 	sth	r3,12(r16)
81110d38:	dfc00117 	ldw	ra,4(sp)
81110d3c:	dc000017 	ldw	r16,0(sp)
81110d40:	dec00204 	addi	sp,sp,8
81110d44:	f800283a 	ret
81110d48:	80c0030b 	ldhu	r3,12(r16)
81110d4c:	18fbffcc 	andi	r3,r3,61439
81110d50:	80c0030d 	sth	r3,12(r16)
81110d54:	dfc00117 	ldw	ra,4(sp)
81110d58:	dc000017 	ldw	r16,0(sp)
81110d5c:	dec00204 	addi	sp,sp,8
81110d60:	f800283a 	ret

81110d64 <__sclose>:
81110d64:	2940038f 	ldh	r5,14(r5)
81110d68:	11153c81 	jmpi	811153c8 <_close_r>

81110d6c <___svfprintf_internal_r>:
81110d6c:	deffb704 	addi	sp,sp,-292
81110d70:	dfc04815 	stw	ra,288(sp)
81110d74:	ddc04615 	stw	r23,280(sp)
81110d78:	d9402c15 	stw	r5,176(sp)
81110d7c:	d9003915 	stw	r4,228(sp)
81110d80:	302f883a 	mov	r23,r6
81110d84:	d9c02d15 	stw	r7,180(sp)
81110d88:	df004715 	stw	fp,284(sp)
81110d8c:	dd804515 	stw	r22,276(sp)
81110d90:	dd404415 	stw	r21,272(sp)
81110d94:	dd004315 	stw	r20,268(sp)
81110d98:	dcc04215 	stw	r19,264(sp)
81110d9c:	dc804115 	stw	r18,260(sp)
81110da0:	dc404015 	stw	r17,256(sp)
81110da4:	dc003f15 	stw	r16,252(sp)
81110da8:	1117f100 	call	81117f10 <_localeconv_r>
81110dac:	10800017 	ldw	r2,0(r2)
81110db0:	1009883a 	mov	r4,r2
81110db4:	d8803415 	stw	r2,208(sp)
81110db8:	11198f00 	call	811198f0 <strlen>
81110dbc:	d8c02c17 	ldw	r3,176(sp)
81110dc0:	d8803815 	stw	r2,224(sp)
81110dc4:	1880030b 	ldhu	r2,12(r3)
81110dc8:	1080200c 	andi	r2,r2,128
81110dcc:	10000226 	beq	r2,zero,81110dd8 <___svfprintf_internal_r+0x6c>
81110dd0:	18800417 	ldw	r2,16(r3)
81110dd4:	10067f26 	beq	r2,zero,811127d4 <___svfprintf_internal_r+0x1a68>
81110dd8:	dcc03917 	ldw	r19,228(sp)
81110ddc:	d8c00404 	addi	r3,sp,16
81110de0:	056044b4 	movhi	r21,33042
81110de4:	d9001e04 	addi	r4,sp,120
81110de8:	ad57db84 	addi	r21,r21,24430
81110dec:	d8c01e15 	stw	r3,120(sp)
81110df0:	d8002015 	stw	zero,128(sp)
81110df4:	d8001f15 	stw	zero,124(sp)
81110df8:	d8003315 	stw	zero,204(sp)
81110dfc:	d8003615 	stw	zero,216(sp)
81110e00:	d8003715 	stw	zero,220(sp)
81110e04:	1811883a 	mov	r8,r3
81110e08:	d8003a15 	stw	zero,232(sp)
81110e0c:	d8003b15 	stw	zero,236(sp)
81110e10:	d8002f15 	stw	zero,188(sp)
81110e14:	d9002815 	stw	r4,160(sp)
81110e18:	b8800007 	ldb	r2,0(r23)
81110e1c:	10026726 	beq	r2,zero,811117bc <___svfprintf_internal_r+0xa50>
81110e20:	00c00944 	movi	r3,37
81110e24:	b821883a 	mov	r16,r23
81110e28:	10c0021e 	bne	r2,r3,81110e34 <___svfprintf_internal_r+0xc8>
81110e2c:	00001406 	br	81110e80 <___svfprintf_internal_r+0x114>
81110e30:	10c00326 	beq	r2,r3,81110e40 <___svfprintf_internal_r+0xd4>
81110e34:	84000044 	addi	r16,r16,1
81110e38:	80800007 	ldb	r2,0(r16)
81110e3c:	103ffc1e 	bne	r2,zero,81110e30 <__reset+0xfb0f0e30>
81110e40:	85e3c83a 	sub	r17,r16,r23
81110e44:	88000e26 	beq	r17,zero,81110e80 <___svfprintf_internal_r+0x114>
81110e48:	d8c02017 	ldw	r3,128(sp)
81110e4c:	d8801f17 	ldw	r2,124(sp)
81110e50:	45c00015 	stw	r23,0(r8)
81110e54:	1c47883a 	add	r3,r3,r17
81110e58:	10800044 	addi	r2,r2,1
81110e5c:	d8c02015 	stw	r3,128(sp)
81110e60:	44400115 	stw	r17,4(r8)
81110e64:	d8801f15 	stw	r2,124(sp)
81110e68:	00c001c4 	movi	r3,7
81110e6c:	18809716 	blt	r3,r2,811110cc <___svfprintf_internal_r+0x360>
81110e70:	42000204 	addi	r8,r8,8
81110e74:	d9402f17 	ldw	r5,188(sp)
81110e78:	2c4b883a 	add	r5,r5,r17
81110e7c:	d9402f15 	stw	r5,188(sp)
81110e80:	80800007 	ldb	r2,0(r16)
81110e84:	10009826 	beq	r2,zero,811110e8 <___svfprintf_internal_r+0x37c>
81110e88:	84400047 	ldb	r17,1(r16)
81110e8c:	00bfffc4 	movi	r2,-1
81110e90:	85c00044 	addi	r23,r16,1
81110e94:	d8002785 	stb	zero,158(sp)
81110e98:	0007883a 	mov	r3,zero
81110e9c:	000f883a 	mov	r7,zero
81110ea0:	d8802915 	stw	r2,164(sp)
81110ea4:	d8003115 	stw	zero,196(sp)
81110ea8:	0025883a 	mov	r18,zero
81110eac:	01401604 	movi	r5,88
81110eb0:	01800244 	movi	r6,9
81110eb4:	02800a84 	movi	r10,42
81110eb8:	02401b04 	movi	r9,108
81110ebc:	bdc00044 	addi	r23,r23,1
81110ec0:	88bff804 	addi	r2,r17,-32
81110ec4:	2882f036 	bltu	r5,r2,81111a88 <___svfprintf_internal_r+0xd1c>
81110ec8:	100490ba 	slli	r2,r2,2
81110ecc:	01204474 	movhi	r4,33041
81110ed0:	2103b804 	addi	r4,r4,3808
81110ed4:	1105883a 	add	r2,r2,r4
81110ed8:	10800017 	ldw	r2,0(r2)
81110edc:	1000683a 	jmp	r2
81110ee0:	811119f0 	cmpltui	r4,r16,17511
81110ee4:	81111a88 	cmpgei	r4,r16,17514
81110ee8:	81111a88 	cmpgei	r4,r16,17514
81110eec:	811119e4 	muli	r4,r16,17511
81110ef0:	81111a88 	cmpgei	r4,r16,17514
81110ef4:	81111a88 	cmpgei	r4,r16,17514
81110ef8:	81111a88 	cmpgei	r4,r16,17514
81110efc:	81111a88 	cmpgei	r4,r16,17514
81110f00:	81111a88 	cmpgei	r4,r16,17514
81110f04:	81111a88 	cmpgei	r4,r16,17514
81110f08:	81111144 	addi	r4,r16,17477
81110f0c:	81111920 	cmpeqi	r4,r16,17508
81110f10:	81111a88 	cmpgei	r4,r16,17514
81110f14:	81111054 	ori	r4,r16,17473
81110f18:	8111116c 	andhi	r4,r16,17477
81110f1c:	81111a88 	cmpgei	r4,r16,17514
81110f20:	811111e0 	cmpeqi	r4,r16,17479
81110f24:	811111ac 	andhi	r4,r16,17478
81110f28:	811111ac 	andhi	r4,r16,17478
81110f2c:	811111ac 	andhi	r4,r16,17478
81110f30:	811111ac 	andhi	r4,r16,17478
81110f34:	811111ac 	andhi	r4,r16,17478
81110f38:	811111ac 	andhi	r4,r16,17478
81110f3c:	811111ac 	andhi	r4,r16,17478
81110f40:	811111ac 	andhi	r4,r16,17478
81110f44:	811111ac 	andhi	r4,r16,17478
81110f48:	81111a88 	cmpgei	r4,r16,17514
81110f4c:	81111a88 	cmpgei	r4,r16,17514
81110f50:	81111a88 	cmpgei	r4,r16,17514
81110f54:	81111a88 	cmpgei	r4,r16,17514
81110f58:	81111a88 	cmpgei	r4,r16,17514
81110f5c:	81111a88 	cmpgei	r4,r16,17514
81110f60:	81111a88 	cmpgei	r4,r16,17514
81110f64:	81111a88 	cmpgei	r4,r16,17514
81110f68:	81111a88 	cmpgei	r4,r16,17514
81110f6c:	81111a88 	cmpgei	r4,r16,17514
81110f70:	81111298 	cmpnei	r4,r16,17482
81110f74:	811111ec 	andhi	r4,r16,17479
81110f78:	81111a88 	cmpgei	r4,r16,17514
81110f7c:	811111ec 	andhi	r4,r16,17479
81110f80:	81111a88 	cmpgei	r4,r16,17514
81110f84:	81111a88 	cmpgei	r4,r16,17514
81110f88:	81111a88 	cmpgei	r4,r16,17514
81110f8c:	81111a88 	cmpgei	r4,r16,17514
81110f90:	8111128c 	andi	r4,r16,17482
81110f94:	81111a88 	cmpgei	r4,r16,17514
81110f98:	81111a88 	cmpgei	r4,r16,17514
81110f9c:	81111354 	ori	r4,r16,17485
81110fa0:	81111a88 	cmpgei	r4,r16,17514
81110fa4:	81111a88 	cmpgei	r4,r16,17514
81110fa8:	81111a88 	cmpgei	r4,r16,17514
81110fac:	81111a88 	cmpgei	r4,r16,17514
81110fb0:	81111a88 	cmpgei	r4,r16,17514
81110fb4:	811117c4 	addi	r4,r16,17503
81110fb8:	81111a88 	cmpgei	r4,r16,17514
81110fbc:	81111a88 	cmpgei	r4,r16,17514
81110fc0:	81111824 	muli	r4,r16,17504
81110fc4:	81111a88 	cmpgei	r4,r16,17514
81110fc8:	81111a88 	cmpgei	r4,r16,17514
81110fcc:	81111a88 	cmpgei	r4,r16,17514
81110fd0:	81111a88 	cmpgei	r4,r16,17514
81110fd4:	81111a88 	cmpgei	r4,r16,17514
81110fd8:	81111a88 	cmpgei	r4,r16,17514
81110fdc:	81111a88 	cmpgei	r4,r16,17514
81110fe0:	81111a88 	cmpgei	r4,r16,17514
81110fe4:	81111a88 	cmpgei	r4,r16,17514
81110fe8:	81111a88 	cmpgei	r4,r16,17514
81110fec:	811118d4 	ori	r4,r16,17507
81110ff0:	81111a10 	cmplti	r4,r16,17512
81110ff4:	811111ec 	andhi	r4,r16,17479
81110ff8:	811111ec 	andhi	r4,r16,17479
81110ffc:	811111ec 	andhi	r4,r16,17479
81111000:	81111a64 	muli	r4,r16,17513
81111004:	81111a10 	cmplti	r4,r16,17512
81111008:	81111a88 	cmpgei	r4,r16,17514
8111100c:	81111a88 	cmpgei	r4,r16,17514
81111010:	81111a20 	cmpeqi	r4,r16,17512
81111014:	81111a88 	cmpgei	r4,r16,17514
81111018:	81111a30 	cmpltui	r4,r16,17512
8111101c:	81111910 	cmplti	r4,r16,17508
81111020:	81111060 	cmpeqi	r4,r16,17473
81111024:	81111930 	cmpltui	r4,r16,17508
81111028:	81111a88 	cmpgei	r4,r16,17514
8111102c:	8111193c 	xorhi	r4,r16,17508
81111030:	81111a88 	cmpgei	r4,r16,17514
81111034:	81111998 	cmpnei	r4,r16,17510
81111038:	81111a88 	cmpgei	r4,r16,17514
8111103c:	81111a88 	cmpgei	r4,r16,17514
81111040:	811119a8 	cmpgeui	r4,r16,17510
81111044:	d9003117 	ldw	r4,196(sp)
81111048:	d8802d15 	stw	r2,180(sp)
8111104c:	0109c83a 	sub	r4,zero,r4
81111050:	d9003115 	stw	r4,196(sp)
81111054:	94800114 	ori	r18,r18,4
81111058:	bc400007 	ldb	r17,0(r23)
8111105c:	003f9706 	br	81110ebc <__reset+0xfb0f0ebc>
81111060:	00800c04 	movi	r2,48
81111064:	d9002d17 	ldw	r4,180(sp)
81111068:	d9402917 	ldw	r5,164(sp)
8111106c:	d8802705 	stb	r2,156(sp)
81111070:	00801e04 	movi	r2,120
81111074:	d8802745 	stb	r2,157(sp)
81111078:	d8002785 	stb	zero,158(sp)
8111107c:	20c00104 	addi	r3,r4,4
81111080:	25000017 	ldw	r20,0(r4)
81111084:	002d883a 	mov	r22,zero
81111088:	90800094 	ori	r2,r18,2
8111108c:	28028616 	blt	r5,zero,81111aa8 <___svfprintf_internal_r+0xd3c>
81111090:	00bfdfc4 	movi	r2,-129
81111094:	90a4703a 	and	r18,r18,r2
81111098:	d8c02d15 	stw	r3,180(sp)
8111109c:	94800094 	ori	r18,r18,2
811110a0:	a002731e 	bne	r20,zero,81111a70 <___svfprintf_internal_r+0xd04>
811110a4:	00a044b4 	movhi	r2,33042
811110a8:	1097d404 	addi	r2,r2,24400
811110ac:	d8803a15 	stw	r2,232(sp)
811110b0:	04401e04 	movi	r17,120
811110b4:	d8c02917 	ldw	r3,164(sp)
811110b8:	0039883a 	mov	fp,zero
811110bc:	1801d526 	beq	r3,zero,81111814 <___svfprintf_internal_r+0xaa8>
811110c0:	0029883a 	mov	r20,zero
811110c4:	002d883a 	mov	r22,zero
811110c8:	0001f106 	br	81111890 <___svfprintf_internal_r+0xb24>
811110cc:	d9402c17 	ldw	r5,176(sp)
811110d0:	d9801e04 	addi	r6,sp,120
811110d4:	9809883a 	mov	r4,r19
811110d8:	11199880 	call	81119988 <__ssprint_r>
811110dc:	1000081e 	bne	r2,zero,81111100 <___svfprintf_internal_r+0x394>
811110e0:	da000404 	addi	r8,sp,16
811110e4:	003f6306 	br	81110e74 <__reset+0xfb0f0e74>
811110e8:	d8802017 	ldw	r2,128(sp)
811110ec:	10000426 	beq	r2,zero,81111100 <___svfprintf_internal_r+0x394>
811110f0:	d9402c17 	ldw	r5,176(sp)
811110f4:	d9003917 	ldw	r4,228(sp)
811110f8:	d9801e04 	addi	r6,sp,120
811110fc:	11199880 	call	81119988 <__ssprint_r>
81111100:	d8802c17 	ldw	r2,176(sp)
81111104:	10c0030b 	ldhu	r3,12(r2)
81111108:	d8802f17 	ldw	r2,188(sp)
8111110c:	18c0100c 	andi	r3,r3,64
81111110:	1805f51e 	bne	r3,zero,811128e8 <___svfprintf_internal_r+0x1b7c>
81111114:	dfc04817 	ldw	ra,288(sp)
81111118:	df004717 	ldw	fp,284(sp)
8111111c:	ddc04617 	ldw	r23,280(sp)
81111120:	dd804517 	ldw	r22,276(sp)
81111124:	dd404417 	ldw	r21,272(sp)
81111128:	dd004317 	ldw	r20,268(sp)
8111112c:	dcc04217 	ldw	r19,264(sp)
81111130:	dc804117 	ldw	r18,260(sp)
81111134:	dc404017 	ldw	r17,256(sp)
81111138:	dc003f17 	ldw	r16,252(sp)
8111113c:	dec04904 	addi	sp,sp,292
81111140:	f800283a 	ret
81111144:	d8802d17 	ldw	r2,180(sp)
81111148:	d9002d17 	ldw	r4,180(sp)
8111114c:	10800017 	ldw	r2,0(r2)
81111150:	d8803115 	stw	r2,196(sp)
81111154:	20800104 	addi	r2,r4,4
81111158:	d9003117 	ldw	r4,196(sp)
8111115c:	203fb916 	blt	r4,zero,81111044 <__reset+0xfb0f1044>
81111160:	d8802d15 	stw	r2,180(sp)
81111164:	bc400007 	ldb	r17,0(r23)
81111168:	003f5406 	br	81110ebc <__reset+0xfb0f0ebc>
8111116c:	bc400007 	ldb	r17,0(r23)
81111170:	bac00044 	addi	r11,r23,1
81111174:	8a873926 	beq	r17,r10,81112e5c <___svfprintf_internal_r+0x20f0>
81111178:	88bff404 	addi	r2,r17,-48
8111117c:	0009883a 	mov	r4,zero
81111180:	30868836 	bltu	r6,r2,81112ba4 <___svfprintf_internal_r+0x1e38>
81111184:	5c400007 	ldb	r17,0(r11)
81111188:	210002a4 	muli	r4,r4,10
8111118c:	5dc00044 	addi	r23,r11,1
81111190:	b817883a 	mov	r11,r23
81111194:	2089883a 	add	r4,r4,r2
81111198:	88bff404 	addi	r2,r17,-48
8111119c:	30bff92e 	bgeu	r6,r2,81111184 <__reset+0xfb0f1184>
811111a0:	2005d716 	blt	r4,zero,81112900 <___svfprintf_internal_r+0x1b94>
811111a4:	d9002915 	stw	r4,164(sp)
811111a8:	003f4506 	br	81110ec0 <__reset+0xfb0f0ec0>
811111ac:	b809883a 	mov	r4,r23
811111b0:	d8003115 	stw	zero,196(sp)
811111b4:	88bff404 	addi	r2,r17,-48
811111b8:	0017883a 	mov	r11,zero
811111bc:	24400007 	ldb	r17,0(r4)
811111c0:	5ac002a4 	muli	r11,r11,10
811111c4:	bdc00044 	addi	r23,r23,1
811111c8:	b809883a 	mov	r4,r23
811111cc:	12d7883a 	add	r11,r2,r11
811111d0:	88bff404 	addi	r2,r17,-48
811111d4:	30bff92e 	bgeu	r6,r2,811111bc <__reset+0xfb0f11bc>
811111d8:	dac03115 	stw	r11,196(sp)
811111dc:	003f3806 	br	81110ec0 <__reset+0xfb0f0ec0>
811111e0:	94802014 	ori	r18,r18,128
811111e4:	bc400007 	ldb	r17,0(r23)
811111e8:	003f3406 	br	81110ebc <__reset+0xfb0f0ebc>
811111ec:	18c03fcc 	andi	r3,r3,255
811111f0:	1807471e 	bne	r3,zero,81112f10 <___svfprintf_internal_r+0x21a4>
811111f4:	9080020c 	andi	r2,r18,8
811111f8:	10047d26 	beq	r2,zero,811123f0 <___svfprintf_internal_r+0x1684>
811111fc:	d8c02d17 	ldw	r3,180(sp)
81111200:	d9002d17 	ldw	r4,180(sp)
81111204:	d9402d17 	ldw	r5,180(sp)
81111208:	18c00017 	ldw	r3,0(r3)
8111120c:	21000117 	ldw	r4,4(r4)
81111210:	29400204 	addi	r5,r5,8
81111214:	d8c03615 	stw	r3,216(sp)
81111218:	d9003715 	stw	r4,220(sp)
8111121c:	d9402d15 	stw	r5,180(sp)
81111220:	d9003617 	ldw	r4,216(sp)
81111224:	d9403717 	ldw	r5,220(sp)
81111228:	da003e15 	stw	r8,248(sp)
8111122c:	04000044 	movi	r16,1
81111230:	11197a00 	call	811197a0 <__fpclassifyd>
81111234:	da003e17 	ldw	r8,248(sp)
81111238:	14044b1e 	bne	r2,r16,81112368 <___svfprintf_internal_r+0x15fc>
8111123c:	d9003617 	ldw	r4,216(sp)
81111240:	d9403717 	ldw	r5,220(sp)
81111244:	000d883a 	mov	r6,zero
81111248:	000f883a 	mov	r7,zero
8111124c:	111ea480 	call	8111ea48 <__ledf2>
81111250:	da003e17 	ldw	r8,248(sp)
81111254:	1005f316 	blt	r2,zero,81112a24 <___svfprintf_internal_r+0x1cb8>
81111258:	df002783 	ldbu	fp,158(sp)
8111125c:	008011c4 	movi	r2,71
81111260:	1445590e 	bge	r2,r17,811127c8 <___svfprintf_internal_r+0x1a5c>
81111264:	042044b4 	movhi	r16,33042
81111268:	8417cc04 	addi	r16,r16,24368
8111126c:	00c000c4 	movi	r3,3
81111270:	00bfdfc4 	movi	r2,-129
81111274:	d8c02a15 	stw	r3,168(sp)
81111278:	90a4703a 	and	r18,r18,r2
8111127c:	d8c02e15 	stw	r3,184(sp)
81111280:	d8002915 	stw	zero,164(sp)
81111284:	d8003215 	stw	zero,200(sp)
81111288:	00006606 	br	81111424 <___svfprintf_internal_r+0x6b8>
8111128c:	94800214 	ori	r18,r18,8
81111290:	bc400007 	ldb	r17,0(r23)
81111294:	003f0906 	br	81110ebc <__reset+0xfb0f0ebc>
81111298:	18c03fcc 	andi	r3,r3,255
8111129c:	1807181e 	bne	r3,zero,81112f00 <___svfprintf_internal_r+0x2194>
811112a0:	94800414 	ori	r18,r18,16
811112a4:	9080080c 	andi	r2,r18,32
811112a8:	10039626 	beq	r2,zero,81112104 <___svfprintf_internal_r+0x1398>
811112ac:	d9402d17 	ldw	r5,180(sp)
811112b0:	28800117 	ldw	r2,4(r5)
811112b4:	2d000017 	ldw	r20,0(r5)
811112b8:	29400204 	addi	r5,r5,8
811112bc:	d9402d15 	stw	r5,180(sp)
811112c0:	102d883a 	mov	r22,r2
811112c4:	10039816 	blt	r2,zero,81112128 <___svfprintf_internal_r+0x13bc>
811112c8:	d9402917 	ldw	r5,164(sp)
811112cc:	df002783 	ldbu	fp,158(sp)
811112d0:	2803ab16 	blt	r5,zero,81112180 <___svfprintf_internal_r+0x1414>
811112d4:	00ffdfc4 	movi	r3,-129
811112d8:	a584b03a 	or	r2,r20,r22
811112dc:	90e4703a 	and	r18,r18,r3
811112e0:	10014a26 	beq	r2,zero,8111180c <___svfprintf_internal_r+0xaa0>
811112e4:	b0034b26 	beq	r22,zero,81112014 <___svfprintf_internal_r+0x12a8>
811112e8:	dc402a15 	stw	r17,168(sp)
811112ec:	dc001e04 	addi	r16,sp,120
811112f0:	b023883a 	mov	r17,r22
811112f4:	402d883a 	mov	r22,r8
811112f8:	a009883a 	mov	r4,r20
811112fc:	880b883a 	mov	r5,r17
81111300:	01800284 	movi	r6,10
81111304:	000f883a 	mov	r7,zero
81111308:	111d0640 	call	8111d064 <__umoddi3>
8111130c:	10800c04 	addi	r2,r2,48
81111310:	843fffc4 	addi	r16,r16,-1
81111314:	a009883a 	mov	r4,r20
81111318:	880b883a 	mov	r5,r17
8111131c:	80800005 	stb	r2,0(r16)
81111320:	01800284 	movi	r6,10
81111324:	000f883a 	mov	r7,zero
81111328:	111caec0 	call	8111caec <__udivdi3>
8111132c:	1029883a 	mov	r20,r2
81111330:	10c4b03a 	or	r2,r2,r3
81111334:	1823883a 	mov	r17,r3
81111338:	103fef1e 	bne	r2,zero,811112f8 <__reset+0xfb0f12f8>
8111133c:	d8c02817 	ldw	r3,160(sp)
81111340:	dc402a17 	ldw	r17,168(sp)
81111344:	b011883a 	mov	r8,r22
81111348:	1c07c83a 	sub	r3,r3,r16
8111134c:	d8c02e15 	stw	r3,184(sp)
81111350:	00002e06 	br	8111140c <___svfprintf_internal_r+0x6a0>
81111354:	18c03fcc 	andi	r3,r3,255
81111358:	1806e71e 	bne	r3,zero,81112ef8 <___svfprintf_internal_r+0x218c>
8111135c:	94800414 	ori	r18,r18,16
81111360:	9080080c 	andi	r2,r18,32
81111364:	1002d426 	beq	r2,zero,81111eb8 <___svfprintf_internal_r+0x114c>
81111368:	d9402d17 	ldw	r5,180(sp)
8111136c:	d8c02917 	ldw	r3,164(sp)
81111370:	d8002785 	stb	zero,158(sp)
81111374:	28800204 	addi	r2,r5,8
81111378:	2d000017 	ldw	r20,0(r5)
8111137c:	2d800117 	ldw	r22,4(r5)
81111380:	18041516 	blt	r3,zero,811123d8 <___svfprintf_internal_r+0x166c>
81111384:	013fdfc4 	movi	r4,-129
81111388:	a586b03a 	or	r3,r20,r22
8111138c:	d8802d15 	stw	r2,180(sp)
81111390:	9124703a 	and	r18,r18,r4
81111394:	1802d51e 	bne	r3,zero,81111eec <___svfprintf_internal_r+0x1180>
81111398:	d9402917 	ldw	r5,164(sp)
8111139c:	0039883a 	mov	fp,zero
811113a0:	2806be26 	beq	r5,zero,81112e9c <___svfprintf_internal_r+0x2130>
811113a4:	0029883a 	mov	r20,zero
811113a8:	002d883a 	mov	r22,zero
811113ac:	dc001e04 	addi	r16,sp,120
811113b0:	a006d0fa 	srli	r3,r20,3
811113b4:	b008977a 	slli	r4,r22,29
811113b8:	b02cd0fa 	srli	r22,r22,3
811113bc:	a50001cc 	andi	r20,r20,7
811113c0:	a0800c04 	addi	r2,r20,48
811113c4:	843fffc4 	addi	r16,r16,-1
811113c8:	20e8b03a 	or	r20,r4,r3
811113cc:	80800005 	stb	r2,0(r16)
811113d0:	a586b03a 	or	r3,r20,r22
811113d4:	183ff61e 	bne	r3,zero,811113b0 <__reset+0xfb0f13b0>
811113d8:	90c0004c 	andi	r3,r18,1
811113dc:	18013926 	beq	r3,zero,811118c4 <___svfprintf_internal_r+0xb58>
811113e0:	10803fcc 	andi	r2,r2,255
811113e4:	1080201c 	xori	r2,r2,128
811113e8:	10bfe004 	addi	r2,r2,-128
811113ec:	00c00c04 	movi	r3,48
811113f0:	10c13426 	beq	r2,r3,811118c4 <___svfprintf_internal_r+0xb58>
811113f4:	80ffffc5 	stb	r3,-1(r16)
811113f8:	d8c02817 	ldw	r3,160(sp)
811113fc:	80bfffc4 	addi	r2,r16,-1
81111400:	1021883a 	mov	r16,r2
81111404:	1887c83a 	sub	r3,r3,r2
81111408:	d8c02e15 	stw	r3,184(sp)
8111140c:	d8802e17 	ldw	r2,184(sp)
81111410:	d9002917 	ldw	r4,164(sp)
81111414:	1100010e 	bge	r2,r4,8111141c <___svfprintf_internal_r+0x6b0>
81111418:	2005883a 	mov	r2,r4
8111141c:	d8802a15 	stw	r2,168(sp)
81111420:	d8003215 	stw	zero,200(sp)
81111424:	e7003fcc 	andi	fp,fp,255
81111428:	e700201c 	xori	fp,fp,128
8111142c:	e73fe004 	addi	fp,fp,-128
81111430:	e0000326 	beq	fp,zero,81111440 <___svfprintf_internal_r+0x6d4>
81111434:	d8c02a17 	ldw	r3,168(sp)
81111438:	18c00044 	addi	r3,r3,1
8111143c:	d8c02a15 	stw	r3,168(sp)
81111440:	90c0008c 	andi	r3,r18,2
81111444:	d8c02b15 	stw	r3,172(sp)
81111448:	18000326 	beq	r3,zero,81111458 <___svfprintf_internal_r+0x6ec>
8111144c:	d8c02a17 	ldw	r3,168(sp)
81111450:	18c00084 	addi	r3,r3,2
81111454:	d8c02a15 	stw	r3,168(sp)
81111458:	90c0210c 	andi	r3,r18,132
8111145c:	d8c03015 	stw	r3,192(sp)
81111460:	1801a11e 	bne	r3,zero,81111ae8 <___svfprintf_internal_r+0xd7c>
81111464:	d9003117 	ldw	r4,196(sp)
81111468:	d8c02a17 	ldw	r3,168(sp)
8111146c:	20e9c83a 	sub	r20,r4,r3
81111470:	05019d0e 	bge	zero,r20,81111ae8 <___svfprintf_internal_r+0xd7c>
81111474:	02400404 	movi	r9,16
81111478:	d8c02017 	ldw	r3,128(sp)
8111147c:	d8801f17 	ldw	r2,124(sp)
81111480:	4d051b0e 	bge	r9,r20,811128f0 <___svfprintf_internal_r+0x1b84>
81111484:	016044b4 	movhi	r5,33042
81111488:	2957df84 	addi	r5,r5,24446
8111148c:	dc403c15 	stw	r17,240(sp)
81111490:	d9403515 	stw	r5,212(sp)
81111494:	a023883a 	mov	r17,r20
81111498:	482d883a 	mov	r22,r9
8111149c:	9029883a 	mov	r20,r18
811114a0:	070001c4 	movi	fp,7
811114a4:	8025883a 	mov	r18,r16
811114a8:	dc002c17 	ldw	r16,176(sp)
811114ac:	00000306 	br	811114bc <___svfprintf_internal_r+0x750>
811114b0:	8c7ffc04 	addi	r17,r17,-16
811114b4:	42000204 	addi	r8,r8,8
811114b8:	b440130e 	bge	r22,r17,81111508 <___svfprintf_internal_r+0x79c>
811114bc:	012044b4 	movhi	r4,33042
811114c0:	18c00404 	addi	r3,r3,16
811114c4:	10800044 	addi	r2,r2,1
811114c8:	2117df84 	addi	r4,r4,24446
811114cc:	41000015 	stw	r4,0(r8)
811114d0:	45800115 	stw	r22,4(r8)
811114d4:	d8c02015 	stw	r3,128(sp)
811114d8:	d8801f15 	stw	r2,124(sp)
811114dc:	e0bff40e 	bge	fp,r2,811114b0 <__reset+0xfb0f14b0>
811114e0:	d9801e04 	addi	r6,sp,120
811114e4:	800b883a 	mov	r5,r16
811114e8:	9809883a 	mov	r4,r19
811114ec:	11199880 	call	81119988 <__ssprint_r>
811114f0:	103f031e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811114f4:	8c7ffc04 	addi	r17,r17,-16
811114f8:	d8c02017 	ldw	r3,128(sp)
811114fc:	d8801f17 	ldw	r2,124(sp)
81111500:	da000404 	addi	r8,sp,16
81111504:	b47fed16 	blt	r22,r17,811114bc <__reset+0xfb0f14bc>
81111508:	9021883a 	mov	r16,r18
8111150c:	a025883a 	mov	r18,r20
81111510:	8829883a 	mov	r20,r17
81111514:	dc403c17 	ldw	r17,240(sp)
81111518:	d9403517 	ldw	r5,212(sp)
8111151c:	a0c7883a 	add	r3,r20,r3
81111520:	10800044 	addi	r2,r2,1
81111524:	41400015 	stw	r5,0(r8)
81111528:	45000115 	stw	r20,4(r8)
8111152c:	d8c02015 	stw	r3,128(sp)
81111530:	d8801f15 	stw	r2,124(sp)
81111534:	010001c4 	movi	r4,7
81111538:	20829f16 	blt	r4,r2,81111fb8 <___svfprintf_internal_r+0x124c>
8111153c:	df002787 	ldb	fp,158(sp)
81111540:	42000204 	addi	r8,r8,8
81111544:	e0000c26 	beq	fp,zero,81111578 <___svfprintf_internal_r+0x80c>
81111548:	d8801f17 	ldw	r2,124(sp)
8111154c:	d9002784 	addi	r4,sp,158
81111550:	18c00044 	addi	r3,r3,1
81111554:	10800044 	addi	r2,r2,1
81111558:	41000015 	stw	r4,0(r8)
8111155c:	01000044 	movi	r4,1
81111560:	41000115 	stw	r4,4(r8)
81111564:	d8c02015 	stw	r3,128(sp)
81111568:	d8801f15 	stw	r2,124(sp)
8111156c:	010001c4 	movi	r4,7
81111570:	20823816 	blt	r4,r2,81111e54 <___svfprintf_internal_r+0x10e8>
81111574:	42000204 	addi	r8,r8,8
81111578:	d8802b17 	ldw	r2,172(sp)
8111157c:	10000c26 	beq	r2,zero,811115b0 <___svfprintf_internal_r+0x844>
81111580:	d8801f17 	ldw	r2,124(sp)
81111584:	d9002704 	addi	r4,sp,156
81111588:	18c00084 	addi	r3,r3,2
8111158c:	10800044 	addi	r2,r2,1
81111590:	41000015 	stw	r4,0(r8)
81111594:	01000084 	movi	r4,2
81111598:	41000115 	stw	r4,4(r8)
8111159c:	d8c02015 	stw	r3,128(sp)
811115a0:	d8801f15 	stw	r2,124(sp)
811115a4:	010001c4 	movi	r4,7
811115a8:	20823216 	blt	r4,r2,81111e74 <___svfprintf_internal_r+0x1108>
811115ac:	42000204 	addi	r8,r8,8
811115b0:	d9003017 	ldw	r4,192(sp)
811115b4:	00802004 	movi	r2,128
811115b8:	20819726 	beq	r4,r2,81111c18 <___svfprintf_internal_r+0xeac>
811115bc:	d9402917 	ldw	r5,164(sp)
811115c0:	d8802e17 	ldw	r2,184(sp)
811115c4:	28adc83a 	sub	r22,r5,r2
811115c8:	05802f0e 	bge	zero,r22,81111688 <___svfprintf_internal_r+0x91c>
811115cc:	07000404 	movi	fp,16
811115d0:	d8801f17 	ldw	r2,124(sp)
811115d4:	e583c00e 	bge	fp,r22,811124d8 <___svfprintf_internal_r+0x176c>
811115d8:	016044b4 	movhi	r5,33042
811115dc:	2957db84 	addi	r5,r5,24430
811115e0:	dc402915 	stw	r17,164(sp)
811115e4:	d9402b15 	stw	r5,172(sp)
811115e8:	b023883a 	mov	r17,r22
811115ec:	050001c4 	movi	r20,7
811115f0:	902d883a 	mov	r22,r18
811115f4:	8025883a 	mov	r18,r16
811115f8:	dc002c17 	ldw	r16,176(sp)
811115fc:	00000306 	br	8111160c <___svfprintf_internal_r+0x8a0>
81111600:	8c7ffc04 	addi	r17,r17,-16
81111604:	42000204 	addi	r8,r8,8
81111608:	e440110e 	bge	fp,r17,81111650 <___svfprintf_internal_r+0x8e4>
8111160c:	18c00404 	addi	r3,r3,16
81111610:	10800044 	addi	r2,r2,1
81111614:	45400015 	stw	r21,0(r8)
81111618:	47000115 	stw	fp,4(r8)
8111161c:	d8c02015 	stw	r3,128(sp)
81111620:	d8801f15 	stw	r2,124(sp)
81111624:	a0bff60e 	bge	r20,r2,81111600 <__reset+0xfb0f1600>
81111628:	d9801e04 	addi	r6,sp,120
8111162c:	800b883a 	mov	r5,r16
81111630:	9809883a 	mov	r4,r19
81111634:	11199880 	call	81119988 <__ssprint_r>
81111638:	103eb11e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
8111163c:	8c7ffc04 	addi	r17,r17,-16
81111640:	d8c02017 	ldw	r3,128(sp)
81111644:	d8801f17 	ldw	r2,124(sp)
81111648:	da000404 	addi	r8,sp,16
8111164c:	e47fef16 	blt	fp,r17,8111160c <__reset+0xfb0f160c>
81111650:	9021883a 	mov	r16,r18
81111654:	b025883a 	mov	r18,r22
81111658:	882d883a 	mov	r22,r17
8111165c:	dc402917 	ldw	r17,164(sp)
81111660:	d9002b17 	ldw	r4,172(sp)
81111664:	1d87883a 	add	r3,r3,r22
81111668:	10800044 	addi	r2,r2,1
8111166c:	41000015 	stw	r4,0(r8)
81111670:	45800115 	stw	r22,4(r8)
81111674:	d8c02015 	stw	r3,128(sp)
81111678:	d8801f15 	stw	r2,124(sp)
8111167c:	010001c4 	movi	r4,7
81111680:	2081ec16 	blt	r4,r2,81111e34 <___svfprintf_internal_r+0x10c8>
81111684:	42000204 	addi	r8,r8,8
81111688:	9080400c 	andi	r2,r18,256
8111168c:	1001181e 	bne	r2,zero,81111af0 <___svfprintf_internal_r+0xd84>
81111690:	d9402e17 	ldw	r5,184(sp)
81111694:	d8801f17 	ldw	r2,124(sp)
81111698:	44000015 	stw	r16,0(r8)
8111169c:	1947883a 	add	r3,r3,r5
811116a0:	10800044 	addi	r2,r2,1
811116a4:	41400115 	stw	r5,4(r8)
811116a8:	d8c02015 	stw	r3,128(sp)
811116ac:	d8801f15 	stw	r2,124(sp)
811116b0:	010001c4 	movi	r4,7
811116b4:	2081d116 	blt	r4,r2,81111dfc <___svfprintf_internal_r+0x1090>
811116b8:	42000204 	addi	r8,r8,8
811116bc:	9480010c 	andi	r18,r18,4
811116c0:	90003226 	beq	r18,zero,8111178c <___svfprintf_internal_r+0xa20>
811116c4:	d9403117 	ldw	r5,196(sp)
811116c8:	d8802a17 	ldw	r2,168(sp)
811116cc:	28a1c83a 	sub	r16,r5,r2
811116d0:	04002e0e 	bge	zero,r16,8111178c <___svfprintf_internal_r+0xa20>
811116d4:	04400404 	movi	r17,16
811116d8:	d8801f17 	ldw	r2,124(sp)
811116dc:	8c04b90e 	bge	r17,r16,811129c4 <___svfprintf_internal_r+0x1c58>
811116e0:	016044b4 	movhi	r5,33042
811116e4:	2957df84 	addi	r5,r5,24446
811116e8:	d9403515 	stw	r5,212(sp)
811116ec:	048001c4 	movi	r18,7
811116f0:	dd002c17 	ldw	r20,176(sp)
811116f4:	00000306 	br	81111704 <___svfprintf_internal_r+0x998>
811116f8:	843ffc04 	addi	r16,r16,-16
811116fc:	42000204 	addi	r8,r8,8
81111700:	8c00130e 	bge	r17,r16,81111750 <___svfprintf_internal_r+0x9e4>
81111704:	012044b4 	movhi	r4,33042
81111708:	18c00404 	addi	r3,r3,16
8111170c:	10800044 	addi	r2,r2,1
81111710:	2117df84 	addi	r4,r4,24446
81111714:	41000015 	stw	r4,0(r8)
81111718:	44400115 	stw	r17,4(r8)
8111171c:	d8c02015 	stw	r3,128(sp)
81111720:	d8801f15 	stw	r2,124(sp)
81111724:	90bff40e 	bge	r18,r2,811116f8 <__reset+0xfb0f16f8>
81111728:	d9801e04 	addi	r6,sp,120
8111172c:	a00b883a 	mov	r5,r20
81111730:	9809883a 	mov	r4,r19
81111734:	11199880 	call	81119988 <__ssprint_r>
81111738:	103e711e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
8111173c:	843ffc04 	addi	r16,r16,-16
81111740:	d8c02017 	ldw	r3,128(sp)
81111744:	d8801f17 	ldw	r2,124(sp)
81111748:	da000404 	addi	r8,sp,16
8111174c:	8c3fed16 	blt	r17,r16,81111704 <__reset+0xfb0f1704>
81111750:	d9403517 	ldw	r5,212(sp)
81111754:	1c07883a 	add	r3,r3,r16
81111758:	10800044 	addi	r2,r2,1
8111175c:	41400015 	stw	r5,0(r8)
81111760:	44000115 	stw	r16,4(r8)
81111764:	d8c02015 	stw	r3,128(sp)
81111768:	d8801f15 	stw	r2,124(sp)
8111176c:	010001c4 	movi	r4,7
81111770:	2080060e 	bge	r4,r2,8111178c <___svfprintf_internal_r+0xa20>
81111774:	d9402c17 	ldw	r5,176(sp)
81111778:	d9801e04 	addi	r6,sp,120
8111177c:	9809883a 	mov	r4,r19
81111780:	11199880 	call	81119988 <__ssprint_r>
81111784:	103e5e1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111788:	d8c02017 	ldw	r3,128(sp)
8111178c:	d8803117 	ldw	r2,196(sp)
81111790:	d9002a17 	ldw	r4,168(sp)
81111794:	1100010e 	bge	r2,r4,8111179c <___svfprintf_internal_r+0xa30>
81111798:	2005883a 	mov	r2,r4
8111179c:	d9402f17 	ldw	r5,188(sp)
811117a0:	288b883a 	add	r5,r5,r2
811117a4:	d9402f15 	stw	r5,188(sp)
811117a8:	18019c1e 	bne	r3,zero,81111e1c <___svfprintf_internal_r+0x10b0>
811117ac:	b8800007 	ldb	r2,0(r23)
811117b0:	d8001f15 	stw	zero,124(sp)
811117b4:	da000404 	addi	r8,sp,16
811117b8:	103d991e 	bne	r2,zero,81110e20 <__reset+0xfb0f0e20>
811117bc:	b821883a 	mov	r16,r23
811117c0:	003daf06 	br	81110e80 <__reset+0xfb0f0e80>
811117c4:	18c03fcc 	andi	r3,r3,255
811117c8:	1805c71e 	bne	r3,zero,81112ee8 <___svfprintf_internal_r+0x217c>
811117cc:	94800414 	ori	r18,r18,16
811117d0:	9080080c 	andi	r2,r18,32
811117d4:	10020126 	beq	r2,zero,81111fdc <___svfprintf_internal_r+0x1270>
811117d8:	d8802d17 	ldw	r2,180(sp)
811117dc:	d9002917 	ldw	r4,164(sp)
811117e0:	d8002785 	stb	zero,158(sp)
811117e4:	10c00204 	addi	r3,r2,8
811117e8:	15000017 	ldw	r20,0(r2)
811117ec:	15800117 	ldw	r22,4(r2)
811117f0:	20038e16 	blt	r4,zero,8111262c <___svfprintf_internal_r+0x18c0>
811117f4:	013fdfc4 	movi	r4,-129
811117f8:	a584b03a 	or	r2,r20,r22
811117fc:	d8c02d15 	stw	r3,180(sp)
81111800:	9124703a 	and	r18,r18,r4
81111804:	0039883a 	mov	fp,zero
81111808:	103eb61e 	bne	r2,zero,811112e4 <__reset+0xfb0f12e4>
8111180c:	d8802917 	ldw	r2,164(sp)
81111810:	1002c81e 	bne	r2,zero,81112334 <___svfprintf_internal_r+0x15c8>
81111814:	d8002915 	stw	zero,164(sp)
81111818:	d8002e15 	stw	zero,184(sp)
8111181c:	dc001e04 	addi	r16,sp,120
81111820:	003efa06 	br	8111140c <__reset+0xfb0f140c>
81111824:	18c03fcc 	andi	r3,r3,255
81111828:	1805ad1e 	bne	r3,zero,81112ee0 <___svfprintf_internal_r+0x2174>
8111182c:	016044b4 	movhi	r5,33042
81111830:	2957cf04 	addi	r5,r5,24380
81111834:	d9403a15 	stw	r5,232(sp)
81111838:	9080080c 	andi	r2,r18,32
8111183c:	10006126 	beq	r2,zero,811119c4 <___svfprintf_internal_r+0xc58>
81111840:	d8802d17 	ldw	r2,180(sp)
81111844:	15000017 	ldw	r20,0(r2)
81111848:	15800117 	ldw	r22,4(r2)
8111184c:	10800204 	addi	r2,r2,8
81111850:	d8802d15 	stw	r2,180(sp)
81111854:	9080004c 	andi	r2,r18,1
81111858:	10018e26 	beq	r2,zero,81111e94 <___svfprintf_internal_r+0x1128>
8111185c:	a584b03a 	or	r2,r20,r22
81111860:	10030926 	beq	r2,zero,81112488 <___svfprintf_internal_r+0x171c>
81111864:	d8c02917 	ldw	r3,164(sp)
81111868:	00800c04 	movi	r2,48
8111186c:	d8802705 	stb	r2,156(sp)
81111870:	dc402745 	stb	r17,157(sp)
81111874:	d8002785 	stb	zero,158(sp)
81111878:	90800094 	ori	r2,r18,2
8111187c:	18048716 	blt	r3,zero,81112a9c <___svfprintf_internal_r+0x1d30>
81111880:	00bfdfc4 	movi	r2,-129
81111884:	90a4703a 	and	r18,r18,r2
81111888:	94800094 	ori	r18,r18,2
8111188c:	0039883a 	mov	fp,zero
81111890:	d9003a17 	ldw	r4,232(sp)
81111894:	dc001e04 	addi	r16,sp,120
81111898:	a08003cc 	andi	r2,r20,15
8111189c:	b006973a 	slli	r3,r22,28
811118a0:	2085883a 	add	r2,r4,r2
811118a4:	a028d13a 	srli	r20,r20,4
811118a8:	10800003 	ldbu	r2,0(r2)
811118ac:	b02cd13a 	srli	r22,r22,4
811118b0:	843fffc4 	addi	r16,r16,-1
811118b4:	1d28b03a 	or	r20,r3,r20
811118b8:	80800005 	stb	r2,0(r16)
811118bc:	a584b03a 	or	r2,r20,r22
811118c0:	103ff51e 	bne	r2,zero,81111898 <__reset+0xfb0f1898>
811118c4:	d8c02817 	ldw	r3,160(sp)
811118c8:	1c07c83a 	sub	r3,r3,r16
811118cc:	d8c02e15 	stw	r3,184(sp)
811118d0:	003ece06 	br	8111140c <__reset+0xfb0f140c>
811118d4:	d8c02d17 	ldw	r3,180(sp)
811118d8:	d9002d17 	ldw	r4,180(sp)
811118dc:	d8002785 	stb	zero,158(sp)
811118e0:	18800017 	ldw	r2,0(r3)
811118e4:	21000104 	addi	r4,r4,4
811118e8:	00c00044 	movi	r3,1
811118ec:	d8c02a15 	stw	r3,168(sp)
811118f0:	d8801405 	stb	r2,80(sp)
811118f4:	d9002d15 	stw	r4,180(sp)
811118f8:	d8c02e15 	stw	r3,184(sp)
811118fc:	d8002915 	stw	zero,164(sp)
81111900:	d8003215 	stw	zero,200(sp)
81111904:	dc001404 	addi	r16,sp,80
81111908:	0039883a 	mov	fp,zero
8111190c:	003ecc06 	br	81111440 <__reset+0xfb0f1440>
81111910:	18c03fcc 	andi	r3,r3,255
81111914:	183e9226 	beq	r3,zero,81111360 <__reset+0xfb0f1360>
81111918:	d9c02785 	stb	r7,158(sp)
8111191c:	003e9006 	br	81111360 <__reset+0xfb0f1360>
81111920:	00c00044 	movi	r3,1
81111924:	01c00ac4 	movi	r7,43
81111928:	bc400007 	ldb	r17,0(r23)
8111192c:	003d6306 	br	81110ebc <__reset+0xfb0f0ebc>
81111930:	94800814 	ori	r18,r18,32
81111934:	bc400007 	ldb	r17,0(r23)
81111938:	003d6006 	br	81110ebc <__reset+0xfb0f0ebc>
8111193c:	d8c02d17 	ldw	r3,180(sp)
81111940:	d8002785 	stb	zero,158(sp)
81111944:	1c000017 	ldw	r16,0(r3)
81111948:	1d000104 	addi	r20,r3,4
8111194c:	80040f26 	beq	r16,zero,8111298c <___svfprintf_internal_r+0x1c20>
81111950:	d9002917 	ldw	r4,164(sp)
81111954:	2003dc16 	blt	r4,zero,811128c8 <___svfprintf_internal_r+0x1b5c>
81111958:	200d883a 	mov	r6,r4
8111195c:	000b883a 	mov	r5,zero
81111960:	8009883a 	mov	r4,r16
81111964:	da003e15 	stw	r8,248(sp)
81111968:	1117fa00 	call	81117fa0 <memchr>
8111196c:	da003e17 	ldw	r8,248(sp)
81111970:	10045826 	beq	r2,zero,81112ad4 <___svfprintf_internal_r+0x1d68>
81111974:	1405c83a 	sub	r2,r2,r16
81111978:	d8802e15 	stw	r2,184(sp)
8111197c:	1003d816 	blt	r2,zero,811128e0 <___svfprintf_internal_r+0x1b74>
81111980:	df002783 	ldbu	fp,158(sp)
81111984:	d8802a15 	stw	r2,168(sp)
81111988:	dd002d15 	stw	r20,180(sp)
8111198c:	d8002915 	stw	zero,164(sp)
81111990:	d8003215 	stw	zero,200(sp)
81111994:	003ea306 	br	81111424 <__reset+0xfb0f1424>
81111998:	18c03fcc 	andi	r3,r3,255
8111199c:	183f8c26 	beq	r3,zero,811117d0 <__reset+0xfb0f17d0>
811119a0:	d9c02785 	stb	r7,158(sp)
811119a4:	003f8a06 	br	811117d0 <__reset+0xfb0f17d0>
811119a8:	18c03fcc 	andi	r3,r3,255
811119ac:	1805631e 	bne	r3,zero,81112f3c <___svfprintf_internal_r+0x21d0>
811119b0:	016044b4 	movhi	r5,33042
811119b4:	2957d404 	addi	r5,r5,24400
811119b8:	d9403a15 	stw	r5,232(sp)
811119bc:	9080080c 	andi	r2,r18,32
811119c0:	103f9f1e 	bne	r2,zero,81111840 <__reset+0xfb0f1840>
811119c4:	9080040c 	andi	r2,r18,16
811119c8:	10029c26 	beq	r2,zero,8111243c <___svfprintf_internal_r+0x16d0>
811119cc:	d8c02d17 	ldw	r3,180(sp)
811119d0:	002d883a 	mov	r22,zero
811119d4:	1d000017 	ldw	r20,0(r3)
811119d8:	18c00104 	addi	r3,r3,4
811119dc:	d8c02d15 	stw	r3,180(sp)
811119e0:	003f9c06 	br	81111854 <__reset+0xfb0f1854>
811119e4:	94800054 	ori	r18,r18,1
811119e8:	bc400007 	ldb	r17,0(r23)
811119ec:	003d3306 	br	81110ebc <__reset+0xfb0f0ebc>
811119f0:	38803fcc 	andi	r2,r7,255
811119f4:	1080201c 	xori	r2,r2,128
811119f8:	10bfe004 	addi	r2,r2,-128
811119fc:	1002971e 	bne	r2,zero,8111245c <___svfprintf_internal_r+0x16f0>
81111a00:	00c00044 	movi	r3,1
81111a04:	01c00804 	movi	r7,32
81111a08:	bc400007 	ldb	r17,0(r23)
81111a0c:	003d2b06 	br	81110ebc <__reset+0xfb0f0ebc>
81111a10:	18c03fcc 	andi	r3,r3,255
81111a14:	183e2326 	beq	r3,zero,811112a4 <__reset+0xfb0f12a4>
81111a18:	d9c02785 	stb	r7,158(sp)
81111a1c:	003e2106 	br	811112a4 <__reset+0xfb0f12a4>
81111a20:	bc400007 	ldb	r17,0(r23)
81111a24:	8a430426 	beq	r17,r9,81112638 <___svfprintf_internal_r+0x18cc>
81111a28:	94800414 	ori	r18,r18,16
81111a2c:	003d2306 	br	81110ebc <__reset+0xfb0f0ebc>
81111a30:	18c03fcc 	andi	r3,r3,255
81111a34:	18053f1e 	bne	r3,zero,81112f34 <___svfprintf_internal_r+0x21c8>
81111a38:	9080080c 	andi	r2,r18,32
81111a3c:	10028926 	beq	r2,zero,81112464 <___svfprintf_internal_r+0x16f8>
81111a40:	d9402d17 	ldw	r5,180(sp)
81111a44:	d9002f17 	ldw	r4,188(sp)
81111a48:	28800017 	ldw	r2,0(r5)
81111a4c:	2007d7fa 	srai	r3,r4,31
81111a50:	29400104 	addi	r5,r5,4
81111a54:	d9402d15 	stw	r5,180(sp)
81111a58:	11000015 	stw	r4,0(r2)
81111a5c:	10c00115 	stw	r3,4(r2)
81111a60:	003ced06 	br	81110e18 <__reset+0xfb0f0e18>
81111a64:	94801014 	ori	r18,r18,64
81111a68:	bc400007 	ldb	r17,0(r23)
81111a6c:	003d1306 	br	81110ebc <__reset+0xfb0f0ebc>
81111a70:	012044b4 	movhi	r4,33042
81111a74:	2117d404 	addi	r4,r4,24400
81111a78:	0039883a 	mov	fp,zero
81111a7c:	d9003a15 	stw	r4,232(sp)
81111a80:	04401e04 	movi	r17,120
81111a84:	003f8206 	br	81111890 <__reset+0xfb0f1890>
81111a88:	18c03fcc 	andi	r3,r3,255
81111a8c:	1805221e 	bne	r3,zero,81112f18 <___svfprintf_internal_r+0x21ac>
81111a90:	883d9526 	beq	r17,zero,811110e8 <__reset+0xfb0f10e8>
81111a94:	00c00044 	movi	r3,1
81111a98:	d8c02a15 	stw	r3,168(sp)
81111a9c:	dc401405 	stb	r17,80(sp)
81111aa0:	d8002785 	stb	zero,158(sp)
81111aa4:	003f9406 	br	811118f8 <__reset+0xfb0f18f8>
81111aa8:	012044b4 	movhi	r4,33042
81111aac:	2117d404 	addi	r4,r4,24400
81111ab0:	d9003a15 	stw	r4,232(sp)
81111ab4:	d8c02d15 	stw	r3,180(sp)
81111ab8:	1025883a 	mov	r18,r2
81111abc:	04401e04 	movi	r17,120
81111ac0:	a584b03a 	or	r2,r20,r22
81111ac4:	1000fa1e 	bne	r2,zero,81111eb0 <___svfprintf_internal_r+0x1144>
81111ac8:	0039883a 	mov	fp,zero
81111acc:	00800084 	movi	r2,2
81111ad0:	10803fcc 	andi	r2,r2,255
81111ad4:	00c00044 	movi	r3,1
81111ad8:	10c21626 	beq	r2,r3,81112334 <___svfprintf_internal_r+0x15c8>
81111adc:	00c00084 	movi	r3,2
81111ae0:	10fe301e 	bne	r2,r3,811113a4 <__reset+0xfb0f13a4>
81111ae4:	003d7606 	br	811110c0 <__reset+0xfb0f10c0>
81111ae8:	d8c02017 	ldw	r3,128(sp)
81111aec:	003e9506 	br	81111544 <__reset+0xfb0f1544>
81111af0:	00801944 	movi	r2,101
81111af4:	14407c0e 	bge	r2,r17,81111ce8 <___svfprintf_internal_r+0xf7c>
81111af8:	d9003617 	ldw	r4,216(sp)
81111afc:	d9403717 	ldw	r5,220(sp)
81111b00:	000d883a 	mov	r6,zero
81111b04:	000f883a 	mov	r7,zero
81111b08:	d8c03d15 	stw	r3,244(sp)
81111b0c:	da003e15 	stw	r8,248(sp)
81111b10:	111e8e40 	call	8111e8e4 <__eqdf2>
81111b14:	d8c03d17 	ldw	r3,244(sp)
81111b18:	da003e17 	ldw	r8,248(sp)
81111b1c:	1000f51e 	bne	r2,zero,81111ef4 <___svfprintf_internal_r+0x1188>
81111b20:	d8801f17 	ldw	r2,124(sp)
81111b24:	012044b4 	movhi	r4,33042
81111b28:	2117db04 	addi	r4,r4,24428
81111b2c:	18c00044 	addi	r3,r3,1
81111b30:	10800044 	addi	r2,r2,1
81111b34:	41000015 	stw	r4,0(r8)
81111b38:	01000044 	movi	r4,1
81111b3c:	41000115 	stw	r4,4(r8)
81111b40:	d8c02015 	stw	r3,128(sp)
81111b44:	d8801f15 	stw	r2,124(sp)
81111b48:	010001c4 	movi	r4,7
81111b4c:	20826616 	blt	r4,r2,811124e8 <___svfprintf_internal_r+0x177c>
81111b50:	42000204 	addi	r8,r8,8
81111b54:	d8802617 	ldw	r2,152(sp)
81111b58:	d9403317 	ldw	r5,204(sp)
81111b5c:	11400216 	blt	r2,r5,81111b68 <___svfprintf_internal_r+0xdfc>
81111b60:	9080004c 	andi	r2,r18,1
81111b64:	103ed526 	beq	r2,zero,811116bc <__reset+0xfb0f16bc>
81111b68:	d8803817 	ldw	r2,224(sp)
81111b6c:	d9003417 	ldw	r4,208(sp)
81111b70:	d9403817 	ldw	r5,224(sp)
81111b74:	1887883a 	add	r3,r3,r2
81111b78:	d8801f17 	ldw	r2,124(sp)
81111b7c:	41000015 	stw	r4,0(r8)
81111b80:	41400115 	stw	r5,4(r8)
81111b84:	10800044 	addi	r2,r2,1
81111b88:	d8c02015 	stw	r3,128(sp)
81111b8c:	d8801f15 	stw	r2,124(sp)
81111b90:	010001c4 	movi	r4,7
81111b94:	2082af16 	blt	r4,r2,81112654 <___svfprintf_internal_r+0x18e8>
81111b98:	42000204 	addi	r8,r8,8
81111b9c:	d8803317 	ldw	r2,204(sp)
81111ba0:	143fffc4 	addi	r16,r2,-1
81111ba4:	043ec50e 	bge	zero,r16,811116bc <__reset+0xfb0f16bc>
81111ba8:	04400404 	movi	r17,16
81111bac:	d8801f17 	ldw	r2,124(sp)
81111bb0:	8c00860e 	bge	r17,r16,81111dcc <___svfprintf_internal_r+0x1060>
81111bb4:	016044b4 	movhi	r5,33042
81111bb8:	2957db84 	addi	r5,r5,24430
81111bbc:	d9402b15 	stw	r5,172(sp)
81111bc0:	058001c4 	movi	r22,7
81111bc4:	dd002c17 	ldw	r20,176(sp)
81111bc8:	00000306 	br	81111bd8 <___svfprintf_internal_r+0xe6c>
81111bcc:	42000204 	addi	r8,r8,8
81111bd0:	843ffc04 	addi	r16,r16,-16
81111bd4:	8c00800e 	bge	r17,r16,81111dd8 <___svfprintf_internal_r+0x106c>
81111bd8:	18c00404 	addi	r3,r3,16
81111bdc:	10800044 	addi	r2,r2,1
81111be0:	45400015 	stw	r21,0(r8)
81111be4:	44400115 	stw	r17,4(r8)
81111be8:	d8c02015 	stw	r3,128(sp)
81111bec:	d8801f15 	stw	r2,124(sp)
81111bf0:	b0bff60e 	bge	r22,r2,81111bcc <__reset+0xfb0f1bcc>
81111bf4:	d9801e04 	addi	r6,sp,120
81111bf8:	a00b883a 	mov	r5,r20
81111bfc:	9809883a 	mov	r4,r19
81111c00:	11199880 	call	81119988 <__ssprint_r>
81111c04:	103d3e1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111c08:	d8c02017 	ldw	r3,128(sp)
81111c0c:	d8801f17 	ldw	r2,124(sp)
81111c10:	da000404 	addi	r8,sp,16
81111c14:	003fee06 	br	81111bd0 <__reset+0xfb0f1bd0>
81111c18:	d9403117 	ldw	r5,196(sp)
81111c1c:	d8802a17 	ldw	r2,168(sp)
81111c20:	28adc83a 	sub	r22,r5,r2
81111c24:	05be650e 	bge	zero,r22,811115bc <__reset+0xfb0f15bc>
81111c28:	07000404 	movi	fp,16
81111c2c:	d8801f17 	ldw	r2,124(sp)
81111c30:	e583a20e 	bge	fp,r22,81112abc <___svfprintf_internal_r+0x1d50>
81111c34:	016044b4 	movhi	r5,33042
81111c38:	2957db84 	addi	r5,r5,24430
81111c3c:	dc403015 	stw	r17,192(sp)
81111c40:	d9402b15 	stw	r5,172(sp)
81111c44:	b023883a 	mov	r17,r22
81111c48:	050001c4 	movi	r20,7
81111c4c:	902d883a 	mov	r22,r18
81111c50:	8025883a 	mov	r18,r16
81111c54:	dc002c17 	ldw	r16,176(sp)
81111c58:	00000306 	br	81111c68 <___svfprintf_internal_r+0xefc>
81111c5c:	8c7ffc04 	addi	r17,r17,-16
81111c60:	42000204 	addi	r8,r8,8
81111c64:	e440110e 	bge	fp,r17,81111cac <___svfprintf_internal_r+0xf40>
81111c68:	18c00404 	addi	r3,r3,16
81111c6c:	10800044 	addi	r2,r2,1
81111c70:	45400015 	stw	r21,0(r8)
81111c74:	47000115 	stw	fp,4(r8)
81111c78:	d8c02015 	stw	r3,128(sp)
81111c7c:	d8801f15 	stw	r2,124(sp)
81111c80:	a0bff60e 	bge	r20,r2,81111c5c <__reset+0xfb0f1c5c>
81111c84:	d9801e04 	addi	r6,sp,120
81111c88:	800b883a 	mov	r5,r16
81111c8c:	9809883a 	mov	r4,r19
81111c90:	11199880 	call	81119988 <__ssprint_r>
81111c94:	103d1a1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111c98:	8c7ffc04 	addi	r17,r17,-16
81111c9c:	d8c02017 	ldw	r3,128(sp)
81111ca0:	d8801f17 	ldw	r2,124(sp)
81111ca4:	da000404 	addi	r8,sp,16
81111ca8:	e47fef16 	blt	fp,r17,81111c68 <__reset+0xfb0f1c68>
81111cac:	9021883a 	mov	r16,r18
81111cb0:	b025883a 	mov	r18,r22
81111cb4:	882d883a 	mov	r22,r17
81111cb8:	dc403017 	ldw	r17,192(sp)
81111cbc:	d9002b17 	ldw	r4,172(sp)
81111cc0:	1d87883a 	add	r3,r3,r22
81111cc4:	10800044 	addi	r2,r2,1
81111cc8:	41000015 	stw	r4,0(r8)
81111ccc:	45800115 	stw	r22,4(r8)
81111cd0:	d8c02015 	stw	r3,128(sp)
81111cd4:	d8801f15 	stw	r2,124(sp)
81111cd8:	010001c4 	movi	r4,7
81111cdc:	20819a16 	blt	r4,r2,81112348 <___svfprintf_internal_r+0x15dc>
81111ce0:	42000204 	addi	r8,r8,8
81111ce4:	003e3506 	br	811115bc <__reset+0xfb0f15bc>
81111ce8:	d9403317 	ldw	r5,204(sp)
81111cec:	00800044 	movi	r2,1
81111cf0:	18c00044 	addi	r3,r3,1
81111cf4:	1141710e 	bge	r2,r5,811122bc <___svfprintf_internal_r+0x1550>
81111cf8:	dc401f17 	ldw	r17,124(sp)
81111cfc:	00800044 	movi	r2,1
81111d00:	40800115 	stw	r2,4(r8)
81111d04:	8c400044 	addi	r17,r17,1
81111d08:	44000015 	stw	r16,0(r8)
81111d0c:	d8c02015 	stw	r3,128(sp)
81111d10:	dc401f15 	stw	r17,124(sp)
81111d14:	008001c4 	movi	r2,7
81111d18:	14417416 	blt	r2,r17,811122ec <___svfprintf_internal_r+0x1580>
81111d1c:	42000204 	addi	r8,r8,8
81111d20:	d8803817 	ldw	r2,224(sp)
81111d24:	d9003417 	ldw	r4,208(sp)
81111d28:	8c400044 	addi	r17,r17,1
81111d2c:	10c7883a 	add	r3,r2,r3
81111d30:	40800115 	stw	r2,4(r8)
81111d34:	41000015 	stw	r4,0(r8)
81111d38:	d8c02015 	stw	r3,128(sp)
81111d3c:	dc401f15 	stw	r17,124(sp)
81111d40:	008001c4 	movi	r2,7
81111d44:	14417216 	blt	r2,r17,81112310 <___svfprintf_internal_r+0x15a4>
81111d48:	45800204 	addi	r22,r8,8
81111d4c:	d9003617 	ldw	r4,216(sp)
81111d50:	d9403717 	ldw	r5,220(sp)
81111d54:	000d883a 	mov	r6,zero
81111d58:	000f883a 	mov	r7,zero
81111d5c:	d8c03d15 	stw	r3,244(sp)
81111d60:	111e8e40 	call	8111e8e4 <__eqdf2>
81111d64:	d8c03d17 	ldw	r3,244(sp)
81111d68:	1000b326 	beq	r2,zero,81112038 <___svfprintf_internal_r+0x12cc>
81111d6c:	d9403317 	ldw	r5,204(sp)
81111d70:	84000044 	addi	r16,r16,1
81111d74:	8c400044 	addi	r17,r17,1
81111d78:	28bfffc4 	addi	r2,r5,-1
81111d7c:	1887883a 	add	r3,r3,r2
81111d80:	b0800115 	stw	r2,4(r22)
81111d84:	b4000015 	stw	r16,0(r22)
81111d88:	d8c02015 	stw	r3,128(sp)
81111d8c:	dc401f15 	stw	r17,124(sp)
81111d90:	008001c4 	movi	r2,7
81111d94:	1440d216 	blt	r2,r17,811120e0 <___svfprintf_internal_r+0x1374>
81111d98:	b5800204 	addi	r22,r22,8
81111d9c:	d9003b17 	ldw	r4,236(sp)
81111da0:	df0022c4 	addi	fp,sp,139
81111da4:	8c400044 	addi	r17,r17,1
81111da8:	20c7883a 	add	r3,r4,r3
81111dac:	b7000015 	stw	fp,0(r22)
81111db0:	b1000115 	stw	r4,4(r22)
81111db4:	d8c02015 	stw	r3,128(sp)
81111db8:	dc401f15 	stw	r17,124(sp)
81111dbc:	008001c4 	movi	r2,7
81111dc0:	14400e16 	blt	r2,r17,81111dfc <___svfprintf_internal_r+0x1090>
81111dc4:	b2000204 	addi	r8,r22,8
81111dc8:	003e3c06 	br	811116bc <__reset+0xfb0f16bc>
81111dcc:	012044b4 	movhi	r4,33042
81111dd0:	2117db84 	addi	r4,r4,24430
81111dd4:	d9002b15 	stw	r4,172(sp)
81111dd8:	d9002b17 	ldw	r4,172(sp)
81111ddc:	1c07883a 	add	r3,r3,r16
81111de0:	44000115 	stw	r16,4(r8)
81111de4:	41000015 	stw	r4,0(r8)
81111de8:	10800044 	addi	r2,r2,1
81111dec:	d8c02015 	stw	r3,128(sp)
81111df0:	d8801f15 	stw	r2,124(sp)
81111df4:	010001c4 	movi	r4,7
81111df8:	20be2f0e 	bge	r4,r2,811116b8 <__reset+0xfb0f16b8>
81111dfc:	d9402c17 	ldw	r5,176(sp)
81111e00:	d9801e04 	addi	r6,sp,120
81111e04:	9809883a 	mov	r4,r19
81111e08:	11199880 	call	81119988 <__ssprint_r>
81111e0c:	103cbc1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111e10:	d8c02017 	ldw	r3,128(sp)
81111e14:	da000404 	addi	r8,sp,16
81111e18:	003e2806 	br	811116bc <__reset+0xfb0f16bc>
81111e1c:	d9402c17 	ldw	r5,176(sp)
81111e20:	d9801e04 	addi	r6,sp,120
81111e24:	9809883a 	mov	r4,r19
81111e28:	11199880 	call	81119988 <__ssprint_r>
81111e2c:	103e5f26 	beq	r2,zero,811117ac <__reset+0xfb0f17ac>
81111e30:	003cb306 	br	81111100 <__reset+0xfb0f1100>
81111e34:	d9402c17 	ldw	r5,176(sp)
81111e38:	d9801e04 	addi	r6,sp,120
81111e3c:	9809883a 	mov	r4,r19
81111e40:	11199880 	call	81119988 <__ssprint_r>
81111e44:	103cae1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111e48:	d8c02017 	ldw	r3,128(sp)
81111e4c:	da000404 	addi	r8,sp,16
81111e50:	003e0d06 	br	81111688 <__reset+0xfb0f1688>
81111e54:	d9402c17 	ldw	r5,176(sp)
81111e58:	d9801e04 	addi	r6,sp,120
81111e5c:	9809883a 	mov	r4,r19
81111e60:	11199880 	call	81119988 <__ssprint_r>
81111e64:	103ca61e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111e68:	d8c02017 	ldw	r3,128(sp)
81111e6c:	da000404 	addi	r8,sp,16
81111e70:	003dc106 	br	81111578 <__reset+0xfb0f1578>
81111e74:	d9402c17 	ldw	r5,176(sp)
81111e78:	d9801e04 	addi	r6,sp,120
81111e7c:	9809883a 	mov	r4,r19
81111e80:	11199880 	call	81119988 <__ssprint_r>
81111e84:	103c9e1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111e88:	d8c02017 	ldw	r3,128(sp)
81111e8c:	da000404 	addi	r8,sp,16
81111e90:	003dc706 	br	811115b0 <__reset+0xfb0f15b0>
81111e94:	d8802917 	ldw	r2,164(sp)
81111e98:	d8002785 	stb	zero,158(sp)
81111e9c:	103f0816 	blt	r2,zero,81111ac0 <__reset+0xfb0f1ac0>
81111ea0:	00ffdfc4 	movi	r3,-129
81111ea4:	a584b03a 	or	r2,r20,r22
81111ea8:	90e4703a 	and	r18,r18,r3
81111eac:	103c8126 	beq	r2,zero,811110b4 <__reset+0xfb0f10b4>
81111eb0:	0039883a 	mov	fp,zero
81111eb4:	003e7606 	br	81111890 <__reset+0xfb0f1890>
81111eb8:	9080040c 	andi	r2,r18,16
81111ebc:	10013d26 	beq	r2,zero,811123b4 <___svfprintf_internal_r+0x1648>
81111ec0:	d9002d17 	ldw	r4,180(sp)
81111ec4:	d9402917 	ldw	r5,164(sp)
81111ec8:	d8002785 	stb	zero,158(sp)
81111ecc:	20800104 	addi	r2,r4,4
81111ed0:	25000017 	ldw	r20,0(r4)
81111ed4:	002d883a 	mov	r22,zero
81111ed8:	28013f16 	blt	r5,zero,811123d8 <___svfprintf_internal_r+0x166c>
81111edc:	00ffdfc4 	movi	r3,-129
81111ee0:	d8802d15 	stw	r2,180(sp)
81111ee4:	90e4703a 	and	r18,r18,r3
81111ee8:	a03d2b26 	beq	r20,zero,81111398 <__reset+0xfb0f1398>
81111eec:	0039883a 	mov	fp,zero
81111ef0:	003d2e06 	br	811113ac <__reset+0xfb0f13ac>
81111ef4:	dc402617 	ldw	r17,152(sp)
81111ef8:	0441830e 	bge	zero,r17,81112508 <___svfprintf_internal_r+0x179c>
81111efc:	dc403217 	ldw	r17,200(sp)
81111f00:	d8803317 	ldw	r2,204(sp)
81111f04:	1440010e 	bge	r2,r17,81111f0c <___svfprintf_internal_r+0x11a0>
81111f08:	1023883a 	mov	r17,r2
81111f0c:	04400a0e 	bge	zero,r17,81111f38 <___svfprintf_internal_r+0x11cc>
81111f10:	d8801f17 	ldw	r2,124(sp)
81111f14:	1c47883a 	add	r3,r3,r17
81111f18:	44000015 	stw	r16,0(r8)
81111f1c:	10800044 	addi	r2,r2,1
81111f20:	44400115 	stw	r17,4(r8)
81111f24:	d8c02015 	stw	r3,128(sp)
81111f28:	d8801f15 	stw	r2,124(sp)
81111f2c:	010001c4 	movi	r4,7
81111f30:	20827516 	blt	r4,r2,81112908 <___svfprintf_internal_r+0x1b9c>
81111f34:	42000204 	addi	r8,r8,8
81111f38:	88027b16 	blt	r17,zero,81112928 <___svfprintf_internal_r+0x1bbc>
81111f3c:	d9003217 	ldw	r4,200(sp)
81111f40:	2463c83a 	sub	r17,r4,r17
81111f44:	0440990e 	bge	zero,r17,811121ac <___svfprintf_internal_r+0x1440>
81111f48:	05800404 	movi	r22,16
81111f4c:	d8801f17 	ldw	r2,124(sp)
81111f50:	b441530e 	bge	r22,r17,811124a0 <___svfprintf_internal_r+0x1734>
81111f54:	012044b4 	movhi	r4,33042
81111f58:	2117db84 	addi	r4,r4,24430
81111f5c:	d9002b15 	stw	r4,172(sp)
81111f60:	070001c4 	movi	fp,7
81111f64:	dd002c17 	ldw	r20,176(sp)
81111f68:	00000306 	br	81111f78 <___svfprintf_internal_r+0x120c>
81111f6c:	42000204 	addi	r8,r8,8
81111f70:	8c7ffc04 	addi	r17,r17,-16
81111f74:	b4414d0e 	bge	r22,r17,811124ac <___svfprintf_internal_r+0x1740>
81111f78:	18c00404 	addi	r3,r3,16
81111f7c:	10800044 	addi	r2,r2,1
81111f80:	45400015 	stw	r21,0(r8)
81111f84:	45800115 	stw	r22,4(r8)
81111f88:	d8c02015 	stw	r3,128(sp)
81111f8c:	d8801f15 	stw	r2,124(sp)
81111f90:	e0bff60e 	bge	fp,r2,81111f6c <__reset+0xfb0f1f6c>
81111f94:	d9801e04 	addi	r6,sp,120
81111f98:	a00b883a 	mov	r5,r20
81111f9c:	9809883a 	mov	r4,r19
81111fa0:	11199880 	call	81119988 <__ssprint_r>
81111fa4:	103c561e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111fa8:	d8c02017 	ldw	r3,128(sp)
81111fac:	d8801f17 	ldw	r2,124(sp)
81111fb0:	da000404 	addi	r8,sp,16
81111fb4:	003fee06 	br	81111f70 <__reset+0xfb0f1f70>
81111fb8:	d9402c17 	ldw	r5,176(sp)
81111fbc:	d9801e04 	addi	r6,sp,120
81111fc0:	9809883a 	mov	r4,r19
81111fc4:	11199880 	call	81119988 <__ssprint_r>
81111fc8:	103c4d1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81111fcc:	d8c02017 	ldw	r3,128(sp)
81111fd0:	df002787 	ldb	fp,158(sp)
81111fd4:	da000404 	addi	r8,sp,16
81111fd8:	003d5a06 	br	81111544 <__reset+0xfb0f1544>
81111fdc:	9080040c 	andi	r2,r18,16
81111fe0:	10005c26 	beq	r2,zero,81112154 <___svfprintf_internal_r+0x13e8>
81111fe4:	d9402d17 	ldw	r5,180(sp)
81111fe8:	d8c02917 	ldw	r3,164(sp)
81111fec:	d8002785 	stb	zero,158(sp)
81111ff0:	28800104 	addi	r2,r5,4
81111ff4:	2d000017 	ldw	r20,0(r5)
81111ff8:	002d883a 	mov	r22,zero
81111ffc:	18005e16 	blt	r3,zero,81112178 <___svfprintf_internal_r+0x140c>
81112000:	00ffdfc4 	movi	r3,-129
81112004:	d8802d15 	stw	r2,180(sp)
81112008:	90e4703a 	and	r18,r18,r3
8111200c:	0039883a 	mov	fp,zero
81112010:	a03dfe26 	beq	r20,zero,8111180c <__reset+0xfb0f180c>
81112014:	00800244 	movi	r2,9
81112018:	153cb336 	bltu	r2,r20,811112e8 <__reset+0xfb0f12e8>
8111201c:	a5000c04 	addi	r20,r20,48
81112020:	dc001dc4 	addi	r16,sp,119
81112024:	dd001dc5 	stb	r20,119(sp)
81112028:	d8c02817 	ldw	r3,160(sp)
8111202c:	1c07c83a 	sub	r3,r3,r16
81112030:	d8c02e15 	stw	r3,184(sp)
81112034:	003cf506 	br	8111140c <__reset+0xfb0f140c>
81112038:	d8803317 	ldw	r2,204(sp)
8111203c:	143fffc4 	addi	r16,r2,-1
81112040:	043f560e 	bge	zero,r16,81111d9c <__reset+0xfb0f1d9c>
81112044:	07000404 	movi	fp,16
81112048:	e403530e 	bge	fp,r16,81112d98 <___svfprintf_internal_r+0x202c>
8111204c:	016044b4 	movhi	r5,33042
81112050:	2957db84 	addi	r5,r5,24430
81112054:	d9402b15 	stw	r5,172(sp)
81112058:	01c001c4 	movi	r7,7
8111205c:	dd002c17 	ldw	r20,176(sp)
81112060:	00000306 	br	81112070 <___svfprintf_internal_r+0x1304>
81112064:	843ffc04 	addi	r16,r16,-16
81112068:	b5800204 	addi	r22,r22,8
8111206c:	e400130e 	bge	fp,r16,811120bc <___svfprintf_internal_r+0x1350>
81112070:	18c00404 	addi	r3,r3,16
81112074:	8c400044 	addi	r17,r17,1
81112078:	b5400015 	stw	r21,0(r22)
8111207c:	b7000115 	stw	fp,4(r22)
81112080:	d8c02015 	stw	r3,128(sp)
81112084:	dc401f15 	stw	r17,124(sp)
81112088:	3c7ff60e 	bge	r7,r17,81112064 <__reset+0xfb0f2064>
8111208c:	d9801e04 	addi	r6,sp,120
81112090:	a00b883a 	mov	r5,r20
81112094:	9809883a 	mov	r4,r19
81112098:	d9c03d15 	stw	r7,244(sp)
8111209c:	11199880 	call	81119988 <__ssprint_r>
811120a0:	d9c03d17 	ldw	r7,244(sp)
811120a4:	103c161e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811120a8:	843ffc04 	addi	r16,r16,-16
811120ac:	d8c02017 	ldw	r3,128(sp)
811120b0:	dc401f17 	ldw	r17,124(sp)
811120b4:	dd800404 	addi	r22,sp,16
811120b8:	e43fed16 	blt	fp,r16,81112070 <__reset+0xfb0f2070>
811120bc:	d8802b17 	ldw	r2,172(sp)
811120c0:	1c07883a 	add	r3,r3,r16
811120c4:	8c400044 	addi	r17,r17,1
811120c8:	b0800015 	stw	r2,0(r22)
811120cc:	b4000115 	stw	r16,4(r22)
811120d0:	d8c02015 	stw	r3,128(sp)
811120d4:	dc401f15 	stw	r17,124(sp)
811120d8:	008001c4 	movi	r2,7
811120dc:	147f2e0e 	bge	r2,r17,81111d98 <__reset+0xfb0f1d98>
811120e0:	d9402c17 	ldw	r5,176(sp)
811120e4:	d9801e04 	addi	r6,sp,120
811120e8:	9809883a 	mov	r4,r19
811120ec:	11199880 	call	81119988 <__ssprint_r>
811120f0:	103c031e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811120f4:	d8c02017 	ldw	r3,128(sp)
811120f8:	dc401f17 	ldw	r17,124(sp)
811120fc:	dd800404 	addi	r22,sp,16
81112100:	003f2606 	br	81111d9c <__reset+0xfb0f1d9c>
81112104:	9080040c 	andi	r2,r18,16
81112108:	1000c326 	beq	r2,zero,81112418 <___svfprintf_internal_r+0x16ac>
8111210c:	d8802d17 	ldw	r2,180(sp)
81112110:	15000017 	ldw	r20,0(r2)
81112114:	10800104 	addi	r2,r2,4
81112118:	d8802d15 	stw	r2,180(sp)
8111211c:	a02dd7fa 	srai	r22,r20,31
81112120:	b005883a 	mov	r2,r22
81112124:	103c680e 	bge	r2,zero,811112c8 <__reset+0xfb0f12c8>
81112128:	0529c83a 	sub	r20,zero,r20
8111212c:	a004c03a 	cmpne	r2,r20,zero
81112130:	05adc83a 	sub	r22,zero,r22
81112134:	b0adc83a 	sub	r22,r22,r2
81112138:	d8802917 	ldw	r2,164(sp)
8111213c:	07000b44 	movi	fp,45
81112140:	df002785 	stb	fp,158(sp)
81112144:	10022e16 	blt	r2,zero,81112a00 <___svfprintf_internal_r+0x1c94>
81112148:	00bfdfc4 	movi	r2,-129
8111214c:	90a4703a 	and	r18,r18,r2
81112150:	003c6406 	br	811112e4 <__reset+0xfb0f12e4>
81112154:	9080100c 	andi	r2,r18,64
81112158:	d8002785 	stb	zero,158(sp)
8111215c:	10012526 	beq	r2,zero,811125f4 <___svfprintf_internal_r+0x1888>
81112160:	d9002d17 	ldw	r4,180(sp)
81112164:	d9402917 	ldw	r5,164(sp)
81112168:	002d883a 	mov	r22,zero
8111216c:	20800104 	addi	r2,r4,4
81112170:	2500000b 	ldhu	r20,0(r4)
81112174:	283fa20e 	bge	r5,zero,81112000 <__reset+0xfb0f2000>
81112178:	d8802d15 	stw	r2,180(sp)
8111217c:	0039883a 	mov	fp,zero
81112180:	a584b03a 	or	r2,r20,r22
81112184:	103c571e 	bne	r2,zero,811112e4 <__reset+0xfb0f12e4>
81112188:	00800044 	movi	r2,1
8111218c:	003e5006 	br	81111ad0 <__reset+0xfb0f1ad0>
81112190:	d9402c17 	ldw	r5,176(sp)
81112194:	d9801e04 	addi	r6,sp,120
81112198:	9809883a 	mov	r4,r19
8111219c:	11199880 	call	81119988 <__ssprint_r>
811121a0:	103bd71e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811121a4:	d8c02017 	ldw	r3,128(sp)
811121a8:	da000404 	addi	r8,sp,16
811121ac:	d9003217 	ldw	r4,200(sp)
811121b0:	d8802617 	ldw	r2,152(sp)
811121b4:	d9403317 	ldw	r5,204(sp)
811121b8:	8123883a 	add	r17,r16,r4
811121bc:	11400216 	blt	r2,r5,811121c8 <___svfprintf_internal_r+0x145c>
811121c0:	9100004c 	andi	r4,r18,1
811121c4:	20000d26 	beq	r4,zero,811121fc <___svfprintf_internal_r+0x1490>
811121c8:	d9003817 	ldw	r4,224(sp)
811121cc:	d9403417 	ldw	r5,208(sp)
811121d0:	1907883a 	add	r3,r3,r4
811121d4:	d9001f17 	ldw	r4,124(sp)
811121d8:	41400015 	stw	r5,0(r8)
811121dc:	d9403817 	ldw	r5,224(sp)
811121e0:	21000044 	addi	r4,r4,1
811121e4:	d8c02015 	stw	r3,128(sp)
811121e8:	41400115 	stw	r5,4(r8)
811121ec:	d9001f15 	stw	r4,124(sp)
811121f0:	014001c4 	movi	r5,7
811121f4:	2901dc16 	blt	r5,r4,81112968 <___svfprintf_internal_r+0x1bfc>
811121f8:	42000204 	addi	r8,r8,8
811121fc:	d9003317 	ldw	r4,204(sp)
81112200:	8121883a 	add	r16,r16,r4
81112204:	2085c83a 	sub	r2,r4,r2
81112208:	8461c83a 	sub	r16,r16,r17
8111220c:	1400010e 	bge	r2,r16,81112214 <___svfprintf_internal_r+0x14a8>
81112210:	1021883a 	mov	r16,r2
81112214:	04000a0e 	bge	zero,r16,81112240 <___svfprintf_internal_r+0x14d4>
81112218:	d9001f17 	ldw	r4,124(sp)
8111221c:	1c07883a 	add	r3,r3,r16
81112220:	44400015 	stw	r17,0(r8)
81112224:	21000044 	addi	r4,r4,1
81112228:	44000115 	stw	r16,4(r8)
8111222c:	d8c02015 	stw	r3,128(sp)
81112230:	d9001f15 	stw	r4,124(sp)
81112234:	014001c4 	movi	r5,7
81112238:	2901e616 	blt	r5,r4,811129d4 <___svfprintf_internal_r+0x1c68>
8111223c:	42000204 	addi	r8,r8,8
81112240:	8001f616 	blt	r16,zero,81112a1c <___svfprintf_internal_r+0x1cb0>
81112244:	1421c83a 	sub	r16,r2,r16
81112248:	043d1c0e 	bge	zero,r16,811116bc <__reset+0xfb0f16bc>
8111224c:	04400404 	movi	r17,16
81112250:	d8801f17 	ldw	r2,124(sp)
81112254:	8c3edd0e 	bge	r17,r16,81111dcc <__reset+0xfb0f1dcc>
81112258:	016044b4 	movhi	r5,33042
8111225c:	2957db84 	addi	r5,r5,24430
81112260:	d9402b15 	stw	r5,172(sp)
81112264:	058001c4 	movi	r22,7
81112268:	dd002c17 	ldw	r20,176(sp)
8111226c:	00000306 	br	8111227c <___svfprintf_internal_r+0x1510>
81112270:	42000204 	addi	r8,r8,8
81112274:	843ffc04 	addi	r16,r16,-16
81112278:	8c3ed70e 	bge	r17,r16,81111dd8 <__reset+0xfb0f1dd8>
8111227c:	18c00404 	addi	r3,r3,16
81112280:	10800044 	addi	r2,r2,1
81112284:	45400015 	stw	r21,0(r8)
81112288:	44400115 	stw	r17,4(r8)
8111228c:	d8c02015 	stw	r3,128(sp)
81112290:	d8801f15 	stw	r2,124(sp)
81112294:	b0bff60e 	bge	r22,r2,81112270 <__reset+0xfb0f2270>
81112298:	d9801e04 	addi	r6,sp,120
8111229c:	a00b883a 	mov	r5,r20
811122a0:	9809883a 	mov	r4,r19
811122a4:	11199880 	call	81119988 <__ssprint_r>
811122a8:	103b951e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811122ac:	d8c02017 	ldw	r3,128(sp)
811122b0:	d8801f17 	ldw	r2,124(sp)
811122b4:	da000404 	addi	r8,sp,16
811122b8:	003fee06 	br	81112274 <__reset+0xfb0f2274>
811122bc:	9088703a 	and	r4,r18,r2
811122c0:	203e8d1e 	bne	r4,zero,81111cf8 <__reset+0xfb0f1cf8>
811122c4:	dc401f17 	ldw	r17,124(sp)
811122c8:	40800115 	stw	r2,4(r8)
811122cc:	44000015 	stw	r16,0(r8)
811122d0:	8c400044 	addi	r17,r17,1
811122d4:	d8c02015 	stw	r3,128(sp)
811122d8:	dc401f15 	stw	r17,124(sp)
811122dc:	008001c4 	movi	r2,7
811122e0:	147f7f16 	blt	r2,r17,811120e0 <__reset+0xfb0f20e0>
811122e4:	45800204 	addi	r22,r8,8
811122e8:	003eac06 	br	81111d9c <__reset+0xfb0f1d9c>
811122ec:	d9402c17 	ldw	r5,176(sp)
811122f0:	d9801e04 	addi	r6,sp,120
811122f4:	9809883a 	mov	r4,r19
811122f8:	11199880 	call	81119988 <__ssprint_r>
811122fc:	103b801e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81112300:	d8c02017 	ldw	r3,128(sp)
81112304:	dc401f17 	ldw	r17,124(sp)
81112308:	da000404 	addi	r8,sp,16
8111230c:	003e8406 	br	81111d20 <__reset+0xfb0f1d20>
81112310:	d9402c17 	ldw	r5,176(sp)
81112314:	d9801e04 	addi	r6,sp,120
81112318:	9809883a 	mov	r4,r19
8111231c:	11199880 	call	81119988 <__ssprint_r>
81112320:	103b771e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81112324:	d8c02017 	ldw	r3,128(sp)
81112328:	dc401f17 	ldw	r17,124(sp)
8111232c:	dd800404 	addi	r22,sp,16
81112330:	003e8606 	br	81111d4c <__reset+0xfb0f1d4c>
81112334:	0029883a 	mov	r20,zero
81112338:	a5000c04 	addi	r20,r20,48
8111233c:	dc001dc4 	addi	r16,sp,119
81112340:	dd001dc5 	stb	r20,119(sp)
81112344:	003f3806 	br	81112028 <__reset+0xfb0f2028>
81112348:	d9402c17 	ldw	r5,176(sp)
8111234c:	d9801e04 	addi	r6,sp,120
81112350:	9809883a 	mov	r4,r19
81112354:	11199880 	call	81119988 <__ssprint_r>
81112358:	103b691e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
8111235c:	d8c02017 	ldw	r3,128(sp)
81112360:	da000404 	addi	r8,sp,16
81112364:	003c9506 	br	811115bc <__reset+0xfb0f15bc>
81112368:	d9003617 	ldw	r4,216(sp)
8111236c:	d9403717 	ldw	r5,220(sp)
81112370:	da003e15 	stw	r8,248(sp)
81112374:	11197a00 	call	811197a0 <__fpclassifyd>
81112378:	da003e17 	ldw	r8,248(sp)
8111237c:	1000bd1e 	bne	r2,zero,81112674 <___svfprintf_internal_r+0x1908>
81112380:	008011c4 	movi	r2,71
81112384:	14411e0e 	bge	r2,r17,81112800 <___svfprintf_internal_r+0x1a94>
81112388:	042044b4 	movhi	r16,33042
8111238c:	8417ce04 	addi	r16,r16,24376
81112390:	00c000c4 	movi	r3,3
81112394:	00bfdfc4 	movi	r2,-129
81112398:	d8c02a15 	stw	r3,168(sp)
8111239c:	90a4703a 	and	r18,r18,r2
811123a0:	df002783 	ldbu	fp,158(sp)
811123a4:	d8c02e15 	stw	r3,184(sp)
811123a8:	d8002915 	stw	zero,164(sp)
811123ac:	d8003215 	stw	zero,200(sp)
811123b0:	003c1c06 	br	81111424 <__reset+0xfb0f1424>
811123b4:	9080100c 	andi	r2,r18,64
811123b8:	d8002785 	stb	zero,158(sp)
811123bc:	10009426 	beq	r2,zero,81112610 <___svfprintf_internal_r+0x18a4>
811123c0:	d8c02d17 	ldw	r3,180(sp)
811123c4:	d9002917 	ldw	r4,164(sp)
811123c8:	002d883a 	mov	r22,zero
811123cc:	18800104 	addi	r2,r3,4
811123d0:	1d00000b 	ldhu	r20,0(r3)
811123d4:	203ec10e 	bge	r4,zero,81111edc <__reset+0xfb0f1edc>
811123d8:	a586b03a 	or	r3,r20,r22
811123dc:	d8802d15 	stw	r2,180(sp)
811123e0:	183ec21e 	bne	r3,zero,81111eec <__reset+0xfb0f1eec>
811123e4:	0039883a 	mov	fp,zero
811123e8:	0005883a 	mov	r2,zero
811123ec:	003db806 	br	81111ad0 <__reset+0xfb0f1ad0>
811123f0:	d8802d17 	ldw	r2,180(sp)
811123f4:	d8c02d17 	ldw	r3,180(sp)
811123f8:	d9002d17 	ldw	r4,180(sp)
811123fc:	10800017 	ldw	r2,0(r2)
81112400:	18c00117 	ldw	r3,4(r3)
81112404:	21000204 	addi	r4,r4,8
81112408:	d8803615 	stw	r2,216(sp)
8111240c:	d8c03715 	stw	r3,220(sp)
81112410:	d9002d15 	stw	r4,180(sp)
81112414:	003b8206 	br	81111220 <__reset+0xfb0f1220>
81112418:	9080100c 	andi	r2,r18,64
8111241c:	10010726 	beq	r2,zero,8111283c <___svfprintf_internal_r+0x1ad0>
81112420:	d8c02d17 	ldw	r3,180(sp)
81112424:	1d00000f 	ldh	r20,0(r3)
81112428:	18c00104 	addi	r3,r3,4
8111242c:	d8c02d15 	stw	r3,180(sp)
81112430:	a02dd7fa 	srai	r22,r20,31
81112434:	b005883a 	mov	r2,r22
81112438:	003ba206 	br	811112c4 <__reset+0xfb0f12c4>
8111243c:	9080100c 	andi	r2,r18,64
81112440:	10010526 	beq	r2,zero,81112858 <___svfprintf_internal_r+0x1aec>
81112444:	d9002d17 	ldw	r4,180(sp)
81112448:	002d883a 	mov	r22,zero
8111244c:	2500000b 	ldhu	r20,0(r4)
81112450:	21000104 	addi	r4,r4,4
81112454:	d9002d15 	stw	r4,180(sp)
81112458:	003cfe06 	br	81111854 <__reset+0xfb0f1854>
8111245c:	bc400007 	ldb	r17,0(r23)
81112460:	003a9606 	br	81110ebc <__reset+0xfb0f0ebc>
81112464:	9080040c 	andi	r2,r18,16
81112468:	10010126 	beq	r2,zero,81112870 <___svfprintf_internal_r+0x1b04>
8111246c:	d9402d17 	ldw	r5,180(sp)
81112470:	d8c02f17 	ldw	r3,188(sp)
81112474:	28800017 	ldw	r2,0(r5)
81112478:	29400104 	addi	r5,r5,4
8111247c:	d9402d15 	stw	r5,180(sp)
81112480:	10c00015 	stw	r3,0(r2)
81112484:	003a6406 	br	81110e18 <__reset+0xfb0f0e18>
81112488:	d9002917 	ldw	r4,164(sp)
8111248c:	d8002785 	stb	zero,158(sp)
81112490:	203d8d16 	blt	r4,zero,81111ac8 <__reset+0xfb0f1ac8>
81112494:	00bfdfc4 	movi	r2,-129
81112498:	90a4703a 	and	r18,r18,r2
8111249c:	003b0506 	br	811110b4 <__reset+0xfb0f10b4>
811124a0:	016044b4 	movhi	r5,33042
811124a4:	2957db84 	addi	r5,r5,24430
811124a8:	d9402b15 	stw	r5,172(sp)
811124ac:	d9402b17 	ldw	r5,172(sp)
811124b0:	1c47883a 	add	r3,r3,r17
811124b4:	10800044 	addi	r2,r2,1
811124b8:	41400015 	stw	r5,0(r8)
811124bc:	44400115 	stw	r17,4(r8)
811124c0:	d8c02015 	stw	r3,128(sp)
811124c4:	d8801f15 	stw	r2,124(sp)
811124c8:	010001c4 	movi	r4,7
811124cc:	20bf3016 	blt	r4,r2,81112190 <__reset+0xfb0f2190>
811124d0:	42000204 	addi	r8,r8,8
811124d4:	003f3506 	br	811121ac <__reset+0xfb0f21ac>
811124d8:	012044b4 	movhi	r4,33042
811124dc:	2117db84 	addi	r4,r4,24430
811124e0:	d9002b15 	stw	r4,172(sp)
811124e4:	003c5e06 	br	81111660 <__reset+0xfb0f1660>
811124e8:	d9402c17 	ldw	r5,176(sp)
811124ec:	d9801e04 	addi	r6,sp,120
811124f0:	9809883a 	mov	r4,r19
811124f4:	11199880 	call	81119988 <__ssprint_r>
811124f8:	103b011e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811124fc:	d8c02017 	ldw	r3,128(sp)
81112500:	da000404 	addi	r8,sp,16
81112504:	003d9306 	br	81111b54 <__reset+0xfb0f1b54>
81112508:	d8801f17 	ldw	r2,124(sp)
8111250c:	016044b4 	movhi	r5,33042
81112510:	01000044 	movi	r4,1
81112514:	18c00044 	addi	r3,r3,1
81112518:	10800044 	addi	r2,r2,1
8111251c:	2957db04 	addi	r5,r5,24428
81112520:	41000115 	stw	r4,4(r8)
81112524:	41400015 	stw	r5,0(r8)
81112528:	d8c02015 	stw	r3,128(sp)
8111252c:	d8801f15 	stw	r2,124(sp)
81112530:	010001c4 	movi	r4,7
81112534:	2080b516 	blt	r4,r2,8111280c <___svfprintf_internal_r+0x1aa0>
81112538:	42000204 	addi	r8,r8,8
8111253c:	8800041e 	bne	r17,zero,81112550 <___svfprintf_internal_r+0x17e4>
81112540:	d8803317 	ldw	r2,204(sp)
81112544:	1000021e 	bne	r2,zero,81112550 <___svfprintf_internal_r+0x17e4>
81112548:	9080004c 	andi	r2,r18,1
8111254c:	103c5b26 	beq	r2,zero,811116bc <__reset+0xfb0f16bc>
81112550:	d9003817 	ldw	r4,224(sp)
81112554:	d8801f17 	ldw	r2,124(sp)
81112558:	d9403417 	ldw	r5,208(sp)
8111255c:	20c7883a 	add	r3,r4,r3
81112560:	10800044 	addi	r2,r2,1
81112564:	41000115 	stw	r4,4(r8)
81112568:	41400015 	stw	r5,0(r8)
8111256c:	d8c02015 	stw	r3,128(sp)
81112570:	d8801f15 	stw	r2,124(sp)
81112574:	010001c4 	movi	r4,7
81112578:	20818016 	blt	r4,r2,81112b7c <___svfprintf_internal_r+0x1e10>
8111257c:	42000204 	addi	r8,r8,8
81112580:	0463c83a 	sub	r17,zero,r17
81112584:	0440cb0e 	bge	zero,r17,811128b4 <___svfprintf_internal_r+0x1b48>
81112588:	05800404 	movi	r22,16
8111258c:	b440e80e 	bge	r22,r17,81112930 <___svfprintf_internal_r+0x1bc4>
81112590:	016044b4 	movhi	r5,33042
81112594:	2957db84 	addi	r5,r5,24430
81112598:	d9402b15 	stw	r5,172(sp)
8111259c:	070001c4 	movi	fp,7
811125a0:	dd002c17 	ldw	r20,176(sp)
811125a4:	00000306 	br	811125b4 <___svfprintf_internal_r+0x1848>
811125a8:	42000204 	addi	r8,r8,8
811125ac:	8c7ffc04 	addi	r17,r17,-16
811125b0:	b440e20e 	bge	r22,r17,8111293c <___svfprintf_internal_r+0x1bd0>
811125b4:	18c00404 	addi	r3,r3,16
811125b8:	10800044 	addi	r2,r2,1
811125bc:	45400015 	stw	r21,0(r8)
811125c0:	45800115 	stw	r22,4(r8)
811125c4:	d8c02015 	stw	r3,128(sp)
811125c8:	d8801f15 	stw	r2,124(sp)
811125cc:	e0bff60e 	bge	fp,r2,811125a8 <__reset+0xfb0f25a8>
811125d0:	d9801e04 	addi	r6,sp,120
811125d4:	a00b883a 	mov	r5,r20
811125d8:	9809883a 	mov	r4,r19
811125dc:	11199880 	call	81119988 <__ssprint_r>
811125e0:	103ac71e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811125e4:	d8c02017 	ldw	r3,128(sp)
811125e8:	d8801f17 	ldw	r2,124(sp)
811125ec:	da000404 	addi	r8,sp,16
811125f0:	003fee06 	br	811125ac <__reset+0xfb0f25ac>
811125f4:	d8c02d17 	ldw	r3,180(sp)
811125f8:	d9002917 	ldw	r4,164(sp)
811125fc:	002d883a 	mov	r22,zero
81112600:	18800104 	addi	r2,r3,4
81112604:	1d000017 	ldw	r20,0(r3)
81112608:	203e7d0e 	bge	r4,zero,81112000 <__reset+0xfb0f2000>
8111260c:	003eda06 	br	81112178 <__reset+0xfb0f2178>
81112610:	d9402d17 	ldw	r5,180(sp)
81112614:	d8c02917 	ldw	r3,164(sp)
81112618:	002d883a 	mov	r22,zero
8111261c:	28800104 	addi	r2,r5,4
81112620:	2d000017 	ldw	r20,0(r5)
81112624:	183e2d0e 	bge	r3,zero,81111edc <__reset+0xfb0f1edc>
81112628:	003f6b06 	br	811123d8 <__reset+0xfb0f23d8>
8111262c:	d8c02d15 	stw	r3,180(sp)
81112630:	0039883a 	mov	fp,zero
81112634:	003ed206 	br	81112180 <__reset+0xfb0f2180>
81112638:	bc400043 	ldbu	r17,1(r23)
8111263c:	94800814 	ori	r18,r18,32
81112640:	bdc00044 	addi	r23,r23,1
81112644:	8c403fcc 	andi	r17,r17,255
81112648:	8c40201c 	xori	r17,r17,128
8111264c:	8c7fe004 	addi	r17,r17,-128
81112650:	003a1a06 	br	81110ebc <__reset+0xfb0f0ebc>
81112654:	d9402c17 	ldw	r5,176(sp)
81112658:	d9801e04 	addi	r6,sp,120
8111265c:	9809883a 	mov	r4,r19
81112660:	11199880 	call	81119988 <__ssprint_r>
81112664:	103aa61e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81112668:	d8c02017 	ldw	r3,128(sp)
8111266c:	da000404 	addi	r8,sp,16
81112670:	003d4a06 	br	81111b9c <__reset+0xfb0f1b9c>
81112674:	d9002917 	ldw	r4,164(sp)
81112678:	05bff7c4 	movi	r22,-33
8111267c:	00bfffc4 	movi	r2,-1
81112680:	8dac703a 	and	r22,r17,r22
81112684:	20806a26 	beq	r4,r2,81112830 <___svfprintf_internal_r+0x1ac4>
81112688:	008011c4 	movi	r2,71
8111268c:	b0813726 	beq	r22,r2,81112b6c <___svfprintf_internal_r+0x1e00>
81112690:	d9003717 	ldw	r4,220(sp)
81112694:	90c04014 	ori	r3,r18,256
81112698:	d8c02b15 	stw	r3,172(sp)
8111269c:	20015d16 	blt	r4,zero,81112c14 <___svfprintf_internal_r+0x1ea8>
811126a0:	dd003717 	ldw	r20,220(sp)
811126a4:	d8002a05 	stb	zero,168(sp)
811126a8:	00801984 	movi	r2,102
811126ac:	88814026 	beq	r17,r2,81112bb0 <___svfprintf_internal_r+0x1e44>
811126b0:	00801184 	movi	r2,70
811126b4:	88817126 	beq	r17,r2,81112c7c <___svfprintf_internal_r+0x1f10>
811126b8:	00801144 	movi	r2,69
811126bc:	b0816226 	beq	r22,r2,81112c48 <___svfprintf_internal_r+0x1edc>
811126c0:	d8c02917 	ldw	r3,164(sp)
811126c4:	d8802104 	addi	r2,sp,132
811126c8:	d8800315 	stw	r2,12(sp)
811126cc:	d9403617 	ldw	r5,216(sp)
811126d0:	d8802504 	addi	r2,sp,148
811126d4:	d8800215 	stw	r2,8(sp)
811126d8:	d8802604 	addi	r2,sp,152
811126dc:	d8c00015 	stw	r3,0(sp)
811126e0:	d8800115 	stw	r2,4(sp)
811126e4:	01c00084 	movi	r7,2
811126e8:	a00d883a 	mov	r6,r20
811126ec:	9809883a 	mov	r4,r19
811126f0:	d8c03d15 	stw	r3,244(sp)
811126f4:	da003e15 	stw	r8,248(sp)
811126f8:	111561c0 	call	8111561c <_dtoa_r>
811126fc:	1021883a 	mov	r16,r2
81112700:	008019c4 	movi	r2,103
81112704:	d8c03d17 	ldw	r3,244(sp)
81112708:	da003e17 	ldw	r8,248(sp)
8111270c:	8880e726 	beq	r17,r2,81112aac <___svfprintf_internal_r+0x1d40>
81112710:	008011c4 	movi	r2,71
81112714:	8880d426 	beq	r17,r2,81112a68 <___svfprintf_internal_r+0x1cfc>
81112718:	80f9883a 	add	fp,r16,r3
8111271c:	d9003617 	ldw	r4,216(sp)
81112720:	000d883a 	mov	r6,zero
81112724:	000f883a 	mov	r7,zero
81112728:	a00b883a 	mov	r5,r20
8111272c:	da003e15 	stw	r8,248(sp)
81112730:	111e8e40 	call	8111e8e4 <__eqdf2>
81112734:	da003e17 	ldw	r8,248(sp)
81112738:	1000e426 	beq	r2,zero,81112acc <___svfprintf_internal_r+0x1d60>
8111273c:	d8802117 	ldw	r2,132(sp)
81112740:	1700062e 	bgeu	r2,fp,8111275c <___svfprintf_internal_r+0x19f0>
81112744:	01000c04 	movi	r4,48
81112748:	10c00044 	addi	r3,r2,1
8111274c:	d8c02115 	stw	r3,132(sp)
81112750:	11000005 	stb	r4,0(r2)
81112754:	d8802117 	ldw	r2,132(sp)
81112758:	173ffb36 	bltu	r2,fp,81112748 <__reset+0xfb0f2748>
8111275c:	1405c83a 	sub	r2,r2,r16
81112760:	d8803315 	stw	r2,204(sp)
81112764:	008011c4 	movi	r2,71
81112768:	b080c526 	beq	r22,r2,81112a80 <___svfprintf_internal_r+0x1d14>
8111276c:	00801944 	movi	r2,101
81112770:	1441d90e 	bge	r2,r17,81112ed8 <___svfprintf_internal_r+0x216c>
81112774:	d8c02617 	ldw	r3,152(sp)
81112778:	00801984 	movi	r2,102
8111277c:	d8c03215 	stw	r3,200(sp)
81112780:	88813426 	beq	r17,r2,81112c54 <___svfprintf_internal_r+0x1ee8>
81112784:	d8c03217 	ldw	r3,200(sp)
81112788:	d9003317 	ldw	r4,204(sp)
8111278c:	19012516 	blt	r3,r4,81112c24 <___svfprintf_internal_r+0x1eb8>
81112790:	9480004c 	andi	r18,r18,1
81112794:	9001841e 	bne	r18,zero,81112da8 <___svfprintf_internal_r+0x203c>
81112798:	1805883a 	mov	r2,r3
8111279c:	1801cc16 	blt	r3,zero,81112ed0 <___svfprintf_internal_r+0x2164>
811127a0:	d8c03217 	ldw	r3,200(sp)
811127a4:	044019c4 	movi	r17,103
811127a8:	d8c02e15 	stw	r3,184(sp)
811127ac:	df002a07 	ldb	fp,168(sp)
811127b0:	e000a61e 	bne	fp,zero,81112a4c <___svfprintf_internal_r+0x1ce0>
811127b4:	df002783 	ldbu	fp,158(sp)
811127b8:	d8802a15 	stw	r2,168(sp)
811127bc:	dc802b17 	ldw	r18,172(sp)
811127c0:	d8002915 	stw	zero,164(sp)
811127c4:	003b1706 	br	81111424 <__reset+0xfb0f1424>
811127c8:	042044b4 	movhi	r16,33042
811127cc:	8417cb04 	addi	r16,r16,24364
811127d0:	003aa606 	br	8111126c <__reset+0xfb0f126c>
811127d4:	d9003917 	ldw	r4,228(sp)
811127d8:	04001004 	movi	r16,64
811127dc:	800b883a 	mov	r5,r16
811127e0:	110fdc40 	call	8110fdc4 <_malloc_r>
811127e4:	d9002c17 	ldw	r4,176(sp)
811127e8:	20800015 	stw	r2,0(r4)
811127ec:	20800415 	stw	r2,16(r4)
811127f0:	1001cb26 	beq	r2,zero,81112f20 <___svfprintf_internal_r+0x21b4>
811127f4:	d8802c17 	ldw	r2,176(sp)
811127f8:	14000515 	stw	r16,20(r2)
811127fc:	00397606 	br	81110dd8 <__reset+0xfb0f0dd8>
81112800:	042044b4 	movhi	r16,33042
81112804:	8417cd04 	addi	r16,r16,24372
81112808:	003ee106 	br	81112390 <__reset+0xfb0f2390>
8111280c:	d9402c17 	ldw	r5,176(sp)
81112810:	d9801e04 	addi	r6,sp,120
81112814:	9809883a 	mov	r4,r19
81112818:	11199880 	call	81119988 <__ssprint_r>
8111281c:	103a381e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81112820:	dc402617 	ldw	r17,152(sp)
81112824:	d8c02017 	ldw	r3,128(sp)
81112828:	da000404 	addi	r8,sp,16
8111282c:	003f4306 	br	8111253c <__reset+0xfb0f253c>
81112830:	01400184 	movi	r5,6
81112834:	d9402915 	stw	r5,164(sp)
81112838:	003f9506 	br	81112690 <__reset+0xfb0f2690>
8111283c:	d9002d17 	ldw	r4,180(sp)
81112840:	25000017 	ldw	r20,0(r4)
81112844:	21000104 	addi	r4,r4,4
81112848:	d9002d15 	stw	r4,180(sp)
8111284c:	a02dd7fa 	srai	r22,r20,31
81112850:	b005883a 	mov	r2,r22
81112854:	003a9b06 	br	811112c4 <__reset+0xfb0f12c4>
81112858:	d9402d17 	ldw	r5,180(sp)
8111285c:	002d883a 	mov	r22,zero
81112860:	2d000017 	ldw	r20,0(r5)
81112864:	29400104 	addi	r5,r5,4
81112868:	d9402d15 	stw	r5,180(sp)
8111286c:	003bf906 	br	81111854 <__reset+0xfb0f1854>
81112870:	9480100c 	andi	r18,r18,64
81112874:	90006e26 	beq	r18,zero,81112a30 <___svfprintf_internal_r+0x1cc4>
81112878:	d9002d17 	ldw	r4,180(sp)
8111287c:	d9402f17 	ldw	r5,188(sp)
81112880:	20800017 	ldw	r2,0(r4)
81112884:	21000104 	addi	r4,r4,4
81112888:	d9002d15 	stw	r4,180(sp)
8111288c:	1140000d 	sth	r5,0(r2)
81112890:	00396106 	br	81110e18 <__reset+0xfb0f0e18>
81112894:	d9402c17 	ldw	r5,176(sp)
81112898:	d9801e04 	addi	r6,sp,120
8111289c:	9809883a 	mov	r4,r19
811128a0:	11199880 	call	81119988 <__ssprint_r>
811128a4:	103a161e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811128a8:	d8c02017 	ldw	r3,128(sp)
811128ac:	d8801f17 	ldw	r2,124(sp)
811128b0:	da000404 	addi	r8,sp,16
811128b4:	d9403317 	ldw	r5,204(sp)
811128b8:	10800044 	addi	r2,r2,1
811128bc:	44000015 	stw	r16,0(r8)
811128c0:	28c7883a 	add	r3,r5,r3
811128c4:	003b7706 	br	811116a4 <__reset+0xfb0f16a4>
811128c8:	8009883a 	mov	r4,r16
811128cc:	da003e15 	stw	r8,248(sp)
811128d0:	11198f00 	call	811198f0 <strlen>
811128d4:	d8802e15 	stw	r2,184(sp)
811128d8:	da003e17 	ldw	r8,248(sp)
811128dc:	103c280e 	bge	r2,zero,81111980 <__reset+0xfb0f1980>
811128e0:	0005883a 	mov	r2,zero
811128e4:	003c2606 	br	81111980 <__reset+0xfb0f1980>
811128e8:	00bfffc4 	movi	r2,-1
811128ec:	003a0906 	br	81111114 <__reset+0xfb0f1114>
811128f0:	012044b4 	movhi	r4,33042
811128f4:	2117df84 	addi	r4,r4,24446
811128f8:	d9003515 	stw	r4,212(sp)
811128fc:	003b0606 	br	81111518 <__reset+0xfb0f1518>
81112900:	013fffc4 	movi	r4,-1
81112904:	003a2706 	br	811111a4 <__reset+0xfb0f11a4>
81112908:	d9402c17 	ldw	r5,176(sp)
8111290c:	d9801e04 	addi	r6,sp,120
81112910:	9809883a 	mov	r4,r19
81112914:	11199880 	call	81119988 <__ssprint_r>
81112918:	1039f91e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
8111291c:	d8c02017 	ldw	r3,128(sp)
81112920:	da000404 	addi	r8,sp,16
81112924:	003d8406 	br	81111f38 <__reset+0xfb0f1f38>
81112928:	0023883a 	mov	r17,zero
8111292c:	003d8306 	br	81111f3c <__reset+0xfb0f1f3c>
81112930:	012044b4 	movhi	r4,33042
81112934:	2117db84 	addi	r4,r4,24430
81112938:	d9002b15 	stw	r4,172(sp)
8111293c:	d9002b17 	ldw	r4,172(sp)
81112940:	1c47883a 	add	r3,r3,r17
81112944:	10800044 	addi	r2,r2,1
81112948:	41000015 	stw	r4,0(r8)
8111294c:	44400115 	stw	r17,4(r8)
81112950:	d8c02015 	stw	r3,128(sp)
81112954:	d8801f15 	stw	r2,124(sp)
81112958:	010001c4 	movi	r4,7
8111295c:	20bfcd16 	blt	r4,r2,81112894 <__reset+0xfb0f2894>
81112960:	42000204 	addi	r8,r8,8
81112964:	003fd306 	br	811128b4 <__reset+0xfb0f28b4>
81112968:	d9402c17 	ldw	r5,176(sp)
8111296c:	d9801e04 	addi	r6,sp,120
81112970:	9809883a 	mov	r4,r19
81112974:	11199880 	call	81119988 <__ssprint_r>
81112978:	1039e11e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
8111297c:	d8802617 	ldw	r2,152(sp)
81112980:	d8c02017 	ldw	r3,128(sp)
81112984:	da000404 	addi	r8,sp,16
81112988:	003e1c06 	br	811121fc <__reset+0xfb0f21fc>
8111298c:	d8802917 	ldw	r2,164(sp)
81112990:	00c00184 	movi	r3,6
81112994:	1880012e 	bgeu	r3,r2,8111299c <___svfprintf_internal_r+0x1c30>
81112998:	1805883a 	mov	r2,r3
8111299c:	d8802e15 	stw	r2,184(sp)
811129a0:	1000f316 	blt	r2,zero,81112d70 <___svfprintf_internal_r+0x2004>
811129a4:	042044b4 	movhi	r16,33042
811129a8:	d8802a15 	stw	r2,168(sp)
811129ac:	dd002d15 	stw	r20,180(sp)
811129b0:	d8002915 	stw	zero,164(sp)
811129b4:	d8003215 	stw	zero,200(sp)
811129b8:	8417d904 	addi	r16,r16,24420
811129bc:	0039883a 	mov	fp,zero
811129c0:	003a9f06 	br	81111440 <__reset+0xfb0f1440>
811129c4:	012044b4 	movhi	r4,33042
811129c8:	2117df84 	addi	r4,r4,24446
811129cc:	d9003515 	stw	r4,212(sp)
811129d0:	003b5f06 	br	81111750 <__reset+0xfb0f1750>
811129d4:	d9402c17 	ldw	r5,176(sp)
811129d8:	d9801e04 	addi	r6,sp,120
811129dc:	9809883a 	mov	r4,r19
811129e0:	11199880 	call	81119988 <__ssprint_r>
811129e4:	1039c61e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
811129e8:	d8802617 	ldw	r2,152(sp)
811129ec:	d9403317 	ldw	r5,204(sp)
811129f0:	d8c02017 	ldw	r3,128(sp)
811129f4:	da000404 	addi	r8,sp,16
811129f8:	2885c83a 	sub	r2,r5,r2
811129fc:	003e1006 	br	81112240 <__reset+0xfb0f2240>
81112a00:	00800044 	movi	r2,1
81112a04:	10803fcc 	andi	r2,r2,255
81112a08:	00c00044 	movi	r3,1
81112a0c:	10fa3526 	beq	r2,r3,811112e4 <__reset+0xfb0f12e4>
81112a10:	00c00084 	movi	r3,2
81112a14:	10fb9e26 	beq	r2,r3,81111890 <__reset+0xfb0f1890>
81112a18:	003a6406 	br	811113ac <__reset+0xfb0f13ac>
81112a1c:	0021883a 	mov	r16,zero
81112a20:	003e0806 	br	81112244 <__reset+0xfb0f2244>
81112a24:	07000b44 	movi	fp,45
81112a28:	df002785 	stb	fp,158(sp)
81112a2c:	003a0b06 	br	8111125c <__reset+0xfb0f125c>
81112a30:	d8c02d17 	ldw	r3,180(sp)
81112a34:	d9002f17 	ldw	r4,188(sp)
81112a38:	18800017 	ldw	r2,0(r3)
81112a3c:	18c00104 	addi	r3,r3,4
81112a40:	d8c02d15 	stw	r3,180(sp)
81112a44:	11000015 	stw	r4,0(r2)
81112a48:	0038f306 	br	81110e18 <__reset+0xfb0f0e18>
81112a4c:	00c00b44 	movi	r3,45
81112a50:	d8c02785 	stb	r3,158(sp)
81112a54:	d8802a15 	stw	r2,168(sp)
81112a58:	dc802b17 	ldw	r18,172(sp)
81112a5c:	d8002915 	stw	zero,164(sp)
81112a60:	07000b44 	movi	fp,45
81112a64:	003a7306 	br	81111434 <__reset+0xfb0f1434>
81112a68:	9080004c 	andi	r2,r18,1
81112a6c:	1000941e 	bne	r2,zero,81112cc0 <___svfprintf_internal_r+0x1f54>
81112a70:	d8802117 	ldw	r2,132(sp)
81112a74:	1405c83a 	sub	r2,r2,r16
81112a78:	d8803315 	stw	r2,204(sp)
81112a7c:	b441161e 	bne	r22,r17,81112ed8 <___svfprintf_internal_r+0x216c>
81112a80:	dd802617 	ldw	r22,152(sp)
81112a84:	00bfff44 	movi	r2,-3
81112a88:	b0801a16 	blt	r22,r2,81112af4 <___svfprintf_internal_r+0x1d88>
81112a8c:	d9402917 	ldw	r5,164(sp)
81112a90:	2d801816 	blt	r5,r22,81112af4 <___svfprintf_internal_r+0x1d88>
81112a94:	dd803215 	stw	r22,200(sp)
81112a98:	003f3a06 	br	81112784 <__reset+0xfb0f2784>
81112a9c:	1025883a 	mov	r18,r2
81112aa0:	0039883a 	mov	fp,zero
81112aa4:	00800084 	movi	r2,2
81112aa8:	003fd606 	br	81112a04 <__reset+0xfb0f2a04>
81112aac:	9080004c 	andi	r2,r18,1
81112ab0:	103f191e 	bne	r2,zero,81112718 <__reset+0xfb0f2718>
81112ab4:	d8802117 	ldw	r2,132(sp)
81112ab8:	003f2806 	br	8111275c <__reset+0xfb0f275c>
81112abc:	012044b4 	movhi	r4,33042
81112ac0:	2117db84 	addi	r4,r4,24430
81112ac4:	d9002b15 	stw	r4,172(sp)
81112ac8:	003c7c06 	br	81111cbc <__reset+0xfb0f1cbc>
81112acc:	e005883a 	mov	r2,fp
81112ad0:	003f2206 	br	8111275c <__reset+0xfb0f275c>
81112ad4:	d9402917 	ldw	r5,164(sp)
81112ad8:	df002783 	ldbu	fp,158(sp)
81112adc:	dd002d15 	stw	r20,180(sp)
81112ae0:	d9402a15 	stw	r5,168(sp)
81112ae4:	d9402e15 	stw	r5,184(sp)
81112ae8:	d8002915 	stw	zero,164(sp)
81112aec:	d8003215 	stw	zero,200(sp)
81112af0:	003a4c06 	br	81111424 <__reset+0xfb0f1424>
81112af4:	8c7fff84 	addi	r17,r17,-2
81112af8:	b5bfffc4 	addi	r22,r22,-1
81112afc:	dd802615 	stw	r22,152(sp)
81112b00:	dc4022c5 	stb	r17,139(sp)
81112b04:	b000c316 	blt	r22,zero,81112e14 <___svfprintf_internal_r+0x20a8>
81112b08:	00800ac4 	movi	r2,43
81112b0c:	d8802305 	stb	r2,140(sp)
81112b10:	00800244 	movi	r2,9
81112b14:	15806e16 	blt	r2,r22,81112cd0 <___svfprintf_internal_r+0x1f64>
81112b18:	00800c04 	movi	r2,48
81112b1c:	b5800c04 	addi	r22,r22,48
81112b20:	d8802345 	stb	r2,141(sp)
81112b24:	dd802385 	stb	r22,142(sp)
81112b28:	d88023c4 	addi	r2,sp,143
81112b2c:	df0022c4 	addi	fp,sp,139
81112b30:	d8c03317 	ldw	r3,204(sp)
81112b34:	1739c83a 	sub	fp,r2,fp
81112b38:	d9003317 	ldw	r4,204(sp)
81112b3c:	e0c7883a 	add	r3,fp,r3
81112b40:	df003b15 	stw	fp,236(sp)
81112b44:	d8c02e15 	stw	r3,184(sp)
81112b48:	00800044 	movi	r2,1
81112b4c:	1100b70e 	bge	r2,r4,81112e2c <___svfprintf_internal_r+0x20c0>
81112b50:	d8c02e17 	ldw	r3,184(sp)
81112b54:	18c00044 	addi	r3,r3,1
81112b58:	d8c02e15 	stw	r3,184(sp)
81112b5c:	1805883a 	mov	r2,r3
81112b60:	1800b016 	blt	r3,zero,81112e24 <___svfprintf_internal_r+0x20b8>
81112b64:	d8003215 	stw	zero,200(sp)
81112b68:	003f1006 	br	811127ac <__reset+0xfb0f27ac>
81112b6c:	d8802917 	ldw	r2,164(sp)
81112b70:	103ec71e 	bne	r2,zero,81112690 <__reset+0xfb0f2690>
81112b74:	dc002915 	stw	r16,164(sp)
81112b78:	003ec506 	br	81112690 <__reset+0xfb0f2690>
81112b7c:	d9402c17 	ldw	r5,176(sp)
81112b80:	d9801e04 	addi	r6,sp,120
81112b84:	9809883a 	mov	r4,r19
81112b88:	11199880 	call	81119988 <__ssprint_r>
81112b8c:	10395c1e 	bne	r2,zero,81111100 <__reset+0xfb0f1100>
81112b90:	dc402617 	ldw	r17,152(sp)
81112b94:	d8c02017 	ldw	r3,128(sp)
81112b98:	d8801f17 	ldw	r2,124(sp)
81112b9c:	da000404 	addi	r8,sp,16
81112ba0:	003e7706 	br	81112580 <__reset+0xfb0f2580>
81112ba4:	582f883a 	mov	r23,r11
81112ba8:	d8002915 	stw	zero,164(sp)
81112bac:	0038c406 	br	81110ec0 <__reset+0xfb0f0ec0>
81112bb0:	d8c02917 	ldw	r3,164(sp)
81112bb4:	d8802104 	addi	r2,sp,132
81112bb8:	d8800315 	stw	r2,12(sp)
81112bbc:	d9403617 	ldw	r5,216(sp)
81112bc0:	d8802504 	addi	r2,sp,148
81112bc4:	d8800215 	stw	r2,8(sp)
81112bc8:	d8802604 	addi	r2,sp,152
81112bcc:	d8c00015 	stw	r3,0(sp)
81112bd0:	9809883a 	mov	r4,r19
81112bd4:	d8800115 	stw	r2,4(sp)
81112bd8:	01c000c4 	movi	r7,3
81112bdc:	a00d883a 	mov	r6,r20
81112be0:	da003e15 	stw	r8,248(sp)
81112be4:	111561c0 	call	8111561c <_dtoa_r>
81112be8:	d9002917 	ldw	r4,164(sp)
81112bec:	da003e17 	ldw	r8,248(sp)
81112bf0:	1021883a 	mov	r16,r2
81112bf4:	1139883a 	add	fp,r2,r4
81112bf8:	2007883a 	mov	r3,r4
81112bfc:	81000007 	ldb	r4,0(r16)
81112c00:	00800c04 	movi	r2,48
81112c04:	20806f26 	beq	r4,r2,81112dc4 <___svfprintf_internal_r+0x2058>
81112c08:	d8c02617 	ldw	r3,152(sp)
81112c0c:	e0f9883a 	add	fp,fp,r3
81112c10:	003ec206 	br	8111271c <__reset+0xfb0f271c>
81112c14:	00c00b44 	movi	r3,45
81112c18:	2520003c 	xorhi	r20,r4,32768
81112c1c:	d8c02a05 	stb	r3,168(sp)
81112c20:	003ea106 	br	811126a8 <__reset+0xfb0f26a8>
81112c24:	d8c03217 	ldw	r3,200(sp)
81112c28:	00c0890e 	bge	zero,r3,81112e50 <___svfprintf_internal_r+0x20e4>
81112c2c:	00800044 	movi	r2,1
81112c30:	d9003317 	ldw	r4,204(sp)
81112c34:	1105883a 	add	r2,r2,r4
81112c38:	d8802e15 	stw	r2,184(sp)
81112c3c:	10005f16 	blt	r2,zero,81112dbc <___svfprintf_internal_r+0x2050>
81112c40:	044019c4 	movi	r17,103
81112c44:	003ed906 	br	811127ac <__reset+0xfb0f27ac>
81112c48:	d9002917 	ldw	r4,164(sp)
81112c4c:	20c00044 	addi	r3,r4,1
81112c50:	003e9c06 	br	811126c4 <__reset+0xfb0f26c4>
81112c54:	d9002917 	ldw	r4,164(sp)
81112c58:	00c0680e 	bge	zero,r3,81112dfc <___svfprintf_internal_r+0x2090>
81112c5c:	2000461e 	bne	r4,zero,81112d78 <___svfprintf_internal_r+0x200c>
81112c60:	9480004c 	andi	r18,r18,1
81112c64:	9000441e 	bne	r18,zero,81112d78 <___svfprintf_internal_r+0x200c>
81112c68:	1805883a 	mov	r2,r3
81112c6c:	1800a016 	blt	r3,zero,81112ef0 <___svfprintf_internal_r+0x2184>
81112c70:	d8c03217 	ldw	r3,200(sp)
81112c74:	d8c02e15 	stw	r3,184(sp)
81112c78:	003ecc06 	br	811127ac <__reset+0xfb0f27ac>
81112c7c:	d9402917 	ldw	r5,164(sp)
81112c80:	d8802104 	addi	r2,sp,132
81112c84:	d8800315 	stw	r2,12(sp)
81112c88:	d9400015 	stw	r5,0(sp)
81112c8c:	d8802504 	addi	r2,sp,148
81112c90:	d9403617 	ldw	r5,216(sp)
81112c94:	d8800215 	stw	r2,8(sp)
81112c98:	d8802604 	addi	r2,sp,152
81112c9c:	d8800115 	stw	r2,4(sp)
81112ca0:	01c000c4 	movi	r7,3
81112ca4:	a00d883a 	mov	r6,r20
81112ca8:	9809883a 	mov	r4,r19
81112cac:	da003e15 	stw	r8,248(sp)
81112cb0:	111561c0 	call	8111561c <_dtoa_r>
81112cb4:	d8c02917 	ldw	r3,164(sp)
81112cb8:	da003e17 	ldw	r8,248(sp)
81112cbc:	1021883a 	mov	r16,r2
81112cc0:	00801184 	movi	r2,70
81112cc4:	80f9883a 	add	fp,r16,r3
81112cc8:	88bfcc26 	beq	r17,r2,81112bfc <__reset+0xfb0f2bfc>
81112ccc:	003e9306 	br	8111271c <__reset+0xfb0f271c>
81112cd0:	df0022c4 	addi	fp,sp,139
81112cd4:	dc002915 	stw	r16,164(sp)
81112cd8:	9829883a 	mov	r20,r19
81112cdc:	e021883a 	mov	r16,fp
81112ce0:	4027883a 	mov	r19,r8
81112ce4:	b009883a 	mov	r4,r22
81112ce8:	01400284 	movi	r5,10
81112cec:	111d6200 	call	8111d620 <__modsi3>
81112cf0:	10800c04 	addi	r2,r2,48
81112cf4:	843fffc4 	addi	r16,r16,-1
81112cf8:	b009883a 	mov	r4,r22
81112cfc:	01400284 	movi	r5,10
81112d00:	80800005 	stb	r2,0(r16)
81112d04:	111d59c0 	call	8111d59c <__divsi3>
81112d08:	102d883a 	mov	r22,r2
81112d0c:	00800244 	movi	r2,9
81112d10:	15bff416 	blt	r2,r22,81112ce4 <__reset+0xfb0f2ce4>
81112d14:	9811883a 	mov	r8,r19
81112d18:	b0800c04 	addi	r2,r22,48
81112d1c:	a027883a 	mov	r19,r20
81112d20:	8029883a 	mov	r20,r16
81112d24:	a17fffc4 	addi	r5,r20,-1
81112d28:	a0bfffc5 	stb	r2,-1(r20)
81112d2c:	dc002917 	ldw	r16,164(sp)
81112d30:	2f00752e 	bgeu	r5,fp,81112f08 <___svfprintf_internal_r+0x219c>
81112d34:	d9c02384 	addi	r7,sp,142
81112d38:	3d0fc83a 	sub	r7,r7,r20
81112d3c:	d9002344 	addi	r4,sp,141
81112d40:	e1cf883a 	add	r7,fp,r7
81112d44:	00000106 	br	81112d4c <___svfprintf_internal_r+0x1fe0>
81112d48:	28800003 	ldbu	r2,0(r5)
81112d4c:	20800005 	stb	r2,0(r4)
81112d50:	21000044 	addi	r4,r4,1
81112d54:	29400044 	addi	r5,r5,1
81112d58:	21fffb1e 	bne	r4,r7,81112d48 <__reset+0xfb0f2d48>
81112d5c:	d8802304 	addi	r2,sp,140
81112d60:	1505c83a 	sub	r2,r2,r20
81112d64:	d8c02344 	addi	r3,sp,141
81112d68:	1885883a 	add	r2,r3,r2
81112d6c:	003f7006 	br	81112b30 <__reset+0xfb0f2b30>
81112d70:	0005883a 	mov	r2,zero
81112d74:	003f0b06 	br	811129a4 <__reset+0xfb0f29a4>
81112d78:	d9002917 	ldw	r4,164(sp)
81112d7c:	d8c03217 	ldw	r3,200(sp)
81112d80:	20800044 	addi	r2,r4,1
81112d84:	1885883a 	add	r2,r3,r2
81112d88:	d8802e15 	stw	r2,184(sp)
81112d8c:	103e870e 	bge	r2,zero,811127ac <__reset+0xfb0f27ac>
81112d90:	0005883a 	mov	r2,zero
81112d94:	003e8506 	br	811127ac <__reset+0xfb0f27ac>
81112d98:	012044b4 	movhi	r4,33042
81112d9c:	2117db84 	addi	r4,r4,24430
81112da0:	d9002b15 	stw	r4,172(sp)
81112da4:	003cc506 	br	811120bc <__reset+0xfb0f20bc>
81112da8:	d8c03217 	ldw	r3,200(sp)
81112dac:	18c00044 	addi	r3,r3,1
81112db0:	d8c02e15 	stw	r3,184(sp)
81112db4:	1805883a 	mov	r2,r3
81112db8:	183fa10e 	bge	r3,zero,81112c40 <__reset+0xfb0f2c40>
81112dbc:	0005883a 	mov	r2,zero
81112dc0:	003f9f06 	br	81112c40 <__reset+0xfb0f2c40>
81112dc4:	d9003617 	ldw	r4,216(sp)
81112dc8:	000d883a 	mov	r6,zero
81112dcc:	000f883a 	mov	r7,zero
81112dd0:	a00b883a 	mov	r5,r20
81112dd4:	d8c03d15 	stw	r3,244(sp)
81112dd8:	da003e15 	stw	r8,248(sp)
81112ddc:	111e8e40 	call	8111e8e4 <__eqdf2>
81112de0:	d8c03d17 	ldw	r3,244(sp)
81112de4:	da003e17 	ldw	r8,248(sp)
81112de8:	103f8726 	beq	r2,zero,81112c08 <__reset+0xfb0f2c08>
81112dec:	00800044 	movi	r2,1
81112df0:	10c7c83a 	sub	r3,r2,r3
81112df4:	d8c02615 	stw	r3,152(sp)
81112df8:	003f8406 	br	81112c0c <__reset+0xfb0f2c0c>
81112dfc:	20000e1e 	bne	r4,zero,81112e38 <___svfprintf_internal_r+0x20cc>
81112e00:	9480004c 	andi	r18,r18,1
81112e04:	90000c1e 	bne	r18,zero,81112e38 <___svfprintf_internal_r+0x20cc>
81112e08:	00800044 	movi	r2,1
81112e0c:	d8802e15 	stw	r2,184(sp)
81112e10:	003e6606 	br	811127ac <__reset+0xfb0f27ac>
81112e14:	00800b44 	movi	r2,45
81112e18:	05adc83a 	sub	r22,zero,r22
81112e1c:	d8802305 	stb	r2,140(sp)
81112e20:	003f3b06 	br	81112b10 <__reset+0xfb0f2b10>
81112e24:	0005883a 	mov	r2,zero
81112e28:	003f4e06 	br	81112b64 <__reset+0xfb0f2b64>
81112e2c:	90a4703a 	and	r18,r18,r2
81112e30:	903f4a26 	beq	r18,zero,81112b5c <__reset+0xfb0f2b5c>
81112e34:	003f4606 	br	81112b50 <__reset+0xfb0f2b50>
81112e38:	d8c02917 	ldw	r3,164(sp)
81112e3c:	18c00084 	addi	r3,r3,2
81112e40:	d8c02e15 	stw	r3,184(sp)
81112e44:	1805883a 	mov	r2,r3
81112e48:	183e580e 	bge	r3,zero,811127ac <__reset+0xfb0f27ac>
81112e4c:	003fd006 	br	81112d90 <__reset+0xfb0f2d90>
81112e50:	00800084 	movi	r2,2
81112e54:	10c5c83a 	sub	r2,r2,r3
81112e58:	003f7506 	br	81112c30 <__reset+0xfb0f2c30>
81112e5c:	d8802d17 	ldw	r2,180(sp)
81112e60:	d9002d17 	ldw	r4,180(sp)
81112e64:	bc400043 	ldbu	r17,1(r23)
81112e68:	10800017 	ldw	r2,0(r2)
81112e6c:	582f883a 	mov	r23,r11
81112e70:	d8802915 	stw	r2,164(sp)
81112e74:	20800104 	addi	r2,r4,4
81112e78:	d9002917 	ldw	r4,164(sp)
81112e7c:	d8802d15 	stw	r2,180(sp)
81112e80:	203df00e 	bge	r4,zero,81112644 <__reset+0xfb0f2644>
81112e84:	8c403fcc 	andi	r17,r17,255
81112e88:	00bfffc4 	movi	r2,-1
81112e8c:	8c40201c 	xori	r17,r17,128
81112e90:	d8802915 	stw	r2,164(sp)
81112e94:	8c7fe004 	addi	r17,r17,-128
81112e98:	00380806 	br	81110ebc <__reset+0xfb0f0ebc>
81112e9c:	9080004c 	andi	r2,r18,1
81112ea0:	0039883a 	mov	fp,zero
81112ea4:	10000726 	beq	r2,zero,81112ec4 <___svfprintf_internal_r+0x2158>
81112ea8:	d8c02817 	ldw	r3,160(sp)
81112eac:	dc001dc4 	addi	r16,sp,119
81112eb0:	00800c04 	movi	r2,48
81112eb4:	1c07c83a 	sub	r3,r3,r16
81112eb8:	d8801dc5 	stb	r2,119(sp)
81112ebc:	d8c02e15 	stw	r3,184(sp)
81112ec0:	00395206 	br	8111140c <__reset+0xfb0f140c>
81112ec4:	d8002e15 	stw	zero,184(sp)
81112ec8:	dc001e04 	addi	r16,sp,120
81112ecc:	00394f06 	br	8111140c <__reset+0xfb0f140c>
81112ed0:	0005883a 	mov	r2,zero
81112ed4:	003e3206 	br	811127a0 <__reset+0xfb0f27a0>
81112ed8:	dd802617 	ldw	r22,152(sp)
81112edc:	003f0606 	br	81112af8 <__reset+0xfb0f2af8>
81112ee0:	d9c02785 	stb	r7,158(sp)
81112ee4:	003a5106 	br	8111182c <__reset+0xfb0f182c>
81112ee8:	d9c02785 	stb	r7,158(sp)
81112eec:	003a3706 	br	811117cc <__reset+0xfb0f17cc>
81112ef0:	0005883a 	mov	r2,zero
81112ef4:	003f5e06 	br	81112c70 <__reset+0xfb0f2c70>
81112ef8:	d9c02785 	stb	r7,158(sp)
81112efc:	00391706 	br	8111135c <__reset+0xfb0f135c>
81112f00:	d9c02785 	stb	r7,158(sp)
81112f04:	0038e606 	br	811112a0 <__reset+0xfb0f12a0>
81112f08:	d8802344 	addi	r2,sp,141
81112f0c:	003f0806 	br	81112b30 <__reset+0xfb0f2b30>
81112f10:	d9c02785 	stb	r7,158(sp)
81112f14:	0038b706 	br	811111f4 <__reset+0xfb0f11f4>
81112f18:	d9c02785 	stb	r7,158(sp)
81112f1c:	003adc06 	br	81111a90 <__reset+0xfb0f1a90>
81112f20:	d9403917 	ldw	r5,228(sp)
81112f24:	00800304 	movi	r2,12
81112f28:	28800015 	stw	r2,0(r5)
81112f2c:	00bfffc4 	movi	r2,-1
81112f30:	00387806 	br	81111114 <__reset+0xfb0f1114>
81112f34:	d9c02785 	stb	r7,158(sp)
81112f38:	003abf06 	br	81111a38 <__reset+0xfb0f1a38>
81112f3c:	d9c02785 	stb	r7,158(sp)
81112f40:	003a9b06 	br	811119b0 <__reset+0xfb0f19b0>

81112f44 <___vfprintf_internal_r>:
81112f44:	deffb804 	addi	sp,sp,-288
81112f48:	dfc04715 	stw	ra,284(sp)
81112f4c:	ddc04515 	stw	r23,276(sp)
81112f50:	dd404315 	stw	r21,268(sp)
81112f54:	d9002c15 	stw	r4,176(sp)
81112f58:	282f883a 	mov	r23,r5
81112f5c:	302b883a 	mov	r21,r6
81112f60:	d9c02d15 	stw	r7,180(sp)
81112f64:	df004615 	stw	fp,280(sp)
81112f68:	dd804415 	stw	r22,272(sp)
81112f6c:	dd004215 	stw	r20,264(sp)
81112f70:	dcc04115 	stw	r19,260(sp)
81112f74:	dc804015 	stw	r18,256(sp)
81112f78:	dc403f15 	stw	r17,252(sp)
81112f7c:	dc003e15 	stw	r16,248(sp)
81112f80:	1117f100 	call	81117f10 <_localeconv_r>
81112f84:	10800017 	ldw	r2,0(r2)
81112f88:	1009883a 	mov	r4,r2
81112f8c:	d8803415 	stw	r2,208(sp)
81112f90:	11198f00 	call	811198f0 <strlen>
81112f94:	d8803715 	stw	r2,220(sp)
81112f98:	d8802c17 	ldw	r2,176(sp)
81112f9c:	10000226 	beq	r2,zero,81112fa8 <___vfprintf_internal_r+0x64>
81112fa0:	10800e17 	ldw	r2,56(r2)
81112fa4:	1000f926 	beq	r2,zero,8111338c <___vfprintf_internal_r+0x448>
81112fa8:	b880030b 	ldhu	r2,12(r23)
81112fac:	10c8000c 	andi	r3,r2,8192
81112fb0:	1800061e 	bne	r3,zero,81112fcc <___vfprintf_internal_r+0x88>
81112fb4:	b9001917 	ldw	r4,100(r23)
81112fb8:	00f7ffc4 	movi	r3,-8193
81112fbc:	10880014 	ori	r2,r2,8192
81112fc0:	20c6703a 	and	r3,r4,r3
81112fc4:	b880030d 	sth	r2,12(r23)
81112fc8:	b8c01915 	stw	r3,100(r23)
81112fcc:	10c0020c 	andi	r3,r2,8
81112fd0:	1800c126 	beq	r3,zero,811132d8 <___vfprintf_internal_r+0x394>
81112fd4:	b8c00417 	ldw	r3,16(r23)
81112fd8:	1800bf26 	beq	r3,zero,811132d8 <___vfprintf_internal_r+0x394>
81112fdc:	1080068c 	andi	r2,r2,26
81112fe0:	00c00284 	movi	r3,10
81112fe4:	10c0c426 	beq	r2,r3,811132f8 <___vfprintf_internal_r+0x3b4>
81112fe8:	d8c00404 	addi	r3,sp,16
81112fec:	052044b4 	movhi	r20,33042
81112ff0:	d9001e04 	addi	r4,sp,120
81112ff4:	a517e384 	addi	r20,r20,24462
81112ff8:	d8c01e15 	stw	r3,120(sp)
81112ffc:	d8002015 	stw	zero,128(sp)
81113000:	d8001f15 	stw	zero,124(sp)
81113004:	d8003315 	stw	zero,204(sp)
81113008:	d8003615 	stw	zero,216(sp)
8111300c:	d8003815 	stw	zero,224(sp)
81113010:	1811883a 	mov	r8,r3
81113014:	d8003915 	stw	zero,228(sp)
81113018:	d8003a15 	stw	zero,232(sp)
8111301c:	d8002f15 	stw	zero,188(sp)
81113020:	d9002815 	stw	r4,160(sp)
81113024:	a8800007 	ldb	r2,0(r21)
81113028:	10027b26 	beq	r2,zero,81113a18 <___vfprintf_internal_r+0xad4>
8111302c:	00c00944 	movi	r3,37
81113030:	a821883a 	mov	r16,r21
81113034:	10c0021e 	bne	r2,r3,81113040 <___vfprintf_internal_r+0xfc>
81113038:	00001406 	br	8111308c <___vfprintf_internal_r+0x148>
8111303c:	10c00326 	beq	r2,r3,8111304c <___vfprintf_internal_r+0x108>
81113040:	84000044 	addi	r16,r16,1
81113044:	80800007 	ldb	r2,0(r16)
81113048:	103ffc1e 	bne	r2,zero,8111303c <__reset+0xfb0f303c>
8111304c:	8563c83a 	sub	r17,r16,r21
81113050:	88000e26 	beq	r17,zero,8111308c <___vfprintf_internal_r+0x148>
81113054:	d8c02017 	ldw	r3,128(sp)
81113058:	d8801f17 	ldw	r2,124(sp)
8111305c:	45400015 	stw	r21,0(r8)
81113060:	1c47883a 	add	r3,r3,r17
81113064:	10800044 	addi	r2,r2,1
81113068:	d8c02015 	stw	r3,128(sp)
8111306c:	44400115 	stw	r17,4(r8)
81113070:	d8801f15 	stw	r2,124(sp)
81113074:	00c001c4 	movi	r3,7
81113078:	1880a716 	blt	r3,r2,81113318 <___vfprintf_internal_r+0x3d4>
8111307c:	42000204 	addi	r8,r8,8
81113080:	d9402f17 	ldw	r5,188(sp)
81113084:	2c4b883a 	add	r5,r5,r17
81113088:	d9402f15 	stw	r5,188(sp)
8111308c:	80800007 	ldb	r2,0(r16)
81113090:	1000a826 	beq	r2,zero,81113334 <___vfprintf_internal_r+0x3f0>
81113094:	84400047 	ldb	r17,1(r16)
81113098:	00bfffc4 	movi	r2,-1
8111309c:	85400044 	addi	r21,r16,1
811130a0:	d8002785 	stb	zero,158(sp)
811130a4:	0007883a 	mov	r3,zero
811130a8:	000f883a 	mov	r7,zero
811130ac:	d8802915 	stw	r2,164(sp)
811130b0:	d8003115 	stw	zero,196(sp)
811130b4:	0025883a 	mov	r18,zero
811130b8:	01401604 	movi	r5,88
811130bc:	01800244 	movi	r6,9
811130c0:	02800a84 	movi	r10,42
811130c4:	02401b04 	movi	r9,108
811130c8:	ad400044 	addi	r21,r21,1
811130cc:	88bff804 	addi	r2,r17,-32
811130d0:	28830436 	bltu	r5,r2,81113ce4 <___vfprintf_internal_r+0xda0>
811130d4:	100490ba 	slli	r2,r2,2
811130d8:	01204474 	movhi	r4,33041
811130dc:	210c3b04 	addi	r4,r4,12524
811130e0:	1105883a 	add	r2,r2,r4
811130e4:	10800017 	ldw	r2,0(r2)
811130e8:	1000683a 	jmp	r2
811130ec:	81113c04 	addi	r4,r16,17648
811130f0:	81113ce4 	muli	r4,r16,17651
811130f4:	81113ce4 	muli	r4,r16,17651
811130f8:	81113c24 	muli	r4,r16,17648
811130fc:	81113ce4 	muli	r4,r16,17651
81113100:	81113ce4 	muli	r4,r16,17651
81113104:	81113ce4 	muli	r4,r16,17651
81113108:	81113ce4 	muli	r4,r16,17651
8111310c:	81113ce4 	muli	r4,r16,17651
81113110:	81113ce4 	muli	r4,r16,17651
81113114:	81113398 	cmpnei	r4,r16,17614
81113118:	81113b40 	call	881113b4 <__reset+0x20f13b4>
8111311c:	81113ce4 	muli	r4,r16,17651
81113120:	81113260 	cmpeqi	r4,r16,17609
81113124:	811133c0 	call	8811133c <__reset+0x20f133c>
81113128:	81113ce4 	muli	r4,r16,17651
8111312c:	81113400 	call	88111340 <__reset+0x20f1340>
81113130:	8111340c 	andi	r4,r16,17616
81113134:	8111340c 	andi	r4,r16,17616
81113138:	8111340c 	andi	r4,r16,17616
8111313c:	8111340c 	andi	r4,r16,17616
81113140:	8111340c 	andi	r4,r16,17616
81113144:	8111340c 	andi	r4,r16,17616
81113148:	8111340c 	andi	r4,r16,17616
8111314c:	8111340c 	andi	r4,r16,17616
81113150:	8111340c 	andi	r4,r16,17616
81113154:	81113ce4 	muli	r4,r16,17651
81113158:	81113ce4 	muli	r4,r16,17651
8111315c:	81113ce4 	muli	r4,r16,17651
81113160:	81113ce4 	muli	r4,r16,17651
81113164:	81113ce4 	muli	r4,r16,17651
81113168:	81113ce4 	muli	r4,r16,17651
8111316c:	81113ce4 	muli	r4,r16,17651
81113170:	81113ce4 	muli	r4,r16,17651
81113174:	81113ce4 	muli	r4,r16,17651
81113178:	81113ce4 	muli	r4,r16,17651
8111317c:	81113440 	call	88111344 <__reset+0x20f1344>
81113180:	811134fc 	xorhi	r4,r16,17619
81113184:	81113ce4 	muli	r4,r16,17651
81113188:	811134fc 	xorhi	r4,r16,17619
8111318c:	81113ce4 	muli	r4,r16,17651
81113190:	81113ce4 	muli	r4,r16,17651
81113194:	81113ce4 	muli	r4,r16,17651
81113198:	81113ce4 	muli	r4,r16,17651
8111319c:	8111359c 	xori	r4,r16,17622
811131a0:	81113ce4 	muli	r4,r16,17651
811131a4:	81113ce4 	muli	r4,r16,17651
811131a8:	811135a8 	cmpgeui	r4,r16,17622
811131ac:	81113ce4 	muli	r4,r16,17651
811131b0:	81113ce4 	muli	r4,r16,17651
811131b4:	81113ce4 	muli	r4,r16,17651
811131b8:	81113ce4 	muli	r4,r16,17651
811131bc:	81113ce4 	muli	r4,r16,17651
811131c0:	81113a20 	cmpeqi	r4,r16,17640
811131c4:	81113ce4 	muli	r4,r16,17651
811131c8:	81113ce4 	muli	r4,r16,17651
811131cc:	81113a80 	call	881113a8 <__reset+0x20f13a8>
811131d0:	81113ce4 	muli	r4,r16,17651
811131d4:	81113ce4 	muli	r4,r16,17651
811131d8:	81113ce4 	muli	r4,r16,17651
811131dc:	81113ce4 	muli	r4,r16,17651
811131e0:	81113ce4 	muli	r4,r16,17651
811131e4:	81113ce4 	muli	r4,r16,17651
811131e8:	81113ce4 	muli	r4,r16,17651
811131ec:	81113ce4 	muli	r4,r16,17651
811131f0:	81113ce4 	muli	r4,r16,17651
811131f4:	81113ce4 	muli	r4,r16,17651
811131f8:	81113c90 	cmplti	r4,r16,17650
811131fc:	81113c30 	cmpltui	r4,r16,17648
81113200:	811134fc 	xorhi	r4,r16,17619
81113204:	811134fc 	xorhi	r4,r16,17619
81113208:	811134fc 	xorhi	r4,r16,17619
8111320c:	81113c40 	call	881113c4 <__reset+0x20f13c4>
81113210:	81113c30 	cmpltui	r4,r16,17648
81113214:	81113ce4 	muli	r4,r16,17651
81113218:	81113ce4 	muli	r4,r16,17651
8111321c:	81113c4c 	andi	r4,r16,17649
81113220:	81113ce4 	muli	r4,r16,17651
81113224:	81113c5c 	xori	r4,r16,17649
81113228:	81113b30 	cmpltui	r4,r16,17644
8111322c:	8111326c 	andhi	r4,r16,17609
81113230:	81113b50 	cmplti	r4,r16,17645
81113234:	81113ce4 	muli	r4,r16,17651
81113238:	81113b5c 	xori	r4,r16,17645
8111323c:	81113ce4 	muli	r4,r16,17651
81113240:	81113bb8 	rdprs	r4,r16,17646
81113244:	81113ce4 	muli	r4,r16,17651
81113248:	81113ce4 	muli	r4,r16,17651
8111324c:	81113bc8 	cmpgei	r4,r16,17647
81113250:	d9003117 	ldw	r4,196(sp)
81113254:	d8802d15 	stw	r2,180(sp)
81113258:	0109c83a 	sub	r4,zero,r4
8111325c:	d9003115 	stw	r4,196(sp)
81113260:	94800114 	ori	r18,r18,4
81113264:	ac400007 	ldb	r17,0(r21)
81113268:	003f9706 	br	811130c8 <__reset+0xfb0f30c8>
8111326c:	00800c04 	movi	r2,48
81113270:	d9002d17 	ldw	r4,180(sp)
81113274:	d9402917 	ldw	r5,164(sp)
81113278:	d8802705 	stb	r2,156(sp)
8111327c:	00801e04 	movi	r2,120
81113280:	d8802745 	stb	r2,157(sp)
81113284:	d8002785 	stb	zero,158(sp)
81113288:	20c00104 	addi	r3,r4,4
8111328c:	24c00017 	ldw	r19,0(r4)
81113290:	002d883a 	mov	r22,zero
81113294:	90800094 	ori	r2,r18,2
81113298:	28029a16 	blt	r5,zero,81113d04 <___vfprintf_internal_r+0xdc0>
8111329c:	00bfdfc4 	movi	r2,-129
811132a0:	90a4703a 	and	r18,r18,r2
811132a4:	d8c02d15 	stw	r3,180(sp)
811132a8:	94800094 	ori	r18,r18,2
811132ac:	9802871e 	bne	r19,zero,81113ccc <___vfprintf_internal_r+0xd88>
811132b0:	00a044b4 	movhi	r2,33042
811132b4:	1097d404 	addi	r2,r2,24400
811132b8:	d8803915 	stw	r2,228(sp)
811132bc:	04401e04 	movi	r17,120
811132c0:	d8802917 	ldw	r2,164(sp)
811132c4:	0039883a 	mov	fp,zero
811132c8:	1001e926 	beq	r2,zero,81113a70 <___vfprintf_internal_r+0xb2c>
811132cc:	0027883a 	mov	r19,zero
811132d0:	002d883a 	mov	r22,zero
811132d4:	00020506 	br	81113aec <___vfprintf_internal_r+0xba8>
811132d8:	d9002c17 	ldw	r4,176(sp)
811132dc:	b80b883a 	mov	r5,r23
811132e0:	11152740 	call	81115274 <__swsetup_r>
811132e4:	1005ac1e 	bne	r2,zero,81114998 <___vfprintf_internal_r+0x1a54>
811132e8:	b880030b 	ldhu	r2,12(r23)
811132ec:	00c00284 	movi	r3,10
811132f0:	1080068c 	andi	r2,r2,26
811132f4:	10ff3c1e 	bne	r2,r3,81112fe8 <__reset+0xfb0f2fe8>
811132f8:	b880038f 	ldh	r2,14(r23)
811132fc:	103f3a16 	blt	r2,zero,81112fe8 <__reset+0xfb0f2fe8>
81113300:	d9c02d17 	ldw	r7,180(sp)
81113304:	d9002c17 	ldw	r4,176(sp)
81113308:	a80d883a 	mov	r6,r21
8111330c:	b80b883a 	mov	r5,r23
81113310:	11151580 	call	81115158 <__sbprintf>
81113314:	00001106 	br	8111335c <___vfprintf_internal_r+0x418>
81113318:	d9002c17 	ldw	r4,176(sp)
8111331c:	d9801e04 	addi	r6,sp,120
81113320:	b80b883a 	mov	r5,r23
81113324:	111ae900 	call	8111ae90 <__sprint_r>
81113328:	1000081e 	bne	r2,zero,8111334c <___vfprintf_internal_r+0x408>
8111332c:	da000404 	addi	r8,sp,16
81113330:	003f5306 	br	81113080 <__reset+0xfb0f3080>
81113334:	d8802017 	ldw	r2,128(sp)
81113338:	10000426 	beq	r2,zero,8111334c <___vfprintf_internal_r+0x408>
8111333c:	d9002c17 	ldw	r4,176(sp)
81113340:	d9801e04 	addi	r6,sp,120
81113344:	b80b883a 	mov	r5,r23
81113348:	111ae900 	call	8111ae90 <__sprint_r>
8111334c:	b880030b 	ldhu	r2,12(r23)
81113350:	1080100c 	andi	r2,r2,64
81113354:	1005901e 	bne	r2,zero,81114998 <___vfprintf_internal_r+0x1a54>
81113358:	d8802f17 	ldw	r2,188(sp)
8111335c:	dfc04717 	ldw	ra,284(sp)
81113360:	df004617 	ldw	fp,280(sp)
81113364:	ddc04517 	ldw	r23,276(sp)
81113368:	dd804417 	ldw	r22,272(sp)
8111336c:	dd404317 	ldw	r21,268(sp)
81113370:	dd004217 	ldw	r20,264(sp)
81113374:	dcc04117 	ldw	r19,260(sp)
81113378:	dc804017 	ldw	r18,256(sp)
8111337c:	dc403f17 	ldw	r17,252(sp)
81113380:	dc003e17 	ldw	r16,248(sp)
81113384:	dec04804 	addi	sp,sp,288
81113388:	f800283a 	ret
8111338c:	d9002c17 	ldw	r4,176(sp)
81113390:	111729c0 	call	8111729c <__sinit>
81113394:	003f0406 	br	81112fa8 <__reset+0xfb0f2fa8>
81113398:	d8802d17 	ldw	r2,180(sp)
8111339c:	d9002d17 	ldw	r4,180(sp)
811133a0:	10800017 	ldw	r2,0(r2)
811133a4:	d8803115 	stw	r2,196(sp)
811133a8:	20800104 	addi	r2,r4,4
811133ac:	d9003117 	ldw	r4,196(sp)
811133b0:	203fa716 	blt	r4,zero,81113250 <__reset+0xfb0f3250>
811133b4:	d8802d15 	stw	r2,180(sp)
811133b8:	ac400007 	ldb	r17,0(r21)
811133bc:	003f4206 	br	811130c8 <__reset+0xfb0f30c8>
811133c0:	ac400007 	ldb	r17,0(r21)
811133c4:	aac00044 	addi	r11,r21,1
811133c8:	8a872826 	beq	r17,r10,8111506c <___vfprintf_internal_r+0x2128>
811133cc:	88bff404 	addi	r2,r17,-48
811133d0:	0009883a 	mov	r4,zero
811133d4:	30867d36 	bltu	r6,r2,81114dcc <___vfprintf_internal_r+0x1e88>
811133d8:	5c400007 	ldb	r17,0(r11)
811133dc:	210002a4 	muli	r4,r4,10
811133e0:	5d400044 	addi	r21,r11,1
811133e4:	a817883a 	mov	r11,r21
811133e8:	2089883a 	add	r4,r4,r2
811133ec:	88bff404 	addi	r2,r17,-48
811133f0:	30bff92e 	bgeu	r6,r2,811133d8 <__reset+0xfb0f33d8>
811133f4:	2005c916 	blt	r4,zero,81114b1c <___vfprintf_internal_r+0x1bd8>
811133f8:	d9002915 	stw	r4,164(sp)
811133fc:	003f3306 	br	811130cc <__reset+0xfb0f30cc>
81113400:	94802014 	ori	r18,r18,128
81113404:	ac400007 	ldb	r17,0(r21)
81113408:	003f2f06 	br	811130c8 <__reset+0xfb0f30c8>
8111340c:	a809883a 	mov	r4,r21
81113410:	d8003115 	stw	zero,196(sp)
81113414:	88bff404 	addi	r2,r17,-48
81113418:	0017883a 	mov	r11,zero
8111341c:	24400007 	ldb	r17,0(r4)
81113420:	5ac002a4 	muli	r11,r11,10
81113424:	ad400044 	addi	r21,r21,1
81113428:	a809883a 	mov	r4,r21
8111342c:	12d7883a 	add	r11,r2,r11
81113430:	88bff404 	addi	r2,r17,-48
81113434:	30bff92e 	bgeu	r6,r2,8111341c <__reset+0xfb0f341c>
81113438:	dac03115 	stw	r11,196(sp)
8111343c:	003f2306 	br	811130cc <__reset+0xfb0f30cc>
81113440:	18c03fcc 	andi	r3,r3,255
81113444:	18072b1e 	bne	r3,zero,811150f4 <___vfprintf_internal_r+0x21b0>
81113448:	94800414 	ori	r18,r18,16
8111344c:	9080080c 	andi	r2,r18,32
81113450:	10037b26 	beq	r2,zero,81114240 <___vfprintf_internal_r+0x12fc>
81113454:	d9402d17 	ldw	r5,180(sp)
81113458:	28800117 	ldw	r2,4(r5)
8111345c:	2cc00017 	ldw	r19,0(r5)
81113460:	29400204 	addi	r5,r5,8
81113464:	d9402d15 	stw	r5,180(sp)
81113468:	102d883a 	mov	r22,r2
8111346c:	10044b16 	blt	r2,zero,8111459c <___vfprintf_internal_r+0x1658>
81113470:	d9402917 	ldw	r5,164(sp)
81113474:	df002783 	ldbu	fp,158(sp)
81113478:	2803bc16 	blt	r5,zero,8111436c <___vfprintf_internal_r+0x1428>
8111347c:	00ffdfc4 	movi	r3,-129
81113480:	9d84b03a 	or	r2,r19,r22
81113484:	90e4703a 	and	r18,r18,r3
81113488:	10017726 	beq	r2,zero,81113a68 <___vfprintf_internal_r+0xb24>
8111348c:	b0038326 	beq	r22,zero,8111429c <___vfprintf_internal_r+0x1358>
81113490:	dc402a15 	stw	r17,168(sp)
81113494:	dc001e04 	addi	r16,sp,120
81113498:	b023883a 	mov	r17,r22
8111349c:	402d883a 	mov	r22,r8
811134a0:	9809883a 	mov	r4,r19
811134a4:	880b883a 	mov	r5,r17
811134a8:	01800284 	movi	r6,10
811134ac:	000f883a 	mov	r7,zero
811134b0:	111d0640 	call	8111d064 <__umoddi3>
811134b4:	10800c04 	addi	r2,r2,48
811134b8:	843fffc4 	addi	r16,r16,-1
811134bc:	9809883a 	mov	r4,r19
811134c0:	880b883a 	mov	r5,r17
811134c4:	80800005 	stb	r2,0(r16)
811134c8:	01800284 	movi	r6,10
811134cc:	000f883a 	mov	r7,zero
811134d0:	111caec0 	call	8111caec <__udivdi3>
811134d4:	1027883a 	mov	r19,r2
811134d8:	10c4b03a 	or	r2,r2,r3
811134dc:	1823883a 	mov	r17,r3
811134e0:	103fef1e 	bne	r2,zero,811134a0 <__reset+0xfb0f34a0>
811134e4:	d8c02817 	ldw	r3,160(sp)
811134e8:	dc402a17 	ldw	r17,168(sp)
811134ec:	b011883a 	mov	r8,r22
811134f0:	1c07c83a 	sub	r3,r3,r16
811134f4:	d8c02e15 	stw	r3,184(sp)
811134f8:	00005906 	br	81113660 <___vfprintf_internal_r+0x71c>
811134fc:	18c03fcc 	andi	r3,r3,255
81113500:	1806fa1e 	bne	r3,zero,811150ec <___vfprintf_internal_r+0x21a8>
81113504:	9080020c 	andi	r2,r18,8
81113508:	10048a26 	beq	r2,zero,81114734 <___vfprintf_internal_r+0x17f0>
8111350c:	d8c02d17 	ldw	r3,180(sp)
81113510:	d9002d17 	ldw	r4,180(sp)
81113514:	d9402d17 	ldw	r5,180(sp)
81113518:	18c00017 	ldw	r3,0(r3)
8111351c:	21000117 	ldw	r4,4(r4)
81113520:	29400204 	addi	r5,r5,8
81113524:	d8c03615 	stw	r3,216(sp)
81113528:	d9003815 	stw	r4,224(sp)
8111352c:	d9402d15 	stw	r5,180(sp)
81113530:	d9003617 	ldw	r4,216(sp)
81113534:	d9403817 	ldw	r5,224(sp)
81113538:	da003d15 	stw	r8,244(sp)
8111353c:	04000044 	movi	r16,1
81113540:	11197a00 	call	811197a0 <__fpclassifyd>
81113544:	da003d17 	ldw	r8,244(sp)
81113548:	14041f1e 	bne	r2,r16,811145c8 <___vfprintf_internal_r+0x1684>
8111354c:	d9003617 	ldw	r4,216(sp)
81113550:	d9403817 	ldw	r5,224(sp)
81113554:	000d883a 	mov	r6,zero
81113558:	000f883a 	mov	r7,zero
8111355c:	111ea480 	call	8111ea48 <__ledf2>
81113560:	da003d17 	ldw	r8,244(sp)
81113564:	1005be16 	blt	r2,zero,81114c60 <___vfprintf_internal_r+0x1d1c>
81113568:	df002783 	ldbu	fp,158(sp)
8111356c:	008011c4 	movi	r2,71
81113570:	1445330e 	bge	r2,r17,81114a40 <___vfprintf_internal_r+0x1afc>
81113574:	042044b4 	movhi	r16,33042
81113578:	8417cc04 	addi	r16,r16,24368
8111357c:	00c000c4 	movi	r3,3
81113580:	00bfdfc4 	movi	r2,-129
81113584:	d8c02a15 	stw	r3,168(sp)
81113588:	90a4703a 	and	r18,r18,r2
8111358c:	d8c02e15 	stw	r3,184(sp)
81113590:	d8002915 	stw	zero,164(sp)
81113594:	d8003215 	stw	zero,200(sp)
81113598:	00003706 	br	81113678 <___vfprintf_internal_r+0x734>
8111359c:	94800214 	ori	r18,r18,8
811135a0:	ac400007 	ldb	r17,0(r21)
811135a4:	003ec806 	br	811130c8 <__reset+0xfb0f30c8>
811135a8:	18c03fcc 	andi	r3,r3,255
811135ac:	1806db1e 	bne	r3,zero,8111511c <___vfprintf_internal_r+0x21d8>
811135b0:	94800414 	ori	r18,r18,16
811135b4:	9080080c 	andi	r2,r18,32
811135b8:	1002d826 	beq	r2,zero,8111411c <___vfprintf_internal_r+0x11d8>
811135bc:	d9402d17 	ldw	r5,180(sp)
811135c0:	d8c02917 	ldw	r3,164(sp)
811135c4:	d8002785 	stb	zero,158(sp)
811135c8:	28800204 	addi	r2,r5,8
811135cc:	2cc00017 	ldw	r19,0(r5)
811135d0:	2d800117 	ldw	r22,4(r5)
811135d4:	18048f16 	blt	r3,zero,81114814 <___vfprintf_internal_r+0x18d0>
811135d8:	013fdfc4 	movi	r4,-129
811135dc:	9d86b03a 	or	r3,r19,r22
811135e0:	d8802d15 	stw	r2,180(sp)
811135e4:	9124703a 	and	r18,r18,r4
811135e8:	1802d91e 	bne	r3,zero,81114150 <___vfprintf_internal_r+0x120c>
811135ec:	d8c02917 	ldw	r3,164(sp)
811135f0:	0039883a 	mov	fp,zero
811135f4:	1805c326 	beq	r3,zero,81114d04 <___vfprintf_internal_r+0x1dc0>
811135f8:	0027883a 	mov	r19,zero
811135fc:	002d883a 	mov	r22,zero
81113600:	dc001e04 	addi	r16,sp,120
81113604:	9806d0fa 	srli	r3,r19,3
81113608:	b008977a 	slli	r4,r22,29
8111360c:	b02cd0fa 	srli	r22,r22,3
81113610:	9cc001cc 	andi	r19,r19,7
81113614:	98800c04 	addi	r2,r19,48
81113618:	843fffc4 	addi	r16,r16,-1
8111361c:	20e6b03a 	or	r19,r4,r3
81113620:	80800005 	stb	r2,0(r16)
81113624:	9d86b03a 	or	r3,r19,r22
81113628:	183ff61e 	bne	r3,zero,81113604 <__reset+0xfb0f3604>
8111362c:	90c0004c 	andi	r3,r18,1
81113630:	18013b26 	beq	r3,zero,81113b20 <___vfprintf_internal_r+0xbdc>
81113634:	10803fcc 	andi	r2,r2,255
81113638:	1080201c 	xori	r2,r2,128
8111363c:	10bfe004 	addi	r2,r2,-128
81113640:	00c00c04 	movi	r3,48
81113644:	10c13626 	beq	r2,r3,81113b20 <___vfprintf_internal_r+0xbdc>
81113648:	80ffffc5 	stb	r3,-1(r16)
8111364c:	d8c02817 	ldw	r3,160(sp)
81113650:	80bfffc4 	addi	r2,r16,-1
81113654:	1021883a 	mov	r16,r2
81113658:	1887c83a 	sub	r3,r3,r2
8111365c:	d8c02e15 	stw	r3,184(sp)
81113660:	d8802e17 	ldw	r2,184(sp)
81113664:	d9002917 	ldw	r4,164(sp)
81113668:	1100010e 	bge	r2,r4,81113670 <___vfprintf_internal_r+0x72c>
8111366c:	2005883a 	mov	r2,r4
81113670:	d8802a15 	stw	r2,168(sp)
81113674:	d8003215 	stw	zero,200(sp)
81113678:	e7003fcc 	andi	fp,fp,255
8111367c:	e700201c 	xori	fp,fp,128
81113680:	e73fe004 	addi	fp,fp,-128
81113684:	e0000326 	beq	fp,zero,81113694 <___vfprintf_internal_r+0x750>
81113688:	d8c02a17 	ldw	r3,168(sp)
8111368c:	18c00044 	addi	r3,r3,1
81113690:	d8c02a15 	stw	r3,168(sp)
81113694:	90c0008c 	andi	r3,r18,2
81113698:	d8c02b15 	stw	r3,172(sp)
8111369c:	18000326 	beq	r3,zero,811136ac <___vfprintf_internal_r+0x768>
811136a0:	d8c02a17 	ldw	r3,168(sp)
811136a4:	18c00084 	addi	r3,r3,2
811136a8:	d8c02a15 	stw	r3,168(sp)
811136ac:	90c0210c 	andi	r3,r18,132
811136b0:	d8c03015 	stw	r3,192(sp)
811136b4:	1801a31e 	bne	r3,zero,81113d44 <___vfprintf_internal_r+0xe00>
811136b8:	d9003117 	ldw	r4,196(sp)
811136bc:	d8c02a17 	ldw	r3,168(sp)
811136c0:	20e7c83a 	sub	r19,r4,r3
811136c4:	04c19f0e 	bge	zero,r19,81113d44 <___vfprintf_internal_r+0xe00>
811136c8:	02400404 	movi	r9,16
811136cc:	d8c02017 	ldw	r3,128(sp)
811136d0:	d8801f17 	ldw	r2,124(sp)
811136d4:	4cc50d0e 	bge	r9,r19,81114b0c <___vfprintf_internal_r+0x1bc8>
811136d8:	016044b4 	movhi	r5,33042
811136dc:	2957e784 	addi	r5,r5,24478
811136e0:	dc403b15 	stw	r17,236(sp)
811136e4:	d9403515 	stw	r5,212(sp)
811136e8:	9823883a 	mov	r17,r19
811136ec:	482d883a 	mov	r22,r9
811136f0:	9027883a 	mov	r19,r18
811136f4:	070001c4 	movi	fp,7
811136f8:	8025883a 	mov	r18,r16
811136fc:	dc002c17 	ldw	r16,176(sp)
81113700:	00000306 	br	81113710 <___vfprintf_internal_r+0x7cc>
81113704:	8c7ffc04 	addi	r17,r17,-16
81113708:	42000204 	addi	r8,r8,8
8111370c:	b440130e 	bge	r22,r17,8111375c <___vfprintf_internal_r+0x818>
81113710:	012044b4 	movhi	r4,33042
81113714:	18c00404 	addi	r3,r3,16
81113718:	10800044 	addi	r2,r2,1
8111371c:	2117e784 	addi	r4,r4,24478
81113720:	41000015 	stw	r4,0(r8)
81113724:	45800115 	stw	r22,4(r8)
81113728:	d8c02015 	stw	r3,128(sp)
8111372c:	d8801f15 	stw	r2,124(sp)
81113730:	e0bff40e 	bge	fp,r2,81113704 <__reset+0xfb0f3704>
81113734:	d9801e04 	addi	r6,sp,120
81113738:	b80b883a 	mov	r5,r23
8111373c:	8009883a 	mov	r4,r16
81113740:	111ae900 	call	8111ae90 <__sprint_r>
81113744:	103f011e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81113748:	8c7ffc04 	addi	r17,r17,-16
8111374c:	d8c02017 	ldw	r3,128(sp)
81113750:	d8801f17 	ldw	r2,124(sp)
81113754:	da000404 	addi	r8,sp,16
81113758:	b47fed16 	blt	r22,r17,81113710 <__reset+0xfb0f3710>
8111375c:	9021883a 	mov	r16,r18
81113760:	9825883a 	mov	r18,r19
81113764:	8827883a 	mov	r19,r17
81113768:	dc403b17 	ldw	r17,236(sp)
8111376c:	d9403517 	ldw	r5,212(sp)
81113770:	98c7883a 	add	r3,r19,r3
81113774:	10800044 	addi	r2,r2,1
81113778:	41400015 	stw	r5,0(r8)
8111377c:	44c00115 	stw	r19,4(r8)
81113780:	d8c02015 	stw	r3,128(sp)
81113784:	d8801f15 	stw	r2,124(sp)
81113788:	010001c4 	movi	r4,7
8111378c:	2082a316 	blt	r4,r2,8111421c <___vfprintf_internal_r+0x12d8>
81113790:	df002787 	ldb	fp,158(sp)
81113794:	42000204 	addi	r8,r8,8
81113798:	e0000c26 	beq	fp,zero,811137cc <___vfprintf_internal_r+0x888>
8111379c:	d8801f17 	ldw	r2,124(sp)
811137a0:	d9002784 	addi	r4,sp,158
811137a4:	18c00044 	addi	r3,r3,1
811137a8:	10800044 	addi	r2,r2,1
811137ac:	41000015 	stw	r4,0(r8)
811137b0:	01000044 	movi	r4,1
811137b4:	41000115 	stw	r4,4(r8)
811137b8:	d8c02015 	stw	r3,128(sp)
811137bc:	d8801f15 	stw	r2,124(sp)
811137c0:	010001c4 	movi	r4,7
811137c4:	20823c16 	blt	r4,r2,811140b8 <___vfprintf_internal_r+0x1174>
811137c8:	42000204 	addi	r8,r8,8
811137cc:	d8802b17 	ldw	r2,172(sp)
811137d0:	10000c26 	beq	r2,zero,81113804 <___vfprintf_internal_r+0x8c0>
811137d4:	d8801f17 	ldw	r2,124(sp)
811137d8:	d9002704 	addi	r4,sp,156
811137dc:	18c00084 	addi	r3,r3,2
811137e0:	10800044 	addi	r2,r2,1
811137e4:	41000015 	stw	r4,0(r8)
811137e8:	01000084 	movi	r4,2
811137ec:	41000115 	stw	r4,4(r8)
811137f0:	d8c02015 	stw	r3,128(sp)
811137f4:	d8801f15 	stw	r2,124(sp)
811137f8:	010001c4 	movi	r4,7
811137fc:	20823616 	blt	r4,r2,811140d8 <___vfprintf_internal_r+0x1194>
81113800:	42000204 	addi	r8,r8,8
81113804:	d9003017 	ldw	r4,192(sp)
81113808:	00802004 	movi	r2,128
8111380c:	20819926 	beq	r4,r2,81113e74 <___vfprintf_internal_r+0xf30>
81113810:	d9402917 	ldw	r5,164(sp)
81113814:	d8802e17 	ldw	r2,184(sp)
81113818:	28adc83a 	sub	r22,r5,r2
8111381c:	0580310e 	bge	zero,r22,811138e4 <___vfprintf_internal_r+0x9a0>
81113820:	07000404 	movi	fp,16
81113824:	d8801f17 	ldw	r2,124(sp)
81113828:	e584140e 	bge	fp,r22,8111487c <___vfprintf_internal_r+0x1938>
8111382c:	016044b4 	movhi	r5,33042
81113830:	2957e384 	addi	r5,r5,24462
81113834:	dc402915 	stw	r17,164(sp)
81113838:	d9402b15 	stw	r5,172(sp)
8111383c:	b023883a 	mov	r17,r22
81113840:	04c001c4 	movi	r19,7
81113844:	a82d883a 	mov	r22,r21
81113848:	902b883a 	mov	r21,r18
8111384c:	8025883a 	mov	r18,r16
81113850:	dc002c17 	ldw	r16,176(sp)
81113854:	00000306 	br	81113864 <___vfprintf_internal_r+0x920>
81113858:	8c7ffc04 	addi	r17,r17,-16
8111385c:	42000204 	addi	r8,r8,8
81113860:	e440110e 	bge	fp,r17,811138a8 <___vfprintf_internal_r+0x964>
81113864:	18c00404 	addi	r3,r3,16
81113868:	10800044 	addi	r2,r2,1
8111386c:	45000015 	stw	r20,0(r8)
81113870:	47000115 	stw	fp,4(r8)
81113874:	d8c02015 	stw	r3,128(sp)
81113878:	d8801f15 	stw	r2,124(sp)
8111387c:	98bff60e 	bge	r19,r2,81113858 <__reset+0xfb0f3858>
81113880:	d9801e04 	addi	r6,sp,120
81113884:	b80b883a 	mov	r5,r23
81113888:	8009883a 	mov	r4,r16
8111388c:	111ae900 	call	8111ae90 <__sprint_r>
81113890:	103eae1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81113894:	8c7ffc04 	addi	r17,r17,-16
81113898:	d8c02017 	ldw	r3,128(sp)
8111389c:	d8801f17 	ldw	r2,124(sp)
811138a0:	da000404 	addi	r8,sp,16
811138a4:	e47fef16 	blt	fp,r17,81113864 <__reset+0xfb0f3864>
811138a8:	9021883a 	mov	r16,r18
811138ac:	a825883a 	mov	r18,r21
811138b0:	b02b883a 	mov	r21,r22
811138b4:	882d883a 	mov	r22,r17
811138b8:	dc402917 	ldw	r17,164(sp)
811138bc:	d9002b17 	ldw	r4,172(sp)
811138c0:	1d87883a 	add	r3,r3,r22
811138c4:	10800044 	addi	r2,r2,1
811138c8:	41000015 	stw	r4,0(r8)
811138cc:	45800115 	stw	r22,4(r8)
811138d0:	d8c02015 	stw	r3,128(sp)
811138d4:	d8801f15 	stw	r2,124(sp)
811138d8:	010001c4 	movi	r4,7
811138dc:	2081ee16 	blt	r4,r2,81114098 <___vfprintf_internal_r+0x1154>
811138e0:	42000204 	addi	r8,r8,8
811138e4:	9080400c 	andi	r2,r18,256
811138e8:	1001181e 	bne	r2,zero,81113d4c <___vfprintf_internal_r+0xe08>
811138ec:	d9402e17 	ldw	r5,184(sp)
811138f0:	d8801f17 	ldw	r2,124(sp)
811138f4:	44000015 	stw	r16,0(r8)
811138f8:	1947883a 	add	r3,r3,r5
811138fc:	10800044 	addi	r2,r2,1
81113900:	41400115 	stw	r5,4(r8)
81113904:	d8c02015 	stw	r3,128(sp)
81113908:	d8801f15 	stw	r2,124(sp)
8111390c:	010001c4 	movi	r4,7
81113910:	2081d316 	blt	r4,r2,81114060 <___vfprintf_internal_r+0x111c>
81113914:	42000204 	addi	r8,r8,8
81113918:	9480010c 	andi	r18,r18,4
8111391c:	90003226 	beq	r18,zero,811139e8 <___vfprintf_internal_r+0xaa4>
81113920:	d9403117 	ldw	r5,196(sp)
81113924:	d8802a17 	ldw	r2,168(sp)
81113928:	28a1c83a 	sub	r16,r5,r2
8111392c:	04002e0e 	bge	zero,r16,811139e8 <___vfprintf_internal_r+0xaa4>
81113930:	04400404 	movi	r17,16
81113934:	d8801f17 	ldw	r2,124(sp)
81113938:	8c04a20e 	bge	r17,r16,81114bc4 <___vfprintf_internal_r+0x1c80>
8111393c:	016044b4 	movhi	r5,33042
81113940:	2957e784 	addi	r5,r5,24478
81113944:	d9403515 	stw	r5,212(sp)
81113948:	048001c4 	movi	r18,7
8111394c:	dcc02c17 	ldw	r19,176(sp)
81113950:	00000306 	br	81113960 <___vfprintf_internal_r+0xa1c>
81113954:	843ffc04 	addi	r16,r16,-16
81113958:	42000204 	addi	r8,r8,8
8111395c:	8c00130e 	bge	r17,r16,811139ac <___vfprintf_internal_r+0xa68>
81113960:	012044b4 	movhi	r4,33042
81113964:	18c00404 	addi	r3,r3,16
81113968:	10800044 	addi	r2,r2,1
8111396c:	2117e784 	addi	r4,r4,24478
81113970:	41000015 	stw	r4,0(r8)
81113974:	44400115 	stw	r17,4(r8)
81113978:	d8c02015 	stw	r3,128(sp)
8111397c:	d8801f15 	stw	r2,124(sp)
81113980:	90bff40e 	bge	r18,r2,81113954 <__reset+0xfb0f3954>
81113984:	d9801e04 	addi	r6,sp,120
81113988:	b80b883a 	mov	r5,r23
8111398c:	9809883a 	mov	r4,r19
81113990:	111ae900 	call	8111ae90 <__sprint_r>
81113994:	103e6d1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81113998:	843ffc04 	addi	r16,r16,-16
8111399c:	d8c02017 	ldw	r3,128(sp)
811139a0:	d8801f17 	ldw	r2,124(sp)
811139a4:	da000404 	addi	r8,sp,16
811139a8:	8c3fed16 	blt	r17,r16,81113960 <__reset+0xfb0f3960>
811139ac:	d9403517 	ldw	r5,212(sp)
811139b0:	1c07883a 	add	r3,r3,r16
811139b4:	10800044 	addi	r2,r2,1
811139b8:	41400015 	stw	r5,0(r8)
811139bc:	44000115 	stw	r16,4(r8)
811139c0:	d8c02015 	stw	r3,128(sp)
811139c4:	d8801f15 	stw	r2,124(sp)
811139c8:	010001c4 	movi	r4,7
811139cc:	2080060e 	bge	r4,r2,811139e8 <___vfprintf_internal_r+0xaa4>
811139d0:	d9002c17 	ldw	r4,176(sp)
811139d4:	d9801e04 	addi	r6,sp,120
811139d8:	b80b883a 	mov	r5,r23
811139dc:	111ae900 	call	8111ae90 <__sprint_r>
811139e0:	103e5a1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
811139e4:	d8c02017 	ldw	r3,128(sp)
811139e8:	d8803117 	ldw	r2,196(sp)
811139ec:	d9002a17 	ldw	r4,168(sp)
811139f0:	1100010e 	bge	r2,r4,811139f8 <___vfprintf_internal_r+0xab4>
811139f4:	2005883a 	mov	r2,r4
811139f8:	d9402f17 	ldw	r5,188(sp)
811139fc:	288b883a 	add	r5,r5,r2
81113a00:	d9402f15 	stw	r5,188(sp)
81113a04:	18019e1e 	bne	r3,zero,81114080 <___vfprintf_internal_r+0x113c>
81113a08:	a8800007 	ldb	r2,0(r21)
81113a0c:	d8001f15 	stw	zero,124(sp)
81113a10:	da000404 	addi	r8,sp,16
81113a14:	103d851e 	bne	r2,zero,8111302c <__reset+0xfb0f302c>
81113a18:	a821883a 	mov	r16,r21
81113a1c:	003d9b06 	br	8111308c <__reset+0xfb0f308c>
81113a20:	18c03fcc 	andi	r3,r3,255
81113a24:	1805c11e 	bne	r3,zero,8111512c <___vfprintf_internal_r+0x21e8>
81113a28:	94800414 	ori	r18,r18,16
81113a2c:	9080080c 	andi	r2,r18,32
81113a30:	10020c26 	beq	r2,zero,81114264 <___vfprintf_internal_r+0x1320>
81113a34:	d8802d17 	ldw	r2,180(sp)
81113a38:	d9002917 	ldw	r4,164(sp)
81113a3c:	d8002785 	stb	zero,158(sp)
81113a40:	10c00204 	addi	r3,r2,8
81113a44:	14c00017 	ldw	r19,0(r2)
81113a48:	15800117 	ldw	r22,4(r2)
81113a4c:	20040f16 	blt	r4,zero,81114a8c <___vfprintf_internal_r+0x1b48>
81113a50:	013fdfc4 	movi	r4,-129
81113a54:	9d84b03a 	or	r2,r19,r22
81113a58:	d8c02d15 	stw	r3,180(sp)
81113a5c:	9124703a 	and	r18,r18,r4
81113a60:	0039883a 	mov	fp,zero
81113a64:	103e891e 	bne	r2,zero,8111348c <__reset+0xfb0f348c>
81113a68:	d9002917 	ldw	r4,164(sp)
81113a6c:	2002c11e 	bne	r4,zero,81114574 <___vfprintf_internal_r+0x1630>
81113a70:	d8002915 	stw	zero,164(sp)
81113a74:	d8002e15 	stw	zero,184(sp)
81113a78:	dc001e04 	addi	r16,sp,120
81113a7c:	003ef806 	br	81113660 <__reset+0xfb0f3660>
81113a80:	18c03fcc 	andi	r3,r3,255
81113a84:	18059d1e 	bne	r3,zero,811150fc <___vfprintf_internal_r+0x21b8>
81113a88:	016044b4 	movhi	r5,33042
81113a8c:	2957cf04 	addi	r5,r5,24380
81113a90:	d9403915 	stw	r5,228(sp)
81113a94:	9080080c 	andi	r2,r18,32
81113a98:	10005226 	beq	r2,zero,81113be4 <___vfprintf_internal_r+0xca0>
81113a9c:	d8802d17 	ldw	r2,180(sp)
81113aa0:	14c00017 	ldw	r19,0(r2)
81113aa4:	15800117 	ldw	r22,4(r2)
81113aa8:	10800204 	addi	r2,r2,8
81113aac:	d8802d15 	stw	r2,180(sp)
81113ab0:	9080004c 	andi	r2,r18,1
81113ab4:	10019026 	beq	r2,zero,811140f8 <___vfprintf_internal_r+0x11b4>
81113ab8:	9d84b03a 	or	r2,r19,r22
81113abc:	10036926 	beq	r2,zero,81114864 <___vfprintf_internal_r+0x1920>
81113ac0:	d8c02917 	ldw	r3,164(sp)
81113ac4:	00800c04 	movi	r2,48
81113ac8:	d8802705 	stb	r2,156(sp)
81113acc:	dc402745 	stb	r17,157(sp)
81113ad0:	d8002785 	stb	zero,158(sp)
81113ad4:	90800094 	ori	r2,r18,2
81113ad8:	18045d16 	blt	r3,zero,81114c50 <___vfprintf_internal_r+0x1d0c>
81113adc:	00bfdfc4 	movi	r2,-129
81113ae0:	90a4703a 	and	r18,r18,r2
81113ae4:	94800094 	ori	r18,r18,2
81113ae8:	0039883a 	mov	fp,zero
81113aec:	d9003917 	ldw	r4,228(sp)
81113af0:	dc001e04 	addi	r16,sp,120
81113af4:	988003cc 	andi	r2,r19,15
81113af8:	b006973a 	slli	r3,r22,28
81113afc:	2085883a 	add	r2,r4,r2
81113b00:	9826d13a 	srli	r19,r19,4
81113b04:	10800003 	ldbu	r2,0(r2)
81113b08:	b02cd13a 	srli	r22,r22,4
81113b0c:	843fffc4 	addi	r16,r16,-1
81113b10:	1ce6b03a 	or	r19,r3,r19
81113b14:	80800005 	stb	r2,0(r16)
81113b18:	9d84b03a 	or	r2,r19,r22
81113b1c:	103ff51e 	bne	r2,zero,81113af4 <__reset+0xfb0f3af4>
81113b20:	d8c02817 	ldw	r3,160(sp)
81113b24:	1c07c83a 	sub	r3,r3,r16
81113b28:	d8c02e15 	stw	r3,184(sp)
81113b2c:	003ecc06 	br	81113660 <__reset+0xfb0f3660>
81113b30:	18c03fcc 	andi	r3,r3,255
81113b34:	183e9f26 	beq	r3,zero,811135b4 <__reset+0xfb0f35b4>
81113b38:	d9c02785 	stb	r7,158(sp)
81113b3c:	003e9d06 	br	811135b4 <__reset+0xfb0f35b4>
81113b40:	00c00044 	movi	r3,1
81113b44:	01c00ac4 	movi	r7,43
81113b48:	ac400007 	ldb	r17,0(r21)
81113b4c:	003d5e06 	br	811130c8 <__reset+0xfb0f30c8>
81113b50:	94800814 	ori	r18,r18,32
81113b54:	ac400007 	ldb	r17,0(r21)
81113b58:	003d5b06 	br	811130c8 <__reset+0xfb0f30c8>
81113b5c:	d8c02d17 	ldw	r3,180(sp)
81113b60:	d8002785 	stb	zero,158(sp)
81113b64:	1c000017 	ldw	r16,0(r3)
81113b68:	1cc00104 	addi	r19,r3,4
81113b6c:	80041926 	beq	r16,zero,81114bd4 <___vfprintf_internal_r+0x1c90>
81113b70:	d9002917 	ldw	r4,164(sp)
81113b74:	2003d016 	blt	r4,zero,81114ab8 <___vfprintf_internal_r+0x1b74>
81113b78:	200d883a 	mov	r6,r4
81113b7c:	000b883a 	mov	r5,zero
81113b80:	8009883a 	mov	r4,r16
81113b84:	da003d15 	stw	r8,244(sp)
81113b88:	1117fa00 	call	81117fa0 <memchr>
81113b8c:	da003d17 	ldw	r8,244(sp)
81113b90:	10045426 	beq	r2,zero,81114ce4 <___vfprintf_internal_r+0x1da0>
81113b94:	1405c83a 	sub	r2,r2,r16
81113b98:	d8802e15 	stw	r2,184(sp)
81113b9c:	1003cc16 	blt	r2,zero,81114ad0 <___vfprintf_internal_r+0x1b8c>
81113ba0:	df002783 	ldbu	fp,158(sp)
81113ba4:	d8802a15 	stw	r2,168(sp)
81113ba8:	dcc02d15 	stw	r19,180(sp)
81113bac:	d8002915 	stw	zero,164(sp)
81113bb0:	d8003215 	stw	zero,200(sp)
81113bb4:	003eb006 	br	81113678 <__reset+0xfb0f3678>
81113bb8:	18c03fcc 	andi	r3,r3,255
81113bbc:	183f9b26 	beq	r3,zero,81113a2c <__reset+0xfb0f3a2c>
81113bc0:	d9c02785 	stb	r7,158(sp)
81113bc4:	003f9906 	br	81113a2c <__reset+0xfb0f3a2c>
81113bc8:	18c03fcc 	andi	r3,r3,255
81113bcc:	1805551e 	bne	r3,zero,81115124 <___vfprintf_internal_r+0x21e0>
81113bd0:	016044b4 	movhi	r5,33042
81113bd4:	2957d404 	addi	r5,r5,24400
81113bd8:	d9403915 	stw	r5,228(sp)
81113bdc:	9080080c 	andi	r2,r18,32
81113be0:	103fae1e 	bne	r2,zero,81113a9c <__reset+0xfb0f3a9c>
81113be4:	9080040c 	andi	r2,r18,16
81113be8:	1002de26 	beq	r2,zero,81114764 <___vfprintf_internal_r+0x1820>
81113bec:	d8c02d17 	ldw	r3,180(sp)
81113bf0:	002d883a 	mov	r22,zero
81113bf4:	1cc00017 	ldw	r19,0(r3)
81113bf8:	18c00104 	addi	r3,r3,4
81113bfc:	d8c02d15 	stw	r3,180(sp)
81113c00:	003fab06 	br	81113ab0 <__reset+0xfb0f3ab0>
81113c04:	38803fcc 	andi	r2,r7,255
81113c08:	1080201c 	xori	r2,r2,128
81113c0c:	10bfe004 	addi	r2,r2,-128
81113c10:	1002d21e 	bne	r2,zero,8111475c <___vfprintf_internal_r+0x1818>
81113c14:	00c00044 	movi	r3,1
81113c18:	01c00804 	movi	r7,32
81113c1c:	ac400007 	ldb	r17,0(r21)
81113c20:	003d2906 	br	811130c8 <__reset+0xfb0f30c8>
81113c24:	94800054 	ori	r18,r18,1
81113c28:	ac400007 	ldb	r17,0(r21)
81113c2c:	003d2606 	br	811130c8 <__reset+0xfb0f30c8>
81113c30:	18c03fcc 	andi	r3,r3,255
81113c34:	183e0526 	beq	r3,zero,8111344c <__reset+0xfb0f344c>
81113c38:	d9c02785 	stb	r7,158(sp)
81113c3c:	003e0306 	br	8111344c <__reset+0xfb0f344c>
81113c40:	94801014 	ori	r18,r18,64
81113c44:	ac400007 	ldb	r17,0(r21)
81113c48:	003d1f06 	br	811130c8 <__reset+0xfb0f30c8>
81113c4c:	ac400007 	ldb	r17,0(r21)
81113c50:	8a438726 	beq	r17,r9,81114a70 <___vfprintf_internal_r+0x1b2c>
81113c54:	94800414 	ori	r18,r18,16
81113c58:	003d1b06 	br	811130c8 <__reset+0xfb0f30c8>
81113c5c:	18c03fcc 	andi	r3,r3,255
81113c60:	1805341e 	bne	r3,zero,81115134 <___vfprintf_internal_r+0x21f0>
81113c64:	9080080c 	andi	r2,r18,32
81113c68:	1002cd26 	beq	r2,zero,811147a0 <___vfprintf_internal_r+0x185c>
81113c6c:	d9402d17 	ldw	r5,180(sp)
81113c70:	d9002f17 	ldw	r4,188(sp)
81113c74:	28800017 	ldw	r2,0(r5)
81113c78:	2007d7fa 	srai	r3,r4,31
81113c7c:	29400104 	addi	r5,r5,4
81113c80:	d9402d15 	stw	r5,180(sp)
81113c84:	11000015 	stw	r4,0(r2)
81113c88:	10c00115 	stw	r3,4(r2)
81113c8c:	003ce506 	br	81113024 <__reset+0xfb0f3024>
81113c90:	d8c02d17 	ldw	r3,180(sp)
81113c94:	d9002d17 	ldw	r4,180(sp)
81113c98:	d8002785 	stb	zero,158(sp)
81113c9c:	18800017 	ldw	r2,0(r3)
81113ca0:	21000104 	addi	r4,r4,4
81113ca4:	00c00044 	movi	r3,1
81113ca8:	d8c02a15 	stw	r3,168(sp)
81113cac:	d8801405 	stb	r2,80(sp)
81113cb0:	d9002d15 	stw	r4,180(sp)
81113cb4:	d8c02e15 	stw	r3,184(sp)
81113cb8:	d8002915 	stw	zero,164(sp)
81113cbc:	d8003215 	stw	zero,200(sp)
81113cc0:	dc001404 	addi	r16,sp,80
81113cc4:	0039883a 	mov	fp,zero
81113cc8:	003e7206 	br	81113694 <__reset+0xfb0f3694>
81113ccc:	012044b4 	movhi	r4,33042
81113cd0:	2117d404 	addi	r4,r4,24400
81113cd4:	0039883a 	mov	fp,zero
81113cd8:	d9003915 	stw	r4,228(sp)
81113cdc:	04401e04 	movi	r17,120
81113ce0:	003f8206 	br	81113aec <__reset+0xfb0f3aec>
81113ce4:	18c03fcc 	andi	r3,r3,255
81113ce8:	1805061e 	bne	r3,zero,81115104 <___vfprintf_internal_r+0x21c0>
81113cec:	883d9126 	beq	r17,zero,81113334 <__reset+0xfb0f3334>
81113cf0:	00c00044 	movi	r3,1
81113cf4:	d8c02a15 	stw	r3,168(sp)
81113cf8:	dc401405 	stb	r17,80(sp)
81113cfc:	d8002785 	stb	zero,158(sp)
81113d00:	003fec06 	br	81113cb4 <__reset+0xfb0f3cb4>
81113d04:	016044b4 	movhi	r5,33042
81113d08:	2957d404 	addi	r5,r5,24400
81113d0c:	d9403915 	stw	r5,228(sp)
81113d10:	d8c02d15 	stw	r3,180(sp)
81113d14:	1025883a 	mov	r18,r2
81113d18:	04401e04 	movi	r17,120
81113d1c:	9d84b03a 	or	r2,r19,r22
81113d20:	1000fc1e 	bne	r2,zero,81114114 <___vfprintf_internal_r+0x11d0>
81113d24:	0039883a 	mov	fp,zero
81113d28:	00800084 	movi	r2,2
81113d2c:	10803fcc 	andi	r2,r2,255
81113d30:	00c00044 	movi	r3,1
81113d34:	10c20f26 	beq	r2,r3,81114574 <___vfprintf_internal_r+0x1630>
81113d38:	00c00084 	movi	r3,2
81113d3c:	10fd6326 	beq	r2,r3,811132cc <__reset+0xfb0f32cc>
81113d40:	003e2d06 	br	811135f8 <__reset+0xfb0f35f8>
81113d44:	d8c02017 	ldw	r3,128(sp)
81113d48:	003e9306 	br	81113798 <__reset+0xfb0f3798>
81113d4c:	00801944 	movi	r2,101
81113d50:	14407e0e 	bge	r2,r17,81113f4c <___vfprintf_internal_r+0x1008>
81113d54:	d9003617 	ldw	r4,216(sp)
81113d58:	d9403817 	ldw	r5,224(sp)
81113d5c:	000d883a 	mov	r6,zero
81113d60:	000f883a 	mov	r7,zero
81113d64:	d8c03c15 	stw	r3,240(sp)
81113d68:	da003d15 	stw	r8,244(sp)
81113d6c:	111e8e40 	call	8111e8e4 <__eqdf2>
81113d70:	d8c03c17 	ldw	r3,240(sp)
81113d74:	da003d17 	ldw	r8,244(sp)
81113d78:	1000f71e 	bne	r2,zero,81114158 <___vfprintf_internal_r+0x1214>
81113d7c:	d8801f17 	ldw	r2,124(sp)
81113d80:	012044b4 	movhi	r4,33042
81113d84:	2117db04 	addi	r4,r4,24428
81113d88:	18c00044 	addi	r3,r3,1
81113d8c:	10800044 	addi	r2,r2,1
81113d90:	41000015 	stw	r4,0(r8)
81113d94:	01000044 	movi	r4,1
81113d98:	41000115 	stw	r4,4(r8)
81113d9c:	d8c02015 	stw	r3,128(sp)
81113da0:	d8801f15 	stw	r2,124(sp)
81113da4:	010001c4 	movi	r4,7
81113da8:	2082b816 	blt	r4,r2,8111488c <___vfprintf_internal_r+0x1948>
81113dac:	42000204 	addi	r8,r8,8
81113db0:	d8802617 	ldw	r2,152(sp)
81113db4:	d9403317 	ldw	r5,204(sp)
81113db8:	11400216 	blt	r2,r5,81113dc4 <___vfprintf_internal_r+0xe80>
81113dbc:	9080004c 	andi	r2,r18,1
81113dc0:	103ed526 	beq	r2,zero,81113918 <__reset+0xfb0f3918>
81113dc4:	d8803717 	ldw	r2,220(sp)
81113dc8:	d9003417 	ldw	r4,208(sp)
81113dcc:	d9403717 	ldw	r5,220(sp)
81113dd0:	1887883a 	add	r3,r3,r2
81113dd4:	d8801f17 	ldw	r2,124(sp)
81113dd8:	41000015 	stw	r4,0(r8)
81113ddc:	41400115 	stw	r5,4(r8)
81113de0:	10800044 	addi	r2,r2,1
81113de4:	d8c02015 	stw	r3,128(sp)
81113de8:	d8801f15 	stw	r2,124(sp)
81113dec:	010001c4 	movi	r4,7
81113df0:	20832916 	blt	r4,r2,81114a98 <___vfprintf_internal_r+0x1b54>
81113df4:	42000204 	addi	r8,r8,8
81113df8:	d8803317 	ldw	r2,204(sp)
81113dfc:	143fffc4 	addi	r16,r2,-1
81113e00:	043ec50e 	bge	zero,r16,81113918 <__reset+0xfb0f3918>
81113e04:	04400404 	movi	r17,16
81113e08:	d8801f17 	ldw	r2,124(sp)
81113e0c:	8c00880e 	bge	r17,r16,81114030 <___vfprintf_internal_r+0x10ec>
81113e10:	016044b4 	movhi	r5,33042
81113e14:	2957e384 	addi	r5,r5,24462
81113e18:	d9402b15 	stw	r5,172(sp)
81113e1c:	058001c4 	movi	r22,7
81113e20:	dcc02c17 	ldw	r19,176(sp)
81113e24:	00000306 	br	81113e34 <___vfprintf_internal_r+0xef0>
81113e28:	42000204 	addi	r8,r8,8
81113e2c:	843ffc04 	addi	r16,r16,-16
81113e30:	8c00820e 	bge	r17,r16,8111403c <___vfprintf_internal_r+0x10f8>
81113e34:	18c00404 	addi	r3,r3,16
81113e38:	10800044 	addi	r2,r2,1
81113e3c:	45000015 	stw	r20,0(r8)
81113e40:	44400115 	stw	r17,4(r8)
81113e44:	d8c02015 	stw	r3,128(sp)
81113e48:	d8801f15 	stw	r2,124(sp)
81113e4c:	b0bff60e 	bge	r22,r2,81113e28 <__reset+0xfb0f3e28>
81113e50:	d9801e04 	addi	r6,sp,120
81113e54:	b80b883a 	mov	r5,r23
81113e58:	9809883a 	mov	r4,r19
81113e5c:	111ae900 	call	8111ae90 <__sprint_r>
81113e60:	103d3a1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81113e64:	d8c02017 	ldw	r3,128(sp)
81113e68:	d8801f17 	ldw	r2,124(sp)
81113e6c:	da000404 	addi	r8,sp,16
81113e70:	003fee06 	br	81113e2c <__reset+0xfb0f3e2c>
81113e74:	d9403117 	ldw	r5,196(sp)
81113e78:	d8802a17 	ldw	r2,168(sp)
81113e7c:	28adc83a 	sub	r22,r5,r2
81113e80:	05be630e 	bge	zero,r22,81113810 <__reset+0xfb0f3810>
81113e84:	07000404 	movi	fp,16
81113e88:	d8801f17 	ldw	r2,124(sp)
81113e8c:	e5838f0e 	bge	fp,r22,81114ccc <___vfprintf_internal_r+0x1d88>
81113e90:	016044b4 	movhi	r5,33042
81113e94:	2957e384 	addi	r5,r5,24462
81113e98:	dc403015 	stw	r17,192(sp)
81113e9c:	d9402b15 	stw	r5,172(sp)
81113ea0:	b023883a 	mov	r17,r22
81113ea4:	04c001c4 	movi	r19,7
81113ea8:	a82d883a 	mov	r22,r21
81113eac:	902b883a 	mov	r21,r18
81113eb0:	8025883a 	mov	r18,r16
81113eb4:	dc002c17 	ldw	r16,176(sp)
81113eb8:	00000306 	br	81113ec8 <___vfprintf_internal_r+0xf84>
81113ebc:	8c7ffc04 	addi	r17,r17,-16
81113ec0:	42000204 	addi	r8,r8,8
81113ec4:	e440110e 	bge	fp,r17,81113f0c <___vfprintf_internal_r+0xfc8>
81113ec8:	18c00404 	addi	r3,r3,16
81113ecc:	10800044 	addi	r2,r2,1
81113ed0:	45000015 	stw	r20,0(r8)
81113ed4:	47000115 	stw	fp,4(r8)
81113ed8:	d8c02015 	stw	r3,128(sp)
81113edc:	d8801f15 	stw	r2,124(sp)
81113ee0:	98bff60e 	bge	r19,r2,81113ebc <__reset+0xfb0f3ebc>
81113ee4:	d9801e04 	addi	r6,sp,120
81113ee8:	b80b883a 	mov	r5,r23
81113eec:	8009883a 	mov	r4,r16
81113ef0:	111ae900 	call	8111ae90 <__sprint_r>
81113ef4:	103d151e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81113ef8:	8c7ffc04 	addi	r17,r17,-16
81113efc:	d8c02017 	ldw	r3,128(sp)
81113f00:	d8801f17 	ldw	r2,124(sp)
81113f04:	da000404 	addi	r8,sp,16
81113f08:	e47fef16 	blt	fp,r17,81113ec8 <__reset+0xfb0f3ec8>
81113f0c:	9021883a 	mov	r16,r18
81113f10:	a825883a 	mov	r18,r21
81113f14:	b02b883a 	mov	r21,r22
81113f18:	882d883a 	mov	r22,r17
81113f1c:	dc403017 	ldw	r17,192(sp)
81113f20:	d9002b17 	ldw	r4,172(sp)
81113f24:	1d87883a 	add	r3,r3,r22
81113f28:	10800044 	addi	r2,r2,1
81113f2c:	41000015 	stw	r4,0(r8)
81113f30:	45800115 	stw	r22,4(r8)
81113f34:	d8c02015 	stw	r3,128(sp)
81113f38:	d8801f15 	stw	r2,124(sp)
81113f3c:	010001c4 	movi	r4,7
81113f40:	20818e16 	blt	r4,r2,8111457c <___vfprintf_internal_r+0x1638>
81113f44:	42000204 	addi	r8,r8,8
81113f48:	003e3106 	br	81113810 <__reset+0xfb0f3810>
81113f4c:	d9403317 	ldw	r5,204(sp)
81113f50:	00800044 	movi	r2,1
81113f54:	18c00044 	addi	r3,r3,1
81113f58:	1141530e 	bge	r2,r5,811144a8 <___vfprintf_internal_r+0x1564>
81113f5c:	dc401f17 	ldw	r17,124(sp)
81113f60:	00800044 	movi	r2,1
81113f64:	40800115 	stw	r2,4(r8)
81113f68:	8c400044 	addi	r17,r17,1
81113f6c:	44000015 	stw	r16,0(r8)
81113f70:	d8c02015 	stw	r3,128(sp)
81113f74:	dc401f15 	stw	r17,124(sp)
81113f78:	008001c4 	movi	r2,7
81113f7c:	14416b16 	blt	r2,r17,8111452c <___vfprintf_internal_r+0x15e8>
81113f80:	42000204 	addi	r8,r8,8
81113f84:	d8803717 	ldw	r2,220(sp)
81113f88:	d9003417 	ldw	r4,208(sp)
81113f8c:	8c400044 	addi	r17,r17,1
81113f90:	10c7883a 	add	r3,r2,r3
81113f94:	40800115 	stw	r2,4(r8)
81113f98:	41000015 	stw	r4,0(r8)
81113f9c:	d8c02015 	stw	r3,128(sp)
81113fa0:	dc401f15 	stw	r17,124(sp)
81113fa4:	008001c4 	movi	r2,7
81113fa8:	14416916 	blt	r2,r17,81114550 <___vfprintf_internal_r+0x160c>
81113fac:	45800204 	addi	r22,r8,8
81113fb0:	d9003617 	ldw	r4,216(sp)
81113fb4:	d9403817 	ldw	r5,224(sp)
81113fb8:	000d883a 	mov	r6,zero
81113fbc:	000f883a 	mov	r7,zero
81113fc0:	d8c03c15 	stw	r3,240(sp)
81113fc4:	111e8e40 	call	8111e8e4 <__eqdf2>
81113fc8:	d8c03c17 	ldw	r3,240(sp)
81113fcc:	1000bc26 	beq	r2,zero,811142c0 <___vfprintf_internal_r+0x137c>
81113fd0:	d9403317 	ldw	r5,204(sp)
81113fd4:	84000044 	addi	r16,r16,1
81113fd8:	8c400044 	addi	r17,r17,1
81113fdc:	28bfffc4 	addi	r2,r5,-1
81113fe0:	1887883a 	add	r3,r3,r2
81113fe4:	b0800115 	stw	r2,4(r22)
81113fe8:	b4000015 	stw	r16,0(r22)
81113fec:	d8c02015 	stw	r3,128(sp)
81113ff0:	dc401f15 	stw	r17,124(sp)
81113ff4:	008001c4 	movi	r2,7
81113ff8:	14414316 	blt	r2,r17,81114508 <___vfprintf_internal_r+0x15c4>
81113ffc:	b5800204 	addi	r22,r22,8
81114000:	d9003a17 	ldw	r4,232(sp)
81114004:	df0022c4 	addi	fp,sp,139
81114008:	8c400044 	addi	r17,r17,1
8111400c:	20c7883a 	add	r3,r4,r3
81114010:	b7000015 	stw	fp,0(r22)
81114014:	b1000115 	stw	r4,4(r22)
81114018:	d8c02015 	stw	r3,128(sp)
8111401c:	dc401f15 	stw	r17,124(sp)
81114020:	008001c4 	movi	r2,7
81114024:	14400e16 	blt	r2,r17,81114060 <___vfprintf_internal_r+0x111c>
81114028:	b2000204 	addi	r8,r22,8
8111402c:	003e3a06 	br	81113918 <__reset+0xfb0f3918>
81114030:	012044b4 	movhi	r4,33042
81114034:	2117e384 	addi	r4,r4,24462
81114038:	d9002b15 	stw	r4,172(sp)
8111403c:	d9002b17 	ldw	r4,172(sp)
81114040:	1c07883a 	add	r3,r3,r16
81114044:	44000115 	stw	r16,4(r8)
81114048:	41000015 	stw	r4,0(r8)
8111404c:	10800044 	addi	r2,r2,1
81114050:	d8c02015 	stw	r3,128(sp)
81114054:	d8801f15 	stw	r2,124(sp)
81114058:	010001c4 	movi	r4,7
8111405c:	20be2d0e 	bge	r4,r2,81113914 <__reset+0xfb0f3914>
81114060:	d9002c17 	ldw	r4,176(sp)
81114064:	d9801e04 	addi	r6,sp,120
81114068:	b80b883a 	mov	r5,r23
8111406c:	111ae900 	call	8111ae90 <__sprint_r>
81114070:	103cb61e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114074:	d8c02017 	ldw	r3,128(sp)
81114078:	da000404 	addi	r8,sp,16
8111407c:	003e2606 	br	81113918 <__reset+0xfb0f3918>
81114080:	d9002c17 	ldw	r4,176(sp)
81114084:	d9801e04 	addi	r6,sp,120
81114088:	b80b883a 	mov	r5,r23
8111408c:	111ae900 	call	8111ae90 <__sprint_r>
81114090:	103e5d26 	beq	r2,zero,81113a08 <__reset+0xfb0f3a08>
81114094:	003cad06 	br	8111334c <__reset+0xfb0f334c>
81114098:	d9002c17 	ldw	r4,176(sp)
8111409c:	d9801e04 	addi	r6,sp,120
811140a0:	b80b883a 	mov	r5,r23
811140a4:	111ae900 	call	8111ae90 <__sprint_r>
811140a8:	103ca81e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
811140ac:	d8c02017 	ldw	r3,128(sp)
811140b0:	da000404 	addi	r8,sp,16
811140b4:	003e0b06 	br	811138e4 <__reset+0xfb0f38e4>
811140b8:	d9002c17 	ldw	r4,176(sp)
811140bc:	d9801e04 	addi	r6,sp,120
811140c0:	b80b883a 	mov	r5,r23
811140c4:	111ae900 	call	8111ae90 <__sprint_r>
811140c8:	103ca01e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
811140cc:	d8c02017 	ldw	r3,128(sp)
811140d0:	da000404 	addi	r8,sp,16
811140d4:	003dbd06 	br	811137cc <__reset+0xfb0f37cc>
811140d8:	d9002c17 	ldw	r4,176(sp)
811140dc:	d9801e04 	addi	r6,sp,120
811140e0:	b80b883a 	mov	r5,r23
811140e4:	111ae900 	call	8111ae90 <__sprint_r>
811140e8:	103c981e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
811140ec:	d8c02017 	ldw	r3,128(sp)
811140f0:	da000404 	addi	r8,sp,16
811140f4:	003dc306 	br	81113804 <__reset+0xfb0f3804>
811140f8:	d8802917 	ldw	r2,164(sp)
811140fc:	d8002785 	stb	zero,158(sp)
81114100:	103f0616 	blt	r2,zero,81113d1c <__reset+0xfb0f3d1c>
81114104:	00ffdfc4 	movi	r3,-129
81114108:	9d84b03a 	or	r2,r19,r22
8111410c:	90e4703a 	and	r18,r18,r3
81114110:	103c6b26 	beq	r2,zero,811132c0 <__reset+0xfb0f32c0>
81114114:	0039883a 	mov	fp,zero
81114118:	003e7406 	br	81113aec <__reset+0xfb0f3aec>
8111411c:	9080040c 	andi	r2,r18,16
81114120:	1001b326 	beq	r2,zero,811147f0 <___vfprintf_internal_r+0x18ac>
81114124:	d9002d17 	ldw	r4,180(sp)
81114128:	d9402917 	ldw	r5,164(sp)
8111412c:	d8002785 	stb	zero,158(sp)
81114130:	20800104 	addi	r2,r4,4
81114134:	24c00017 	ldw	r19,0(r4)
81114138:	002d883a 	mov	r22,zero
8111413c:	2801b516 	blt	r5,zero,81114814 <___vfprintf_internal_r+0x18d0>
81114140:	00ffdfc4 	movi	r3,-129
81114144:	d8802d15 	stw	r2,180(sp)
81114148:	90e4703a 	and	r18,r18,r3
8111414c:	983d2726 	beq	r19,zero,811135ec <__reset+0xfb0f35ec>
81114150:	0039883a 	mov	fp,zero
81114154:	003d2a06 	br	81113600 <__reset+0xfb0f3600>
81114158:	dc402617 	ldw	r17,152(sp)
8111415c:	0441d30e 	bge	zero,r17,811148ac <___vfprintf_internal_r+0x1968>
81114160:	dc403217 	ldw	r17,200(sp)
81114164:	d8803317 	ldw	r2,204(sp)
81114168:	1440010e 	bge	r2,r17,81114170 <___vfprintf_internal_r+0x122c>
8111416c:	1023883a 	mov	r17,r2
81114170:	04400a0e 	bge	zero,r17,8111419c <___vfprintf_internal_r+0x1258>
81114174:	d8801f17 	ldw	r2,124(sp)
81114178:	1c47883a 	add	r3,r3,r17
8111417c:	44000015 	stw	r16,0(r8)
81114180:	10800044 	addi	r2,r2,1
81114184:	44400115 	stw	r17,4(r8)
81114188:	d8c02015 	stw	r3,128(sp)
8111418c:	d8801f15 	stw	r2,124(sp)
81114190:	010001c4 	movi	r4,7
81114194:	20826516 	blt	r4,r2,81114b2c <___vfprintf_internal_r+0x1be8>
81114198:	42000204 	addi	r8,r8,8
8111419c:	88026116 	blt	r17,zero,81114b24 <___vfprintf_internal_r+0x1be0>
811141a0:	d9003217 	ldw	r4,200(sp)
811141a4:	2463c83a 	sub	r17,r4,r17
811141a8:	04407b0e 	bge	zero,r17,81114398 <___vfprintf_internal_r+0x1454>
811141ac:	05800404 	movi	r22,16
811141b0:	d8801f17 	ldw	r2,124(sp)
811141b4:	b4419d0e 	bge	r22,r17,8111482c <___vfprintf_internal_r+0x18e8>
811141b8:	012044b4 	movhi	r4,33042
811141bc:	2117e384 	addi	r4,r4,24462
811141c0:	d9002b15 	stw	r4,172(sp)
811141c4:	070001c4 	movi	fp,7
811141c8:	dcc02c17 	ldw	r19,176(sp)
811141cc:	00000306 	br	811141dc <___vfprintf_internal_r+0x1298>
811141d0:	42000204 	addi	r8,r8,8
811141d4:	8c7ffc04 	addi	r17,r17,-16
811141d8:	b441970e 	bge	r22,r17,81114838 <___vfprintf_internal_r+0x18f4>
811141dc:	18c00404 	addi	r3,r3,16
811141e0:	10800044 	addi	r2,r2,1
811141e4:	45000015 	stw	r20,0(r8)
811141e8:	45800115 	stw	r22,4(r8)
811141ec:	d8c02015 	stw	r3,128(sp)
811141f0:	d8801f15 	stw	r2,124(sp)
811141f4:	e0bff60e 	bge	fp,r2,811141d0 <__reset+0xfb0f41d0>
811141f8:	d9801e04 	addi	r6,sp,120
811141fc:	b80b883a 	mov	r5,r23
81114200:	9809883a 	mov	r4,r19
81114204:	111ae900 	call	8111ae90 <__sprint_r>
81114208:	103c501e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
8111420c:	d8c02017 	ldw	r3,128(sp)
81114210:	d8801f17 	ldw	r2,124(sp)
81114214:	da000404 	addi	r8,sp,16
81114218:	003fee06 	br	811141d4 <__reset+0xfb0f41d4>
8111421c:	d9002c17 	ldw	r4,176(sp)
81114220:	d9801e04 	addi	r6,sp,120
81114224:	b80b883a 	mov	r5,r23
81114228:	111ae900 	call	8111ae90 <__sprint_r>
8111422c:	103c471e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114230:	d8c02017 	ldw	r3,128(sp)
81114234:	df002787 	ldb	fp,158(sp)
81114238:	da000404 	addi	r8,sp,16
8111423c:	003d5606 	br	81113798 <__reset+0xfb0f3798>
81114240:	9080040c 	andi	r2,r18,16
81114244:	10016126 	beq	r2,zero,811147cc <___vfprintf_internal_r+0x1888>
81114248:	d8802d17 	ldw	r2,180(sp)
8111424c:	14c00017 	ldw	r19,0(r2)
81114250:	10800104 	addi	r2,r2,4
81114254:	d8802d15 	stw	r2,180(sp)
81114258:	982dd7fa 	srai	r22,r19,31
8111425c:	b005883a 	mov	r2,r22
81114260:	003c8206 	br	8111346c <__reset+0xfb0f346c>
81114264:	9080040c 	andi	r2,r18,16
81114268:	10003526 	beq	r2,zero,81114340 <___vfprintf_internal_r+0x13fc>
8111426c:	d9402d17 	ldw	r5,180(sp)
81114270:	d8c02917 	ldw	r3,164(sp)
81114274:	d8002785 	stb	zero,158(sp)
81114278:	28800104 	addi	r2,r5,4
8111427c:	2cc00017 	ldw	r19,0(r5)
81114280:	002d883a 	mov	r22,zero
81114284:	18003716 	blt	r3,zero,81114364 <___vfprintf_internal_r+0x1420>
81114288:	00ffdfc4 	movi	r3,-129
8111428c:	d8802d15 	stw	r2,180(sp)
81114290:	90e4703a 	and	r18,r18,r3
81114294:	0039883a 	mov	fp,zero
81114298:	983df326 	beq	r19,zero,81113a68 <__reset+0xfb0f3a68>
8111429c:	00800244 	movi	r2,9
811142a0:	14fc7b36 	bltu	r2,r19,81113490 <__reset+0xfb0f3490>
811142a4:	d8c02817 	ldw	r3,160(sp)
811142a8:	dc001dc4 	addi	r16,sp,119
811142ac:	9cc00c04 	addi	r19,r19,48
811142b0:	1c07c83a 	sub	r3,r3,r16
811142b4:	dcc01dc5 	stb	r19,119(sp)
811142b8:	d8c02e15 	stw	r3,184(sp)
811142bc:	003ce806 	br	81113660 <__reset+0xfb0f3660>
811142c0:	d8803317 	ldw	r2,204(sp)
811142c4:	143fffc4 	addi	r16,r2,-1
811142c8:	043f4d0e 	bge	zero,r16,81114000 <__reset+0xfb0f4000>
811142cc:	07000404 	movi	fp,16
811142d0:	e400810e 	bge	fp,r16,811144d8 <___vfprintf_internal_r+0x1594>
811142d4:	016044b4 	movhi	r5,33042
811142d8:	2957e384 	addi	r5,r5,24462
811142dc:	d9402b15 	stw	r5,172(sp)
811142e0:	01c001c4 	movi	r7,7
811142e4:	dcc02c17 	ldw	r19,176(sp)
811142e8:	00000306 	br	811142f8 <___vfprintf_internal_r+0x13b4>
811142ec:	b5800204 	addi	r22,r22,8
811142f0:	843ffc04 	addi	r16,r16,-16
811142f4:	e4007b0e 	bge	fp,r16,811144e4 <___vfprintf_internal_r+0x15a0>
811142f8:	18c00404 	addi	r3,r3,16
811142fc:	8c400044 	addi	r17,r17,1
81114300:	b5000015 	stw	r20,0(r22)
81114304:	b7000115 	stw	fp,4(r22)
81114308:	d8c02015 	stw	r3,128(sp)
8111430c:	dc401f15 	stw	r17,124(sp)
81114310:	3c7ff60e 	bge	r7,r17,811142ec <__reset+0xfb0f42ec>
81114314:	d9801e04 	addi	r6,sp,120
81114318:	b80b883a 	mov	r5,r23
8111431c:	9809883a 	mov	r4,r19
81114320:	d9c03c15 	stw	r7,240(sp)
81114324:	111ae900 	call	8111ae90 <__sprint_r>
81114328:	d9c03c17 	ldw	r7,240(sp)
8111432c:	103c071e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114330:	d8c02017 	ldw	r3,128(sp)
81114334:	dc401f17 	ldw	r17,124(sp)
81114338:	dd800404 	addi	r22,sp,16
8111433c:	003fec06 	br	811142f0 <__reset+0xfb0f42f0>
81114340:	9080100c 	andi	r2,r18,64
81114344:	d8002785 	stb	zero,158(sp)
81114348:	10010e26 	beq	r2,zero,81114784 <___vfprintf_internal_r+0x1840>
8111434c:	d9002d17 	ldw	r4,180(sp)
81114350:	d9402917 	ldw	r5,164(sp)
81114354:	002d883a 	mov	r22,zero
81114358:	20800104 	addi	r2,r4,4
8111435c:	24c0000b 	ldhu	r19,0(r4)
81114360:	283fc90e 	bge	r5,zero,81114288 <__reset+0xfb0f4288>
81114364:	d8802d15 	stw	r2,180(sp)
81114368:	0039883a 	mov	fp,zero
8111436c:	9d84b03a 	or	r2,r19,r22
81114370:	103c461e 	bne	r2,zero,8111348c <__reset+0xfb0f348c>
81114374:	00800044 	movi	r2,1
81114378:	003e6c06 	br	81113d2c <__reset+0xfb0f3d2c>
8111437c:	d9002c17 	ldw	r4,176(sp)
81114380:	d9801e04 	addi	r6,sp,120
81114384:	b80b883a 	mov	r5,r23
81114388:	111ae900 	call	8111ae90 <__sprint_r>
8111438c:	103bef1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114390:	d8c02017 	ldw	r3,128(sp)
81114394:	da000404 	addi	r8,sp,16
81114398:	d9003217 	ldw	r4,200(sp)
8111439c:	d8802617 	ldw	r2,152(sp)
811143a0:	d9403317 	ldw	r5,204(sp)
811143a4:	8123883a 	add	r17,r16,r4
811143a8:	11400216 	blt	r2,r5,811143b4 <___vfprintf_internal_r+0x1470>
811143ac:	9100004c 	andi	r4,r18,1
811143b0:	20000d26 	beq	r4,zero,811143e8 <___vfprintf_internal_r+0x14a4>
811143b4:	d9003717 	ldw	r4,220(sp)
811143b8:	d9403417 	ldw	r5,208(sp)
811143bc:	1907883a 	add	r3,r3,r4
811143c0:	d9001f17 	ldw	r4,124(sp)
811143c4:	41400015 	stw	r5,0(r8)
811143c8:	d9403717 	ldw	r5,220(sp)
811143cc:	21000044 	addi	r4,r4,1
811143d0:	d8c02015 	stw	r3,128(sp)
811143d4:	41400115 	stw	r5,4(r8)
811143d8:	d9001f15 	stw	r4,124(sp)
811143dc:	014001c4 	movi	r5,7
811143e0:	2901e816 	blt	r5,r4,81114b84 <___vfprintf_internal_r+0x1c40>
811143e4:	42000204 	addi	r8,r8,8
811143e8:	d9003317 	ldw	r4,204(sp)
811143ec:	8121883a 	add	r16,r16,r4
811143f0:	2085c83a 	sub	r2,r4,r2
811143f4:	8461c83a 	sub	r16,r16,r17
811143f8:	1400010e 	bge	r2,r16,81114400 <___vfprintf_internal_r+0x14bc>
811143fc:	1021883a 	mov	r16,r2
81114400:	04000a0e 	bge	zero,r16,8111442c <___vfprintf_internal_r+0x14e8>
81114404:	d9001f17 	ldw	r4,124(sp)
81114408:	1c07883a 	add	r3,r3,r16
8111440c:	44400015 	stw	r17,0(r8)
81114410:	21000044 	addi	r4,r4,1
81114414:	44000115 	stw	r16,4(r8)
81114418:	d8c02015 	stw	r3,128(sp)
8111441c:	d9001f15 	stw	r4,124(sp)
81114420:	014001c4 	movi	r5,7
81114424:	2901fb16 	blt	r5,r4,81114c14 <___vfprintf_internal_r+0x1cd0>
81114428:	42000204 	addi	r8,r8,8
8111442c:	8001f716 	blt	r16,zero,81114c0c <___vfprintf_internal_r+0x1cc8>
81114430:	1421c83a 	sub	r16,r2,r16
81114434:	043d380e 	bge	zero,r16,81113918 <__reset+0xfb0f3918>
81114438:	04400404 	movi	r17,16
8111443c:	d8801f17 	ldw	r2,124(sp)
81114440:	8c3efb0e 	bge	r17,r16,81114030 <__reset+0xfb0f4030>
81114444:	016044b4 	movhi	r5,33042
81114448:	2957e384 	addi	r5,r5,24462
8111444c:	d9402b15 	stw	r5,172(sp)
81114450:	058001c4 	movi	r22,7
81114454:	dcc02c17 	ldw	r19,176(sp)
81114458:	00000306 	br	81114468 <___vfprintf_internal_r+0x1524>
8111445c:	42000204 	addi	r8,r8,8
81114460:	843ffc04 	addi	r16,r16,-16
81114464:	8c3ef50e 	bge	r17,r16,8111403c <__reset+0xfb0f403c>
81114468:	18c00404 	addi	r3,r3,16
8111446c:	10800044 	addi	r2,r2,1
81114470:	45000015 	stw	r20,0(r8)
81114474:	44400115 	stw	r17,4(r8)
81114478:	d8c02015 	stw	r3,128(sp)
8111447c:	d8801f15 	stw	r2,124(sp)
81114480:	b0bff60e 	bge	r22,r2,8111445c <__reset+0xfb0f445c>
81114484:	d9801e04 	addi	r6,sp,120
81114488:	b80b883a 	mov	r5,r23
8111448c:	9809883a 	mov	r4,r19
81114490:	111ae900 	call	8111ae90 <__sprint_r>
81114494:	103bad1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114498:	d8c02017 	ldw	r3,128(sp)
8111449c:	d8801f17 	ldw	r2,124(sp)
811144a0:	da000404 	addi	r8,sp,16
811144a4:	003fee06 	br	81114460 <__reset+0xfb0f4460>
811144a8:	9088703a 	and	r4,r18,r2
811144ac:	203eab1e 	bne	r4,zero,81113f5c <__reset+0xfb0f3f5c>
811144b0:	dc401f17 	ldw	r17,124(sp)
811144b4:	40800115 	stw	r2,4(r8)
811144b8:	44000015 	stw	r16,0(r8)
811144bc:	8c400044 	addi	r17,r17,1
811144c0:	d8c02015 	stw	r3,128(sp)
811144c4:	dc401f15 	stw	r17,124(sp)
811144c8:	008001c4 	movi	r2,7
811144cc:	14400e16 	blt	r2,r17,81114508 <___vfprintf_internal_r+0x15c4>
811144d0:	45800204 	addi	r22,r8,8
811144d4:	003eca06 	br	81114000 <__reset+0xfb0f4000>
811144d8:	012044b4 	movhi	r4,33042
811144dc:	2117e384 	addi	r4,r4,24462
811144e0:	d9002b15 	stw	r4,172(sp)
811144e4:	d8802b17 	ldw	r2,172(sp)
811144e8:	1c07883a 	add	r3,r3,r16
811144ec:	8c400044 	addi	r17,r17,1
811144f0:	b0800015 	stw	r2,0(r22)
811144f4:	b4000115 	stw	r16,4(r22)
811144f8:	d8c02015 	stw	r3,128(sp)
811144fc:	dc401f15 	stw	r17,124(sp)
81114500:	008001c4 	movi	r2,7
81114504:	147ebd0e 	bge	r2,r17,81113ffc <__reset+0xfb0f3ffc>
81114508:	d9002c17 	ldw	r4,176(sp)
8111450c:	d9801e04 	addi	r6,sp,120
81114510:	b80b883a 	mov	r5,r23
81114514:	111ae900 	call	8111ae90 <__sprint_r>
81114518:	103b8c1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
8111451c:	d8c02017 	ldw	r3,128(sp)
81114520:	dc401f17 	ldw	r17,124(sp)
81114524:	dd800404 	addi	r22,sp,16
81114528:	003eb506 	br	81114000 <__reset+0xfb0f4000>
8111452c:	d9002c17 	ldw	r4,176(sp)
81114530:	d9801e04 	addi	r6,sp,120
81114534:	b80b883a 	mov	r5,r23
81114538:	111ae900 	call	8111ae90 <__sprint_r>
8111453c:	103b831e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114540:	d8c02017 	ldw	r3,128(sp)
81114544:	dc401f17 	ldw	r17,124(sp)
81114548:	da000404 	addi	r8,sp,16
8111454c:	003e8d06 	br	81113f84 <__reset+0xfb0f3f84>
81114550:	d9002c17 	ldw	r4,176(sp)
81114554:	d9801e04 	addi	r6,sp,120
81114558:	b80b883a 	mov	r5,r23
8111455c:	111ae900 	call	8111ae90 <__sprint_r>
81114560:	103b7a1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114564:	d8c02017 	ldw	r3,128(sp)
81114568:	dc401f17 	ldw	r17,124(sp)
8111456c:	dd800404 	addi	r22,sp,16
81114570:	003e8f06 	br	81113fb0 <__reset+0xfb0f3fb0>
81114574:	0027883a 	mov	r19,zero
81114578:	003f4a06 	br	811142a4 <__reset+0xfb0f42a4>
8111457c:	d9002c17 	ldw	r4,176(sp)
81114580:	d9801e04 	addi	r6,sp,120
81114584:	b80b883a 	mov	r5,r23
81114588:	111ae900 	call	8111ae90 <__sprint_r>
8111458c:	103b6f1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114590:	d8c02017 	ldw	r3,128(sp)
81114594:	da000404 	addi	r8,sp,16
81114598:	003c9d06 	br	81113810 <__reset+0xfb0f3810>
8111459c:	04e7c83a 	sub	r19,zero,r19
811145a0:	9804c03a 	cmpne	r2,r19,zero
811145a4:	05adc83a 	sub	r22,zero,r22
811145a8:	b0adc83a 	sub	r22,r22,r2
811145ac:	d8802917 	ldw	r2,164(sp)
811145b0:	07000b44 	movi	fp,45
811145b4:	df002785 	stb	fp,158(sp)
811145b8:	10017b16 	blt	r2,zero,81114ba8 <___vfprintf_internal_r+0x1c64>
811145bc:	00bfdfc4 	movi	r2,-129
811145c0:	90a4703a 	and	r18,r18,r2
811145c4:	003bb106 	br	8111348c <__reset+0xfb0f348c>
811145c8:	d9003617 	ldw	r4,216(sp)
811145cc:	d9403817 	ldw	r5,224(sp)
811145d0:	da003d15 	stw	r8,244(sp)
811145d4:	11197a00 	call	811197a0 <__fpclassifyd>
811145d8:	da003d17 	ldw	r8,244(sp)
811145dc:	1000f026 	beq	r2,zero,811149a0 <___vfprintf_internal_r+0x1a5c>
811145e0:	d9002917 	ldw	r4,164(sp)
811145e4:	05bff7c4 	movi	r22,-33
811145e8:	00bfffc4 	movi	r2,-1
811145ec:	8dac703a 	and	r22,r17,r22
811145f0:	20820026 	beq	r4,r2,81114df4 <___vfprintf_internal_r+0x1eb0>
811145f4:	008011c4 	movi	r2,71
811145f8:	b081f726 	beq	r22,r2,81114dd8 <___vfprintf_internal_r+0x1e94>
811145fc:	d9003817 	ldw	r4,224(sp)
81114600:	90c04014 	ori	r3,r18,256
81114604:	d8c02b15 	stw	r3,172(sp)
81114608:	20021516 	blt	r4,zero,81114e60 <___vfprintf_internal_r+0x1f1c>
8111460c:	dcc03817 	ldw	r19,224(sp)
81114610:	d8002a05 	stb	zero,168(sp)
81114614:	00801984 	movi	r2,102
81114618:	8881f926 	beq	r17,r2,81114e00 <___vfprintf_internal_r+0x1ebc>
8111461c:	00801184 	movi	r2,70
81114620:	88821c26 	beq	r17,r2,81114e94 <___vfprintf_internal_r+0x1f50>
81114624:	00801144 	movi	r2,69
81114628:	b081ef26 	beq	r22,r2,81114de8 <___vfprintf_internal_r+0x1ea4>
8111462c:	d8c02917 	ldw	r3,164(sp)
81114630:	d8802104 	addi	r2,sp,132
81114634:	d8800315 	stw	r2,12(sp)
81114638:	d9403617 	ldw	r5,216(sp)
8111463c:	d8802504 	addi	r2,sp,148
81114640:	d9002c17 	ldw	r4,176(sp)
81114644:	d8800215 	stw	r2,8(sp)
81114648:	d8802604 	addi	r2,sp,152
8111464c:	d8c00015 	stw	r3,0(sp)
81114650:	d8800115 	stw	r2,4(sp)
81114654:	01c00084 	movi	r7,2
81114658:	980d883a 	mov	r6,r19
8111465c:	d8c03c15 	stw	r3,240(sp)
81114660:	da003d15 	stw	r8,244(sp)
81114664:	111561c0 	call	8111561c <_dtoa_r>
81114668:	1021883a 	mov	r16,r2
8111466c:	008019c4 	movi	r2,103
81114670:	d8c03c17 	ldw	r3,240(sp)
81114674:	da003d17 	ldw	r8,244(sp)
81114678:	88817126 	beq	r17,r2,81114c40 <___vfprintf_internal_r+0x1cfc>
8111467c:	008011c4 	movi	r2,71
81114680:	88829226 	beq	r17,r2,811150cc <___vfprintf_internal_r+0x2188>
81114684:	80f9883a 	add	fp,r16,r3
81114688:	d9003617 	ldw	r4,216(sp)
8111468c:	000d883a 	mov	r6,zero
81114690:	000f883a 	mov	r7,zero
81114694:	980b883a 	mov	r5,r19
81114698:	da003d15 	stw	r8,244(sp)
8111469c:	111e8e40 	call	8111e8e4 <__eqdf2>
811146a0:	da003d17 	ldw	r8,244(sp)
811146a4:	10018d26 	beq	r2,zero,81114cdc <___vfprintf_internal_r+0x1d98>
811146a8:	d8802117 	ldw	r2,132(sp)
811146ac:	1700062e 	bgeu	r2,fp,811146c8 <___vfprintf_internal_r+0x1784>
811146b0:	01000c04 	movi	r4,48
811146b4:	10c00044 	addi	r3,r2,1
811146b8:	d8c02115 	stw	r3,132(sp)
811146bc:	11000005 	stb	r4,0(r2)
811146c0:	d8802117 	ldw	r2,132(sp)
811146c4:	173ffb36 	bltu	r2,fp,811146b4 <__reset+0xfb0f46b4>
811146c8:	1405c83a 	sub	r2,r2,r16
811146cc:	d8803315 	stw	r2,204(sp)
811146d0:	008011c4 	movi	r2,71
811146d4:	b0817626 	beq	r22,r2,81114cb0 <___vfprintf_internal_r+0x1d6c>
811146d8:	00801944 	movi	r2,101
811146dc:	1442810e 	bge	r2,r17,811150e4 <___vfprintf_internal_r+0x21a0>
811146e0:	d8c02617 	ldw	r3,152(sp)
811146e4:	00801984 	movi	r2,102
811146e8:	d8c03215 	stw	r3,200(sp)
811146ec:	8881fe26 	beq	r17,r2,81114ee8 <___vfprintf_internal_r+0x1fa4>
811146f0:	d8c03217 	ldw	r3,200(sp)
811146f4:	d9003317 	ldw	r4,204(sp)
811146f8:	1901dd16 	blt	r3,r4,81114e70 <___vfprintf_internal_r+0x1f2c>
811146fc:	9480004c 	andi	r18,r18,1
81114700:	90022b1e 	bne	r18,zero,81114fb0 <___vfprintf_internal_r+0x206c>
81114704:	1805883a 	mov	r2,r3
81114708:	18028016 	blt	r3,zero,8111510c <___vfprintf_internal_r+0x21c8>
8111470c:	d8c03217 	ldw	r3,200(sp)
81114710:	044019c4 	movi	r17,103
81114714:	d8c02e15 	stw	r3,184(sp)
81114718:	df002a07 	ldb	fp,168(sp)
8111471c:	e001531e 	bne	fp,zero,81114c6c <___vfprintf_internal_r+0x1d28>
81114720:	df002783 	ldbu	fp,158(sp)
81114724:	d8802a15 	stw	r2,168(sp)
81114728:	dc802b17 	ldw	r18,172(sp)
8111472c:	d8002915 	stw	zero,164(sp)
81114730:	003bd106 	br	81113678 <__reset+0xfb0f3678>
81114734:	d8802d17 	ldw	r2,180(sp)
81114738:	d8c02d17 	ldw	r3,180(sp)
8111473c:	d9002d17 	ldw	r4,180(sp)
81114740:	10800017 	ldw	r2,0(r2)
81114744:	18c00117 	ldw	r3,4(r3)
81114748:	21000204 	addi	r4,r4,8
8111474c:	d8803615 	stw	r2,216(sp)
81114750:	d8c03815 	stw	r3,224(sp)
81114754:	d9002d15 	stw	r4,180(sp)
81114758:	003b7506 	br	81113530 <__reset+0xfb0f3530>
8111475c:	ac400007 	ldb	r17,0(r21)
81114760:	003a5906 	br	811130c8 <__reset+0xfb0f30c8>
81114764:	9080100c 	andi	r2,r18,64
81114768:	1000a826 	beq	r2,zero,81114a0c <___vfprintf_internal_r+0x1ac8>
8111476c:	d9002d17 	ldw	r4,180(sp)
81114770:	002d883a 	mov	r22,zero
81114774:	24c0000b 	ldhu	r19,0(r4)
81114778:	21000104 	addi	r4,r4,4
8111477c:	d9002d15 	stw	r4,180(sp)
81114780:	003ccb06 	br	81113ab0 <__reset+0xfb0f3ab0>
81114784:	d8c02d17 	ldw	r3,180(sp)
81114788:	d9002917 	ldw	r4,164(sp)
8111478c:	002d883a 	mov	r22,zero
81114790:	18800104 	addi	r2,r3,4
81114794:	1cc00017 	ldw	r19,0(r3)
81114798:	203ebb0e 	bge	r4,zero,81114288 <__reset+0xfb0f4288>
8111479c:	003ef106 	br	81114364 <__reset+0xfb0f4364>
811147a0:	9080040c 	andi	r2,r18,16
811147a4:	1000921e 	bne	r2,zero,811149f0 <___vfprintf_internal_r+0x1aac>
811147a8:	9480100c 	andi	r18,r18,64
811147ac:	90013926 	beq	r18,zero,81114c94 <___vfprintf_internal_r+0x1d50>
811147b0:	d9002d17 	ldw	r4,180(sp)
811147b4:	d9402f17 	ldw	r5,188(sp)
811147b8:	20800017 	ldw	r2,0(r4)
811147bc:	21000104 	addi	r4,r4,4
811147c0:	d9002d15 	stw	r4,180(sp)
811147c4:	1140000d 	sth	r5,0(r2)
811147c8:	003a1606 	br	81113024 <__reset+0xfb0f3024>
811147cc:	9080100c 	andi	r2,r18,64
811147d0:	10008026 	beq	r2,zero,811149d4 <___vfprintf_internal_r+0x1a90>
811147d4:	d8c02d17 	ldw	r3,180(sp)
811147d8:	1cc0000f 	ldh	r19,0(r3)
811147dc:	18c00104 	addi	r3,r3,4
811147e0:	d8c02d15 	stw	r3,180(sp)
811147e4:	982dd7fa 	srai	r22,r19,31
811147e8:	b005883a 	mov	r2,r22
811147ec:	003b1f06 	br	8111346c <__reset+0xfb0f346c>
811147f0:	9080100c 	andi	r2,r18,64
811147f4:	d8002785 	stb	zero,158(sp)
811147f8:	10008a1e 	bne	r2,zero,81114a24 <___vfprintf_internal_r+0x1ae0>
811147fc:	d9402d17 	ldw	r5,180(sp)
81114800:	d8c02917 	ldw	r3,164(sp)
81114804:	002d883a 	mov	r22,zero
81114808:	28800104 	addi	r2,r5,4
8111480c:	2cc00017 	ldw	r19,0(r5)
81114810:	183e4b0e 	bge	r3,zero,81114140 <__reset+0xfb0f4140>
81114814:	9d86b03a 	or	r3,r19,r22
81114818:	d8802d15 	stw	r2,180(sp)
8111481c:	183e4c1e 	bne	r3,zero,81114150 <__reset+0xfb0f4150>
81114820:	0039883a 	mov	fp,zero
81114824:	0005883a 	mov	r2,zero
81114828:	003d4006 	br	81113d2c <__reset+0xfb0f3d2c>
8111482c:	016044b4 	movhi	r5,33042
81114830:	2957e384 	addi	r5,r5,24462
81114834:	d9402b15 	stw	r5,172(sp)
81114838:	d9402b17 	ldw	r5,172(sp)
8111483c:	1c47883a 	add	r3,r3,r17
81114840:	10800044 	addi	r2,r2,1
81114844:	41400015 	stw	r5,0(r8)
81114848:	44400115 	stw	r17,4(r8)
8111484c:	d8c02015 	stw	r3,128(sp)
81114850:	d8801f15 	stw	r2,124(sp)
81114854:	010001c4 	movi	r4,7
81114858:	20bec816 	blt	r4,r2,8111437c <__reset+0xfb0f437c>
8111485c:	42000204 	addi	r8,r8,8
81114860:	003ecd06 	br	81114398 <__reset+0xfb0f4398>
81114864:	d9002917 	ldw	r4,164(sp)
81114868:	d8002785 	stb	zero,158(sp)
8111486c:	203d2d16 	blt	r4,zero,81113d24 <__reset+0xfb0f3d24>
81114870:	00bfdfc4 	movi	r2,-129
81114874:	90a4703a 	and	r18,r18,r2
81114878:	003a9106 	br	811132c0 <__reset+0xfb0f32c0>
8111487c:	012044b4 	movhi	r4,33042
81114880:	2117e384 	addi	r4,r4,24462
81114884:	d9002b15 	stw	r4,172(sp)
81114888:	003c0c06 	br	811138bc <__reset+0xfb0f38bc>
8111488c:	d9002c17 	ldw	r4,176(sp)
81114890:	d9801e04 	addi	r6,sp,120
81114894:	b80b883a 	mov	r5,r23
81114898:	111ae900 	call	8111ae90 <__sprint_r>
8111489c:	103aab1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
811148a0:	d8c02017 	ldw	r3,128(sp)
811148a4:	da000404 	addi	r8,sp,16
811148a8:	003d4106 	br	81113db0 <__reset+0xfb0f3db0>
811148ac:	d8801f17 	ldw	r2,124(sp)
811148b0:	016044b4 	movhi	r5,33042
811148b4:	01000044 	movi	r4,1
811148b8:	18c00044 	addi	r3,r3,1
811148bc:	10800044 	addi	r2,r2,1
811148c0:	2957db04 	addi	r5,r5,24428
811148c4:	41000115 	stw	r4,4(r8)
811148c8:	41400015 	stw	r5,0(r8)
811148cc:	d8c02015 	stw	r3,128(sp)
811148d0:	d8801f15 	stw	r2,124(sp)
811148d4:	010001c4 	movi	r4,7
811148d8:	20805c16 	blt	r4,r2,81114a4c <___vfprintf_internal_r+0x1b08>
811148dc:	42000204 	addi	r8,r8,8
811148e0:	8800041e 	bne	r17,zero,811148f4 <___vfprintf_internal_r+0x19b0>
811148e4:	d8803317 	ldw	r2,204(sp)
811148e8:	1000021e 	bne	r2,zero,811148f4 <___vfprintf_internal_r+0x19b0>
811148ec:	9080004c 	andi	r2,r18,1
811148f0:	103c0926 	beq	r2,zero,81113918 <__reset+0xfb0f3918>
811148f4:	d9003717 	ldw	r4,220(sp)
811148f8:	d8801f17 	ldw	r2,124(sp)
811148fc:	d9403417 	ldw	r5,208(sp)
81114900:	20c7883a 	add	r3,r4,r3
81114904:	10800044 	addi	r2,r2,1
81114908:	41000115 	stw	r4,4(r8)
8111490c:	41400015 	stw	r5,0(r8)
81114910:	d8c02015 	stw	r3,128(sp)
81114914:	d8801f15 	stw	r2,124(sp)
81114918:	010001c4 	movi	r4,7
8111491c:	20812116 	blt	r4,r2,81114da4 <___vfprintf_internal_r+0x1e60>
81114920:	42000204 	addi	r8,r8,8
81114924:	0463c83a 	sub	r17,zero,r17
81114928:	0440730e 	bge	zero,r17,81114af8 <___vfprintf_internal_r+0x1bb4>
8111492c:	05800404 	movi	r22,16
81114930:	b440860e 	bge	r22,r17,81114b4c <___vfprintf_internal_r+0x1c08>
81114934:	016044b4 	movhi	r5,33042
81114938:	2957e384 	addi	r5,r5,24462
8111493c:	d9402b15 	stw	r5,172(sp)
81114940:	070001c4 	movi	fp,7
81114944:	dcc02c17 	ldw	r19,176(sp)
81114948:	00000306 	br	81114958 <___vfprintf_internal_r+0x1a14>
8111494c:	42000204 	addi	r8,r8,8
81114950:	8c7ffc04 	addi	r17,r17,-16
81114954:	b440800e 	bge	r22,r17,81114b58 <___vfprintf_internal_r+0x1c14>
81114958:	18c00404 	addi	r3,r3,16
8111495c:	10800044 	addi	r2,r2,1
81114960:	45000015 	stw	r20,0(r8)
81114964:	45800115 	stw	r22,4(r8)
81114968:	d8c02015 	stw	r3,128(sp)
8111496c:	d8801f15 	stw	r2,124(sp)
81114970:	e0bff60e 	bge	fp,r2,8111494c <__reset+0xfb0f494c>
81114974:	d9801e04 	addi	r6,sp,120
81114978:	b80b883a 	mov	r5,r23
8111497c:	9809883a 	mov	r4,r19
81114980:	111ae900 	call	8111ae90 <__sprint_r>
81114984:	103a711e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114988:	d8c02017 	ldw	r3,128(sp)
8111498c:	d8801f17 	ldw	r2,124(sp)
81114990:	da000404 	addi	r8,sp,16
81114994:	003fee06 	br	81114950 <__reset+0xfb0f4950>
81114998:	00bfffc4 	movi	r2,-1
8111499c:	003a6f06 	br	8111335c <__reset+0xfb0f335c>
811149a0:	008011c4 	movi	r2,71
811149a4:	1440b816 	blt	r2,r17,81114c88 <___vfprintf_internal_r+0x1d44>
811149a8:	042044b4 	movhi	r16,33042
811149ac:	8417cd04 	addi	r16,r16,24372
811149b0:	00c000c4 	movi	r3,3
811149b4:	00bfdfc4 	movi	r2,-129
811149b8:	d8c02a15 	stw	r3,168(sp)
811149bc:	90a4703a 	and	r18,r18,r2
811149c0:	df002783 	ldbu	fp,158(sp)
811149c4:	d8c02e15 	stw	r3,184(sp)
811149c8:	d8002915 	stw	zero,164(sp)
811149cc:	d8003215 	stw	zero,200(sp)
811149d0:	003b2906 	br	81113678 <__reset+0xfb0f3678>
811149d4:	d9002d17 	ldw	r4,180(sp)
811149d8:	24c00017 	ldw	r19,0(r4)
811149dc:	21000104 	addi	r4,r4,4
811149e0:	d9002d15 	stw	r4,180(sp)
811149e4:	982dd7fa 	srai	r22,r19,31
811149e8:	b005883a 	mov	r2,r22
811149ec:	003a9f06 	br	8111346c <__reset+0xfb0f346c>
811149f0:	d9402d17 	ldw	r5,180(sp)
811149f4:	d8c02f17 	ldw	r3,188(sp)
811149f8:	28800017 	ldw	r2,0(r5)
811149fc:	29400104 	addi	r5,r5,4
81114a00:	d9402d15 	stw	r5,180(sp)
81114a04:	10c00015 	stw	r3,0(r2)
81114a08:	00398606 	br	81113024 <__reset+0xfb0f3024>
81114a0c:	d9402d17 	ldw	r5,180(sp)
81114a10:	002d883a 	mov	r22,zero
81114a14:	2cc00017 	ldw	r19,0(r5)
81114a18:	29400104 	addi	r5,r5,4
81114a1c:	d9402d15 	stw	r5,180(sp)
81114a20:	003c2306 	br	81113ab0 <__reset+0xfb0f3ab0>
81114a24:	d8c02d17 	ldw	r3,180(sp)
81114a28:	d9002917 	ldw	r4,164(sp)
81114a2c:	002d883a 	mov	r22,zero
81114a30:	18800104 	addi	r2,r3,4
81114a34:	1cc0000b 	ldhu	r19,0(r3)
81114a38:	203dc10e 	bge	r4,zero,81114140 <__reset+0xfb0f4140>
81114a3c:	003f7506 	br	81114814 <__reset+0xfb0f4814>
81114a40:	042044b4 	movhi	r16,33042
81114a44:	8417cb04 	addi	r16,r16,24364
81114a48:	003acc06 	br	8111357c <__reset+0xfb0f357c>
81114a4c:	d9002c17 	ldw	r4,176(sp)
81114a50:	d9801e04 	addi	r6,sp,120
81114a54:	b80b883a 	mov	r5,r23
81114a58:	111ae900 	call	8111ae90 <__sprint_r>
81114a5c:	103a3b1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114a60:	dc402617 	ldw	r17,152(sp)
81114a64:	d8c02017 	ldw	r3,128(sp)
81114a68:	da000404 	addi	r8,sp,16
81114a6c:	003f9c06 	br	811148e0 <__reset+0xfb0f48e0>
81114a70:	ac400043 	ldbu	r17,1(r21)
81114a74:	94800814 	ori	r18,r18,32
81114a78:	ad400044 	addi	r21,r21,1
81114a7c:	8c403fcc 	andi	r17,r17,255
81114a80:	8c40201c 	xori	r17,r17,128
81114a84:	8c7fe004 	addi	r17,r17,-128
81114a88:	00398f06 	br	811130c8 <__reset+0xfb0f30c8>
81114a8c:	d8c02d15 	stw	r3,180(sp)
81114a90:	0039883a 	mov	fp,zero
81114a94:	003e3506 	br	8111436c <__reset+0xfb0f436c>
81114a98:	d9002c17 	ldw	r4,176(sp)
81114a9c:	d9801e04 	addi	r6,sp,120
81114aa0:	b80b883a 	mov	r5,r23
81114aa4:	111ae900 	call	8111ae90 <__sprint_r>
81114aa8:	103a281e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114aac:	d8c02017 	ldw	r3,128(sp)
81114ab0:	da000404 	addi	r8,sp,16
81114ab4:	003cd006 	br	81113df8 <__reset+0xfb0f3df8>
81114ab8:	8009883a 	mov	r4,r16
81114abc:	da003d15 	stw	r8,244(sp)
81114ac0:	11198f00 	call	811198f0 <strlen>
81114ac4:	d8802e15 	stw	r2,184(sp)
81114ac8:	da003d17 	ldw	r8,244(sp)
81114acc:	103c340e 	bge	r2,zero,81113ba0 <__reset+0xfb0f3ba0>
81114ad0:	0005883a 	mov	r2,zero
81114ad4:	003c3206 	br	81113ba0 <__reset+0xfb0f3ba0>
81114ad8:	d9002c17 	ldw	r4,176(sp)
81114adc:	d9801e04 	addi	r6,sp,120
81114ae0:	b80b883a 	mov	r5,r23
81114ae4:	111ae900 	call	8111ae90 <__sprint_r>
81114ae8:	103a181e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114aec:	d8c02017 	ldw	r3,128(sp)
81114af0:	d8801f17 	ldw	r2,124(sp)
81114af4:	da000404 	addi	r8,sp,16
81114af8:	d9403317 	ldw	r5,204(sp)
81114afc:	10800044 	addi	r2,r2,1
81114b00:	44000015 	stw	r16,0(r8)
81114b04:	28c7883a 	add	r3,r5,r3
81114b08:	003b7d06 	br	81113900 <__reset+0xfb0f3900>
81114b0c:	012044b4 	movhi	r4,33042
81114b10:	2117e784 	addi	r4,r4,24478
81114b14:	d9003515 	stw	r4,212(sp)
81114b18:	003b1406 	br	8111376c <__reset+0xfb0f376c>
81114b1c:	013fffc4 	movi	r4,-1
81114b20:	003a3506 	br	811133f8 <__reset+0xfb0f33f8>
81114b24:	0023883a 	mov	r17,zero
81114b28:	003d9d06 	br	811141a0 <__reset+0xfb0f41a0>
81114b2c:	d9002c17 	ldw	r4,176(sp)
81114b30:	d9801e04 	addi	r6,sp,120
81114b34:	b80b883a 	mov	r5,r23
81114b38:	111ae900 	call	8111ae90 <__sprint_r>
81114b3c:	103a031e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114b40:	d8c02017 	ldw	r3,128(sp)
81114b44:	da000404 	addi	r8,sp,16
81114b48:	003d9406 	br	8111419c <__reset+0xfb0f419c>
81114b4c:	012044b4 	movhi	r4,33042
81114b50:	2117e384 	addi	r4,r4,24462
81114b54:	d9002b15 	stw	r4,172(sp)
81114b58:	d9002b17 	ldw	r4,172(sp)
81114b5c:	1c47883a 	add	r3,r3,r17
81114b60:	10800044 	addi	r2,r2,1
81114b64:	41000015 	stw	r4,0(r8)
81114b68:	44400115 	stw	r17,4(r8)
81114b6c:	d8c02015 	stw	r3,128(sp)
81114b70:	d8801f15 	stw	r2,124(sp)
81114b74:	010001c4 	movi	r4,7
81114b78:	20bfd716 	blt	r4,r2,81114ad8 <__reset+0xfb0f4ad8>
81114b7c:	42000204 	addi	r8,r8,8
81114b80:	003fdd06 	br	81114af8 <__reset+0xfb0f4af8>
81114b84:	d9002c17 	ldw	r4,176(sp)
81114b88:	d9801e04 	addi	r6,sp,120
81114b8c:	b80b883a 	mov	r5,r23
81114b90:	111ae900 	call	8111ae90 <__sprint_r>
81114b94:	1039ed1e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114b98:	d8802617 	ldw	r2,152(sp)
81114b9c:	d8c02017 	ldw	r3,128(sp)
81114ba0:	da000404 	addi	r8,sp,16
81114ba4:	003e1006 	br	811143e8 <__reset+0xfb0f43e8>
81114ba8:	00800044 	movi	r2,1
81114bac:	10803fcc 	andi	r2,r2,255
81114bb0:	00c00044 	movi	r3,1
81114bb4:	10fa3526 	beq	r2,r3,8111348c <__reset+0xfb0f348c>
81114bb8:	00c00084 	movi	r3,2
81114bbc:	10fbcb26 	beq	r2,r3,81113aec <__reset+0xfb0f3aec>
81114bc0:	003a8f06 	br	81113600 <__reset+0xfb0f3600>
81114bc4:	012044b4 	movhi	r4,33042
81114bc8:	2117e784 	addi	r4,r4,24478
81114bcc:	d9003515 	stw	r4,212(sp)
81114bd0:	003b7606 	br	811139ac <__reset+0xfb0f39ac>
81114bd4:	d8802917 	ldw	r2,164(sp)
81114bd8:	00c00184 	movi	r3,6
81114bdc:	1880012e 	bgeu	r3,r2,81114be4 <___vfprintf_internal_r+0x1ca0>
81114be0:	1805883a 	mov	r2,r3
81114be4:	d8802e15 	stw	r2,184(sp)
81114be8:	1000ef16 	blt	r2,zero,81114fa8 <___vfprintf_internal_r+0x2064>
81114bec:	042044b4 	movhi	r16,33042
81114bf0:	d8802a15 	stw	r2,168(sp)
81114bf4:	dcc02d15 	stw	r19,180(sp)
81114bf8:	d8002915 	stw	zero,164(sp)
81114bfc:	d8003215 	stw	zero,200(sp)
81114c00:	8417d904 	addi	r16,r16,24420
81114c04:	0039883a 	mov	fp,zero
81114c08:	003aa206 	br	81113694 <__reset+0xfb0f3694>
81114c0c:	0021883a 	mov	r16,zero
81114c10:	003e0706 	br	81114430 <__reset+0xfb0f4430>
81114c14:	d9002c17 	ldw	r4,176(sp)
81114c18:	d9801e04 	addi	r6,sp,120
81114c1c:	b80b883a 	mov	r5,r23
81114c20:	111ae900 	call	8111ae90 <__sprint_r>
81114c24:	1039c91e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114c28:	d8802617 	ldw	r2,152(sp)
81114c2c:	d9403317 	ldw	r5,204(sp)
81114c30:	d8c02017 	ldw	r3,128(sp)
81114c34:	da000404 	addi	r8,sp,16
81114c38:	2885c83a 	sub	r2,r5,r2
81114c3c:	003dfb06 	br	8111442c <__reset+0xfb0f442c>
81114c40:	9080004c 	andi	r2,r18,1
81114c44:	103e8f1e 	bne	r2,zero,81114684 <__reset+0xfb0f4684>
81114c48:	d8802117 	ldw	r2,132(sp)
81114c4c:	003e9e06 	br	811146c8 <__reset+0xfb0f46c8>
81114c50:	1025883a 	mov	r18,r2
81114c54:	0039883a 	mov	fp,zero
81114c58:	00800084 	movi	r2,2
81114c5c:	003fd306 	br	81114bac <__reset+0xfb0f4bac>
81114c60:	07000b44 	movi	fp,45
81114c64:	df002785 	stb	fp,158(sp)
81114c68:	003a4006 	br	8111356c <__reset+0xfb0f356c>
81114c6c:	00c00b44 	movi	r3,45
81114c70:	d8c02785 	stb	r3,158(sp)
81114c74:	d8802a15 	stw	r2,168(sp)
81114c78:	dc802b17 	ldw	r18,172(sp)
81114c7c:	d8002915 	stw	zero,164(sp)
81114c80:	07000b44 	movi	fp,45
81114c84:	003a8006 	br	81113688 <__reset+0xfb0f3688>
81114c88:	042044b4 	movhi	r16,33042
81114c8c:	8417ce04 	addi	r16,r16,24376
81114c90:	003f4706 	br	811149b0 <__reset+0xfb0f49b0>
81114c94:	d8c02d17 	ldw	r3,180(sp)
81114c98:	d9002f17 	ldw	r4,188(sp)
81114c9c:	18800017 	ldw	r2,0(r3)
81114ca0:	18c00104 	addi	r3,r3,4
81114ca4:	d8c02d15 	stw	r3,180(sp)
81114ca8:	11000015 	stw	r4,0(r2)
81114cac:	0038dd06 	br	81113024 <__reset+0xfb0f3024>
81114cb0:	dd802617 	ldw	r22,152(sp)
81114cb4:	00bfff44 	movi	r2,-3
81114cb8:	b0801c16 	blt	r22,r2,81114d2c <___vfprintf_internal_r+0x1de8>
81114cbc:	d9402917 	ldw	r5,164(sp)
81114cc0:	2d801a16 	blt	r5,r22,81114d2c <___vfprintf_internal_r+0x1de8>
81114cc4:	dd803215 	stw	r22,200(sp)
81114cc8:	003e8906 	br	811146f0 <__reset+0xfb0f46f0>
81114ccc:	012044b4 	movhi	r4,33042
81114cd0:	2117e384 	addi	r4,r4,24462
81114cd4:	d9002b15 	stw	r4,172(sp)
81114cd8:	003c9106 	br	81113f20 <__reset+0xfb0f3f20>
81114cdc:	e005883a 	mov	r2,fp
81114ce0:	003e7906 	br	811146c8 <__reset+0xfb0f46c8>
81114ce4:	d9402917 	ldw	r5,164(sp)
81114ce8:	df002783 	ldbu	fp,158(sp)
81114cec:	dcc02d15 	stw	r19,180(sp)
81114cf0:	d9402a15 	stw	r5,168(sp)
81114cf4:	d9402e15 	stw	r5,184(sp)
81114cf8:	d8002915 	stw	zero,164(sp)
81114cfc:	d8003215 	stw	zero,200(sp)
81114d00:	003a5d06 	br	81113678 <__reset+0xfb0f3678>
81114d04:	9080004c 	andi	r2,r18,1
81114d08:	0039883a 	mov	fp,zero
81114d0c:	10000426 	beq	r2,zero,81114d20 <___vfprintf_internal_r+0x1ddc>
81114d10:	00800c04 	movi	r2,48
81114d14:	dc001dc4 	addi	r16,sp,119
81114d18:	d8801dc5 	stb	r2,119(sp)
81114d1c:	003b8006 	br	81113b20 <__reset+0xfb0f3b20>
81114d20:	d8002e15 	stw	zero,184(sp)
81114d24:	dc001e04 	addi	r16,sp,120
81114d28:	003a4d06 	br	81113660 <__reset+0xfb0f3660>
81114d2c:	8c7fff84 	addi	r17,r17,-2
81114d30:	b5bfffc4 	addi	r22,r22,-1
81114d34:	dd802615 	stw	r22,152(sp)
81114d38:	dc4022c5 	stb	r17,139(sp)
81114d3c:	b000bf16 	blt	r22,zero,8111503c <___vfprintf_internal_r+0x20f8>
81114d40:	00800ac4 	movi	r2,43
81114d44:	d8802305 	stb	r2,140(sp)
81114d48:	00800244 	movi	r2,9
81114d4c:	15807016 	blt	r2,r22,81114f10 <___vfprintf_internal_r+0x1fcc>
81114d50:	00800c04 	movi	r2,48
81114d54:	b5800c04 	addi	r22,r22,48
81114d58:	d8802345 	stb	r2,141(sp)
81114d5c:	dd802385 	stb	r22,142(sp)
81114d60:	d88023c4 	addi	r2,sp,143
81114d64:	df0022c4 	addi	fp,sp,139
81114d68:	d8c03317 	ldw	r3,204(sp)
81114d6c:	1739c83a 	sub	fp,r2,fp
81114d70:	d9003317 	ldw	r4,204(sp)
81114d74:	e0c7883a 	add	r3,fp,r3
81114d78:	df003a15 	stw	fp,232(sp)
81114d7c:	d8c02e15 	stw	r3,184(sp)
81114d80:	00800044 	movi	r2,1
81114d84:	1100b30e 	bge	r2,r4,81115054 <___vfprintf_internal_r+0x2110>
81114d88:	d8c02e17 	ldw	r3,184(sp)
81114d8c:	18c00044 	addi	r3,r3,1
81114d90:	d8c02e15 	stw	r3,184(sp)
81114d94:	1805883a 	mov	r2,r3
81114d98:	1800ac16 	blt	r3,zero,8111504c <___vfprintf_internal_r+0x2108>
81114d9c:	d8003215 	stw	zero,200(sp)
81114da0:	003e5d06 	br	81114718 <__reset+0xfb0f4718>
81114da4:	d9002c17 	ldw	r4,176(sp)
81114da8:	d9801e04 	addi	r6,sp,120
81114dac:	b80b883a 	mov	r5,r23
81114db0:	111ae900 	call	8111ae90 <__sprint_r>
81114db4:	1039651e 	bne	r2,zero,8111334c <__reset+0xfb0f334c>
81114db8:	dc402617 	ldw	r17,152(sp)
81114dbc:	d8c02017 	ldw	r3,128(sp)
81114dc0:	d8801f17 	ldw	r2,124(sp)
81114dc4:	da000404 	addi	r8,sp,16
81114dc8:	003ed606 	br	81114924 <__reset+0xfb0f4924>
81114dcc:	582b883a 	mov	r21,r11
81114dd0:	d8002915 	stw	zero,164(sp)
81114dd4:	0038bd06 	br	811130cc <__reset+0xfb0f30cc>
81114dd8:	d8802917 	ldw	r2,164(sp)
81114ddc:	103e071e 	bne	r2,zero,811145fc <__reset+0xfb0f45fc>
81114de0:	dc002915 	stw	r16,164(sp)
81114de4:	003e0506 	br	811145fc <__reset+0xfb0f45fc>
81114de8:	d9002917 	ldw	r4,164(sp)
81114dec:	20c00044 	addi	r3,r4,1
81114df0:	003e0f06 	br	81114630 <__reset+0xfb0f4630>
81114df4:	01400184 	movi	r5,6
81114df8:	d9402915 	stw	r5,164(sp)
81114dfc:	003dff06 	br	811145fc <__reset+0xfb0f45fc>
81114e00:	d8802104 	addi	r2,sp,132
81114e04:	d8800315 	stw	r2,12(sp)
81114e08:	d8802504 	addi	r2,sp,148
81114e0c:	d8800215 	stw	r2,8(sp)
81114e10:	d8802604 	addi	r2,sp,152
81114e14:	d8800115 	stw	r2,4(sp)
81114e18:	d8802917 	ldw	r2,164(sp)
81114e1c:	d9403617 	ldw	r5,216(sp)
81114e20:	d9002c17 	ldw	r4,176(sp)
81114e24:	d8800015 	stw	r2,0(sp)
81114e28:	01c000c4 	movi	r7,3
81114e2c:	980d883a 	mov	r6,r19
81114e30:	da003d15 	stw	r8,244(sp)
81114e34:	111561c0 	call	8111561c <_dtoa_r>
81114e38:	d8c02917 	ldw	r3,164(sp)
81114e3c:	da003d17 	ldw	r8,244(sp)
81114e40:	1021883a 	mov	r16,r2
81114e44:	10f9883a 	add	fp,r2,r3
81114e48:	81000007 	ldb	r4,0(r16)
81114e4c:	00800c04 	movi	r2,48
81114e50:	20805e26 	beq	r4,r2,81114fcc <___vfprintf_internal_r+0x2088>
81114e54:	d8c02617 	ldw	r3,152(sp)
81114e58:	e0f9883a 	add	fp,fp,r3
81114e5c:	003e0a06 	br	81114688 <__reset+0xfb0f4688>
81114e60:	00c00b44 	movi	r3,45
81114e64:	24e0003c 	xorhi	r19,r4,32768
81114e68:	d8c02a05 	stb	r3,168(sp)
81114e6c:	003de906 	br	81114614 <__reset+0xfb0f4614>
81114e70:	d8c03217 	ldw	r3,200(sp)
81114e74:	00c07a0e 	bge	zero,r3,81115060 <___vfprintf_internal_r+0x211c>
81114e78:	00800044 	movi	r2,1
81114e7c:	d9003317 	ldw	r4,204(sp)
81114e80:	1105883a 	add	r2,r2,r4
81114e84:	d8802e15 	stw	r2,184(sp)
81114e88:	10004e16 	blt	r2,zero,81114fc4 <___vfprintf_internal_r+0x2080>
81114e8c:	044019c4 	movi	r17,103
81114e90:	003e2106 	br	81114718 <__reset+0xfb0f4718>
81114e94:	d9002917 	ldw	r4,164(sp)
81114e98:	d8802104 	addi	r2,sp,132
81114e9c:	d8800315 	stw	r2,12(sp)
81114ea0:	d9000015 	stw	r4,0(sp)
81114ea4:	d8802504 	addi	r2,sp,148
81114ea8:	d9403617 	ldw	r5,216(sp)
81114eac:	d9002c17 	ldw	r4,176(sp)
81114eb0:	d8800215 	stw	r2,8(sp)
81114eb4:	d8802604 	addi	r2,sp,152
81114eb8:	d8800115 	stw	r2,4(sp)
81114ebc:	01c000c4 	movi	r7,3
81114ec0:	980d883a 	mov	r6,r19
81114ec4:	da003d15 	stw	r8,244(sp)
81114ec8:	111561c0 	call	8111561c <_dtoa_r>
81114ecc:	d8c02917 	ldw	r3,164(sp)
81114ed0:	da003d17 	ldw	r8,244(sp)
81114ed4:	1021883a 	mov	r16,r2
81114ed8:	00801184 	movi	r2,70
81114edc:	80f9883a 	add	fp,r16,r3
81114ee0:	88bfd926 	beq	r17,r2,81114e48 <__reset+0xfb0f4e48>
81114ee4:	003de806 	br	81114688 <__reset+0xfb0f4688>
81114ee8:	d9002917 	ldw	r4,164(sp)
81114eec:	00c04d0e 	bge	zero,r3,81115024 <___vfprintf_internal_r+0x20e0>
81114ef0:	2000441e 	bne	r4,zero,81115004 <___vfprintf_internal_r+0x20c0>
81114ef4:	9480004c 	andi	r18,r18,1
81114ef8:	9000421e 	bne	r18,zero,81115004 <___vfprintf_internal_r+0x20c0>
81114efc:	1805883a 	mov	r2,r3
81114f00:	18007016 	blt	r3,zero,811150c4 <___vfprintf_internal_r+0x2180>
81114f04:	d8c03217 	ldw	r3,200(sp)
81114f08:	d8c02e15 	stw	r3,184(sp)
81114f0c:	003e0206 	br	81114718 <__reset+0xfb0f4718>
81114f10:	df0022c4 	addi	fp,sp,139
81114f14:	dc002915 	stw	r16,164(sp)
81114f18:	4027883a 	mov	r19,r8
81114f1c:	e021883a 	mov	r16,fp
81114f20:	b009883a 	mov	r4,r22
81114f24:	01400284 	movi	r5,10
81114f28:	111d6200 	call	8111d620 <__modsi3>
81114f2c:	10800c04 	addi	r2,r2,48
81114f30:	843fffc4 	addi	r16,r16,-1
81114f34:	b009883a 	mov	r4,r22
81114f38:	01400284 	movi	r5,10
81114f3c:	80800005 	stb	r2,0(r16)
81114f40:	111d59c0 	call	8111d59c <__divsi3>
81114f44:	102d883a 	mov	r22,r2
81114f48:	00800244 	movi	r2,9
81114f4c:	15bff416 	blt	r2,r22,81114f20 <__reset+0xfb0f4f20>
81114f50:	9811883a 	mov	r8,r19
81114f54:	b0800c04 	addi	r2,r22,48
81114f58:	8027883a 	mov	r19,r16
81114f5c:	997fffc4 	addi	r5,r19,-1
81114f60:	98bfffc5 	stb	r2,-1(r19)
81114f64:	dc002917 	ldw	r16,164(sp)
81114f68:	2f006a2e 	bgeu	r5,fp,81115114 <___vfprintf_internal_r+0x21d0>
81114f6c:	d9c02384 	addi	r7,sp,142
81114f70:	3ccfc83a 	sub	r7,r7,r19
81114f74:	d9002344 	addi	r4,sp,141
81114f78:	e1cf883a 	add	r7,fp,r7
81114f7c:	00000106 	br	81114f84 <___vfprintf_internal_r+0x2040>
81114f80:	28800003 	ldbu	r2,0(r5)
81114f84:	20800005 	stb	r2,0(r4)
81114f88:	21000044 	addi	r4,r4,1
81114f8c:	29400044 	addi	r5,r5,1
81114f90:	393ffb1e 	bne	r7,r4,81114f80 <__reset+0xfb0f4f80>
81114f94:	d8802304 	addi	r2,sp,140
81114f98:	14c5c83a 	sub	r2,r2,r19
81114f9c:	d8c02344 	addi	r3,sp,141
81114fa0:	1885883a 	add	r2,r3,r2
81114fa4:	003f7006 	br	81114d68 <__reset+0xfb0f4d68>
81114fa8:	0005883a 	mov	r2,zero
81114fac:	003f0f06 	br	81114bec <__reset+0xfb0f4bec>
81114fb0:	d8c03217 	ldw	r3,200(sp)
81114fb4:	18c00044 	addi	r3,r3,1
81114fb8:	d8c02e15 	stw	r3,184(sp)
81114fbc:	1805883a 	mov	r2,r3
81114fc0:	183fb20e 	bge	r3,zero,81114e8c <__reset+0xfb0f4e8c>
81114fc4:	0005883a 	mov	r2,zero
81114fc8:	003fb006 	br	81114e8c <__reset+0xfb0f4e8c>
81114fcc:	d9003617 	ldw	r4,216(sp)
81114fd0:	000d883a 	mov	r6,zero
81114fd4:	000f883a 	mov	r7,zero
81114fd8:	980b883a 	mov	r5,r19
81114fdc:	d8c03c15 	stw	r3,240(sp)
81114fe0:	da003d15 	stw	r8,244(sp)
81114fe4:	111e8e40 	call	8111e8e4 <__eqdf2>
81114fe8:	d8c03c17 	ldw	r3,240(sp)
81114fec:	da003d17 	ldw	r8,244(sp)
81114ff0:	103f9826 	beq	r2,zero,81114e54 <__reset+0xfb0f4e54>
81114ff4:	00800044 	movi	r2,1
81114ff8:	10c7c83a 	sub	r3,r2,r3
81114ffc:	d8c02615 	stw	r3,152(sp)
81115000:	003f9506 	br	81114e58 <__reset+0xfb0f4e58>
81115004:	d9002917 	ldw	r4,164(sp)
81115008:	d8c03217 	ldw	r3,200(sp)
8111500c:	20800044 	addi	r2,r4,1
81115010:	1885883a 	add	r2,r3,r2
81115014:	d8802e15 	stw	r2,184(sp)
81115018:	103dbf0e 	bge	r2,zero,81114718 <__reset+0xfb0f4718>
8111501c:	0005883a 	mov	r2,zero
81115020:	003dbd06 	br	81114718 <__reset+0xfb0f4718>
81115024:	2000211e 	bne	r4,zero,811150ac <___vfprintf_internal_r+0x2168>
81115028:	9480004c 	andi	r18,r18,1
8111502c:	90001f1e 	bne	r18,zero,811150ac <___vfprintf_internal_r+0x2168>
81115030:	00800044 	movi	r2,1
81115034:	d8802e15 	stw	r2,184(sp)
81115038:	003db706 	br	81114718 <__reset+0xfb0f4718>
8111503c:	00800b44 	movi	r2,45
81115040:	05adc83a 	sub	r22,zero,r22
81115044:	d8802305 	stb	r2,140(sp)
81115048:	003f3f06 	br	81114d48 <__reset+0xfb0f4d48>
8111504c:	0005883a 	mov	r2,zero
81115050:	003f5206 	br	81114d9c <__reset+0xfb0f4d9c>
81115054:	90a4703a 	and	r18,r18,r2
81115058:	903f4e26 	beq	r18,zero,81114d94 <__reset+0xfb0f4d94>
8111505c:	003f4a06 	br	81114d88 <__reset+0xfb0f4d88>
81115060:	00800084 	movi	r2,2
81115064:	10c5c83a 	sub	r2,r2,r3
81115068:	003f8406 	br	81114e7c <__reset+0xfb0f4e7c>
8111506c:	d8802d17 	ldw	r2,180(sp)
81115070:	d9002d17 	ldw	r4,180(sp)
81115074:	ac400043 	ldbu	r17,1(r21)
81115078:	10800017 	ldw	r2,0(r2)
8111507c:	582b883a 	mov	r21,r11
81115080:	d8802915 	stw	r2,164(sp)
81115084:	20800104 	addi	r2,r4,4
81115088:	d9002917 	ldw	r4,164(sp)
8111508c:	d8802d15 	stw	r2,180(sp)
81115090:	203e7a0e 	bge	r4,zero,81114a7c <__reset+0xfb0f4a7c>
81115094:	8c403fcc 	andi	r17,r17,255
81115098:	00bfffc4 	movi	r2,-1
8111509c:	8c40201c 	xori	r17,r17,128
811150a0:	d8802915 	stw	r2,164(sp)
811150a4:	8c7fe004 	addi	r17,r17,-128
811150a8:	00380706 	br	811130c8 <__reset+0xfb0f30c8>
811150ac:	d8c02917 	ldw	r3,164(sp)
811150b0:	18c00084 	addi	r3,r3,2
811150b4:	d8c02e15 	stw	r3,184(sp)
811150b8:	1805883a 	mov	r2,r3
811150bc:	183d960e 	bge	r3,zero,81114718 <__reset+0xfb0f4718>
811150c0:	003fd606 	br	8111501c <__reset+0xfb0f501c>
811150c4:	0005883a 	mov	r2,zero
811150c8:	003f8e06 	br	81114f04 <__reset+0xfb0f4f04>
811150cc:	9080004c 	andi	r2,r18,1
811150d0:	103f811e 	bne	r2,zero,81114ed8 <__reset+0xfb0f4ed8>
811150d4:	d8802117 	ldw	r2,132(sp)
811150d8:	1405c83a 	sub	r2,r2,r16
811150dc:	d8803315 	stw	r2,204(sp)
811150e0:	b47ef326 	beq	r22,r17,81114cb0 <__reset+0xfb0f4cb0>
811150e4:	dd802617 	ldw	r22,152(sp)
811150e8:	003f1106 	br	81114d30 <__reset+0xfb0f4d30>
811150ec:	d9c02785 	stb	r7,158(sp)
811150f0:	00390406 	br	81113504 <__reset+0xfb0f3504>
811150f4:	d9c02785 	stb	r7,158(sp)
811150f8:	0038d306 	br	81113448 <__reset+0xfb0f3448>
811150fc:	d9c02785 	stb	r7,158(sp)
81115100:	003a6106 	br	81113a88 <__reset+0xfb0f3a88>
81115104:	d9c02785 	stb	r7,158(sp)
81115108:	003af806 	br	81113cec <__reset+0xfb0f3cec>
8111510c:	0005883a 	mov	r2,zero
81115110:	003d7e06 	br	8111470c <__reset+0xfb0f470c>
81115114:	d8802344 	addi	r2,sp,141
81115118:	003f1306 	br	81114d68 <__reset+0xfb0f4d68>
8111511c:	d9c02785 	stb	r7,158(sp)
81115120:	00392306 	br	811135b0 <__reset+0xfb0f35b0>
81115124:	d9c02785 	stb	r7,158(sp)
81115128:	003aa906 	br	81113bd0 <__reset+0xfb0f3bd0>
8111512c:	d9c02785 	stb	r7,158(sp)
81115130:	003a3d06 	br	81113a28 <__reset+0xfb0f3a28>
81115134:	d9c02785 	stb	r7,158(sp)
81115138:	003aca06 	br	81113c64 <__reset+0xfb0f3c64>

8111513c <__vfprintf_internal>:
8111513c:	00a044f4 	movhi	r2,33043
81115140:	10a01204 	addi	r2,r2,-32696
81115144:	300f883a 	mov	r7,r6
81115148:	280d883a 	mov	r6,r5
8111514c:	200b883a 	mov	r5,r4
81115150:	11000017 	ldw	r4,0(r2)
81115154:	1112f441 	jmpi	81112f44 <___vfprintf_internal_r>

81115158 <__sbprintf>:
81115158:	2880030b 	ldhu	r2,12(r5)
8111515c:	2ac01917 	ldw	r11,100(r5)
81115160:	2a80038b 	ldhu	r10,14(r5)
81115164:	2a400717 	ldw	r9,28(r5)
81115168:	2a000917 	ldw	r8,36(r5)
8111516c:	defee204 	addi	sp,sp,-1144
81115170:	00c10004 	movi	r3,1024
81115174:	dc011a15 	stw	r16,1128(sp)
81115178:	10bfff4c 	andi	r2,r2,65533
8111517c:	2821883a 	mov	r16,r5
81115180:	d8cb883a 	add	r5,sp,r3
81115184:	dc811c15 	stw	r18,1136(sp)
81115188:	dc411b15 	stw	r17,1132(sp)
8111518c:	dfc11d15 	stw	ra,1140(sp)
81115190:	2025883a 	mov	r18,r4
81115194:	d881030d 	sth	r2,1036(sp)
81115198:	dac11915 	stw	r11,1124(sp)
8111519c:	da81038d 	sth	r10,1038(sp)
811151a0:	da410715 	stw	r9,1052(sp)
811151a4:	da010915 	stw	r8,1060(sp)
811151a8:	dec10015 	stw	sp,1024(sp)
811151ac:	dec10415 	stw	sp,1040(sp)
811151b0:	d8c10215 	stw	r3,1032(sp)
811151b4:	d8c10515 	stw	r3,1044(sp)
811151b8:	d8010615 	stw	zero,1048(sp)
811151bc:	1112f440 	call	81112f44 <___vfprintf_internal_r>
811151c0:	1023883a 	mov	r17,r2
811151c4:	10000416 	blt	r2,zero,811151d8 <__sbprintf+0x80>
811151c8:	d9410004 	addi	r5,sp,1024
811151cc:	9009883a 	mov	r4,r18
811151d0:	1116ec00 	call	81116ec0 <_fflush_r>
811151d4:	10000d1e 	bne	r2,zero,8111520c <__sbprintf+0xb4>
811151d8:	d881030b 	ldhu	r2,1036(sp)
811151dc:	1080100c 	andi	r2,r2,64
811151e0:	10000326 	beq	r2,zero,811151f0 <__sbprintf+0x98>
811151e4:	8080030b 	ldhu	r2,12(r16)
811151e8:	10801014 	ori	r2,r2,64
811151ec:	8080030d 	sth	r2,12(r16)
811151f0:	8805883a 	mov	r2,r17
811151f4:	dfc11d17 	ldw	ra,1140(sp)
811151f8:	dc811c17 	ldw	r18,1136(sp)
811151fc:	dc411b17 	ldw	r17,1132(sp)
81115200:	dc011a17 	ldw	r16,1128(sp)
81115204:	dec11e04 	addi	sp,sp,1144
81115208:	f800283a 	ret
8111520c:	047fffc4 	movi	r17,-1
81115210:	003ff106 	br	811151d8 <__reset+0xfb0f51d8>

81115214 <_write_r>:
81115214:	defffd04 	addi	sp,sp,-12
81115218:	2805883a 	mov	r2,r5
8111521c:	dc000015 	stw	r16,0(sp)
81115220:	042044f4 	movhi	r16,33043
81115224:	dc400115 	stw	r17,4(sp)
81115228:	300b883a 	mov	r5,r6
8111522c:	84203f04 	addi	r16,r16,-32516
81115230:	2023883a 	mov	r17,r4
81115234:	380d883a 	mov	r6,r7
81115238:	1009883a 	mov	r4,r2
8111523c:	dfc00215 	stw	ra,8(sp)
81115240:	80000015 	stw	zero,0(r16)
81115244:	112048c0 	call	8112048c <write>
81115248:	00ffffc4 	movi	r3,-1
8111524c:	10c00526 	beq	r2,r3,81115264 <_write_r+0x50>
81115250:	dfc00217 	ldw	ra,8(sp)
81115254:	dc400117 	ldw	r17,4(sp)
81115258:	dc000017 	ldw	r16,0(sp)
8111525c:	dec00304 	addi	sp,sp,12
81115260:	f800283a 	ret
81115264:	80c00017 	ldw	r3,0(r16)
81115268:	183ff926 	beq	r3,zero,81115250 <__reset+0xfb0f5250>
8111526c:	88c00015 	stw	r3,0(r17)
81115270:	003ff706 	br	81115250 <__reset+0xfb0f5250>

81115274 <__swsetup_r>:
81115274:	00a044f4 	movhi	r2,33043
81115278:	defffd04 	addi	sp,sp,-12
8111527c:	10a01204 	addi	r2,r2,-32696
81115280:	dc400115 	stw	r17,4(sp)
81115284:	2023883a 	mov	r17,r4
81115288:	11000017 	ldw	r4,0(r2)
8111528c:	dc000015 	stw	r16,0(sp)
81115290:	dfc00215 	stw	ra,8(sp)
81115294:	2821883a 	mov	r16,r5
81115298:	20000226 	beq	r4,zero,811152a4 <__swsetup_r+0x30>
8111529c:	20800e17 	ldw	r2,56(r4)
811152a0:	10003126 	beq	r2,zero,81115368 <__swsetup_r+0xf4>
811152a4:	8080030b 	ldhu	r2,12(r16)
811152a8:	10c0020c 	andi	r3,r2,8
811152ac:	1009883a 	mov	r4,r2
811152b0:	18000f26 	beq	r3,zero,811152f0 <__swsetup_r+0x7c>
811152b4:	80c00417 	ldw	r3,16(r16)
811152b8:	18001526 	beq	r3,zero,81115310 <__swsetup_r+0x9c>
811152bc:	1100004c 	andi	r4,r2,1
811152c0:	20001c1e 	bne	r4,zero,81115334 <__swsetup_r+0xc0>
811152c4:	1080008c 	andi	r2,r2,2
811152c8:	1000291e 	bne	r2,zero,81115370 <__swsetup_r+0xfc>
811152cc:	80800517 	ldw	r2,20(r16)
811152d0:	80800215 	stw	r2,8(r16)
811152d4:	18001c26 	beq	r3,zero,81115348 <__swsetup_r+0xd4>
811152d8:	0005883a 	mov	r2,zero
811152dc:	dfc00217 	ldw	ra,8(sp)
811152e0:	dc400117 	ldw	r17,4(sp)
811152e4:	dc000017 	ldw	r16,0(sp)
811152e8:	dec00304 	addi	sp,sp,12
811152ec:	f800283a 	ret
811152f0:	2080040c 	andi	r2,r4,16
811152f4:	10002e26 	beq	r2,zero,811153b0 <__swsetup_r+0x13c>
811152f8:	2080010c 	andi	r2,r4,4
811152fc:	10001e1e 	bne	r2,zero,81115378 <__swsetup_r+0x104>
81115300:	80c00417 	ldw	r3,16(r16)
81115304:	20800214 	ori	r2,r4,8
81115308:	8080030d 	sth	r2,12(r16)
8111530c:	183feb1e 	bne	r3,zero,811152bc <__reset+0xfb0f52bc>
81115310:	1100a00c 	andi	r4,r2,640
81115314:	01408004 	movi	r5,512
81115318:	217fe826 	beq	r4,r5,811152bc <__reset+0xfb0f52bc>
8111531c:	800b883a 	mov	r5,r16
81115320:	8809883a 	mov	r4,r17
81115324:	110fc080 	call	8110fc08 <__smakebuf_r>
81115328:	8080030b 	ldhu	r2,12(r16)
8111532c:	80c00417 	ldw	r3,16(r16)
81115330:	003fe206 	br	811152bc <__reset+0xfb0f52bc>
81115334:	80800517 	ldw	r2,20(r16)
81115338:	80000215 	stw	zero,8(r16)
8111533c:	0085c83a 	sub	r2,zero,r2
81115340:	80800615 	stw	r2,24(r16)
81115344:	183fe41e 	bne	r3,zero,811152d8 <__reset+0xfb0f52d8>
81115348:	80c0030b 	ldhu	r3,12(r16)
8111534c:	0005883a 	mov	r2,zero
81115350:	1900200c 	andi	r4,r3,128
81115354:	203fe126 	beq	r4,zero,811152dc <__reset+0xfb0f52dc>
81115358:	18c01014 	ori	r3,r3,64
8111535c:	80c0030d 	sth	r3,12(r16)
81115360:	00bfffc4 	movi	r2,-1
81115364:	003fdd06 	br	811152dc <__reset+0xfb0f52dc>
81115368:	111729c0 	call	8111729c <__sinit>
8111536c:	003fcd06 	br	811152a4 <__reset+0xfb0f52a4>
81115370:	0005883a 	mov	r2,zero
81115374:	003fd606 	br	811152d0 <__reset+0xfb0f52d0>
81115378:	81400c17 	ldw	r5,48(r16)
8111537c:	28000626 	beq	r5,zero,81115398 <__swsetup_r+0x124>
81115380:	80801004 	addi	r2,r16,64
81115384:	28800326 	beq	r5,r2,81115394 <__swsetup_r+0x120>
81115388:	8809883a 	mov	r4,r17
8111538c:	11174bc0 	call	811174bc <_free_r>
81115390:	8100030b 	ldhu	r4,12(r16)
81115394:	80000c15 	stw	zero,48(r16)
81115398:	80c00417 	ldw	r3,16(r16)
8111539c:	00bff6c4 	movi	r2,-37
811153a0:	1108703a 	and	r4,r2,r4
811153a4:	80000115 	stw	zero,4(r16)
811153a8:	80c00015 	stw	r3,0(r16)
811153ac:	003fd506 	br	81115304 <__reset+0xfb0f5304>
811153b0:	00800244 	movi	r2,9
811153b4:	88800015 	stw	r2,0(r17)
811153b8:	20801014 	ori	r2,r4,64
811153bc:	8080030d 	sth	r2,12(r16)
811153c0:	00bfffc4 	movi	r2,-1
811153c4:	003fc506 	br	811152dc <__reset+0xfb0f52dc>

811153c8 <_close_r>:
811153c8:	defffd04 	addi	sp,sp,-12
811153cc:	dc000015 	stw	r16,0(sp)
811153d0:	042044f4 	movhi	r16,33043
811153d4:	dc400115 	stw	r17,4(sp)
811153d8:	84203f04 	addi	r16,r16,-32516
811153dc:	2023883a 	mov	r17,r4
811153e0:	2809883a 	mov	r4,r5
811153e4:	dfc00215 	stw	ra,8(sp)
811153e8:	80000015 	stw	zero,0(r16)
811153ec:	111f7a00 	call	8111f7a0 <close>
811153f0:	00ffffc4 	movi	r3,-1
811153f4:	10c00526 	beq	r2,r3,8111540c <_close_r+0x44>
811153f8:	dfc00217 	ldw	ra,8(sp)
811153fc:	dc400117 	ldw	r17,4(sp)
81115400:	dc000017 	ldw	r16,0(sp)
81115404:	dec00304 	addi	sp,sp,12
81115408:	f800283a 	ret
8111540c:	80c00017 	ldw	r3,0(r16)
81115410:	183ff926 	beq	r3,zero,811153f8 <__reset+0xfb0f53f8>
81115414:	88c00015 	stw	r3,0(r17)
81115418:	003ff706 	br	811153f8 <__reset+0xfb0f53f8>

8111541c <quorem>:
8111541c:	defff704 	addi	sp,sp,-36
81115420:	dc800215 	stw	r18,8(sp)
81115424:	20800417 	ldw	r2,16(r4)
81115428:	2c800417 	ldw	r18,16(r5)
8111542c:	dfc00815 	stw	ra,32(sp)
81115430:	ddc00715 	stw	r23,28(sp)
81115434:	dd800615 	stw	r22,24(sp)
81115438:	dd400515 	stw	r21,20(sp)
8111543c:	dd000415 	stw	r20,16(sp)
81115440:	dcc00315 	stw	r19,12(sp)
81115444:	dc400115 	stw	r17,4(sp)
81115448:	dc000015 	stw	r16,0(sp)
8111544c:	14807116 	blt	r2,r18,81115614 <quorem+0x1f8>
81115450:	94bfffc4 	addi	r18,r18,-1
81115454:	94ad883a 	add	r22,r18,r18
81115458:	b5ad883a 	add	r22,r22,r22
8111545c:	2c400504 	addi	r17,r5,20
81115460:	8da9883a 	add	r20,r17,r22
81115464:	25400504 	addi	r21,r4,20
81115468:	282f883a 	mov	r23,r5
8111546c:	adad883a 	add	r22,r21,r22
81115470:	a1400017 	ldw	r5,0(r20)
81115474:	2021883a 	mov	r16,r4
81115478:	b1000017 	ldw	r4,0(r22)
8111547c:	29400044 	addi	r5,r5,1
81115480:	111d6940 	call	8111d694 <__udivsi3>
81115484:	1027883a 	mov	r19,r2
81115488:	10002c26 	beq	r2,zero,8111553c <quorem+0x120>
8111548c:	a813883a 	mov	r9,r21
81115490:	880b883a 	mov	r5,r17
81115494:	0009883a 	mov	r4,zero
81115498:	000d883a 	mov	r6,zero
8111549c:	2a000017 	ldw	r8,0(r5)
811154a0:	49c00017 	ldw	r7,0(r9)
811154a4:	29400104 	addi	r5,r5,4
811154a8:	40bfffcc 	andi	r2,r8,65535
811154ac:	14c5383a 	mul	r2,r2,r19
811154b0:	4010d43a 	srli	r8,r8,16
811154b4:	38ffffcc 	andi	r3,r7,65535
811154b8:	1105883a 	add	r2,r2,r4
811154bc:	1008d43a 	srli	r4,r2,16
811154c0:	44d1383a 	mul	r8,r8,r19
811154c4:	198d883a 	add	r6,r3,r6
811154c8:	10ffffcc 	andi	r3,r2,65535
811154cc:	30c7c83a 	sub	r3,r6,r3
811154d0:	380ed43a 	srli	r7,r7,16
811154d4:	4105883a 	add	r2,r8,r4
811154d8:	180dd43a 	srai	r6,r3,16
811154dc:	113fffcc 	andi	r4,r2,65535
811154e0:	390fc83a 	sub	r7,r7,r4
811154e4:	398d883a 	add	r6,r7,r6
811154e8:	300e943a 	slli	r7,r6,16
811154ec:	18ffffcc 	andi	r3,r3,65535
811154f0:	1008d43a 	srli	r4,r2,16
811154f4:	38ceb03a 	or	r7,r7,r3
811154f8:	49c00015 	stw	r7,0(r9)
811154fc:	300dd43a 	srai	r6,r6,16
81115500:	4a400104 	addi	r9,r9,4
81115504:	a17fe52e 	bgeu	r20,r5,8111549c <__reset+0xfb0f549c>
81115508:	b0800017 	ldw	r2,0(r22)
8111550c:	10000b1e 	bne	r2,zero,8111553c <quorem+0x120>
81115510:	b0bfff04 	addi	r2,r22,-4
81115514:	a880082e 	bgeu	r21,r2,81115538 <quorem+0x11c>
81115518:	b0ffff17 	ldw	r3,-4(r22)
8111551c:	18000326 	beq	r3,zero,8111552c <quorem+0x110>
81115520:	00000506 	br	81115538 <quorem+0x11c>
81115524:	10c00017 	ldw	r3,0(r2)
81115528:	1800031e 	bne	r3,zero,81115538 <quorem+0x11c>
8111552c:	10bfff04 	addi	r2,r2,-4
81115530:	94bfffc4 	addi	r18,r18,-1
81115534:	a8bffb36 	bltu	r21,r2,81115524 <__reset+0xfb0f5524>
81115538:	84800415 	stw	r18,16(r16)
8111553c:	b80b883a 	mov	r5,r23
81115540:	8009883a 	mov	r4,r16
81115544:	1118aa80 	call	81118aa8 <__mcmp>
81115548:	10002616 	blt	r2,zero,811155e4 <quorem+0x1c8>
8111554c:	9cc00044 	addi	r19,r19,1
81115550:	a805883a 	mov	r2,r21
81115554:	000b883a 	mov	r5,zero
81115558:	11000017 	ldw	r4,0(r2)
8111555c:	89800017 	ldw	r6,0(r17)
81115560:	10800104 	addi	r2,r2,4
81115564:	20ffffcc 	andi	r3,r4,65535
81115568:	194b883a 	add	r5,r3,r5
8111556c:	30ffffcc 	andi	r3,r6,65535
81115570:	28c7c83a 	sub	r3,r5,r3
81115574:	300cd43a 	srli	r6,r6,16
81115578:	2008d43a 	srli	r4,r4,16
8111557c:	180bd43a 	srai	r5,r3,16
81115580:	18ffffcc 	andi	r3,r3,65535
81115584:	2189c83a 	sub	r4,r4,r6
81115588:	2149883a 	add	r4,r4,r5
8111558c:	200c943a 	slli	r6,r4,16
81115590:	8c400104 	addi	r17,r17,4
81115594:	200bd43a 	srai	r5,r4,16
81115598:	30c6b03a 	or	r3,r6,r3
8111559c:	10ffff15 	stw	r3,-4(r2)
811155a0:	a47fed2e 	bgeu	r20,r17,81115558 <__reset+0xfb0f5558>
811155a4:	9485883a 	add	r2,r18,r18
811155a8:	1085883a 	add	r2,r2,r2
811155ac:	a887883a 	add	r3,r21,r2
811155b0:	18800017 	ldw	r2,0(r3)
811155b4:	10000b1e 	bne	r2,zero,811155e4 <quorem+0x1c8>
811155b8:	18bfff04 	addi	r2,r3,-4
811155bc:	a880082e 	bgeu	r21,r2,811155e0 <quorem+0x1c4>
811155c0:	18ffff17 	ldw	r3,-4(r3)
811155c4:	18000326 	beq	r3,zero,811155d4 <quorem+0x1b8>
811155c8:	00000506 	br	811155e0 <quorem+0x1c4>
811155cc:	10c00017 	ldw	r3,0(r2)
811155d0:	1800031e 	bne	r3,zero,811155e0 <quorem+0x1c4>
811155d4:	10bfff04 	addi	r2,r2,-4
811155d8:	94bfffc4 	addi	r18,r18,-1
811155dc:	a8bffb36 	bltu	r21,r2,811155cc <__reset+0xfb0f55cc>
811155e0:	84800415 	stw	r18,16(r16)
811155e4:	9805883a 	mov	r2,r19
811155e8:	dfc00817 	ldw	ra,32(sp)
811155ec:	ddc00717 	ldw	r23,28(sp)
811155f0:	dd800617 	ldw	r22,24(sp)
811155f4:	dd400517 	ldw	r21,20(sp)
811155f8:	dd000417 	ldw	r20,16(sp)
811155fc:	dcc00317 	ldw	r19,12(sp)
81115600:	dc800217 	ldw	r18,8(sp)
81115604:	dc400117 	ldw	r17,4(sp)
81115608:	dc000017 	ldw	r16,0(sp)
8111560c:	dec00904 	addi	sp,sp,36
81115610:	f800283a 	ret
81115614:	0005883a 	mov	r2,zero
81115618:	003ff306 	br	811155e8 <__reset+0xfb0f55e8>

8111561c <_dtoa_r>:
8111561c:	20801017 	ldw	r2,64(r4)
81115620:	deffde04 	addi	sp,sp,-136
81115624:	df002015 	stw	fp,128(sp)
81115628:	dcc01b15 	stw	r19,108(sp)
8111562c:	dc801a15 	stw	r18,104(sp)
81115630:	dc401915 	stw	r17,100(sp)
81115634:	dc001815 	stw	r16,96(sp)
81115638:	dfc02115 	stw	ra,132(sp)
8111563c:	ddc01f15 	stw	r23,124(sp)
81115640:	dd801e15 	stw	r22,120(sp)
81115644:	dd401d15 	stw	r21,116(sp)
81115648:	dd001c15 	stw	r20,112(sp)
8111564c:	d9c00315 	stw	r7,12(sp)
81115650:	2039883a 	mov	fp,r4
81115654:	3023883a 	mov	r17,r6
81115658:	2825883a 	mov	r18,r5
8111565c:	dc002417 	ldw	r16,144(sp)
81115660:	3027883a 	mov	r19,r6
81115664:	10000826 	beq	r2,zero,81115688 <_dtoa_r+0x6c>
81115668:	21801117 	ldw	r6,68(r4)
8111566c:	00c00044 	movi	r3,1
81115670:	100b883a 	mov	r5,r2
81115674:	1986983a 	sll	r3,r3,r6
81115678:	11800115 	stw	r6,4(r2)
8111567c:	10c00215 	stw	r3,8(r2)
81115680:	11182880 	call	81118288 <_Bfree>
81115684:	e0001015 	stw	zero,64(fp)
81115688:	88002e16 	blt	r17,zero,81115744 <_dtoa_r+0x128>
8111568c:	80000015 	stw	zero,0(r16)
81115690:	889ffc2c 	andhi	r2,r17,32752
81115694:	00dffc34 	movhi	r3,32752
81115698:	10c01c26 	beq	r2,r3,8111570c <_dtoa_r+0xf0>
8111569c:	000d883a 	mov	r6,zero
811156a0:	000f883a 	mov	r7,zero
811156a4:	9009883a 	mov	r4,r18
811156a8:	980b883a 	mov	r5,r19
811156ac:	111e8e40 	call	8111e8e4 <__eqdf2>
811156b0:	10002b1e 	bne	r2,zero,81115760 <_dtoa_r+0x144>
811156b4:	d9c02317 	ldw	r7,140(sp)
811156b8:	00800044 	movi	r2,1
811156bc:	38800015 	stw	r2,0(r7)
811156c0:	d8802517 	ldw	r2,148(sp)
811156c4:	10019e26 	beq	r2,zero,81115d40 <_dtoa_r+0x724>
811156c8:	d8c02517 	ldw	r3,148(sp)
811156cc:	00a044b4 	movhi	r2,33042
811156d0:	1097db44 	addi	r2,r2,24429
811156d4:	18800015 	stw	r2,0(r3)
811156d8:	10bfffc4 	addi	r2,r2,-1
811156dc:	dfc02117 	ldw	ra,132(sp)
811156e0:	df002017 	ldw	fp,128(sp)
811156e4:	ddc01f17 	ldw	r23,124(sp)
811156e8:	dd801e17 	ldw	r22,120(sp)
811156ec:	dd401d17 	ldw	r21,116(sp)
811156f0:	dd001c17 	ldw	r20,112(sp)
811156f4:	dcc01b17 	ldw	r19,108(sp)
811156f8:	dc801a17 	ldw	r18,104(sp)
811156fc:	dc401917 	ldw	r17,100(sp)
81115700:	dc001817 	ldw	r16,96(sp)
81115704:	dec02204 	addi	sp,sp,136
81115708:	f800283a 	ret
8111570c:	d8c02317 	ldw	r3,140(sp)
81115710:	0089c3c4 	movi	r2,9999
81115714:	18800015 	stw	r2,0(r3)
81115718:	90017726 	beq	r18,zero,81115cf8 <_dtoa_r+0x6dc>
8111571c:	00a044b4 	movhi	r2,33042
81115720:	1097ef04 	addi	r2,r2,24508
81115724:	d9002517 	ldw	r4,148(sp)
81115728:	203fec26 	beq	r4,zero,811156dc <__reset+0xfb0f56dc>
8111572c:	10c000c7 	ldb	r3,3(r2)
81115730:	1801781e 	bne	r3,zero,81115d14 <_dtoa_r+0x6f8>
81115734:	10c000c4 	addi	r3,r2,3
81115738:	d9802517 	ldw	r6,148(sp)
8111573c:	30c00015 	stw	r3,0(r6)
81115740:	003fe606 	br	811156dc <__reset+0xfb0f56dc>
81115744:	04e00034 	movhi	r19,32768
81115748:	9cffffc4 	addi	r19,r19,-1
8111574c:	00800044 	movi	r2,1
81115750:	8ce6703a 	and	r19,r17,r19
81115754:	80800015 	stw	r2,0(r16)
81115758:	9823883a 	mov	r17,r19
8111575c:	003fcc06 	br	81115690 <__reset+0xfb0f5690>
81115760:	d8800204 	addi	r2,sp,8
81115764:	d8800015 	stw	r2,0(sp)
81115768:	d9c00104 	addi	r7,sp,4
8111576c:	900b883a 	mov	r5,r18
81115770:	980d883a 	mov	r6,r19
81115774:	e009883a 	mov	r4,fp
81115778:	8820d53a 	srli	r16,r17,20
8111577c:	1118e740 	call	81118e74 <__d2b>
81115780:	d8800915 	stw	r2,36(sp)
81115784:	8001651e 	bne	r16,zero,81115d1c <_dtoa_r+0x700>
81115788:	dd800217 	ldw	r22,8(sp)
8111578c:	dc000117 	ldw	r16,4(sp)
81115790:	00800804 	movi	r2,32
81115794:	b421883a 	add	r16,r22,r16
81115798:	80c10c84 	addi	r3,r16,1074
8111579c:	10c2d10e 	bge	r2,r3,811162e4 <_dtoa_r+0xcc8>
811157a0:	00801004 	movi	r2,64
811157a4:	81010484 	addi	r4,r16,1042
811157a8:	10c7c83a 	sub	r3,r2,r3
811157ac:	9108d83a 	srl	r4,r18,r4
811157b0:	88e2983a 	sll	r17,r17,r3
811157b4:	2448b03a 	or	r4,r4,r17
811157b8:	111f5940 	call	8111f594 <__floatunsidf>
811157bc:	017f8434 	movhi	r5,65040
811157c0:	01800044 	movi	r6,1
811157c4:	1009883a 	mov	r4,r2
811157c8:	194b883a 	add	r5,r3,r5
811157cc:	843fffc4 	addi	r16,r16,-1
811157d0:	d9801115 	stw	r6,68(sp)
811157d4:	000d883a 	mov	r6,zero
811157d8:	01cffe34 	movhi	r7,16376
811157dc:	111eb3c0 	call	8111eb3c <__subdf3>
811157e0:	0198dbf4 	movhi	r6,25455
811157e4:	01cff4f4 	movhi	r7,16339
811157e8:	3190d844 	addi	r6,r6,17249
811157ec:	39e1e9c4 	addi	r7,r7,-30809
811157f0:	1009883a 	mov	r4,r2
811157f4:	180b883a 	mov	r5,r3
811157f8:	110e9a80 	call	8110e9a8 <__muldf3>
811157fc:	01a2d874 	movhi	r6,35681
81115800:	01cff1f4 	movhi	r7,16327
81115804:	31b22cc4 	addi	r6,r6,-14157
81115808:	39e28a04 	addi	r7,r7,-30168
8111580c:	180b883a 	mov	r5,r3
81115810:	1009883a 	mov	r4,r2
81115814:	111d7500 	call	8111d750 <__adddf3>
81115818:	8009883a 	mov	r4,r16
8111581c:	1029883a 	mov	r20,r2
81115820:	1823883a 	mov	r17,r3
81115824:	111f4b80 	call	8111f4b8 <__floatsidf>
81115828:	019427f4 	movhi	r6,20639
8111582c:	01cff4f4 	movhi	r7,16339
81115830:	319e7ec4 	addi	r6,r6,31227
81115834:	39d104c4 	addi	r7,r7,17427
81115838:	1009883a 	mov	r4,r2
8111583c:	180b883a 	mov	r5,r3
81115840:	110e9a80 	call	8110e9a8 <__muldf3>
81115844:	100d883a 	mov	r6,r2
81115848:	180f883a 	mov	r7,r3
8111584c:	a009883a 	mov	r4,r20
81115850:	880b883a 	mov	r5,r17
81115854:	111d7500 	call	8111d750 <__adddf3>
81115858:	1009883a 	mov	r4,r2
8111585c:	180b883a 	mov	r5,r3
81115860:	1029883a 	mov	r20,r2
81115864:	1823883a 	mov	r17,r3
81115868:	111f4380 	call	8111f438 <__fixdfsi>
8111586c:	000d883a 	mov	r6,zero
81115870:	000f883a 	mov	r7,zero
81115874:	a009883a 	mov	r4,r20
81115878:	880b883a 	mov	r5,r17
8111587c:	d8800515 	stw	r2,20(sp)
81115880:	111ea480 	call	8111ea48 <__ledf2>
81115884:	10028716 	blt	r2,zero,811162a4 <_dtoa_r+0xc88>
81115888:	d8c00517 	ldw	r3,20(sp)
8111588c:	00800584 	movi	r2,22
81115890:	10c27536 	bltu	r2,r3,81116268 <_dtoa_r+0xc4c>
81115894:	180490fa 	slli	r2,r3,3
81115898:	00e044b4 	movhi	r3,33042
8111589c:	18d80a04 	addi	r3,r3,24616
811158a0:	1885883a 	add	r2,r3,r2
811158a4:	11000017 	ldw	r4,0(r2)
811158a8:	11400117 	ldw	r5,4(r2)
811158ac:	900d883a 	mov	r6,r18
811158b0:	980f883a 	mov	r7,r19
811158b4:	111e96c0 	call	8111e96c <__gedf2>
811158b8:	00828d0e 	bge	zero,r2,811162f0 <_dtoa_r+0xcd4>
811158bc:	d9000517 	ldw	r4,20(sp)
811158c0:	d8000e15 	stw	zero,56(sp)
811158c4:	213fffc4 	addi	r4,r4,-1
811158c8:	d9000515 	stw	r4,20(sp)
811158cc:	b42dc83a 	sub	r22,r22,r16
811158d0:	b5bfffc4 	addi	r22,r22,-1
811158d4:	b0026f16 	blt	r22,zero,81116294 <_dtoa_r+0xc78>
811158d8:	d8000815 	stw	zero,32(sp)
811158dc:	d9c00517 	ldw	r7,20(sp)
811158e0:	38026416 	blt	r7,zero,81116274 <_dtoa_r+0xc58>
811158e4:	b1ed883a 	add	r22,r22,r7
811158e8:	d9c00d15 	stw	r7,52(sp)
811158ec:	d8000a15 	stw	zero,40(sp)
811158f0:	d9800317 	ldw	r6,12(sp)
811158f4:	00800244 	movi	r2,9
811158f8:	11811436 	bltu	r2,r6,81115d4c <_dtoa_r+0x730>
811158fc:	00800144 	movi	r2,5
81115900:	1184e10e 	bge	r2,r6,81116c88 <_dtoa_r+0x166c>
81115904:	31bfff04 	addi	r6,r6,-4
81115908:	d9800315 	stw	r6,12(sp)
8111590c:	0023883a 	mov	r17,zero
81115910:	d9800317 	ldw	r6,12(sp)
81115914:	008000c4 	movi	r2,3
81115918:	30836726 	beq	r6,r2,811166b8 <_dtoa_r+0x109c>
8111591c:	1183410e 	bge	r2,r6,81116624 <_dtoa_r+0x1008>
81115920:	d9c00317 	ldw	r7,12(sp)
81115924:	00800104 	movi	r2,4
81115928:	38827c26 	beq	r7,r2,8111631c <_dtoa_r+0xd00>
8111592c:	00800144 	movi	r2,5
81115930:	3884c41e 	bne	r7,r2,81116c44 <_dtoa_r+0x1628>
81115934:	00800044 	movi	r2,1
81115938:	d8800b15 	stw	r2,44(sp)
8111593c:	d8c00517 	ldw	r3,20(sp)
81115940:	d9002217 	ldw	r4,136(sp)
81115944:	1907883a 	add	r3,r3,r4
81115948:	19800044 	addi	r6,r3,1
8111594c:	d8c00c15 	stw	r3,48(sp)
81115950:	d9800615 	stw	r6,24(sp)
81115954:	0183a40e 	bge	zero,r6,811167e8 <_dtoa_r+0x11cc>
81115958:	d9800617 	ldw	r6,24(sp)
8111595c:	3021883a 	mov	r16,r6
81115960:	e0001115 	stw	zero,68(fp)
81115964:	008005c4 	movi	r2,23
81115968:	1184c92e 	bgeu	r2,r6,81116c90 <_dtoa_r+0x1674>
8111596c:	00c00044 	movi	r3,1
81115970:	00800104 	movi	r2,4
81115974:	1085883a 	add	r2,r2,r2
81115978:	11000504 	addi	r4,r2,20
8111597c:	180b883a 	mov	r5,r3
81115980:	18c00044 	addi	r3,r3,1
81115984:	313ffb2e 	bgeu	r6,r4,81115974 <__reset+0xfb0f5974>
81115988:	e1401115 	stw	r5,68(fp)
8111598c:	e009883a 	mov	r4,fp
81115990:	11181e00 	call	811181e0 <_Balloc>
81115994:	d8800715 	stw	r2,28(sp)
81115998:	e0801015 	stw	r2,64(fp)
8111599c:	00800384 	movi	r2,14
811159a0:	1400f736 	bltu	r2,r16,81115d80 <_dtoa_r+0x764>
811159a4:	8800f626 	beq	r17,zero,81115d80 <_dtoa_r+0x764>
811159a8:	d9c00517 	ldw	r7,20(sp)
811159ac:	01c39a0e 	bge	zero,r7,81116818 <_dtoa_r+0x11fc>
811159b0:	388003cc 	andi	r2,r7,15
811159b4:	100490fa 	slli	r2,r2,3
811159b8:	382bd13a 	srai	r21,r7,4
811159bc:	00e044b4 	movhi	r3,33042
811159c0:	18d80a04 	addi	r3,r3,24616
811159c4:	1885883a 	add	r2,r3,r2
811159c8:	a8c0040c 	andi	r3,r21,16
811159cc:	12400017 	ldw	r9,0(r2)
811159d0:	12000117 	ldw	r8,4(r2)
811159d4:	18037926 	beq	r3,zero,811167bc <_dtoa_r+0x11a0>
811159d8:	00a044b4 	movhi	r2,33042
811159dc:	10980004 	addi	r2,r2,24576
811159e0:	11800817 	ldw	r6,32(r2)
811159e4:	11c00917 	ldw	r7,36(r2)
811159e8:	9009883a 	mov	r4,r18
811159ec:	980b883a 	mov	r5,r19
811159f0:	da001715 	stw	r8,92(sp)
811159f4:	da401615 	stw	r9,88(sp)
811159f8:	111dffc0 	call	8111dffc <__divdf3>
811159fc:	da001717 	ldw	r8,92(sp)
81115a00:	da401617 	ldw	r9,88(sp)
81115a04:	ad4003cc 	andi	r21,r21,15
81115a08:	040000c4 	movi	r16,3
81115a0c:	1023883a 	mov	r17,r2
81115a10:	1829883a 	mov	r20,r3
81115a14:	a8001126 	beq	r21,zero,81115a5c <_dtoa_r+0x440>
81115a18:	05e044b4 	movhi	r23,33042
81115a1c:	bdd80004 	addi	r23,r23,24576
81115a20:	4805883a 	mov	r2,r9
81115a24:	4007883a 	mov	r3,r8
81115a28:	a980004c 	andi	r6,r21,1
81115a2c:	1009883a 	mov	r4,r2
81115a30:	a82bd07a 	srai	r21,r21,1
81115a34:	180b883a 	mov	r5,r3
81115a38:	30000426 	beq	r6,zero,81115a4c <_dtoa_r+0x430>
81115a3c:	b9800017 	ldw	r6,0(r23)
81115a40:	b9c00117 	ldw	r7,4(r23)
81115a44:	84000044 	addi	r16,r16,1
81115a48:	110e9a80 	call	8110e9a8 <__muldf3>
81115a4c:	bdc00204 	addi	r23,r23,8
81115a50:	a83ff51e 	bne	r21,zero,81115a28 <__reset+0xfb0f5a28>
81115a54:	1013883a 	mov	r9,r2
81115a58:	1811883a 	mov	r8,r3
81115a5c:	480d883a 	mov	r6,r9
81115a60:	400f883a 	mov	r7,r8
81115a64:	8809883a 	mov	r4,r17
81115a68:	a00b883a 	mov	r5,r20
81115a6c:	111dffc0 	call	8111dffc <__divdf3>
81115a70:	d8800f15 	stw	r2,60(sp)
81115a74:	d8c01015 	stw	r3,64(sp)
81115a78:	d8c00e17 	ldw	r3,56(sp)
81115a7c:	18000626 	beq	r3,zero,81115a98 <_dtoa_r+0x47c>
81115a80:	d9000f17 	ldw	r4,60(sp)
81115a84:	d9401017 	ldw	r5,64(sp)
81115a88:	000d883a 	mov	r6,zero
81115a8c:	01cffc34 	movhi	r7,16368
81115a90:	111ea480 	call	8111ea48 <__ledf2>
81115a94:	10040b16 	blt	r2,zero,81116ac4 <_dtoa_r+0x14a8>
81115a98:	8009883a 	mov	r4,r16
81115a9c:	111f4b80 	call	8111f4b8 <__floatsidf>
81115aa0:	d9800f17 	ldw	r6,60(sp)
81115aa4:	d9c01017 	ldw	r7,64(sp)
81115aa8:	1009883a 	mov	r4,r2
81115aac:	180b883a 	mov	r5,r3
81115ab0:	110e9a80 	call	8110e9a8 <__muldf3>
81115ab4:	000d883a 	mov	r6,zero
81115ab8:	01d00734 	movhi	r7,16412
81115abc:	1009883a 	mov	r4,r2
81115ac0:	180b883a 	mov	r5,r3
81115ac4:	111d7500 	call	8111d750 <__adddf3>
81115ac8:	1021883a 	mov	r16,r2
81115acc:	d8800617 	ldw	r2,24(sp)
81115ad0:	047f3034 	movhi	r17,64704
81115ad4:	1c63883a 	add	r17,r3,r17
81115ad8:	10031826 	beq	r2,zero,8111673c <_dtoa_r+0x1120>
81115adc:	d8c00517 	ldw	r3,20(sp)
81115ae0:	db000617 	ldw	r12,24(sp)
81115ae4:	d8c01315 	stw	r3,76(sp)
81115ae8:	d9000b17 	ldw	r4,44(sp)
81115aec:	20038f26 	beq	r4,zero,8111692c <_dtoa_r+0x1310>
81115af0:	60bfffc4 	addi	r2,r12,-1
81115af4:	100490fa 	slli	r2,r2,3
81115af8:	00e044b4 	movhi	r3,33042
81115afc:	18d80a04 	addi	r3,r3,24616
81115b00:	1885883a 	add	r2,r3,r2
81115b04:	11800017 	ldw	r6,0(r2)
81115b08:	11c00117 	ldw	r7,4(r2)
81115b0c:	d8800717 	ldw	r2,28(sp)
81115b10:	0009883a 	mov	r4,zero
81115b14:	014ff834 	movhi	r5,16352
81115b18:	db001615 	stw	r12,88(sp)
81115b1c:	15c00044 	addi	r23,r2,1
81115b20:	111dffc0 	call	8111dffc <__divdf3>
81115b24:	800d883a 	mov	r6,r16
81115b28:	880f883a 	mov	r7,r17
81115b2c:	1009883a 	mov	r4,r2
81115b30:	180b883a 	mov	r5,r3
81115b34:	111eb3c0 	call	8111eb3c <__subdf3>
81115b38:	d9401017 	ldw	r5,64(sp)
81115b3c:	d9000f17 	ldw	r4,60(sp)
81115b40:	102b883a 	mov	r21,r2
81115b44:	d8c01215 	stw	r3,72(sp)
81115b48:	111f4380 	call	8111f438 <__fixdfsi>
81115b4c:	1009883a 	mov	r4,r2
81115b50:	1029883a 	mov	r20,r2
81115b54:	111f4b80 	call	8111f4b8 <__floatsidf>
81115b58:	d9000f17 	ldw	r4,60(sp)
81115b5c:	d9401017 	ldw	r5,64(sp)
81115b60:	100d883a 	mov	r6,r2
81115b64:	180f883a 	mov	r7,r3
81115b68:	111eb3c0 	call	8111eb3c <__subdf3>
81115b6c:	1823883a 	mov	r17,r3
81115b70:	d8c00717 	ldw	r3,28(sp)
81115b74:	d9401217 	ldw	r5,72(sp)
81115b78:	a2000c04 	addi	r8,r20,48
81115b7c:	1021883a 	mov	r16,r2
81115b80:	1a000005 	stb	r8,0(r3)
81115b84:	800d883a 	mov	r6,r16
81115b88:	880f883a 	mov	r7,r17
81115b8c:	a809883a 	mov	r4,r21
81115b90:	4029883a 	mov	r20,r8
81115b94:	111e96c0 	call	8111e96c <__gedf2>
81115b98:	00841d16 	blt	zero,r2,81116c10 <_dtoa_r+0x15f4>
81115b9c:	800d883a 	mov	r6,r16
81115ba0:	880f883a 	mov	r7,r17
81115ba4:	0009883a 	mov	r4,zero
81115ba8:	014ffc34 	movhi	r5,16368
81115bac:	111eb3c0 	call	8111eb3c <__subdf3>
81115bb0:	d9401217 	ldw	r5,72(sp)
81115bb4:	100d883a 	mov	r6,r2
81115bb8:	180f883a 	mov	r7,r3
81115bbc:	a809883a 	mov	r4,r21
81115bc0:	111e96c0 	call	8111e96c <__gedf2>
81115bc4:	db001617 	ldw	r12,88(sp)
81115bc8:	00840e16 	blt	zero,r2,81116c04 <_dtoa_r+0x15e8>
81115bcc:	00800044 	movi	r2,1
81115bd0:	13006b0e 	bge	r2,r12,81115d80 <_dtoa_r+0x764>
81115bd4:	d9000717 	ldw	r4,28(sp)
81115bd8:	dd800f15 	stw	r22,60(sp)
81115bdc:	dcc01015 	stw	r19,64(sp)
81115be0:	2319883a 	add	r12,r4,r12
81115be4:	dcc01217 	ldw	r19,72(sp)
81115be8:	602d883a 	mov	r22,r12
81115bec:	dc801215 	stw	r18,72(sp)
81115bf0:	b825883a 	mov	r18,r23
81115bf4:	00000906 	br	81115c1c <_dtoa_r+0x600>
81115bf8:	111eb3c0 	call	8111eb3c <__subdf3>
81115bfc:	a80d883a 	mov	r6,r21
81115c00:	980f883a 	mov	r7,r19
81115c04:	1009883a 	mov	r4,r2
81115c08:	180b883a 	mov	r5,r3
81115c0c:	111ea480 	call	8111ea48 <__ledf2>
81115c10:	1003e816 	blt	r2,zero,81116bb4 <_dtoa_r+0x1598>
81115c14:	b825883a 	mov	r18,r23
81115c18:	bd83e926 	beq	r23,r22,81116bc0 <_dtoa_r+0x15a4>
81115c1c:	a809883a 	mov	r4,r21
81115c20:	980b883a 	mov	r5,r19
81115c24:	000d883a 	mov	r6,zero
81115c28:	01d00934 	movhi	r7,16420
81115c2c:	110e9a80 	call	8110e9a8 <__muldf3>
81115c30:	000d883a 	mov	r6,zero
81115c34:	01d00934 	movhi	r7,16420
81115c38:	8009883a 	mov	r4,r16
81115c3c:	880b883a 	mov	r5,r17
81115c40:	102b883a 	mov	r21,r2
81115c44:	1827883a 	mov	r19,r3
81115c48:	110e9a80 	call	8110e9a8 <__muldf3>
81115c4c:	180b883a 	mov	r5,r3
81115c50:	1009883a 	mov	r4,r2
81115c54:	1821883a 	mov	r16,r3
81115c58:	1023883a 	mov	r17,r2
81115c5c:	111f4380 	call	8111f438 <__fixdfsi>
81115c60:	1009883a 	mov	r4,r2
81115c64:	1029883a 	mov	r20,r2
81115c68:	111f4b80 	call	8111f4b8 <__floatsidf>
81115c6c:	8809883a 	mov	r4,r17
81115c70:	800b883a 	mov	r5,r16
81115c74:	100d883a 	mov	r6,r2
81115c78:	180f883a 	mov	r7,r3
81115c7c:	111eb3c0 	call	8111eb3c <__subdf3>
81115c80:	a5000c04 	addi	r20,r20,48
81115c84:	a80d883a 	mov	r6,r21
81115c88:	980f883a 	mov	r7,r19
81115c8c:	1009883a 	mov	r4,r2
81115c90:	180b883a 	mov	r5,r3
81115c94:	95000005 	stb	r20,0(r18)
81115c98:	1021883a 	mov	r16,r2
81115c9c:	1823883a 	mov	r17,r3
81115ca0:	111ea480 	call	8111ea48 <__ledf2>
81115ca4:	bdc00044 	addi	r23,r23,1
81115ca8:	800d883a 	mov	r6,r16
81115cac:	880f883a 	mov	r7,r17
81115cb0:	0009883a 	mov	r4,zero
81115cb4:	014ffc34 	movhi	r5,16368
81115cb8:	103fcf0e 	bge	r2,zero,81115bf8 <__reset+0xfb0f5bf8>
81115cbc:	d8c01317 	ldw	r3,76(sp)
81115cc0:	d8c00515 	stw	r3,20(sp)
81115cc4:	d9400917 	ldw	r5,36(sp)
81115cc8:	e009883a 	mov	r4,fp
81115ccc:	11182880 	call	81118288 <_Bfree>
81115cd0:	d9000517 	ldw	r4,20(sp)
81115cd4:	d9802317 	ldw	r6,140(sp)
81115cd8:	d9c02517 	ldw	r7,148(sp)
81115cdc:	b8000005 	stb	zero,0(r23)
81115ce0:	20800044 	addi	r2,r4,1
81115ce4:	30800015 	stw	r2,0(r6)
81115ce8:	3802aa26 	beq	r7,zero,81116794 <_dtoa_r+0x1178>
81115cec:	3dc00015 	stw	r23,0(r7)
81115cf0:	d8800717 	ldw	r2,28(sp)
81115cf4:	003e7906 	br	811156dc <__reset+0xfb0f56dc>
81115cf8:	00800434 	movhi	r2,16
81115cfc:	10bfffc4 	addi	r2,r2,-1
81115d00:	88a2703a 	and	r17,r17,r2
81115d04:	883e851e 	bne	r17,zero,8111571c <__reset+0xfb0f571c>
81115d08:	00a044b4 	movhi	r2,33042
81115d0c:	1097ec04 	addi	r2,r2,24496
81115d10:	003e8406 	br	81115724 <__reset+0xfb0f5724>
81115d14:	10c00204 	addi	r3,r2,8
81115d18:	003e8706 	br	81115738 <__reset+0xfb0f5738>
81115d1c:	01400434 	movhi	r5,16
81115d20:	297fffc4 	addi	r5,r5,-1
81115d24:	994a703a 	and	r5,r19,r5
81115d28:	9009883a 	mov	r4,r18
81115d2c:	843f0044 	addi	r16,r16,-1023
81115d30:	294ffc34 	orhi	r5,r5,16368
81115d34:	dd800217 	ldw	r22,8(sp)
81115d38:	d8001115 	stw	zero,68(sp)
81115d3c:	003ea506 	br	811157d4 <__reset+0xfb0f57d4>
81115d40:	00a044b4 	movhi	r2,33042
81115d44:	1097db04 	addi	r2,r2,24428
81115d48:	003e6406 	br	811156dc <__reset+0xfb0f56dc>
81115d4c:	e0001115 	stw	zero,68(fp)
81115d50:	000b883a 	mov	r5,zero
81115d54:	e009883a 	mov	r4,fp
81115d58:	11181e00 	call	811181e0 <_Balloc>
81115d5c:	01bfffc4 	movi	r6,-1
81115d60:	01c00044 	movi	r7,1
81115d64:	d8800715 	stw	r2,28(sp)
81115d68:	d9800c15 	stw	r6,48(sp)
81115d6c:	e0801015 	stw	r2,64(fp)
81115d70:	d8000315 	stw	zero,12(sp)
81115d74:	d9c00b15 	stw	r7,44(sp)
81115d78:	d9800615 	stw	r6,24(sp)
81115d7c:	d8002215 	stw	zero,136(sp)
81115d80:	d8800117 	ldw	r2,4(sp)
81115d84:	10008916 	blt	r2,zero,81115fac <_dtoa_r+0x990>
81115d88:	d9000517 	ldw	r4,20(sp)
81115d8c:	00c00384 	movi	r3,14
81115d90:	19008616 	blt	r3,r4,81115fac <_dtoa_r+0x990>
81115d94:	200490fa 	slli	r2,r4,3
81115d98:	00e044b4 	movhi	r3,33042
81115d9c:	d9802217 	ldw	r6,136(sp)
81115da0:	18d80a04 	addi	r3,r3,24616
81115da4:	1885883a 	add	r2,r3,r2
81115da8:	14000017 	ldw	r16,0(r2)
81115dac:	14400117 	ldw	r17,4(r2)
81115db0:	30016316 	blt	r6,zero,81116340 <_dtoa_r+0xd24>
81115db4:	800d883a 	mov	r6,r16
81115db8:	880f883a 	mov	r7,r17
81115dbc:	9009883a 	mov	r4,r18
81115dc0:	980b883a 	mov	r5,r19
81115dc4:	111dffc0 	call	8111dffc <__divdf3>
81115dc8:	180b883a 	mov	r5,r3
81115dcc:	1009883a 	mov	r4,r2
81115dd0:	111f4380 	call	8111f438 <__fixdfsi>
81115dd4:	1009883a 	mov	r4,r2
81115dd8:	102b883a 	mov	r21,r2
81115ddc:	111f4b80 	call	8111f4b8 <__floatsidf>
81115de0:	800d883a 	mov	r6,r16
81115de4:	880f883a 	mov	r7,r17
81115de8:	1009883a 	mov	r4,r2
81115dec:	180b883a 	mov	r5,r3
81115df0:	110e9a80 	call	8110e9a8 <__muldf3>
81115df4:	100d883a 	mov	r6,r2
81115df8:	180f883a 	mov	r7,r3
81115dfc:	9009883a 	mov	r4,r18
81115e00:	980b883a 	mov	r5,r19
81115e04:	111eb3c0 	call	8111eb3c <__subdf3>
81115e08:	d9c00717 	ldw	r7,28(sp)
81115e0c:	1009883a 	mov	r4,r2
81115e10:	a8800c04 	addi	r2,r21,48
81115e14:	38800005 	stb	r2,0(r7)
81115e18:	3dc00044 	addi	r23,r7,1
81115e1c:	d9c00617 	ldw	r7,24(sp)
81115e20:	01800044 	movi	r6,1
81115e24:	180b883a 	mov	r5,r3
81115e28:	2005883a 	mov	r2,r4
81115e2c:	39803826 	beq	r7,r6,81115f10 <_dtoa_r+0x8f4>
81115e30:	000d883a 	mov	r6,zero
81115e34:	01d00934 	movhi	r7,16420
81115e38:	110e9a80 	call	8110e9a8 <__muldf3>
81115e3c:	000d883a 	mov	r6,zero
81115e40:	000f883a 	mov	r7,zero
81115e44:	1009883a 	mov	r4,r2
81115e48:	180b883a 	mov	r5,r3
81115e4c:	1025883a 	mov	r18,r2
81115e50:	1827883a 	mov	r19,r3
81115e54:	111e8e40 	call	8111e8e4 <__eqdf2>
81115e58:	103f9a26 	beq	r2,zero,81115cc4 <__reset+0xfb0f5cc4>
81115e5c:	d9c00617 	ldw	r7,24(sp)
81115e60:	d8c00717 	ldw	r3,28(sp)
81115e64:	b829883a 	mov	r20,r23
81115e68:	38bfffc4 	addi	r2,r7,-1
81115e6c:	18ad883a 	add	r22,r3,r2
81115e70:	00000a06 	br	81115e9c <_dtoa_r+0x880>
81115e74:	110e9a80 	call	8110e9a8 <__muldf3>
81115e78:	000d883a 	mov	r6,zero
81115e7c:	000f883a 	mov	r7,zero
81115e80:	1009883a 	mov	r4,r2
81115e84:	180b883a 	mov	r5,r3
81115e88:	1025883a 	mov	r18,r2
81115e8c:	1827883a 	mov	r19,r3
81115e90:	b829883a 	mov	r20,r23
81115e94:	111e8e40 	call	8111e8e4 <__eqdf2>
81115e98:	103f8a26 	beq	r2,zero,81115cc4 <__reset+0xfb0f5cc4>
81115e9c:	800d883a 	mov	r6,r16
81115ea0:	880f883a 	mov	r7,r17
81115ea4:	9009883a 	mov	r4,r18
81115ea8:	980b883a 	mov	r5,r19
81115eac:	111dffc0 	call	8111dffc <__divdf3>
81115eb0:	180b883a 	mov	r5,r3
81115eb4:	1009883a 	mov	r4,r2
81115eb8:	111f4380 	call	8111f438 <__fixdfsi>
81115ebc:	1009883a 	mov	r4,r2
81115ec0:	102b883a 	mov	r21,r2
81115ec4:	111f4b80 	call	8111f4b8 <__floatsidf>
81115ec8:	800d883a 	mov	r6,r16
81115ecc:	880f883a 	mov	r7,r17
81115ed0:	1009883a 	mov	r4,r2
81115ed4:	180b883a 	mov	r5,r3
81115ed8:	110e9a80 	call	8110e9a8 <__muldf3>
81115edc:	100d883a 	mov	r6,r2
81115ee0:	180f883a 	mov	r7,r3
81115ee4:	9009883a 	mov	r4,r18
81115ee8:	980b883a 	mov	r5,r19
81115eec:	111eb3c0 	call	8111eb3c <__subdf3>
81115ef0:	aa000c04 	addi	r8,r21,48
81115ef4:	a2000005 	stb	r8,0(r20)
81115ef8:	000d883a 	mov	r6,zero
81115efc:	01d00934 	movhi	r7,16420
81115f00:	1009883a 	mov	r4,r2
81115f04:	180b883a 	mov	r5,r3
81115f08:	a5c00044 	addi	r23,r20,1
81115f0c:	b53fd91e 	bne	r22,r20,81115e74 <__reset+0xfb0f5e74>
81115f10:	100d883a 	mov	r6,r2
81115f14:	180f883a 	mov	r7,r3
81115f18:	1009883a 	mov	r4,r2
81115f1c:	180b883a 	mov	r5,r3
81115f20:	111d7500 	call	8111d750 <__adddf3>
81115f24:	100d883a 	mov	r6,r2
81115f28:	180f883a 	mov	r7,r3
81115f2c:	8009883a 	mov	r4,r16
81115f30:	880b883a 	mov	r5,r17
81115f34:	1027883a 	mov	r19,r2
81115f38:	1825883a 	mov	r18,r3
81115f3c:	111ea480 	call	8111ea48 <__ledf2>
81115f40:	10000816 	blt	r2,zero,81115f64 <_dtoa_r+0x948>
81115f44:	980d883a 	mov	r6,r19
81115f48:	900f883a 	mov	r7,r18
81115f4c:	8009883a 	mov	r4,r16
81115f50:	880b883a 	mov	r5,r17
81115f54:	111e8e40 	call	8111e8e4 <__eqdf2>
81115f58:	103f5a1e 	bne	r2,zero,81115cc4 <__reset+0xfb0f5cc4>
81115f5c:	ad40004c 	andi	r21,r21,1
81115f60:	a83f5826 	beq	r21,zero,81115cc4 <__reset+0xfb0f5cc4>
81115f64:	bd3fffc3 	ldbu	r20,-1(r23)
81115f68:	b8bfffc4 	addi	r2,r23,-1
81115f6c:	1007883a 	mov	r3,r2
81115f70:	01400e44 	movi	r5,57
81115f74:	d9800717 	ldw	r6,28(sp)
81115f78:	00000506 	br	81115f90 <_dtoa_r+0x974>
81115f7c:	18ffffc4 	addi	r3,r3,-1
81115f80:	11824726 	beq	r2,r6,811168a0 <_dtoa_r+0x1284>
81115f84:	1d000003 	ldbu	r20,0(r3)
81115f88:	102f883a 	mov	r23,r2
81115f8c:	10bfffc4 	addi	r2,r2,-1
81115f90:	a1003fcc 	andi	r4,r20,255
81115f94:	2100201c 	xori	r4,r4,128
81115f98:	213fe004 	addi	r4,r4,-128
81115f9c:	217ff726 	beq	r4,r5,81115f7c <__reset+0xfb0f5f7c>
81115fa0:	a2000044 	addi	r8,r20,1
81115fa4:	12000005 	stb	r8,0(r2)
81115fa8:	003f4606 	br	81115cc4 <__reset+0xfb0f5cc4>
81115fac:	d9000b17 	ldw	r4,44(sp)
81115fb0:	2000c826 	beq	r4,zero,811162d4 <_dtoa_r+0xcb8>
81115fb4:	d9800317 	ldw	r6,12(sp)
81115fb8:	00c00044 	movi	r3,1
81115fbc:	1980f90e 	bge	r3,r6,811163a4 <_dtoa_r+0xd88>
81115fc0:	d8800617 	ldw	r2,24(sp)
81115fc4:	d8c00a17 	ldw	r3,40(sp)
81115fc8:	157fffc4 	addi	r21,r2,-1
81115fcc:	1d41f316 	blt	r3,r21,8111679c <_dtoa_r+0x1180>
81115fd0:	1d6bc83a 	sub	r21,r3,r21
81115fd4:	d9c00617 	ldw	r7,24(sp)
81115fd8:	3802aa16 	blt	r7,zero,81116a84 <_dtoa_r+0x1468>
81115fdc:	dd000817 	ldw	r20,32(sp)
81115fe0:	d8800617 	ldw	r2,24(sp)
81115fe4:	d8c00817 	ldw	r3,32(sp)
81115fe8:	01400044 	movi	r5,1
81115fec:	e009883a 	mov	r4,fp
81115ff0:	1887883a 	add	r3,r3,r2
81115ff4:	d8c00815 	stw	r3,32(sp)
81115ff8:	b0ad883a 	add	r22,r22,r2
81115ffc:	11185ec0 	call	811185ec <__i2b>
81116000:	1023883a 	mov	r17,r2
81116004:	a0000826 	beq	r20,zero,81116028 <_dtoa_r+0xa0c>
81116008:	0580070e 	bge	zero,r22,81116028 <_dtoa_r+0xa0c>
8111600c:	a005883a 	mov	r2,r20
81116010:	b500b916 	blt	r22,r20,811162f8 <_dtoa_r+0xcdc>
81116014:	d9000817 	ldw	r4,32(sp)
81116018:	a0a9c83a 	sub	r20,r20,r2
8111601c:	b0adc83a 	sub	r22,r22,r2
81116020:	2089c83a 	sub	r4,r4,r2
81116024:	d9000815 	stw	r4,32(sp)
81116028:	d9800a17 	ldw	r6,40(sp)
8111602c:	0181810e 	bge	zero,r6,81116634 <_dtoa_r+0x1018>
81116030:	d9c00b17 	ldw	r7,44(sp)
81116034:	3800b326 	beq	r7,zero,81116304 <_dtoa_r+0xce8>
81116038:	a800b226 	beq	r21,zero,81116304 <_dtoa_r+0xce8>
8111603c:	880b883a 	mov	r5,r17
81116040:	a80d883a 	mov	r6,r21
81116044:	e009883a 	mov	r4,fp
81116048:	11188200 	call	81118820 <__pow5mult>
8111604c:	d9800917 	ldw	r6,36(sp)
81116050:	100b883a 	mov	r5,r2
81116054:	e009883a 	mov	r4,fp
81116058:	1023883a 	mov	r17,r2
8111605c:	11186280 	call	81118628 <__multiply>
81116060:	1021883a 	mov	r16,r2
81116064:	d8800a17 	ldw	r2,40(sp)
81116068:	d9400917 	ldw	r5,36(sp)
8111606c:	e009883a 	mov	r4,fp
81116070:	1545c83a 	sub	r2,r2,r21
81116074:	d8800a15 	stw	r2,40(sp)
81116078:	11182880 	call	81118288 <_Bfree>
8111607c:	d8c00a17 	ldw	r3,40(sp)
81116080:	18009f1e 	bne	r3,zero,81116300 <_dtoa_r+0xce4>
81116084:	05c00044 	movi	r23,1
81116088:	e009883a 	mov	r4,fp
8111608c:	b80b883a 	mov	r5,r23
81116090:	11185ec0 	call	811185ec <__i2b>
81116094:	d9000d17 	ldw	r4,52(sp)
81116098:	102b883a 	mov	r21,r2
8111609c:	2000ce26 	beq	r4,zero,811163d8 <_dtoa_r+0xdbc>
811160a0:	200d883a 	mov	r6,r4
811160a4:	100b883a 	mov	r5,r2
811160a8:	e009883a 	mov	r4,fp
811160ac:	11188200 	call	81118820 <__pow5mult>
811160b0:	d9800317 	ldw	r6,12(sp)
811160b4:	102b883a 	mov	r21,r2
811160b8:	b981810e 	bge	r23,r6,811166c0 <_dtoa_r+0x10a4>
811160bc:	0027883a 	mov	r19,zero
811160c0:	a8800417 	ldw	r2,16(r21)
811160c4:	05c00804 	movi	r23,32
811160c8:	10800104 	addi	r2,r2,4
811160cc:	1085883a 	add	r2,r2,r2
811160d0:	1085883a 	add	r2,r2,r2
811160d4:	a885883a 	add	r2,r21,r2
811160d8:	11000017 	ldw	r4,0(r2)
811160dc:	11184d40 	call	811184d4 <__hi0bits>
811160e0:	b885c83a 	sub	r2,r23,r2
811160e4:	1585883a 	add	r2,r2,r22
811160e8:	108007cc 	andi	r2,r2,31
811160ec:	1000b326 	beq	r2,zero,811163bc <_dtoa_r+0xda0>
811160f0:	00c00804 	movi	r3,32
811160f4:	1887c83a 	sub	r3,r3,r2
811160f8:	01000104 	movi	r4,4
811160fc:	20c2cd0e 	bge	r4,r3,81116c34 <_dtoa_r+0x1618>
81116100:	00c00704 	movi	r3,28
81116104:	1885c83a 	sub	r2,r3,r2
81116108:	d8c00817 	ldw	r3,32(sp)
8111610c:	a0a9883a 	add	r20,r20,r2
81116110:	b0ad883a 	add	r22,r22,r2
81116114:	1887883a 	add	r3,r3,r2
81116118:	d8c00815 	stw	r3,32(sp)
8111611c:	d9800817 	ldw	r6,32(sp)
81116120:	0180040e 	bge	zero,r6,81116134 <_dtoa_r+0xb18>
81116124:	800b883a 	mov	r5,r16
81116128:	e009883a 	mov	r4,fp
8111612c:	11189600 	call	81118960 <__lshift>
81116130:	1021883a 	mov	r16,r2
81116134:	0580050e 	bge	zero,r22,8111614c <_dtoa_r+0xb30>
81116138:	a80b883a 	mov	r5,r21
8111613c:	b00d883a 	mov	r6,r22
81116140:	e009883a 	mov	r4,fp
81116144:	11189600 	call	81118960 <__lshift>
81116148:	102b883a 	mov	r21,r2
8111614c:	d9c00e17 	ldw	r7,56(sp)
81116150:	3801211e 	bne	r7,zero,811165d8 <_dtoa_r+0xfbc>
81116154:	d9800617 	ldw	r6,24(sp)
81116158:	0181380e 	bge	zero,r6,8111663c <_dtoa_r+0x1020>
8111615c:	d8c00b17 	ldw	r3,44(sp)
81116160:	1800ab1e 	bne	r3,zero,81116410 <_dtoa_r+0xdf4>
81116164:	dc800717 	ldw	r18,28(sp)
81116168:	dcc00617 	ldw	r19,24(sp)
8111616c:	9029883a 	mov	r20,r18
81116170:	00000206 	br	8111617c <_dtoa_r+0xb60>
81116174:	11182b00 	call	811182b0 <__multadd>
81116178:	1021883a 	mov	r16,r2
8111617c:	a80b883a 	mov	r5,r21
81116180:	8009883a 	mov	r4,r16
81116184:	111541c0 	call	8111541c <quorem>
81116188:	10800c04 	addi	r2,r2,48
8111618c:	90800005 	stb	r2,0(r18)
81116190:	94800044 	addi	r18,r18,1
81116194:	9507c83a 	sub	r3,r18,r20
81116198:	000f883a 	mov	r7,zero
8111619c:	01800284 	movi	r6,10
811161a0:	800b883a 	mov	r5,r16
811161a4:	e009883a 	mov	r4,fp
811161a8:	1cfff216 	blt	r3,r19,81116174 <__reset+0xfb0f6174>
811161ac:	1011883a 	mov	r8,r2
811161b0:	d8800617 	ldw	r2,24(sp)
811161b4:	0082370e 	bge	zero,r2,81116a94 <_dtoa_r+0x1478>
811161b8:	d9000717 	ldw	r4,28(sp)
811161bc:	0025883a 	mov	r18,zero
811161c0:	20af883a 	add	r23,r4,r2
811161c4:	01800044 	movi	r6,1
811161c8:	800b883a 	mov	r5,r16
811161cc:	e009883a 	mov	r4,fp
811161d0:	da001715 	stw	r8,92(sp)
811161d4:	11189600 	call	81118960 <__lshift>
811161d8:	a80b883a 	mov	r5,r21
811161dc:	1009883a 	mov	r4,r2
811161e0:	d8800915 	stw	r2,36(sp)
811161e4:	1118aa80 	call	81118aa8 <__mcmp>
811161e8:	da001717 	ldw	r8,92(sp)
811161ec:	0081800e 	bge	zero,r2,811167f0 <_dtoa_r+0x11d4>
811161f0:	b93fffc3 	ldbu	r4,-1(r23)
811161f4:	b8bfffc4 	addi	r2,r23,-1
811161f8:	1007883a 	mov	r3,r2
811161fc:	01800e44 	movi	r6,57
81116200:	d9c00717 	ldw	r7,28(sp)
81116204:	00000506 	br	8111621c <_dtoa_r+0xc00>
81116208:	18ffffc4 	addi	r3,r3,-1
8111620c:	11c12326 	beq	r2,r7,8111669c <_dtoa_r+0x1080>
81116210:	19000003 	ldbu	r4,0(r3)
81116214:	102f883a 	mov	r23,r2
81116218:	10bfffc4 	addi	r2,r2,-1
8111621c:	21403fcc 	andi	r5,r4,255
81116220:	2940201c 	xori	r5,r5,128
81116224:	297fe004 	addi	r5,r5,-128
81116228:	29bff726 	beq	r5,r6,81116208 <__reset+0xfb0f6208>
8111622c:	21000044 	addi	r4,r4,1
81116230:	11000005 	stb	r4,0(r2)
81116234:	a80b883a 	mov	r5,r21
81116238:	e009883a 	mov	r4,fp
8111623c:	11182880 	call	81118288 <_Bfree>
81116240:	883ea026 	beq	r17,zero,81115cc4 <__reset+0xfb0f5cc4>
81116244:	90000426 	beq	r18,zero,81116258 <_dtoa_r+0xc3c>
81116248:	94400326 	beq	r18,r17,81116258 <_dtoa_r+0xc3c>
8111624c:	900b883a 	mov	r5,r18
81116250:	e009883a 	mov	r4,fp
81116254:	11182880 	call	81118288 <_Bfree>
81116258:	880b883a 	mov	r5,r17
8111625c:	e009883a 	mov	r4,fp
81116260:	11182880 	call	81118288 <_Bfree>
81116264:	003e9706 	br	81115cc4 <__reset+0xfb0f5cc4>
81116268:	01800044 	movi	r6,1
8111626c:	d9800e15 	stw	r6,56(sp)
81116270:	003d9606 	br	811158cc <__reset+0xfb0f58cc>
81116274:	d8800817 	ldw	r2,32(sp)
81116278:	d8c00517 	ldw	r3,20(sp)
8111627c:	d8000d15 	stw	zero,52(sp)
81116280:	10c5c83a 	sub	r2,r2,r3
81116284:	00c9c83a 	sub	r4,zero,r3
81116288:	d8800815 	stw	r2,32(sp)
8111628c:	d9000a15 	stw	r4,40(sp)
81116290:	003d9706 	br	811158f0 <__reset+0xfb0f58f0>
81116294:	05adc83a 	sub	r22,zero,r22
81116298:	dd800815 	stw	r22,32(sp)
8111629c:	002d883a 	mov	r22,zero
811162a0:	003d8e06 	br	811158dc <__reset+0xfb0f58dc>
811162a4:	d9000517 	ldw	r4,20(sp)
811162a8:	111f4b80 	call	8111f4b8 <__floatsidf>
811162ac:	100d883a 	mov	r6,r2
811162b0:	180f883a 	mov	r7,r3
811162b4:	a009883a 	mov	r4,r20
811162b8:	880b883a 	mov	r5,r17
811162bc:	111e8e40 	call	8111e8e4 <__eqdf2>
811162c0:	103d7126 	beq	r2,zero,81115888 <__reset+0xfb0f5888>
811162c4:	d9c00517 	ldw	r7,20(sp)
811162c8:	39ffffc4 	addi	r7,r7,-1
811162cc:	d9c00515 	stw	r7,20(sp)
811162d0:	003d6d06 	br	81115888 <__reset+0xfb0f5888>
811162d4:	dd400a17 	ldw	r21,40(sp)
811162d8:	dd000817 	ldw	r20,32(sp)
811162dc:	0023883a 	mov	r17,zero
811162e0:	003f4806 	br	81116004 <__reset+0xfb0f6004>
811162e4:	10e3c83a 	sub	r17,r2,r3
811162e8:	9448983a 	sll	r4,r18,r17
811162ec:	003d3206 	br	811157b8 <__reset+0xfb0f57b8>
811162f0:	d8000e15 	stw	zero,56(sp)
811162f4:	003d7506 	br	811158cc <__reset+0xfb0f58cc>
811162f8:	b005883a 	mov	r2,r22
811162fc:	003f4506 	br	81116014 <__reset+0xfb0f6014>
81116300:	dc000915 	stw	r16,36(sp)
81116304:	d9800a17 	ldw	r6,40(sp)
81116308:	d9400917 	ldw	r5,36(sp)
8111630c:	e009883a 	mov	r4,fp
81116310:	11188200 	call	81118820 <__pow5mult>
81116314:	1021883a 	mov	r16,r2
81116318:	003f5a06 	br	81116084 <__reset+0xfb0f6084>
8111631c:	01c00044 	movi	r7,1
81116320:	d9c00b15 	stw	r7,44(sp)
81116324:	d8802217 	ldw	r2,136(sp)
81116328:	0081280e 	bge	zero,r2,811167cc <_dtoa_r+0x11b0>
8111632c:	100d883a 	mov	r6,r2
81116330:	1021883a 	mov	r16,r2
81116334:	d8800c15 	stw	r2,48(sp)
81116338:	d8800615 	stw	r2,24(sp)
8111633c:	003d8806 	br	81115960 <__reset+0xfb0f5960>
81116340:	d8800617 	ldw	r2,24(sp)
81116344:	00be9b16 	blt	zero,r2,81115db4 <__reset+0xfb0f5db4>
81116348:	10010f1e 	bne	r2,zero,81116788 <_dtoa_r+0x116c>
8111634c:	880b883a 	mov	r5,r17
81116350:	000d883a 	mov	r6,zero
81116354:	01d00534 	movhi	r7,16404
81116358:	8009883a 	mov	r4,r16
8111635c:	110e9a80 	call	8110e9a8 <__muldf3>
81116360:	900d883a 	mov	r6,r18
81116364:	980f883a 	mov	r7,r19
81116368:	1009883a 	mov	r4,r2
8111636c:	180b883a 	mov	r5,r3
81116370:	111e96c0 	call	8111e96c <__gedf2>
81116374:	002b883a 	mov	r21,zero
81116378:	0023883a 	mov	r17,zero
8111637c:	1000bf16 	blt	r2,zero,8111667c <_dtoa_r+0x1060>
81116380:	d9802217 	ldw	r6,136(sp)
81116384:	ddc00717 	ldw	r23,28(sp)
81116388:	018c303a 	nor	r6,zero,r6
8111638c:	d9800515 	stw	r6,20(sp)
81116390:	a80b883a 	mov	r5,r21
81116394:	e009883a 	mov	r4,fp
81116398:	11182880 	call	81118288 <_Bfree>
8111639c:	883e4926 	beq	r17,zero,81115cc4 <__reset+0xfb0f5cc4>
811163a0:	003fad06 	br	81116258 <__reset+0xfb0f6258>
811163a4:	d9c01117 	ldw	r7,68(sp)
811163a8:	3801bc26 	beq	r7,zero,81116a9c <_dtoa_r+0x1480>
811163ac:	10810cc4 	addi	r2,r2,1075
811163b0:	dd400a17 	ldw	r21,40(sp)
811163b4:	dd000817 	ldw	r20,32(sp)
811163b8:	003f0a06 	br	81115fe4 <__reset+0xfb0f5fe4>
811163bc:	00800704 	movi	r2,28
811163c0:	d9000817 	ldw	r4,32(sp)
811163c4:	a0a9883a 	add	r20,r20,r2
811163c8:	b0ad883a 	add	r22,r22,r2
811163cc:	2089883a 	add	r4,r4,r2
811163d0:	d9000815 	stw	r4,32(sp)
811163d4:	003f5106 	br	8111611c <__reset+0xfb0f611c>
811163d8:	d8c00317 	ldw	r3,12(sp)
811163dc:	b8c1fc0e 	bge	r23,r3,81116bd0 <_dtoa_r+0x15b4>
811163e0:	0027883a 	mov	r19,zero
811163e4:	b805883a 	mov	r2,r23
811163e8:	003f3e06 	br	811160e4 <__reset+0xfb0f60e4>
811163ec:	880b883a 	mov	r5,r17
811163f0:	e009883a 	mov	r4,fp
811163f4:	000f883a 	mov	r7,zero
811163f8:	01800284 	movi	r6,10
811163fc:	11182b00 	call	811182b0 <__multadd>
81116400:	d9000c17 	ldw	r4,48(sp)
81116404:	1023883a 	mov	r17,r2
81116408:	0102040e 	bge	zero,r4,81116c1c <_dtoa_r+0x1600>
8111640c:	d9000615 	stw	r4,24(sp)
81116410:	0500050e 	bge	zero,r20,81116428 <_dtoa_r+0xe0c>
81116414:	880b883a 	mov	r5,r17
81116418:	a00d883a 	mov	r6,r20
8111641c:	e009883a 	mov	r4,fp
81116420:	11189600 	call	81118960 <__lshift>
81116424:	1023883a 	mov	r17,r2
81116428:	9801241e 	bne	r19,zero,811168bc <_dtoa_r+0x12a0>
8111642c:	8829883a 	mov	r20,r17
81116430:	d9000617 	ldw	r4,24(sp)
81116434:	dcc00717 	ldw	r19,28(sp)
81116438:	9480004c 	andi	r18,r18,1
8111643c:	20bfffc4 	addi	r2,r4,-1
81116440:	9885883a 	add	r2,r19,r2
81116444:	d8800415 	stw	r2,16(sp)
81116448:	dc800615 	stw	r18,24(sp)
8111644c:	a80b883a 	mov	r5,r21
81116450:	8009883a 	mov	r4,r16
81116454:	111541c0 	call	8111541c <quorem>
81116458:	880b883a 	mov	r5,r17
8111645c:	8009883a 	mov	r4,r16
81116460:	102f883a 	mov	r23,r2
81116464:	1118aa80 	call	81118aa8 <__mcmp>
81116468:	a80b883a 	mov	r5,r21
8111646c:	a00d883a 	mov	r6,r20
81116470:	e009883a 	mov	r4,fp
81116474:	102d883a 	mov	r22,r2
81116478:	1118b080 	call	81118b08 <__mdiff>
8111647c:	1007883a 	mov	r3,r2
81116480:	10800317 	ldw	r2,12(r2)
81116484:	bc800c04 	addi	r18,r23,48
81116488:	180b883a 	mov	r5,r3
8111648c:	10004e1e 	bne	r2,zero,811165c8 <_dtoa_r+0xfac>
81116490:	8009883a 	mov	r4,r16
81116494:	d8c01615 	stw	r3,88(sp)
81116498:	1118aa80 	call	81118aa8 <__mcmp>
8111649c:	d8c01617 	ldw	r3,88(sp)
811164a0:	e009883a 	mov	r4,fp
811164a4:	d8801615 	stw	r2,88(sp)
811164a8:	180b883a 	mov	r5,r3
811164ac:	11182880 	call	81118288 <_Bfree>
811164b0:	d8801617 	ldw	r2,88(sp)
811164b4:	1000041e 	bne	r2,zero,811164c8 <_dtoa_r+0xeac>
811164b8:	d9800317 	ldw	r6,12(sp)
811164bc:	3000021e 	bne	r6,zero,811164c8 <_dtoa_r+0xeac>
811164c0:	d8c00617 	ldw	r3,24(sp)
811164c4:	18003726 	beq	r3,zero,811165a4 <_dtoa_r+0xf88>
811164c8:	b0002016 	blt	r22,zero,8111654c <_dtoa_r+0xf30>
811164cc:	b000041e 	bne	r22,zero,811164e0 <_dtoa_r+0xec4>
811164d0:	d9000317 	ldw	r4,12(sp)
811164d4:	2000021e 	bne	r4,zero,811164e0 <_dtoa_r+0xec4>
811164d8:	d8c00617 	ldw	r3,24(sp)
811164dc:	18001b26 	beq	r3,zero,8111654c <_dtoa_r+0xf30>
811164e0:	00810716 	blt	zero,r2,81116900 <_dtoa_r+0x12e4>
811164e4:	d8c00417 	ldw	r3,16(sp)
811164e8:	9d800044 	addi	r22,r19,1
811164ec:	9c800005 	stb	r18,0(r19)
811164f0:	b02f883a 	mov	r23,r22
811164f4:	98c10626 	beq	r19,r3,81116910 <_dtoa_r+0x12f4>
811164f8:	800b883a 	mov	r5,r16
811164fc:	000f883a 	mov	r7,zero
81116500:	01800284 	movi	r6,10
81116504:	e009883a 	mov	r4,fp
81116508:	11182b00 	call	811182b0 <__multadd>
8111650c:	1021883a 	mov	r16,r2
81116510:	000f883a 	mov	r7,zero
81116514:	01800284 	movi	r6,10
81116518:	880b883a 	mov	r5,r17
8111651c:	e009883a 	mov	r4,fp
81116520:	8d002526 	beq	r17,r20,811165b8 <_dtoa_r+0xf9c>
81116524:	11182b00 	call	811182b0 <__multadd>
81116528:	a00b883a 	mov	r5,r20
8111652c:	000f883a 	mov	r7,zero
81116530:	01800284 	movi	r6,10
81116534:	e009883a 	mov	r4,fp
81116538:	1023883a 	mov	r17,r2
8111653c:	11182b00 	call	811182b0 <__multadd>
81116540:	1029883a 	mov	r20,r2
81116544:	b027883a 	mov	r19,r22
81116548:	003fc006 	br	8111644c <__reset+0xfb0f644c>
8111654c:	9011883a 	mov	r8,r18
81116550:	00800e0e 	bge	zero,r2,8111658c <_dtoa_r+0xf70>
81116554:	800b883a 	mov	r5,r16
81116558:	01800044 	movi	r6,1
8111655c:	e009883a 	mov	r4,fp
81116560:	da001715 	stw	r8,92(sp)
81116564:	11189600 	call	81118960 <__lshift>
81116568:	a80b883a 	mov	r5,r21
8111656c:	1009883a 	mov	r4,r2
81116570:	1021883a 	mov	r16,r2
81116574:	1118aa80 	call	81118aa8 <__mcmp>
81116578:	da001717 	ldw	r8,92(sp)
8111657c:	0081960e 	bge	zero,r2,81116bd8 <_dtoa_r+0x15bc>
81116580:	00800e44 	movi	r2,57
81116584:	40817026 	beq	r8,r2,81116b48 <_dtoa_r+0x152c>
81116588:	ba000c44 	addi	r8,r23,49
8111658c:	8825883a 	mov	r18,r17
81116590:	9dc00044 	addi	r23,r19,1
81116594:	9a000005 	stb	r8,0(r19)
81116598:	a023883a 	mov	r17,r20
8111659c:	dc000915 	stw	r16,36(sp)
811165a0:	003f2406 	br	81116234 <__reset+0xfb0f6234>
811165a4:	00800e44 	movi	r2,57
811165a8:	9011883a 	mov	r8,r18
811165ac:	90816626 	beq	r18,r2,81116b48 <_dtoa_r+0x152c>
811165b0:	05bff516 	blt	zero,r22,81116588 <__reset+0xfb0f6588>
811165b4:	003ff506 	br	8111658c <__reset+0xfb0f658c>
811165b8:	11182b00 	call	811182b0 <__multadd>
811165bc:	1023883a 	mov	r17,r2
811165c0:	1029883a 	mov	r20,r2
811165c4:	003fdf06 	br	81116544 <__reset+0xfb0f6544>
811165c8:	e009883a 	mov	r4,fp
811165cc:	11182880 	call	81118288 <_Bfree>
811165d0:	00800044 	movi	r2,1
811165d4:	003fbc06 	br	811164c8 <__reset+0xfb0f64c8>
811165d8:	a80b883a 	mov	r5,r21
811165dc:	8009883a 	mov	r4,r16
811165e0:	1118aa80 	call	81118aa8 <__mcmp>
811165e4:	103edb0e 	bge	r2,zero,81116154 <__reset+0xfb0f6154>
811165e8:	800b883a 	mov	r5,r16
811165ec:	000f883a 	mov	r7,zero
811165f0:	01800284 	movi	r6,10
811165f4:	e009883a 	mov	r4,fp
811165f8:	11182b00 	call	811182b0 <__multadd>
811165fc:	1021883a 	mov	r16,r2
81116600:	d8800517 	ldw	r2,20(sp)
81116604:	d8c00b17 	ldw	r3,44(sp)
81116608:	10bfffc4 	addi	r2,r2,-1
8111660c:	d8800515 	stw	r2,20(sp)
81116610:	183f761e 	bne	r3,zero,811163ec <__reset+0xfb0f63ec>
81116614:	d9000c17 	ldw	r4,48(sp)
81116618:	0101730e 	bge	zero,r4,81116be8 <_dtoa_r+0x15cc>
8111661c:	d9000615 	stw	r4,24(sp)
81116620:	003ed006 	br	81116164 <__reset+0xfb0f6164>
81116624:	00800084 	movi	r2,2
81116628:	3081861e 	bne	r6,r2,81116c44 <_dtoa_r+0x1628>
8111662c:	d8000b15 	stw	zero,44(sp)
81116630:	003f3c06 	br	81116324 <__reset+0xfb0f6324>
81116634:	dc000917 	ldw	r16,36(sp)
81116638:	003e9206 	br	81116084 <__reset+0xfb0f6084>
8111663c:	d9c00317 	ldw	r7,12(sp)
81116640:	00800084 	movi	r2,2
81116644:	11fec50e 	bge	r2,r7,8111615c <__reset+0xfb0f615c>
81116648:	d9000617 	ldw	r4,24(sp)
8111664c:	20013c1e 	bne	r4,zero,81116b40 <_dtoa_r+0x1524>
81116650:	a80b883a 	mov	r5,r21
81116654:	000f883a 	mov	r7,zero
81116658:	01800144 	movi	r6,5
8111665c:	e009883a 	mov	r4,fp
81116660:	11182b00 	call	811182b0 <__multadd>
81116664:	100b883a 	mov	r5,r2
81116668:	8009883a 	mov	r4,r16
8111666c:	102b883a 	mov	r21,r2
81116670:	1118aa80 	call	81118aa8 <__mcmp>
81116674:	dc000915 	stw	r16,36(sp)
81116678:	00bf410e 	bge	zero,r2,81116380 <__reset+0xfb0f6380>
8111667c:	d9c00717 	ldw	r7,28(sp)
81116680:	00800c44 	movi	r2,49
81116684:	38800005 	stb	r2,0(r7)
81116688:	d8800517 	ldw	r2,20(sp)
8111668c:	3dc00044 	addi	r23,r7,1
81116690:	10800044 	addi	r2,r2,1
81116694:	d8800515 	stw	r2,20(sp)
81116698:	003f3d06 	br	81116390 <__reset+0xfb0f6390>
8111669c:	d9800517 	ldw	r6,20(sp)
811166a0:	d9c00717 	ldw	r7,28(sp)
811166a4:	00800c44 	movi	r2,49
811166a8:	31800044 	addi	r6,r6,1
811166ac:	d9800515 	stw	r6,20(sp)
811166b0:	38800005 	stb	r2,0(r7)
811166b4:	003edf06 	br	81116234 <__reset+0xfb0f6234>
811166b8:	d8000b15 	stw	zero,44(sp)
811166bc:	003c9f06 	br	8111593c <__reset+0xfb0f593c>
811166c0:	903e7e1e 	bne	r18,zero,811160bc <__reset+0xfb0f60bc>
811166c4:	00800434 	movhi	r2,16
811166c8:	10bfffc4 	addi	r2,r2,-1
811166cc:	9884703a 	and	r2,r19,r2
811166d0:	1000ea1e 	bne	r2,zero,81116a7c <_dtoa_r+0x1460>
811166d4:	9cdffc2c 	andhi	r19,r19,32752
811166d8:	9800e826 	beq	r19,zero,81116a7c <_dtoa_r+0x1460>
811166dc:	d9c00817 	ldw	r7,32(sp)
811166e0:	b5800044 	addi	r22,r22,1
811166e4:	04c00044 	movi	r19,1
811166e8:	39c00044 	addi	r7,r7,1
811166ec:	d9c00815 	stw	r7,32(sp)
811166f0:	d8800d17 	ldw	r2,52(sp)
811166f4:	103e721e 	bne	r2,zero,811160c0 <__reset+0xfb0f60c0>
811166f8:	00800044 	movi	r2,1
811166fc:	003e7906 	br	811160e4 <__reset+0xfb0f60e4>
81116700:	8009883a 	mov	r4,r16
81116704:	111f4b80 	call	8111f4b8 <__floatsidf>
81116708:	d9800f17 	ldw	r6,60(sp)
8111670c:	d9c01017 	ldw	r7,64(sp)
81116710:	1009883a 	mov	r4,r2
81116714:	180b883a 	mov	r5,r3
81116718:	110e9a80 	call	8110e9a8 <__muldf3>
8111671c:	000d883a 	mov	r6,zero
81116720:	01d00734 	movhi	r7,16412
81116724:	1009883a 	mov	r4,r2
81116728:	180b883a 	mov	r5,r3
8111672c:	111d7500 	call	8111d750 <__adddf3>
81116730:	047f3034 	movhi	r17,64704
81116734:	1021883a 	mov	r16,r2
81116738:	1c63883a 	add	r17,r3,r17
8111673c:	d9000f17 	ldw	r4,60(sp)
81116740:	d9401017 	ldw	r5,64(sp)
81116744:	000d883a 	mov	r6,zero
81116748:	01d00534 	movhi	r7,16404
8111674c:	111eb3c0 	call	8111eb3c <__subdf3>
81116750:	800d883a 	mov	r6,r16
81116754:	880f883a 	mov	r7,r17
81116758:	1009883a 	mov	r4,r2
8111675c:	180b883a 	mov	r5,r3
81116760:	102b883a 	mov	r21,r2
81116764:	1829883a 	mov	r20,r3
81116768:	111e96c0 	call	8111e96c <__gedf2>
8111676c:	00806c16 	blt	zero,r2,81116920 <_dtoa_r+0x1304>
81116770:	89e0003c 	xorhi	r7,r17,32768
81116774:	800d883a 	mov	r6,r16
81116778:	a809883a 	mov	r4,r21
8111677c:	a00b883a 	mov	r5,r20
81116780:	111ea480 	call	8111ea48 <__ledf2>
81116784:	103d7e0e 	bge	r2,zero,81115d80 <__reset+0xfb0f5d80>
81116788:	002b883a 	mov	r21,zero
8111678c:	0023883a 	mov	r17,zero
81116790:	003efb06 	br	81116380 <__reset+0xfb0f6380>
81116794:	d8800717 	ldw	r2,28(sp)
81116798:	003bd006 	br	811156dc <__reset+0xfb0f56dc>
8111679c:	d9000a17 	ldw	r4,40(sp)
811167a0:	d9800d17 	ldw	r6,52(sp)
811167a4:	dd400a15 	stw	r21,40(sp)
811167a8:	a905c83a 	sub	r2,r21,r4
811167ac:	308d883a 	add	r6,r6,r2
811167b0:	d9800d15 	stw	r6,52(sp)
811167b4:	002b883a 	mov	r21,zero
811167b8:	003e0606 	br	81115fd4 <__reset+0xfb0f5fd4>
811167bc:	9023883a 	mov	r17,r18
811167c0:	9829883a 	mov	r20,r19
811167c4:	04000084 	movi	r16,2
811167c8:	003c9206 	br	81115a14 <__reset+0xfb0f5a14>
811167cc:	04000044 	movi	r16,1
811167d0:	dc000c15 	stw	r16,48(sp)
811167d4:	dc000615 	stw	r16,24(sp)
811167d8:	dc002215 	stw	r16,136(sp)
811167dc:	e0001115 	stw	zero,68(fp)
811167e0:	000b883a 	mov	r5,zero
811167e4:	003c6906 	br	8111598c <__reset+0xfb0f598c>
811167e8:	3021883a 	mov	r16,r6
811167ec:	003ffb06 	br	811167dc <__reset+0xfb0f67dc>
811167f0:	1000021e 	bne	r2,zero,811167fc <_dtoa_r+0x11e0>
811167f4:	4200004c 	andi	r8,r8,1
811167f8:	403e7d1e 	bne	r8,zero,811161f0 <__reset+0xfb0f61f0>
811167fc:	01000c04 	movi	r4,48
81116800:	00000106 	br	81116808 <_dtoa_r+0x11ec>
81116804:	102f883a 	mov	r23,r2
81116808:	b8bfffc4 	addi	r2,r23,-1
8111680c:	10c00007 	ldb	r3,0(r2)
81116810:	193ffc26 	beq	r3,r4,81116804 <__reset+0xfb0f6804>
81116814:	003e8706 	br	81116234 <__reset+0xfb0f6234>
81116818:	d8800517 	ldw	r2,20(sp)
8111681c:	00a3c83a 	sub	r17,zero,r2
81116820:	8800a426 	beq	r17,zero,81116ab4 <_dtoa_r+0x1498>
81116824:	888003cc 	andi	r2,r17,15
81116828:	100490fa 	slli	r2,r2,3
8111682c:	00e044b4 	movhi	r3,33042
81116830:	18d80a04 	addi	r3,r3,24616
81116834:	1885883a 	add	r2,r3,r2
81116838:	11800017 	ldw	r6,0(r2)
8111683c:	11c00117 	ldw	r7,4(r2)
81116840:	9009883a 	mov	r4,r18
81116844:	980b883a 	mov	r5,r19
81116848:	8823d13a 	srai	r17,r17,4
8111684c:	110e9a80 	call	8110e9a8 <__muldf3>
81116850:	d8800f15 	stw	r2,60(sp)
81116854:	d8c01015 	stw	r3,64(sp)
81116858:	8800e826 	beq	r17,zero,81116bfc <_dtoa_r+0x15e0>
8111685c:	052044b4 	movhi	r20,33042
81116860:	a5180004 	addi	r20,r20,24576
81116864:	04000084 	movi	r16,2
81116868:	8980004c 	andi	r6,r17,1
8111686c:	1009883a 	mov	r4,r2
81116870:	8823d07a 	srai	r17,r17,1
81116874:	180b883a 	mov	r5,r3
81116878:	30000426 	beq	r6,zero,8111688c <_dtoa_r+0x1270>
8111687c:	a1800017 	ldw	r6,0(r20)
81116880:	a1c00117 	ldw	r7,4(r20)
81116884:	84000044 	addi	r16,r16,1
81116888:	110e9a80 	call	8110e9a8 <__muldf3>
8111688c:	a5000204 	addi	r20,r20,8
81116890:	883ff51e 	bne	r17,zero,81116868 <__reset+0xfb0f6868>
81116894:	d8800f15 	stw	r2,60(sp)
81116898:	d8c01015 	stw	r3,64(sp)
8111689c:	003c7606 	br	81115a78 <__reset+0xfb0f5a78>
811168a0:	00c00c04 	movi	r3,48
811168a4:	10c00005 	stb	r3,0(r2)
811168a8:	d8c00517 	ldw	r3,20(sp)
811168ac:	bd3fffc3 	ldbu	r20,-1(r23)
811168b0:	18c00044 	addi	r3,r3,1
811168b4:	d8c00515 	stw	r3,20(sp)
811168b8:	003db906 	br	81115fa0 <__reset+0xfb0f5fa0>
811168bc:	89400117 	ldw	r5,4(r17)
811168c0:	e009883a 	mov	r4,fp
811168c4:	11181e00 	call	811181e0 <_Balloc>
811168c8:	89800417 	ldw	r6,16(r17)
811168cc:	89400304 	addi	r5,r17,12
811168d0:	11000304 	addi	r4,r2,12
811168d4:	31800084 	addi	r6,r6,2
811168d8:	318d883a 	add	r6,r6,r6
811168dc:	318d883a 	add	r6,r6,r6
811168e0:	1027883a 	mov	r19,r2
811168e4:	11105d00 	call	811105d0 <memcpy>
811168e8:	01800044 	movi	r6,1
811168ec:	980b883a 	mov	r5,r19
811168f0:	e009883a 	mov	r4,fp
811168f4:	11189600 	call	81118960 <__lshift>
811168f8:	1029883a 	mov	r20,r2
811168fc:	003ecc06 	br	81116430 <__reset+0xfb0f6430>
81116900:	00800e44 	movi	r2,57
81116904:	90809026 	beq	r18,r2,81116b48 <_dtoa_r+0x152c>
81116908:	92000044 	addi	r8,r18,1
8111690c:	003f1f06 	br	8111658c <__reset+0xfb0f658c>
81116910:	9011883a 	mov	r8,r18
81116914:	8825883a 	mov	r18,r17
81116918:	a023883a 	mov	r17,r20
8111691c:	003e2906 	br	811161c4 <__reset+0xfb0f61c4>
81116920:	002b883a 	mov	r21,zero
81116924:	0023883a 	mov	r17,zero
81116928:	003f5406 	br	8111667c <__reset+0xfb0f667c>
8111692c:	61bfffc4 	addi	r6,r12,-1
81116930:	300490fa 	slli	r2,r6,3
81116934:	00e044b4 	movhi	r3,33042
81116938:	18d80a04 	addi	r3,r3,24616
8111693c:	1885883a 	add	r2,r3,r2
81116940:	11000017 	ldw	r4,0(r2)
81116944:	11400117 	ldw	r5,4(r2)
81116948:	d8800717 	ldw	r2,28(sp)
8111694c:	880f883a 	mov	r7,r17
81116950:	d9801215 	stw	r6,72(sp)
81116954:	800d883a 	mov	r6,r16
81116958:	db001615 	stw	r12,88(sp)
8111695c:	15c00044 	addi	r23,r2,1
81116960:	110e9a80 	call	8110e9a8 <__muldf3>
81116964:	d9401017 	ldw	r5,64(sp)
81116968:	d9000f17 	ldw	r4,60(sp)
8111696c:	d8c01515 	stw	r3,84(sp)
81116970:	d8801415 	stw	r2,80(sp)
81116974:	111f4380 	call	8111f438 <__fixdfsi>
81116978:	1009883a 	mov	r4,r2
8111697c:	1021883a 	mov	r16,r2
81116980:	111f4b80 	call	8111f4b8 <__floatsidf>
81116984:	d9000f17 	ldw	r4,60(sp)
81116988:	d9401017 	ldw	r5,64(sp)
8111698c:	100d883a 	mov	r6,r2
81116990:	180f883a 	mov	r7,r3
81116994:	111eb3c0 	call	8111eb3c <__subdf3>
81116998:	1829883a 	mov	r20,r3
8111699c:	d8c00717 	ldw	r3,28(sp)
811169a0:	84000c04 	addi	r16,r16,48
811169a4:	1023883a 	mov	r17,r2
811169a8:	1c000005 	stb	r16,0(r3)
811169ac:	db001617 	ldw	r12,88(sp)
811169b0:	00800044 	movi	r2,1
811169b4:	60802226 	beq	r12,r2,81116a40 <_dtoa_r+0x1424>
811169b8:	d9c00717 	ldw	r7,28(sp)
811169bc:	8805883a 	mov	r2,r17
811169c0:	b82b883a 	mov	r21,r23
811169c4:	3b19883a 	add	r12,r7,r12
811169c8:	6023883a 	mov	r17,r12
811169cc:	a007883a 	mov	r3,r20
811169d0:	dc800f15 	stw	r18,60(sp)
811169d4:	000d883a 	mov	r6,zero
811169d8:	01d00934 	movhi	r7,16420
811169dc:	1009883a 	mov	r4,r2
811169e0:	180b883a 	mov	r5,r3
811169e4:	110e9a80 	call	8110e9a8 <__muldf3>
811169e8:	180b883a 	mov	r5,r3
811169ec:	1009883a 	mov	r4,r2
811169f0:	1829883a 	mov	r20,r3
811169f4:	1025883a 	mov	r18,r2
811169f8:	111f4380 	call	8111f438 <__fixdfsi>
811169fc:	1009883a 	mov	r4,r2
81116a00:	1021883a 	mov	r16,r2
81116a04:	111f4b80 	call	8111f4b8 <__floatsidf>
81116a08:	100d883a 	mov	r6,r2
81116a0c:	180f883a 	mov	r7,r3
81116a10:	9009883a 	mov	r4,r18
81116a14:	a00b883a 	mov	r5,r20
81116a18:	84000c04 	addi	r16,r16,48
81116a1c:	111eb3c0 	call	8111eb3c <__subdf3>
81116a20:	ad400044 	addi	r21,r21,1
81116a24:	ac3fffc5 	stb	r16,-1(r21)
81116a28:	ac7fea1e 	bne	r21,r17,811169d4 <__reset+0xfb0f69d4>
81116a2c:	1023883a 	mov	r17,r2
81116a30:	d8801217 	ldw	r2,72(sp)
81116a34:	dc800f17 	ldw	r18,60(sp)
81116a38:	1829883a 	mov	r20,r3
81116a3c:	b8af883a 	add	r23,r23,r2
81116a40:	d9001417 	ldw	r4,80(sp)
81116a44:	d9401517 	ldw	r5,84(sp)
81116a48:	000d883a 	mov	r6,zero
81116a4c:	01cff834 	movhi	r7,16352
81116a50:	111d7500 	call	8111d750 <__adddf3>
81116a54:	880d883a 	mov	r6,r17
81116a58:	a00f883a 	mov	r7,r20
81116a5c:	1009883a 	mov	r4,r2
81116a60:	180b883a 	mov	r5,r3
81116a64:	111ea480 	call	8111ea48 <__ledf2>
81116a68:	10003e0e 	bge	r2,zero,81116b64 <_dtoa_r+0x1548>
81116a6c:	d9001317 	ldw	r4,76(sp)
81116a70:	bd3fffc3 	ldbu	r20,-1(r23)
81116a74:	d9000515 	stw	r4,20(sp)
81116a78:	003d3b06 	br	81115f68 <__reset+0xfb0f5f68>
81116a7c:	0027883a 	mov	r19,zero
81116a80:	003f1b06 	br	811166f0 <__reset+0xfb0f66f0>
81116a84:	d8800817 	ldw	r2,32(sp)
81116a88:	11e9c83a 	sub	r20,r2,r7
81116a8c:	0005883a 	mov	r2,zero
81116a90:	003d5406 	br	81115fe4 <__reset+0xfb0f5fe4>
81116a94:	00800044 	movi	r2,1
81116a98:	003dc706 	br	811161b8 <__reset+0xfb0f61b8>
81116a9c:	d8c00217 	ldw	r3,8(sp)
81116aa0:	00800d84 	movi	r2,54
81116aa4:	dd400a17 	ldw	r21,40(sp)
81116aa8:	10c5c83a 	sub	r2,r2,r3
81116aac:	dd000817 	ldw	r20,32(sp)
81116ab0:	003d4c06 	br	81115fe4 <__reset+0xfb0f5fe4>
81116ab4:	dc800f15 	stw	r18,60(sp)
81116ab8:	dcc01015 	stw	r19,64(sp)
81116abc:	04000084 	movi	r16,2
81116ac0:	003bed06 	br	81115a78 <__reset+0xfb0f5a78>
81116ac4:	d9000617 	ldw	r4,24(sp)
81116ac8:	203f0d26 	beq	r4,zero,81116700 <__reset+0xfb0f6700>
81116acc:	d9800c17 	ldw	r6,48(sp)
81116ad0:	01bcab0e 	bge	zero,r6,81115d80 <__reset+0xfb0f5d80>
81116ad4:	d9401017 	ldw	r5,64(sp)
81116ad8:	d9000f17 	ldw	r4,60(sp)
81116adc:	000d883a 	mov	r6,zero
81116ae0:	01d00934 	movhi	r7,16420
81116ae4:	110e9a80 	call	8110e9a8 <__muldf3>
81116ae8:	81000044 	addi	r4,r16,1
81116aec:	d8800f15 	stw	r2,60(sp)
81116af0:	d8c01015 	stw	r3,64(sp)
81116af4:	111f4b80 	call	8111f4b8 <__floatsidf>
81116af8:	d9800f17 	ldw	r6,60(sp)
81116afc:	d9c01017 	ldw	r7,64(sp)
81116b00:	1009883a 	mov	r4,r2
81116b04:	180b883a 	mov	r5,r3
81116b08:	110e9a80 	call	8110e9a8 <__muldf3>
81116b0c:	01d00734 	movhi	r7,16412
81116b10:	000d883a 	mov	r6,zero
81116b14:	1009883a 	mov	r4,r2
81116b18:	180b883a 	mov	r5,r3
81116b1c:	111d7500 	call	8111d750 <__adddf3>
81116b20:	d9c00517 	ldw	r7,20(sp)
81116b24:	047f3034 	movhi	r17,64704
81116b28:	1021883a 	mov	r16,r2
81116b2c:	39ffffc4 	addi	r7,r7,-1
81116b30:	d9c01315 	stw	r7,76(sp)
81116b34:	1c63883a 	add	r17,r3,r17
81116b38:	db000c17 	ldw	r12,48(sp)
81116b3c:	003bea06 	br	81115ae8 <__reset+0xfb0f5ae8>
81116b40:	dc000915 	stw	r16,36(sp)
81116b44:	003e0e06 	br	81116380 <__reset+0xfb0f6380>
81116b48:	01000e44 	movi	r4,57
81116b4c:	8825883a 	mov	r18,r17
81116b50:	9dc00044 	addi	r23,r19,1
81116b54:	99000005 	stb	r4,0(r19)
81116b58:	a023883a 	mov	r17,r20
81116b5c:	dc000915 	stw	r16,36(sp)
81116b60:	003da406 	br	811161f4 <__reset+0xfb0f61f4>
81116b64:	d9801417 	ldw	r6,80(sp)
81116b68:	d9c01517 	ldw	r7,84(sp)
81116b6c:	0009883a 	mov	r4,zero
81116b70:	014ff834 	movhi	r5,16352
81116b74:	111eb3c0 	call	8111eb3c <__subdf3>
81116b78:	880d883a 	mov	r6,r17
81116b7c:	a00f883a 	mov	r7,r20
81116b80:	1009883a 	mov	r4,r2
81116b84:	180b883a 	mov	r5,r3
81116b88:	111e96c0 	call	8111e96c <__gedf2>
81116b8c:	00bc7c0e 	bge	zero,r2,81115d80 <__reset+0xfb0f5d80>
81116b90:	01000c04 	movi	r4,48
81116b94:	00000106 	br	81116b9c <_dtoa_r+0x1580>
81116b98:	102f883a 	mov	r23,r2
81116b9c:	b8bfffc4 	addi	r2,r23,-1
81116ba0:	10c00007 	ldb	r3,0(r2)
81116ba4:	193ffc26 	beq	r3,r4,81116b98 <__reset+0xfb0f6b98>
81116ba8:	d9801317 	ldw	r6,76(sp)
81116bac:	d9800515 	stw	r6,20(sp)
81116bb0:	003c4406 	br	81115cc4 <__reset+0xfb0f5cc4>
81116bb4:	d9801317 	ldw	r6,76(sp)
81116bb8:	d9800515 	stw	r6,20(sp)
81116bbc:	003cea06 	br	81115f68 <__reset+0xfb0f5f68>
81116bc0:	dd800f17 	ldw	r22,60(sp)
81116bc4:	dcc01017 	ldw	r19,64(sp)
81116bc8:	dc801217 	ldw	r18,72(sp)
81116bcc:	003c6c06 	br	81115d80 <__reset+0xfb0f5d80>
81116bd0:	903e031e 	bne	r18,zero,811163e0 <__reset+0xfb0f63e0>
81116bd4:	003ebb06 	br	811166c4 <__reset+0xfb0f66c4>
81116bd8:	103e6c1e 	bne	r2,zero,8111658c <__reset+0xfb0f658c>
81116bdc:	4080004c 	andi	r2,r8,1
81116be0:	103e6a26 	beq	r2,zero,8111658c <__reset+0xfb0f658c>
81116be4:	003e6606 	br	81116580 <__reset+0xfb0f6580>
81116be8:	d8c00317 	ldw	r3,12(sp)
81116bec:	00800084 	movi	r2,2
81116bf0:	10c02916 	blt	r2,r3,81116c98 <_dtoa_r+0x167c>
81116bf4:	d9000c17 	ldw	r4,48(sp)
81116bf8:	003e8806 	br	8111661c <__reset+0xfb0f661c>
81116bfc:	04000084 	movi	r16,2
81116c00:	003b9d06 	br	81115a78 <__reset+0xfb0f5a78>
81116c04:	d9001317 	ldw	r4,76(sp)
81116c08:	d9000515 	stw	r4,20(sp)
81116c0c:	003cd606 	br	81115f68 <__reset+0xfb0f5f68>
81116c10:	d8801317 	ldw	r2,76(sp)
81116c14:	d8800515 	stw	r2,20(sp)
81116c18:	003c2a06 	br	81115cc4 <__reset+0xfb0f5cc4>
81116c1c:	d9800317 	ldw	r6,12(sp)
81116c20:	00800084 	movi	r2,2
81116c24:	11801516 	blt	r2,r6,81116c7c <_dtoa_r+0x1660>
81116c28:	d9c00c17 	ldw	r7,48(sp)
81116c2c:	d9c00615 	stw	r7,24(sp)
81116c30:	003df706 	br	81116410 <__reset+0xfb0f6410>
81116c34:	193d3926 	beq	r3,r4,8111611c <__reset+0xfb0f611c>
81116c38:	00c00f04 	movi	r3,60
81116c3c:	1885c83a 	sub	r2,r3,r2
81116c40:	003ddf06 	br	811163c0 <__reset+0xfb0f63c0>
81116c44:	e009883a 	mov	r4,fp
81116c48:	e0001115 	stw	zero,68(fp)
81116c4c:	000b883a 	mov	r5,zero
81116c50:	11181e00 	call	811181e0 <_Balloc>
81116c54:	d8800715 	stw	r2,28(sp)
81116c58:	d8c00717 	ldw	r3,28(sp)
81116c5c:	00bfffc4 	movi	r2,-1
81116c60:	01000044 	movi	r4,1
81116c64:	d8800c15 	stw	r2,48(sp)
81116c68:	e0c01015 	stw	r3,64(fp)
81116c6c:	d9000b15 	stw	r4,44(sp)
81116c70:	d8800615 	stw	r2,24(sp)
81116c74:	d8002215 	stw	zero,136(sp)
81116c78:	003c4106 	br	81115d80 <__reset+0xfb0f5d80>
81116c7c:	d8c00c17 	ldw	r3,48(sp)
81116c80:	d8c00615 	stw	r3,24(sp)
81116c84:	003e7006 	br	81116648 <__reset+0xfb0f6648>
81116c88:	04400044 	movi	r17,1
81116c8c:	003b2006 	br	81115910 <__reset+0xfb0f5910>
81116c90:	000b883a 	mov	r5,zero
81116c94:	003b3d06 	br	8111598c <__reset+0xfb0f598c>
81116c98:	d8800c17 	ldw	r2,48(sp)
81116c9c:	d8800615 	stw	r2,24(sp)
81116ca0:	003e6906 	br	81116648 <__reset+0xfb0f6648>

81116ca4 <__sflush_r>:
81116ca4:	2880030b 	ldhu	r2,12(r5)
81116ca8:	defffb04 	addi	sp,sp,-20
81116cac:	dcc00315 	stw	r19,12(sp)
81116cb0:	dc400115 	stw	r17,4(sp)
81116cb4:	dfc00415 	stw	ra,16(sp)
81116cb8:	dc800215 	stw	r18,8(sp)
81116cbc:	dc000015 	stw	r16,0(sp)
81116cc0:	10c0020c 	andi	r3,r2,8
81116cc4:	2823883a 	mov	r17,r5
81116cc8:	2027883a 	mov	r19,r4
81116ccc:	1800311e 	bne	r3,zero,81116d94 <__sflush_r+0xf0>
81116cd0:	28c00117 	ldw	r3,4(r5)
81116cd4:	10820014 	ori	r2,r2,2048
81116cd8:	2880030d 	sth	r2,12(r5)
81116cdc:	00c04b0e 	bge	zero,r3,81116e0c <__sflush_r+0x168>
81116ce0:	8a000a17 	ldw	r8,40(r17)
81116ce4:	40002326 	beq	r8,zero,81116d74 <__sflush_r+0xd0>
81116ce8:	9c000017 	ldw	r16,0(r19)
81116cec:	10c4000c 	andi	r3,r2,4096
81116cf0:	98000015 	stw	zero,0(r19)
81116cf4:	18004826 	beq	r3,zero,81116e18 <__sflush_r+0x174>
81116cf8:	89801417 	ldw	r6,80(r17)
81116cfc:	10c0010c 	andi	r3,r2,4
81116d00:	18000626 	beq	r3,zero,81116d1c <__sflush_r+0x78>
81116d04:	88c00117 	ldw	r3,4(r17)
81116d08:	88800c17 	ldw	r2,48(r17)
81116d0c:	30cdc83a 	sub	r6,r6,r3
81116d10:	10000226 	beq	r2,zero,81116d1c <__sflush_r+0x78>
81116d14:	88800f17 	ldw	r2,60(r17)
81116d18:	308dc83a 	sub	r6,r6,r2
81116d1c:	89400717 	ldw	r5,28(r17)
81116d20:	000f883a 	mov	r7,zero
81116d24:	9809883a 	mov	r4,r19
81116d28:	403ee83a 	callr	r8
81116d2c:	00ffffc4 	movi	r3,-1
81116d30:	10c04426 	beq	r2,r3,81116e44 <__sflush_r+0x1a0>
81116d34:	88c0030b 	ldhu	r3,12(r17)
81116d38:	89000417 	ldw	r4,16(r17)
81116d3c:	88000115 	stw	zero,4(r17)
81116d40:	197dffcc 	andi	r5,r3,63487
81116d44:	8940030d 	sth	r5,12(r17)
81116d48:	89000015 	stw	r4,0(r17)
81116d4c:	18c4000c 	andi	r3,r3,4096
81116d50:	18002c1e 	bne	r3,zero,81116e04 <__sflush_r+0x160>
81116d54:	89400c17 	ldw	r5,48(r17)
81116d58:	9c000015 	stw	r16,0(r19)
81116d5c:	28000526 	beq	r5,zero,81116d74 <__sflush_r+0xd0>
81116d60:	88801004 	addi	r2,r17,64
81116d64:	28800226 	beq	r5,r2,81116d70 <__sflush_r+0xcc>
81116d68:	9809883a 	mov	r4,r19
81116d6c:	11174bc0 	call	811174bc <_free_r>
81116d70:	88000c15 	stw	zero,48(r17)
81116d74:	0005883a 	mov	r2,zero
81116d78:	dfc00417 	ldw	ra,16(sp)
81116d7c:	dcc00317 	ldw	r19,12(sp)
81116d80:	dc800217 	ldw	r18,8(sp)
81116d84:	dc400117 	ldw	r17,4(sp)
81116d88:	dc000017 	ldw	r16,0(sp)
81116d8c:	dec00504 	addi	sp,sp,20
81116d90:	f800283a 	ret
81116d94:	2c800417 	ldw	r18,16(r5)
81116d98:	903ff626 	beq	r18,zero,81116d74 <__reset+0xfb0f6d74>
81116d9c:	2c000017 	ldw	r16,0(r5)
81116da0:	108000cc 	andi	r2,r2,3
81116da4:	2c800015 	stw	r18,0(r5)
81116da8:	84a1c83a 	sub	r16,r16,r18
81116dac:	1000131e 	bne	r2,zero,81116dfc <__sflush_r+0x158>
81116db0:	28800517 	ldw	r2,20(r5)
81116db4:	88800215 	stw	r2,8(r17)
81116db8:	04000316 	blt	zero,r16,81116dc8 <__sflush_r+0x124>
81116dbc:	003fed06 	br	81116d74 <__reset+0xfb0f6d74>
81116dc0:	90a5883a 	add	r18,r18,r2
81116dc4:	043feb0e 	bge	zero,r16,81116d74 <__reset+0xfb0f6d74>
81116dc8:	88800917 	ldw	r2,36(r17)
81116dcc:	89400717 	ldw	r5,28(r17)
81116dd0:	800f883a 	mov	r7,r16
81116dd4:	900d883a 	mov	r6,r18
81116dd8:	9809883a 	mov	r4,r19
81116ddc:	103ee83a 	callr	r2
81116de0:	80a1c83a 	sub	r16,r16,r2
81116de4:	00bff616 	blt	zero,r2,81116dc0 <__reset+0xfb0f6dc0>
81116de8:	88c0030b 	ldhu	r3,12(r17)
81116dec:	00bfffc4 	movi	r2,-1
81116df0:	18c01014 	ori	r3,r3,64
81116df4:	88c0030d 	sth	r3,12(r17)
81116df8:	003fdf06 	br	81116d78 <__reset+0xfb0f6d78>
81116dfc:	0005883a 	mov	r2,zero
81116e00:	003fec06 	br	81116db4 <__reset+0xfb0f6db4>
81116e04:	88801415 	stw	r2,80(r17)
81116e08:	003fd206 	br	81116d54 <__reset+0xfb0f6d54>
81116e0c:	28c00f17 	ldw	r3,60(r5)
81116e10:	00ffb316 	blt	zero,r3,81116ce0 <__reset+0xfb0f6ce0>
81116e14:	003fd706 	br	81116d74 <__reset+0xfb0f6d74>
81116e18:	89400717 	ldw	r5,28(r17)
81116e1c:	000d883a 	mov	r6,zero
81116e20:	01c00044 	movi	r7,1
81116e24:	9809883a 	mov	r4,r19
81116e28:	403ee83a 	callr	r8
81116e2c:	100d883a 	mov	r6,r2
81116e30:	00bfffc4 	movi	r2,-1
81116e34:	30801426 	beq	r6,r2,81116e88 <__sflush_r+0x1e4>
81116e38:	8880030b 	ldhu	r2,12(r17)
81116e3c:	8a000a17 	ldw	r8,40(r17)
81116e40:	003fae06 	br	81116cfc <__reset+0xfb0f6cfc>
81116e44:	98c00017 	ldw	r3,0(r19)
81116e48:	183fba26 	beq	r3,zero,81116d34 <__reset+0xfb0f6d34>
81116e4c:	01000744 	movi	r4,29
81116e50:	19000626 	beq	r3,r4,81116e6c <__sflush_r+0x1c8>
81116e54:	01000584 	movi	r4,22
81116e58:	19000426 	beq	r3,r4,81116e6c <__sflush_r+0x1c8>
81116e5c:	88c0030b 	ldhu	r3,12(r17)
81116e60:	18c01014 	ori	r3,r3,64
81116e64:	88c0030d 	sth	r3,12(r17)
81116e68:	003fc306 	br	81116d78 <__reset+0xfb0f6d78>
81116e6c:	8880030b 	ldhu	r2,12(r17)
81116e70:	88c00417 	ldw	r3,16(r17)
81116e74:	88000115 	stw	zero,4(r17)
81116e78:	10bdffcc 	andi	r2,r2,63487
81116e7c:	8880030d 	sth	r2,12(r17)
81116e80:	88c00015 	stw	r3,0(r17)
81116e84:	003fb306 	br	81116d54 <__reset+0xfb0f6d54>
81116e88:	98800017 	ldw	r2,0(r19)
81116e8c:	103fea26 	beq	r2,zero,81116e38 <__reset+0xfb0f6e38>
81116e90:	00c00744 	movi	r3,29
81116e94:	10c00226 	beq	r2,r3,81116ea0 <__sflush_r+0x1fc>
81116e98:	00c00584 	movi	r3,22
81116e9c:	10c0031e 	bne	r2,r3,81116eac <__sflush_r+0x208>
81116ea0:	9c000015 	stw	r16,0(r19)
81116ea4:	0005883a 	mov	r2,zero
81116ea8:	003fb306 	br	81116d78 <__reset+0xfb0f6d78>
81116eac:	88c0030b 	ldhu	r3,12(r17)
81116eb0:	3005883a 	mov	r2,r6
81116eb4:	18c01014 	ori	r3,r3,64
81116eb8:	88c0030d 	sth	r3,12(r17)
81116ebc:	003fae06 	br	81116d78 <__reset+0xfb0f6d78>

81116ec0 <_fflush_r>:
81116ec0:	defffd04 	addi	sp,sp,-12
81116ec4:	dc000115 	stw	r16,4(sp)
81116ec8:	dfc00215 	stw	ra,8(sp)
81116ecc:	2021883a 	mov	r16,r4
81116ed0:	20000226 	beq	r4,zero,81116edc <_fflush_r+0x1c>
81116ed4:	20800e17 	ldw	r2,56(r4)
81116ed8:	10000c26 	beq	r2,zero,81116f0c <_fflush_r+0x4c>
81116edc:	2880030f 	ldh	r2,12(r5)
81116ee0:	1000051e 	bne	r2,zero,81116ef8 <_fflush_r+0x38>
81116ee4:	0005883a 	mov	r2,zero
81116ee8:	dfc00217 	ldw	ra,8(sp)
81116eec:	dc000117 	ldw	r16,4(sp)
81116ef0:	dec00304 	addi	sp,sp,12
81116ef4:	f800283a 	ret
81116ef8:	8009883a 	mov	r4,r16
81116efc:	dfc00217 	ldw	ra,8(sp)
81116f00:	dc000117 	ldw	r16,4(sp)
81116f04:	dec00304 	addi	sp,sp,12
81116f08:	1116ca41 	jmpi	81116ca4 <__sflush_r>
81116f0c:	d9400015 	stw	r5,0(sp)
81116f10:	111729c0 	call	8111729c <__sinit>
81116f14:	d9400017 	ldw	r5,0(sp)
81116f18:	003ff006 	br	81116edc <__reset+0xfb0f6edc>

81116f1c <fflush>:
81116f1c:	20000526 	beq	r4,zero,81116f34 <fflush+0x18>
81116f20:	00a044f4 	movhi	r2,33043
81116f24:	10a01204 	addi	r2,r2,-32696
81116f28:	200b883a 	mov	r5,r4
81116f2c:	11000017 	ldw	r4,0(r2)
81116f30:	1116ec01 	jmpi	81116ec0 <_fflush_r>
81116f34:	00a044f4 	movhi	r2,33043
81116f38:	10a01104 	addi	r2,r2,-32700
81116f3c:	11000017 	ldw	r4,0(r2)
81116f40:	01604474 	movhi	r5,33041
81116f44:	295bb004 	addi	r5,r5,28352
81116f48:	1117d4c1 	jmpi	81117d4c <_fwalk_reent>

81116f4c <__fp_unlock>:
81116f4c:	0005883a 	mov	r2,zero
81116f50:	f800283a 	ret

81116f54 <_cleanup_r>:
81116f54:	016044b4 	movhi	r5,33042
81116f58:	29712804 	addi	r5,r5,-15200
81116f5c:	1117d4c1 	jmpi	81117d4c <_fwalk_reent>

81116f60 <__sinit.part.1>:
81116f60:	defff704 	addi	sp,sp,-36
81116f64:	00e04474 	movhi	r3,33041
81116f68:	dfc00815 	stw	ra,32(sp)
81116f6c:	ddc00715 	stw	r23,28(sp)
81116f70:	dd800615 	stw	r22,24(sp)
81116f74:	dd400515 	stw	r21,20(sp)
81116f78:	dd000415 	stw	r20,16(sp)
81116f7c:	dcc00315 	stw	r19,12(sp)
81116f80:	dc800215 	stw	r18,8(sp)
81116f84:	dc400115 	stw	r17,4(sp)
81116f88:	dc000015 	stw	r16,0(sp)
81116f8c:	18dbd504 	addi	r3,r3,28500
81116f90:	24000117 	ldw	r16,4(r4)
81116f94:	20c00f15 	stw	r3,60(r4)
81116f98:	2080bb04 	addi	r2,r4,748
81116f9c:	00c000c4 	movi	r3,3
81116fa0:	20c0b915 	stw	r3,740(r4)
81116fa4:	2080ba15 	stw	r2,744(r4)
81116fa8:	2000b815 	stw	zero,736(r4)
81116fac:	05c00204 	movi	r23,8
81116fb0:	00800104 	movi	r2,4
81116fb4:	2025883a 	mov	r18,r4
81116fb8:	b80d883a 	mov	r6,r23
81116fbc:	81001704 	addi	r4,r16,92
81116fc0:	000b883a 	mov	r5,zero
81116fc4:	80000015 	stw	zero,0(r16)
81116fc8:	80000115 	stw	zero,4(r16)
81116fcc:	80000215 	stw	zero,8(r16)
81116fd0:	8080030d 	sth	r2,12(r16)
81116fd4:	80001915 	stw	zero,100(r16)
81116fd8:	8000038d 	sth	zero,14(r16)
81116fdc:	80000415 	stw	zero,16(r16)
81116fe0:	80000515 	stw	zero,20(r16)
81116fe4:	80000615 	stw	zero,24(r16)
81116fe8:	11107180 	call	81110718 <memset>
81116fec:	05a04474 	movhi	r22,33041
81116ff0:	94400217 	ldw	r17,8(r18)
81116ff4:	05604474 	movhi	r21,33041
81116ff8:	05204474 	movhi	r20,33041
81116ffc:	04e04474 	movhi	r19,33041
81117000:	b5830c04 	addi	r22,r22,3120
81117004:	ad432304 	addi	r21,r21,3212
81117008:	a5034204 	addi	r20,r20,3336
8111700c:	9cc35904 	addi	r19,r19,3428
81117010:	85800815 	stw	r22,32(r16)
81117014:	85400915 	stw	r21,36(r16)
81117018:	85000a15 	stw	r20,40(r16)
8111701c:	84c00b15 	stw	r19,44(r16)
81117020:	84000715 	stw	r16,28(r16)
81117024:	00800284 	movi	r2,10
81117028:	8880030d 	sth	r2,12(r17)
8111702c:	00800044 	movi	r2,1
81117030:	b80d883a 	mov	r6,r23
81117034:	89001704 	addi	r4,r17,92
81117038:	000b883a 	mov	r5,zero
8111703c:	88000015 	stw	zero,0(r17)
81117040:	88000115 	stw	zero,4(r17)
81117044:	88000215 	stw	zero,8(r17)
81117048:	88001915 	stw	zero,100(r17)
8111704c:	8880038d 	sth	r2,14(r17)
81117050:	88000415 	stw	zero,16(r17)
81117054:	88000515 	stw	zero,20(r17)
81117058:	88000615 	stw	zero,24(r17)
8111705c:	11107180 	call	81110718 <memset>
81117060:	94000317 	ldw	r16,12(r18)
81117064:	00800484 	movi	r2,18
81117068:	8c400715 	stw	r17,28(r17)
8111706c:	8d800815 	stw	r22,32(r17)
81117070:	8d400915 	stw	r21,36(r17)
81117074:	8d000a15 	stw	r20,40(r17)
81117078:	8cc00b15 	stw	r19,44(r17)
8111707c:	8080030d 	sth	r2,12(r16)
81117080:	00800084 	movi	r2,2
81117084:	80000015 	stw	zero,0(r16)
81117088:	80000115 	stw	zero,4(r16)
8111708c:	80000215 	stw	zero,8(r16)
81117090:	80001915 	stw	zero,100(r16)
81117094:	8080038d 	sth	r2,14(r16)
81117098:	80000415 	stw	zero,16(r16)
8111709c:	80000515 	stw	zero,20(r16)
811170a0:	80000615 	stw	zero,24(r16)
811170a4:	b80d883a 	mov	r6,r23
811170a8:	000b883a 	mov	r5,zero
811170ac:	81001704 	addi	r4,r16,92
811170b0:	11107180 	call	81110718 <memset>
811170b4:	00800044 	movi	r2,1
811170b8:	84000715 	stw	r16,28(r16)
811170bc:	85800815 	stw	r22,32(r16)
811170c0:	85400915 	stw	r21,36(r16)
811170c4:	85000a15 	stw	r20,40(r16)
811170c8:	84c00b15 	stw	r19,44(r16)
811170cc:	90800e15 	stw	r2,56(r18)
811170d0:	dfc00817 	ldw	ra,32(sp)
811170d4:	ddc00717 	ldw	r23,28(sp)
811170d8:	dd800617 	ldw	r22,24(sp)
811170dc:	dd400517 	ldw	r21,20(sp)
811170e0:	dd000417 	ldw	r20,16(sp)
811170e4:	dcc00317 	ldw	r19,12(sp)
811170e8:	dc800217 	ldw	r18,8(sp)
811170ec:	dc400117 	ldw	r17,4(sp)
811170f0:	dc000017 	ldw	r16,0(sp)
811170f4:	dec00904 	addi	sp,sp,36
811170f8:	f800283a 	ret

811170fc <__fp_lock>:
811170fc:	0005883a 	mov	r2,zero
81117100:	f800283a 	ret

81117104 <__sfmoreglue>:
81117104:	defffc04 	addi	sp,sp,-16
81117108:	dc400115 	stw	r17,4(sp)
8111710c:	2c7fffc4 	addi	r17,r5,-1
81117110:	8c401a24 	muli	r17,r17,104
81117114:	dc800215 	stw	r18,8(sp)
81117118:	2825883a 	mov	r18,r5
8111711c:	89401d04 	addi	r5,r17,116
81117120:	dc000015 	stw	r16,0(sp)
81117124:	dfc00315 	stw	ra,12(sp)
81117128:	110fdc40 	call	8110fdc4 <_malloc_r>
8111712c:	1021883a 	mov	r16,r2
81117130:	10000726 	beq	r2,zero,81117150 <__sfmoreglue+0x4c>
81117134:	11000304 	addi	r4,r2,12
81117138:	10000015 	stw	zero,0(r2)
8111713c:	14800115 	stw	r18,4(r2)
81117140:	11000215 	stw	r4,8(r2)
81117144:	89801a04 	addi	r6,r17,104
81117148:	000b883a 	mov	r5,zero
8111714c:	11107180 	call	81110718 <memset>
81117150:	8005883a 	mov	r2,r16
81117154:	dfc00317 	ldw	ra,12(sp)
81117158:	dc800217 	ldw	r18,8(sp)
8111715c:	dc400117 	ldw	r17,4(sp)
81117160:	dc000017 	ldw	r16,0(sp)
81117164:	dec00404 	addi	sp,sp,16
81117168:	f800283a 	ret

8111716c <__sfp>:
8111716c:	defffb04 	addi	sp,sp,-20
81117170:	dc000015 	stw	r16,0(sp)
81117174:	042044f4 	movhi	r16,33043
81117178:	84201104 	addi	r16,r16,-32700
8111717c:	dcc00315 	stw	r19,12(sp)
81117180:	2027883a 	mov	r19,r4
81117184:	81000017 	ldw	r4,0(r16)
81117188:	dfc00415 	stw	ra,16(sp)
8111718c:	dc800215 	stw	r18,8(sp)
81117190:	20800e17 	ldw	r2,56(r4)
81117194:	dc400115 	stw	r17,4(sp)
81117198:	1000021e 	bne	r2,zero,811171a4 <__sfp+0x38>
8111719c:	1116f600 	call	81116f60 <__sinit.part.1>
811171a0:	81000017 	ldw	r4,0(r16)
811171a4:	2480b804 	addi	r18,r4,736
811171a8:	047fffc4 	movi	r17,-1
811171ac:	91000117 	ldw	r4,4(r18)
811171b0:	94000217 	ldw	r16,8(r18)
811171b4:	213fffc4 	addi	r4,r4,-1
811171b8:	20000a16 	blt	r4,zero,811171e4 <__sfp+0x78>
811171bc:	8080030f 	ldh	r2,12(r16)
811171c0:	10000c26 	beq	r2,zero,811171f4 <__sfp+0x88>
811171c4:	80c01d04 	addi	r3,r16,116
811171c8:	00000206 	br	811171d4 <__sfp+0x68>
811171cc:	18bfe60f 	ldh	r2,-104(r3)
811171d0:	10000826 	beq	r2,zero,811171f4 <__sfp+0x88>
811171d4:	213fffc4 	addi	r4,r4,-1
811171d8:	1c3ffd04 	addi	r16,r3,-12
811171dc:	18c01a04 	addi	r3,r3,104
811171e0:	247ffa1e 	bne	r4,r17,811171cc <__reset+0xfb0f71cc>
811171e4:	90800017 	ldw	r2,0(r18)
811171e8:	10001d26 	beq	r2,zero,81117260 <__sfp+0xf4>
811171ec:	1025883a 	mov	r18,r2
811171f0:	003fee06 	br	811171ac <__reset+0xfb0f71ac>
811171f4:	00bfffc4 	movi	r2,-1
811171f8:	8080038d 	sth	r2,14(r16)
811171fc:	00800044 	movi	r2,1
81117200:	8080030d 	sth	r2,12(r16)
81117204:	80001915 	stw	zero,100(r16)
81117208:	80000015 	stw	zero,0(r16)
8111720c:	80000215 	stw	zero,8(r16)
81117210:	80000115 	stw	zero,4(r16)
81117214:	80000415 	stw	zero,16(r16)
81117218:	80000515 	stw	zero,20(r16)
8111721c:	80000615 	stw	zero,24(r16)
81117220:	01800204 	movi	r6,8
81117224:	000b883a 	mov	r5,zero
81117228:	81001704 	addi	r4,r16,92
8111722c:	11107180 	call	81110718 <memset>
81117230:	8005883a 	mov	r2,r16
81117234:	80000c15 	stw	zero,48(r16)
81117238:	80000d15 	stw	zero,52(r16)
8111723c:	80001115 	stw	zero,68(r16)
81117240:	80001215 	stw	zero,72(r16)
81117244:	dfc00417 	ldw	ra,16(sp)
81117248:	dcc00317 	ldw	r19,12(sp)
8111724c:	dc800217 	ldw	r18,8(sp)
81117250:	dc400117 	ldw	r17,4(sp)
81117254:	dc000017 	ldw	r16,0(sp)
81117258:	dec00504 	addi	sp,sp,20
8111725c:	f800283a 	ret
81117260:	01400104 	movi	r5,4
81117264:	9809883a 	mov	r4,r19
81117268:	11171040 	call	81117104 <__sfmoreglue>
8111726c:	90800015 	stw	r2,0(r18)
81117270:	103fde1e 	bne	r2,zero,811171ec <__reset+0xfb0f71ec>
81117274:	00800304 	movi	r2,12
81117278:	98800015 	stw	r2,0(r19)
8111727c:	0005883a 	mov	r2,zero
81117280:	003ff006 	br	81117244 <__reset+0xfb0f7244>

81117284 <_cleanup>:
81117284:	00a044f4 	movhi	r2,33043
81117288:	10a01104 	addi	r2,r2,-32700
8111728c:	11000017 	ldw	r4,0(r2)
81117290:	016044b4 	movhi	r5,33042
81117294:	29712804 	addi	r5,r5,-15200
81117298:	1117d4c1 	jmpi	81117d4c <_fwalk_reent>

8111729c <__sinit>:
8111729c:	20800e17 	ldw	r2,56(r4)
811172a0:	10000126 	beq	r2,zero,811172a8 <__sinit+0xc>
811172a4:	f800283a 	ret
811172a8:	1116f601 	jmpi	81116f60 <__sinit.part.1>

811172ac <__sfp_lock_acquire>:
811172ac:	f800283a 	ret

811172b0 <__sfp_lock_release>:
811172b0:	f800283a 	ret

811172b4 <__sinit_lock_acquire>:
811172b4:	f800283a 	ret

811172b8 <__sinit_lock_release>:
811172b8:	f800283a 	ret

811172bc <__fp_lock_all>:
811172bc:	00a044f4 	movhi	r2,33043
811172c0:	10a01204 	addi	r2,r2,-32696
811172c4:	11000017 	ldw	r4,0(r2)
811172c8:	01604474 	movhi	r5,33041
811172cc:	295c3f04 	addi	r5,r5,28924
811172d0:	1117c881 	jmpi	81117c88 <_fwalk>

811172d4 <__fp_unlock_all>:
811172d4:	00a044f4 	movhi	r2,33043
811172d8:	10a01204 	addi	r2,r2,-32696
811172dc:	11000017 	ldw	r4,0(r2)
811172e0:	01604474 	movhi	r5,33041
811172e4:	295bd304 	addi	r5,r5,28492
811172e8:	1117c881 	jmpi	81117c88 <_fwalk>

811172ec <__sflags>:
811172ec:	28800007 	ldb	r2,0(r5)
811172f0:	00c01c84 	movi	r3,114
811172f4:	10c02426 	beq	r2,r3,81117388 <__sflags+0x9c>
811172f8:	00c01dc4 	movi	r3,119
811172fc:	10c01e26 	beq	r2,r3,81117378 <__sflags+0x8c>
81117300:	00c01844 	movi	r3,97
81117304:	10c00426 	beq	r2,r3,81117318 <__sflags+0x2c>
81117308:	00800584 	movi	r2,22
8111730c:	20800015 	stw	r2,0(r4)
81117310:	0005883a 	mov	r2,zero
81117314:	f800283a 	ret
81117318:	02c08204 	movi	r11,520
8111731c:	01000044 	movi	r4,1
81117320:	00804204 	movi	r2,264
81117324:	01c00ac4 	movi	r7,43
81117328:	02bff8c4 	movi	r10,-29
8111732c:	027fff04 	movi	r9,-4
81117330:	02001e04 	movi	r8,120
81117334:	29400044 	addi	r5,r5,1
81117338:	28c00007 	ldb	r3,0(r5)
8111733c:	18000626 	beq	r3,zero,81117358 <__sflags+0x6c>
81117340:	19c00826 	beq	r3,r7,81117364 <__sflags+0x78>
81117344:	1a3ffb1e 	bne	r3,r8,81117334 <__reset+0xfb0f7334>
81117348:	29400044 	addi	r5,r5,1
8111734c:	28c00007 	ldb	r3,0(r5)
81117350:	21020014 	ori	r4,r4,2048
81117354:	183ffa1e 	bne	r3,zero,81117340 <__reset+0xfb0f7340>
81117358:	22c8b03a 	or	r4,r4,r11
8111735c:	31000015 	stw	r4,0(r6)
81117360:	f800283a 	ret
81117364:	1284703a 	and	r2,r2,r10
81117368:	2248703a 	and	r4,r4,r9
8111736c:	10800414 	ori	r2,r2,16
81117370:	21000094 	ori	r4,r4,2
81117374:	003fef06 	br	81117334 <__reset+0xfb0f7334>
81117378:	02c18004 	movi	r11,1536
8111737c:	01000044 	movi	r4,1
81117380:	00800204 	movi	r2,8
81117384:	003fe706 	br	81117324 <__reset+0xfb0f7324>
81117388:	0017883a 	mov	r11,zero
8111738c:	0009883a 	mov	r4,zero
81117390:	00800104 	movi	r2,4
81117394:	003fe306 	br	81117324 <__reset+0xfb0f7324>

81117398 <_malloc_trim_r>:
81117398:	defffb04 	addi	sp,sp,-20
8111739c:	dcc00315 	stw	r19,12(sp)
811173a0:	04e044b4 	movhi	r19,33042
811173a4:	dc800215 	stw	r18,8(sp)
811173a8:	dc400115 	stw	r17,4(sp)
811173ac:	dc000015 	stw	r16,0(sp)
811173b0:	dfc00415 	stw	ra,16(sp)
811173b4:	2821883a 	mov	r16,r5
811173b8:	9cda0104 	addi	r19,r19,26628
811173bc:	2025883a 	mov	r18,r4
811173c0:	111fd940 	call	8111fd94 <__malloc_lock>
811173c4:	98800217 	ldw	r2,8(r19)
811173c8:	14400117 	ldw	r17,4(r2)
811173cc:	00bfff04 	movi	r2,-4
811173d0:	88a2703a 	and	r17,r17,r2
811173d4:	8c21c83a 	sub	r16,r17,r16
811173d8:	8403fbc4 	addi	r16,r16,4079
811173dc:	8020d33a 	srli	r16,r16,12
811173e0:	0083ffc4 	movi	r2,4095
811173e4:	843fffc4 	addi	r16,r16,-1
811173e8:	8020933a 	slli	r16,r16,12
811173ec:	1400060e 	bge	r2,r16,81117408 <_malloc_trim_r+0x70>
811173f0:	000b883a 	mov	r5,zero
811173f4:	9009883a 	mov	r4,r18
811173f8:	1110b180 	call	81110b18 <_sbrk_r>
811173fc:	98c00217 	ldw	r3,8(r19)
81117400:	1c47883a 	add	r3,r3,r17
81117404:	10c00a26 	beq	r2,r3,81117430 <_malloc_trim_r+0x98>
81117408:	9009883a 	mov	r4,r18
8111740c:	111fdb80 	call	8111fdb8 <__malloc_unlock>
81117410:	0005883a 	mov	r2,zero
81117414:	dfc00417 	ldw	ra,16(sp)
81117418:	dcc00317 	ldw	r19,12(sp)
8111741c:	dc800217 	ldw	r18,8(sp)
81117420:	dc400117 	ldw	r17,4(sp)
81117424:	dc000017 	ldw	r16,0(sp)
81117428:	dec00504 	addi	sp,sp,20
8111742c:	f800283a 	ret
81117430:	040bc83a 	sub	r5,zero,r16
81117434:	9009883a 	mov	r4,r18
81117438:	1110b180 	call	81110b18 <_sbrk_r>
8111743c:	00ffffc4 	movi	r3,-1
81117440:	10c00d26 	beq	r2,r3,81117478 <_malloc_trim_r+0xe0>
81117444:	00e044f4 	movhi	r3,33043
81117448:	18e04d04 	addi	r3,r3,-32460
8111744c:	18800017 	ldw	r2,0(r3)
81117450:	99000217 	ldw	r4,8(r19)
81117454:	8c23c83a 	sub	r17,r17,r16
81117458:	8c400054 	ori	r17,r17,1
8111745c:	1421c83a 	sub	r16,r2,r16
81117460:	24400115 	stw	r17,4(r4)
81117464:	9009883a 	mov	r4,r18
81117468:	1c000015 	stw	r16,0(r3)
8111746c:	111fdb80 	call	8111fdb8 <__malloc_unlock>
81117470:	00800044 	movi	r2,1
81117474:	003fe706 	br	81117414 <__reset+0xfb0f7414>
81117478:	000b883a 	mov	r5,zero
8111747c:	9009883a 	mov	r4,r18
81117480:	1110b180 	call	81110b18 <_sbrk_r>
81117484:	99000217 	ldw	r4,8(r19)
81117488:	014003c4 	movi	r5,15
8111748c:	1107c83a 	sub	r3,r2,r4
81117490:	28ffdd0e 	bge	r5,r3,81117408 <__reset+0xfb0f7408>
81117494:	016044f4 	movhi	r5,33043
81117498:	29601304 	addi	r5,r5,-32692
8111749c:	29400017 	ldw	r5,0(r5)
811174a0:	18c00054 	ori	r3,r3,1
811174a4:	20c00115 	stw	r3,4(r4)
811174a8:	00e044f4 	movhi	r3,33043
811174ac:	1145c83a 	sub	r2,r2,r5
811174b0:	18e04d04 	addi	r3,r3,-32460
811174b4:	18800015 	stw	r2,0(r3)
811174b8:	003fd306 	br	81117408 <__reset+0xfb0f7408>

811174bc <_free_r>:
811174bc:	28004126 	beq	r5,zero,811175c4 <_free_r+0x108>
811174c0:	defffd04 	addi	sp,sp,-12
811174c4:	dc400115 	stw	r17,4(sp)
811174c8:	dc000015 	stw	r16,0(sp)
811174cc:	2023883a 	mov	r17,r4
811174d0:	2821883a 	mov	r16,r5
811174d4:	dfc00215 	stw	ra,8(sp)
811174d8:	111fd940 	call	8111fd94 <__malloc_lock>
811174dc:	81ffff17 	ldw	r7,-4(r16)
811174e0:	00bfff84 	movi	r2,-2
811174e4:	012044b4 	movhi	r4,33042
811174e8:	81bffe04 	addi	r6,r16,-8
811174ec:	3884703a 	and	r2,r7,r2
811174f0:	211a0104 	addi	r4,r4,26628
811174f4:	308b883a 	add	r5,r6,r2
811174f8:	2a400117 	ldw	r9,4(r5)
811174fc:	22000217 	ldw	r8,8(r4)
81117500:	00ffff04 	movi	r3,-4
81117504:	48c6703a 	and	r3,r9,r3
81117508:	2a005726 	beq	r5,r8,81117668 <_free_r+0x1ac>
8111750c:	28c00115 	stw	r3,4(r5)
81117510:	39c0004c 	andi	r7,r7,1
81117514:	3800091e 	bne	r7,zero,8111753c <_free_r+0x80>
81117518:	823ffe17 	ldw	r8,-8(r16)
8111751c:	22400204 	addi	r9,r4,8
81117520:	320dc83a 	sub	r6,r6,r8
81117524:	31c00217 	ldw	r7,8(r6)
81117528:	1205883a 	add	r2,r2,r8
8111752c:	3a406526 	beq	r7,r9,811176c4 <_free_r+0x208>
81117530:	32000317 	ldw	r8,12(r6)
81117534:	3a000315 	stw	r8,12(r7)
81117538:	41c00215 	stw	r7,8(r8)
8111753c:	28cf883a 	add	r7,r5,r3
81117540:	39c00117 	ldw	r7,4(r7)
81117544:	39c0004c 	andi	r7,r7,1
81117548:	38003a26 	beq	r7,zero,81117634 <_free_r+0x178>
8111754c:	10c00054 	ori	r3,r2,1
81117550:	30c00115 	stw	r3,4(r6)
81117554:	3087883a 	add	r3,r6,r2
81117558:	18800015 	stw	r2,0(r3)
8111755c:	00c07fc4 	movi	r3,511
81117560:	18801936 	bltu	r3,r2,811175c8 <_free_r+0x10c>
81117564:	1004d0fa 	srli	r2,r2,3
81117568:	01c00044 	movi	r7,1
8111756c:	21400117 	ldw	r5,4(r4)
81117570:	10c00044 	addi	r3,r2,1
81117574:	18c7883a 	add	r3,r3,r3
81117578:	1005d0ba 	srai	r2,r2,2
8111757c:	18c7883a 	add	r3,r3,r3
81117580:	18c7883a 	add	r3,r3,r3
81117584:	1907883a 	add	r3,r3,r4
81117588:	3884983a 	sll	r2,r7,r2
8111758c:	19c00017 	ldw	r7,0(r3)
81117590:	1a3ffe04 	addi	r8,r3,-8
81117594:	1144b03a 	or	r2,r2,r5
81117598:	32000315 	stw	r8,12(r6)
8111759c:	31c00215 	stw	r7,8(r6)
811175a0:	20800115 	stw	r2,4(r4)
811175a4:	19800015 	stw	r6,0(r3)
811175a8:	39800315 	stw	r6,12(r7)
811175ac:	8809883a 	mov	r4,r17
811175b0:	dfc00217 	ldw	ra,8(sp)
811175b4:	dc400117 	ldw	r17,4(sp)
811175b8:	dc000017 	ldw	r16,0(sp)
811175bc:	dec00304 	addi	sp,sp,12
811175c0:	111fdb81 	jmpi	8111fdb8 <__malloc_unlock>
811175c4:	f800283a 	ret
811175c8:	100ad27a 	srli	r5,r2,9
811175cc:	00c00104 	movi	r3,4
811175d0:	19404a36 	bltu	r3,r5,811176fc <_free_r+0x240>
811175d4:	100ad1ba 	srli	r5,r2,6
811175d8:	28c00e44 	addi	r3,r5,57
811175dc:	18c7883a 	add	r3,r3,r3
811175e0:	29400e04 	addi	r5,r5,56
811175e4:	18c7883a 	add	r3,r3,r3
811175e8:	18c7883a 	add	r3,r3,r3
811175ec:	1909883a 	add	r4,r3,r4
811175f0:	20c00017 	ldw	r3,0(r4)
811175f4:	01e044b4 	movhi	r7,33042
811175f8:	213ffe04 	addi	r4,r4,-8
811175fc:	39da0104 	addi	r7,r7,26628
81117600:	20c04426 	beq	r4,r3,81117714 <_free_r+0x258>
81117604:	01ffff04 	movi	r7,-4
81117608:	19400117 	ldw	r5,4(r3)
8111760c:	29ca703a 	and	r5,r5,r7
81117610:	1140022e 	bgeu	r2,r5,8111761c <_free_r+0x160>
81117614:	18c00217 	ldw	r3,8(r3)
81117618:	20fffb1e 	bne	r4,r3,81117608 <__reset+0xfb0f7608>
8111761c:	19000317 	ldw	r4,12(r3)
81117620:	31000315 	stw	r4,12(r6)
81117624:	30c00215 	stw	r3,8(r6)
81117628:	21800215 	stw	r6,8(r4)
8111762c:	19800315 	stw	r6,12(r3)
81117630:	003fde06 	br	811175ac <__reset+0xfb0f75ac>
81117634:	29c00217 	ldw	r7,8(r5)
81117638:	10c5883a 	add	r2,r2,r3
8111763c:	00e044b4 	movhi	r3,33042
81117640:	18da0304 	addi	r3,r3,26636
81117644:	38c03b26 	beq	r7,r3,81117734 <_free_r+0x278>
81117648:	2a000317 	ldw	r8,12(r5)
8111764c:	11400054 	ori	r5,r2,1
81117650:	3087883a 	add	r3,r6,r2
81117654:	3a000315 	stw	r8,12(r7)
81117658:	41c00215 	stw	r7,8(r8)
8111765c:	31400115 	stw	r5,4(r6)
81117660:	18800015 	stw	r2,0(r3)
81117664:	003fbd06 	br	8111755c <__reset+0xfb0f755c>
81117668:	39c0004c 	andi	r7,r7,1
8111766c:	10c5883a 	add	r2,r2,r3
81117670:	3800071e 	bne	r7,zero,81117690 <_free_r+0x1d4>
81117674:	81fffe17 	ldw	r7,-8(r16)
81117678:	31cdc83a 	sub	r6,r6,r7
8111767c:	30c00317 	ldw	r3,12(r6)
81117680:	31400217 	ldw	r5,8(r6)
81117684:	11c5883a 	add	r2,r2,r7
81117688:	28c00315 	stw	r3,12(r5)
8111768c:	19400215 	stw	r5,8(r3)
81117690:	10c00054 	ori	r3,r2,1
81117694:	30c00115 	stw	r3,4(r6)
81117698:	00e044f4 	movhi	r3,33043
8111769c:	18e01404 	addi	r3,r3,-32688
811176a0:	18c00017 	ldw	r3,0(r3)
811176a4:	21800215 	stw	r6,8(r4)
811176a8:	10ffc036 	bltu	r2,r3,811175ac <__reset+0xfb0f75ac>
811176ac:	00a044f4 	movhi	r2,33043
811176b0:	10a04204 	addi	r2,r2,-32504
811176b4:	11400017 	ldw	r5,0(r2)
811176b8:	8809883a 	mov	r4,r17
811176bc:	11173980 	call	81117398 <_malloc_trim_r>
811176c0:	003fba06 	br	811175ac <__reset+0xfb0f75ac>
811176c4:	28c9883a 	add	r4,r5,r3
811176c8:	21000117 	ldw	r4,4(r4)
811176cc:	2100004c 	andi	r4,r4,1
811176d0:	2000391e 	bne	r4,zero,811177b8 <_free_r+0x2fc>
811176d4:	29c00217 	ldw	r7,8(r5)
811176d8:	29000317 	ldw	r4,12(r5)
811176dc:	1885883a 	add	r2,r3,r2
811176e0:	10c00054 	ori	r3,r2,1
811176e4:	39000315 	stw	r4,12(r7)
811176e8:	21c00215 	stw	r7,8(r4)
811176ec:	30c00115 	stw	r3,4(r6)
811176f0:	308d883a 	add	r6,r6,r2
811176f4:	30800015 	stw	r2,0(r6)
811176f8:	003fac06 	br	811175ac <__reset+0xfb0f75ac>
811176fc:	00c00504 	movi	r3,20
81117700:	19401536 	bltu	r3,r5,81117758 <_free_r+0x29c>
81117704:	28c01704 	addi	r3,r5,92
81117708:	18c7883a 	add	r3,r3,r3
8111770c:	294016c4 	addi	r5,r5,91
81117710:	003fb406 	br	811175e4 <__reset+0xfb0f75e4>
81117714:	280bd0ba 	srai	r5,r5,2
81117718:	00c00044 	movi	r3,1
8111771c:	38800117 	ldw	r2,4(r7)
81117720:	194a983a 	sll	r5,r3,r5
81117724:	2007883a 	mov	r3,r4
81117728:	2884b03a 	or	r2,r5,r2
8111772c:	38800115 	stw	r2,4(r7)
81117730:	003fbb06 	br	81117620 <__reset+0xfb0f7620>
81117734:	21800515 	stw	r6,20(r4)
81117738:	21800415 	stw	r6,16(r4)
8111773c:	10c00054 	ori	r3,r2,1
81117740:	31c00315 	stw	r7,12(r6)
81117744:	31c00215 	stw	r7,8(r6)
81117748:	30c00115 	stw	r3,4(r6)
8111774c:	308d883a 	add	r6,r6,r2
81117750:	30800015 	stw	r2,0(r6)
81117754:	003f9506 	br	811175ac <__reset+0xfb0f75ac>
81117758:	00c01504 	movi	r3,84
8111775c:	19400536 	bltu	r3,r5,81117774 <_free_r+0x2b8>
81117760:	100ad33a 	srli	r5,r2,12
81117764:	28c01bc4 	addi	r3,r5,111
81117768:	18c7883a 	add	r3,r3,r3
8111776c:	29401b84 	addi	r5,r5,110
81117770:	003f9c06 	br	811175e4 <__reset+0xfb0f75e4>
81117774:	00c05504 	movi	r3,340
81117778:	19400536 	bltu	r3,r5,81117790 <_free_r+0x2d4>
8111777c:	100ad3fa 	srli	r5,r2,15
81117780:	28c01e04 	addi	r3,r5,120
81117784:	18c7883a 	add	r3,r3,r3
81117788:	29401dc4 	addi	r5,r5,119
8111778c:	003f9506 	br	811175e4 <__reset+0xfb0f75e4>
81117790:	00c15504 	movi	r3,1364
81117794:	19400536 	bltu	r3,r5,811177ac <_free_r+0x2f0>
81117798:	100ad4ba 	srli	r5,r2,18
8111779c:	28c01f44 	addi	r3,r5,125
811177a0:	18c7883a 	add	r3,r3,r3
811177a4:	29401f04 	addi	r5,r5,124
811177a8:	003f8e06 	br	811175e4 <__reset+0xfb0f75e4>
811177ac:	00c03f84 	movi	r3,254
811177b0:	01401f84 	movi	r5,126
811177b4:	003f8b06 	br	811175e4 <__reset+0xfb0f75e4>
811177b8:	10c00054 	ori	r3,r2,1
811177bc:	30c00115 	stw	r3,4(r6)
811177c0:	308d883a 	add	r6,r6,r2
811177c4:	30800015 	stw	r2,0(r6)
811177c8:	003f7806 	br	811175ac <__reset+0xfb0f75ac>

811177cc <__sfvwrite_r>:
811177cc:	30800217 	ldw	r2,8(r6)
811177d0:	10006726 	beq	r2,zero,81117970 <__sfvwrite_r+0x1a4>
811177d4:	28c0030b 	ldhu	r3,12(r5)
811177d8:	defff404 	addi	sp,sp,-48
811177dc:	dd400715 	stw	r21,28(sp)
811177e0:	dd000615 	stw	r20,24(sp)
811177e4:	dc000215 	stw	r16,8(sp)
811177e8:	dfc00b15 	stw	ra,44(sp)
811177ec:	df000a15 	stw	fp,40(sp)
811177f0:	ddc00915 	stw	r23,36(sp)
811177f4:	dd800815 	stw	r22,32(sp)
811177f8:	dcc00515 	stw	r19,20(sp)
811177fc:	dc800415 	stw	r18,16(sp)
81117800:	dc400315 	stw	r17,12(sp)
81117804:	1880020c 	andi	r2,r3,8
81117808:	2821883a 	mov	r16,r5
8111780c:	202b883a 	mov	r21,r4
81117810:	3029883a 	mov	r20,r6
81117814:	10002726 	beq	r2,zero,811178b4 <__sfvwrite_r+0xe8>
81117818:	28800417 	ldw	r2,16(r5)
8111781c:	10002526 	beq	r2,zero,811178b4 <__sfvwrite_r+0xe8>
81117820:	1880008c 	andi	r2,r3,2
81117824:	a4400017 	ldw	r17,0(r20)
81117828:	10002a26 	beq	r2,zero,811178d4 <__sfvwrite_r+0x108>
8111782c:	05a00034 	movhi	r22,32768
81117830:	0027883a 	mov	r19,zero
81117834:	0025883a 	mov	r18,zero
81117838:	b5bf0004 	addi	r22,r22,-1024
8111783c:	980d883a 	mov	r6,r19
81117840:	a809883a 	mov	r4,r21
81117844:	90004626 	beq	r18,zero,81117960 <__sfvwrite_r+0x194>
81117848:	900f883a 	mov	r7,r18
8111784c:	b480022e 	bgeu	r22,r18,81117858 <__sfvwrite_r+0x8c>
81117850:	01e00034 	movhi	r7,32768
81117854:	39ff0004 	addi	r7,r7,-1024
81117858:	80800917 	ldw	r2,36(r16)
8111785c:	81400717 	ldw	r5,28(r16)
81117860:	103ee83a 	callr	r2
81117864:	0080570e 	bge	zero,r2,811179c4 <__sfvwrite_r+0x1f8>
81117868:	a0c00217 	ldw	r3,8(r20)
8111786c:	98a7883a 	add	r19,r19,r2
81117870:	90a5c83a 	sub	r18,r18,r2
81117874:	1885c83a 	sub	r2,r3,r2
81117878:	a0800215 	stw	r2,8(r20)
8111787c:	103fef1e 	bne	r2,zero,8111783c <__reset+0xfb0f783c>
81117880:	0005883a 	mov	r2,zero
81117884:	dfc00b17 	ldw	ra,44(sp)
81117888:	df000a17 	ldw	fp,40(sp)
8111788c:	ddc00917 	ldw	r23,36(sp)
81117890:	dd800817 	ldw	r22,32(sp)
81117894:	dd400717 	ldw	r21,28(sp)
81117898:	dd000617 	ldw	r20,24(sp)
8111789c:	dcc00517 	ldw	r19,20(sp)
811178a0:	dc800417 	ldw	r18,16(sp)
811178a4:	dc400317 	ldw	r17,12(sp)
811178a8:	dc000217 	ldw	r16,8(sp)
811178ac:	dec00c04 	addi	sp,sp,48
811178b0:	f800283a 	ret
811178b4:	800b883a 	mov	r5,r16
811178b8:	a809883a 	mov	r4,r21
811178bc:	11152740 	call	81115274 <__swsetup_r>
811178c0:	1000eb1e 	bne	r2,zero,81117c70 <__sfvwrite_r+0x4a4>
811178c4:	80c0030b 	ldhu	r3,12(r16)
811178c8:	a4400017 	ldw	r17,0(r20)
811178cc:	1880008c 	andi	r2,r3,2
811178d0:	103fd61e 	bne	r2,zero,8111782c <__reset+0xfb0f782c>
811178d4:	1880004c 	andi	r2,r3,1
811178d8:	10003f1e 	bne	r2,zero,811179d8 <__sfvwrite_r+0x20c>
811178dc:	0039883a 	mov	fp,zero
811178e0:	0025883a 	mov	r18,zero
811178e4:	90001a26 	beq	r18,zero,81117950 <__sfvwrite_r+0x184>
811178e8:	1880800c 	andi	r2,r3,512
811178ec:	84c00217 	ldw	r19,8(r16)
811178f0:	10002126 	beq	r2,zero,81117978 <__sfvwrite_r+0x1ac>
811178f4:	982f883a 	mov	r23,r19
811178f8:	94c09336 	bltu	r18,r19,81117b48 <__sfvwrite_r+0x37c>
811178fc:	1881200c 	andi	r2,r3,1152
81117900:	10009e1e 	bne	r2,zero,81117b7c <__sfvwrite_r+0x3b0>
81117904:	81000017 	ldw	r4,0(r16)
81117908:	b80d883a 	mov	r6,r23
8111790c:	e00b883a 	mov	r5,fp
81117910:	11180840 	call	81118084 <memmove>
81117914:	80c00217 	ldw	r3,8(r16)
81117918:	81000017 	ldw	r4,0(r16)
8111791c:	9005883a 	mov	r2,r18
81117920:	1ce7c83a 	sub	r19,r3,r19
81117924:	25cf883a 	add	r7,r4,r23
81117928:	84c00215 	stw	r19,8(r16)
8111792c:	81c00015 	stw	r7,0(r16)
81117930:	a0c00217 	ldw	r3,8(r20)
81117934:	e0b9883a 	add	fp,fp,r2
81117938:	90a5c83a 	sub	r18,r18,r2
8111793c:	18a7c83a 	sub	r19,r3,r2
81117940:	a4c00215 	stw	r19,8(r20)
81117944:	983fce26 	beq	r19,zero,81117880 <__reset+0xfb0f7880>
81117948:	80c0030b 	ldhu	r3,12(r16)
8111794c:	903fe61e 	bne	r18,zero,811178e8 <__reset+0xfb0f78e8>
81117950:	8f000017 	ldw	fp,0(r17)
81117954:	8c800117 	ldw	r18,4(r17)
81117958:	8c400204 	addi	r17,r17,8
8111795c:	003fe106 	br	811178e4 <__reset+0xfb0f78e4>
81117960:	8cc00017 	ldw	r19,0(r17)
81117964:	8c800117 	ldw	r18,4(r17)
81117968:	8c400204 	addi	r17,r17,8
8111796c:	003fb306 	br	8111783c <__reset+0xfb0f783c>
81117970:	0005883a 	mov	r2,zero
81117974:	f800283a 	ret
81117978:	81000017 	ldw	r4,0(r16)
8111797c:	80800417 	ldw	r2,16(r16)
81117980:	11005736 	bltu	r2,r4,81117ae0 <__sfvwrite_r+0x314>
81117984:	85c00517 	ldw	r23,20(r16)
81117988:	95c05536 	bltu	r18,r23,81117ae0 <__sfvwrite_r+0x314>
8111798c:	00a00034 	movhi	r2,32768
81117990:	10bfffc4 	addi	r2,r2,-1
81117994:	9009883a 	mov	r4,r18
81117998:	1480012e 	bgeu	r2,r18,811179a0 <__sfvwrite_r+0x1d4>
8111799c:	1009883a 	mov	r4,r2
811179a0:	b80b883a 	mov	r5,r23
811179a4:	111d59c0 	call	8111d59c <__divsi3>
811179a8:	15cf383a 	mul	r7,r2,r23
811179ac:	81400717 	ldw	r5,28(r16)
811179b0:	80800917 	ldw	r2,36(r16)
811179b4:	e00d883a 	mov	r6,fp
811179b8:	a809883a 	mov	r4,r21
811179bc:	103ee83a 	callr	r2
811179c0:	00bfdb16 	blt	zero,r2,81117930 <__reset+0xfb0f7930>
811179c4:	8080030b 	ldhu	r2,12(r16)
811179c8:	10801014 	ori	r2,r2,64
811179cc:	8080030d 	sth	r2,12(r16)
811179d0:	00bfffc4 	movi	r2,-1
811179d4:	003fab06 	br	81117884 <__reset+0xfb0f7884>
811179d8:	0027883a 	mov	r19,zero
811179dc:	0011883a 	mov	r8,zero
811179e0:	0039883a 	mov	fp,zero
811179e4:	0025883a 	mov	r18,zero
811179e8:	90001f26 	beq	r18,zero,81117a68 <__sfvwrite_r+0x29c>
811179ec:	40005a26 	beq	r8,zero,81117b58 <__sfvwrite_r+0x38c>
811179f0:	982d883a 	mov	r22,r19
811179f4:	94c0012e 	bgeu	r18,r19,811179fc <__sfvwrite_r+0x230>
811179f8:	902d883a 	mov	r22,r18
811179fc:	81000017 	ldw	r4,0(r16)
81117a00:	80800417 	ldw	r2,16(r16)
81117a04:	b02f883a 	mov	r23,r22
81117a08:	81c00517 	ldw	r7,20(r16)
81117a0c:	1100032e 	bgeu	r2,r4,81117a1c <__sfvwrite_r+0x250>
81117a10:	80c00217 	ldw	r3,8(r16)
81117a14:	38c7883a 	add	r3,r7,r3
81117a18:	1d801816 	blt	r3,r22,81117a7c <__sfvwrite_r+0x2b0>
81117a1c:	b1c03e16 	blt	r22,r7,81117b18 <__sfvwrite_r+0x34c>
81117a20:	80800917 	ldw	r2,36(r16)
81117a24:	81400717 	ldw	r5,28(r16)
81117a28:	e00d883a 	mov	r6,fp
81117a2c:	da000115 	stw	r8,4(sp)
81117a30:	a809883a 	mov	r4,r21
81117a34:	103ee83a 	callr	r2
81117a38:	102f883a 	mov	r23,r2
81117a3c:	da000117 	ldw	r8,4(sp)
81117a40:	00bfe00e 	bge	zero,r2,811179c4 <__reset+0xfb0f79c4>
81117a44:	9de7c83a 	sub	r19,r19,r23
81117a48:	98001f26 	beq	r19,zero,81117ac8 <__sfvwrite_r+0x2fc>
81117a4c:	a0800217 	ldw	r2,8(r20)
81117a50:	e5f9883a 	add	fp,fp,r23
81117a54:	95e5c83a 	sub	r18,r18,r23
81117a58:	15efc83a 	sub	r23,r2,r23
81117a5c:	a5c00215 	stw	r23,8(r20)
81117a60:	b83f8726 	beq	r23,zero,81117880 <__reset+0xfb0f7880>
81117a64:	903fe11e 	bne	r18,zero,811179ec <__reset+0xfb0f79ec>
81117a68:	8f000017 	ldw	fp,0(r17)
81117a6c:	8c800117 	ldw	r18,4(r17)
81117a70:	0011883a 	mov	r8,zero
81117a74:	8c400204 	addi	r17,r17,8
81117a78:	003fdb06 	br	811179e8 <__reset+0xfb0f79e8>
81117a7c:	180d883a 	mov	r6,r3
81117a80:	e00b883a 	mov	r5,fp
81117a84:	da000115 	stw	r8,4(sp)
81117a88:	d8c00015 	stw	r3,0(sp)
81117a8c:	11180840 	call	81118084 <memmove>
81117a90:	d8c00017 	ldw	r3,0(sp)
81117a94:	80800017 	ldw	r2,0(r16)
81117a98:	800b883a 	mov	r5,r16
81117a9c:	a809883a 	mov	r4,r21
81117aa0:	10c5883a 	add	r2,r2,r3
81117aa4:	80800015 	stw	r2,0(r16)
81117aa8:	d8c00015 	stw	r3,0(sp)
81117aac:	1116ec00 	call	81116ec0 <_fflush_r>
81117ab0:	d8c00017 	ldw	r3,0(sp)
81117ab4:	da000117 	ldw	r8,4(sp)
81117ab8:	103fc21e 	bne	r2,zero,811179c4 <__reset+0xfb0f79c4>
81117abc:	182f883a 	mov	r23,r3
81117ac0:	9de7c83a 	sub	r19,r19,r23
81117ac4:	983fe11e 	bne	r19,zero,81117a4c <__reset+0xfb0f7a4c>
81117ac8:	800b883a 	mov	r5,r16
81117acc:	a809883a 	mov	r4,r21
81117ad0:	1116ec00 	call	81116ec0 <_fflush_r>
81117ad4:	103fbb1e 	bne	r2,zero,811179c4 <__reset+0xfb0f79c4>
81117ad8:	0011883a 	mov	r8,zero
81117adc:	003fdb06 	br	81117a4c <__reset+0xfb0f7a4c>
81117ae0:	94c0012e 	bgeu	r18,r19,81117ae8 <__sfvwrite_r+0x31c>
81117ae4:	9027883a 	mov	r19,r18
81117ae8:	980d883a 	mov	r6,r19
81117aec:	e00b883a 	mov	r5,fp
81117af0:	11180840 	call	81118084 <memmove>
81117af4:	80800217 	ldw	r2,8(r16)
81117af8:	80c00017 	ldw	r3,0(r16)
81117afc:	14c5c83a 	sub	r2,r2,r19
81117b00:	1cc7883a 	add	r3,r3,r19
81117b04:	80800215 	stw	r2,8(r16)
81117b08:	80c00015 	stw	r3,0(r16)
81117b0c:	10004326 	beq	r2,zero,81117c1c <__sfvwrite_r+0x450>
81117b10:	9805883a 	mov	r2,r19
81117b14:	003f8606 	br	81117930 <__reset+0xfb0f7930>
81117b18:	b00d883a 	mov	r6,r22
81117b1c:	e00b883a 	mov	r5,fp
81117b20:	da000115 	stw	r8,4(sp)
81117b24:	11180840 	call	81118084 <memmove>
81117b28:	80800217 	ldw	r2,8(r16)
81117b2c:	80c00017 	ldw	r3,0(r16)
81117b30:	da000117 	ldw	r8,4(sp)
81117b34:	1585c83a 	sub	r2,r2,r22
81117b38:	1dad883a 	add	r22,r3,r22
81117b3c:	80800215 	stw	r2,8(r16)
81117b40:	85800015 	stw	r22,0(r16)
81117b44:	003fbf06 	br	81117a44 <__reset+0xfb0f7a44>
81117b48:	81000017 	ldw	r4,0(r16)
81117b4c:	9027883a 	mov	r19,r18
81117b50:	902f883a 	mov	r23,r18
81117b54:	003f6c06 	br	81117908 <__reset+0xfb0f7908>
81117b58:	900d883a 	mov	r6,r18
81117b5c:	01400284 	movi	r5,10
81117b60:	e009883a 	mov	r4,fp
81117b64:	1117fa00 	call	81117fa0 <memchr>
81117b68:	10003e26 	beq	r2,zero,81117c64 <__sfvwrite_r+0x498>
81117b6c:	10800044 	addi	r2,r2,1
81117b70:	1727c83a 	sub	r19,r2,fp
81117b74:	02000044 	movi	r8,1
81117b78:	003f9d06 	br	811179f0 <__reset+0xfb0f79f0>
81117b7c:	80800517 	ldw	r2,20(r16)
81117b80:	81400417 	ldw	r5,16(r16)
81117b84:	81c00017 	ldw	r7,0(r16)
81117b88:	10a7883a 	add	r19,r2,r2
81117b8c:	9885883a 	add	r2,r19,r2
81117b90:	1026d7fa 	srli	r19,r2,31
81117b94:	396dc83a 	sub	r22,r7,r5
81117b98:	b1000044 	addi	r4,r22,1
81117b9c:	9885883a 	add	r2,r19,r2
81117ba0:	1027d07a 	srai	r19,r2,1
81117ba4:	2485883a 	add	r2,r4,r18
81117ba8:	980d883a 	mov	r6,r19
81117bac:	9880022e 	bgeu	r19,r2,81117bb8 <__sfvwrite_r+0x3ec>
81117bb0:	1027883a 	mov	r19,r2
81117bb4:	100d883a 	mov	r6,r2
81117bb8:	18c1000c 	andi	r3,r3,1024
81117bbc:	18001c26 	beq	r3,zero,81117c30 <__sfvwrite_r+0x464>
81117bc0:	300b883a 	mov	r5,r6
81117bc4:	a809883a 	mov	r4,r21
81117bc8:	110fdc40 	call	8110fdc4 <_malloc_r>
81117bcc:	102f883a 	mov	r23,r2
81117bd0:	10002926 	beq	r2,zero,81117c78 <__sfvwrite_r+0x4ac>
81117bd4:	81400417 	ldw	r5,16(r16)
81117bd8:	b00d883a 	mov	r6,r22
81117bdc:	1009883a 	mov	r4,r2
81117be0:	11105d00 	call	811105d0 <memcpy>
81117be4:	8080030b 	ldhu	r2,12(r16)
81117be8:	00fedfc4 	movi	r3,-1153
81117bec:	10c4703a 	and	r2,r2,r3
81117bf0:	10802014 	ori	r2,r2,128
81117bf4:	8080030d 	sth	r2,12(r16)
81117bf8:	bd89883a 	add	r4,r23,r22
81117bfc:	9d8fc83a 	sub	r7,r19,r22
81117c00:	85c00415 	stw	r23,16(r16)
81117c04:	84c00515 	stw	r19,20(r16)
81117c08:	81000015 	stw	r4,0(r16)
81117c0c:	9027883a 	mov	r19,r18
81117c10:	81c00215 	stw	r7,8(r16)
81117c14:	902f883a 	mov	r23,r18
81117c18:	003f3b06 	br	81117908 <__reset+0xfb0f7908>
81117c1c:	800b883a 	mov	r5,r16
81117c20:	a809883a 	mov	r4,r21
81117c24:	1116ec00 	call	81116ec0 <_fflush_r>
81117c28:	103fb926 	beq	r2,zero,81117b10 <__reset+0xfb0f7b10>
81117c2c:	003f6506 	br	811179c4 <__reset+0xfb0f79c4>
81117c30:	a809883a 	mov	r4,r21
81117c34:	111923c0 	call	8111923c <_realloc_r>
81117c38:	102f883a 	mov	r23,r2
81117c3c:	103fee1e 	bne	r2,zero,81117bf8 <__reset+0xfb0f7bf8>
81117c40:	81400417 	ldw	r5,16(r16)
81117c44:	a809883a 	mov	r4,r21
81117c48:	11174bc0 	call	811174bc <_free_r>
81117c4c:	8080030b 	ldhu	r2,12(r16)
81117c50:	00ffdfc4 	movi	r3,-129
81117c54:	1884703a 	and	r2,r3,r2
81117c58:	00c00304 	movi	r3,12
81117c5c:	a8c00015 	stw	r3,0(r21)
81117c60:	003f5906 	br	811179c8 <__reset+0xfb0f79c8>
81117c64:	94c00044 	addi	r19,r18,1
81117c68:	02000044 	movi	r8,1
81117c6c:	003f6006 	br	811179f0 <__reset+0xfb0f79f0>
81117c70:	00bfffc4 	movi	r2,-1
81117c74:	003f0306 	br	81117884 <__reset+0xfb0f7884>
81117c78:	00800304 	movi	r2,12
81117c7c:	a8800015 	stw	r2,0(r21)
81117c80:	8080030b 	ldhu	r2,12(r16)
81117c84:	003f5006 	br	811179c8 <__reset+0xfb0f79c8>

81117c88 <_fwalk>:
81117c88:	defff704 	addi	sp,sp,-36
81117c8c:	dd000415 	stw	r20,16(sp)
81117c90:	dfc00815 	stw	ra,32(sp)
81117c94:	ddc00715 	stw	r23,28(sp)
81117c98:	dd800615 	stw	r22,24(sp)
81117c9c:	dd400515 	stw	r21,20(sp)
81117ca0:	dcc00315 	stw	r19,12(sp)
81117ca4:	dc800215 	stw	r18,8(sp)
81117ca8:	dc400115 	stw	r17,4(sp)
81117cac:	dc000015 	stw	r16,0(sp)
81117cb0:	2500b804 	addi	r20,r4,736
81117cb4:	a0002326 	beq	r20,zero,81117d44 <_fwalk+0xbc>
81117cb8:	282b883a 	mov	r21,r5
81117cbc:	002f883a 	mov	r23,zero
81117cc0:	05800044 	movi	r22,1
81117cc4:	04ffffc4 	movi	r19,-1
81117cc8:	a4400117 	ldw	r17,4(r20)
81117ccc:	a4800217 	ldw	r18,8(r20)
81117cd0:	8c7fffc4 	addi	r17,r17,-1
81117cd4:	88000d16 	blt	r17,zero,81117d0c <_fwalk+0x84>
81117cd8:	94000304 	addi	r16,r18,12
81117cdc:	94800384 	addi	r18,r18,14
81117ce0:	8080000b 	ldhu	r2,0(r16)
81117ce4:	8c7fffc4 	addi	r17,r17,-1
81117ce8:	813ffd04 	addi	r4,r16,-12
81117cec:	b080042e 	bgeu	r22,r2,81117d00 <_fwalk+0x78>
81117cf0:	9080000f 	ldh	r2,0(r18)
81117cf4:	14c00226 	beq	r2,r19,81117d00 <_fwalk+0x78>
81117cf8:	a83ee83a 	callr	r21
81117cfc:	b8aeb03a 	or	r23,r23,r2
81117d00:	84001a04 	addi	r16,r16,104
81117d04:	94801a04 	addi	r18,r18,104
81117d08:	8cfff51e 	bne	r17,r19,81117ce0 <__reset+0xfb0f7ce0>
81117d0c:	a5000017 	ldw	r20,0(r20)
81117d10:	a03fed1e 	bne	r20,zero,81117cc8 <__reset+0xfb0f7cc8>
81117d14:	b805883a 	mov	r2,r23
81117d18:	dfc00817 	ldw	ra,32(sp)
81117d1c:	ddc00717 	ldw	r23,28(sp)
81117d20:	dd800617 	ldw	r22,24(sp)
81117d24:	dd400517 	ldw	r21,20(sp)
81117d28:	dd000417 	ldw	r20,16(sp)
81117d2c:	dcc00317 	ldw	r19,12(sp)
81117d30:	dc800217 	ldw	r18,8(sp)
81117d34:	dc400117 	ldw	r17,4(sp)
81117d38:	dc000017 	ldw	r16,0(sp)
81117d3c:	dec00904 	addi	sp,sp,36
81117d40:	f800283a 	ret
81117d44:	002f883a 	mov	r23,zero
81117d48:	003ff206 	br	81117d14 <__reset+0xfb0f7d14>

81117d4c <_fwalk_reent>:
81117d4c:	defff704 	addi	sp,sp,-36
81117d50:	dd000415 	stw	r20,16(sp)
81117d54:	dfc00815 	stw	ra,32(sp)
81117d58:	ddc00715 	stw	r23,28(sp)
81117d5c:	dd800615 	stw	r22,24(sp)
81117d60:	dd400515 	stw	r21,20(sp)
81117d64:	dcc00315 	stw	r19,12(sp)
81117d68:	dc800215 	stw	r18,8(sp)
81117d6c:	dc400115 	stw	r17,4(sp)
81117d70:	dc000015 	stw	r16,0(sp)
81117d74:	2500b804 	addi	r20,r4,736
81117d78:	a0002326 	beq	r20,zero,81117e08 <_fwalk_reent+0xbc>
81117d7c:	282b883a 	mov	r21,r5
81117d80:	2027883a 	mov	r19,r4
81117d84:	002f883a 	mov	r23,zero
81117d88:	05800044 	movi	r22,1
81117d8c:	04bfffc4 	movi	r18,-1
81117d90:	a4400117 	ldw	r17,4(r20)
81117d94:	a4000217 	ldw	r16,8(r20)
81117d98:	8c7fffc4 	addi	r17,r17,-1
81117d9c:	88000c16 	blt	r17,zero,81117dd0 <_fwalk_reent+0x84>
81117da0:	84000304 	addi	r16,r16,12
81117da4:	8080000b 	ldhu	r2,0(r16)
81117da8:	8c7fffc4 	addi	r17,r17,-1
81117dac:	817ffd04 	addi	r5,r16,-12
81117db0:	b080052e 	bgeu	r22,r2,81117dc8 <_fwalk_reent+0x7c>
81117db4:	8080008f 	ldh	r2,2(r16)
81117db8:	9809883a 	mov	r4,r19
81117dbc:	14800226 	beq	r2,r18,81117dc8 <_fwalk_reent+0x7c>
81117dc0:	a83ee83a 	callr	r21
81117dc4:	b8aeb03a 	or	r23,r23,r2
81117dc8:	84001a04 	addi	r16,r16,104
81117dcc:	8cbff51e 	bne	r17,r18,81117da4 <__reset+0xfb0f7da4>
81117dd0:	a5000017 	ldw	r20,0(r20)
81117dd4:	a03fee1e 	bne	r20,zero,81117d90 <__reset+0xfb0f7d90>
81117dd8:	b805883a 	mov	r2,r23
81117ddc:	dfc00817 	ldw	ra,32(sp)
81117de0:	ddc00717 	ldw	r23,28(sp)
81117de4:	dd800617 	ldw	r22,24(sp)
81117de8:	dd400517 	ldw	r21,20(sp)
81117dec:	dd000417 	ldw	r20,16(sp)
81117df0:	dcc00317 	ldw	r19,12(sp)
81117df4:	dc800217 	ldw	r18,8(sp)
81117df8:	dc400117 	ldw	r17,4(sp)
81117dfc:	dc000017 	ldw	r16,0(sp)
81117e00:	dec00904 	addi	sp,sp,36
81117e04:	f800283a 	ret
81117e08:	002f883a 	mov	r23,zero
81117e0c:	003ff206 	br	81117dd8 <__reset+0xfb0f7dd8>

81117e10 <_isatty_r>:
81117e10:	defffd04 	addi	sp,sp,-12
81117e14:	dc000015 	stw	r16,0(sp)
81117e18:	042044f4 	movhi	r16,33043
81117e1c:	dc400115 	stw	r17,4(sp)
81117e20:	84203f04 	addi	r16,r16,-32516
81117e24:	2023883a 	mov	r17,r4
81117e28:	2809883a 	mov	r4,r5
81117e2c:	dfc00215 	stw	ra,8(sp)
81117e30:	80000015 	stw	zero,0(r16)
81117e34:	111fb640 	call	8111fb64 <isatty>
81117e38:	00ffffc4 	movi	r3,-1
81117e3c:	10c00526 	beq	r2,r3,81117e54 <_isatty_r+0x44>
81117e40:	dfc00217 	ldw	ra,8(sp)
81117e44:	dc400117 	ldw	r17,4(sp)
81117e48:	dc000017 	ldw	r16,0(sp)
81117e4c:	dec00304 	addi	sp,sp,12
81117e50:	f800283a 	ret
81117e54:	80c00017 	ldw	r3,0(r16)
81117e58:	183ff926 	beq	r3,zero,81117e40 <__reset+0xfb0f7e40>
81117e5c:	88c00015 	stw	r3,0(r17)
81117e60:	003ff706 	br	81117e40 <__reset+0xfb0f7e40>

81117e64 <_setlocale_r>:
81117e64:	30001b26 	beq	r6,zero,81117ed4 <_setlocale_r+0x70>
81117e68:	016044b4 	movhi	r5,33042
81117e6c:	defffe04 	addi	sp,sp,-8
81117e70:	2957f004 	addi	r5,r5,24512
81117e74:	3009883a 	mov	r4,r6
81117e78:	dc000015 	stw	r16,0(sp)
81117e7c:	dfc00115 	stw	ra,4(sp)
81117e80:	3021883a 	mov	r16,r6
81117e84:	11198140 	call	81119814 <strcmp>
81117e88:	1000061e 	bne	r2,zero,81117ea4 <_setlocale_r+0x40>
81117e8c:	00a044b4 	movhi	r2,33042
81117e90:	1097ca04 	addi	r2,r2,24360
81117e94:	dfc00117 	ldw	ra,4(sp)
81117e98:	dc000017 	ldw	r16,0(sp)
81117e9c:	dec00204 	addi	sp,sp,8
81117ea0:	f800283a 	ret
81117ea4:	016044b4 	movhi	r5,33042
81117ea8:	2957ca04 	addi	r5,r5,24360
81117eac:	8009883a 	mov	r4,r16
81117eb0:	11198140 	call	81119814 <strcmp>
81117eb4:	103ff526 	beq	r2,zero,81117e8c <__reset+0xfb0f7e8c>
81117eb8:	016044b4 	movhi	r5,33042
81117ebc:	2957d304 	addi	r5,r5,24396
81117ec0:	8009883a 	mov	r4,r16
81117ec4:	11198140 	call	81119814 <strcmp>
81117ec8:	103ff026 	beq	r2,zero,81117e8c <__reset+0xfb0f7e8c>
81117ecc:	0005883a 	mov	r2,zero
81117ed0:	003ff006 	br	81117e94 <__reset+0xfb0f7e94>
81117ed4:	00a044b4 	movhi	r2,33042
81117ed8:	1097ca04 	addi	r2,r2,24360
81117edc:	f800283a 	ret

81117ee0 <__locale_charset>:
81117ee0:	00a044b4 	movhi	r2,33042
81117ee4:	109b0b04 	addi	r2,r2,27692
81117ee8:	f800283a 	ret

81117eec <__locale_mb_cur_max>:
81117eec:	00a044f4 	movhi	r2,33043
81117ef0:	10a01504 	addi	r2,r2,-32684
81117ef4:	10800017 	ldw	r2,0(r2)
81117ef8:	f800283a 	ret

81117efc <__locale_msgcharset>:
81117efc:	00a044b4 	movhi	r2,33042
81117f00:	109b0304 	addi	r2,r2,27660
81117f04:	f800283a 	ret

81117f08 <__locale_cjk_lang>:
81117f08:	0005883a 	mov	r2,zero
81117f0c:	f800283a 	ret

81117f10 <_localeconv_r>:
81117f10:	00a044b4 	movhi	r2,33042
81117f14:	109b1304 	addi	r2,r2,27724
81117f18:	f800283a 	ret

81117f1c <setlocale>:
81117f1c:	00a044f4 	movhi	r2,33043
81117f20:	10a01204 	addi	r2,r2,-32696
81117f24:	280d883a 	mov	r6,r5
81117f28:	200b883a 	mov	r5,r4
81117f2c:	11000017 	ldw	r4,0(r2)
81117f30:	1117e641 	jmpi	81117e64 <_setlocale_r>

81117f34 <localeconv>:
81117f34:	00a044b4 	movhi	r2,33042
81117f38:	109b1304 	addi	r2,r2,27724
81117f3c:	f800283a 	ret

81117f40 <_lseek_r>:
81117f40:	defffd04 	addi	sp,sp,-12
81117f44:	2805883a 	mov	r2,r5
81117f48:	dc000015 	stw	r16,0(sp)
81117f4c:	042044f4 	movhi	r16,33043
81117f50:	dc400115 	stw	r17,4(sp)
81117f54:	300b883a 	mov	r5,r6
81117f58:	84203f04 	addi	r16,r16,-32516
81117f5c:	2023883a 	mov	r17,r4
81117f60:	380d883a 	mov	r6,r7
81117f64:	1009883a 	mov	r4,r2
81117f68:	dfc00215 	stw	ra,8(sp)
81117f6c:	80000015 	stw	zero,0(r16)
81117f70:	111fc440 	call	8111fc44 <lseek>
81117f74:	00ffffc4 	movi	r3,-1
81117f78:	10c00526 	beq	r2,r3,81117f90 <_lseek_r+0x50>
81117f7c:	dfc00217 	ldw	ra,8(sp)
81117f80:	dc400117 	ldw	r17,4(sp)
81117f84:	dc000017 	ldw	r16,0(sp)
81117f88:	dec00304 	addi	sp,sp,12
81117f8c:	f800283a 	ret
81117f90:	80c00017 	ldw	r3,0(r16)
81117f94:	183ff926 	beq	r3,zero,81117f7c <__reset+0xfb0f7f7c>
81117f98:	88c00015 	stw	r3,0(r17)
81117f9c:	003ff706 	br	81117f7c <__reset+0xfb0f7f7c>

81117fa0 <memchr>:
81117fa0:	208000cc 	andi	r2,r4,3
81117fa4:	280f883a 	mov	r7,r5
81117fa8:	10003426 	beq	r2,zero,8111807c <memchr+0xdc>
81117fac:	30bfffc4 	addi	r2,r6,-1
81117fb0:	30001a26 	beq	r6,zero,8111801c <memchr+0x7c>
81117fb4:	20c00003 	ldbu	r3,0(r4)
81117fb8:	29803fcc 	andi	r6,r5,255
81117fbc:	30c0051e 	bne	r6,r3,81117fd4 <memchr+0x34>
81117fc0:	00001806 	br	81118024 <memchr+0x84>
81117fc4:	10001526 	beq	r2,zero,8111801c <memchr+0x7c>
81117fc8:	20c00003 	ldbu	r3,0(r4)
81117fcc:	10bfffc4 	addi	r2,r2,-1
81117fd0:	30c01426 	beq	r6,r3,81118024 <memchr+0x84>
81117fd4:	21000044 	addi	r4,r4,1
81117fd8:	20c000cc 	andi	r3,r4,3
81117fdc:	183ff91e 	bne	r3,zero,81117fc4 <__reset+0xfb0f7fc4>
81117fe0:	020000c4 	movi	r8,3
81117fe4:	40801136 	bltu	r8,r2,8111802c <memchr+0x8c>
81117fe8:	10000c26 	beq	r2,zero,8111801c <memchr+0x7c>
81117fec:	20c00003 	ldbu	r3,0(r4)
81117ff0:	29403fcc 	andi	r5,r5,255
81117ff4:	28c00b26 	beq	r5,r3,81118024 <memchr+0x84>
81117ff8:	20c00044 	addi	r3,r4,1
81117ffc:	39803fcc 	andi	r6,r7,255
81118000:	2089883a 	add	r4,r4,r2
81118004:	00000306 	br	81118014 <memchr+0x74>
81118008:	18c00044 	addi	r3,r3,1
8111800c:	197fffc3 	ldbu	r5,-1(r3)
81118010:	31400526 	beq	r6,r5,81118028 <memchr+0x88>
81118014:	1805883a 	mov	r2,r3
81118018:	20fffb1e 	bne	r4,r3,81118008 <__reset+0xfb0f8008>
8111801c:	0005883a 	mov	r2,zero
81118020:	f800283a 	ret
81118024:	2005883a 	mov	r2,r4
81118028:	f800283a 	ret
8111802c:	28c03fcc 	andi	r3,r5,255
81118030:	1812923a 	slli	r9,r3,8
81118034:	02ffbff4 	movhi	r11,65279
81118038:	02a02074 	movhi	r10,32897
8111803c:	48d2b03a 	or	r9,r9,r3
81118040:	4806943a 	slli	r3,r9,16
81118044:	5affbfc4 	addi	r11,r11,-257
81118048:	52a02004 	addi	r10,r10,-32640
8111804c:	48d2b03a 	or	r9,r9,r3
81118050:	20c00017 	ldw	r3,0(r4)
81118054:	48c6f03a 	xor	r3,r9,r3
81118058:	1acd883a 	add	r6,r3,r11
8111805c:	00c6303a 	nor	r3,zero,r3
81118060:	30c6703a 	and	r3,r6,r3
81118064:	1a86703a 	and	r3,r3,r10
81118068:	183fe01e 	bne	r3,zero,81117fec <__reset+0xfb0f7fec>
8111806c:	10bfff04 	addi	r2,r2,-4
81118070:	21000104 	addi	r4,r4,4
81118074:	40bff636 	bltu	r8,r2,81118050 <__reset+0xfb0f8050>
81118078:	003fdb06 	br	81117fe8 <__reset+0xfb0f7fe8>
8111807c:	3005883a 	mov	r2,r6
81118080:	003fd706 	br	81117fe0 <__reset+0xfb0f7fe0>

81118084 <memmove>:
81118084:	2005883a 	mov	r2,r4
81118088:	29000b2e 	bgeu	r5,r4,811180b8 <memmove+0x34>
8111808c:	298f883a 	add	r7,r5,r6
81118090:	21c0092e 	bgeu	r4,r7,811180b8 <memmove+0x34>
81118094:	2187883a 	add	r3,r4,r6
81118098:	198bc83a 	sub	r5,r3,r6
8111809c:	30004826 	beq	r6,zero,811181c0 <memmove+0x13c>
811180a0:	39ffffc4 	addi	r7,r7,-1
811180a4:	39000003 	ldbu	r4,0(r7)
811180a8:	18ffffc4 	addi	r3,r3,-1
811180ac:	19000005 	stb	r4,0(r3)
811180b0:	28fffb1e 	bne	r5,r3,811180a0 <__reset+0xfb0f80a0>
811180b4:	f800283a 	ret
811180b8:	00c003c4 	movi	r3,15
811180bc:	1980412e 	bgeu	r3,r6,811181c4 <memmove+0x140>
811180c0:	2886b03a 	or	r3,r5,r2
811180c4:	18c000cc 	andi	r3,r3,3
811180c8:	1800401e 	bne	r3,zero,811181cc <memmove+0x148>
811180cc:	33fffc04 	addi	r15,r6,-16
811180d0:	781ed13a 	srli	r15,r15,4
811180d4:	28c00104 	addi	r3,r5,4
811180d8:	13400104 	addi	r13,r2,4
811180dc:	781c913a 	slli	r14,r15,4
811180e0:	2b000204 	addi	r12,r5,8
811180e4:	12c00204 	addi	r11,r2,8
811180e8:	73800504 	addi	r14,r14,20
811180ec:	2a800304 	addi	r10,r5,12
811180f0:	12400304 	addi	r9,r2,12
811180f4:	2b9d883a 	add	r14,r5,r14
811180f8:	2811883a 	mov	r8,r5
811180fc:	100f883a 	mov	r7,r2
81118100:	41000017 	ldw	r4,0(r8)
81118104:	39c00404 	addi	r7,r7,16
81118108:	18c00404 	addi	r3,r3,16
8111810c:	393ffc15 	stw	r4,-16(r7)
81118110:	193ffc17 	ldw	r4,-16(r3)
81118114:	6b400404 	addi	r13,r13,16
81118118:	5ac00404 	addi	r11,r11,16
8111811c:	693ffc15 	stw	r4,-16(r13)
81118120:	61000017 	ldw	r4,0(r12)
81118124:	4a400404 	addi	r9,r9,16
81118128:	42000404 	addi	r8,r8,16
8111812c:	593ffc15 	stw	r4,-16(r11)
81118130:	51000017 	ldw	r4,0(r10)
81118134:	63000404 	addi	r12,r12,16
81118138:	52800404 	addi	r10,r10,16
8111813c:	493ffc15 	stw	r4,-16(r9)
81118140:	1bbfef1e 	bne	r3,r14,81118100 <__reset+0xfb0f8100>
81118144:	79000044 	addi	r4,r15,1
81118148:	2008913a 	slli	r4,r4,4
8111814c:	328003cc 	andi	r10,r6,15
81118150:	02c000c4 	movi	r11,3
81118154:	1107883a 	add	r3,r2,r4
81118158:	290b883a 	add	r5,r5,r4
8111815c:	5a801e2e 	bgeu	r11,r10,811181d8 <memmove+0x154>
81118160:	1813883a 	mov	r9,r3
81118164:	2811883a 	mov	r8,r5
81118168:	500f883a 	mov	r7,r10
8111816c:	41000017 	ldw	r4,0(r8)
81118170:	4a400104 	addi	r9,r9,4
81118174:	39ffff04 	addi	r7,r7,-4
81118178:	493fff15 	stw	r4,-4(r9)
8111817c:	42000104 	addi	r8,r8,4
81118180:	59fffa36 	bltu	r11,r7,8111816c <__reset+0xfb0f816c>
81118184:	513fff04 	addi	r4,r10,-4
81118188:	2008d0ba 	srli	r4,r4,2
8111818c:	318000cc 	andi	r6,r6,3
81118190:	21000044 	addi	r4,r4,1
81118194:	2109883a 	add	r4,r4,r4
81118198:	2109883a 	add	r4,r4,r4
8111819c:	1907883a 	add	r3,r3,r4
811181a0:	290b883a 	add	r5,r5,r4
811181a4:	30000b26 	beq	r6,zero,811181d4 <memmove+0x150>
811181a8:	198d883a 	add	r6,r3,r6
811181ac:	29c00003 	ldbu	r7,0(r5)
811181b0:	18c00044 	addi	r3,r3,1
811181b4:	29400044 	addi	r5,r5,1
811181b8:	19ffffc5 	stb	r7,-1(r3)
811181bc:	19bffb1e 	bne	r3,r6,811181ac <__reset+0xfb0f81ac>
811181c0:	f800283a 	ret
811181c4:	1007883a 	mov	r3,r2
811181c8:	003ff606 	br	811181a4 <__reset+0xfb0f81a4>
811181cc:	1007883a 	mov	r3,r2
811181d0:	003ff506 	br	811181a8 <__reset+0xfb0f81a8>
811181d4:	f800283a 	ret
811181d8:	500d883a 	mov	r6,r10
811181dc:	003ff106 	br	811181a4 <__reset+0xfb0f81a4>

811181e0 <_Balloc>:
811181e0:	20801317 	ldw	r2,76(r4)
811181e4:	defffc04 	addi	sp,sp,-16
811181e8:	dc400115 	stw	r17,4(sp)
811181ec:	dc000015 	stw	r16,0(sp)
811181f0:	dfc00315 	stw	ra,12(sp)
811181f4:	dc800215 	stw	r18,8(sp)
811181f8:	2023883a 	mov	r17,r4
811181fc:	2821883a 	mov	r16,r5
81118200:	10000f26 	beq	r2,zero,81118240 <_Balloc+0x60>
81118204:	8407883a 	add	r3,r16,r16
81118208:	18c7883a 	add	r3,r3,r3
8111820c:	10c7883a 	add	r3,r2,r3
81118210:	18800017 	ldw	r2,0(r3)
81118214:	10001126 	beq	r2,zero,8111825c <_Balloc+0x7c>
81118218:	11000017 	ldw	r4,0(r2)
8111821c:	19000015 	stw	r4,0(r3)
81118220:	10000415 	stw	zero,16(r2)
81118224:	10000315 	stw	zero,12(r2)
81118228:	dfc00317 	ldw	ra,12(sp)
8111822c:	dc800217 	ldw	r18,8(sp)
81118230:	dc400117 	ldw	r17,4(sp)
81118234:	dc000017 	ldw	r16,0(sp)
81118238:	dec00404 	addi	sp,sp,16
8111823c:	f800283a 	ret
81118240:	01800844 	movi	r6,33
81118244:	01400104 	movi	r5,4
81118248:	111c3dc0 	call	8111c3dc <_calloc_r>
8111824c:	88801315 	stw	r2,76(r17)
81118250:	103fec1e 	bne	r2,zero,81118204 <__reset+0xfb0f8204>
81118254:	0005883a 	mov	r2,zero
81118258:	003ff306 	br	81118228 <__reset+0xfb0f8228>
8111825c:	01400044 	movi	r5,1
81118260:	2c24983a 	sll	r18,r5,r16
81118264:	8809883a 	mov	r4,r17
81118268:	91800144 	addi	r6,r18,5
8111826c:	318d883a 	add	r6,r6,r6
81118270:	318d883a 	add	r6,r6,r6
81118274:	111c3dc0 	call	8111c3dc <_calloc_r>
81118278:	103ff626 	beq	r2,zero,81118254 <__reset+0xfb0f8254>
8111827c:	14000115 	stw	r16,4(r2)
81118280:	14800215 	stw	r18,8(r2)
81118284:	003fe606 	br	81118220 <__reset+0xfb0f8220>

81118288 <_Bfree>:
81118288:	28000826 	beq	r5,zero,811182ac <_Bfree+0x24>
8111828c:	28c00117 	ldw	r3,4(r5)
81118290:	20801317 	ldw	r2,76(r4)
81118294:	18c7883a 	add	r3,r3,r3
81118298:	18c7883a 	add	r3,r3,r3
8111829c:	10c5883a 	add	r2,r2,r3
811182a0:	10c00017 	ldw	r3,0(r2)
811182a4:	28c00015 	stw	r3,0(r5)
811182a8:	11400015 	stw	r5,0(r2)
811182ac:	f800283a 	ret

811182b0 <__multadd>:
811182b0:	defffa04 	addi	sp,sp,-24
811182b4:	dc800315 	stw	r18,12(sp)
811182b8:	dc400215 	stw	r17,8(sp)
811182bc:	dc000115 	stw	r16,4(sp)
811182c0:	2823883a 	mov	r17,r5
811182c4:	2c000417 	ldw	r16,16(r5)
811182c8:	dfc00515 	stw	ra,20(sp)
811182cc:	dcc00415 	stw	r19,16(sp)
811182d0:	2025883a 	mov	r18,r4
811182d4:	29400504 	addi	r5,r5,20
811182d8:	0011883a 	mov	r8,zero
811182dc:	28c00017 	ldw	r3,0(r5)
811182e0:	29400104 	addi	r5,r5,4
811182e4:	42000044 	addi	r8,r8,1
811182e8:	18bfffcc 	andi	r2,r3,65535
811182ec:	1185383a 	mul	r2,r2,r6
811182f0:	1806d43a 	srli	r3,r3,16
811182f4:	11cf883a 	add	r7,r2,r7
811182f8:	3808d43a 	srli	r4,r7,16
811182fc:	1987383a 	mul	r3,r3,r6
81118300:	38bfffcc 	andi	r2,r7,65535
81118304:	1907883a 	add	r3,r3,r4
81118308:	1808943a 	slli	r4,r3,16
8111830c:	180ed43a 	srli	r7,r3,16
81118310:	2085883a 	add	r2,r4,r2
81118314:	28bfff15 	stw	r2,-4(r5)
81118318:	443ff016 	blt	r8,r16,811182dc <__reset+0xfb0f82dc>
8111831c:	38000926 	beq	r7,zero,81118344 <__multadd+0x94>
81118320:	88800217 	ldw	r2,8(r17)
81118324:	80800f0e 	bge	r16,r2,81118364 <__multadd+0xb4>
81118328:	80800144 	addi	r2,r16,5
8111832c:	1085883a 	add	r2,r2,r2
81118330:	1085883a 	add	r2,r2,r2
81118334:	8885883a 	add	r2,r17,r2
81118338:	11c00015 	stw	r7,0(r2)
8111833c:	84000044 	addi	r16,r16,1
81118340:	8c000415 	stw	r16,16(r17)
81118344:	8805883a 	mov	r2,r17
81118348:	dfc00517 	ldw	ra,20(sp)
8111834c:	dcc00417 	ldw	r19,16(sp)
81118350:	dc800317 	ldw	r18,12(sp)
81118354:	dc400217 	ldw	r17,8(sp)
81118358:	dc000117 	ldw	r16,4(sp)
8111835c:	dec00604 	addi	sp,sp,24
81118360:	f800283a 	ret
81118364:	89400117 	ldw	r5,4(r17)
81118368:	9009883a 	mov	r4,r18
8111836c:	d9c00015 	stw	r7,0(sp)
81118370:	29400044 	addi	r5,r5,1
81118374:	11181e00 	call	811181e0 <_Balloc>
81118378:	89800417 	ldw	r6,16(r17)
8111837c:	89400304 	addi	r5,r17,12
81118380:	11000304 	addi	r4,r2,12
81118384:	31800084 	addi	r6,r6,2
81118388:	318d883a 	add	r6,r6,r6
8111838c:	318d883a 	add	r6,r6,r6
81118390:	1027883a 	mov	r19,r2
81118394:	11105d00 	call	811105d0 <memcpy>
81118398:	d9c00017 	ldw	r7,0(sp)
8111839c:	88000a26 	beq	r17,zero,811183c8 <__multadd+0x118>
811183a0:	88c00117 	ldw	r3,4(r17)
811183a4:	90801317 	ldw	r2,76(r18)
811183a8:	18c7883a 	add	r3,r3,r3
811183ac:	18c7883a 	add	r3,r3,r3
811183b0:	10c5883a 	add	r2,r2,r3
811183b4:	10c00017 	ldw	r3,0(r2)
811183b8:	88c00015 	stw	r3,0(r17)
811183bc:	14400015 	stw	r17,0(r2)
811183c0:	9823883a 	mov	r17,r19
811183c4:	003fd806 	br	81118328 <__reset+0xfb0f8328>
811183c8:	9823883a 	mov	r17,r19
811183cc:	003fd606 	br	81118328 <__reset+0xfb0f8328>

811183d0 <__s2b>:
811183d0:	defff904 	addi	sp,sp,-28
811183d4:	dc400115 	stw	r17,4(sp)
811183d8:	dc000015 	stw	r16,0(sp)
811183dc:	2023883a 	mov	r17,r4
811183e0:	2821883a 	mov	r16,r5
811183e4:	39000204 	addi	r4,r7,8
811183e8:	01400244 	movi	r5,9
811183ec:	dcc00315 	stw	r19,12(sp)
811183f0:	dc800215 	stw	r18,8(sp)
811183f4:	dfc00615 	stw	ra,24(sp)
811183f8:	dd400515 	stw	r21,20(sp)
811183fc:	dd000415 	stw	r20,16(sp)
81118400:	3825883a 	mov	r18,r7
81118404:	3027883a 	mov	r19,r6
81118408:	111d59c0 	call	8111d59c <__divsi3>
8111840c:	00c00044 	movi	r3,1
81118410:	000b883a 	mov	r5,zero
81118414:	1880030e 	bge	r3,r2,81118424 <__s2b+0x54>
81118418:	18c7883a 	add	r3,r3,r3
8111841c:	29400044 	addi	r5,r5,1
81118420:	18bffd16 	blt	r3,r2,81118418 <__reset+0xfb0f8418>
81118424:	8809883a 	mov	r4,r17
81118428:	11181e00 	call	811181e0 <_Balloc>
8111842c:	d8c00717 	ldw	r3,28(sp)
81118430:	10c00515 	stw	r3,20(r2)
81118434:	00c00044 	movi	r3,1
81118438:	10c00415 	stw	r3,16(r2)
8111843c:	00c00244 	movi	r3,9
81118440:	1cc0210e 	bge	r3,r19,811184c8 <__s2b+0xf8>
81118444:	80eb883a 	add	r21,r16,r3
81118448:	a829883a 	mov	r20,r21
8111844c:	84e1883a 	add	r16,r16,r19
81118450:	a1c00007 	ldb	r7,0(r20)
81118454:	01800284 	movi	r6,10
81118458:	a5000044 	addi	r20,r20,1
8111845c:	100b883a 	mov	r5,r2
81118460:	39fff404 	addi	r7,r7,-48
81118464:	8809883a 	mov	r4,r17
81118468:	11182b00 	call	811182b0 <__multadd>
8111846c:	a43ff81e 	bne	r20,r16,81118450 <__reset+0xfb0f8450>
81118470:	ace1883a 	add	r16,r21,r19
81118474:	843ffe04 	addi	r16,r16,-8
81118478:	9c800a0e 	bge	r19,r18,811184a4 <__s2b+0xd4>
8111847c:	94e5c83a 	sub	r18,r18,r19
81118480:	84a5883a 	add	r18,r16,r18
81118484:	81c00007 	ldb	r7,0(r16)
81118488:	01800284 	movi	r6,10
8111848c:	84000044 	addi	r16,r16,1
81118490:	100b883a 	mov	r5,r2
81118494:	39fff404 	addi	r7,r7,-48
81118498:	8809883a 	mov	r4,r17
8111849c:	11182b00 	call	811182b0 <__multadd>
811184a0:	84bff81e 	bne	r16,r18,81118484 <__reset+0xfb0f8484>
811184a4:	dfc00617 	ldw	ra,24(sp)
811184a8:	dd400517 	ldw	r21,20(sp)
811184ac:	dd000417 	ldw	r20,16(sp)
811184b0:	dcc00317 	ldw	r19,12(sp)
811184b4:	dc800217 	ldw	r18,8(sp)
811184b8:	dc400117 	ldw	r17,4(sp)
811184bc:	dc000017 	ldw	r16,0(sp)
811184c0:	dec00704 	addi	sp,sp,28
811184c4:	f800283a 	ret
811184c8:	84000284 	addi	r16,r16,10
811184cc:	1827883a 	mov	r19,r3
811184d0:	003fe906 	br	81118478 <__reset+0xfb0f8478>

811184d4 <__hi0bits>:
811184d4:	20bfffec 	andhi	r2,r4,65535
811184d8:	1000141e 	bne	r2,zero,8111852c <__hi0bits+0x58>
811184dc:	2008943a 	slli	r4,r4,16
811184e0:	00800404 	movi	r2,16
811184e4:	20ffc02c 	andhi	r3,r4,65280
811184e8:	1800021e 	bne	r3,zero,811184f4 <__hi0bits+0x20>
811184ec:	2008923a 	slli	r4,r4,8
811184f0:	10800204 	addi	r2,r2,8
811184f4:	20fc002c 	andhi	r3,r4,61440
811184f8:	1800021e 	bne	r3,zero,81118504 <__hi0bits+0x30>
811184fc:	2008913a 	slli	r4,r4,4
81118500:	10800104 	addi	r2,r2,4
81118504:	20f0002c 	andhi	r3,r4,49152
81118508:	1800031e 	bne	r3,zero,81118518 <__hi0bits+0x44>
8111850c:	2109883a 	add	r4,r4,r4
81118510:	10800084 	addi	r2,r2,2
81118514:	2109883a 	add	r4,r4,r4
81118518:	20000316 	blt	r4,zero,81118528 <__hi0bits+0x54>
8111851c:	2110002c 	andhi	r4,r4,16384
81118520:	2000041e 	bne	r4,zero,81118534 <__hi0bits+0x60>
81118524:	00800804 	movi	r2,32
81118528:	f800283a 	ret
8111852c:	0005883a 	mov	r2,zero
81118530:	003fec06 	br	811184e4 <__reset+0xfb0f84e4>
81118534:	10800044 	addi	r2,r2,1
81118538:	f800283a 	ret

8111853c <__lo0bits>:
8111853c:	20c00017 	ldw	r3,0(r4)
81118540:	188001cc 	andi	r2,r3,7
81118544:	10000826 	beq	r2,zero,81118568 <__lo0bits+0x2c>
81118548:	1880004c 	andi	r2,r3,1
8111854c:	1000211e 	bne	r2,zero,811185d4 <__lo0bits+0x98>
81118550:	1880008c 	andi	r2,r3,2
81118554:	1000211e 	bne	r2,zero,811185dc <__lo0bits+0xa0>
81118558:	1806d0ba 	srli	r3,r3,2
8111855c:	00800084 	movi	r2,2
81118560:	20c00015 	stw	r3,0(r4)
81118564:	f800283a 	ret
81118568:	18bfffcc 	andi	r2,r3,65535
8111856c:	10001326 	beq	r2,zero,811185bc <__lo0bits+0x80>
81118570:	0005883a 	mov	r2,zero
81118574:	19403fcc 	andi	r5,r3,255
81118578:	2800021e 	bne	r5,zero,81118584 <__lo0bits+0x48>
8111857c:	1806d23a 	srli	r3,r3,8
81118580:	10800204 	addi	r2,r2,8
81118584:	194003cc 	andi	r5,r3,15
81118588:	2800021e 	bne	r5,zero,81118594 <__lo0bits+0x58>
8111858c:	1806d13a 	srli	r3,r3,4
81118590:	10800104 	addi	r2,r2,4
81118594:	194000cc 	andi	r5,r3,3
81118598:	2800021e 	bne	r5,zero,811185a4 <__lo0bits+0x68>
8111859c:	1806d0ba 	srli	r3,r3,2
811185a0:	10800084 	addi	r2,r2,2
811185a4:	1940004c 	andi	r5,r3,1
811185a8:	2800081e 	bne	r5,zero,811185cc <__lo0bits+0x90>
811185ac:	1806d07a 	srli	r3,r3,1
811185b0:	1800051e 	bne	r3,zero,811185c8 <__lo0bits+0x8c>
811185b4:	00800804 	movi	r2,32
811185b8:	f800283a 	ret
811185bc:	1806d43a 	srli	r3,r3,16
811185c0:	00800404 	movi	r2,16
811185c4:	003feb06 	br	81118574 <__reset+0xfb0f8574>
811185c8:	10800044 	addi	r2,r2,1
811185cc:	20c00015 	stw	r3,0(r4)
811185d0:	f800283a 	ret
811185d4:	0005883a 	mov	r2,zero
811185d8:	f800283a 	ret
811185dc:	1806d07a 	srli	r3,r3,1
811185e0:	00800044 	movi	r2,1
811185e4:	20c00015 	stw	r3,0(r4)
811185e8:	f800283a 	ret

811185ec <__i2b>:
811185ec:	defffd04 	addi	sp,sp,-12
811185f0:	dc000015 	stw	r16,0(sp)
811185f4:	04000044 	movi	r16,1
811185f8:	dc400115 	stw	r17,4(sp)
811185fc:	2823883a 	mov	r17,r5
81118600:	800b883a 	mov	r5,r16
81118604:	dfc00215 	stw	ra,8(sp)
81118608:	11181e00 	call	811181e0 <_Balloc>
8111860c:	14400515 	stw	r17,20(r2)
81118610:	14000415 	stw	r16,16(r2)
81118614:	dfc00217 	ldw	ra,8(sp)
81118618:	dc400117 	ldw	r17,4(sp)
8111861c:	dc000017 	ldw	r16,0(sp)
81118620:	dec00304 	addi	sp,sp,12
81118624:	f800283a 	ret

81118628 <__multiply>:
81118628:	defffa04 	addi	sp,sp,-24
8111862c:	dcc00315 	stw	r19,12(sp)
81118630:	dc800215 	stw	r18,8(sp)
81118634:	34c00417 	ldw	r19,16(r6)
81118638:	2c800417 	ldw	r18,16(r5)
8111863c:	dd000415 	stw	r20,16(sp)
81118640:	dc400115 	stw	r17,4(sp)
81118644:	dfc00515 	stw	ra,20(sp)
81118648:	dc000015 	stw	r16,0(sp)
8111864c:	2829883a 	mov	r20,r5
81118650:	3023883a 	mov	r17,r6
81118654:	94c0050e 	bge	r18,r19,8111866c <__multiply+0x44>
81118658:	9007883a 	mov	r3,r18
8111865c:	3029883a 	mov	r20,r6
81118660:	9825883a 	mov	r18,r19
81118664:	2823883a 	mov	r17,r5
81118668:	1827883a 	mov	r19,r3
8111866c:	a0800217 	ldw	r2,8(r20)
81118670:	94e1883a 	add	r16,r18,r19
81118674:	a1400117 	ldw	r5,4(r20)
81118678:	1400010e 	bge	r2,r16,81118680 <__multiply+0x58>
8111867c:	29400044 	addi	r5,r5,1
81118680:	11181e00 	call	811181e0 <_Balloc>
81118684:	8415883a 	add	r10,r16,r16
81118688:	12c00504 	addi	r11,r2,20
8111868c:	5295883a 	add	r10,r10,r10
81118690:	5a95883a 	add	r10,r11,r10
81118694:	5807883a 	mov	r3,r11
81118698:	5a80032e 	bgeu	r11,r10,811186a8 <__multiply+0x80>
8111869c:	18000015 	stw	zero,0(r3)
811186a0:	18c00104 	addi	r3,r3,4
811186a4:	1abffd36 	bltu	r3,r10,8111869c <__reset+0xfb0f869c>
811186a8:	9ce7883a 	add	r19,r19,r19
811186ac:	94a5883a 	add	r18,r18,r18
811186b0:	89800504 	addi	r6,r17,20
811186b4:	9ce7883a 	add	r19,r19,r19
811186b8:	a3400504 	addi	r13,r20,20
811186bc:	94a5883a 	add	r18,r18,r18
811186c0:	34d9883a 	add	r12,r6,r19
811186c4:	6c93883a 	add	r9,r13,r18
811186c8:	3300422e 	bgeu	r6,r12,811187d4 <__multiply+0x1ac>
811186cc:	37c00017 	ldw	ra,0(r6)
811186d0:	fbffffcc 	andi	r15,ra,65535
811186d4:	78001b26 	beq	r15,zero,81118744 <__multiply+0x11c>
811186d8:	5811883a 	mov	r8,r11
811186dc:	681d883a 	mov	r14,r13
811186e0:	000f883a 	mov	r7,zero
811186e4:	71000017 	ldw	r4,0(r14)
811186e8:	40c00017 	ldw	r3,0(r8)
811186ec:	73800104 	addi	r14,r14,4
811186f0:	217fffcc 	andi	r5,r4,65535
811186f4:	2bcb383a 	mul	r5,r5,r15
811186f8:	2008d43a 	srli	r4,r4,16
811186fc:	1c7fffcc 	andi	r17,r3,65535
81118700:	2c4b883a 	add	r5,r5,r17
81118704:	29cb883a 	add	r5,r5,r7
81118708:	23c9383a 	mul	r4,r4,r15
8111870c:	1806d43a 	srli	r3,r3,16
81118710:	280ed43a 	srli	r7,r5,16
81118714:	297fffcc 	andi	r5,r5,65535
81118718:	20c7883a 	add	r3,r4,r3
8111871c:	19c7883a 	add	r3,r3,r7
81118720:	1808943a 	slli	r4,r3,16
81118724:	4023883a 	mov	r17,r8
81118728:	180ed43a 	srli	r7,r3,16
8111872c:	214ab03a 	or	r5,r4,r5
81118730:	41400015 	stw	r5,0(r8)
81118734:	42000104 	addi	r8,r8,4
81118738:	727fea36 	bltu	r14,r9,811186e4 <__reset+0xfb0f86e4>
8111873c:	89c00115 	stw	r7,4(r17)
81118740:	37c00017 	ldw	ra,0(r6)
81118744:	f83ed43a 	srli	ra,ra,16
81118748:	f8001f26 	beq	ra,zero,811187c8 <__multiply+0x1a0>
8111874c:	58c00017 	ldw	r3,0(r11)
81118750:	681d883a 	mov	r14,r13
81118754:	581f883a 	mov	r15,r11
81118758:	1811883a 	mov	r8,r3
8111875c:	5825883a 	mov	r18,r11
81118760:	000f883a 	mov	r7,zero
81118764:	00000106 	br	8111876c <__multiply+0x144>
81118768:	8825883a 	mov	r18,r17
8111876c:	7140000b 	ldhu	r5,0(r14)
81118770:	4010d43a 	srli	r8,r8,16
81118774:	193fffcc 	andi	r4,r3,65535
81118778:	2fcb383a 	mul	r5,r5,ra
8111877c:	7bc00104 	addi	r15,r15,4
81118780:	73800104 	addi	r14,r14,4
81118784:	2a0b883a 	add	r5,r5,r8
81118788:	29cb883a 	add	r5,r5,r7
8111878c:	2806943a 	slli	r3,r5,16
81118790:	94400104 	addi	r17,r18,4
81118794:	280ad43a 	srli	r5,r5,16
81118798:	1908b03a 	or	r4,r3,r4
8111879c:	793fff15 	stw	r4,-4(r15)
811187a0:	70ffff17 	ldw	r3,-4(r14)
811187a4:	8a000017 	ldw	r8,0(r17)
811187a8:	1806d43a 	srli	r3,r3,16
811187ac:	413fffcc 	andi	r4,r8,65535
811187b0:	1fc7383a 	mul	r3,r3,ra
811187b4:	1907883a 	add	r3,r3,r4
811187b8:	1947883a 	add	r3,r3,r5
811187bc:	180ed43a 	srli	r7,r3,16
811187c0:	727fe936 	bltu	r14,r9,81118768 <__reset+0xfb0f8768>
811187c4:	90c00115 	stw	r3,4(r18)
811187c8:	31800104 	addi	r6,r6,4
811187cc:	5ac00104 	addi	r11,r11,4
811187d0:	333fbe36 	bltu	r6,r12,811186cc <__reset+0xfb0f86cc>
811187d4:	0400090e 	bge	zero,r16,811187fc <__multiply+0x1d4>
811187d8:	50ffff17 	ldw	r3,-4(r10)
811187dc:	52bfff04 	addi	r10,r10,-4
811187e0:	18000326 	beq	r3,zero,811187f0 <__multiply+0x1c8>
811187e4:	00000506 	br	811187fc <__multiply+0x1d4>
811187e8:	50c00017 	ldw	r3,0(r10)
811187ec:	1800031e 	bne	r3,zero,811187fc <__multiply+0x1d4>
811187f0:	843fffc4 	addi	r16,r16,-1
811187f4:	52bfff04 	addi	r10,r10,-4
811187f8:	803ffb1e 	bne	r16,zero,811187e8 <__reset+0xfb0f87e8>
811187fc:	14000415 	stw	r16,16(r2)
81118800:	dfc00517 	ldw	ra,20(sp)
81118804:	dd000417 	ldw	r20,16(sp)
81118808:	dcc00317 	ldw	r19,12(sp)
8111880c:	dc800217 	ldw	r18,8(sp)
81118810:	dc400117 	ldw	r17,4(sp)
81118814:	dc000017 	ldw	r16,0(sp)
81118818:	dec00604 	addi	sp,sp,24
8111881c:	f800283a 	ret

81118820 <__pow5mult>:
81118820:	defffa04 	addi	sp,sp,-24
81118824:	dcc00315 	stw	r19,12(sp)
81118828:	dc000015 	stw	r16,0(sp)
8111882c:	dfc00515 	stw	ra,20(sp)
81118830:	dd000415 	stw	r20,16(sp)
81118834:	dc800215 	stw	r18,8(sp)
81118838:	dc400115 	stw	r17,4(sp)
8111883c:	308000cc 	andi	r2,r6,3
81118840:	3021883a 	mov	r16,r6
81118844:	2027883a 	mov	r19,r4
81118848:	10002f1e 	bne	r2,zero,81118908 <__pow5mult+0xe8>
8111884c:	2825883a 	mov	r18,r5
81118850:	8021d0ba 	srai	r16,r16,2
81118854:	80001a26 	beq	r16,zero,811188c0 <__pow5mult+0xa0>
81118858:	9c401217 	ldw	r17,72(r19)
8111885c:	8800061e 	bne	r17,zero,81118878 <__pow5mult+0x58>
81118860:	00003406 	br	81118934 <__pow5mult+0x114>
81118864:	8021d07a 	srai	r16,r16,1
81118868:	80001526 	beq	r16,zero,811188c0 <__pow5mult+0xa0>
8111886c:	88800017 	ldw	r2,0(r17)
81118870:	10001c26 	beq	r2,zero,811188e4 <__pow5mult+0xc4>
81118874:	1023883a 	mov	r17,r2
81118878:	8080004c 	andi	r2,r16,1
8111887c:	103ff926 	beq	r2,zero,81118864 <__reset+0xfb0f8864>
81118880:	880d883a 	mov	r6,r17
81118884:	900b883a 	mov	r5,r18
81118888:	9809883a 	mov	r4,r19
8111888c:	11186280 	call	81118628 <__multiply>
81118890:	90001b26 	beq	r18,zero,81118900 <__pow5mult+0xe0>
81118894:	91000117 	ldw	r4,4(r18)
81118898:	98c01317 	ldw	r3,76(r19)
8111889c:	8021d07a 	srai	r16,r16,1
811188a0:	2109883a 	add	r4,r4,r4
811188a4:	2109883a 	add	r4,r4,r4
811188a8:	1907883a 	add	r3,r3,r4
811188ac:	19000017 	ldw	r4,0(r3)
811188b0:	91000015 	stw	r4,0(r18)
811188b4:	1c800015 	stw	r18,0(r3)
811188b8:	1025883a 	mov	r18,r2
811188bc:	803feb1e 	bne	r16,zero,8111886c <__reset+0xfb0f886c>
811188c0:	9005883a 	mov	r2,r18
811188c4:	dfc00517 	ldw	ra,20(sp)
811188c8:	dd000417 	ldw	r20,16(sp)
811188cc:	dcc00317 	ldw	r19,12(sp)
811188d0:	dc800217 	ldw	r18,8(sp)
811188d4:	dc400117 	ldw	r17,4(sp)
811188d8:	dc000017 	ldw	r16,0(sp)
811188dc:	dec00604 	addi	sp,sp,24
811188e0:	f800283a 	ret
811188e4:	880d883a 	mov	r6,r17
811188e8:	880b883a 	mov	r5,r17
811188ec:	9809883a 	mov	r4,r19
811188f0:	11186280 	call	81118628 <__multiply>
811188f4:	88800015 	stw	r2,0(r17)
811188f8:	10000015 	stw	zero,0(r2)
811188fc:	003fdd06 	br	81118874 <__reset+0xfb0f8874>
81118900:	1025883a 	mov	r18,r2
81118904:	003fd706 	br	81118864 <__reset+0xfb0f8864>
81118908:	10bfffc4 	addi	r2,r2,-1
8111890c:	1085883a 	add	r2,r2,r2
81118910:	00e044b4 	movhi	r3,33042
81118914:	18d7f304 	addi	r3,r3,24524
81118918:	1085883a 	add	r2,r2,r2
8111891c:	1885883a 	add	r2,r3,r2
81118920:	11800017 	ldw	r6,0(r2)
81118924:	000f883a 	mov	r7,zero
81118928:	11182b00 	call	811182b0 <__multadd>
8111892c:	1025883a 	mov	r18,r2
81118930:	003fc706 	br	81118850 <__reset+0xfb0f8850>
81118934:	05000044 	movi	r20,1
81118938:	a00b883a 	mov	r5,r20
8111893c:	9809883a 	mov	r4,r19
81118940:	11181e00 	call	811181e0 <_Balloc>
81118944:	1023883a 	mov	r17,r2
81118948:	00809c44 	movi	r2,625
8111894c:	88800515 	stw	r2,20(r17)
81118950:	8d000415 	stw	r20,16(r17)
81118954:	9c401215 	stw	r17,72(r19)
81118958:	88000015 	stw	zero,0(r17)
8111895c:	003fc606 	br	81118878 <__reset+0xfb0f8878>

81118960 <__lshift>:
81118960:	defff904 	addi	sp,sp,-28
81118964:	dd400515 	stw	r21,20(sp)
81118968:	dcc00315 	stw	r19,12(sp)
8111896c:	302bd17a 	srai	r21,r6,5
81118970:	2cc00417 	ldw	r19,16(r5)
81118974:	28800217 	ldw	r2,8(r5)
81118978:	dd000415 	stw	r20,16(sp)
8111897c:	ace7883a 	add	r19,r21,r19
81118980:	dc800215 	stw	r18,8(sp)
81118984:	dc400115 	stw	r17,4(sp)
81118988:	dc000015 	stw	r16,0(sp)
8111898c:	dfc00615 	stw	ra,24(sp)
81118990:	9c000044 	addi	r16,r19,1
81118994:	2823883a 	mov	r17,r5
81118998:	3029883a 	mov	r20,r6
8111899c:	2025883a 	mov	r18,r4
811189a0:	29400117 	ldw	r5,4(r5)
811189a4:	1400030e 	bge	r2,r16,811189b4 <__lshift+0x54>
811189a8:	1085883a 	add	r2,r2,r2
811189ac:	29400044 	addi	r5,r5,1
811189b0:	143ffd16 	blt	r2,r16,811189a8 <__reset+0xfb0f89a8>
811189b4:	9009883a 	mov	r4,r18
811189b8:	11181e00 	call	811181e0 <_Balloc>
811189bc:	10c00504 	addi	r3,r2,20
811189c0:	0540070e 	bge	zero,r21,811189e0 <__lshift+0x80>
811189c4:	ad6b883a 	add	r21,r21,r21
811189c8:	ad6b883a 	add	r21,r21,r21
811189cc:	1809883a 	mov	r4,r3
811189d0:	1d47883a 	add	r3,r3,r21
811189d4:	20000015 	stw	zero,0(r4)
811189d8:	21000104 	addi	r4,r4,4
811189dc:	193ffd1e 	bne	r3,r4,811189d4 <__reset+0xfb0f89d4>
811189e0:	8a000417 	ldw	r8,16(r17)
811189e4:	89000504 	addi	r4,r17,20
811189e8:	a18007cc 	andi	r6,r20,31
811189ec:	4211883a 	add	r8,r8,r8
811189f0:	4211883a 	add	r8,r8,r8
811189f4:	2211883a 	add	r8,r4,r8
811189f8:	30002326 	beq	r6,zero,81118a88 <__lshift+0x128>
811189fc:	02400804 	movi	r9,32
81118a00:	4993c83a 	sub	r9,r9,r6
81118a04:	000b883a 	mov	r5,zero
81118a08:	21c00017 	ldw	r7,0(r4)
81118a0c:	1815883a 	mov	r10,r3
81118a10:	18c00104 	addi	r3,r3,4
81118a14:	398e983a 	sll	r7,r7,r6
81118a18:	21000104 	addi	r4,r4,4
81118a1c:	394ab03a 	or	r5,r7,r5
81118a20:	197fff15 	stw	r5,-4(r3)
81118a24:	217fff17 	ldw	r5,-4(r4)
81118a28:	2a4ad83a 	srl	r5,r5,r9
81118a2c:	223ff636 	bltu	r4,r8,81118a08 <__reset+0xfb0f8a08>
81118a30:	51400115 	stw	r5,4(r10)
81118a34:	28001a1e 	bne	r5,zero,81118aa0 <__lshift+0x140>
81118a38:	843fffc4 	addi	r16,r16,-1
81118a3c:	14000415 	stw	r16,16(r2)
81118a40:	88000826 	beq	r17,zero,81118a64 <__lshift+0x104>
81118a44:	89000117 	ldw	r4,4(r17)
81118a48:	90c01317 	ldw	r3,76(r18)
81118a4c:	2109883a 	add	r4,r4,r4
81118a50:	2109883a 	add	r4,r4,r4
81118a54:	1907883a 	add	r3,r3,r4
81118a58:	19000017 	ldw	r4,0(r3)
81118a5c:	89000015 	stw	r4,0(r17)
81118a60:	1c400015 	stw	r17,0(r3)
81118a64:	dfc00617 	ldw	ra,24(sp)
81118a68:	dd400517 	ldw	r21,20(sp)
81118a6c:	dd000417 	ldw	r20,16(sp)
81118a70:	dcc00317 	ldw	r19,12(sp)
81118a74:	dc800217 	ldw	r18,8(sp)
81118a78:	dc400117 	ldw	r17,4(sp)
81118a7c:	dc000017 	ldw	r16,0(sp)
81118a80:	dec00704 	addi	sp,sp,28
81118a84:	f800283a 	ret
81118a88:	21400017 	ldw	r5,0(r4)
81118a8c:	18c00104 	addi	r3,r3,4
81118a90:	21000104 	addi	r4,r4,4
81118a94:	197fff15 	stw	r5,-4(r3)
81118a98:	223ffb36 	bltu	r4,r8,81118a88 <__reset+0xfb0f8a88>
81118a9c:	003fe606 	br	81118a38 <__reset+0xfb0f8a38>
81118aa0:	9c000084 	addi	r16,r19,2
81118aa4:	003fe406 	br	81118a38 <__reset+0xfb0f8a38>

81118aa8 <__mcmp>:
81118aa8:	20800417 	ldw	r2,16(r4)
81118aac:	28c00417 	ldw	r3,16(r5)
81118ab0:	10c5c83a 	sub	r2,r2,r3
81118ab4:	1000111e 	bne	r2,zero,81118afc <__mcmp+0x54>
81118ab8:	18c7883a 	add	r3,r3,r3
81118abc:	18c7883a 	add	r3,r3,r3
81118ac0:	21000504 	addi	r4,r4,20
81118ac4:	29400504 	addi	r5,r5,20
81118ac8:	20c5883a 	add	r2,r4,r3
81118acc:	28cb883a 	add	r5,r5,r3
81118ad0:	00000106 	br	81118ad8 <__mcmp+0x30>
81118ad4:	20800a2e 	bgeu	r4,r2,81118b00 <__mcmp+0x58>
81118ad8:	10bfff04 	addi	r2,r2,-4
81118adc:	297fff04 	addi	r5,r5,-4
81118ae0:	11800017 	ldw	r6,0(r2)
81118ae4:	28c00017 	ldw	r3,0(r5)
81118ae8:	30fffa26 	beq	r6,r3,81118ad4 <__reset+0xfb0f8ad4>
81118aec:	30c00236 	bltu	r6,r3,81118af8 <__mcmp+0x50>
81118af0:	00800044 	movi	r2,1
81118af4:	f800283a 	ret
81118af8:	00bfffc4 	movi	r2,-1
81118afc:	f800283a 	ret
81118b00:	0005883a 	mov	r2,zero
81118b04:	f800283a 	ret

81118b08 <__mdiff>:
81118b08:	28c00417 	ldw	r3,16(r5)
81118b0c:	30800417 	ldw	r2,16(r6)
81118b10:	defffa04 	addi	sp,sp,-24
81118b14:	dcc00315 	stw	r19,12(sp)
81118b18:	dc800215 	stw	r18,8(sp)
81118b1c:	dfc00515 	stw	ra,20(sp)
81118b20:	dd000415 	stw	r20,16(sp)
81118b24:	dc400115 	stw	r17,4(sp)
81118b28:	dc000015 	stw	r16,0(sp)
81118b2c:	1887c83a 	sub	r3,r3,r2
81118b30:	2825883a 	mov	r18,r5
81118b34:	3027883a 	mov	r19,r6
81118b38:	1800141e 	bne	r3,zero,81118b8c <__mdiff+0x84>
81118b3c:	1085883a 	add	r2,r2,r2
81118b40:	1085883a 	add	r2,r2,r2
81118b44:	2a000504 	addi	r8,r5,20
81118b48:	34000504 	addi	r16,r6,20
81118b4c:	4087883a 	add	r3,r8,r2
81118b50:	8085883a 	add	r2,r16,r2
81118b54:	00000106 	br	81118b5c <__mdiff+0x54>
81118b58:	40c0592e 	bgeu	r8,r3,81118cc0 <__mdiff+0x1b8>
81118b5c:	18ffff04 	addi	r3,r3,-4
81118b60:	10bfff04 	addi	r2,r2,-4
81118b64:	19c00017 	ldw	r7,0(r3)
81118b68:	11400017 	ldw	r5,0(r2)
81118b6c:	397ffa26 	beq	r7,r5,81118b58 <__reset+0xfb0f8b58>
81118b70:	3940592e 	bgeu	r7,r5,81118cd8 <__mdiff+0x1d0>
81118b74:	9005883a 	mov	r2,r18
81118b78:	4023883a 	mov	r17,r8
81118b7c:	9825883a 	mov	r18,r19
81118b80:	05000044 	movi	r20,1
81118b84:	1027883a 	mov	r19,r2
81118b88:	00000406 	br	81118b9c <__mdiff+0x94>
81118b8c:	18005616 	blt	r3,zero,81118ce8 <__mdiff+0x1e0>
81118b90:	34400504 	addi	r17,r6,20
81118b94:	2c000504 	addi	r16,r5,20
81118b98:	0029883a 	mov	r20,zero
81118b9c:	91400117 	ldw	r5,4(r18)
81118ba0:	11181e00 	call	811181e0 <_Balloc>
81118ba4:	92400417 	ldw	r9,16(r18)
81118ba8:	9b000417 	ldw	r12,16(r19)
81118bac:	12c00504 	addi	r11,r2,20
81118bb0:	4a51883a 	add	r8,r9,r9
81118bb4:	6319883a 	add	r12,r12,r12
81118bb8:	4211883a 	add	r8,r8,r8
81118bbc:	6319883a 	add	r12,r12,r12
81118bc0:	15000315 	stw	r20,12(r2)
81118bc4:	8211883a 	add	r8,r16,r8
81118bc8:	8b19883a 	add	r12,r17,r12
81118bcc:	0007883a 	mov	r3,zero
81118bd0:	81400017 	ldw	r5,0(r16)
81118bd4:	89c00017 	ldw	r7,0(r17)
81118bd8:	59800104 	addi	r6,r11,4
81118bdc:	293fffcc 	andi	r4,r5,65535
81118be0:	20c7883a 	add	r3,r4,r3
81118be4:	393fffcc 	andi	r4,r7,65535
81118be8:	1909c83a 	sub	r4,r3,r4
81118bec:	280ad43a 	srli	r5,r5,16
81118bf0:	380ed43a 	srli	r7,r7,16
81118bf4:	2007d43a 	srai	r3,r4,16
81118bf8:	213fffcc 	andi	r4,r4,65535
81118bfc:	29cbc83a 	sub	r5,r5,r7
81118c00:	28c7883a 	add	r3,r5,r3
81118c04:	180a943a 	slli	r5,r3,16
81118c08:	8c400104 	addi	r17,r17,4
81118c0c:	84000104 	addi	r16,r16,4
81118c10:	2908b03a 	or	r4,r5,r4
81118c14:	59000015 	stw	r4,0(r11)
81118c18:	1807d43a 	srai	r3,r3,16
81118c1c:	3015883a 	mov	r10,r6
81118c20:	3017883a 	mov	r11,r6
81118c24:	8b3fea36 	bltu	r17,r12,81118bd0 <__reset+0xfb0f8bd0>
81118c28:	8200162e 	bgeu	r16,r8,81118c84 <__mdiff+0x17c>
81118c2c:	8017883a 	mov	r11,r16
81118c30:	59400017 	ldw	r5,0(r11)
81118c34:	31800104 	addi	r6,r6,4
81118c38:	5ac00104 	addi	r11,r11,4
81118c3c:	293fffcc 	andi	r4,r5,65535
81118c40:	20c7883a 	add	r3,r4,r3
81118c44:	280ed43a 	srli	r7,r5,16
81118c48:	180bd43a 	srai	r5,r3,16
81118c4c:	193fffcc 	andi	r4,r3,65535
81118c50:	3947883a 	add	r3,r7,r5
81118c54:	180a943a 	slli	r5,r3,16
81118c58:	1807d43a 	srai	r3,r3,16
81118c5c:	2908b03a 	or	r4,r5,r4
81118c60:	313fff15 	stw	r4,-4(r6)
81118c64:	5a3ff236 	bltu	r11,r8,81118c30 <__reset+0xfb0f8c30>
81118c68:	0406303a 	nor	r3,zero,r16
81118c6c:	1a07883a 	add	r3,r3,r8
81118c70:	1806d0ba 	srli	r3,r3,2
81118c74:	18c00044 	addi	r3,r3,1
81118c78:	18c7883a 	add	r3,r3,r3
81118c7c:	18c7883a 	add	r3,r3,r3
81118c80:	50d5883a 	add	r10,r10,r3
81118c84:	50ffff04 	addi	r3,r10,-4
81118c88:	2000041e 	bne	r4,zero,81118c9c <__mdiff+0x194>
81118c8c:	18ffff04 	addi	r3,r3,-4
81118c90:	19000017 	ldw	r4,0(r3)
81118c94:	4a7fffc4 	addi	r9,r9,-1
81118c98:	203ffc26 	beq	r4,zero,81118c8c <__reset+0xfb0f8c8c>
81118c9c:	12400415 	stw	r9,16(r2)
81118ca0:	dfc00517 	ldw	ra,20(sp)
81118ca4:	dd000417 	ldw	r20,16(sp)
81118ca8:	dcc00317 	ldw	r19,12(sp)
81118cac:	dc800217 	ldw	r18,8(sp)
81118cb0:	dc400117 	ldw	r17,4(sp)
81118cb4:	dc000017 	ldw	r16,0(sp)
81118cb8:	dec00604 	addi	sp,sp,24
81118cbc:	f800283a 	ret
81118cc0:	000b883a 	mov	r5,zero
81118cc4:	11181e00 	call	811181e0 <_Balloc>
81118cc8:	00c00044 	movi	r3,1
81118ccc:	10c00415 	stw	r3,16(r2)
81118cd0:	10000515 	stw	zero,20(r2)
81118cd4:	003ff206 	br	81118ca0 <__reset+0xfb0f8ca0>
81118cd8:	8023883a 	mov	r17,r16
81118cdc:	0029883a 	mov	r20,zero
81118ce0:	4021883a 	mov	r16,r8
81118ce4:	003fad06 	br	81118b9c <__reset+0xfb0f8b9c>
81118ce8:	9005883a 	mov	r2,r18
81118cec:	94400504 	addi	r17,r18,20
81118cf0:	9c000504 	addi	r16,r19,20
81118cf4:	9825883a 	mov	r18,r19
81118cf8:	05000044 	movi	r20,1
81118cfc:	1027883a 	mov	r19,r2
81118d00:	003fa606 	br	81118b9c <__reset+0xfb0f8b9c>

81118d04 <__ulp>:
81118d04:	295ffc2c 	andhi	r5,r5,32752
81118d08:	00bf3034 	movhi	r2,64704
81118d0c:	2887883a 	add	r3,r5,r2
81118d10:	00c0020e 	bge	zero,r3,81118d1c <__ulp+0x18>
81118d14:	0005883a 	mov	r2,zero
81118d18:	f800283a 	ret
81118d1c:	00c7c83a 	sub	r3,zero,r3
81118d20:	1807d53a 	srai	r3,r3,20
81118d24:	008004c4 	movi	r2,19
81118d28:	10c00b0e 	bge	r2,r3,81118d58 <__ulp+0x54>
81118d2c:	18bffb04 	addi	r2,r3,-20
81118d30:	01000784 	movi	r4,30
81118d34:	0007883a 	mov	r3,zero
81118d38:	20800516 	blt	r4,r2,81118d50 <__ulp+0x4c>
81118d3c:	010007c4 	movi	r4,31
81118d40:	2089c83a 	sub	r4,r4,r2
81118d44:	00800044 	movi	r2,1
81118d48:	1104983a 	sll	r2,r2,r4
81118d4c:	f800283a 	ret
81118d50:	00800044 	movi	r2,1
81118d54:	f800283a 	ret
81118d58:	01400234 	movhi	r5,8
81118d5c:	28c7d83a 	sra	r3,r5,r3
81118d60:	0005883a 	mov	r2,zero
81118d64:	f800283a 	ret

81118d68 <__b2d>:
81118d68:	defffa04 	addi	sp,sp,-24
81118d6c:	dc000015 	stw	r16,0(sp)
81118d70:	24000417 	ldw	r16,16(r4)
81118d74:	dc400115 	stw	r17,4(sp)
81118d78:	24400504 	addi	r17,r4,20
81118d7c:	8421883a 	add	r16,r16,r16
81118d80:	8421883a 	add	r16,r16,r16
81118d84:	8c21883a 	add	r16,r17,r16
81118d88:	dc800215 	stw	r18,8(sp)
81118d8c:	84bfff17 	ldw	r18,-4(r16)
81118d90:	dd000415 	stw	r20,16(sp)
81118d94:	dcc00315 	stw	r19,12(sp)
81118d98:	9009883a 	mov	r4,r18
81118d9c:	2829883a 	mov	r20,r5
81118da0:	dfc00515 	stw	ra,20(sp)
81118da4:	11184d40 	call	811184d4 <__hi0bits>
81118da8:	00c00804 	movi	r3,32
81118dac:	1889c83a 	sub	r4,r3,r2
81118db0:	a1000015 	stw	r4,0(r20)
81118db4:	01000284 	movi	r4,10
81118db8:	84ffff04 	addi	r19,r16,-4
81118dbc:	20801216 	blt	r4,r2,81118e08 <__b2d+0xa0>
81118dc0:	018002c4 	movi	r6,11
81118dc4:	308dc83a 	sub	r6,r6,r2
81118dc8:	9186d83a 	srl	r3,r18,r6
81118dcc:	18cffc34 	orhi	r3,r3,16368
81118dd0:	8cc0212e 	bgeu	r17,r19,81118e58 <__b2d+0xf0>
81118dd4:	813ffe17 	ldw	r4,-8(r16)
81118dd8:	218cd83a 	srl	r6,r4,r6
81118ddc:	10800544 	addi	r2,r2,21
81118de0:	9084983a 	sll	r2,r18,r2
81118de4:	1184b03a 	or	r2,r2,r6
81118de8:	dfc00517 	ldw	ra,20(sp)
81118dec:	dd000417 	ldw	r20,16(sp)
81118df0:	dcc00317 	ldw	r19,12(sp)
81118df4:	dc800217 	ldw	r18,8(sp)
81118df8:	dc400117 	ldw	r17,4(sp)
81118dfc:	dc000017 	ldw	r16,0(sp)
81118e00:	dec00604 	addi	sp,sp,24
81118e04:	f800283a 	ret
81118e08:	8cc00f2e 	bgeu	r17,r19,81118e48 <__b2d+0xe0>
81118e0c:	117ffd44 	addi	r5,r2,-11
81118e10:	80bffe17 	ldw	r2,-8(r16)
81118e14:	28000e26 	beq	r5,zero,81118e50 <__b2d+0xe8>
81118e18:	1949c83a 	sub	r4,r3,r5
81118e1c:	9164983a 	sll	r18,r18,r5
81118e20:	1106d83a 	srl	r3,r2,r4
81118e24:	81bffe04 	addi	r6,r16,-8
81118e28:	948ffc34 	orhi	r18,r18,16368
81118e2c:	90c6b03a 	or	r3,r18,r3
81118e30:	89800e2e 	bgeu	r17,r6,81118e6c <__b2d+0x104>
81118e34:	81bffd17 	ldw	r6,-12(r16)
81118e38:	1144983a 	sll	r2,r2,r5
81118e3c:	310ad83a 	srl	r5,r6,r4
81118e40:	2884b03a 	or	r2,r5,r2
81118e44:	003fe806 	br	81118de8 <__reset+0xfb0f8de8>
81118e48:	10bffd44 	addi	r2,r2,-11
81118e4c:	1000041e 	bne	r2,zero,81118e60 <__b2d+0xf8>
81118e50:	90cffc34 	orhi	r3,r18,16368
81118e54:	003fe406 	br	81118de8 <__reset+0xfb0f8de8>
81118e58:	000d883a 	mov	r6,zero
81118e5c:	003fdf06 	br	81118ddc <__reset+0xfb0f8ddc>
81118e60:	90a4983a 	sll	r18,r18,r2
81118e64:	0005883a 	mov	r2,zero
81118e68:	003ff906 	br	81118e50 <__reset+0xfb0f8e50>
81118e6c:	1144983a 	sll	r2,r2,r5
81118e70:	003fdd06 	br	81118de8 <__reset+0xfb0f8de8>

81118e74 <__d2b>:
81118e74:	defff804 	addi	sp,sp,-32
81118e78:	dc000215 	stw	r16,8(sp)
81118e7c:	3021883a 	mov	r16,r6
81118e80:	dc400315 	stw	r17,12(sp)
81118e84:	8022907a 	slli	r17,r16,1
81118e88:	dd000615 	stw	r20,24(sp)
81118e8c:	2829883a 	mov	r20,r5
81118e90:	01400044 	movi	r5,1
81118e94:	dcc00515 	stw	r19,20(sp)
81118e98:	dc800415 	stw	r18,16(sp)
81118e9c:	dfc00715 	stw	ra,28(sp)
81118ea0:	3825883a 	mov	r18,r7
81118ea4:	8822d57a 	srli	r17,r17,21
81118ea8:	11181e00 	call	811181e0 <_Balloc>
81118eac:	1027883a 	mov	r19,r2
81118eb0:	00800434 	movhi	r2,16
81118eb4:	10bfffc4 	addi	r2,r2,-1
81118eb8:	808c703a 	and	r6,r16,r2
81118ebc:	88000126 	beq	r17,zero,81118ec4 <__d2b+0x50>
81118ec0:	31800434 	orhi	r6,r6,16
81118ec4:	d9800015 	stw	r6,0(sp)
81118ec8:	a0002426 	beq	r20,zero,81118f5c <__d2b+0xe8>
81118ecc:	d9000104 	addi	r4,sp,4
81118ed0:	dd000115 	stw	r20,4(sp)
81118ed4:	111853c0 	call	8111853c <__lo0bits>
81118ed8:	d8c00017 	ldw	r3,0(sp)
81118edc:	10002f1e 	bne	r2,zero,81118f9c <__d2b+0x128>
81118ee0:	d9000117 	ldw	r4,4(sp)
81118ee4:	99000515 	stw	r4,20(r19)
81118ee8:	1821003a 	cmpeq	r16,r3,zero
81118eec:	01000084 	movi	r4,2
81118ef0:	2421c83a 	sub	r16,r4,r16
81118ef4:	98c00615 	stw	r3,24(r19)
81118ef8:	9c000415 	stw	r16,16(r19)
81118efc:	88001f1e 	bne	r17,zero,81118f7c <__d2b+0x108>
81118f00:	10bef384 	addi	r2,r2,-1074
81118f04:	90800015 	stw	r2,0(r18)
81118f08:	00900034 	movhi	r2,16384
81118f0c:	10bfffc4 	addi	r2,r2,-1
81118f10:	8085883a 	add	r2,r16,r2
81118f14:	1085883a 	add	r2,r2,r2
81118f18:	1085883a 	add	r2,r2,r2
81118f1c:	9885883a 	add	r2,r19,r2
81118f20:	11000517 	ldw	r4,20(r2)
81118f24:	8020917a 	slli	r16,r16,5
81118f28:	11184d40 	call	811184d4 <__hi0bits>
81118f2c:	d8c00817 	ldw	r3,32(sp)
81118f30:	8085c83a 	sub	r2,r16,r2
81118f34:	18800015 	stw	r2,0(r3)
81118f38:	9805883a 	mov	r2,r19
81118f3c:	dfc00717 	ldw	ra,28(sp)
81118f40:	dd000617 	ldw	r20,24(sp)
81118f44:	dcc00517 	ldw	r19,20(sp)
81118f48:	dc800417 	ldw	r18,16(sp)
81118f4c:	dc400317 	ldw	r17,12(sp)
81118f50:	dc000217 	ldw	r16,8(sp)
81118f54:	dec00804 	addi	sp,sp,32
81118f58:	f800283a 	ret
81118f5c:	d809883a 	mov	r4,sp
81118f60:	111853c0 	call	8111853c <__lo0bits>
81118f64:	d8c00017 	ldw	r3,0(sp)
81118f68:	04000044 	movi	r16,1
81118f6c:	9c000415 	stw	r16,16(r19)
81118f70:	98c00515 	stw	r3,20(r19)
81118f74:	10800804 	addi	r2,r2,32
81118f78:	883fe126 	beq	r17,zero,81118f00 <__reset+0xfb0f8f00>
81118f7c:	00c00d44 	movi	r3,53
81118f80:	8c7ef344 	addi	r17,r17,-1075
81118f84:	88a3883a 	add	r17,r17,r2
81118f88:	1885c83a 	sub	r2,r3,r2
81118f8c:	d8c00817 	ldw	r3,32(sp)
81118f90:	94400015 	stw	r17,0(r18)
81118f94:	18800015 	stw	r2,0(r3)
81118f98:	003fe706 	br	81118f38 <__reset+0xfb0f8f38>
81118f9c:	01000804 	movi	r4,32
81118fa0:	2089c83a 	sub	r4,r4,r2
81118fa4:	1908983a 	sll	r4,r3,r4
81118fa8:	d9400117 	ldw	r5,4(sp)
81118fac:	1886d83a 	srl	r3,r3,r2
81118fb0:	2148b03a 	or	r4,r4,r5
81118fb4:	99000515 	stw	r4,20(r19)
81118fb8:	d8c00015 	stw	r3,0(sp)
81118fbc:	003fca06 	br	81118ee8 <__reset+0xfb0f8ee8>

81118fc0 <__ratio>:
81118fc0:	defff904 	addi	sp,sp,-28
81118fc4:	dc400315 	stw	r17,12(sp)
81118fc8:	2823883a 	mov	r17,r5
81118fcc:	d9400104 	addi	r5,sp,4
81118fd0:	dfc00615 	stw	ra,24(sp)
81118fd4:	dcc00515 	stw	r19,20(sp)
81118fd8:	dc800415 	stw	r18,16(sp)
81118fdc:	2027883a 	mov	r19,r4
81118fe0:	dc000215 	stw	r16,8(sp)
81118fe4:	1118d680 	call	81118d68 <__b2d>
81118fe8:	d80b883a 	mov	r5,sp
81118fec:	8809883a 	mov	r4,r17
81118ff0:	1025883a 	mov	r18,r2
81118ff4:	1821883a 	mov	r16,r3
81118ff8:	1118d680 	call	81118d68 <__b2d>
81118ffc:	8a000417 	ldw	r8,16(r17)
81119000:	99000417 	ldw	r4,16(r19)
81119004:	d9400117 	ldw	r5,4(sp)
81119008:	2209c83a 	sub	r4,r4,r8
8111900c:	2010917a 	slli	r8,r4,5
81119010:	d9000017 	ldw	r4,0(sp)
81119014:	2909c83a 	sub	r4,r5,r4
81119018:	4109883a 	add	r4,r8,r4
8111901c:	01000e0e 	bge	zero,r4,81119058 <__ratio+0x98>
81119020:	2008953a 	slli	r4,r4,20
81119024:	2421883a 	add	r16,r4,r16
81119028:	100d883a 	mov	r6,r2
8111902c:	180f883a 	mov	r7,r3
81119030:	9009883a 	mov	r4,r18
81119034:	800b883a 	mov	r5,r16
81119038:	111dffc0 	call	8111dffc <__divdf3>
8111903c:	dfc00617 	ldw	ra,24(sp)
81119040:	dcc00517 	ldw	r19,20(sp)
81119044:	dc800417 	ldw	r18,16(sp)
81119048:	dc400317 	ldw	r17,12(sp)
8111904c:	dc000217 	ldw	r16,8(sp)
81119050:	dec00704 	addi	sp,sp,28
81119054:	f800283a 	ret
81119058:	2008953a 	slli	r4,r4,20
8111905c:	1907c83a 	sub	r3,r3,r4
81119060:	003ff106 	br	81119028 <__reset+0xfb0f9028>

81119064 <_mprec_log10>:
81119064:	defffe04 	addi	sp,sp,-8
81119068:	dc000015 	stw	r16,0(sp)
8111906c:	dfc00115 	stw	ra,4(sp)
81119070:	008005c4 	movi	r2,23
81119074:	2021883a 	mov	r16,r4
81119078:	11000d0e 	bge	r2,r4,811190b0 <_mprec_log10+0x4c>
8111907c:	0005883a 	mov	r2,zero
81119080:	00cffc34 	movhi	r3,16368
81119084:	843fffc4 	addi	r16,r16,-1
81119088:	000d883a 	mov	r6,zero
8111908c:	01d00934 	movhi	r7,16420
81119090:	1009883a 	mov	r4,r2
81119094:	180b883a 	mov	r5,r3
81119098:	110e9a80 	call	8110e9a8 <__muldf3>
8111909c:	803ff91e 	bne	r16,zero,81119084 <__reset+0xfb0f9084>
811190a0:	dfc00117 	ldw	ra,4(sp)
811190a4:	dc000017 	ldw	r16,0(sp)
811190a8:	dec00204 	addi	sp,sp,8
811190ac:	f800283a 	ret
811190b0:	202090fa 	slli	r16,r4,3
811190b4:	00a044b4 	movhi	r2,33042
811190b8:	10980a04 	addi	r2,r2,24616
811190bc:	1421883a 	add	r16,r2,r16
811190c0:	80800017 	ldw	r2,0(r16)
811190c4:	80c00117 	ldw	r3,4(r16)
811190c8:	dfc00117 	ldw	ra,4(sp)
811190cc:	dc000017 	ldw	r16,0(sp)
811190d0:	dec00204 	addi	sp,sp,8
811190d4:	f800283a 	ret

811190d8 <__copybits>:
811190d8:	297fffc4 	addi	r5,r5,-1
811190dc:	280fd17a 	srai	r7,r5,5
811190e0:	30c00417 	ldw	r3,16(r6)
811190e4:	30800504 	addi	r2,r6,20
811190e8:	39c00044 	addi	r7,r7,1
811190ec:	18c7883a 	add	r3,r3,r3
811190f0:	39cf883a 	add	r7,r7,r7
811190f4:	18c7883a 	add	r3,r3,r3
811190f8:	39cf883a 	add	r7,r7,r7
811190fc:	10c7883a 	add	r3,r2,r3
81119100:	21cf883a 	add	r7,r4,r7
81119104:	10c00d2e 	bgeu	r2,r3,8111913c <__copybits+0x64>
81119108:	200b883a 	mov	r5,r4
8111910c:	12000017 	ldw	r8,0(r2)
81119110:	29400104 	addi	r5,r5,4
81119114:	10800104 	addi	r2,r2,4
81119118:	2a3fff15 	stw	r8,-4(r5)
8111911c:	10fffb36 	bltu	r2,r3,8111910c <__reset+0xfb0f910c>
81119120:	1985c83a 	sub	r2,r3,r6
81119124:	10bffac4 	addi	r2,r2,-21
81119128:	1004d0ba 	srli	r2,r2,2
8111912c:	10800044 	addi	r2,r2,1
81119130:	1085883a 	add	r2,r2,r2
81119134:	1085883a 	add	r2,r2,r2
81119138:	2089883a 	add	r4,r4,r2
8111913c:	21c0032e 	bgeu	r4,r7,8111914c <__copybits+0x74>
81119140:	20000015 	stw	zero,0(r4)
81119144:	21000104 	addi	r4,r4,4
81119148:	21fffd36 	bltu	r4,r7,81119140 <__reset+0xfb0f9140>
8111914c:	f800283a 	ret

81119150 <__any_on>:
81119150:	20c00417 	ldw	r3,16(r4)
81119154:	2805d17a 	srai	r2,r5,5
81119158:	21000504 	addi	r4,r4,20
8111915c:	18800d0e 	bge	r3,r2,81119194 <__any_on+0x44>
81119160:	18c7883a 	add	r3,r3,r3
81119164:	18c7883a 	add	r3,r3,r3
81119168:	20c7883a 	add	r3,r4,r3
8111916c:	20c0192e 	bgeu	r4,r3,811191d4 <__any_on+0x84>
81119170:	18bfff17 	ldw	r2,-4(r3)
81119174:	18ffff04 	addi	r3,r3,-4
81119178:	1000041e 	bne	r2,zero,8111918c <__any_on+0x3c>
8111917c:	20c0142e 	bgeu	r4,r3,811191d0 <__any_on+0x80>
81119180:	18ffff04 	addi	r3,r3,-4
81119184:	19400017 	ldw	r5,0(r3)
81119188:	283ffc26 	beq	r5,zero,8111917c <__reset+0xfb0f917c>
8111918c:	00800044 	movi	r2,1
81119190:	f800283a 	ret
81119194:	10c00a0e 	bge	r2,r3,811191c0 <__any_on+0x70>
81119198:	1085883a 	add	r2,r2,r2
8111919c:	1085883a 	add	r2,r2,r2
811191a0:	294007cc 	andi	r5,r5,31
811191a4:	2087883a 	add	r3,r4,r2
811191a8:	283ff026 	beq	r5,zero,8111916c <__reset+0xfb0f916c>
811191ac:	19800017 	ldw	r6,0(r3)
811191b0:	3144d83a 	srl	r2,r6,r5
811191b4:	114a983a 	sll	r5,r2,r5
811191b8:	317ff41e 	bne	r6,r5,8111918c <__reset+0xfb0f918c>
811191bc:	003feb06 	br	8111916c <__reset+0xfb0f916c>
811191c0:	1085883a 	add	r2,r2,r2
811191c4:	1085883a 	add	r2,r2,r2
811191c8:	2087883a 	add	r3,r4,r2
811191cc:	003fe706 	br	8111916c <__reset+0xfb0f916c>
811191d0:	f800283a 	ret
811191d4:	0005883a 	mov	r2,zero
811191d8:	f800283a 	ret

811191dc <_read_r>:
811191dc:	defffd04 	addi	sp,sp,-12
811191e0:	2805883a 	mov	r2,r5
811191e4:	dc000015 	stw	r16,0(sp)
811191e8:	042044f4 	movhi	r16,33043
811191ec:	dc400115 	stw	r17,4(sp)
811191f0:	300b883a 	mov	r5,r6
811191f4:	84203f04 	addi	r16,r16,-32516
811191f8:	2023883a 	mov	r17,r4
811191fc:	380d883a 	mov	r6,r7
81119200:	1009883a 	mov	r4,r2
81119204:	dfc00215 	stw	ra,8(sp)
81119208:	80000015 	stw	zero,0(r16)
8111920c:	112006c0 	call	8112006c <read>
81119210:	00ffffc4 	movi	r3,-1
81119214:	10c00526 	beq	r2,r3,8111922c <_read_r+0x50>
81119218:	dfc00217 	ldw	ra,8(sp)
8111921c:	dc400117 	ldw	r17,4(sp)
81119220:	dc000017 	ldw	r16,0(sp)
81119224:	dec00304 	addi	sp,sp,12
81119228:	f800283a 	ret
8111922c:	80c00017 	ldw	r3,0(r16)
81119230:	183ff926 	beq	r3,zero,81119218 <__reset+0xfb0f9218>
81119234:	88c00015 	stw	r3,0(r17)
81119238:	003ff706 	br	81119218 <__reset+0xfb0f9218>

8111923c <_realloc_r>:
8111923c:	defff604 	addi	sp,sp,-40
81119240:	dc800215 	stw	r18,8(sp)
81119244:	dfc00915 	stw	ra,36(sp)
81119248:	df000815 	stw	fp,32(sp)
8111924c:	ddc00715 	stw	r23,28(sp)
81119250:	dd800615 	stw	r22,24(sp)
81119254:	dd400515 	stw	r21,20(sp)
81119258:	dd000415 	stw	r20,16(sp)
8111925c:	dcc00315 	stw	r19,12(sp)
81119260:	dc400115 	stw	r17,4(sp)
81119264:	dc000015 	stw	r16,0(sp)
81119268:	3025883a 	mov	r18,r6
8111926c:	2800b726 	beq	r5,zero,8111954c <_realloc_r+0x310>
81119270:	282b883a 	mov	r21,r5
81119274:	2029883a 	mov	r20,r4
81119278:	111fd940 	call	8111fd94 <__malloc_lock>
8111927c:	a8bfff17 	ldw	r2,-4(r21)
81119280:	043fff04 	movi	r16,-4
81119284:	90c002c4 	addi	r3,r18,11
81119288:	01000584 	movi	r4,22
8111928c:	acfffe04 	addi	r19,r21,-8
81119290:	1420703a 	and	r16,r2,r16
81119294:	20c0332e 	bgeu	r4,r3,81119364 <_realloc_r+0x128>
81119298:	047ffe04 	movi	r17,-8
8111929c:	1c62703a 	and	r17,r3,r17
811192a0:	8807883a 	mov	r3,r17
811192a4:	88005816 	blt	r17,zero,81119408 <_realloc_r+0x1cc>
811192a8:	8c805736 	bltu	r17,r18,81119408 <_realloc_r+0x1cc>
811192ac:	80c0300e 	bge	r16,r3,81119370 <_realloc_r+0x134>
811192b0:	072044b4 	movhi	fp,33042
811192b4:	e71a0104 	addi	fp,fp,26628
811192b8:	e1c00217 	ldw	r7,8(fp)
811192bc:	9c09883a 	add	r4,r19,r16
811192c0:	22000117 	ldw	r8,4(r4)
811192c4:	21c06326 	beq	r4,r7,81119454 <_realloc_r+0x218>
811192c8:	017fff84 	movi	r5,-2
811192cc:	414a703a 	and	r5,r8,r5
811192d0:	214b883a 	add	r5,r4,r5
811192d4:	29800117 	ldw	r6,4(r5)
811192d8:	3180004c 	andi	r6,r6,1
811192dc:	30003f26 	beq	r6,zero,811193dc <_realloc_r+0x1a0>
811192e0:	1080004c 	andi	r2,r2,1
811192e4:	10008326 	beq	r2,zero,811194f4 <_realloc_r+0x2b8>
811192e8:	900b883a 	mov	r5,r18
811192ec:	a009883a 	mov	r4,r20
811192f0:	110fdc40 	call	8110fdc4 <_malloc_r>
811192f4:	1025883a 	mov	r18,r2
811192f8:	10011e26 	beq	r2,zero,81119774 <_realloc_r+0x538>
811192fc:	a93fff17 	ldw	r4,-4(r21)
81119300:	10fffe04 	addi	r3,r2,-8
81119304:	00bfff84 	movi	r2,-2
81119308:	2084703a 	and	r2,r4,r2
8111930c:	9885883a 	add	r2,r19,r2
81119310:	1880ee26 	beq	r3,r2,811196cc <_realloc_r+0x490>
81119314:	81bfff04 	addi	r6,r16,-4
81119318:	00800904 	movi	r2,36
8111931c:	1180b836 	bltu	r2,r6,81119600 <_realloc_r+0x3c4>
81119320:	00c004c4 	movi	r3,19
81119324:	19809636 	bltu	r3,r6,81119580 <_realloc_r+0x344>
81119328:	9005883a 	mov	r2,r18
8111932c:	a807883a 	mov	r3,r21
81119330:	19000017 	ldw	r4,0(r3)
81119334:	11000015 	stw	r4,0(r2)
81119338:	19000117 	ldw	r4,4(r3)
8111933c:	11000115 	stw	r4,4(r2)
81119340:	18c00217 	ldw	r3,8(r3)
81119344:	10c00215 	stw	r3,8(r2)
81119348:	a80b883a 	mov	r5,r21
8111934c:	a009883a 	mov	r4,r20
81119350:	11174bc0 	call	811174bc <_free_r>
81119354:	a009883a 	mov	r4,r20
81119358:	111fdb80 	call	8111fdb8 <__malloc_unlock>
8111935c:	9005883a 	mov	r2,r18
81119360:	00001206 	br	811193ac <_realloc_r+0x170>
81119364:	00c00404 	movi	r3,16
81119368:	1823883a 	mov	r17,r3
8111936c:	003fce06 	br	811192a8 <__reset+0xfb0f92a8>
81119370:	a825883a 	mov	r18,r21
81119374:	8445c83a 	sub	r2,r16,r17
81119378:	00c003c4 	movi	r3,15
8111937c:	18802636 	bltu	r3,r2,81119418 <_realloc_r+0x1dc>
81119380:	99800117 	ldw	r6,4(r19)
81119384:	9c07883a 	add	r3,r19,r16
81119388:	3180004c 	andi	r6,r6,1
8111938c:	3420b03a 	or	r16,r6,r16
81119390:	9c000115 	stw	r16,4(r19)
81119394:	18800117 	ldw	r2,4(r3)
81119398:	10800054 	ori	r2,r2,1
8111939c:	18800115 	stw	r2,4(r3)
811193a0:	a009883a 	mov	r4,r20
811193a4:	111fdb80 	call	8111fdb8 <__malloc_unlock>
811193a8:	9005883a 	mov	r2,r18
811193ac:	dfc00917 	ldw	ra,36(sp)
811193b0:	df000817 	ldw	fp,32(sp)
811193b4:	ddc00717 	ldw	r23,28(sp)
811193b8:	dd800617 	ldw	r22,24(sp)
811193bc:	dd400517 	ldw	r21,20(sp)
811193c0:	dd000417 	ldw	r20,16(sp)
811193c4:	dcc00317 	ldw	r19,12(sp)
811193c8:	dc800217 	ldw	r18,8(sp)
811193cc:	dc400117 	ldw	r17,4(sp)
811193d0:	dc000017 	ldw	r16,0(sp)
811193d4:	dec00a04 	addi	sp,sp,40
811193d8:	f800283a 	ret
811193dc:	017fff04 	movi	r5,-4
811193e0:	414a703a 	and	r5,r8,r5
811193e4:	814d883a 	add	r6,r16,r5
811193e8:	30c01f16 	blt	r6,r3,81119468 <_realloc_r+0x22c>
811193ec:	20800317 	ldw	r2,12(r4)
811193f0:	20c00217 	ldw	r3,8(r4)
811193f4:	a825883a 	mov	r18,r21
811193f8:	3021883a 	mov	r16,r6
811193fc:	18800315 	stw	r2,12(r3)
81119400:	10c00215 	stw	r3,8(r2)
81119404:	003fdb06 	br	81119374 <__reset+0xfb0f9374>
81119408:	00800304 	movi	r2,12
8111940c:	a0800015 	stw	r2,0(r20)
81119410:	0005883a 	mov	r2,zero
81119414:	003fe506 	br	811193ac <__reset+0xfb0f93ac>
81119418:	98c00117 	ldw	r3,4(r19)
8111941c:	9c4b883a 	add	r5,r19,r17
81119420:	11000054 	ori	r4,r2,1
81119424:	18c0004c 	andi	r3,r3,1
81119428:	1c62b03a 	or	r17,r3,r17
8111942c:	9c400115 	stw	r17,4(r19)
81119430:	29000115 	stw	r4,4(r5)
81119434:	2885883a 	add	r2,r5,r2
81119438:	10c00117 	ldw	r3,4(r2)
8111943c:	29400204 	addi	r5,r5,8
81119440:	a009883a 	mov	r4,r20
81119444:	18c00054 	ori	r3,r3,1
81119448:	10c00115 	stw	r3,4(r2)
8111944c:	11174bc0 	call	811174bc <_free_r>
81119450:	003fd306 	br	811193a0 <__reset+0xfb0f93a0>
81119454:	017fff04 	movi	r5,-4
81119458:	414a703a 	and	r5,r8,r5
8111945c:	89800404 	addi	r6,r17,16
81119460:	8151883a 	add	r8,r16,r5
81119464:	4180590e 	bge	r8,r6,811195cc <_realloc_r+0x390>
81119468:	1080004c 	andi	r2,r2,1
8111946c:	103f9e1e 	bne	r2,zero,811192e8 <__reset+0xfb0f92e8>
81119470:	adbffe17 	ldw	r22,-8(r21)
81119474:	00bfff04 	movi	r2,-4
81119478:	9dadc83a 	sub	r22,r19,r22
8111947c:	b1800117 	ldw	r6,4(r22)
81119480:	3084703a 	and	r2,r6,r2
81119484:	20002026 	beq	r4,zero,81119508 <_realloc_r+0x2cc>
81119488:	80af883a 	add	r23,r16,r2
8111948c:	b96f883a 	add	r23,r23,r5
81119490:	21c05f26 	beq	r4,r7,81119610 <_realloc_r+0x3d4>
81119494:	b8c01c16 	blt	r23,r3,81119508 <_realloc_r+0x2cc>
81119498:	20800317 	ldw	r2,12(r4)
8111949c:	20c00217 	ldw	r3,8(r4)
811194a0:	81bfff04 	addi	r6,r16,-4
811194a4:	01000904 	movi	r4,36
811194a8:	18800315 	stw	r2,12(r3)
811194ac:	10c00215 	stw	r3,8(r2)
811194b0:	b0c00217 	ldw	r3,8(r22)
811194b4:	b0800317 	ldw	r2,12(r22)
811194b8:	b4800204 	addi	r18,r22,8
811194bc:	18800315 	stw	r2,12(r3)
811194c0:	10c00215 	stw	r3,8(r2)
811194c4:	21801b36 	bltu	r4,r6,81119534 <_realloc_r+0x2f8>
811194c8:	008004c4 	movi	r2,19
811194cc:	1180352e 	bgeu	r2,r6,811195a4 <_realloc_r+0x368>
811194d0:	a8800017 	ldw	r2,0(r21)
811194d4:	b0800215 	stw	r2,8(r22)
811194d8:	a8800117 	ldw	r2,4(r21)
811194dc:	b0800315 	stw	r2,12(r22)
811194e0:	008006c4 	movi	r2,27
811194e4:	11807f36 	bltu	r2,r6,811196e4 <_realloc_r+0x4a8>
811194e8:	b0800404 	addi	r2,r22,16
811194ec:	ad400204 	addi	r21,r21,8
811194f0:	00002d06 	br	811195a8 <_realloc_r+0x36c>
811194f4:	adbffe17 	ldw	r22,-8(r21)
811194f8:	00bfff04 	movi	r2,-4
811194fc:	9dadc83a 	sub	r22,r19,r22
81119500:	b1000117 	ldw	r4,4(r22)
81119504:	2084703a 	and	r2,r4,r2
81119508:	b03f7726 	beq	r22,zero,811192e8 <__reset+0xfb0f92e8>
8111950c:	80af883a 	add	r23,r16,r2
81119510:	b8ff7516 	blt	r23,r3,811192e8 <__reset+0xfb0f92e8>
81119514:	b0800317 	ldw	r2,12(r22)
81119518:	b0c00217 	ldw	r3,8(r22)
8111951c:	81bfff04 	addi	r6,r16,-4
81119520:	01000904 	movi	r4,36
81119524:	18800315 	stw	r2,12(r3)
81119528:	10c00215 	stw	r3,8(r2)
8111952c:	b4800204 	addi	r18,r22,8
81119530:	21bfe52e 	bgeu	r4,r6,811194c8 <__reset+0xfb0f94c8>
81119534:	a80b883a 	mov	r5,r21
81119538:	9009883a 	mov	r4,r18
8111953c:	11180840 	call	81118084 <memmove>
81119540:	b821883a 	mov	r16,r23
81119544:	b027883a 	mov	r19,r22
81119548:	003f8a06 	br	81119374 <__reset+0xfb0f9374>
8111954c:	300b883a 	mov	r5,r6
81119550:	dfc00917 	ldw	ra,36(sp)
81119554:	df000817 	ldw	fp,32(sp)
81119558:	ddc00717 	ldw	r23,28(sp)
8111955c:	dd800617 	ldw	r22,24(sp)
81119560:	dd400517 	ldw	r21,20(sp)
81119564:	dd000417 	ldw	r20,16(sp)
81119568:	dcc00317 	ldw	r19,12(sp)
8111956c:	dc800217 	ldw	r18,8(sp)
81119570:	dc400117 	ldw	r17,4(sp)
81119574:	dc000017 	ldw	r16,0(sp)
81119578:	dec00a04 	addi	sp,sp,40
8111957c:	110fdc41 	jmpi	8110fdc4 <_malloc_r>
81119580:	a8c00017 	ldw	r3,0(r21)
81119584:	90c00015 	stw	r3,0(r18)
81119588:	a8c00117 	ldw	r3,4(r21)
8111958c:	90c00115 	stw	r3,4(r18)
81119590:	00c006c4 	movi	r3,27
81119594:	19804536 	bltu	r3,r6,811196ac <_realloc_r+0x470>
81119598:	90800204 	addi	r2,r18,8
8111959c:	a8c00204 	addi	r3,r21,8
811195a0:	003f6306 	br	81119330 <__reset+0xfb0f9330>
811195a4:	9005883a 	mov	r2,r18
811195a8:	a8c00017 	ldw	r3,0(r21)
811195ac:	b821883a 	mov	r16,r23
811195b0:	b027883a 	mov	r19,r22
811195b4:	10c00015 	stw	r3,0(r2)
811195b8:	a8c00117 	ldw	r3,4(r21)
811195bc:	10c00115 	stw	r3,4(r2)
811195c0:	a8c00217 	ldw	r3,8(r21)
811195c4:	10c00215 	stw	r3,8(r2)
811195c8:	003f6a06 	br	81119374 <__reset+0xfb0f9374>
811195cc:	9c67883a 	add	r19,r19,r17
811195d0:	4445c83a 	sub	r2,r8,r17
811195d4:	e4c00215 	stw	r19,8(fp)
811195d8:	10800054 	ori	r2,r2,1
811195dc:	98800115 	stw	r2,4(r19)
811195e0:	a8bfff17 	ldw	r2,-4(r21)
811195e4:	a009883a 	mov	r4,r20
811195e8:	1080004c 	andi	r2,r2,1
811195ec:	1462b03a 	or	r17,r2,r17
811195f0:	ac7fff15 	stw	r17,-4(r21)
811195f4:	111fdb80 	call	8111fdb8 <__malloc_unlock>
811195f8:	a805883a 	mov	r2,r21
811195fc:	003f6b06 	br	811193ac <__reset+0xfb0f93ac>
81119600:	a80b883a 	mov	r5,r21
81119604:	9009883a 	mov	r4,r18
81119608:	11180840 	call	81118084 <memmove>
8111960c:	003f4e06 	br	81119348 <__reset+0xfb0f9348>
81119610:	89000404 	addi	r4,r17,16
81119614:	b93fbc16 	blt	r23,r4,81119508 <__reset+0xfb0f9508>
81119618:	b0800317 	ldw	r2,12(r22)
8111961c:	b0c00217 	ldw	r3,8(r22)
81119620:	81bfff04 	addi	r6,r16,-4
81119624:	01000904 	movi	r4,36
81119628:	18800315 	stw	r2,12(r3)
8111962c:	10c00215 	stw	r3,8(r2)
81119630:	b4800204 	addi	r18,r22,8
81119634:	21804336 	bltu	r4,r6,81119744 <_realloc_r+0x508>
81119638:	008004c4 	movi	r2,19
8111963c:	11803f2e 	bgeu	r2,r6,8111973c <_realloc_r+0x500>
81119640:	a8800017 	ldw	r2,0(r21)
81119644:	b0800215 	stw	r2,8(r22)
81119648:	a8800117 	ldw	r2,4(r21)
8111964c:	b0800315 	stw	r2,12(r22)
81119650:	008006c4 	movi	r2,27
81119654:	11803f36 	bltu	r2,r6,81119754 <_realloc_r+0x518>
81119658:	b0800404 	addi	r2,r22,16
8111965c:	ad400204 	addi	r21,r21,8
81119660:	a8c00017 	ldw	r3,0(r21)
81119664:	10c00015 	stw	r3,0(r2)
81119668:	a8c00117 	ldw	r3,4(r21)
8111966c:	10c00115 	stw	r3,4(r2)
81119670:	a8c00217 	ldw	r3,8(r21)
81119674:	10c00215 	stw	r3,8(r2)
81119678:	b447883a 	add	r3,r22,r17
8111967c:	bc45c83a 	sub	r2,r23,r17
81119680:	e0c00215 	stw	r3,8(fp)
81119684:	10800054 	ori	r2,r2,1
81119688:	18800115 	stw	r2,4(r3)
8111968c:	b0800117 	ldw	r2,4(r22)
81119690:	a009883a 	mov	r4,r20
81119694:	1080004c 	andi	r2,r2,1
81119698:	1462b03a 	or	r17,r2,r17
8111969c:	b4400115 	stw	r17,4(r22)
811196a0:	111fdb80 	call	8111fdb8 <__malloc_unlock>
811196a4:	9005883a 	mov	r2,r18
811196a8:	003f4006 	br	811193ac <__reset+0xfb0f93ac>
811196ac:	a8c00217 	ldw	r3,8(r21)
811196b0:	90c00215 	stw	r3,8(r18)
811196b4:	a8c00317 	ldw	r3,12(r21)
811196b8:	90c00315 	stw	r3,12(r18)
811196bc:	30801126 	beq	r6,r2,81119704 <_realloc_r+0x4c8>
811196c0:	90800404 	addi	r2,r18,16
811196c4:	a8c00404 	addi	r3,r21,16
811196c8:	003f1906 	br	81119330 <__reset+0xfb0f9330>
811196cc:	90ffff17 	ldw	r3,-4(r18)
811196d0:	00bfff04 	movi	r2,-4
811196d4:	a825883a 	mov	r18,r21
811196d8:	1884703a 	and	r2,r3,r2
811196dc:	80a1883a 	add	r16,r16,r2
811196e0:	003f2406 	br	81119374 <__reset+0xfb0f9374>
811196e4:	a8800217 	ldw	r2,8(r21)
811196e8:	b0800415 	stw	r2,16(r22)
811196ec:	a8800317 	ldw	r2,12(r21)
811196f0:	b0800515 	stw	r2,20(r22)
811196f4:	31000a26 	beq	r6,r4,81119720 <_realloc_r+0x4e4>
811196f8:	b0800604 	addi	r2,r22,24
811196fc:	ad400404 	addi	r21,r21,16
81119700:	003fa906 	br	811195a8 <__reset+0xfb0f95a8>
81119704:	a9000417 	ldw	r4,16(r21)
81119708:	90800604 	addi	r2,r18,24
8111970c:	a8c00604 	addi	r3,r21,24
81119710:	91000415 	stw	r4,16(r18)
81119714:	a9000517 	ldw	r4,20(r21)
81119718:	91000515 	stw	r4,20(r18)
8111971c:	003f0406 	br	81119330 <__reset+0xfb0f9330>
81119720:	a8c00417 	ldw	r3,16(r21)
81119724:	ad400604 	addi	r21,r21,24
81119728:	b0800804 	addi	r2,r22,32
8111972c:	b0c00615 	stw	r3,24(r22)
81119730:	a8ffff17 	ldw	r3,-4(r21)
81119734:	b0c00715 	stw	r3,28(r22)
81119738:	003f9b06 	br	811195a8 <__reset+0xfb0f95a8>
8111973c:	9005883a 	mov	r2,r18
81119740:	003fc706 	br	81119660 <__reset+0xfb0f9660>
81119744:	a80b883a 	mov	r5,r21
81119748:	9009883a 	mov	r4,r18
8111974c:	11180840 	call	81118084 <memmove>
81119750:	003fc906 	br	81119678 <__reset+0xfb0f9678>
81119754:	a8800217 	ldw	r2,8(r21)
81119758:	b0800415 	stw	r2,16(r22)
8111975c:	a8800317 	ldw	r2,12(r21)
81119760:	b0800515 	stw	r2,20(r22)
81119764:	31000726 	beq	r6,r4,81119784 <_realloc_r+0x548>
81119768:	b0800604 	addi	r2,r22,24
8111976c:	ad400404 	addi	r21,r21,16
81119770:	003fbb06 	br	81119660 <__reset+0xfb0f9660>
81119774:	a009883a 	mov	r4,r20
81119778:	111fdb80 	call	8111fdb8 <__malloc_unlock>
8111977c:	0005883a 	mov	r2,zero
81119780:	003f0a06 	br	811193ac <__reset+0xfb0f93ac>
81119784:	a8c00417 	ldw	r3,16(r21)
81119788:	ad400604 	addi	r21,r21,24
8111978c:	b0800804 	addi	r2,r22,32
81119790:	b0c00615 	stw	r3,24(r22)
81119794:	a8ffff17 	ldw	r3,-4(r21)
81119798:	b0c00715 	stw	r3,28(r22)
8111979c:	003fb006 	br	81119660 <__reset+0xfb0f9660>

811197a0 <__fpclassifyd>:
811197a0:	00a00034 	movhi	r2,32768
811197a4:	10bfffc4 	addi	r2,r2,-1
811197a8:	2884703a 	and	r2,r5,r2
811197ac:	10000726 	beq	r2,zero,811197cc <__fpclassifyd+0x2c>
811197b0:	00fffc34 	movhi	r3,65520
811197b4:	019ff834 	movhi	r6,32736
811197b8:	28c7883a 	add	r3,r5,r3
811197bc:	31bfffc4 	addi	r6,r6,-1
811197c0:	30c00536 	bltu	r6,r3,811197d8 <__fpclassifyd+0x38>
811197c4:	00800104 	movi	r2,4
811197c8:	f800283a 	ret
811197cc:	2000021e 	bne	r4,zero,811197d8 <__fpclassifyd+0x38>
811197d0:	00800084 	movi	r2,2
811197d4:	f800283a 	ret
811197d8:	00dffc34 	movhi	r3,32752
811197dc:	019ff834 	movhi	r6,32736
811197e0:	28cb883a 	add	r5,r5,r3
811197e4:	31bfffc4 	addi	r6,r6,-1
811197e8:	317ff62e 	bgeu	r6,r5,811197c4 <__reset+0xfb0f97c4>
811197ec:	01400434 	movhi	r5,16
811197f0:	297fffc4 	addi	r5,r5,-1
811197f4:	28800236 	bltu	r5,r2,81119800 <__fpclassifyd+0x60>
811197f8:	008000c4 	movi	r2,3
811197fc:	f800283a 	ret
81119800:	10c00226 	beq	r2,r3,8111980c <__fpclassifyd+0x6c>
81119804:	0005883a 	mov	r2,zero
81119808:	f800283a 	ret
8111980c:	2005003a 	cmpeq	r2,r4,zero
81119810:	f800283a 	ret

81119814 <strcmp>:
81119814:	2144b03a 	or	r2,r4,r5
81119818:	108000cc 	andi	r2,r2,3
8111981c:	1000171e 	bne	r2,zero,8111987c <strcmp+0x68>
81119820:	20800017 	ldw	r2,0(r4)
81119824:	28c00017 	ldw	r3,0(r5)
81119828:	10c0141e 	bne	r2,r3,8111987c <strcmp+0x68>
8111982c:	027fbff4 	movhi	r9,65279
81119830:	4a7fbfc4 	addi	r9,r9,-257
81119834:	0086303a 	nor	r3,zero,r2
81119838:	02202074 	movhi	r8,32897
8111983c:	1245883a 	add	r2,r2,r9
81119840:	42202004 	addi	r8,r8,-32640
81119844:	10c4703a 	and	r2,r2,r3
81119848:	1204703a 	and	r2,r2,r8
8111984c:	10000226 	beq	r2,zero,81119858 <strcmp+0x44>
81119850:	00002306 	br	811198e0 <strcmp+0xcc>
81119854:	1000221e 	bne	r2,zero,811198e0 <strcmp+0xcc>
81119858:	21000104 	addi	r4,r4,4
8111985c:	20c00017 	ldw	r3,0(r4)
81119860:	29400104 	addi	r5,r5,4
81119864:	29800017 	ldw	r6,0(r5)
81119868:	1a4f883a 	add	r7,r3,r9
8111986c:	00c4303a 	nor	r2,zero,r3
81119870:	3884703a 	and	r2,r7,r2
81119874:	1204703a 	and	r2,r2,r8
81119878:	19bff626 	beq	r3,r6,81119854 <__reset+0xfb0f9854>
8111987c:	20800003 	ldbu	r2,0(r4)
81119880:	10c03fcc 	andi	r3,r2,255
81119884:	18c0201c 	xori	r3,r3,128
81119888:	18ffe004 	addi	r3,r3,-128
8111988c:	18000c26 	beq	r3,zero,811198c0 <strcmp+0xac>
81119890:	29800007 	ldb	r6,0(r5)
81119894:	19800326 	beq	r3,r6,811198a4 <strcmp+0x90>
81119898:	00001306 	br	811198e8 <strcmp+0xd4>
8111989c:	29800007 	ldb	r6,0(r5)
811198a0:	11800b1e 	bne	r2,r6,811198d0 <strcmp+0xbc>
811198a4:	21000044 	addi	r4,r4,1
811198a8:	20c00003 	ldbu	r3,0(r4)
811198ac:	29400044 	addi	r5,r5,1
811198b0:	18803fcc 	andi	r2,r3,255
811198b4:	1080201c 	xori	r2,r2,128
811198b8:	10bfe004 	addi	r2,r2,-128
811198bc:	103ff71e 	bne	r2,zero,8111989c <__reset+0xfb0f989c>
811198c0:	0007883a 	mov	r3,zero
811198c4:	28800003 	ldbu	r2,0(r5)
811198c8:	1885c83a 	sub	r2,r3,r2
811198cc:	f800283a 	ret
811198d0:	28800003 	ldbu	r2,0(r5)
811198d4:	18c03fcc 	andi	r3,r3,255
811198d8:	1885c83a 	sub	r2,r3,r2
811198dc:	f800283a 	ret
811198e0:	0005883a 	mov	r2,zero
811198e4:	f800283a 	ret
811198e8:	10c03fcc 	andi	r3,r2,255
811198ec:	003ff506 	br	811198c4 <__reset+0xfb0f98c4>

811198f0 <strlen>:
811198f0:	208000cc 	andi	r2,r4,3
811198f4:	10002026 	beq	r2,zero,81119978 <strlen+0x88>
811198f8:	20800007 	ldb	r2,0(r4)
811198fc:	10002026 	beq	r2,zero,81119980 <strlen+0x90>
81119900:	2005883a 	mov	r2,r4
81119904:	00000206 	br	81119910 <strlen+0x20>
81119908:	10c00007 	ldb	r3,0(r2)
8111990c:	18001826 	beq	r3,zero,81119970 <strlen+0x80>
81119910:	10800044 	addi	r2,r2,1
81119914:	10c000cc 	andi	r3,r2,3
81119918:	183ffb1e 	bne	r3,zero,81119908 <__reset+0xfb0f9908>
8111991c:	10c00017 	ldw	r3,0(r2)
81119920:	01ffbff4 	movhi	r7,65279
81119924:	39ffbfc4 	addi	r7,r7,-257
81119928:	00ca303a 	nor	r5,zero,r3
8111992c:	01a02074 	movhi	r6,32897
81119930:	19c7883a 	add	r3,r3,r7
81119934:	31a02004 	addi	r6,r6,-32640
81119938:	1946703a 	and	r3,r3,r5
8111993c:	1986703a 	and	r3,r3,r6
81119940:	1800091e 	bne	r3,zero,81119968 <strlen+0x78>
81119944:	10800104 	addi	r2,r2,4
81119948:	10c00017 	ldw	r3,0(r2)
8111994c:	19cb883a 	add	r5,r3,r7
81119950:	00c6303a 	nor	r3,zero,r3
81119954:	28c6703a 	and	r3,r5,r3
81119958:	1986703a 	and	r3,r3,r6
8111995c:	183ff926 	beq	r3,zero,81119944 <__reset+0xfb0f9944>
81119960:	00000106 	br	81119968 <strlen+0x78>
81119964:	10800044 	addi	r2,r2,1
81119968:	10c00007 	ldb	r3,0(r2)
8111996c:	183ffd1e 	bne	r3,zero,81119964 <__reset+0xfb0f9964>
81119970:	1105c83a 	sub	r2,r2,r4
81119974:	f800283a 	ret
81119978:	2005883a 	mov	r2,r4
8111997c:	003fe706 	br	8111991c <__reset+0xfb0f991c>
81119980:	0005883a 	mov	r2,zero
81119984:	f800283a 	ret

81119988 <__ssprint_r>:
81119988:	30800217 	ldw	r2,8(r6)
8111998c:	defff604 	addi	sp,sp,-40
81119990:	dc800215 	stw	r18,8(sp)
81119994:	dfc00915 	stw	ra,36(sp)
81119998:	df000815 	stw	fp,32(sp)
8111999c:	ddc00715 	stw	r23,28(sp)
811199a0:	dd800615 	stw	r22,24(sp)
811199a4:	dd400515 	stw	r21,20(sp)
811199a8:	dd000415 	stw	r20,16(sp)
811199ac:	dcc00315 	stw	r19,12(sp)
811199b0:	dc400115 	stw	r17,4(sp)
811199b4:	dc000015 	stw	r16,0(sp)
811199b8:	3025883a 	mov	r18,r6
811199bc:	10005826 	beq	r2,zero,81119b20 <__ssprint_r+0x198>
811199c0:	2027883a 	mov	r19,r4
811199c4:	35c00017 	ldw	r23,0(r6)
811199c8:	29000017 	ldw	r4,0(r5)
811199cc:	28800217 	ldw	r2,8(r5)
811199d0:	2823883a 	mov	r17,r5
811199d4:	0039883a 	mov	fp,zero
811199d8:	0021883a 	mov	r16,zero
811199dc:	80003926 	beq	r16,zero,81119ac4 <__ssprint_r+0x13c>
811199e0:	102b883a 	mov	r21,r2
811199e4:	102d883a 	mov	r22,r2
811199e8:	80803a36 	bltu	r16,r2,81119ad4 <__ssprint_r+0x14c>
811199ec:	88c0030b 	ldhu	r3,12(r17)
811199f0:	1881200c 	andi	r2,r3,1152
811199f4:	10002626 	beq	r2,zero,81119a90 <__ssprint_r+0x108>
811199f8:	88800517 	ldw	r2,20(r17)
811199fc:	89400417 	ldw	r5,16(r17)
81119a00:	81800044 	addi	r6,r16,1
81119a04:	108f883a 	add	r7,r2,r2
81119a08:	3885883a 	add	r2,r7,r2
81119a0c:	100ed7fa 	srli	r7,r2,31
81119a10:	216dc83a 	sub	r22,r4,r5
81119a14:	3589883a 	add	r4,r6,r22
81119a18:	3885883a 	add	r2,r7,r2
81119a1c:	102bd07a 	srai	r21,r2,1
81119a20:	a80d883a 	mov	r6,r21
81119a24:	a900022e 	bgeu	r21,r4,81119a30 <__ssprint_r+0xa8>
81119a28:	202b883a 	mov	r21,r4
81119a2c:	200d883a 	mov	r6,r4
81119a30:	18c1000c 	andi	r3,r3,1024
81119a34:	18002a26 	beq	r3,zero,81119ae0 <__ssprint_r+0x158>
81119a38:	300b883a 	mov	r5,r6
81119a3c:	9809883a 	mov	r4,r19
81119a40:	110fdc40 	call	8110fdc4 <_malloc_r>
81119a44:	1029883a 	mov	r20,r2
81119a48:	10002c26 	beq	r2,zero,81119afc <__ssprint_r+0x174>
81119a4c:	89400417 	ldw	r5,16(r17)
81119a50:	b00d883a 	mov	r6,r22
81119a54:	1009883a 	mov	r4,r2
81119a58:	11105d00 	call	811105d0 <memcpy>
81119a5c:	8880030b 	ldhu	r2,12(r17)
81119a60:	00fedfc4 	movi	r3,-1153
81119a64:	10c4703a 	and	r2,r2,r3
81119a68:	10802014 	ori	r2,r2,128
81119a6c:	8880030d 	sth	r2,12(r17)
81119a70:	a589883a 	add	r4,r20,r22
81119a74:	adadc83a 	sub	r22,r21,r22
81119a78:	8d400515 	stw	r21,20(r17)
81119a7c:	8d800215 	stw	r22,8(r17)
81119a80:	8d000415 	stw	r20,16(r17)
81119a84:	89000015 	stw	r4,0(r17)
81119a88:	802b883a 	mov	r21,r16
81119a8c:	802d883a 	mov	r22,r16
81119a90:	b00d883a 	mov	r6,r22
81119a94:	e00b883a 	mov	r5,fp
81119a98:	11180840 	call	81118084 <memmove>
81119a9c:	88800217 	ldw	r2,8(r17)
81119aa0:	89000017 	ldw	r4,0(r17)
81119aa4:	90c00217 	ldw	r3,8(r18)
81119aa8:	1545c83a 	sub	r2,r2,r21
81119aac:	2589883a 	add	r4,r4,r22
81119ab0:	88800215 	stw	r2,8(r17)
81119ab4:	89000015 	stw	r4,0(r17)
81119ab8:	1c21c83a 	sub	r16,r3,r16
81119abc:	94000215 	stw	r16,8(r18)
81119ac0:	80001726 	beq	r16,zero,81119b20 <__ssprint_r+0x198>
81119ac4:	bf000017 	ldw	fp,0(r23)
81119ac8:	bc000117 	ldw	r16,4(r23)
81119acc:	bdc00204 	addi	r23,r23,8
81119ad0:	003fc206 	br	811199dc <__reset+0xfb0f99dc>
81119ad4:	802b883a 	mov	r21,r16
81119ad8:	802d883a 	mov	r22,r16
81119adc:	003fec06 	br	81119a90 <__reset+0xfb0f9a90>
81119ae0:	9809883a 	mov	r4,r19
81119ae4:	111923c0 	call	8111923c <_realloc_r>
81119ae8:	1029883a 	mov	r20,r2
81119aec:	103fe01e 	bne	r2,zero,81119a70 <__reset+0xfb0f9a70>
81119af0:	89400417 	ldw	r5,16(r17)
81119af4:	9809883a 	mov	r4,r19
81119af8:	11174bc0 	call	811174bc <_free_r>
81119afc:	88c0030b 	ldhu	r3,12(r17)
81119b00:	00800304 	movi	r2,12
81119b04:	98800015 	stw	r2,0(r19)
81119b08:	18c01014 	ori	r3,r3,64
81119b0c:	88c0030d 	sth	r3,12(r17)
81119b10:	00bfffc4 	movi	r2,-1
81119b14:	90000215 	stw	zero,8(r18)
81119b18:	90000115 	stw	zero,4(r18)
81119b1c:	00000206 	br	81119b28 <__ssprint_r+0x1a0>
81119b20:	90000115 	stw	zero,4(r18)
81119b24:	0005883a 	mov	r2,zero
81119b28:	dfc00917 	ldw	ra,36(sp)
81119b2c:	df000817 	ldw	fp,32(sp)
81119b30:	ddc00717 	ldw	r23,28(sp)
81119b34:	dd800617 	ldw	r22,24(sp)
81119b38:	dd400517 	ldw	r21,20(sp)
81119b3c:	dd000417 	ldw	r20,16(sp)
81119b40:	dcc00317 	ldw	r19,12(sp)
81119b44:	dc800217 	ldw	r18,8(sp)
81119b48:	dc400117 	ldw	r17,4(sp)
81119b4c:	dc000017 	ldw	r16,0(sp)
81119b50:	dec00a04 	addi	sp,sp,40
81119b54:	f800283a 	ret

81119b58 <___svfiprintf_internal_r>:
81119b58:	2880030b 	ldhu	r2,12(r5)
81119b5c:	deffc804 	addi	sp,sp,-224
81119b60:	dcc03115 	stw	r19,196(sp)
81119b64:	dfc03715 	stw	ra,220(sp)
81119b68:	df003615 	stw	fp,216(sp)
81119b6c:	ddc03515 	stw	r23,212(sp)
81119b70:	dd803415 	stw	r22,208(sp)
81119b74:	dd403315 	stw	r21,204(sp)
81119b78:	dd003215 	stw	r20,200(sp)
81119b7c:	dc803015 	stw	r18,192(sp)
81119b80:	dc402f15 	stw	r17,188(sp)
81119b84:	dc002e15 	stw	r16,184(sp)
81119b88:	d9402715 	stw	r5,156(sp)
81119b8c:	d9002a15 	stw	r4,168(sp)
81119b90:	1080200c 	andi	r2,r2,128
81119b94:	d9c02315 	stw	r7,140(sp)
81119b98:	3027883a 	mov	r19,r6
81119b9c:	10000226 	beq	r2,zero,81119ba8 <___svfiprintf_internal_r+0x50>
81119ba0:	28800417 	ldw	r2,16(r5)
81119ba4:	10041d26 	beq	r2,zero,8111ac1c <___svfiprintf_internal_r+0x10c4>
81119ba8:	dac01a04 	addi	r11,sp,104
81119bac:	dac01e15 	stw	r11,120(sp)
81119bb0:	d8801e17 	ldw	r2,120(sp)
81119bb4:	dac019c4 	addi	r11,sp,103
81119bb8:	dd402a17 	ldw	r21,168(sp)
81119bbc:	ddc02717 	ldw	r23,156(sp)
81119bc0:	05a044b4 	movhi	r22,33042
81119bc4:	052044b4 	movhi	r20,33042
81119bc8:	dac01f15 	stw	r11,124(sp)
81119bcc:	12d7c83a 	sub	r11,r2,r11
81119bd0:	b5984004 	addi	r22,r22,24832
81119bd4:	a5183c04 	addi	r20,r20,24816
81119bd8:	dec01a15 	stw	sp,104(sp)
81119bdc:	d8001c15 	stw	zero,112(sp)
81119be0:	d8001b15 	stw	zero,108(sp)
81119be4:	d811883a 	mov	r8,sp
81119be8:	d8002915 	stw	zero,164(sp)
81119bec:	d8002515 	stw	zero,148(sp)
81119bf0:	dac02b15 	stw	r11,172(sp)
81119bf4:	98800007 	ldb	r2,0(r19)
81119bf8:	1002dd26 	beq	r2,zero,8111a770 <___svfiprintf_internal_r+0xc18>
81119bfc:	00c00944 	movi	r3,37
81119c00:	9823883a 	mov	r17,r19
81119c04:	10c0021e 	bne	r2,r3,81119c10 <___svfiprintf_internal_r+0xb8>
81119c08:	00001406 	br	81119c5c <___svfiprintf_internal_r+0x104>
81119c0c:	10c00326 	beq	r2,r3,81119c1c <___svfiprintf_internal_r+0xc4>
81119c10:	8c400044 	addi	r17,r17,1
81119c14:	88800007 	ldb	r2,0(r17)
81119c18:	103ffc1e 	bne	r2,zero,81119c0c <__reset+0xfb0f9c0c>
81119c1c:	8ce1c83a 	sub	r16,r17,r19
81119c20:	80000e26 	beq	r16,zero,81119c5c <___svfiprintf_internal_r+0x104>
81119c24:	d8c01c17 	ldw	r3,112(sp)
81119c28:	d8801b17 	ldw	r2,108(sp)
81119c2c:	44c00015 	stw	r19,0(r8)
81119c30:	1c07883a 	add	r3,r3,r16
81119c34:	10800044 	addi	r2,r2,1
81119c38:	d8c01c15 	stw	r3,112(sp)
81119c3c:	44000115 	stw	r16,4(r8)
81119c40:	d8801b15 	stw	r2,108(sp)
81119c44:	00c001c4 	movi	r3,7
81119c48:	18831e16 	blt	r3,r2,8111a8c4 <___svfiprintf_internal_r+0xd6c>
81119c4c:	42000204 	addi	r8,r8,8
81119c50:	dac02517 	ldw	r11,148(sp)
81119c54:	5c17883a 	add	r11,r11,r16
81119c58:	dac02515 	stw	r11,148(sp)
81119c5c:	88800007 	ldb	r2,0(r17)
81119c60:	1002c526 	beq	r2,zero,8111a778 <___svfiprintf_internal_r+0xc20>
81119c64:	88c00047 	ldb	r3,1(r17)
81119c68:	8cc00044 	addi	r19,r17,1
81119c6c:	d8001d85 	stb	zero,118(sp)
81119c70:	0009883a 	mov	r4,zero
81119c74:	000f883a 	mov	r7,zero
81119c78:	043fffc4 	movi	r16,-1
81119c7c:	d8002415 	stw	zero,144(sp)
81119c80:	0025883a 	mov	r18,zero
81119c84:	01401604 	movi	r5,88
81119c88:	01800244 	movi	r6,9
81119c8c:	02800a84 	movi	r10,42
81119c90:	02401b04 	movi	r9,108
81119c94:	9cc00044 	addi	r19,r19,1
81119c98:	18bff804 	addi	r2,r3,-32
81119c9c:	2881dd36 	bltu	r5,r2,8111a414 <___svfiprintf_internal_r+0x8bc>
81119ca0:	100490ba 	slli	r2,r2,2
81119ca4:	02e044b4 	movhi	r11,33042
81119ca8:	5ae72e04 	addi	r11,r11,-25416
81119cac:	12c5883a 	add	r2,r2,r11
81119cb0:	10800017 	ldw	r2,0(r2)
81119cb4:	1000683a 	jmp	r2
81119cb8:	81119eb4 	orhi	r4,r16,18042
81119cbc:	8111a414 	ori	r4,r16,18064
81119cc0:	8111a414 	ori	r4,r16,18064
81119cc4:	81119ea8 	cmpgeui	r4,r16,18042
81119cc8:	8111a414 	ori	r4,r16,18064
81119ccc:	8111a414 	ori	r4,r16,18064
81119cd0:	8111a414 	ori	r4,r16,18064
81119cd4:	8111a414 	ori	r4,r16,18064
81119cd8:	8111a414 	ori	r4,r16,18064
81119cdc:	8111a414 	ori	r4,r16,18064
81119ce0:	81119e1c 	xori	r4,r16,18040
81119ce4:	81119ff8 	rdprs	r4,r16,18047
81119ce8:	8111a414 	ori	r4,r16,18064
81119cec:	81119e48 	cmpgei	r4,r16,18041
81119cf0:	8111a448 	cmpgei	r4,r16,18065
81119cf4:	8111a414 	ori	r4,r16,18064
81119cf8:	8111a43c 	xorhi	r4,r16,18064
81119cfc:	8111a3dc 	xori	r4,r16,18063
81119d00:	8111a3dc 	xori	r4,r16,18063
81119d04:	8111a3dc 	xori	r4,r16,18063
81119d08:	8111a3dc 	xori	r4,r16,18063
81119d0c:	8111a3dc 	xori	r4,r16,18063
81119d10:	8111a3dc 	xori	r4,r16,18063
81119d14:	8111a3dc 	xori	r4,r16,18063
81119d18:	8111a3dc 	xori	r4,r16,18063
81119d1c:	8111a3dc 	xori	r4,r16,18063
81119d20:	8111a414 	ori	r4,r16,18064
81119d24:	8111a414 	ori	r4,r16,18064
81119d28:	8111a414 	ori	r4,r16,18064
81119d2c:	8111a414 	ori	r4,r16,18064
81119d30:	8111a414 	ori	r4,r16,18064
81119d34:	8111a414 	ori	r4,r16,18064
81119d38:	8111a414 	ori	r4,r16,18064
81119d3c:	8111a414 	ori	r4,r16,18064
81119d40:	8111a414 	ori	r4,r16,18064
81119d44:	8111a414 	ori	r4,r16,18064
81119d48:	8111a378 	rdprs	r4,r16,18061
81119d4c:	8111a414 	ori	r4,r16,18064
81119d50:	8111a414 	ori	r4,r16,18064
81119d54:	8111a414 	ori	r4,r16,18064
81119d58:	8111a414 	ori	r4,r16,18064
81119d5c:	8111a414 	ori	r4,r16,18064
81119d60:	8111a414 	ori	r4,r16,18064
81119d64:	8111a414 	ori	r4,r16,18064
81119d68:	8111a414 	ori	r4,r16,18064
81119d6c:	8111a414 	ori	r4,r16,18064
81119d70:	8111a414 	ori	r4,r16,18064
81119d74:	8111a4f0 	cmpltui	r4,r16,18067
81119d78:	8111a414 	ori	r4,r16,18064
81119d7c:	8111a414 	ori	r4,r16,18064
81119d80:	8111a414 	ori	r4,r16,18064
81119d84:	8111a414 	ori	r4,r16,18064
81119d88:	8111a414 	ori	r4,r16,18064
81119d8c:	8111a488 	cmpgei	r4,r16,18066
81119d90:	8111a414 	ori	r4,r16,18064
81119d94:	8111a414 	ori	r4,r16,18064
81119d98:	8111a1bc 	xorhi	r4,r16,18054
81119d9c:	8111a414 	ori	r4,r16,18064
81119da0:	8111a414 	ori	r4,r16,18064
81119da4:	8111a414 	ori	r4,r16,18064
81119da8:	8111a414 	ori	r4,r16,18064
81119dac:	8111a414 	ori	r4,r16,18064
81119db0:	8111a414 	ori	r4,r16,18064
81119db4:	8111a414 	ori	r4,r16,18064
81119db8:	8111a414 	ori	r4,r16,18064
81119dbc:	8111a414 	ori	r4,r16,18064
81119dc0:	8111a414 	ori	r4,r16,18064
81119dc4:	8111a0ac 	andhi	r4,r16,18050
81119dc8:	8111a258 	cmpnei	r4,r16,18057
81119dcc:	8111a414 	ori	r4,r16,18064
81119dd0:	8111a414 	ori	r4,r16,18064
81119dd4:	8111a414 	ori	r4,r16,18064
81119dd8:	8111a24c 	andi	r4,r16,18057
81119ddc:	8111a258 	cmpnei	r4,r16,18057
81119de0:	8111a414 	ori	r4,r16,18064
81119de4:	8111a414 	ori	r4,r16,18064
81119de8:	8111a23c 	xorhi	r4,r16,18056
81119dec:	8111a414 	ori	r4,r16,18064
81119df0:	8111a200 	call	88111a20 <__reset+0x20f1a20>
81119df4:	8111a008 	cmpgei	r4,r16,18048
81119df8:	81119e54 	ori	r4,r16,18041
81119dfc:	8111a36c 	andhi	r4,r16,18061
81119e00:	8111a414 	ori	r4,r16,18064
81119e04:	8111a320 	cmpeqi	r4,r16,18060
81119e08:	8111a414 	ori	r4,r16,18064
81119e0c:	81119f78 	rdprs	r4,r16,18045
81119e10:	8111a414 	ori	r4,r16,18064
81119e14:	8111a414 	ori	r4,r16,18064
81119e18:	81119ed4 	ori	r4,r16,18043
81119e1c:	dac02317 	ldw	r11,140(sp)
81119e20:	5ac00017 	ldw	r11,0(r11)
81119e24:	dac02415 	stw	r11,144(sp)
81119e28:	dac02317 	ldw	r11,140(sp)
81119e2c:	58800104 	addi	r2,r11,4
81119e30:	dac02417 	ldw	r11,144(sp)
81119e34:	5802e90e 	bge	r11,zero,8111a9dc <___svfiprintf_internal_r+0xe84>
81119e38:	dac02417 	ldw	r11,144(sp)
81119e3c:	d8802315 	stw	r2,140(sp)
81119e40:	02d7c83a 	sub	r11,zero,r11
81119e44:	dac02415 	stw	r11,144(sp)
81119e48:	94800114 	ori	r18,r18,4
81119e4c:	98c00007 	ldb	r3,0(r19)
81119e50:	003f9006 	br	81119c94 <__reset+0xfb0f9c94>
81119e54:	00800c04 	movi	r2,48
81119e58:	dac02317 	ldw	r11,140(sp)
81119e5c:	d8801d05 	stb	r2,116(sp)
81119e60:	00801e04 	movi	r2,120
81119e64:	d8801d45 	stb	r2,117(sp)
81119e68:	d8001d85 	stb	zero,118(sp)
81119e6c:	58c00104 	addi	r3,r11,4
81119e70:	5f000017 	ldw	fp,0(r11)
81119e74:	0013883a 	mov	r9,zero
81119e78:	90800094 	ori	r2,r18,2
81119e7c:	80032b16 	blt	r16,zero,8111ab2c <___svfiprintf_internal_r+0xfd4>
81119e80:	00bfdfc4 	movi	r2,-129
81119e84:	90a4703a 	and	r18,r18,r2
81119e88:	d8c02315 	stw	r3,140(sp)
81119e8c:	94800094 	ori	r18,r18,2
81119e90:	e002dc26 	beq	fp,zero,8111aa04 <___svfiprintf_internal_r+0xeac>
81119e94:	012044b4 	movhi	r4,33042
81119e98:	2117d404 	addi	r4,r4,24400
81119e9c:	0015883a 	mov	r10,zero
81119ea0:	d9002915 	stw	r4,164(sp)
81119ea4:	00002306 	br	81119f34 <___svfiprintf_internal_r+0x3dc>
81119ea8:	94800054 	ori	r18,r18,1
81119eac:	98c00007 	ldb	r3,0(r19)
81119eb0:	003f7806 	br	81119c94 <__reset+0xfb0f9c94>
81119eb4:	38803fcc 	andi	r2,r7,255
81119eb8:	1080201c 	xori	r2,r2,128
81119ebc:	10bfe004 	addi	r2,r2,-128
81119ec0:	1002f31e 	bne	r2,zero,8111aa90 <___svfiprintf_internal_r+0xf38>
81119ec4:	01000044 	movi	r4,1
81119ec8:	01c00804 	movi	r7,32
81119ecc:	98c00007 	ldb	r3,0(r19)
81119ed0:	003f7006 	br	81119c94 <__reset+0xfb0f9c94>
81119ed4:	21003fcc 	andi	r4,r4,255
81119ed8:	2003aa1e 	bne	r4,zero,8111ad84 <___svfiprintf_internal_r+0x122c>
81119edc:	00a044b4 	movhi	r2,33042
81119ee0:	1097d404 	addi	r2,r2,24400
81119ee4:	d8802915 	stw	r2,164(sp)
81119ee8:	9080080c 	andi	r2,r18,32
81119eec:	1000ba26 	beq	r2,zero,8111a1d8 <___svfiprintf_internal_r+0x680>
81119ef0:	dac02317 	ldw	r11,140(sp)
81119ef4:	5f000017 	ldw	fp,0(r11)
81119ef8:	5a400117 	ldw	r9,4(r11)
81119efc:	5ac00204 	addi	r11,r11,8
81119f00:	dac02315 	stw	r11,140(sp)
81119f04:	9080004c 	andi	r2,r18,1
81119f08:	10029026 	beq	r2,zero,8111a94c <___svfiprintf_internal_r+0xdf4>
81119f0c:	e244b03a 	or	r2,fp,r9
81119f10:	1002d41e 	bne	r2,zero,8111aa64 <___svfiprintf_internal_r+0xf0c>
81119f14:	d8001d85 	stb	zero,118(sp)
81119f18:	80030b16 	blt	r16,zero,8111ab48 <___svfiprintf_internal_r+0xff0>
81119f1c:	00bfdfc4 	movi	r2,-129
81119f20:	90a4703a 	and	r18,r18,r2
81119f24:	0015883a 	mov	r10,zero
81119f28:	80002426 	beq	r16,zero,81119fbc <___svfiprintf_internal_r+0x464>
81119f2c:	0039883a 	mov	fp,zero
81119f30:	0013883a 	mov	r9,zero
81119f34:	d9002917 	ldw	r4,164(sp)
81119f38:	dc401a04 	addi	r17,sp,104
81119f3c:	e08003cc 	andi	r2,fp,15
81119f40:	4806973a 	slli	r3,r9,28
81119f44:	2085883a 	add	r2,r4,r2
81119f48:	e038d13a 	srli	fp,fp,4
81119f4c:	10800003 	ldbu	r2,0(r2)
81119f50:	4812d13a 	srli	r9,r9,4
81119f54:	8c7fffc4 	addi	r17,r17,-1
81119f58:	1f38b03a 	or	fp,r3,fp
81119f5c:	88800005 	stb	r2,0(r17)
81119f60:	e244b03a 	or	r2,fp,r9
81119f64:	103ff51e 	bne	r2,zero,81119f3c <__reset+0xfb0f9f3c>
81119f68:	dac01e17 	ldw	r11,120(sp)
81119f6c:	5c57c83a 	sub	r11,r11,r17
81119f70:	dac02115 	stw	r11,132(sp)
81119f74:	00001406 	br	81119fc8 <___svfiprintf_internal_r+0x470>
81119f78:	21003fcc 	andi	r4,r4,255
81119f7c:	2003741e 	bne	r4,zero,8111ad50 <___svfiprintf_internal_r+0x11f8>
81119f80:	9080080c 	andi	r2,r18,32
81119f84:	10014526 	beq	r2,zero,8111a49c <___svfiprintf_internal_r+0x944>
81119f88:	dac02317 	ldw	r11,140(sp)
81119f8c:	d8001d85 	stb	zero,118(sp)
81119f90:	58c00204 	addi	r3,r11,8
81119f94:	5f000017 	ldw	fp,0(r11)
81119f98:	5a400117 	ldw	r9,4(r11)
81119f9c:	8002d916 	blt	r16,zero,8111ab04 <___svfiprintf_internal_r+0xfac>
81119fa0:	013fdfc4 	movi	r4,-129
81119fa4:	e244b03a 	or	r2,fp,r9
81119fa8:	d8c02315 	stw	r3,140(sp)
81119fac:	9124703a 	and	r18,r18,r4
81119fb0:	0015883a 	mov	r10,zero
81119fb4:	1000b91e 	bne	r2,zero,8111a29c <___svfiprintf_internal_r+0x744>
81119fb8:	8002e61e 	bne	r16,zero,8111ab54 <___svfiprintf_internal_r+0xffc>
81119fbc:	0021883a 	mov	r16,zero
81119fc0:	d8002115 	stw	zero,132(sp)
81119fc4:	dc401a04 	addi	r17,sp,104
81119fc8:	d8c02117 	ldw	r3,132(sp)
81119fcc:	dc002015 	stw	r16,128(sp)
81119fd0:	80c0010e 	bge	r16,r3,81119fd8 <___svfiprintf_internal_r+0x480>
81119fd4:	d8c02015 	stw	r3,128(sp)
81119fd8:	52803fcc 	andi	r10,r10,255
81119fdc:	5280201c 	xori	r10,r10,128
81119fe0:	52bfe004 	addi	r10,r10,-128
81119fe4:	50003c26 	beq	r10,zero,8111a0d8 <___svfiprintf_internal_r+0x580>
81119fe8:	dac02017 	ldw	r11,128(sp)
81119fec:	5ac00044 	addi	r11,r11,1
81119ff0:	dac02015 	stw	r11,128(sp)
81119ff4:	00003806 	br	8111a0d8 <___svfiprintf_internal_r+0x580>
81119ff8:	01000044 	movi	r4,1
81119ffc:	01c00ac4 	movi	r7,43
8111a000:	98c00007 	ldb	r3,0(r19)
8111a004:	003f2306 	br	81119c94 <__reset+0xfb0f9c94>
8111a008:	21003fcc 	andi	r4,r4,255
8111a00c:	2003481e 	bne	r4,zero,8111ad30 <___svfiprintf_internal_r+0x11d8>
8111a010:	9080080c 	andi	r2,r18,32
8111a014:	10013b26 	beq	r2,zero,8111a504 <___svfiprintf_internal_r+0x9ac>
8111a018:	dac02317 	ldw	r11,140(sp)
8111a01c:	d8001d85 	stb	zero,118(sp)
8111a020:	58800204 	addi	r2,r11,8
8111a024:	5f000017 	ldw	fp,0(r11)
8111a028:	5a400117 	ldw	r9,4(r11)
8111a02c:	8002a816 	blt	r16,zero,8111aad0 <___svfiprintf_internal_r+0xf78>
8111a030:	013fdfc4 	movi	r4,-129
8111a034:	e246b03a 	or	r3,fp,r9
8111a038:	d8802315 	stw	r2,140(sp)
8111a03c:	9124703a 	and	r18,r18,r4
8111a040:	18013c26 	beq	r3,zero,8111a534 <___svfiprintf_internal_r+0x9dc>
8111a044:	0015883a 	mov	r10,zero
8111a048:	dc401a04 	addi	r17,sp,104
8111a04c:	e006d0fa 	srli	r3,fp,3
8111a050:	4808977a 	slli	r4,r9,29
8111a054:	4812d0fa 	srli	r9,r9,3
8111a058:	e70001cc 	andi	fp,fp,7
8111a05c:	e0800c04 	addi	r2,fp,48
8111a060:	8c7fffc4 	addi	r17,r17,-1
8111a064:	20f8b03a 	or	fp,r4,r3
8111a068:	88800005 	stb	r2,0(r17)
8111a06c:	e246b03a 	or	r3,fp,r9
8111a070:	183ff61e 	bne	r3,zero,8111a04c <__reset+0xfb0fa04c>
8111a074:	90c0004c 	andi	r3,r18,1
8111a078:	1800a526 	beq	r3,zero,8111a310 <___svfiprintf_internal_r+0x7b8>
8111a07c:	10803fcc 	andi	r2,r2,255
8111a080:	1080201c 	xori	r2,r2,128
8111a084:	10bfe004 	addi	r2,r2,-128
8111a088:	00c00c04 	movi	r3,48
8111a08c:	10ffb626 	beq	r2,r3,81119f68 <__reset+0xfb0f9f68>
8111a090:	88ffffc5 	stb	r3,-1(r17)
8111a094:	d8c01e17 	ldw	r3,120(sp)
8111a098:	88bfffc4 	addi	r2,r17,-1
8111a09c:	1023883a 	mov	r17,r2
8111a0a0:	1887c83a 	sub	r3,r3,r2
8111a0a4:	d8c02115 	stw	r3,132(sp)
8111a0a8:	003fc706 	br	81119fc8 <__reset+0xfb0f9fc8>
8111a0ac:	dac02317 	ldw	r11,140(sp)
8111a0b0:	00c00044 	movi	r3,1
8111a0b4:	d8c02015 	stw	r3,128(sp)
8111a0b8:	58800017 	ldw	r2,0(r11)
8111a0bc:	5ac00104 	addi	r11,r11,4
8111a0c0:	d8001d85 	stb	zero,118(sp)
8111a0c4:	d8801005 	stb	r2,64(sp)
8111a0c8:	dac02315 	stw	r11,140(sp)
8111a0cc:	d8c02115 	stw	r3,132(sp)
8111a0d0:	dc401004 	addi	r17,sp,64
8111a0d4:	0021883a 	mov	r16,zero
8111a0d8:	90c0008c 	andi	r3,r18,2
8111a0dc:	d8c02215 	stw	r3,136(sp)
8111a0e0:	18000326 	beq	r3,zero,8111a0f0 <___svfiprintf_internal_r+0x598>
8111a0e4:	dac02017 	ldw	r11,128(sp)
8111a0e8:	5ac00084 	addi	r11,r11,2
8111a0ec:	dac02015 	stw	r11,128(sp)
8111a0f0:	90c0210c 	andi	r3,r18,132
8111a0f4:	d8c02615 	stw	r3,152(sp)
8111a0f8:	1801131e 	bne	r3,zero,8111a548 <___svfiprintf_internal_r+0x9f0>
8111a0fc:	dac02417 	ldw	r11,144(sp)
8111a100:	d8c02017 	ldw	r3,128(sp)
8111a104:	58f9c83a 	sub	fp,r11,r3
8111a108:	07010f0e 	bge	zero,fp,8111a548 <___svfiprintf_internal_r+0x9f0>
8111a10c:	02400404 	movi	r9,16
8111a110:	d8c01c17 	ldw	r3,112(sp)
8111a114:	d8801b17 	ldw	r2,108(sp)
8111a118:	4f02d60e 	bge	r9,fp,8111ac74 <___svfiprintf_internal_r+0x111c>
8111a11c:	016044b4 	movhi	r5,33042
8111a120:	29584004 	addi	r5,r5,24832
8111a124:	d9402815 	stw	r5,160(sp)
8111a128:	028001c4 	movi	r10,7
8111a12c:	00000306 	br	8111a13c <___svfiprintf_internal_r+0x5e4>
8111a130:	e73ffc04 	addi	fp,fp,-16
8111a134:	42000204 	addi	r8,r8,8
8111a138:	4f00150e 	bge	r9,fp,8111a190 <___svfiprintf_internal_r+0x638>
8111a13c:	18c00404 	addi	r3,r3,16
8111a140:	10800044 	addi	r2,r2,1
8111a144:	45800015 	stw	r22,0(r8)
8111a148:	42400115 	stw	r9,4(r8)
8111a14c:	d8c01c15 	stw	r3,112(sp)
8111a150:	d8801b15 	stw	r2,108(sp)
8111a154:	50bff60e 	bge	r10,r2,8111a130 <__reset+0xfb0fa130>
8111a158:	d9801a04 	addi	r6,sp,104
8111a15c:	b80b883a 	mov	r5,r23
8111a160:	a809883a 	mov	r4,r21
8111a164:	da402c15 	stw	r9,176(sp)
8111a168:	da802d15 	stw	r10,180(sp)
8111a16c:	11199880 	call	81119988 <__ssprint_r>
8111a170:	da402c17 	ldw	r9,176(sp)
8111a174:	da802d17 	ldw	r10,180(sp)
8111a178:	1001851e 	bne	r2,zero,8111a790 <___svfiprintf_internal_r+0xc38>
8111a17c:	e73ffc04 	addi	fp,fp,-16
8111a180:	d8c01c17 	ldw	r3,112(sp)
8111a184:	d8801b17 	ldw	r2,108(sp)
8111a188:	d811883a 	mov	r8,sp
8111a18c:	4f3feb16 	blt	r9,fp,8111a13c <__reset+0xfb0fa13c>
8111a190:	dac02817 	ldw	r11,160(sp)
8111a194:	e0c7883a 	add	r3,fp,r3
8111a198:	10800044 	addi	r2,r2,1
8111a19c:	42c00015 	stw	r11,0(r8)
8111a1a0:	47000115 	stw	fp,4(r8)
8111a1a4:	d8c01c15 	stw	r3,112(sp)
8111a1a8:	d8801b15 	stw	r2,108(sp)
8111a1ac:	010001c4 	movi	r4,7
8111a1b0:	2081ee16 	blt	r4,r2,8111a96c <___svfiprintf_internal_r+0xe14>
8111a1b4:	42000204 	addi	r8,r8,8
8111a1b8:	0000e506 	br	8111a550 <___svfiprintf_internal_r+0x9f8>
8111a1bc:	21003fcc 	andi	r4,r4,255
8111a1c0:	2002dd1e 	bne	r4,zero,8111ad38 <___svfiprintf_internal_r+0x11e0>
8111a1c4:	00a044b4 	movhi	r2,33042
8111a1c8:	1097cf04 	addi	r2,r2,24380
8111a1cc:	d8802915 	stw	r2,164(sp)
8111a1d0:	9080080c 	andi	r2,r18,32
8111a1d4:	103f461e 	bne	r2,zero,81119ef0 <__reset+0xfb0f9ef0>
8111a1d8:	9080040c 	andi	r2,r18,16
8111a1dc:	10022e1e 	bne	r2,zero,8111aa98 <___svfiprintf_internal_r+0xf40>
8111a1e0:	9080100c 	andi	r2,r18,64
8111a1e4:	dac02317 	ldw	r11,140(sp)
8111a1e8:	10027326 	beq	r2,zero,8111abb8 <___svfiprintf_internal_r+0x1060>
8111a1ec:	5f00000b 	ldhu	fp,0(r11)
8111a1f0:	5ac00104 	addi	r11,r11,4
8111a1f4:	0013883a 	mov	r9,zero
8111a1f8:	dac02315 	stw	r11,140(sp)
8111a1fc:	003f4106 	br	81119f04 <__reset+0xfb0f9f04>
8111a200:	21003fcc 	andi	r4,r4,255
8111a204:	2002e11e 	bne	r4,zero,8111ad8c <___svfiprintf_internal_r+0x1234>
8111a208:	9080080c 	andi	r2,r18,32
8111a20c:	1002011e 	bne	r2,zero,8111aa14 <___svfiprintf_internal_r+0xebc>
8111a210:	9080040c 	andi	r2,r18,16
8111a214:	10023e1e 	bne	r2,zero,8111ab10 <___svfiprintf_internal_r+0xfb8>
8111a218:	9480100c 	andi	r18,r18,64
8111a21c:	90023c26 	beq	r18,zero,8111ab10 <___svfiprintf_internal_r+0xfb8>
8111a220:	dac02317 	ldw	r11,140(sp)
8111a224:	58800017 	ldw	r2,0(r11)
8111a228:	5ac00104 	addi	r11,r11,4
8111a22c:	dac02315 	stw	r11,140(sp)
8111a230:	dac02517 	ldw	r11,148(sp)
8111a234:	12c0000d 	sth	r11,0(r2)
8111a238:	003e6e06 	br	81119bf4 <__reset+0xfb0f9bf4>
8111a23c:	98c00007 	ldb	r3,0(r19)
8111a240:	1a422926 	beq	r3,r9,8111aae8 <___svfiprintf_internal_r+0xf90>
8111a244:	94800414 	ori	r18,r18,16
8111a248:	003e9206 	br	81119c94 <__reset+0xfb0f9c94>
8111a24c:	94801014 	ori	r18,r18,64
8111a250:	98c00007 	ldb	r3,0(r19)
8111a254:	003e8f06 	br	81119c94 <__reset+0xfb0f9c94>
8111a258:	21003fcc 	andi	r4,r4,255
8111a25c:	2002c71e 	bne	r4,zero,8111ad7c <___svfiprintf_internal_r+0x1224>
8111a260:	9080080c 	andi	r2,r18,32
8111a264:	10004926 	beq	r2,zero,8111a38c <___svfiprintf_internal_r+0x834>
8111a268:	dac02317 	ldw	r11,140(sp)
8111a26c:	58800117 	ldw	r2,4(r11)
8111a270:	5f000017 	ldw	fp,0(r11)
8111a274:	5ac00204 	addi	r11,r11,8
8111a278:	dac02315 	stw	r11,140(sp)
8111a27c:	1013883a 	mov	r9,r2
8111a280:	10004b16 	blt	r2,zero,8111a3b0 <___svfiprintf_internal_r+0x858>
8111a284:	da801d83 	ldbu	r10,118(sp)
8111a288:	8001cb16 	blt	r16,zero,8111a9b8 <___svfiprintf_internal_r+0xe60>
8111a28c:	00ffdfc4 	movi	r3,-129
8111a290:	e244b03a 	or	r2,fp,r9
8111a294:	90e4703a 	and	r18,r18,r3
8111a298:	103f4726 	beq	r2,zero,81119fb8 <__reset+0xfb0f9fb8>
8111a29c:	48008c26 	beq	r9,zero,8111a4d0 <___svfiprintf_internal_r+0x978>
8111a2a0:	dc802015 	stw	r18,128(sp)
8111a2a4:	dc002115 	stw	r16,132(sp)
8111a2a8:	dc401a04 	addi	r17,sp,104
8111a2ac:	e021883a 	mov	r16,fp
8111a2b0:	da002215 	stw	r8,136(sp)
8111a2b4:	5039883a 	mov	fp,r10
8111a2b8:	4825883a 	mov	r18,r9
8111a2bc:	8009883a 	mov	r4,r16
8111a2c0:	900b883a 	mov	r5,r18
8111a2c4:	01800284 	movi	r6,10
8111a2c8:	000f883a 	mov	r7,zero
8111a2cc:	111d0640 	call	8111d064 <__umoddi3>
8111a2d0:	10800c04 	addi	r2,r2,48
8111a2d4:	8c7fffc4 	addi	r17,r17,-1
8111a2d8:	8009883a 	mov	r4,r16
8111a2dc:	900b883a 	mov	r5,r18
8111a2e0:	88800005 	stb	r2,0(r17)
8111a2e4:	01800284 	movi	r6,10
8111a2e8:	000f883a 	mov	r7,zero
8111a2ec:	111caec0 	call	8111caec <__udivdi3>
8111a2f0:	1021883a 	mov	r16,r2
8111a2f4:	10c4b03a 	or	r2,r2,r3
8111a2f8:	1825883a 	mov	r18,r3
8111a2fc:	103fef1e 	bne	r2,zero,8111a2bc <__reset+0xfb0fa2bc>
8111a300:	dc802017 	ldw	r18,128(sp)
8111a304:	dc002117 	ldw	r16,132(sp)
8111a308:	da002217 	ldw	r8,136(sp)
8111a30c:	e015883a 	mov	r10,fp
8111a310:	d8c01e17 	ldw	r3,120(sp)
8111a314:	1c47c83a 	sub	r3,r3,r17
8111a318:	d8c02115 	stw	r3,132(sp)
8111a31c:	003f2a06 	br	81119fc8 <__reset+0xfb0f9fc8>
8111a320:	dac02317 	ldw	r11,140(sp)
8111a324:	d8001d85 	stb	zero,118(sp)
8111a328:	5c400017 	ldw	r17,0(r11)
8111a32c:	5f000104 	addi	fp,r11,4
8111a330:	88022f26 	beq	r17,zero,8111abf0 <___svfiprintf_internal_r+0x1098>
8111a334:	80022516 	blt	r16,zero,8111abcc <___svfiprintf_internal_r+0x1074>
8111a338:	800d883a 	mov	r6,r16
8111a33c:	000b883a 	mov	r5,zero
8111a340:	8809883a 	mov	r4,r17
8111a344:	da002c15 	stw	r8,176(sp)
8111a348:	1117fa00 	call	81117fa0 <memchr>
8111a34c:	da002c17 	ldw	r8,176(sp)
8111a350:	10026426 	beq	r2,zero,8111ace4 <___svfiprintf_internal_r+0x118c>
8111a354:	1445c83a 	sub	r2,r2,r17
8111a358:	d8802115 	stw	r2,132(sp)
8111a35c:	da801d83 	ldbu	r10,118(sp)
8111a360:	df002315 	stw	fp,140(sp)
8111a364:	0021883a 	mov	r16,zero
8111a368:	003f1706 	br	81119fc8 <__reset+0xfb0f9fc8>
8111a36c:	94800814 	ori	r18,r18,32
8111a370:	98c00007 	ldb	r3,0(r19)
8111a374:	003e4706 	br	81119c94 <__reset+0xfb0f9c94>
8111a378:	21003fcc 	andi	r4,r4,255
8111a37c:	2002701e 	bne	r4,zero,8111ad40 <___svfiprintf_internal_r+0x11e8>
8111a380:	94800414 	ori	r18,r18,16
8111a384:	9080080c 	andi	r2,r18,32
8111a388:	103fb71e 	bne	r2,zero,8111a268 <__reset+0xfb0fa268>
8111a38c:	9080040c 	andi	r2,r18,16
8111a390:	1001ab26 	beq	r2,zero,8111aa40 <___svfiprintf_internal_r+0xee8>
8111a394:	dac02317 	ldw	r11,140(sp)
8111a398:	5f000017 	ldw	fp,0(r11)
8111a39c:	5ac00104 	addi	r11,r11,4
8111a3a0:	dac02315 	stw	r11,140(sp)
8111a3a4:	e013d7fa 	srai	r9,fp,31
8111a3a8:	4805883a 	mov	r2,r9
8111a3ac:	103fb50e 	bge	r2,zero,8111a284 <__reset+0xfb0fa284>
8111a3b0:	0739c83a 	sub	fp,zero,fp
8111a3b4:	02800b44 	movi	r10,45
8111a3b8:	e004c03a 	cmpne	r2,fp,zero
8111a3bc:	0253c83a 	sub	r9,zero,r9
8111a3c0:	da801d85 	stb	r10,118(sp)
8111a3c4:	4893c83a 	sub	r9,r9,r2
8111a3c8:	80023016 	blt	r16,zero,8111ac8c <___svfiprintf_internal_r+0x1134>
8111a3cc:	00bfdfc4 	movi	r2,-129
8111a3d0:	90a4703a 	and	r18,r18,r2
8111a3d4:	483fb21e 	bne	r9,zero,8111a2a0 <__reset+0xfb0fa2a0>
8111a3d8:	00003d06 	br	8111a4d0 <___svfiprintf_internal_r+0x978>
8111a3dc:	9817883a 	mov	r11,r19
8111a3e0:	d8002415 	stw	zero,144(sp)
8111a3e4:	18bff404 	addi	r2,r3,-48
8111a3e8:	0019883a 	mov	r12,zero
8111a3ec:	58c00007 	ldb	r3,0(r11)
8111a3f0:	630002a4 	muli	r12,r12,10
8111a3f4:	9cc00044 	addi	r19,r19,1
8111a3f8:	9817883a 	mov	r11,r19
8111a3fc:	1319883a 	add	r12,r2,r12
8111a400:	18bff404 	addi	r2,r3,-48
8111a404:	30bff92e 	bgeu	r6,r2,8111a3ec <__reset+0xfb0fa3ec>
8111a408:	db002415 	stw	r12,144(sp)
8111a40c:	18bff804 	addi	r2,r3,-32
8111a410:	28be232e 	bgeu	r5,r2,81119ca0 <__reset+0xfb0f9ca0>
8111a414:	21003fcc 	andi	r4,r4,255
8111a418:	20024b1e 	bne	r4,zero,8111ad48 <___svfiprintf_internal_r+0x11f0>
8111a41c:	1800d626 	beq	r3,zero,8111a778 <___svfiprintf_internal_r+0xc20>
8111a420:	02c00044 	movi	r11,1
8111a424:	dac02015 	stw	r11,128(sp)
8111a428:	d8c01005 	stb	r3,64(sp)
8111a42c:	d8001d85 	stb	zero,118(sp)
8111a430:	dac02115 	stw	r11,132(sp)
8111a434:	dc401004 	addi	r17,sp,64
8111a438:	003f2606 	br	8111a0d4 <__reset+0xfb0fa0d4>
8111a43c:	94802014 	ori	r18,r18,128
8111a440:	98c00007 	ldb	r3,0(r19)
8111a444:	003e1306 	br	81119c94 <__reset+0xfb0f9c94>
8111a448:	98c00007 	ldb	r3,0(r19)
8111a44c:	9ac00044 	addi	r11,r19,1
8111a450:	1a822b26 	beq	r3,r10,8111ad00 <___svfiprintf_internal_r+0x11a8>
8111a454:	18bff404 	addi	r2,r3,-48
8111a458:	0021883a 	mov	r16,zero
8111a45c:	30821e36 	bltu	r6,r2,8111acd8 <___svfiprintf_internal_r+0x1180>
8111a460:	58c00007 	ldb	r3,0(r11)
8111a464:	840002a4 	muli	r16,r16,10
8111a468:	5cc00044 	addi	r19,r11,1
8111a46c:	9817883a 	mov	r11,r19
8111a470:	80a1883a 	add	r16,r16,r2
8111a474:	18bff404 	addi	r2,r3,-48
8111a478:	30bff92e 	bgeu	r6,r2,8111a460 <__reset+0xfb0fa460>
8111a47c:	803e060e 	bge	r16,zero,81119c98 <__reset+0xfb0f9c98>
8111a480:	043fffc4 	movi	r16,-1
8111a484:	003e0406 	br	81119c98 <__reset+0xfb0f9c98>
8111a488:	21003fcc 	andi	r4,r4,255
8111a48c:	2002371e 	bne	r4,zero,8111ad6c <___svfiprintf_internal_r+0x1214>
8111a490:	94800414 	ori	r18,r18,16
8111a494:	9080080c 	andi	r2,r18,32
8111a498:	103ebb1e 	bne	r2,zero,81119f88 <__reset+0xfb0f9f88>
8111a49c:	9080040c 	andi	r2,r18,16
8111a4a0:	10013b26 	beq	r2,zero,8111a990 <___svfiprintf_internal_r+0xe38>
8111a4a4:	dac02317 	ldw	r11,140(sp)
8111a4a8:	d8001d85 	stb	zero,118(sp)
8111a4ac:	0013883a 	mov	r9,zero
8111a4b0:	58800104 	addi	r2,r11,4
8111a4b4:	5f000017 	ldw	fp,0(r11)
8111a4b8:	80013d16 	blt	r16,zero,8111a9b0 <___svfiprintf_internal_r+0xe58>
8111a4bc:	00ffdfc4 	movi	r3,-129
8111a4c0:	d8802315 	stw	r2,140(sp)
8111a4c4:	90e4703a 	and	r18,r18,r3
8111a4c8:	0015883a 	mov	r10,zero
8111a4cc:	e03eba26 	beq	fp,zero,81119fb8 <__reset+0xfb0f9fb8>
8111a4d0:	00800244 	movi	r2,9
8111a4d4:	173f7236 	bltu	r2,fp,8111a2a0 <__reset+0xfb0fa2a0>
8111a4d8:	dac02b17 	ldw	r11,172(sp)
8111a4dc:	e7000c04 	addi	fp,fp,48
8111a4e0:	df0019c5 	stb	fp,103(sp)
8111a4e4:	dac02115 	stw	r11,132(sp)
8111a4e8:	dc4019c4 	addi	r17,sp,103
8111a4ec:	003eb606 	br	81119fc8 <__reset+0xfb0f9fc8>
8111a4f0:	21003fcc 	andi	r4,r4,255
8111a4f4:	20021f1e 	bne	r4,zero,8111ad74 <___svfiprintf_internal_r+0x121c>
8111a4f8:	94800414 	ori	r18,r18,16
8111a4fc:	9080080c 	andi	r2,r18,32
8111a500:	103ec51e 	bne	r2,zero,8111a018 <__reset+0xfb0fa018>
8111a504:	9080040c 	andi	r2,r18,16
8111a508:	10016926 	beq	r2,zero,8111aab0 <___svfiprintf_internal_r+0xf58>
8111a50c:	dac02317 	ldw	r11,140(sp)
8111a510:	d8001d85 	stb	zero,118(sp)
8111a514:	0013883a 	mov	r9,zero
8111a518:	58800104 	addi	r2,r11,4
8111a51c:	5f000017 	ldw	fp,0(r11)
8111a520:	80016b16 	blt	r16,zero,8111aad0 <___svfiprintf_internal_r+0xf78>
8111a524:	00ffdfc4 	movi	r3,-129
8111a528:	d8802315 	stw	r2,140(sp)
8111a52c:	90e4703a 	and	r18,r18,r3
8111a530:	e03ec41e 	bne	fp,zero,8111a044 <__reset+0xfb0fa044>
8111a534:	0015883a 	mov	r10,zero
8111a538:	8001c226 	beq	r16,zero,8111ac44 <___svfiprintf_internal_r+0x10ec>
8111a53c:	0039883a 	mov	fp,zero
8111a540:	0013883a 	mov	r9,zero
8111a544:	003ec006 	br	8111a048 <__reset+0xfb0fa048>
8111a548:	d8c01c17 	ldw	r3,112(sp)
8111a54c:	d8801b17 	ldw	r2,108(sp)
8111a550:	d9001d87 	ldb	r4,118(sp)
8111a554:	20000b26 	beq	r4,zero,8111a584 <___svfiprintf_internal_r+0xa2c>
8111a558:	d9001d84 	addi	r4,sp,118
8111a55c:	18c00044 	addi	r3,r3,1
8111a560:	10800044 	addi	r2,r2,1
8111a564:	41000015 	stw	r4,0(r8)
8111a568:	01000044 	movi	r4,1
8111a56c:	41000115 	stw	r4,4(r8)
8111a570:	d8c01c15 	stw	r3,112(sp)
8111a574:	d8801b15 	stw	r2,108(sp)
8111a578:	010001c4 	movi	r4,7
8111a57c:	2080e116 	blt	r4,r2,8111a904 <___svfiprintf_internal_r+0xdac>
8111a580:	42000204 	addi	r8,r8,8
8111a584:	dac02217 	ldw	r11,136(sp)
8111a588:	58000b26 	beq	r11,zero,8111a5b8 <___svfiprintf_internal_r+0xa60>
8111a58c:	d9001d04 	addi	r4,sp,116
8111a590:	18c00084 	addi	r3,r3,2
8111a594:	10800044 	addi	r2,r2,1
8111a598:	41000015 	stw	r4,0(r8)
8111a59c:	01000084 	movi	r4,2
8111a5a0:	41000115 	stw	r4,4(r8)
8111a5a4:	d8c01c15 	stw	r3,112(sp)
8111a5a8:	d8801b15 	stw	r2,108(sp)
8111a5ac:	010001c4 	movi	r4,7
8111a5b0:	2080dd16 	blt	r4,r2,8111a928 <___svfiprintf_internal_r+0xdd0>
8111a5b4:	42000204 	addi	r8,r8,8
8111a5b8:	dac02617 	ldw	r11,152(sp)
8111a5bc:	01002004 	movi	r4,128
8111a5c0:	59008426 	beq	r11,r4,8111a7d4 <___svfiprintf_internal_r+0xc7c>
8111a5c4:	dac02117 	ldw	r11,132(sp)
8111a5c8:	82e1c83a 	sub	r16,r16,r11
8111a5cc:	0400270e 	bge	zero,r16,8111a66c <___svfiprintf_internal_r+0xb14>
8111a5d0:	01c00404 	movi	r7,16
8111a5d4:	3c016a0e 	bge	r7,r16,8111ab80 <___svfiprintf_internal_r+0x1028>
8111a5d8:	016044b4 	movhi	r5,33042
8111a5dc:	29583c04 	addi	r5,r5,24816
8111a5e0:	d9402215 	stw	r5,136(sp)
8111a5e4:	070001c4 	movi	fp,7
8111a5e8:	00000306 	br	8111a5f8 <___svfiprintf_internal_r+0xaa0>
8111a5ec:	843ffc04 	addi	r16,r16,-16
8111a5f0:	42000204 	addi	r8,r8,8
8111a5f4:	3c00130e 	bge	r7,r16,8111a644 <___svfiprintf_internal_r+0xaec>
8111a5f8:	18c00404 	addi	r3,r3,16
8111a5fc:	10800044 	addi	r2,r2,1
8111a600:	45000015 	stw	r20,0(r8)
8111a604:	41c00115 	stw	r7,4(r8)
8111a608:	d8c01c15 	stw	r3,112(sp)
8111a60c:	d8801b15 	stw	r2,108(sp)
8111a610:	e0bff60e 	bge	fp,r2,8111a5ec <__reset+0xfb0fa5ec>
8111a614:	d9801a04 	addi	r6,sp,104
8111a618:	b80b883a 	mov	r5,r23
8111a61c:	a809883a 	mov	r4,r21
8111a620:	d9c02c15 	stw	r7,176(sp)
8111a624:	11199880 	call	81119988 <__ssprint_r>
8111a628:	d9c02c17 	ldw	r7,176(sp)
8111a62c:	1000581e 	bne	r2,zero,8111a790 <___svfiprintf_internal_r+0xc38>
8111a630:	843ffc04 	addi	r16,r16,-16
8111a634:	d8c01c17 	ldw	r3,112(sp)
8111a638:	d8801b17 	ldw	r2,108(sp)
8111a63c:	d811883a 	mov	r8,sp
8111a640:	3c3fed16 	blt	r7,r16,8111a5f8 <__reset+0xfb0fa5f8>
8111a644:	dac02217 	ldw	r11,136(sp)
8111a648:	1c07883a 	add	r3,r3,r16
8111a64c:	10800044 	addi	r2,r2,1
8111a650:	42c00015 	stw	r11,0(r8)
8111a654:	44000115 	stw	r16,4(r8)
8111a658:	d8c01c15 	stw	r3,112(sp)
8111a65c:	d8801b15 	stw	r2,108(sp)
8111a660:	010001c4 	movi	r4,7
8111a664:	20809e16 	blt	r4,r2,8111a8e0 <___svfiprintf_internal_r+0xd88>
8111a668:	42000204 	addi	r8,r8,8
8111a66c:	dac02117 	ldw	r11,132(sp)
8111a670:	10800044 	addi	r2,r2,1
8111a674:	44400015 	stw	r17,0(r8)
8111a678:	58c7883a 	add	r3,r11,r3
8111a67c:	42c00115 	stw	r11,4(r8)
8111a680:	d8c01c15 	stw	r3,112(sp)
8111a684:	d8801b15 	stw	r2,108(sp)
8111a688:	010001c4 	movi	r4,7
8111a68c:	20807f16 	blt	r4,r2,8111a88c <___svfiprintf_internal_r+0xd34>
8111a690:	42000204 	addi	r8,r8,8
8111a694:	9480010c 	andi	r18,r18,4
8111a698:	90002926 	beq	r18,zero,8111a740 <___svfiprintf_internal_r+0xbe8>
8111a69c:	dac02417 	ldw	r11,144(sp)
8111a6a0:	d8802017 	ldw	r2,128(sp)
8111a6a4:	58a1c83a 	sub	r16,r11,r2
8111a6a8:	0400250e 	bge	zero,r16,8111a740 <___svfiprintf_internal_r+0xbe8>
8111a6ac:	04400404 	movi	r17,16
8111a6b0:	d8801b17 	ldw	r2,108(sp)
8111a6b4:	8c017c0e 	bge	r17,r16,8111aca8 <___svfiprintf_internal_r+0x1150>
8111a6b8:	016044b4 	movhi	r5,33042
8111a6bc:	29584004 	addi	r5,r5,24832
8111a6c0:	d9402815 	stw	r5,160(sp)
8111a6c4:	048001c4 	movi	r18,7
8111a6c8:	00000306 	br	8111a6d8 <___svfiprintf_internal_r+0xb80>
8111a6cc:	843ffc04 	addi	r16,r16,-16
8111a6d0:	42000204 	addi	r8,r8,8
8111a6d4:	8c00110e 	bge	r17,r16,8111a71c <___svfiprintf_internal_r+0xbc4>
8111a6d8:	18c00404 	addi	r3,r3,16
8111a6dc:	10800044 	addi	r2,r2,1
8111a6e0:	45800015 	stw	r22,0(r8)
8111a6e4:	44400115 	stw	r17,4(r8)
8111a6e8:	d8c01c15 	stw	r3,112(sp)
8111a6ec:	d8801b15 	stw	r2,108(sp)
8111a6f0:	90bff60e 	bge	r18,r2,8111a6cc <__reset+0xfb0fa6cc>
8111a6f4:	d9801a04 	addi	r6,sp,104
8111a6f8:	b80b883a 	mov	r5,r23
8111a6fc:	a809883a 	mov	r4,r21
8111a700:	11199880 	call	81119988 <__ssprint_r>
8111a704:	1000221e 	bne	r2,zero,8111a790 <___svfiprintf_internal_r+0xc38>
8111a708:	843ffc04 	addi	r16,r16,-16
8111a70c:	d8c01c17 	ldw	r3,112(sp)
8111a710:	d8801b17 	ldw	r2,108(sp)
8111a714:	d811883a 	mov	r8,sp
8111a718:	8c3fef16 	blt	r17,r16,8111a6d8 <__reset+0xfb0fa6d8>
8111a71c:	dac02817 	ldw	r11,160(sp)
8111a720:	1c07883a 	add	r3,r3,r16
8111a724:	10800044 	addi	r2,r2,1
8111a728:	42c00015 	stw	r11,0(r8)
8111a72c:	44000115 	stw	r16,4(r8)
8111a730:	d8c01c15 	stw	r3,112(sp)
8111a734:	d8801b15 	stw	r2,108(sp)
8111a738:	010001c4 	movi	r4,7
8111a73c:	2080aa16 	blt	r4,r2,8111a9e8 <___svfiprintf_internal_r+0xe90>
8111a740:	d8802417 	ldw	r2,144(sp)
8111a744:	dac02017 	ldw	r11,128(sp)
8111a748:	12c0010e 	bge	r2,r11,8111a750 <___svfiprintf_internal_r+0xbf8>
8111a74c:	5805883a 	mov	r2,r11
8111a750:	dac02517 	ldw	r11,148(sp)
8111a754:	5897883a 	add	r11,r11,r2
8111a758:	dac02515 	stw	r11,148(sp)
8111a75c:	1800531e 	bne	r3,zero,8111a8ac <___svfiprintf_internal_r+0xd54>
8111a760:	98800007 	ldb	r2,0(r19)
8111a764:	d8001b15 	stw	zero,108(sp)
8111a768:	d811883a 	mov	r8,sp
8111a76c:	103d231e 	bne	r2,zero,81119bfc <__reset+0xfb0f9bfc>
8111a770:	9823883a 	mov	r17,r19
8111a774:	003d3906 	br	81119c5c <__reset+0xfb0f9c5c>
8111a778:	d8801c17 	ldw	r2,112(sp)
8111a77c:	10000426 	beq	r2,zero,8111a790 <___svfiprintf_internal_r+0xc38>
8111a780:	d9402717 	ldw	r5,156(sp)
8111a784:	d9002a17 	ldw	r4,168(sp)
8111a788:	d9801a04 	addi	r6,sp,104
8111a78c:	11199880 	call	81119988 <__ssprint_r>
8111a790:	dac02717 	ldw	r11,156(sp)
8111a794:	d8802517 	ldw	r2,148(sp)
8111a798:	58c0030b 	ldhu	r3,12(r11)
8111a79c:	18c0100c 	andi	r3,r3,64
8111a7a0:	1801381e 	bne	r3,zero,8111ac84 <___svfiprintf_internal_r+0x112c>
8111a7a4:	dfc03717 	ldw	ra,220(sp)
8111a7a8:	df003617 	ldw	fp,216(sp)
8111a7ac:	ddc03517 	ldw	r23,212(sp)
8111a7b0:	dd803417 	ldw	r22,208(sp)
8111a7b4:	dd403317 	ldw	r21,204(sp)
8111a7b8:	dd003217 	ldw	r20,200(sp)
8111a7bc:	dcc03117 	ldw	r19,196(sp)
8111a7c0:	dc803017 	ldw	r18,192(sp)
8111a7c4:	dc402f17 	ldw	r17,188(sp)
8111a7c8:	dc002e17 	ldw	r16,184(sp)
8111a7cc:	dec03804 	addi	sp,sp,224
8111a7d0:	f800283a 	ret
8111a7d4:	dac02417 	ldw	r11,144(sp)
8111a7d8:	d9002017 	ldw	r4,128(sp)
8111a7dc:	5939c83a 	sub	fp,r11,r4
8111a7e0:	073f780e 	bge	zero,fp,8111a5c4 <__reset+0xfb0fa5c4>
8111a7e4:	02400404 	movi	r9,16
8111a7e8:	4f01370e 	bge	r9,fp,8111acc8 <___svfiprintf_internal_r+0x1170>
8111a7ec:	02e044b4 	movhi	r11,33042
8111a7f0:	5ad83c04 	addi	r11,r11,24816
8111a7f4:	dac02215 	stw	r11,136(sp)
8111a7f8:	028001c4 	movi	r10,7
8111a7fc:	00000306 	br	8111a80c <___svfiprintf_internal_r+0xcb4>
8111a800:	e73ffc04 	addi	fp,fp,-16
8111a804:	42000204 	addi	r8,r8,8
8111a808:	4f00150e 	bge	r9,fp,8111a860 <___svfiprintf_internal_r+0xd08>
8111a80c:	18c00404 	addi	r3,r3,16
8111a810:	10800044 	addi	r2,r2,1
8111a814:	45000015 	stw	r20,0(r8)
8111a818:	42400115 	stw	r9,4(r8)
8111a81c:	d8c01c15 	stw	r3,112(sp)
8111a820:	d8801b15 	stw	r2,108(sp)
8111a824:	50bff60e 	bge	r10,r2,8111a800 <__reset+0xfb0fa800>
8111a828:	d9801a04 	addi	r6,sp,104
8111a82c:	b80b883a 	mov	r5,r23
8111a830:	a809883a 	mov	r4,r21
8111a834:	da402c15 	stw	r9,176(sp)
8111a838:	da802d15 	stw	r10,180(sp)
8111a83c:	11199880 	call	81119988 <__ssprint_r>
8111a840:	da402c17 	ldw	r9,176(sp)
8111a844:	da802d17 	ldw	r10,180(sp)
8111a848:	103fd11e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a84c:	e73ffc04 	addi	fp,fp,-16
8111a850:	d8c01c17 	ldw	r3,112(sp)
8111a854:	d8801b17 	ldw	r2,108(sp)
8111a858:	d811883a 	mov	r8,sp
8111a85c:	4f3feb16 	blt	r9,fp,8111a80c <__reset+0xfb0fa80c>
8111a860:	dac02217 	ldw	r11,136(sp)
8111a864:	1f07883a 	add	r3,r3,fp
8111a868:	10800044 	addi	r2,r2,1
8111a86c:	42c00015 	stw	r11,0(r8)
8111a870:	47000115 	stw	fp,4(r8)
8111a874:	d8c01c15 	stw	r3,112(sp)
8111a878:	d8801b15 	stw	r2,108(sp)
8111a87c:	010001c4 	movi	r4,7
8111a880:	2080b616 	blt	r4,r2,8111ab5c <___svfiprintf_internal_r+0x1004>
8111a884:	42000204 	addi	r8,r8,8
8111a888:	003f4e06 	br	8111a5c4 <__reset+0xfb0fa5c4>
8111a88c:	d9801a04 	addi	r6,sp,104
8111a890:	b80b883a 	mov	r5,r23
8111a894:	a809883a 	mov	r4,r21
8111a898:	11199880 	call	81119988 <__ssprint_r>
8111a89c:	103fbc1e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a8a0:	d8c01c17 	ldw	r3,112(sp)
8111a8a4:	d811883a 	mov	r8,sp
8111a8a8:	003f7a06 	br	8111a694 <__reset+0xfb0fa694>
8111a8ac:	d9801a04 	addi	r6,sp,104
8111a8b0:	b80b883a 	mov	r5,r23
8111a8b4:	a809883a 	mov	r4,r21
8111a8b8:	11199880 	call	81119988 <__ssprint_r>
8111a8bc:	103fa826 	beq	r2,zero,8111a760 <__reset+0xfb0fa760>
8111a8c0:	003fb306 	br	8111a790 <__reset+0xfb0fa790>
8111a8c4:	d9801a04 	addi	r6,sp,104
8111a8c8:	b80b883a 	mov	r5,r23
8111a8cc:	a809883a 	mov	r4,r21
8111a8d0:	11199880 	call	81119988 <__ssprint_r>
8111a8d4:	103fae1e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a8d8:	d811883a 	mov	r8,sp
8111a8dc:	003cdc06 	br	81119c50 <__reset+0xfb0f9c50>
8111a8e0:	d9801a04 	addi	r6,sp,104
8111a8e4:	b80b883a 	mov	r5,r23
8111a8e8:	a809883a 	mov	r4,r21
8111a8ec:	11199880 	call	81119988 <__ssprint_r>
8111a8f0:	103fa71e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a8f4:	d8c01c17 	ldw	r3,112(sp)
8111a8f8:	d8801b17 	ldw	r2,108(sp)
8111a8fc:	d811883a 	mov	r8,sp
8111a900:	003f5a06 	br	8111a66c <__reset+0xfb0fa66c>
8111a904:	d9801a04 	addi	r6,sp,104
8111a908:	b80b883a 	mov	r5,r23
8111a90c:	a809883a 	mov	r4,r21
8111a910:	11199880 	call	81119988 <__ssprint_r>
8111a914:	103f9e1e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a918:	d8c01c17 	ldw	r3,112(sp)
8111a91c:	d8801b17 	ldw	r2,108(sp)
8111a920:	d811883a 	mov	r8,sp
8111a924:	003f1706 	br	8111a584 <__reset+0xfb0fa584>
8111a928:	d9801a04 	addi	r6,sp,104
8111a92c:	b80b883a 	mov	r5,r23
8111a930:	a809883a 	mov	r4,r21
8111a934:	11199880 	call	81119988 <__ssprint_r>
8111a938:	103f951e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a93c:	d8c01c17 	ldw	r3,112(sp)
8111a940:	d8801b17 	ldw	r2,108(sp)
8111a944:	d811883a 	mov	r8,sp
8111a948:	003f1b06 	br	8111a5b8 <__reset+0xfb0fa5b8>
8111a94c:	d8001d85 	stb	zero,118(sp)
8111a950:	80007b16 	blt	r16,zero,8111ab40 <___svfiprintf_internal_r+0xfe8>
8111a954:	00ffdfc4 	movi	r3,-129
8111a958:	e244b03a 	or	r2,fp,r9
8111a95c:	90e4703a 	and	r18,r18,r3
8111a960:	103d7026 	beq	r2,zero,81119f24 <__reset+0xfb0f9f24>
8111a964:	0015883a 	mov	r10,zero
8111a968:	003d7206 	br	81119f34 <__reset+0xfb0f9f34>
8111a96c:	d9801a04 	addi	r6,sp,104
8111a970:	b80b883a 	mov	r5,r23
8111a974:	a809883a 	mov	r4,r21
8111a978:	11199880 	call	81119988 <__ssprint_r>
8111a97c:	103f841e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a980:	d8c01c17 	ldw	r3,112(sp)
8111a984:	d8801b17 	ldw	r2,108(sp)
8111a988:	d811883a 	mov	r8,sp
8111a98c:	003ef006 	br	8111a550 <__reset+0xfb0fa550>
8111a990:	9080100c 	andi	r2,r18,64
8111a994:	d8001d85 	stb	zero,118(sp)
8111a998:	dac02317 	ldw	r11,140(sp)
8111a99c:	10008126 	beq	r2,zero,8111aba4 <___svfiprintf_internal_r+0x104c>
8111a9a0:	58800104 	addi	r2,r11,4
8111a9a4:	5f00000b 	ldhu	fp,0(r11)
8111a9a8:	0013883a 	mov	r9,zero
8111a9ac:	803ec30e 	bge	r16,zero,8111a4bc <__reset+0xfb0fa4bc>
8111a9b0:	d8802315 	stw	r2,140(sp)
8111a9b4:	0015883a 	mov	r10,zero
8111a9b8:	e244b03a 	or	r2,fp,r9
8111a9bc:	103e371e 	bne	r2,zero,8111a29c <__reset+0xfb0fa29c>
8111a9c0:	00800044 	movi	r2,1
8111a9c4:	10803fcc 	andi	r2,r2,255
8111a9c8:	00c00044 	movi	r3,1
8111a9cc:	10c06126 	beq	r2,r3,8111ab54 <___svfiprintf_internal_r+0xffc>
8111a9d0:	00c00084 	movi	r3,2
8111a9d4:	10fd5526 	beq	r2,r3,81119f2c <__reset+0xfb0f9f2c>
8111a9d8:	003ed806 	br	8111a53c <__reset+0xfb0fa53c>
8111a9dc:	d8802315 	stw	r2,140(sp)
8111a9e0:	98c00007 	ldb	r3,0(r19)
8111a9e4:	003cab06 	br	81119c94 <__reset+0xfb0f9c94>
8111a9e8:	d9801a04 	addi	r6,sp,104
8111a9ec:	b80b883a 	mov	r5,r23
8111a9f0:	a809883a 	mov	r4,r21
8111a9f4:	11199880 	call	81119988 <__ssprint_r>
8111a9f8:	103f651e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111a9fc:	d8c01c17 	ldw	r3,112(sp)
8111aa00:	003f4f06 	br	8111a740 <__reset+0xfb0fa740>
8111aa04:	00a044b4 	movhi	r2,33042
8111aa08:	1097d404 	addi	r2,r2,24400
8111aa0c:	d8802915 	stw	r2,164(sp)
8111aa10:	003d4406 	br	81119f24 <__reset+0xfb0f9f24>
8111aa14:	dac02317 	ldw	r11,140(sp)
8111aa18:	58800017 	ldw	r2,0(r11)
8111aa1c:	dac02517 	ldw	r11,148(sp)
8111aa20:	5807d7fa 	srai	r3,r11,31
8111aa24:	dac02317 	ldw	r11,140(sp)
8111aa28:	10c00115 	stw	r3,4(r2)
8111aa2c:	5ac00104 	addi	r11,r11,4
8111aa30:	dac02315 	stw	r11,140(sp)
8111aa34:	dac02517 	ldw	r11,148(sp)
8111aa38:	12c00015 	stw	r11,0(r2)
8111aa3c:	003c6d06 	br	81119bf4 <__reset+0xfb0f9bf4>
8111aa40:	9080100c 	andi	r2,r18,64
8111aa44:	dac02317 	ldw	r11,140(sp)
8111aa48:	103e5326 	beq	r2,zero,8111a398 <__reset+0xfb0fa398>
8111aa4c:	5f00000f 	ldh	fp,0(r11)
8111aa50:	5ac00104 	addi	r11,r11,4
8111aa54:	dac02315 	stw	r11,140(sp)
8111aa58:	e013d7fa 	srai	r9,fp,31
8111aa5c:	4805883a 	mov	r2,r9
8111aa60:	003e0706 	br	8111a280 <__reset+0xfb0fa280>
8111aa64:	00800c04 	movi	r2,48
8111aa68:	d8801d05 	stb	r2,116(sp)
8111aa6c:	d8c01d45 	stb	r3,117(sp)
8111aa70:	d8001d85 	stb	zero,118(sp)
8111aa74:	90800094 	ori	r2,r18,2
8111aa78:	80008f16 	blt	r16,zero,8111acb8 <___svfiprintf_internal_r+0x1160>
8111aa7c:	00bfdfc4 	movi	r2,-129
8111aa80:	90a4703a 	and	r18,r18,r2
8111aa84:	94800094 	ori	r18,r18,2
8111aa88:	0015883a 	mov	r10,zero
8111aa8c:	003d2906 	br	81119f34 <__reset+0xfb0f9f34>
8111aa90:	98c00007 	ldb	r3,0(r19)
8111aa94:	003c7f06 	br	81119c94 <__reset+0xfb0f9c94>
8111aa98:	dac02317 	ldw	r11,140(sp)
8111aa9c:	0013883a 	mov	r9,zero
8111aaa0:	5f000017 	ldw	fp,0(r11)
8111aaa4:	5ac00104 	addi	r11,r11,4
8111aaa8:	dac02315 	stw	r11,140(sp)
8111aaac:	003d1506 	br	81119f04 <__reset+0xfb0f9f04>
8111aab0:	9080100c 	andi	r2,r18,64
8111aab4:	d8001d85 	stb	zero,118(sp)
8111aab8:	dac02317 	ldw	r11,140(sp)
8111aabc:	10003426 	beq	r2,zero,8111ab90 <___svfiprintf_internal_r+0x1038>
8111aac0:	58800104 	addi	r2,r11,4
8111aac4:	5f00000b 	ldhu	fp,0(r11)
8111aac8:	0013883a 	mov	r9,zero
8111aacc:	803e950e 	bge	r16,zero,8111a524 <__reset+0xfb0fa524>
8111aad0:	e246b03a 	or	r3,fp,r9
8111aad4:	d8802315 	stw	r2,140(sp)
8111aad8:	183d5a1e 	bne	r3,zero,8111a044 <__reset+0xfb0fa044>
8111aadc:	0015883a 	mov	r10,zero
8111aae0:	0005883a 	mov	r2,zero
8111aae4:	003fb706 	br	8111a9c4 <__reset+0xfb0fa9c4>
8111aae8:	98c00043 	ldbu	r3,1(r19)
8111aaec:	94800814 	ori	r18,r18,32
8111aaf0:	9cc00044 	addi	r19,r19,1
8111aaf4:	18c03fcc 	andi	r3,r3,255
8111aaf8:	18c0201c 	xori	r3,r3,128
8111aafc:	18ffe004 	addi	r3,r3,-128
8111ab00:	003c6406 	br	81119c94 <__reset+0xfb0f9c94>
8111ab04:	d8c02315 	stw	r3,140(sp)
8111ab08:	0015883a 	mov	r10,zero
8111ab0c:	003faa06 	br	8111a9b8 <__reset+0xfb0fa9b8>
8111ab10:	dac02317 	ldw	r11,140(sp)
8111ab14:	58800017 	ldw	r2,0(r11)
8111ab18:	5ac00104 	addi	r11,r11,4
8111ab1c:	dac02315 	stw	r11,140(sp)
8111ab20:	dac02517 	ldw	r11,148(sp)
8111ab24:	12c00015 	stw	r11,0(r2)
8111ab28:	003c3206 	br	81119bf4 <__reset+0xfb0f9bf4>
8111ab2c:	012044b4 	movhi	r4,33042
8111ab30:	2117d404 	addi	r4,r4,24400
8111ab34:	d9002915 	stw	r4,164(sp)
8111ab38:	d8c02315 	stw	r3,140(sp)
8111ab3c:	1025883a 	mov	r18,r2
8111ab40:	e244b03a 	or	r2,fp,r9
8111ab44:	103f871e 	bne	r2,zero,8111a964 <__reset+0xfb0fa964>
8111ab48:	0015883a 	mov	r10,zero
8111ab4c:	00800084 	movi	r2,2
8111ab50:	003f9c06 	br	8111a9c4 <__reset+0xfb0fa9c4>
8111ab54:	0039883a 	mov	fp,zero
8111ab58:	003e5f06 	br	8111a4d8 <__reset+0xfb0fa4d8>
8111ab5c:	d9801a04 	addi	r6,sp,104
8111ab60:	b80b883a 	mov	r5,r23
8111ab64:	a809883a 	mov	r4,r21
8111ab68:	11199880 	call	81119988 <__ssprint_r>
8111ab6c:	103f081e 	bne	r2,zero,8111a790 <__reset+0xfb0fa790>
8111ab70:	d8c01c17 	ldw	r3,112(sp)
8111ab74:	d8801b17 	ldw	r2,108(sp)
8111ab78:	d811883a 	mov	r8,sp
8111ab7c:	003e9106 	br	8111a5c4 <__reset+0xfb0fa5c4>
8111ab80:	012044b4 	movhi	r4,33042
8111ab84:	21183c04 	addi	r4,r4,24816
8111ab88:	d9002215 	stw	r4,136(sp)
8111ab8c:	003ead06 	br	8111a644 <__reset+0xfb0fa644>
8111ab90:	58800104 	addi	r2,r11,4
8111ab94:	5f000017 	ldw	fp,0(r11)
8111ab98:	0013883a 	mov	r9,zero
8111ab9c:	803e610e 	bge	r16,zero,8111a524 <__reset+0xfb0fa524>
8111aba0:	003fcb06 	br	8111aad0 <__reset+0xfb0faad0>
8111aba4:	58800104 	addi	r2,r11,4
8111aba8:	5f000017 	ldw	fp,0(r11)
8111abac:	0013883a 	mov	r9,zero
8111abb0:	803e420e 	bge	r16,zero,8111a4bc <__reset+0xfb0fa4bc>
8111abb4:	003f7e06 	br	8111a9b0 <__reset+0xfb0fa9b0>
8111abb8:	5f000017 	ldw	fp,0(r11)
8111abbc:	5ac00104 	addi	r11,r11,4
8111abc0:	0013883a 	mov	r9,zero
8111abc4:	dac02315 	stw	r11,140(sp)
8111abc8:	003cce06 	br	81119f04 <__reset+0xfb0f9f04>
8111abcc:	8809883a 	mov	r4,r17
8111abd0:	da002c15 	stw	r8,176(sp)
8111abd4:	11198f00 	call	811198f0 <strlen>
8111abd8:	d8802115 	stw	r2,132(sp)
8111abdc:	da801d83 	ldbu	r10,118(sp)
8111abe0:	df002315 	stw	fp,140(sp)
8111abe4:	0021883a 	mov	r16,zero
8111abe8:	da002c17 	ldw	r8,176(sp)
8111abec:	003cf606 	br	81119fc8 <__reset+0xfb0f9fc8>
8111abf0:	00800184 	movi	r2,6
8111abf4:	1400012e 	bgeu	r2,r16,8111abfc <___svfiprintf_internal_r+0x10a4>
8111abf8:	1021883a 	mov	r16,r2
8111abfc:	dc002115 	stw	r16,132(sp)
8111ac00:	8005883a 	mov	r2,r16
8111ac04:	80003c16 	blt	r16,zero,8111acf8 <___svfiprintf_internal_r+0x11a0>
8111ac08:	046044b4 	movhi	r17,33042
8111ac0c:	d8802015 	stw	r2,128(sp)
8111ac10:	df002315 	stw	fp,140(sp)
8111ac14:	8c57d904 	addi	r17,r17,24420
8111ac18:	003d2e06 	br	8111a0d4 <__reset+0xfb0fa0d4>
8111ac1c:	04001004 	movi	r16,64
8111ac20:	800b883a 	mov	r5,r16
8111ac24:	110fdc40 	call	8110fdc4 <_malloc_r>
8111ac28:	dac02717 	ldw	r11,156(sp)
8111ac2c:	58800015 	stw	r2,0(r11)
8111ac30:	58800415 	stw	r2,16(r11)
8111ac34:	10004826 	beq	r2,zero,8111ad58 <___svfiprintf_internal_r+0x1200>
8111ac38:	dac02717 	ldw	r11,156(sp)
8111ac3c:	5c000515 	stw	r16,20(r11)
8111ac40:	003bd906 	br	81119ba8 <__reset+0xfb0f9ba8>
8111ac44:	9080004c 	andi	r2,r18,1
8111ac48:	0015883a 	mov	r10,zero
8111ac4c:	10000626 	beq	r2,zero,8111ac68 <___svfiprintf_internal_r+0x1110>
8111ac50:	dac02b17 	ldw	r11,172(sp)
8111ac54:	00800c04 	movi	r2,48
8111ac58:	d88019c5 	stb	r2,103(sp)
8111ac5c:	dac02115 	stw	r11,132(sp)
8111ac60:	dc4019c4 	addi	r17,sp,103
8111ac64:	003cd806 	br	81119fc8 <__reset+0xfb0f9fc8>
8111ac68:	d8002115 	stw	zero,132(sp)
8111ac6c:	dc401a04 	addi	r17,sp,104
8111ac70:	003cd506 	br	81119fc8 <__reset+0xfb0f9fc8>
8111ac74:	012044b4 	movhi	r4,33042
8111ac78:	21184004 	addi	r4,r4,24832
8111ac7c:	d9002815 	stw	r4,160(sp)
8111ac80:	003d4306 	br	8111a190 <__reset+0xfb0fa190>
8111ac84:	00bfffc4 	movi	r2,-1
8111ac88:	003ec606 	br	8111a7a4 <__reset+0xfb0fa7a4>
8111ac8c:	00800044 	movi	r2,1
8111ac90:	10803fcc 	andi	r2,r2,255
8111ac94:	00c00044 	movi	r3,1
8111ac98:	10fd8026 	beq	r2,r3,8111a29c <__reset+0xfb0fa29c>
8111ac9c:	00c00084 	movi	r3,2
8111aca0:	10fca426 	beq	r2,r3,81119f34 <__reset+0xfb0f9f34>
8111aca4:	003ce806 	br	8111a048 <__reset+0xfb0fa048>
8111aca8:	012044b4 	movhi	r4,33042
8111acac:	21184004 	addi	r4,r4,24832
8111acb0:	d9002815 	stw	r4,160(sp)
8111acb4:	003e9906 	br	8111a71c <__reset+0xfb0fa71c>
8111acb8:	1025883a 	mov	r18,r2
8111acbc:	0015883a 	mov	r10,zero
8111acc0:	00800084 	movi	r2,2
8111acc4:	003ff206 	br	8111ac90 <__reset+0xfb0fac90>
8111acc8:	016044b4 	movhi	r5,33042
8111accc:	29583c04 	addi	r5,r5,24816
8111acd0:	d9402215 	stw	r5,136(sp)
8111acd4:	003ee206 	br	8111a860 <__reset+0xfb0fa860>
8111acd8:	5827883a 	mov	r19,r11
8111acdc:	0021883a 	mov	r16,zero
8111ace0:	003bed06 	br	81119c98 <__reset+0xfb0f9c98>
8111ace4:	dc002115 	stw	r16,132(sp)
8111ace8:	da801d83 	ldbu	r10,118(sp)
8111acec:	df002315 	stw	fp,140(sp)
8111acf0:	0021883a 	mov	r16,zero
8111acf4:	003cb406 	br	81119fc8 <__reset+0xfb0f9fc8>
8111acf8:	0005883a 	mov	r2,zero
8111acfc:	003fc206 	br	8111ac08 <__reset+0xfb0fac08>
8111ad00:	d8802317 	ldw	r2,140(sp)
8111ad04:	98c00043 	ldbu	r3,1(r19)
8111ad08:	5827883a 	mov	r19,r11
8111ad0c:	14000017 	ldw	r16,0(r2)
8111ad10:	10800104 	addi	r2,r2,4
8111ad14:	d8802315 	stw	r2,140(sp)
8111ad18:	803f760e 	bge	r16,zero,8111aaf4 <__reset+0xfb0faaf4>
8111ad1c:	18c03fcc 	andi	r3,r3,255
8111ad20:	18c0201c 	xori	r3,r3,128
8111ad24:	043fffc4 	movi	r16,-1
8111ad28:	18ffe004 	addi	r3,r3,-128
8111ad2c:	003bd906 	br	81119c94 <__reset+0xfb0f9c94>
8111ad30:	d9c01d85 	stb	r7,118(sp)
8111ad34:	003cb606 	br	8111a010 <__reset+0xfb0fa010>
8111ad38:	d9c01d85 	stb	r7,118(sp)
8111ad3c:	003d2106 	br	8111a1c4 <__reset+0xfb0fa1c4>
8111ad40:	d9c01d85 	stb	r7,118(sp)
8111ad44:	003d8e06 	br	8111a380 <__reset+0xfb0fa380>
8111ad48:	d9c01d85 	stb	r7,118(sp)
8111ad4c:	003db306 	br	8111a41c <__reset+0xfb0fa41c>
8111ad50:	d9c01d85 	stb	r7,118(sp)
8111ad54:	003c8a06 	br	81119f80 <__reset+0xfb0f9f80>
8111ad58:	dac02a17 	ldw	r11,168(sp)
8111ad5c:	00800304 	movi	r2,12
8111ad60:	58800015 	stw	r2,0(r11)
8111ad64:	00bfffc4 	movi	r2,-1
8111ad68:	003e8e06 	br	8111a7a4 <__reset+0xfb0fa7a4>
8111ad6c:	d9c01d85 	stb	r7,118(sp)
8111ad70:	003dc706 	br	8111a490 <__reset+0xfb0fa490>
8111ad74:	d9c01d85 	stb	r7,118(sp)
8111ad78:	003ddf06 	br	8111a4f8 <__reset+0xfb0fa4f8>
8111ad7c:	d9c01d85 	stb	r7,118(sp)
8111ad80:	003d3706 	br	8111a260 <__reset+0xfb0fa260>
8111ad84:	d9c01d85 	stb	r7,118(sp)
8111ad88:	003c5406 	br	81119edc <__reset+0xfb0f9edc>
8111ad8c:	d9c01d85 	stb	r7,118(sp)
8111ad90:	003d1d06 	br	8111a208 <__reset+0xfb0fa208>

8111ad94 <__sprint_r.part.0>:
8111ad94:	28801917 	ldw	r2,100(r5)
8111ad98:	defff604 	addi	sp,sp,-40
8111ad9c:	dd400515 	stw	r21,20(sp)
8111ada0:	dfc00915 	stw	ra,36(sp)
8111ada4:	df000815 	stw	fp,32(sp)
8111ada8:	ddc00715 	stw	r23,28(sp)
8111adac:	dd800615 	stw	r22,24(sp)
8111adb0:	dd000415 	stw	r20,16(sp)
8111adb4:	dcc00315 	stw	r19,12(sp)
8111adb8:	dc800215 	stw	r18,8(sp)
8111adbc:	dc400115 	stw	r17,4(sp)
8111adc0:	dc000015 	stw	r16,0(sp)
8111adc4:	1088000c 	andi	r2,r2,8192
8111adc8:	302b883a 	mov	r21,r6
8111adcc:	10002e26 	beq	r2,zero,8111ae88 <__sprint_r.part.0+0xf4>
8111add0:	30800217 	ldw	r2,8(r6)
8111add4:	35800017 	ldw	r22,0(r6)
8111add8:	10002926 	beq	r2,zero,8111ae80 <__sprint_r.part.0+0xec>
8111addc:	2827883a 	mov	r19,r5
8111ade0:	2029883a 	mov	r20,r4
8111ade4:	b5c00104 	addi	r23,r22,4
8111ade8:	04bfffc4 	movi	r18,-1
8111adec:	bc400017 	ldw	r17,0(r23)
8111adf0:	b4000017 	ldw	r16,0(r22)
8111adf4:	0039883a 	mov	fp,zero
8111adf8:	8822d0ba 	srli	r17,r17,2
8111adfc:	8800031e 	bne	r17,zero,8111ae0c <__sprint_r.part.0+0x78>
8111ae00:	00001806 	br	8111ae64 <__sprint_r.part.0+0xd0>
8111ae04:	84000104 	addi	r16,r16,4
8111ae08:	8f001526 	beq	r17,fp,8111ae60 <__sprint_r.part.0+0xcc>
8111ae0c:	81400017 	ldw	r5,0(r16)
8111ae10:	980d883a 	mov	r6,r19
8111ae14:	a009883a 	mov	r4,r20
8111ae18:	111c7080 	call	8111c708 <_fputwc_r>
8111ae1c:	e7000044 	addi	fp,fp,1
8111ae20:	14bff81e 	bne	r2,r18,8111ae04 <__reset+0xfb0fae04>
8111ae24:	9005883a 	mov	r2,r18
8111ae28:	a8000215 	stw	zero,8(r21)
8111ae2c:	a8000115 	stw	zero,4(r21)
8111ae30:	dfc00917 	ldw	ra,36(sp)
8111ae34:	df000817 	ldw	fp,32(sp)
8111ae38:	ddc00717 	ldw	r23,28(sp)
8111ae3c:	dd800617 	ldw	r22,24(sp)
8111ae40:	dd400517 	ldw	r21,20(sp)
8111ae44:	dd000417 	ldw	r20,16(sp)
8111ae48:	dcc00317 	ldw	r19,12(sp)
8111ae4c:	dc800217 	ldw	r18,8(sp)
8111ae50:	dc400117 	ldw	r17,4(sp)
8111ae54:	dc000017 	ldw	r16,0(sp)
8111ae58:	dec00a04 	addi	sp,sp,40
8111ae5c:	f800283a 	ret
8111ae60:	a8800217 	ldw	r2,8(r21)
8111ae64:	8c63883a 	add	r17,r17,r17
8111ae68:	8c63883a 	add	r17,r17,r17
8111ae6c:	1445c83a 	sub	r2,r2,r17
8111ae70:	a8800215 	stw	r2,8(r21)
8111ae74:	b5800204 	addi	r22,r22,8
8111ae78:	bdc00204 	addi	r23,r23,8
8111ae7c:	103fdb1e 	bne	r2,zero,8111adec <__reset+0xfb0fadec>
8111ae80:	0005883a 	mov	r2,zero
8111ae84:	003fe806 	br	8111ae28 <__reset+0xfb0fae28>
8111ae88:	11177cc0 	call	811177cc <__sfvwrite_r>
8111ae8c:	003fe606 	br	8111ae28 <__reset+0xfb0fae28>

8111ae90 <__sprint_r>:
8111ae90:	30c00217 	ldw	r3,8(r6)
8111ae94:	18000126 	beq	r3,zero,8111ae9c <__sprint_r+0xc>
8111ae98:	111ad941 	jmpi	8111ad94 <__sprint_r.part.0>
8111ae9c:	30000115 	stw	zero,4(r6)
8111aea0:	0005883a 	mov	r2,zero
8111aea4:	f800283a 	ret

8111aea8 <___vfiprintf_internal_r>:
8111aea8:	deffc904 	addi	sp,sp,-220
8111aeac:	df003515 	stw	fp,212(sp)
8111aeb0:	dd003115 	stw	r20,196(sp)
8111aeb4:	dfc03615 	stw	ra,216(sp)
8111aeb8:	ddc03415 	stw	r23,208(sp)
8111aebc:	dd803315 	stw	r22,204(sp)
8111aec0:	dd403215 	stw	r21,200(sp)
8111aec4:	dcc03015 	stw	r19,192(sp)
8111aec8:	dc802f15 	stw	r18,188(sp)
8111aecc:	dc402e15 	stw	r17,184(sp)
8111aed0:	dc002d15 	stw	r16,180(sp)
8111aed4:	d9002015 	stw	r4,128(sp)
8111aed8:	d9c02215 	stw	r7,136(sp)
8111aedc:	2829883a 	mov	r20,r5
8111aee0:	3039883a 	mov	fp,r6
8111aee4:	20000226 	beq	r4,zero,8111aef0 <___vfiprintf_internal_r+0x48>
8111aee8:	20800e17 	ldw	r2,56(r4)
8111aeec:	1000cf26 	beq	r2,zero,8111b22c <___vfiprintf_internal_r+0x384>
8111aef0:	a080030b 	ldhu	r2,12(r20)
8111aef4:	10c8000c 	andi	r3,r2,8192
8111aef8:	1800061e 	bne	r3,zero,8111af14 <___vfiprintf_internal_r+0x6c>
8111aefc:	a1001917 	ldw	r4,100(r20)
8111af00:	00f7ffc4 	movi	r3,-8193
8111af04:	10880014 	ori	r2,r2,8192
8111af08:	20c6703a 	and	r3,r4,r3
8111af0c:	a080030d 	sth	r2,12(r20)
8111af10:	a0c01915 	stw	r3,100(r20)
8111af14:	10c0020c 	andi	r3,r2,8
8111af18:	1800a926 	beq	r3,zero,8111b1c0 <___vfiprintf_internal_r+0x318>
8111af1c:	a0c00417 	ldw	r3,16(r20)
8111af20:	1800a726 	beq	r3,zero,8111b1c0 <___vfiprintf_internal_r+0x318>
8111af24:	1080068c 	andi	r2,r2,26
8111af28:	00c00284 	movi	r3,10
8111af2c:	10c0ac26 	beq	r2,r3,8111b1e0 <___vfiprintf_internal_r+0x338>
8111af30:	da801a04 	addi	r10,sp,104
8111af34:	da801e15 	stw	r10,120(sp)
8111af38:	d8801e17 	ldw	r2,120(sp)
8111af3c:	da8019c4 	addi	r10,sp,103
8111af40:	05a044b4 	movhi	r22,33042
8111af44:	05e044b4 	movhi	r23,33042
8111af48:	da801f15 	stw	r10,124(sp)
8111af4c:	1295c83a 	sub	r10,r2,r10
8111af50:	b5984804 	addi	r22,r22,24864
8111af54:	bdd84404 	addi	r23,r23,24848
8111af58:	dec01a15 	stw	sp,104(sp)
8111af5c:	d8001c15 	stw	zero,112(sp)
8111af60:	d8001b15 	stw	zero,108(sp)
8111af64:	d8002615 	stw	zero,152(sp)
8111af68:	d8002315 	stw	zero,140(sp)
8111af6c:	da802715 	stw	r10,156(sp)
8111af70:	d811883a 	mov	r8,sp
8111af74:	dd002115 	stw	r20,132(sp)
8111af78:	e021883a 	mov	r16,fp
8111af7c:	80800007 	ldb	r2,0(r16)
8111af80:	1003ea26 	beq	r2,zero,8111bf2c <___vfiprintf_internal_r+0x1084>
8111af84:	00c00944 	movi	r3,37
8111af88:	8025883a 	mov	r18,r16
8111af8c:	10c0021e 	bne	r2,r3,8111af98 <___vfiprintf_internal_r+0xf0>
8111af90:	00001606 	br	8111afec <___vfiprintf_internal_r+0x144>
8111af94:	10c00326 	beq	r2,r3,8111afa4 <___vfiprintf_internal_r+0xfc>
8111af98:	94800044 	addi	r18,r18,1
8111af9c:	90800007 	ldb	r2,0(r18)
8111afa0:	103ffc1e 	bne	r2,zero,8111af94 <__reset+0xfb0faf94>
8111afa4:	9423c83a 	sub	r17,r18,r16
8111afa8:	88001026 	beq	r17,zero,8111afec <___vfiprintf_internal_r+0x144>
8111afac:	d8c01c17 	ldw	r3,112(sp)
8111afb0:	d8801b17 	ldw	r2,108(sp)
8111afb4:	44000015 	stw	r16,0(r8)
8111afb8:	88c7883a 	add	r3,r17,r3
8111afbc:	10800044 	addi	r2,r2,1
8111afc0:	44400115 	stw	r17,4(r8)
8111afc4:	d8c01c15 	stw	r3,112(sp)
8111afc8:	d8801b15 	stw	r2,108(sp)
8111afcc:	010001c4 	movi	r4,7
8111afd0:	2080760e 	bge	r4,r2,8111b1ac <___vfiprintf_internal_r+0x304>
8111afd4:	1803821e 	bne	r3,zero,8111bde0 <___vfiprintf_internal_r+0xf38>
8111afd8:	da802317 	ldw	r10,140(sp)
8111afdc:	d8001b15 	stw	zero,108(sp)
8111afe0:	d811883a 	mov	r8,sp
8111afe4:	5455883a 	add	r10,r10,r17
8111afe8:	da802315 	stw	r10,140(sp)
8111afec:	90800007 	ldb	r2,0(r18)
8111aff0:	10044626 	beq	r2,zero,8111c10c <___vfiprintf_internal_r+0x1264>
8111aff4:	90c00047 	ldb	r3,1(r18)
8111aff8:	94000044 	addi	r16,r18,1
8111affc:	d8001d85 	stb	zero,118(sp)
8111b000:	0009883a 	mov	r4,zero
8111b004:	000f883a 	mov	r7,zero
8111b008:	027fffc4 	movi	r9,-1
8111b00c:	0023883a 	mov	r17,zero
8111b010:	0029883a 	mov	r20,zero
8111b014:	01401604 	movi	r5,88
8111b018:	01800244 	movi	r6,9
8111b01c:	03400a84 	movi	r13,42
8111b020:	03001b04 	movi	r12,108
8111b024:	84000044 	addi	r16,r16,1
8111b028:	18bff804 	addi	r2,r3,-32
8111b02c:	28827336 	bltu	r5,r2,8111b9fc <___vfiprintf_internal_r+0xb54>
8111b030:	100490ba 	slli	r2,r2,2
8111b034:	02a044b4 	movhi	r10,33042
8111b038:	52ac1204 	addi	r10,r10,-20408
8111b03c:	1285883a 	add	r2,r2,r10
8111b040:	10800017 	ldw	r2,0(r2)
8111b044:	1000683a 	jmp	r2
8111b048:	8111b730 	cmpltui	r4,r16,18140
8111b04c:	8111b9fc 	xorhi	r4,r16,18151
8111b050:	8111b9fc 	xorhi	r4,r16,18151
8111b054:	8111b750 	cmplti	r4,r16,18141
8111b058:	8111b9fc 	xorhi	r4,r16,18151
8111b05c:	8111b9fc 	xorhi	r4,r16,18151
8111b060:	8111b9fc 	xorhi	r4,r16,18151
8111b064:	8111b9fc 	xorhi	r4,r16,18151
8111b068:	8111b9fc 	xorhi	r4,r16,18151
8111b06c:	8111b9fc 	xorhi	r4,r16,18151
8111b070:	8111b938 	rdprs	r4,r16,18148
8111b074:	8111b954 	ori	r4,r16,18149
8111b078:	8111b9fc 	xorhi	r4,r16,18151
8111b07c:	8111b23c 	xorhi	r4,r16,18120
8111b080:	8111b964 	muli	r4,r16,18149
8111b084:	8111b9fc 	xorhi	r4,r16,18151
8111b088:	8111b75c 	xori	r4,r16,18141
8111b08c:	8111b768 	cmpgeui	r4,r16,18141
8111b090:	8111b768 	cmpgeui	r4,r16,18141
8111b094:	8111b768 	cmpgeui	r4,r16,18141
8111b098:	8111b768 	cmpgeui	r4,r16,18141
8111b09c:	8111b768 	cmpgeui	r4,r16,18141
8111b0a0:	8111b768 	cmpgeui	r4,r16,18141
8111b0a4:	8111b768 	cmpgeui	r4,r16,18141
8111b0a8:	8111b768 	cmpgeui	r4,r16,18141
8111b0ac:	8111b768 	cmpgeui	r4,r16,18141
8111b0b0:	8111b9fc 	xorhi	r4,r16,18151
8111b0b4:	8111b9fc 	xorhi	r4,r16,18151
8111b0b8:	8111b9fc 	xorhi	r4,r16,18151
8111b0bc:	8111b9fc 	xorhi	r4,r16,18151
8111b0c0:	8111b9fc 	xorhi	r4,r16,18151
8111b0c4:	8111b9fc 	xorhi	r4,r16,18151
8111b0c8:	8111b9fc 	xorhi	r4,r16,18151
8111b0cc:	8111b9fc 	xorhi	r4,r16,18151
8111b0d0:	8111b9fc 	xorhi	r4,r16,18151
8111b0d4:	8111b9fc 	xorhi	r4,r16,18151
8111b0d8:	8111b794 	ori	r4,r16,18142
8111b0dc:	8111b9fc 	xorhi	r4,r16,18151
8111b0e0:	8111b9fc 	xorhi	r4,r16,18151
8111b0e4:	8111b9fc 	xorhi	r4,r16,18151
8111b0e8:	8111b9fc 	xorhi	r4,r16,18151
8111b0ec:	8111b9fc 	xorhi	r4,r16,18151
8111b0f0:	8111b9fc 	xorhi	r4,r16,18151
8111b0f4:	8111b9fc 	xorhi	r4,r16,18151
8111b0f8:	8111b9fc 	xorhi	r4,r16,18151
8111b0fc:	8111b9fc 	xorhi	r4,r16,18151
8111b100:	8111b9fc 	xorhi	r4,r16,18151
8111b104:	8111b7cc 	andi	r4,r16,18143
8111b108:	8111b9fc 	xorhi	r4,r16,18151
8111b10c:	8111b9fc 	xorhi	r4,r16,18151
8111b110:	8111b9fc 	xorhi	r4,r16,18151
8111b114:	8111b9fc 	xorhi	r4,r16,18151
8111b118:	8111b9fc 	xorhi	r4,r16,18151
8111b11c:	8111b824 	muli	r4,r16,18144
8111b120:	8111b9fc 	xorhi	r4,r16,18151
8111b124:	8111b9fc 	xorhi	r4,r16,18151
8111b128:	8111b894 	ori	r4,r16,18146
8111b12c:	8111b9fc 	xorhi	r4,r16,18151
8111b130:	8111b9fc 	xorhi	r4,r16,18151
8111b134:	8111b9fc 	xorhi	r4,r16,18151
8111b138:	8111b9fc 	xorhi	r4,r16,18151
8111b13c:	8111b9fc 	xorhi	r4,r16,18151
8111b140:	8111b9fc 	xorhi	r4,r16,18151
8111b144:	8111b9fc 	xorhi	r4,r16,18151
8111b148:	8111b9fc 	xorhi	r4,r16,18151
8111b14c:	8111b9fc 	xorhi	r4,r16,18151
8111b150:	8111b9fc 	xorhi	r4,r16,18151
8111b154:	8111b640 	call	88111b64 <__reset+0x20f1b64>
8111b158:	8111b66c 	andhi	r4,r16,18137
8111b15c:	8111b9fc 	xorhi	r4,r16,18151
8111b160:	8111b9fc 	xorhi	r4,r16,18151
8111b164:	8111b9fc 	xorhi	r4,r16,18151
8111b168:	8111b9a4 	muli	r4,r16,18150
8111b16c:	8111b66c 	andhi	r4,r16,18137
8111b170:	8111b9fc 	xorhi	r4,r16,18151
8111b174:	8111b9fc 	xorhi	r4,r16,18151
8111b178:	8111b500 	call	88111b50 <__reset+0x20f1b50>
8111b17c:	8111b9fc 	xorhi	r4,r16,18151
8111b180:	8111b510 	cmplti	r4,r16,18132
8111b184:	8111b54c 	andi	r4,r16,18133
8111b188:	8111b248 	cmpgei	r4,r16,18121
8111b18c:	8111b4f4 	orhi	r4,r16,18131
8111b190:	8111b9fc 	xorhi	r4,r16,18151
8111b194:	8111b8d0 	cmplti	r4,r16,18147
8111b198:	8111b9fc 	xorhi	r4,r16,18151
8111b19c:	8111b928 	cmpgeui	r4,r16,18148
8111b1a0:	8111b9fc 	xorhi	r4,r16,18151
8111b1a4:	8111b9fc 	xorhi	r4,r16,18151
8111b1a8:	8111b5ec 	andhi	r4,r16,18135
8111b1ac:	42000204 	addi	r8,r8,8
8111b1b0:	da802317 	ldw	r10,140(sp)
8111b1b4:	5455883a 	add	r10,r10,r17
8111b1b8:	da802315 	stw	r10,140(sp)
8111b1bc:	003f8b06 	br	8111afec <__reset+0xfb0fafec>
8111b1c0:	d9002017 	ldw	r4,128(sp)
8111b1c4:	a00b883a 	mov	r5,r20
8111b1c8:	11152740 	call	81115274 <__swsetup_r>
8111b1cc:	1003b11e 	bne	r2,zero,8111c094 <___vfiprintf_internal_r+0x11ec>
8111b1d0:	a080030b 	ldhu	r2,12(r20)
8111b1d4:	00c00284 	movi	r3,10
8111b1d8:	1080068c 	andi	r2,r2,26
8111b1dc:	10ff541e 	bne	r2,r3,8111af30 <__reset+0xfb0faf30>
8111b1e0:	a080038f 	ldh	r2,14(r20)
8111b1e4:	103f5216 	blt	r2,zero,8111af30 <__reset+0xfb0faf30>
8111b1e8:	d9c02217 	ldw	r7,136(sp)
8111b1ec:	d9002017 	ldw	r4,128(sp)
8111b1f0:	e00d883a 	mov	r6,fp
8111b1f4:	a00b883a 	mov	r5,r20
8111b1f8:	111c3200 	call	8111c320 <__sbprintf>
8111b1fc:	dfc03617 	ldw	ra,216(sp)
8111b200:	df003517 	ldw	fp,212(sp)
8111b204:	ddc03417 	ldw	r23,208(sp)
8111b208:	dd803317 	ldw	r22,204(sp)
8111b20c:	dd403217 	ldw	r21,200(sp)
8111b210:	dd003117 	ldw	r20,196(sp)
8111b214:	dcc03017 	ldw	r19,192(sp)
8111b218:	dc802f17 	ldw	r18,188(sp)
8111b21c:	dc402e17 	ldw	r17,184(sp)
8111b220:	dc002d17 	ldw	r16,180(sp)
8111b224:	dec03704 	addi	sp,sp,220
8111b228:	f800283a 	ret
8111b22c:	111729c0 	call	8111729c <__sinit>
8111b230:	003f2f06 	br	8111aef0 <__reset+0xfb0faef0>
8111b234:	0463c83a 	sub	r17,zero,r17
8111b238:	d8802215 	stw	r2,136(sp)
8111b23c:	a5000114 	ori	r20,r20,4
8111b240:	80c00007 	ldb	r3,0(r16)
8111b244:	003f7706 	br	8111b024 <__reset+0xfb0fb024>
8111b248:	00800c04 	movi	r2,48
8111b24c:	da802217 	ldw	r10,136(sp)
8111b250:	d8801d05 	stb	r2,116(sp)
8111b254:	00801e04 	movi	r2,120
8111b258:	d8801d45 	stb	r2,117(sp)
8111b25c:	d8001d85 	stb	zero,118(sp)
8111b260:	50c00104 	addi	r3,r10,4
8111b264:	54800017 	ldw	r18,0(r10)
8111b268:	0027883a 	mov	r19,zero
8111b26c:	a0800094 	ori	r2,r20,2
8111b270:	48030b16 	blt	r9,zero,8111bea0 <___vfiprintf_internal_r+0xff8>
8111b274:	00bfdfc4 	movi	r2,-129
8111b278:	a096703a 	and	r11,r20,r2
8111b27c:	d8c02215 	stw	r3,136(sp)
8111b280:	5d000094 	ori	r20,r11,2
8111b284:	90032b1e 	bne	r18,zero,8111bf34 <___vfiprintf_internal_r+0x108c>
8111b288:	00a044b4 	movhi	r2,33042
8111b28c:	1097d404 	addi	r2,r2,24400
8111b290:	d8802615 	stw	r2,152(sp)
8111b294:	0039883a 	mov	fp,zero
8111b298:	48017b1e 	bne	r9,zero,8111b888 <___vfiprintf_internal_r+0x9e0>
8111b29c:	0013883a 	mov	r9,zero
8111b2a0:	0027883a 	mov	r19,zero
8111b2a4:	dd401a04 	addi	r21,sp,104
8111b2a8:	4825883a 	mov	r18,r9
8111b2ac:	4cc0010e 	bge	r9,r19,8111b2b4 <___vfiprintf_internal_r+0x40c>
8111b2b0:	9825883a 	mov	r18,r19
8111b2b4:	e7003fcc 	andi	fp,fp,255
8111b2b8:	e700201c 	xori	fp,fp,128
8111b2bc:	e73fe004 	addi	fp,fp,-128
8111b2c0:	e0000126 	beq	fp,zero,8111b2c8 <___vfiprintf_internal_r+0x420>
8111b2c4:	94800044 	addi	r18,r18,1
8111b2c8:	a380008c 	andi	r14,r20,2
8111b2cc:	70000126 	beq	r14,zero,8111b2d4 <___vfiprintf_internal_r+0x42c>
8111b2d0:	94800084 	addi	r18,r18,2
8111b2d4:	a700210c 	andi	fp,r20,132
8111b2d8:	e001df1e 	bne	fp,zero,8111ba58 <___vfiprintf_internal_r+0xbb0>
8111b2dc:	8c87c83a 	sub	r3,r17,r18
8111b2e0:	00c1dd0e 	bge	zero,r3,8111ba58 <___vfiprintf_internal_r+0xbb0>
8111b2e4:	01c00404 	movi	r7,16
8111b2e8:	d8801c17 	ldw	r2,112(sp)
8111b2ec:	38c3ad0e 	bge	r7,r3,8111c1a4 <___vfiprintf_internal_r+0x12fc>
8111b2f0:	02a044b4 	movhi	r10,33042
8111b2f4:	52984804 	addi	r10,r10,24864
8111b2f8:	dc002915 	stw	r16,164(sp)
8111b2fc:	d9801b17 	ldw	r6,108(sp)
8111b300:	da802415 	stw	r10,144(sp)
8111b304:	03c001c4 	movi	r15,7
8111b308:	da402515 	stw	r9,148(sp)
8111b30c:	db802815 	stw	r14,160(sp)
8111b310:	1821883a 	mov	r16,r3
8111b314:	00000506 	br	8111b32c <___vfiprintf_internal_r+0x484>
8111b318:	31400084 	addi	r5,r6,2
8111b31c:	42000204 	addi	r8,r8,8
8111b320:	200d883a 	mov	r6,r4
8111b324:	843ffc04 	addi	r16,r16,-16
8111b328:	3c000d0e 	bge	r7,r16,8111b360 <___vfiprintf_internal_r+0x4b8>
8111b32c:	10800404 	addi	r2,r2,16
8111b330:	31000044 	addi	r4,r6,1
8111b334:	45800015 	stw	r22,0(r8)
8111b338:	41c00115 	stw	r7,4(r8)
8111b33c:	d8801c15 	stw	r2,112(sp)
8111b340:	d9001b15 	stw	r4,108(sp)
8111b344:	793ff40e 	bge	r15,r4,8111b318 <__reset+0xfb0fb318>
8111b348:	1001b51e 	bne	r2,zero,8111ba20 <___vfiprintf_internal_r+0xb78>
8111b34c:	843ffc04 	addi	r16,r16,-16
8111b350:	000d883a 	mov	r6,zero
8111b354:	01400044 	movi	r5,1
8111b358:	d811883a 	mov	r8,sp
8111b35c:	3c3ff316 	blt	r7,r16,8111b32c <__reset+0xfb0fb32c>
8111b360:	8007883a 	mov	r3,r16
8111b364:	da402517 	ldw	r9,148(sp)
8111b368:	db802817 	ldw	r14,160(sp)
8111b36c:	dc002917 	ldw	r16,164(sp)
8111b370:	da802417 	ldw	r10,144(sp)
8111b374:	1885883a 	add	r2,r3,r2
8111b378:	40c00115 	stw	r3,4(r8)
8111b37c:	42800015 	stw	r10,0(r8)
8111b380:	d8801c15 	stw	r2,112(sp)
8111b384:	d9401b15 	stw	r5,108(sp)
8111b388:	00c001c4 	movi	r3,7
8111b38c:	19426016 	blt	r3,r5,8111bd10 <___vfiprintf_internal_r+0xe68>
8111b390:	d8c01d87 	ldb	r3,118(sp)
8111b394:	42000204 	addi	r8,r8,8
8111b398:	29000044 	addi	r4,r5,1
8111b39c:	1801b31e 	bne	r3,zero,8111ba6c <___vfiprintf_internal_r+0xbc4>
8111b3a0:	7001c026 	beq	r14,zero,8111baa4 <___vfiprintf_internal_r+0xbfc>
8111b3a4:	d8c01d04 	addi	r3,sp,116
8111b3a8:	10800084 	addi	r2,r2,2
8111b3ac:	40c00015 	stw	r3,0(r8)
8111b3b0:	00c00084 	movi	r3,2
8111b3b4:	40c00115 	stw	r3,4(r8)
8111b3b8:	d8801c15 	stw	r2,112(sp)
8111b3bc:	d9001b15 	stw	r4,108(sp)
8111b3c0:	00c001c4 	movi	r3,7
8111b3c4:	1902650e 	bge	r3,r4,8111bd5c <___vfiprintf_internal_r+0xeb4>
8111b3c8:	10029a1e 	bne	r2,zero,8111be34 <___vfiprintf_internal_r+0xf8c>
8111b3cc:	00c02004 	movi	r3,128
8111b3d0:	01000044 	movi	r4,1
8111b3d4:	000b883a 	mov	r5,zero
8111b3d8:	d811883a 	mov	r8,sp
8111b3dc:	e0c1b31e 	bne	fp,r3,8111baac <___vfiprintf_internal_r+0xc04>
8111b3e0:	8cb9c83a 	sub	fp,r17,r18
8111b3e4:	0701b10e 	bge	zero,fp,8111baac <___vfiprintf_internal_r+0xc04>
8111b3e8:	01c00404 	movi	r7,16
8111b3ec:	3f03890e 	bge	r7,fp,8111c214 <___vfiprintf_internal_r+0x136c>
8111b3f0:	00e044b4 	movhi	r3,33042
8111b3f4:	18d84404 	addi	r3,r3,24848
8111b3f8:	d8c02415 	stw	r3,144(sp)
8111b3fc:	8007883a 	mov	r3,r16
8111b400:	034001c4 	movi	r13,7
8111b404:	e021883a 	mov	r16,fp
8111b408:	da402515 	stw	r9,148(sp)
8111b40c:	1839883a 	mov	fp,r3
8111b410:	00000506 	br	8111b428 <___vfiprintf_internal_r+0x580>
8111b414:	29800084 	addi	r6,r5,2
8111b418:	42000204 	addi	r8,r8,8
8111b41c:	180b883a 	mov	r5,r3
8111b420:	843ffc04 	addi	r16,r16,-16
8111b424:	3c000d0e 	bge	r7,r16,8111b45c <___vfiprintf_internal_r+0x5b4>
8111b428:	10800404 	addi	r2,r2,16
8111b42c:	28c00044 	addi	r3,r5,1
8111b430:	45c00015 	stw	r23,0(r8)
8111b434:	41c00115 	stw	r7,4(r8)
8111b438:	d8801c15 	stw	r2,112(sp)
8111b43c:	d8c01b15 	stw	r3,108(sp)
8111b440:	68fff40e 	bge	r13,r3,8111b414 <__reset+0xfb0fb414>
8111b444:	1002241e 	bne	r2,zero,8111bcd8 <___vfiprintf_internal_r+0xe30>
8111b448:	843ffc04 	addi	r16,r16,-16
8111b44c:	01800044 	movi	r6,1
8111b450:	000b883a 	mov	r5,zero
8111b454:	d811883a 	mov	r8,sp
8111b458:	3c3ff316 	blt	r7,r16,8111b428 <__reset+0xfb0fb428>
8111b45c:	da402517 	ldw	r9,148(sp)
8111b460:	e007883a 	mov	r3,fp
8111b464:	8039883a 	mov	fp,r16
8111b468:	1821883a 	mov	r16,r3
8111b46c:	d8c02417 	ldw	r3,144(sp)
8111b470:	1705883a 	add	r2,r2,fp
8111b474:	47000115 	stw	fp,4(r8)
8111b478:	40c00015 	stw	r3,0(r8)
8111b47c:	d8801c15 	stw	r2,112(sp)
8111b480:	d9801b15 	stw	r6,108(sp)
8111b484:	00c001c4 	movi	r3,7
8111b488:	19827616 	blt	r3,r6,8111be64 <___vfiprintf_internal_r+0xfbc>
8111b48c:	4cf9c83a 	sub	fp,r9,r19
8111b490:	42000204 	addi	r8,r8,8
8111b494:	31000044 	addi	r4,r6,1
8111b498:	300b883a 	mov	r5,r6
8111b49c:	07018516 	blt	zero,fp,8111bab4 <___vfiprintf_internal_r+0xc0c>
8111b4a0:	9885883a 	add	r2,r19,r2
8111b4a4:	45400015 	stw	r21,0(r8)
8111b4a8:	44c00115 	stw	r19,4(r8)
8111b4ac:	d8801c15 	stw	r2,112(sp)
8111b4b0:	d9001b15 	stw	r4,108(sp)
8111b4b4:	00c001c4 	movi	r3,7
8111b4b8:	1901dd0e 	bge	r3,r4,8111bc30 <___vfiprintf_internal_r+0xd88>
8111b4bc:	1002401e 	bne	r2,zero,8111bdc0 <___vfiprintf_internal_r+0xf18>
8111b4c0:	d8001b15 	stw	zero,108(sp)
8111b4c4:	a2c0010c 	andi	r11,r20,4
8111b4c8:	58000226 	beq	r11,zero,8111b4d4 <___vfiprintf_internal_r+0x62c>
8111b4cc:	8ca7c83a 	sub	r19,r17,r18
8111b4d0:	04c2f216 	blt	zero,r19,8111c09c <___vfiprintf_internal_r+0x11f4>
8111b4d4:	8c80010e 	bge	r17,r18,8111b4dc <___vfiprintf_internal_r+0x634>
8111b4d8:	9023883a 	mov	r17,r18
8111b4dc:	da802317 	ldw	r10,140(sp)
8111b4e0:	5455883a 	add	r10,r10,r17
8111b4e4:	da802315 	stw	r10,140(sp)
8111b4e8:	d8001b15 	stw	zero,108(sp)
8111b4ec:	d811883a 	mov	r8,sp
8111b4f0:	003ea206 	br	8111af7c <__reset+0xfb0faf7c>
8111b4f4:	a5000814 	ori	r20,r20,32
8111b4f8:	80c00007 	ldb	r3,0(r16)
8111b4fc:	003ec906 	br	8111b024 <__reset+0xfb0fb024>
8111b500:	80c00007 	ldb	r3,0(r16)
8111b504:	1b030926 	beq	r3,r12,8111c12c <___vfiprintf_internal_r+0x1284>
8111b508:	a5000414 	ori	r20,r20,16
8111b50c:	003ec506 	br	8111b024 <__reset+0xfb0fb024>
8111b510:	21003fcc 	andi	r4,r4,255
8111b514:	20035e1e 	bne	r4,zero,8111c290 <___vfiprintf_internal_r+0x13e8>
8111b518:	a080080c 	andi	r2,r20,32
8111b51c:	1002a526 	beq	r2,zero,8111bfb4 <___vfiprintf_internal_r+0x110c>
8111b520:	da802217 	ldw	r10,136(sp)
8111b524:	50800017 	ldw	r2,0(r10)
8111b528:	da802317 	ldw	r10,140(sp)
8111b52c:	5007d7fa 	srai	r3,r10,31
8111b530:	da802217 	ldw	r10,136(sp)
8111b534:	10c00115 	stw	r3,4(r2)
8111b538:	52800104 	addi	r10,r10,4
8111b53c:	da802215 	stw	r10,136(sp)
8111b540:	da802317 	ldw	r10,140(sp)
8111b544:	12800015 	stw	r10,0(r2)
8111b548:	003e8c06 	br	8111af7c <__reset+0xfb0faf7c>
8111b54c:	21003fcc 	andi	r4,r4,255
8111b550:	2003511e 	bne	r4,zero,8111c298 <___vfiprintf_internal_r+0x13f0>
8111b554:	a080080c 	andi	r2,r20,32
8111b558:	1000a126 	beq	r2,zero,8111b7e0 <___vfiprintf_internal_r+0x938>
8111b55c:	da802217 	ldw	r10,136(sp)
8111b560:	d8001d85 	stb	zero,118(sp)
8111b564:	50800204 	addi	r2,r10,8
8111b568:	54800017 	ldw	r18,0(r10)
8111b56c:	54c00117 	ldw	r19,4(r10)
8111b570:	4802b416 	blt	r9,zero,8111c044 <___vfiprintf_internal_r+0x119c>
8111b574:	013fdfc4 	movi	r4,-129
8111b578:	94c6b03a 	or	r3,r18,r19
8111b57c:	d8802215 	stw	r2,136(sp)
8111b580:	a128703a 	and	r20,r20,r4
8111b584:	1800a226 	beq	r3,zero,8111b810 <___vfiprintf_internal_r+0x968>
8111b588:	0039883a 	mov	fp,zero
8111b58c:	dd401a04 	addi	r21,sp,104
8111b590:	9006d0fa 	srli	r3,r18,3
8111b594:	9808977a 	slli	r4,r19,29
8111b598:	9826d0fa 	srli	r19,r19,3
8111b59c:	948001cc 	andi	r18,r18,7
8111b5a0:	90800c04 	addi	r2,r18,48
8111b5a4:	ad7fffc4 	addi	r21,r21,-1
8111b5a8:	20e4b03a 	or	r18,r4,r3
8111b5ac:	a8800005 	stb	r2,0(r21)
8111b5b0:	94c6b03a 	or	r3,r18,r19
8111b5b4:	183ff61e 	bne	r3,zero,8111b590 <__reset+0xfb0fb590>
8111b5b8:	a0c0004c 	andi	r3,r20,1
8111b5bc:	18005926 	beq	r3,zero,8111b724 <___vfiprintf_internal_r+0x87c>
8111b5c0:	10803fcc 	andi	r2,r2,255
8111b5c4:	1080201c 	xori	r2,r2,128
8111b5c8:	10bfe004 	addi	r2,r2,-128
8111b5cc:	00c00c04 	movi	r3,48
8111b5d0:	10c05426 	beq	r2,r3,8111b724 <___vfiprintf_internal_r+0x87c>
8111b5d4:	da801e17 	ldw	r10,120(sp)
8111b5d8:	a8bfffc4 	addi	r2,r21,-1
8111b5dc:	a8ffffc5 	stb	r3,-1(r21)
8111b5e0:	50a7c83a 	sub	r19,r10,r2
8111b5e4:	102b883a 	mov	r21,r2
8111b5e8:	003f2f06 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111b5ec:	21003fcc 	andi	r4,r4,255
8111b5f0:	2003421e 	bne	r4,zero,8111c2fc <___vfiprintf_internal_r+0x1454>
8111b5f4:	00a044b4 	movhi	r2,33042
8111b5f8:	1097d404 	addi	r2,r2,24400
8111b5fc:	d8802615 	stw	r2,152(sp)
8111b600:	a080080c 	andi	r2,r20,32
8111b604:	1000aa26 	beq	r2,zero,8111b8b0 <___vfiprintf_internal_r+0xa08>
8111b608:	da802217 	ldw	r10,136(sp)
8111b60c:	54800017 	ldw	r18,0(r10)
8111b610:	54c00117 	ldw	r19,4(r10)
8111b614:	52800204 	addi	r10,r10,8
8111b618:	da802215 	stw	r10,136(sp)
8111b61c:	a080004c 	andi	r2,r20,1
8111b620:	1001d226 	beq	r2,zero,8111bd6c <___vfiprintf_internal_r+0xec4>
8111b624:	94c4b03a 	or	r2,r18,r19
8111b628:	1002351e 	bne	r2,zero,8111bf00 <___vfiprintf_internal_r+0x1058>
8111b62c:	d8001d85 	stb	zero,118(sp)
8111b630:	48022216 	blt	r9,zero,8111bebc <___vfiprintf_internal_r+0x1014>
8111b634:	00bfdfc4 	movi	r2,-129
8111b638:	a0a8703a 	and	r20,r20,r2
8111b63c:	003f1506 	br	8111b294 <__reset+0xfb0fb294>
8111b640:	da802217 	ldw	r10,136(sp)
8111b644:	04800044 	movi	r18,1
8111b648:	d8001d85 	stb	zero,118(sp)
8111b64c:	50800017 	ldw	r2,0(r10)
8111b650:	52800104 	addi	r10,r10,4
8111b654:	da802215 	stw	r10,136(sp)
8111b658:	d8801005 	stb	r2,64(sp)
8111b65c:	9027883a 	mov	r19,r18
8111b660:	dd401004 	addi	r21,sp,64
8111b664:	0013883a 	mov	r9,zero
8111b668:	003f1706 	br	8111b2c8 <__reset+0xfb0fb2c8>
8111b66c:	21003fcc 	andi	r4,r4,255
8111b670:	2003201e 	bne	r4,zero,8111c2f4 <___vfiprintf_internal_r+0x144c>
8111b674:	a080080c 	andi	r2,r20,32
8111b678:	10004b26 	beq	r2,zero,8111b7a8 <___vfiprintf_internal_r+0x900>
8111b67c:	da802217 	ldw	r10,136(sp)
8111b680:	50800117 	ldw	r2,4(r10)
8111b684:	54800017 	ldw	r18,0(r10)
8111b688:	52800204 	addi	r10,r10,8
8111b68c:	da802215 	stw	r10,136(sp)
8111b690:	1027883a 	mov	r19,r2
8111b694:	10022c16 	blt	r2,zero,8111bf48 <___vfiprintf_internal_r+0x10a0>
8111b698:	df001d83 	ldbu	fp,118(sp)
8111b69c:	48007216 	blt	r9,zero,8111b868 <___vfiprintf_internal_r+0x9c0>
8111b6a0:	00ffdfc4 	movi	r3,-129
8111b6a4:	94c4b03a 	or	r2,r18,r19
8111b6a8:	a0e8703a 	and	r20,r20,r3
8111b6ac:	1000cc26 	beq	r2,zero,8111b9e0 <___vfiprintf_internal_r+0xb38>
8111b6b0:	98021026 	beq	r19,zero,8111bef4 <___vfiprintf_internal_r+0x104c>
8111b6b4:	dc402415 	stw	r17,144(sp)
8111b6b8:	dc002515 	stw	r16,148(sp)
8111b6bc:	9823883a 	mov	r17,r19
8111b6c0:	9021883a 	mov	r16,r18
8111b6c4:	dd401a04 	addi	r21,sp,104
8111b6c8:	4825883a 	mov	r18,r9
8111b6cc:	4027883a 	mov	r19,r8
8111b6d0:	8009883a 	mov	r4,r16
8111b6d4:	880b883a 	mov	r5,r17
8111b6d8:	01800284 	movi	r6,10
8111b6dc:	000f883a 	mov	r7,zero
8111b6e0:	111d0640 	call	8111d064 <__umoddi3>
8111b6e4:	10800c04 	addi	r2,r2,48
8111b6e8:	ad7fffc4 	addi	r21,r21,-1
8111b6ec:	8009883a 	mov	r4,r16
8111b6f0:	880b883a 	mov	r5,r17
8111b6f4:	a8800005 	stb	r2,0(r21)
8111b6f8:	01800284 	movi	r6,10
8111b6fc:	000f883a 	mov	r7,zero
8111b700:	111caec0 	call	8111caec <__udivdi3>
8111b704:	1021883a 	mov	r16,r2
8111b708:	10c4b03a 	or	r2,r2,r3
8111b70c:	1823883a 	mov	r17,r3
8111b710:	103fef1e 	bne	r2,zero,8111b6d0 <__reset+0xfb0fb6d0>
8111b714:	dc402417 	ldw	r17,144(sp)
8111b718:	dc002517 	ldw	r16,148(sp)
8111b71c:	9013883a 	mov	r9,r18
8111b720:	9811883a 	mov	r8,r19
8111b724:	da801e17 	ldw	r10,120(sp)
8111b728:	5567c83a 	sub	r19,r10,r21
8111b72c:	003ede06 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111b730:	38803fcc 	andi	r2,r7,255
8111b734:	1080201c 	xori	r2,r2,128
8111b738:	10bfe004 	addi	r2,r2,-128
8111b73c:	1002371e 	bne	r2,zero,8111c01c <___vfiprintf_internal_r+0x1174>
8111b740:	01000044 	movi	r4,1
8111b744:	01c00804 	movi	r7,32
8111b748:	80c00007 	ldb	r3,0(r16)
8111b74c:	003e3506 	br	8111b024 <__reset+0xfb0fb024>
8111b750:	a5000054 	ori	r20,r20,1
8111b754:	80c00007 	ldb	r3,0(r16)
8111b758:	003e3206 	br	8111b024 <__reset+0xfb0fb024>
8111b75c:	a5002014 	ori	r20,r20,128
8111b760:	80c00007 	ldb	r3,0(r16)
8111b764:	003e2f06 	br	8111b024 <__reset+0xfb0fb024>
8111b768:	8015883a 	mov	r10,r16
8111b76c:	0023883a 	mov	r17,zero
8111b770:	18bff404 	addi	r2,r3,-48
8111b774:	50c00007 	ldb	r3,0(r10)
8111b778:	8c4002a4 	muli	r17,r17,10
8111b77c:	84000044 	addi	r16,r16,1
8111b780:	8015883a 	mov	r10,r16
8111b784:	1463883a 	add	r17,r2,r17
8111b788:	18bff404 	addi	r2,r3,-48
8111b78c:	30bff92e 	bgeu	r6,r2,8111b774 <__reset+0xfb0fb774>
8111b790:	003e2506 	br	8111b028 <__reset+0xfb0fb028>
8111b794:	21003fcc 	andi	r4,r4,255
8111b798:	2002d41e 	bne	r4,zero,8111c2ec <___vfiprintf_internal_r+0x1444>
8111b79c:	a5000414 	ori	r20,r20,16
8111b7a0:	a080080c 	andi	r2,r20,32
8111b7a4:	103fb51e 	bne	r2,zero,8111b67c <__reset+0xfb0fb67c>
8111b7a8:	a080040c 	andi	r2,r20,16
8111b7ac:	1001f826 	beq	r2,zero,8111bf90 <___vfiprintf_internal_r+0x10e8>
8111b7b0:	da802217 	ldw	r10,136(sp)
8111b7b4:	54800017 	ldw	r18,0(r10)
8111b7b8:	52800104 	addi	r10,r10,4
8111b7bc:	da802215 	stw	r10,136(sp)
8111b7c0:	9027d7fa 	srai	r19,r18,31
8111b7c4:	9805883a 	mov	r2,r19
8111b7c8:	003fb206 	br	8111b694 <__reset+0xfb0fb694>
8111b7cc:	21003fcc 	andi	r4,r4,255
8111b7d0:	2002c41e 	bne	r4,zero,8111c2e4 <___vfiprintf_internal_r+0x143c>
8111b7d4:	a5000414 	ori	r20,r20,16
8111b7d8:	a080080c 	andi	r2,r20,32
8111b7dc:	103f5f1e 	bne	r2,zero,8111b55c <__reset+0xfb0fb55c>
8111b7e0:	a080040c 	andi	r2,r20,16
8111b7e4:	10020f26 	beq	r2,zero,8111c024 <___vfiprintf_internal_r+0x117c>
8111b7e8:	da802217 	ldw	r10,136(sp)
8111b7ec:	d8001d85 	stb	zero,118(sp)
8111b7f0:	0027883a 	mov	r19,zero
8111b7f4:	50800104 	addi	r2,r10,4
8111b7f8:	54800017 	ldw	r18,0(r10)
8111b7fc:	48021116 	blt	r9,zero,8111c044 <___vfiprintf_internal_r+0x119c>
8111b800:	00ffdfc4 	movi	r3,-129
8111b804:	d8802215 	stw	r2,136(sp)
8111b808:	a0e8703a 	and	r20,r20,r3
8111b80c:	903f5e1e 	bne	r18,zero,8111b588 <__reset+0xfb0fb588>
8111b810:	0039883a 	mov	fp,zero
8111b814:	4802a626 	beq	r9,zero,8111c2b0 <___vfiprintf_internal_r+0x1408>
8111b818:	0025883a 	mov	r18,zero
8111b81c:	0027883a 	mov	r19,zero
8111b820:	003f5a06 	br	8111b58c <__reset+0xfb0fb58c>
8111b824:	21003fcc 	andi	r4,r4,255
8111b828:	20029f1e 	bne	r4,zero,8111c2a8 <___vfiprintf_internal_r+0x1400>
8111b82c:	a5000414 	ori	r20,r20,16
8111b830:	a080080c 	andi	r2,r20,32
8111b834:	10005e1e 	bne	r2,zero,8111b9b0 <___vfiprintf_internal_r+0xb08>
8111b838:	a080040c 	andi	r2,r20,16
8111b83c:	1001a21e 	bne	r2,zero,8111bec8 <___vfiprintf_internal_r+0x1020>
8111b840:	a080100c 	andi	r2,r20,64
8111b844:	d8001d85 	stb	zero,118(sp)
8111b848:	da802217 	ldw	r10,136(sp)
8111b84c:	1002231e 	bne	r2,zero,8111c0dc <___vfiprintf_internal_r+0x1234>
8111b850:	50800104 	addi	r2,r10,4
8111b854:	54800017 	ldw	r18,0(r10)
8111b858:	0027883a 	mov	r19,zero
8111b85c:	4801a00e 	bge	r9,zero,8111bee0 <___vfiprintf_internal_r+0x1038>
8111b860:	d8802215 	stw	r2,136(sp)
8111b864:	0039883a 	mov	fp,zero
8111b868:	94c4b03a 	or	r2,r18,r19
8111b86c:	103f901e 	bne	r2,zero,8111b6b0 <__reset+0xfb0fb6b0>
8111b870:	00800044 	movi	r2,1
8111b874:	10803fcc 	andi	r2,r2,255
8111b878:	00c00044 	movi	r3,1
8111b87c:	10c05926 	beq	r2,r3,8111b9e4 <___vfiprintf_internal_r+0xb3c>
8111b880:	00c00084 	movi	r3,2
8111b884:	10ffe41e 	bne	r2,r3,8111b818 <__reset+0xfb0fb818>
8111b888:	0025883a 	mov	r18,zero
8111b88c:	0027883a 	mov	r19,zero
8111b890:	00013d06 	br	8111bd88 <___vfiprintf_internal_r+0xee0>
8111b894:	21003fcc 	andi	r4,r4,255
8111b898:	2002811e 	bne	r4,zero,8111c2a0 <___vfiprintf_internal_r+0x13f8>
8111b89c:	00a044b4 	movhi	r2,33042
8111b8a0:	1097cf04 	addi	r2,r2,24380
8111b8a4:	d8802615 	stw	r2,152(sp)
8111b8a8:	a080080c 	andi	r2,r20,32
8111b8ac:	103f561e 	bne	r2,zero,8111b608 <__reset+0xfb0fb608>
8111b8b0:	a080040c 	andi	r2,r20,16
8111b8b4:	1001d126 	beq	r2,zero,8111bffc <___vfiprintf_internal_r+0x1154>
8111b8b8:	da802217 	ldw	r10,136(sp)
8111b8bc:	0027883a 	mov	r19,zero
8111b8c0:	54800017 	ldw	r18,0(r10)
8111b8c4:	52800104 	addi	r10,r10,4
8111b8c8:	da802215 	stw	r10,136(sp)
8111b8cc:	003f5306 	br	8111b61c <__reset+0xfb0fb61c>
8111b8d0:	da802217 	ldw	r10,136(sp)
8111b8d4:	d8001d85 	stb	zero,118(sp)
8111b8d8:	55400017 	ldw	r21,0(r10)
8111b8dc:	50c00104 	addi	r3,r10,4
8111b8e0:	a8024226 	beq	r21,zero,8111c1ec <___vfiprintf_internal_r+0x1344>
8111b8e4:	48021816 	blt	r9,zero,8111c148 <___vfiprintf_internal_r+0x12a0>
8111b8e8:	480d883a 	mov	r6,r9
8111b8ec:	000b883a 	mov	r5,zero
8111b8f0:	a809883a 	mov	r4,r21
8111b8f4:	d8c02a15 	stw	r3,168(sp)
8111b8f8:	da002b15 	stw	r8,172(sp)
8111b8fc:	da402c15 	stw	r9,176(sp)
8111b900:	1117fa00 	call	81117fa0 <memchr>
8111b904:	d8c02a17 	ldw	r3,168(sp)
8111b908:	da002b17 	ldw	r8,172(sp)
8111b90c:	da402c17 	ldw	r9,176(sp)
8111b910:	10024826 	beq	r2,zero,8111c234 <___vfiprintf_internal_r+0x138c>
8111b914:	1567c83a 	sub	r19,r2,r21
8111b918:	df001d83 	ldbu	fp,118(sp)
8111b91c:	d8c02215 	stw	r3,136(sp)
8111b920:	0013883a 	mov	r9,zero
8111b924:	003e6006 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111b928:	21003fcc 	andi	r4,r4,255
8111b92c:	203fc026 	beq	r4,zero,8111b830 <__reset+0xfb0fb830>
8111b930:	d9c01d85 	stb	r7,118(sp)
8111b934:	003fbe06 	br	8111b830 <__reset+0xfb0fb830>
8111b938:	da802217 	ldw	r10,136(sp)
8111b93c:	54400017 	ldw	r17,0(r10)
8111b940:	50800104 	addi	r2,r10,4
8111b944:	883e3b16 	blt	r17,zero,8111b234 <__reset+0xfb0fb234>
8111b948:	d8802215 	stw	r2,136(sp)
8111b94c:	80c00007 	ldb	r3,0(r16)
8111b950:	003db406 	br	8111b024 <__reset+0xfb0fb024>
8111b954:	01000044 	movi	r4,1
8111b958:	01c00ac4 	movi	r7,43
8111b95c:	80c00007 	ldb	r3,0(r16)
8111b960:	003db006 	br	8111b024 <__reset+0xfb0fb024>
8111b964:	80c00007 	ldb	r3,0(r16)
8111b968:	82800044 	addi	r10,r16,1
8111b96c:	1b423c26 	beq	r3,r13,8111c260 <___vfiprintf_internal_r+0x13b8>
8111b970:	18bff404 	addi	r2,r3,-48
8111b974:	0013883a 	mov	r9,zero
8111b978:	30822b36 	bltu	r6,r2,8111c228 <___vfiprintf_internal_r+0x1380>
8111b97c:	50c00007 	ldb	r3,0(r10)
8111b980:	4a4002a4 	muli	r9,r9,10
8111b984:	54000044 	addi	r16,r10,1
8111b988:	8015883a 	mov	r10,r16
8111b98c:	4893883a 	add	r9,r9,r2
8111b990:	18bff404 	addi	r2,r3,-48
8111b994:	30bff92e 	bgeu	r6,r2,8111b97c <__reset+0xfb0fb97c>
8111b998:	483da30e 	bge	r9,zero,8111b028 <__reset+0xfb0fb028>
8111b99c:	027fffc4 	movi	r9,-1
8111b9a0:	003da106 	br	8111b028 <__reset+0xfb0fb028>
8111b9a4:	a5001014 	ori	r20,r20,64
8111b9a8:	80c00007 	ldb	r3,0(r16)
8111b9ac:	003d9d06 	br	8111b024 <__reset+0xfb0fb024>
8111b9b0:	da802217 	ldw	r10,136(sp)
8111b9b4:	d8001d85 	stb	zero,118(sp)
8111b9b8:	50c00204 	addi	r3,r10,8
8111b9bc:	54800017 	ldw	r18,0(r10)
8111b9c0:	54c00117 	ldw	r19,4(r10)
8111b9c4:	4801ca16 	blt	r9,zero,8111c0f0 <___vfiprintf_internal_r+0x1248>
8111b9c8:	013fdfc4 	movi	r4,-129
8111b9cc:	94c4b03a 	or	r2,r18,r19
8111b9d0:	d8c02215 	stw	r3,136(sp)
8111b9d4:	a128703a 	and	r20,r20,r4
8111b9d8:	0039883a 	mov	fp,zero
8111b9dc:	103f341e 	bne	r2,zero,8111b6b0 <__reset+0xfb0fb6b0>
8111b9e0:	483e2e26 	beq	r9,zero,8111b29c <__reset+0xfb0fb29c>
8111b9e4:	0025883a 	mov	r18,zero
8111b9e8:	94800c04 	addi	r18,r18,48
8111b9ec:	dc8019c5 	stb	r18,103(sp)
8111b9f0:	dcc02717 	ldw	r19,156(sp)
8111b9f4:	dd4019c4 	addi	r21,sp,103
8111b9f8:	003e2b06 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111b9fc:	21003fcc 	andi	r4,r4,255
8111ba00:	2002361e 	bne	r4,zero,8111c2dc <___vfiprintf_internal_r+0x1434>
8111ba04:	1801c126 	beq	r3,zero,8111c10c <___vfiprintf_internal_r+0x1264>
8111ba08:	04800044 	movi	r18,1
8111ba0c:	d8c01005 	stb	r3,64(sp)
8111ba10:	d8001d85 	stb	zero,118(sp)
8111ba14:	9027883a 	mov	r19,r18
8111ba18:	dd401004 	addi	r21,sp,64
8111ba1c:	003f1106 	br	8111b664 <__reset+0xfb0fb664>
8111ba20:	d9402117 	ldw	r5,132(sp)
8111ba24:	d9002017 	ldw	r4,128(sp)
8111ba28:	d9801a04 	addi	r6,sp,104
8111ba2c:	d9c02b15 	stw	r7,172(sp)
8111ba30:	dbc02a15 	stw	r15,168(sp)
8111ba34:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111ba38:	d9c02b17 	ldw	r7,172(sp)
8111ba3c:	dbc02a17 	ldw	r15,168(sp)
8111ba40:	10006d1e 	bne	r2,zero,8111bbf8 <___vfiprintf_internal_r+0xd50>
8111ba44:	d9801b17 	ldw	r6,108(sp)
8111ba48:	d8801c17 	ldw	r2,112(sp)
8111ba4c:	d811883a 	mov	r8,sp
8111ba50:	31400044 	addi	r5,r6,1
8111ba54:	003e3306 	br	8111b324 <__reset+0xfb0fb324>
8111ba58:	d9401b17 	ldw	r5,108(sp)
8111ba5c:	d8801c17 	ldw	r2,112(sp)
8111ba60:	29000044 	addi	r4,r5,1
8111ba64:	d8c01d87 	ldb	r3,118(sp)
8111ba68:	183e4d26 	beq	r3,zero,8111b3a0 <__reset+0xfb0fb3a0>
8111ba6c:	00c00044 	movi	r3,1
8111ba70:	d9401d84 	addi	r5,sp,118
8111ba74:	10c5883a 	add	r2,r2,r3
8111ba78:	41400015 	stw	r5,0(r8)
8111ba7c:	40c00115 	stw	r3,4(r8)
8111ba80:	d8801c15 	stw	r2,112(sp)
8111ba84:	d9001b15 	stw	r4,108(sp)
8111ba88:	014001c4 	movi	r5,7
8111ba8c:	2900a90e 	bge	r5,r4,8111bd34 <___vfiprintf_internal_r+0xe8c>
8111ba90:	1000da1e 	bne	r2,zero,8111bdfc <___vfiprintf_internal_r+0xf54>
8111ba94:	7000ab1e 	bne	r14,zero,8111bd44 <___vfiprintf_internal_r+0xe9c>
8111ba98:	000b883a 	mov	r5,zero
8111ba9c:	1809883a 	mov	r4,r3
8111baa0:	d811883a 	mov	r8,sp
8111baa4:	00c02004 	movi	r3,128
8111baa8:	e0fe4d26 	beq	fp,r3,8111b3e0 <__reset+0xfb0fb3e0>
8111baac:	4cf9c83a 	sub	fp,r9,r19
8111bab0:	073e7b0e 	bge	zero,fp,8111b4a0 <__reset+0xfb0fb4a0>
8111bab4:	01c00404 	movi	r7,16
8111bab8:	3f01900e 	bge	r7,fp,8111c0fc <___vfiprintf_internal_r+0x1254>
8111babc:	00e044b4 	movhi	r3,33042
8111bac0:	18d84404 	addi	r3,r3,24848
8111bac4:	d8c02415 	stw	r3,144(sp)
8111bac8:	034001c4 	movi	r13,7
8111bacc:	00000506 	br	8111bae4 <___vfiprintf_internal_r+0xc3c>
8111bad0:	29000084 	addi	r4,r5,2
8111bad4:	42000204 	addi	r8,r8,8
8111bad8:	180b883a 	mov	r5,r3
8111badc:	e73ffc04 	addi	fp,fp,-16
8111bae0:	3f000d0e 	bge	r7,fp,8111bb18 <___vfiprintf_internal_r+0xc70>
8111bae4:	10800404 	addi	r2,r2,16
8111bae8:	28c00044 	addi	r3,r5,1
8111baec:	45c00015 	stw	r23,0(r8)
8111baf0:	41c00115 	stw	r7,4(r8)
8111baf4:	d8801c15 	stw	r2,112(sp)
8111baf8:	d8c01b15 	stw	r3,108(sp)
8111bafc:	68fff40e 	bge	r13,r3,8111bad0 <__reset+0xfb0fbad0>
8111bb00:	1000101e 	bne	r2,zero,8111bb44 <___vfiprintf_internal_r+0xc9c>
8111bb04:	e73ffc04 	addi	fp,fp,-16
8111bb08:	01000044 	movi	r4,1
8111bb0c:	000b883a 	mov	r5,zero
8111bb10:	d811883a 	mov	r8,sp
8111bb14:	3f3ff316 	blt	r7,fp,8111bae4 <__reset+0xfb0fbae4>
8111bb18:	da802417 	ldw	r10,144(sp)
8111bb1c:	1705883a 	add	r2,r2,fp
8111bb20:	47000115 	stw	fp,4(r8)
8111bb24:	42800015 	stw	r10,0(r8)
8111bb28:	d8801c15 	stw	r2,112(sp)
8111bb2c:	d9001b15 	stw	r4,108(sp)
8111bb30:	00c001c4 	movi	r3,7
8111bb34:	19003616 	blt	r3,r4,8111bc10 <___vfiprintf_internal_r+0xd68>
8111bb38:	42000204 	addi	r8,r8,8
8111bb3c:	21000044 	addi	r4,r4,1
8111bb40:	003e5706 	br	8111b4a0 <__reset+0xfb0fb4a0>
8111bb44:	d9402117 	ldw	r5,132(sp)
8111bb48:	d9002017 	ldw	r4,128(sp)
8111bb4c:	d9801a04 	addi	r6,sp,104
8111bb50:	d9c02b15 	stw	r7,172(sp)
8111bb54:	db402a15 	stw	r13,168(sp)
8111bb58:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bb5c:	d9c02b17 	ldw	r7,172(sp)
8111bb60:	db402a17 	ldw	r13,168(sp)
8111bb64:	1000241e 	bne	r2,zero,8111bbf8 <___vfiprintf_internal_r+0xd50>
8111bb68:	d9401b17 	ldw	r5,108(sp)
8111bb6c:	d8801c17 	ldw	r2,112(sp)
8111bb70:	d811883a 	mov	r8,sp
8111bb74:	29000044 	addi	r4,r5,1
8111bb78:	003fd806 	br	8111badc <__reset+0xfb0fbadc>
8111bb7c:	d9401b17 	ldw	r5,108(sp)
8111bb80:	00e044b4 	movhi	r3,33042
8111bb84:	18d84804 	addi	r3,r3,24864
8111bb88:	d8c02415 	stw	r3,144(sp)
8111bb8c:	29400044 	addi	r5,r5,1
8111bb90:	d8c02417 	ldw	r3,144(sp)
8111bb94:	14c5883a 	add	r2,r2,r19
8111bb98:	44c00115 	stw	r19,4(r8)
8111bb9c:	40c00015 	stw	r3,0(r8)
8111bba0:	d8801c15 	stw	r2,112(sp)
8111bba4:	d9401b15 	stw	r5,108(sp)
8111bba8:	00c001c4 	movi	r3,7
8111bbac:	1940070e 	bge	r3,r5,8111bbcc <___vfiprintf_internal_r+0xd24>
8111bbb0:	103e4826 	beq	r2,zero,8111b4d4 <__reset+0xfb0fb4d4>
8111bbb4:	d9402117 	ldw	r5,132(sp)
8111bbb8:	d9002017 	ldw	r4,128(sp)
8111bbbc:	d9801a04 	addi	r6,sp,104
8111bbc0:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bbc4:	10000c1e 	bne	r2,zero,8111bbf8 <___vfiprintf_internal_r+0xd50>
8111bbc8:	d8801c17 	ldw	r2,112(sp)
8111bbcc:	8c80010e 	bge	r17,r18,8111bbd4 <___vfiprintf_internal_r+0xd2c>
8111bbd0:	9023883a 	mov	r17,r18
8111bbd4:	da802317 	ldw	r10,140(sp)
8111bbd8:	5455883a 	add	r10,r10,r17
8111bbdc:	da802315 	stw	r10,140(sp)
8111bbe0:	103e4126 	beq	r2,zero,8111b4e8 <__reset+0xfb0fb4e8>
8111bbe4:	d9402117 	ldw	r5,132(sp)
8111bbe8:	d9002017 	ldw	r4,128(sp)
8111bbec:	d9801a04 	addi	r6,sp,104
8111bbf0:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bbf4:	103e3c26 	beq	r2,zero,8111b4e8 <__reset+0xfb0fb4e8>
8111bbf8:	dd002117 	ldw	r20,132(sp)
8111bbfc:	a080030b 	ldhu	r2,12(r20)
8111bc00:	1080100c 	andi	r2,r2,64
8111bc04:	1001231e 	bne	r2,zero,8111c094 <___vfiprintf_internal_r+0x11ec>
8111bc08:	d8802317 	ldw	r2,140(sp)
8111bc0c:	003d7b06 	br	8111b1fc <__reset+0xfb0fb1fc>
8111bc10:	1000991e 	bne	r2,zero,8111be78 <___vfiprintf_internal_r+0xfd0>
8111bc14:	00c00044 	movi	r3,1
8111bc18:	9805883a 	mov	r2,r19
8111bc1c:	dd400015 	stw	r21,0(sp)
8111bc20:	dcc00115 	stw	r19,4(sp)
8111bc24:	dcc01c15 	stw	r19,112(sp)
8111bc28:	d8c01b15 	stw	r3,108(sp)
8111bc2c:	d811883a 	mov	r8,sp
8111bc30:	42000204 	addi	r8,r8,8
8111bc34:	a2c0010c 	andi	r11,r20,4
8111bc38:	583fe426 	beq	r11,zero,8111bbcc <__reset+0xfb0fbbcc>
8111bc3c:	8ca7c83a 	sub	r19,r17,r18
8111bc40:	04ffe20e 	bge	zero,r19,8111bbcc <__reset+0xfb0fbbcc>
8111bc44:	01c00404 	movi	r7,16
8111bc48:	3cffcc0e 	bge	r7,r19,8111bb7c <__reset+0xfb0fbb7c>
8111bc4c:	02a044b4 	movhi	r10,33042
8111bc50:	52984804 	addi	r10,r10,24864
8111bc54:	d9001b17 	ldw	r4,108(sp)
8111bc58:	da802415 	stw	r10,144(sp)
8111bc5c:	382b883a 	mov	r21,r7
8111bc60:	050001c4 	movi	r20,7
8111bc64:	df002017 	ldw	fp,128(sp)
8111bc68:	00000506 	br	8111bc80 <___vfiprintf_internal_r+0xdd8>
8111bc6c:	21400084 	addi	r5,r4,2
8111bc70:	42000204 	addi	r8,r8,8
8111bc74:	1809883a 	mov	r4,r3
8111bc78:	9cfffc04 	addi	r19,r19,-16
8111bc7c:	acffc40e 	bge	r21,r19,8111bb90 <__reset+0xfb0fbb90>
8111bc80:	10800404 	addi	r2,r2,16
8111bc84:	20c00044 	addi	r3,r4,1
8111bc88:	45800015 	stw	r22,0(r8)
8111bc8c:	45400115 	stw	r21,4(r8)
8111bc90:	d8801c15 	stw	r2,112(sp)
8111bc94:	d8c01b15 	stw	r3,108(sp)
8111bc98:	a0fff40e 	bge	r20,r3,8111bc6c <__reset+0xfb0fbc6c>
8111bc9c:	1000041e 	bne	r2,zero,8111bcb0 <___vfiprintf_internal_r+0xe08>
8111bca0:	01400044 	movi	r5,1
8111bca4:	0009883a 	mov	r4,zero
8111bca8:	d811883a 	mov	r8,sp
8111bcac:	003ff206 	br	8111bc78 <__reset+0xfb0fbc78>
8111bcb0:	d9402117 	ldw	r5,132(sp)
8111bcb4:	d9801a04 	addi	r6,sp,104
8111bcb8:	e009883a 	mov	r4,fp
8111bcbc:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bcc0:	103fcd1e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111bcc4:	d9001b17 	ldw	r4,108(sp)
8111bcc8:	d8801c17 	ldw	r2,112(sp)
8111bccc:	d811883a 	mov	r8,sp
8111bcd0:	21400044 	addi	r5,r4,1
8111bcd4:	003fe806 	br	8111bc78 <__reset+0xfb0fbc78>
8111bcd8:	d9402117 	ldw	r5,132(sp)
8111bcdc:	d9002017 	ldw	r4,128(sp)
8111bce0:	d9801a04 	addi	r6,sp,104
8111bce4:	d9c02b15 	stw	r7,172(sp)
8111bce8:	db402a15 	stw	r13,168(sp)
8111bcec:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bcf0:	d9c02b17 	ldw	r7,172(sp)
8111bcf4:	db402a17 	ldw	r13,168(sp)
8111bcf8:	103fbf1e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111bcfc:	d9401b17 	ldw	r5,108(sp)
8111bd00:	d8801c17 	ldw	r2,112(sp)
8111bd04:	d811883a 	mov	r8,sp
8111bd08:	29800044 	addi	r6,r5,1
8111bd0c:	003dc406 	br	8111b420 <__reset+0xfb0fb420>
8111bd10:	1000d21e 	bne	r2,zero,8111c05c <___vfiprintf_internal_r+0x11b4>
8111bd14:	d8c01d87 	ldb	r3,118(sp)
8111bd18:	18009526 	beq	r3,zero,8111bf70 <___vfiprintf_internal_r+0x10c8>
8111bd1c:	00800044 	movi	r2,1
8111bd20:	d8c01d84 	addi	r3,sp,118
8111bd24:	1009883a 	mov	r4,r2
8111bd28:	d8c00015 	stw	r3,0(sp)
8111bd2c:	d8800115 	stw	r2,4(sp)
8111bd30:	d811883a 	mov	r8,sp
8111bd34:	200b883a 	mov	r5,r4
8111bd38:	42000204 	addi	r8,r8,8
8111bd3c:	21000044 	addi	r4,r4,1
8111bd40:	003d9706 	br	8111b3a0 <__reset+0xfb0fb3a0>
8111bd44:	d9001d04 	addi	r4,sp,116
8111bd48:	00800084 	movi	r2,2
8111bd4c:	d9000015 	stw	r4,0(sp)
8111bd50:	d8800115 	stw	r2,4(sp)
8111bd54:	1809883a 	mov	r4,r3
8111bd58:	d811883a 	mov	r8,sp
8111bd5c:	200b883a 	mov	r5,r4
8111bd60:	42000204 	addi	r8,r8,8
8111bd64:	21000044 	addi	r4,r4,1
8111bd68:	003f4e06 	br	8111baa4 <__reset+0xfb0fbaa4>
8111bd6c:	d8001d85 	stb	zero,118(sp)
8111bd70:	48005016 	blt	r9,zero,8111beb4 <___vfiprintf_internal_r+0x100c>
8111bd74:	00ffdfc4 	movi	r3,-129
8111bd78:	94c4b03a 	or	r2,r18,r19
8111bd7c:	a0e8703a 	and	r20,r20,r3
8111bd80:	103d4426 	beq	r2,zero,8111b294 <__reset+0xfb0fb294>
8111bd84:	0039883a 	mov	fp,zero
8111bd88:	d9002617 	ldw	r4,152(sp)
8111bd8c:	dd401a04 	addi	r21,sp,104
8111bd90:	908003cc 	andi	r2,r18,15
8111bd94:	9806973a 	slli	r3,r19,28
8111bd98:	2085883a 	add	r2,r4,r2
8111bd9c:	9024d13a 	srli	r18,r18,4
8111bda0:	10800003 	ldbu	r2,0(r2)
8111bda4:	9826d13a 	srli	r19,r19,4
8111bda8:	ad7fffc4 	addi	r21,r21,-1
8111bdac:	1ca4b03a 	or	r18,r3,r18
8111bdb0:	a8800005 	stb	r2,0(r21)
8111bdb4:	94c4b03a 	or	r2,r18,r19
8111bdb8:	103ff51e 	bne	r2,zero,8111bd90 <__reset+0xfb0fbd90>
8111bdbc:	003e5906 	br	8111b724 <__reset+0xfb0fb724>
8111bdc0:	d9402117 	ldw	r5,132(sp)
8111bdc4:	d9002017 	ldw	r4,128(sp)
8111bdc8:	d9801a04 	addi	r6,sp,104
8111bdcc:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bdd0:	103f891e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111bdd4:	d8801c17 	ldw	r2,112(sp)
8111bdd8:	d811883a 	mov	r8,sp
8111bddc:	003f9506 	br	8111bc34 <__reset+0xfb0fbc34>
8111bde0:	d9402117 	ldw	r5,132(sp)
8111bde4:	d9002017 	ldw	r4,128(sp)
8111bde8:	d9801a04 	addi	r6,sp,104
8111bdec:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111bdf0:	103f811e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111bdf4:	d811883a 	mov	r8,sp
8111bdf8:	003ced06 	br	8111b1b0 <__reset+0xfb0fb1b0>
8111bdfc:	d9402117 	ldw	r5,132(sp)
8111be00:	d9002017 	ldw	r4,128(sp)
8111be04:	d9801a04 	addi	r6,sp,104
8111be08:	da402c15 	stw	r9,176(sp)
8111be0c:	db802a15 	stw	r14,168(sp)
8111be10:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111be14:	da402c17 	ldw	r9,176(sp)
8111be18:	db802a17 	ldw	r14,168(sp)
8111be1c:	103f761e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111be20:	d9401b17 	ldw	r5,108(sp)
8111be24:	d8801c17 	ldw	r2,112(sp)
8111be28:	d811883a 	mov	r8,sp
8111be2c:	29000044 	addi	r4,r5,1
8111be30:	003d5b06 	br	8111b3a0 <__reset+0xfb0fb3a0>
8111be34:	d9402117 	ldw	r5,132(sp)
8111be38:	d9002017 	ldw	r4,128(sp)
8111be3c:	d9801a04 	addi	r6,sp,104
8111be40:	da402c15 	stw	r9,176(sp)
8111be44:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111be48:	da402c17 	ldw	r9,176(sp)
8111be4c:	103f6a1e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111be50:	d9401b17 	ldw	r5,108(sp)
8111be54:	d8801c17 	ldw	r2,112(sp)
8111be58:	d811883a 	mov	r8,sp
8111be5c:	29000044 	addi	r4,r5,1
8111be60:	003f1006 	br	8111baa4 <__reset+0xfb0fbaa4>
8111be64:	1000c31e 	bne	r2,zero,8111c174 <___vfiprintf_internal_r+0x12cc>
8111be68:	01000044 	movi	r4,1
8111be6c:	000b883a 	mov	r5,zero
8111be70:	d811883a 	mov	r8,sp
8111be74:	003f0d06 	br	8111baac <__reset+0xfb0fbaac>
8111be78:	d9402117 	ldw	r5,132(sp)
8111be7c:	d9002017 	ldw	r4,128(sp)
8111be80:	d9801a04 	addi	r6,sp,104
8111be84:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111be88:	103f5b1e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111be8c:	d9001b17 	ldw	r4,108(sp)
8111be90:	d8801c17 	ldw	r2,112(sp)
8111be94:	d811883a 	mov	r8,sp
8111be98:	21000044 	addi	r4,r4,1
8111be9c:	003d8006 	br	8111b4a0 <__reset+0xfb0fb4a0>
8111bea0:	012044b4 	movhi	r4,33042
8111bea4:	2117d404 	addi	r4,r4,24400
8111bea8:	d9002615 	stw	r4,152(sp)
8111beac:	d8c02215 	stw	r3,136(sp)
8111beb0:	1029883a 	mov	r20,r2
8111beb4:	94c4b03a 	or	r2,r18,r19
8111beb8:	103fb21e 	bne	r2,zero,8111bd84 <__reset+0xfb0fbd84>
8111bebc:	0039883a 	mov	fp,zero
8111bec0:	00800084 	movi	r2,2
8111bec4:	003e6b06 	br	8111b874 <__reset+0xfb0fb874>
8111bec8:	da802217 	ldw	r10,136(sp)
8111becc:	d8001d85 	stb	zero,118(sp)
8111bed0:	0027883a 	mov	r19,zero
8111bed4:	50800104 	addi	r2,r10,4
8111bed8:	54800017 	ldw	r18,0(r10)
8111bedc:	483e6016 	blt	r9,zero,8111b860 <__reset+0xfb0fb860>
8111bee0:	00ffdfc4 	movi	r3,-129
8111bee4:	d8802215 	stw	r2,136(sp)
8111bee8:	a0e8703a 	and	r20,r20,r3
8111beec:	0039883a 	mov	fp,zero
8111bef0:	903ebb26 	beq	r18,zero,8111b9e0 <__reset+0xfb0fb9e0>
8111bef4:	00800244 	movi	r2,9
8111bef8:	14bdee36 	bltu	r2,r18,8111b6b4 <__reset+0xfb0fb6b4>
8111befc:	003eba06 	br	8111b9e8 <__reset+0xfb0fb9e8>
8111bf00:	00800c04 	movi	r2,48
8111bf04:	d8c01d45 	stb	r3,117(sp)
8111bf08:	d8801d05 	stb	r2,116(sp)
8111bf0c:	d8001d85 	stb	zero,118(sp)
8111bf10:	a0c00094 	ori	r3,r20,2
8111bf14:	4800a916 	blt	r9,zero,8111c1bc <___vfiprintf_internal_r+0x1314>
8111bf18:	00bfdfc4 	movi	r2,-129
8111bf1c:	a096703a 	and	r11,r20,r2
8111bf20:	5d000094 	ori	r20,r11,2
8111bf24:	0039883a 	mov	fp,zero
8111bf28:	003f9706 	br	8111bd88 <__reset+0xfb0fbd88>
8111bf2c:	8025883a 	mov	r18,r16
8111bf30:	003c2e06 	br	8111afec <__reset+0xfb0fafec>
8111bf34:	00a044b4 	movhi	r2,33042
8111bf38:	1097d404 	addi	r2,r2,24400
8111bf3c:	0039883a 	mov	fp,zero
8111bf40:	d8802615 	stw	r2,152(sp)
8111bf44:	003f9006 	br	8111bd88 <__reset+0xfb0fbd88>
8111bf48:	04a5c83a 	sub	r18,zero,r18
8111bf4c:	07000b44 	movi	fp,45
8111bf50:	9004c03a 	cmpne	r2,r18,zero
8111bf54:	04e7c83a 	sub	r19,zero,r19
8111bf58:	df001d85 	stb	fp,118(sp)
8111bf5c:	98a7c83a 	sub	r19,r19,r2
8111bf60:	48009f16 	blt	r9,zero,8111c1e0 <___vfiprintf_internal_r+0x1338>
8111bf64:	00bfdfc4 	movi	r2,-129
8111bf68:	a0a8703a 	and	r20,r20,r2
8111bf6c:	003dd006 	br	8111b6b0 <__reset+0xfb0fb6b0>
8111bf70:	70004c26 	beq	r14,zero,8111c0a4 <___vfiprintf_internal_r+0x11fc>
8111bf74:	00800084 	movi	r2,2
8111bf78:	d8c01d04 	addi	r3,sp,116
8111bf7c:	d8c00015 	stw	r3,0(sp)
8111bf80:	d8800115 	stw	r2,4(sp)
8111bf84:	01000044 	movi	r4,1
8111bf88:	d811883a 	mov	r8,sp
8111bf8c:	003f7306 	br	8111bd5c <__reset+0xfb0fbd5c>
8111bf90:	a080100c 	andi	r2,r20,64
8111bf94:	da802217 	ldw	r10,136(sp)
8111bf98:	103e0626 	beq	r2,zero,8111b7b4 <__reset+0xfb0fb7b4>
8111bf9c:	5480000f 	ldh	r18,0(r10)
8111bfa0:	52800104 	addi	r10,r10,4
8111bfa4:	da802215 	stw	r10,136(sp)
8111bfa8:	9027d7fa 	srai	r19,r18,31
8111bfac:	9805883a 	mov	r2,r19
8111bfb0:	003db806 	br	8111b694 <__reset+0xfb0fb694>
8111bfb4:	a080040c 	andi	r2,r20,16
8111bfb8:	1000091e 	bne	r2,zero,8111bfe0 <___vfiprintf_internal_r+0x1138>
8111bfbc:	a2c0100c 	andi	r11,r20,64
8111bfc0:	58000726 	beq	r11,zero,8111bfe0 <___vfiprintf_internal_r+0x1138>
8111bfc4:	da802217 	ldw	r10,136(sp)
8111bfc8:	50800017 	ldw	r2,0(r10)
8111bfcc:	52800104 	addi	r10,r10,4
8111bfd0:	da802215 	stw	r10,136(sp)
8111bfd4:	da802317 	ldw	r10,140(sp)
8111bfd8:	1280000d 	sth	r10,0(r2)
8111bfdc:	003be706 	br	8111af7c <__reset+0xfb0faf7c>
8111bfe0:	da802217 	ldw	r10,136(sp)
8111bfe4:	50800017 	ldw	r2,0(r10)
8111bfe8:	52800104 	addi	r10,r10,4
8111bfec:	da802215 	stw	r10,136(sp)
8111bff0:	da802317 	ldw	r10,140(sp)
8111bff4:	12800015 	stw	r10,0(r2)
8111bff8:	003be006 	br	8111af7c <__reset+0xfb0faf7c>
8111bffc:	a080100c 	andi	r2,r20,64
8111c000:	da802217 	ldw	r10,136(sp)
8111c004:	10003026 	beq	r2,zero,8111c0c8 <___vfiprintf_internal_r+0x1220>
8111c008:	5480000b 	ldhu	r18,0(r10)
8111c00c:	52800104 	addi	r10,r10,4
8111c010:	0027883a 	mov	r19,zero
8111c014:	da802215 	stw	r10,136(sp)
8111c018:	003d8006 	br	8111b61c <__reset+0xfb0fb61c>
8111c01c:	80c00007 	ldb	r3,0(r16)
8111c020:	003c0006 	br	8111b024 <__reset+0xfb0fb024>
8111c024:	a080100c 	andi	r2,r20,64
8111c028:	d8001d85 	stb	zero,118(sp)
8111c02c:	da802217 	ldw	r10,136(sp)
8111c030:	1000201e 	bne	r2,zero,8111c0b4 <___vfiprintf_internal_r+0x120c>
8111c034:	50800104 	addi	r2,r10,4
8111c038:	54800017 	ldw	r18,0(r10)
8111c03c:	0027883a 	mov	r19,zero
8111c040:	483def0e 	bge	r9,zero,8111b800 <__reset+0xfb0fb800>
8111c044:	94c6b03a 	or	r3,r18,r19
8111c048:	d8802215 	stw	r2,136(sp)
8111c04c:	183d4e1e 	bne	r3,zero,8111b588 <__reset+0xfb0fb588>
8111c050:	0039883a 	mov	fp,zero
8111c054:	0005883a 	mov	r2,zero
8111c058:	003e0606 	br	8111b874 <__reset+0xfb0fb874>
8111c05c:	d9402117 	ldw	r5,132(sp)
8111c060:	d9002017 	ldw	r4,128(sp)
8111c064:	d9801a04 	addi	r6,sp,104
8111c068:	da402c15 	stw	r9,176(sp)
8111c06c:	db802a15 	stw	r14,168(sp)
8111c070:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111c074:	da402c17 	ldw	r9,176(sp)
8111c078:	db802a17 	ldw	r14,168(sp)
8111c07c:	103ede1e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111c080:	d9401b17 	ldw	r5,108(sp)
8111c084:	d8801c17 	ldw	r2,112(sp)
8111c088:	d811883a 	mov	r8,sp
8111c08c:	29000044 	addi	r4,r5,1
8111c090:	003e7406 	br	8111ba64 <__reset+0xfb0fba64>
8111c094:	00bfffc4 	movi	r2,-1
8111c098:	003c5806 	br	8111b1fc <__reset+0xfb0fb1fc>
8111c09c:	d811883a 	mov	r8,sp
8111c0a0:	003ee806 	br	8111bc44 <__reset+0xfb0fbc44>
8111c0a4:	000b883a 	mov	r5,zero
8111c0a8:	01000044 	movi	r4,1
8111c0ac:	d811883a 	mov	r8,sp
8111c0b0:	003e7c06 	br	8111baa4 <__reset+0xfb0fbaa4>
8111c0b4:	50800104 	addi	r2,r10,4
8111c0b8:	5480000b 	ldhu	r18,0(r10)
8111c0bc:	0027883a 	mov	r19,zero
8111c0c0:	483dcf0e 	bge	r9,zero,8111b800 <__reset+0xfb0fb800>
8111c0c4:	003fdf06 	br	8111c044 <__reset+0xfb0fc044>
8111c0c8:	54800017 	ldw	r18,0(r10)
8111c0cc:	52800104 	addi	r10,r10,4
8111c0d0:	0027883a 	mov	r19,zero
8111c0d4:	da802215 	stw	r10,136(sp)
8111c0d8:	003d5006 	br	8111b61c <__reset+0xfb0fb61c>
8111c0dc:	50800104 	addi	r2,r10,4
8111c0e0:	5480000b 	ldhu	r18,0(r10)
8111c0e4:	0027883a 	mov	r19,zero
8111c0e8:	483f7d0e 	bge	r9,zero,8111bee0 <__reset+0xfb0fbee0>
8111c0ec:	003ddc06 	br	8111b860 <__reset+0xfb0fb860>
8111c0f0:	d8c02215 	stw	r3,136(sp)
8111c0f4:	0039883a 	mov	fp,zero
8111c0f8:	003ddb06 	br	8111b868 <__reset+0xfb0fb868>
8111c0fc:	02a044b4 	movhi	r10,33042
8111c100:	52984404 	addi	r10,r10,24848
8111c104:	da802415 	stw	r10,144(sp)
8111c108:	003e8306 	br	8111bb18 <__reset+0xfb0fbb18>
8111c10c:	d8801c17 	ldw	r2,112(sp)
8111c110:	dd002117 	ldw	r20,132(sp)
8111c114:	103eb926 	beq	r2,zero,8111bbfc <__reset+0xfb0fbbfc>
8111c118:	d9002017 	ldw	r4,128(sp)
8111c11c:	d9801a04 	addi	r6,sp,104
8111c120:	a00b883a 	mov	r5,r20
8111c124:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111c128:	003eb406 	br	8111bbfc <__reset+0xfb0fbbfc>
8111c12c:	80c00043 	ldbu	r3,1(r16)
8111c130:	a5000814 	ori	r20,r20,32
8111c134:	84000044 	addi	r16,r16,1
8111c138:	18c03fcc 	andi	r3,r3,255
8111c13c:	18c0201c 	xori	r3,r3,128
8111c140:	18ffe004 	addi	r3,r3,-128
8111c144:	003bb706 	br	8111b024 <__reset+0xfb0fb024>
8111c148:	a809883a 	mov	r4,r21
8111c14c:	d8c02a15 	stw	r3,168(sp)
8111c150:	da002b15 	stw	r8,172(sp)
8111c154:	11198f00 	call	811198f0 <strlen>
8111c158:	d8c02a17 	ldw	r3,168(sp)
8111c15c:	1027883a 	mov	r19,r2
8111c160:	df001d83 	ldbu	fp,118(sp)
8111c164:	d8c02215 	stw	r3,136(sp)
8111c168:	0013883a 	mov	r9,zero
8111c16c:	da002b17 	ldw	r8,172(sp)
8111c170:	003c4d06 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111c174:	d9402117 	ldw	r5,132(sp)
8111c178:	d9002017 	ldw	r4,128(sp)
8111c17c:	d9801a04 	addi	r6,sp,104
8111c180:	da402c15 	stw	r9,176(sp)
8111c184:	111ad940 	call	8111ad94 <__sprint_r.part.0>
8111c188:	da402c17 	ldw	r9,176(sp)
8111c18c:	103e9a1e 	bne	r2,zero,8111bbf8 <__reset+0xfb0fbbf8>
8111c190:	d9401b17 	ldw	r5,108(sp)
8111c194:	d8801c17 	ldw	r2,112(sp)
8111c198:	d811883a 	mov	r8,sp
8111c19c:	29000044 	addi	r4,r5,1
8111c1a0:	003e4206 	br	8111baac <__reset+0xfb0fbaac>
8111c1a4:	d9401b17 	ldw	r5,108(sp)
8111c1a8:	012044b4 	movhi	r4,33042
8111c1ac:	21184804 	addi	r4,r4,24864
8111c1b0:	d9002415 	stw	r4,144(sp)
8111c1b4:	29400044 	addi	r5,r5,1
8111c1b8:	003c6d06 	br	8111b370 <__reset+0xfb0fb370>
8111c1bc:	0039883a 	mov	fp,zero
8111c1c0:	00800084 	movi	r2,2
8111c1c4:	10803fcc 	andi	r2,r2,255
8111c1c8:	01000044 	movi	r4,1
8111c1cc:	11001e26 	beq	r2,r4,8111c248 <___vfiprintf_internal_r+0x13a0>
8111c1d0:	01000084 	movi	r4,2
8111c1d4:	11001e1e 	bne	r2,r4,8111c250 <___vfiprintf_internal_r+0x13a8>
8111c1d8:	1829883a 	mov	r20,r3
8111c1dc:	003eea06 	br	8111bd88 <__reset+0xfb0fbd88>
8111c1e0:	a007883a 	mov	r3,r20
8111c1e4:	00800044 	movi	r2,1
8111c1e8:	003ff606 	br	8111c1c4 <__reset+0xfb0fc1c4>
8111c1ec:	00800184 	movi	r2,6
8111c1f0:	1240012e 	bgeu	r2,r9,8111c1f8 <___vfiprintf_internal_r+0x1350>
8111c1f4:	1013883a 	mov	r9,r2
8111c1f8:	4827883a 	mov	r19,r9
8111c1fc:	4825883a 	mov	r18,r9
8111c200:	48001516 	blt	r9,zero,8111c258 <___vfiprintf_internal_r+0x13b0>
8111c204:	056044b4 	movhi	r21,33042
8111c208:	d8c02215 	stw	r3,136(sp)
8111c20c:	ad57d904 	addi	r21,r21,24420
8111c210:	003d1406 	br	8111b664 <__reset+0xfb0fb664>
8111c214:	02a044b4 	movhi	r10,33042
8111c218:	52984404 	addi	r10,r10,24848
8111c21c:	da802415 	stw	r10,144(sp)
8111c220:	200d883a 	mov	r6,r4
8111c224:	003c9106 	br	8111b46c <__reset+0xfb0fb46c>
8111c228:	5021883a 	mov	r16,r10
8111c22c:	0013883a 	mov	r9,zero
8111c230:	003b7d06 	br	8111b028 <__reset+0xfb0fb028>
8111c234:	4827883a 	mov	r19,r9
8111c238:	df001d83 	ldbu	fp,118(sp)
8111c23c:	d8c02215 	stw	r3,136(sp)
8111c240:	0013883a 	mov	r9,zero
8111c244:	003c1806 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111c248:	1829883a 	mov	r20,r3
8111c24c:	003d1806 	br	8111b6b0 <__reset+0xfb0fb6b0>
8111c250:	1829883a 	mov	r20,r3
8111c254:	003ccd06 	br	8111b58c <__reset+0xfb0fb58c>
8111c258:	0025883a 	mov	r18,zero
8111c25c:	003fe906 	br	8111c204 <__reset+0xfb0fc204>
8111c260:	d8802217 	ldw	r2,136(sp)
8111c264:	80c00043 	ldbu	r3,1(r16)
8111c268:	5021883a 	mov	r16,r10
8111c26c:	12400017 	ldw	r9,0(r2)
8111c270:	10800104 	addi	r2,r2,4
8111c274:	d8802215 	stw	r2,136(sp)
8111c278:	483faf0e 	bge	r9,zero,8111c138 <__reset+0xfb0fc138>
8111c27c:	18c03fcc 	andi	r3,r3,255
8111c280:	18c0201c 	xori	r3,r3,128
8111c284:	027fffc4 	movi	r9,-1
8111c288:	18ffe004 	addi	r3,r3,-128
8111c28c:	003b6506 	br	8111b024 <__reset+0xfb0fb024>
8111c290:	d9c01d85 	stb	r7,118(sp)
8111c294:	003ca006 	br	8111b518 <__reset+0xfb0fb518>
8111c298:	d9c01d85 	stb	r7,118(sp)
8111c29c:	003cad06 	br	8111b554 <__reset+0xfb0fb554>
8111c2a0:	d9c01d85 	stb	r7,118(sp)
8111c2a4:	003d7d06 	br	8111b89c <__reset+0xfb0fb89c>
8111c2a8:	d9c01d85 	stb	r7,118(sp)
8111c2ac:	003d5f06 	br	8111b82c <__reset+0xfb0fb82c>
8111c2b0:	a080004c 	andi	r2,r20,1
8111c2b4:	0039883a 	mov	fp,zero
8111c2b8:	10000526 	beq	r2,zero,8111c2d0 <___vfiprintf_internal_r+0x1428>
8111c2bc:	00800c04 	movi	r2,48
8111c2c0:	d88019c5 	stb	r2,103(sp)
8111c2c4:	dcc02717 	ldw	r19,156(sp)
8111c2c8:	dd4019c4 	addi	r21,sp,103
8111c2cc:	003bf606 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111c2d0:	0027883a 	mov	r19,zero
8111c2d4:	dd401a04 	addi	r21,sp,104
8111c2d8:	003bf306 	br	8111b2a8 <__reset+0xfb0fb2a8>
8111c2dc:	d9c01d85 	stb	r7,118(sp)
8111c2e0:	003dc806 	br	8111ba04 <__reset+0xfb0fba04>
8111c2e4:	d9c01d85 	stb	r7,118(sp)
8111c2e8:	003d3a06 	br	8111b7d4 <__reset+0xfb0fb7d4>
8111c2ec:	d9c01d85 	stb	r7,118(sp)
8111c2f0:	003d2a06 	br	8111b79c <__reset+0xfb0fb79c>
8111c2f4:	d9c01d85 	stb	r7,118(sp)
8111c2f8:	003cde06 	br	8111b674 <__reset+0xfb0fb674>
8111c2fc:	d9c01d85 	stb	r7,118(sp)
8111c300:	003cbc06 	br	8111b5f4 <__reset+0xfb0fb5f4>

8111c304 <__vfiprintf_internal>:
8111c304:	00a044f4 	movhi	r2,33043
8111c308:	10a01204 	addi	r2,r2,-32696
8111c30c:	300f883a 	mov	r7,r6
8111c310:	280d883a 	mov	r6,r5
8111c314:	200b883a 	mov	r5,r4
8111c318:	11000017 	ldw	r4,0(r2)
8111c31c:	111aea81 	jmpi	8111aea8 <___vfiprintf_internal_r>

8111c320 <__sbprintf>:
8111c320:	2880030b 	ldhu	r2,12(r5)
8111c324:	2ac01917 	ldw	r11,100(r5)
8111c328:	2a80038b 	ldhu	r10,14(r5)
8111c32c:	2a400717 	ldw	r9,28(r5)
8111c330:	2a000917 	ldw	r8,36(r5)
8111c334:	defee204 	addi	sp,sp,-1144
8111c338:	00c10004 	movi	r3,1024
8111c33c:	dc011a15 	stw	r16,1128(sp)
8111c340:	10bfff4c 	andi	r2,r2,65533
8111c344:	2821883a 	mov	r16,r5
8111c348:	d8cb883a 	add	r5,sp,r3
8111c34c:	dc811c15 	stw	r18,1136(sp)
8111c350:	dc411b15 	stw	r17,1132(sp)
8111c354:	dfc11d15 	stw	ra,1140(sp)
8111c358:	2025883a 	mov	r18,r4
8111c35c:	d881030d 	sth	r2,1036(sp)
8111c360:	dac11915 	stw	r11,1124(sp)
8111c364:	da81038d 	sth	r10,1038(sp)
8111c368:	da410715 	stw	r9,1052(sp)
8111c36c:	da010915 	stw	r8,1060(sp)
8111c370:	dec10015 	stw	sp,1024(sp)
8111c374:	dec10415 	stw	sp,1040(sp)
8111c378:	d8c10215 	stw	r3,1032(sp)
8111c37c:	d8c10515 	stw	r3,1044(sp)
8111c380:	d8010615 	stw	zero,1048(sp)
8111c384:	111aea80 	call	8111aea8 <___vfiprintf_internal_r>
8111c388:	1023883a 	mov	r17,r2
8111c38c:	10000416 	blt	r2,zero,8111c3a0 <__sbprintf+0x80>
8111c390:	d9410004 	addi	r5,sp,1024
8111c394:	9009883a 	mov	r4,r18
8111c398:	1116ec00 	call	81116ec0 <_fflush_r>
8111c39c:	10000d1e 	bne	r2,zero,8111c3d4 <__sbprintf+0xb4>
8111c3a0:	d881030b 	ldhu	r2,1036(sp)
8111c3a4:	1080100c 	andi	r2,r2,64
8111c3a8:	10000326 	beq	r2,zero,8111c3b8 <__sbprintf+0x98>
8111c3ac:	8080030b 	ldhu	r2,12(r16)
8111c3b0:	10801014 	ori	r2,r2,64
8111c3b4:	8080030d 	sth	r2,12(r16)
8111c3b8:	8805883a 	mov	r2,r17
8111c3bc:	dfc11d17 	ldw	ra,1140(sp)
8111c3c0:	dc811c17 	ldw	r18,1136(sp)
8111c3c4:	dc411b17 	ldw	r17,1132(sp)
8111c3c8:	dc011a17 	ldw	r16,1128(sp)
8111c3cc:	dec11e04 	addi	sp,sp,1144
8111c3d0:	f800283a 	ret
8111c3d4:	047fffc4 	movi	r17,-1
8111c3d8:	003ff106 	br	8111c3a0 <__reset+0xfb0fc3a0>

8111c3dc <_calloc_r>:
8111c3dc:	298b383a 	mul	r5,r5,r6
8111c3e0:	defffe04 	addi	sp,sp,-8
8111c3e4:	dfc00115 	stw	ra,4(sp)
8111c3e8:	dc000015 	stw	r16,0(sp)
8111c3ec:	110fdc40 	call	8110fdc4 <_malloc_r>
8111c3f0:	10002926 	beq	r2,zero,8111c498 <_calloc_r+0xbc>
8111c3f4:	11bfff17 	ldw	r6,-4(r2)
8111c3f8:	1021883a 	mov	r16,r2
8111c3fc:	00bfff04 	movi	r2,-4
8111c400:	308c703a 	and	r6,r6,r2
8111c404:	00c00904 	movi	r3,36
8111c408:	308d883a 	add	r6,r6,r2
8111c40c:	19801636 	bltu	r3,r6,8111c468 <_calloc_r+0x8c>
8111c410:	008004c4 	movi	r2,19
8111c414:	11800b2e 	bgeu	r2,r6,8111c444 <_calloc_r+0x68>
8111c418:	80000015 	stw	zero,0(r16)
8111c41c:	80000115 	stw	zero,4(r16)
8111c420:	008006c4 	movi	r2,27
8111c424:	11801a2e 	bgeu	r2,r6,8111c490 <_calloc_r+0xb4>
8111c428:	80000215 	stw	zero,8(r16)
8111c42c:	80000315 	stw	zero,12(r16)
8111c430:	30c0151e 	bne	r6,r3,8111c488 <_calloc_r+0xac>
8111c434:	80000415 	stw	zero,16(r16)
8111c438:	80800604 	addi	r2,r16,24
8111c43c:	80000515 	stw	zero,20(r16)
8111c440:	00000106 	br	8111c448 <_calloc_r+0x6c>
8111c444:	8005883a 	mov	r2,r16
8111c448:	10000015 	stw	zero,0(r2)
8111c44c:	10000115 	stw	zero,4(r2)
8111c450:	10000215 	stw	zero,8(r2)
8111c454:	8005883a 	mov	r2,r16
8111c458:	dfc00117 	ldw	ra,4(sp)
8111c45c:	dc000017 	ldw	r16,0(sp)
8111c460:	dec00204 	addi	sp,sp,8
8111c464:	f800283a 	ret
8111c468:	000b883a 	mov	r5,zero
8111c46c:	8009883a 	mov	r4,r16
8111c470:	11107180 	call	81110718 <memset>
8111c474:	8005883a 	mov	r2,r16
8111c478:	dfc00117 	ldw	ra,4(sp)
8111c47c:	dc000017 	ldw	r16,0(sp)
8111c480:	dec00204 	addi	sp,sp,8
8111c484:	f800283a 	ret
8111c488:	80800404 	addi	r2,r16,16
8111c48c:	003fee06 	br	8111c448 <__reset+0xfb0fc448>
8111c490:	80800204 	addi	r2,r16,8
8111c494:	003fec06 	br	8111c448 <__reset+0xfb0fc448>
8111c498:	0005883a 	mov	r2,zero
8111c49c:	003fee06 	br	8111c458 <__reset+0xfb0fc458>

8111c4a0 <_fclose_r>:
8111c4a0:	28003926 	beq	r5,zero,8111c588 <_fclose_r+0xe8>
8111c4a4:	defffc04 	addi	sp,sp,-16
8111c4a8:	dc400115 	stw	r17,4(sp)
8111c4ac:	dc000015 	stw	r16,0(sp)
8111c4b0:	dfc00315 	stw	ra,12(sp)
8111c4b4:	dc800215 	stw	r18,8(sp)
8111c4b8:	2023883a 	mov	r17,r4
8111c4bc:	2821883a 	mov	r16,r5
8111c4c0:	20000226 	beq	r4,zero,8111c4cc <_fclose_r+0x2c>
8111c4c4:	20800e17 	ldw	r2,56(r4)
8111c4c8:	10002726 	beq	r2,zero,8111c568 <_fclose_r+0xc8>
8111c4cc:	8080030f 	ldh	r2,12(r16)
8111c4d0:	1000071e 	bne	r2,zero,8111c4f0 <_fclose_r+0x50>
8111c4d4:	0005883a 	mov	r2,zero
8111c4d8:	dfc00317 	ldw	ra,12(sp)
8111c4dc:	dc800217 	ldw	r18,8(sp)
8111c4e0:	dc400117 	ldw	r17,4(sp)
8111c4e4:	dc000017 	ldw	r16,0(sp)
8111c4e8:	dec00404 	addi	sp,sp,16
8111c4ec:	f800283a 	ret
8111c4f0:	800b883a 	mov	r5,r16
8111c4f4:	8809883a 	mov	r4,r17
8111c4f8:	1116ca40 	call	81116ca4 <__sflush_r>
8111c4fc:	1025883a 	mov	r18,r2
8111c500:	80800b17 	ldw	r2,44(r16)
8111c504:	10000426 	beq	r2,zero,8111c518 <_fclose_r+0x78>
8111c508:	81400717 	ldw	r5,28(r16)
8111c50c:	8809883a 	mov	r4,r17
8111c510:	103ee83a 	callr	r2
8111c514:	10001616 	blt	r2,zero,8111c570 <_fclose_r+0xd0>
8111c518:	8080030b 	ldhu	r2,12(r16)
8111c51c:	1080200c 	andi	r2,r2,128
8111c520:	1000151e 	bne	r2,zero,8111c578 <_fclose_r+0xd8>
8111c524:	81400c17 	ldw	r5,48(r16)
8111c528:	28000526 	beq	r5,zero,8111c540 <_fclose_r+0xa0>
8111c52c:	80801004 	addi	r2,r16,64
8111c530:	28800226 	beq	r5,r2,8111c53c <_fclose_r+0x9c>
8111c534:	8809883a 	mov	r4,r17
8111c538:	11174bc0 	call	811174bc <_free_r>
8111c53c:	80000c15 	stw	zero,48(r16)
8111c540:	81401117 	ldw	r5,68(r16)
8111c544:	28000326 	beq	r5,zero,8111c554 <_fclose_r+0xb4>
8111c548:	8809883a 	mov	r4,r17
8111c54c:	11174bc0 	call	811174bc <_free_r>
8111c550:	80001115 	stw	zero,68(r16)
8111c554:	11172ac0 	call	811172ac <__sfp_lock_acquire>
8111c558:	8000030d 	sth	zero,12(r16)
8111c55c:	11172b00 	call	811172b0 <__sfp_lock_release>
8111c560:	9005883a 	mov	r2,r18
8111c564:	003fdc06 	br	8111c4d8 <__reset+0xfb0fc4d8>
8111c568:	111729c0 	call	8111729c <__sinit>
8111c56c:	003fd706 	br	8111c4cc <__reset+0xfb0fc4cc>
8111c570:	04bfffc4 	movi	r18,-1
8111c574:	003fe806 	br	8111c518 <__reset+0xfb0fc518>
8111c578:	81400417 	ldw	r5,16(r16)
8111c57c:	8809883a 	mov	r4,r17
8111c580:	11174bc0 	call	811174bc <_free_r>
8111c584:	003fe706 	br	8111c524 <__reset+0xfb0fc524>
8111c588:	0005883a 	mov	r2,zero
8111c58c:	f800283a 	ret

8111c590 <fclose>:
8111c590:	00a044f4 	movhi	r2,33043
8111c594:	10a01204 	addi	r2,r2,-32696
8111c598:	200b883a 	mov	r5,r4
8111c59c:	11000017 	ldw	r4,0(r2)
8111c5a0:	111c4a01 	jmpi	8111c4a0 <_fclose_r>

8111c5a4 <__fputwc>:
8111c5a4:	defff804 	addi	sp,sp,-32
8111c5a8:	dcc00415 	stw	r19,16(sp)
8111c5ac:	dc800315 	stw	r18,12(sp)
8111c5b0:	dc000115 	stw	r16,4(sp)
8111c5b4:	dfc00715 	stw	ra,28(sp)
8111c5b8:	dd400615 	stw	r21,24(sp)
8111c5bc:	dd000515 	stw	r20,20(sp)
8111c5c0:	dc400215 	stw	r17,8(sp)
8111c5c4:	2027883a 	mov	r19,r4
8111c5c8:	2825883a 	mov	r18,r5
8111c5cc:	3021883a 	mov	r16,r6
8111c5d0:	1117eec0 	call	81117eec <__locale_mb_cur_max>
8111c5d4:	00c00044 	movi	r3,1
8111c5d8:	10c03e26 	beq	r2,r3,8111c6d4 <__fputwc+0x130>
8111c5dc:	81c01704 	addi	r7,r16,92
8111c5e0:	900d883a 	mov	r6,r18
8111c5e4:	d80b883a 	mov	r5,sp
8111c5e8:	9809883a 	mov	r4,r19
8111c5ec:	111c9040 	call	8111c904 <_wcrtomb_r>
8111c5f0:	1029883a 	mov	r20,r2
8111c5f4:	00bfffc4 	movi	r2,-1
8111c5f8:	a0802026 	beq	r20,r2,8111c67c <__fputwc+0xd8>
8111c5fc:	d9400003 	ldbu	r5,0(sp)
8111c600:	a0001c26 	beq	r20,zero,8111c674 <__fputwc+0xd0>
8111c604:	0023883a 	mov	r17,zero
8111c608:	05400284 	movi	r21,10
8111c60c:	00000906 	br	8111c634 <__fputwc+0x90>
8111c610:	80800017 	ldw	r2,0(r16)
8111c614:	11400005 	stb	r5,0(r2)
8111c618:	80c00017 	ldw	r3,0(r16)
8111c61c:	18c00044 	addi	r3,r3,1
8111c620:	80c00015 	stw	r3,0(r16)
8111c624:	8c400044 	addi	r17,r17,1
8111c628:	dc45883a 	add	r2,sp,r17
8111c62c:	8d00112e 	bgeu	r17,r20,8111c674 <__fputwc+0xd0>
8111c630:	11400003 	ldbu	r5,0(r2)
8111c634:	80c00217 	ldw	r3,8(r16)
8111c638:	18ffffc4 	addi	r3,r3,-1
8111c63c:	80c00215 	stw	r3,8(r16)
8111c640:	183ff30e 	bge	r3,zero,8111c610 <__reset+0xfb0fc610>
8111c644:	80800617 	ldw	r2,24(r16)
8111c648:	18801916 	blt	r3,r2,8111c6b0 <__fputwc+0x10c>
8111c64c:	80800017 	ldw	r2,0(r16)
8111c650:	11400005 	stb	r5,0(r2)
8111c654:	80800017 	ldw	r2,0(r16)
8111c658:	10c00003 	ldbu	r3,0(r2)
8111c65c:	10800044 	addi	r2,r2,1
8111c660:	1d402326 	beq	r3,r21,8111c6f0 <__fputwc+0x14c>
8111c664:	80800015 	stw	r2,0(r16)
8111c668:	8c400044 	addi	r17,r17,1
8111c66c:	dc45883a 	add	r2,sp,r17
8111c670:	8d3fef36 	bltu	r17,r20,8111c630 <__reset+0xfb0fc630>
8111c674:	9005883a 	mov	r2,r18
8111c678:	00000406 	br	8111c68c <__fputwc+0xe8>
8111c67c:	80c0030b 	ldhu	r3,12(r16)
8111c680:	a005883a 	mov	r2,r20
8111c684:	18c01014 	ori	r3,r3,64
8111c688:	80c0030d 	sth	r3,12(r16)
8111c68c:	dfc00717 	ldw	ra,28(sp)
8111c690:	dd400617 	ldw	r21,24(sp)
8111c694:	dd000517 	ldw	r20,20(sp)
8111c698:	dcc00417 	ldw	r19,16(sp)
8111c69c:	dc800317 	ldw	r18,12(sp)
8111c6a0:	dc400217 	ldw	r17,8(sp)
8111c6a4:	dc000117 	ldw	r16,4(sp)
8111c6a8:	dec00804 	addi	sp,sp,32
8111c6ac:	f800283a 	ret
8111c6b0:	800d883a 	mov	r6,r16
8111c6b4:	29403fcc 	andi	r5,r5,255
8111c6b8:	9809883a 	mov	r4,r19
8111c6bc:	111c7ac0 	call	8111c7ac <__swbuf_r>
8111c6c0:	10bfffe0 	cmpeqi	r2,r2,-1
8111c6c4:	10803fcc 	andi	r2,r2,255
8111c6c8:	103fd626 	beq	r2,zero,8111c624 <__reset+0xfb0fc624>
8111c6cc:	00bfffc4 	movi	r2,-1
8111c6d0:	003fee06 	br	8111c68c <__reset+0xfb0fc68c>
8111c6d4:	90ffffc4 	addi	r3,r18,-1
8111c6d8:	01003f84 	movi	r4,254
8111c6dc:	20ffbf36 	bltu	r4,r3,8111c5dc <__reset+0xfb0fc5dc>
8111c6e0:	900b883a 	mov	r5,r18
8111c6e4:	dc800005 	stb	r18,0(sp)
8111c6e8:	1029883a 	mov	r20,r2
8111c6ec:	003fc506 	br	8111c604 <__reset+0xfb0fc604>
8111c6f0:	800d883a 	mov	r6,r16
8111c6f4:	a80b883a 	mov	r5,r21
8111c6f8:	9809883a 	mov	r4,r19
8111c6fc:	111c7ac0 	call	8111c7ac <__swbuf_r>
8111c700:	10bfffe0 	cmpeqi	r2,r2,-1
8111c704:	003fef06 	br	8111c6c4 <__reset+0xfb0fc6c4>

8111c708 <_fputwc_r>:
8111c708:	3080030b 	ldhu	r2,12(r6)
8111c70c:	10c8000c 	andi	r3,r2,8192
8111c710:	1800051e 	bne	r3,zero,8111c728 <_fputwc_r+0x20>
8111c714:	30c01917 	ldw	r3,100(r6)
8111c718:	10880014 	ori	r2,r2,8192
8111c71c:	3080030d 	sth	r2,12(r6)
8111c720:	18880014 	ori	r2,r3,8192
8111c724:	30801915 	stw	r2,100(r6)
8111c728:	111c5a41 	jmpi	8111c5a4 <__fputwc>

8111c72c <fputwc>:
8111c72c:	00a044f4 	movhi	r2,33043
8111c730:	defffc04 	addi	sp,sp,-16
8111c734:	10a01204 	addi	r2,r2,-32696
8111c738:	dc000115 	stw	r16,4(sp)
8111c73c:	14000017 	ldw	r16,0(r2)
8111c740:	dc400215 	stw	r17,8(sp)
8111c744:	dfc00315 	stw	ra,12(sp)
8111c748:	2023883a 	mov	r17,r4
8111c74c:	80000226 	beq	r16,zero,8111c758 <fputwc+0x2c>
8111c750:	80800e17 	ldw	r2,56(r16)
8111c754:	10001026 	beq	r2,zero,8111c798 <fputwc+0x6c>
8111c758:	2880030b 	ldhu	r2,12(r5)
8111c75c:	10c8000c 	andi	r3,r2,8192
8111c760:	1800051e 	bne	r3,zero,8111c778 <fputwc+0x4c>
8111c764:	28c01917 	ldw	r3,100(r5)
8111c768:	10880014 	ori	r2,r2,8192
8111c76c:	2880030d 	sth	r2,12(r5)
8111c770:	18880014 	ori	r2,r3,8192
8111c774:	28801915 	stw	r2,100(r5)
8111c778:	280d883a 	mov	r6,r5
8111c77c:	8009883a 	mov	r4,r16
8111c780:	880b883a 	mov	r5,r17
8111c784:	dfc00317 	ldw	ra,12(sp)
8111c788:	dc400217 	ldw	r17,8(sp)
8111c78c:	dc000117 	ldw	r16,4(sp)
8111c790:	dec00404 	addi	sp,sp,16
8111c794:	111c5a41 	jmpi	8111c5a4 <__fputwc>
8111c798:	8009883a 	mov	r4,r16
8111c79c:	d9400015 	stw	r5,0(sp)
8111c7a0:	111729c0 	call	8111729c <__sinit>
8111c7a4:	d9400017 	ldw	r5,0(sp)
8111c7a8:	003feb06 	br	8111c758 <__reset+0xfb0fc758>

8111c7ac <__swbuf_r>:
8111c7ac:	defffb04 	addi	sp,sp,-20
8111c7b0:	dcc00315 	stw	r19,12(sp)
8111c7b4:	dc800215 	stw	r18,8(sp)
8111c7b8:	dc000015 	stw	r16,0(sp)
8111c7bc:	dfc00415 	stw	ra,16(sp)
8111c7c0:	dc400115 	stw	r17,4(sp)
8111c7c4:	2025883a 	mov	r18,r4
8111c7c8:	2827883a 	mov	r19,r5
8111c7cc:	3021883a 	mov	r16,r6
8111c7d0:	20000226 	beq	r4,zero,8111c7dc <__swbuf_r+0x30>
8111c7d4:	20800e17 	ldw	r2,56(r4)
8111c7d8:	10004226 	beq	r2,zero,8111c8e4 <__swbuf_r+0x138>
8111c7dc:	80800617 	ldw	r2,24(r16)
8111c7e0:	8100030b 	ldhu	r4,12(r16)
8111c7e4:	80800215 	stw	r2,8(r16)
8111c7e8:	2080020c 	andi	r2,r4,8
8111c7ec:	10003626 	beq	r2,zero,8111c8c8 <__swbuf_r+0x11c>
8111c7f0:	80c00417 	ldw	r3,16(r16)
8111c7f4:	18003426 	beq	r3,zero,8111c8c8 <__swbuf_r+0x11c>
8111c7f8:	2088000c 	andi	r2,r4,8192
8111c7fc:	9c403fcc 	andi	r17,r19,255
8111c800:	10001a26 	beq	r2,zero,8111c86c <__swbuf_r+0xc0>
8111c804:	80800017 	ldw	r2,0(r16)
8111c808:	81000517 	ldw	r4,20(r16)
8111c80c:	10c7c83a 	sub	r3,r2,r3
8111c810:	1900200e 	bge	r3,r4,8111c894 <__swbuf_r+0xe8>
8111c814:	18c00044 	addi	r3,r3,1
8111c818:	81000217 	ldw	r4,8(r16)
8111c81c:	11400044 	addi	r5,r2,1
8111c820:	81400015 	stw	r5,0(r16)
8111c824:	213fffc4 	addi	r4,r4,-1
8111c828:	81000215 	stw	r4,8(r16)
8111c82c:	14c00005 	stb	r19,0(r2)
8111c830:	80800517 	ldw	r2,20(r16)
8111c834:	10c01e26 	beq	r2,r3,8111c8b0 <__swbuf_r+0x104>
8111c838:	8080030b 	ldhu	r2,12(r16)
8111c83c:	1080004c 	andi	r2,r2,1
8111c840:	10000226 	beq	r2,zero,8111c84c <__swbuf_r+0xa0>
8111c844:	00800284 	movi	r2,10
8111c848:	88801926 	beq	r17,r2,8111c8b0 <__swbuf_r+0x104>
8111c84c:	8805883a 	mov	r2,r17
8111c850:	dfc00417 	ldw	ra,16(sp)
8111c854:	dcc00317 	ldw	r19,12(sp)
8111c858:	dc800217 	ldw	r18,8(sp)
8111c85c:	dc400117 	ldw	r17,4(sp)
8111c860:	dc000017 	ldw	r16,0(sp)
8111c864:	dec00504 	addi	sp,sp,20
8111c868:	f800283a 	ret
8111c86c:	81401917 	ldw	r5,100(r16)
8111c870:	00b7ffc4 	movi	r2,-8193
8111c874:	21080014 	ori	r4,r4,8192
8111c878:	2884703a 	and	r2,r5,r2
8111c87c:	80801915 	stw	r2,100(r16)
8111c880:	80800017 	ldw	r2,0(r16)
8111c884:	8100030d 	sth	r4,12(r16)
8111c888:	81000517 	ldw	r4,20(r16)
8111c88c:	10c7c83a 	sub	r3,r2,r3
8111c890:	193fe016 	blt	r3,r4,8111c814 <__reset+0xfb0fc814>
8111c894:	800b883a 	mov	r5,r16
8111c898:	9009883a 	mov	r4,r18
8111c89c:	1116ec00 	call	81116ec0 <_fflush_r>
8111c8a0:	1000071e 	bne	r2,zero,8111c8c0 <__swbuf_r+0x114>
8111c8a4:	80800017 	ldw	r2,0(r16)
8111c8a8:	00c00044 	movi	r3,1
8111c8ac:	003fda06 	br	8111c818 <__reset+0xfb0fc818>
8111c8b0:	800b883a 	mov	r5,r16
8111c8b4:	9009883a 	mov	r4,r18
8111c8b8:	1116ec00 	call	81116ec0 <_fflush_r>
8111c8bc:	103fe326 	beq	r2,zero,8111c84c <__reset+0xfb0fc84c>
8111c8c0:	00bfffc4 	movi	r2,-1
8111c8c4:	003fe206 	br	8111c850 <__reset+0xfb0fc850>
8111c8c8:	800b883a 	mov	r5,r16
8111c8cc:	9009883a 	mov	r4,r18
8111c8d0:	11152740 	call	81115274 <__swsetup_r>
8111c8d4:	103ffa1e 	bne	r2,zero,8111c8c0 <__reset+0xfb0fc8c0>
8111c8d8:	8100030b 	ldhu	r4,12(r16)
8111c8dc:	80c00417 	ldw	r3,16(r16)
8111c8e0:	003fc506 	br	8111c7f8 <__reset+0xfb0fc7f8>
8111c8e4:	111729c0 	call	8111729c <__sinit>
8111c8e8:	003fbc06 	br	8111c7dc <__reset+0xfb0fc7dc>

8111c8ec <__swbuf>:
8111c8ec:	00a044f4 	movhi	r2,33043
8111c8f0:	10a01204 	addi	r2,r2,-32696
8111c8f4:	280d883a 	mov	r6,r5
8111c8f8:	200b883a 	mov	r5,r4
8111c8fc:	11000017 	ldw	r4,0(r2)
8111c900:	111c7ac1 	jmpi	8111c7ac <__swbuf_r>

8111c904 <_wcrtomb_r>:
8111c904:	defff604 	addi	sp,sp,-40
8111c908:	00a044f4 	movhi	r2,33043
8111c90c:	dc800815 	stw	r18,32(sp)
8111c910:	dc400715 	stw	r17,28(sp)
8111c914:	dc000615 	stw	r16,24(sp)
8111c918:	10a01604 	addi	r2,r2,-32680
8111c91c:	dfc00915 	stw	ra,36(sp)
8111c920:	2021883a 	mov	r16,r4
8111c924:	3823883a 	mov	r17,r7
8111c928:	14800017 	ldw	r18,0(r2)
8111c92c:	28001426 	beq	r5,zero,8111c980 <_wcrtomb_r+0x7c>
8111c930:	d9400415 	stw	r5,16(sp)
8111c934:	d9800515 	stw	r6,20(sp)
8111c938:	1117ee00 	call	81117ee0 <__locale_charset>
8111c93c:	d9800517 	ldw	r6,20(sp)
8111c940:	d9400417 	ldw	r5,16(sp)
8111c944:	100f883a 	mov	r7,r2
8111c948:	dc400015 	stw	r17,0(sp)
8111c94c:	8009883a 	mov	r4,r16
8111c950:	903ee83a 	callr	r18
8111c954:	00ffffc4 	movi	r3,-1
8111c958:	10c0031e 	bne	r2,r3,8111c968 <_wcrtomb_r+0x64>
8111c95c:	88000015 	stw	zero,0(r17)
8111c960:	00c02284 	movi	r3,138
8111c964:	80c00015 	stw	r3,0(r16)
8111c968:	dfc00917 	ldw	ra,36(sp)
8111c96c:	dc800817 	ldw	r18,32(sp)
8111c970:	dc400717 	ldw	r17,28(sp)
8111c974:	dc000617 	ldw	r16,24(sp)
8111c978:	dec00a04 	addi	sp,sp,40
8111c97c:	f800283a 	ret
8111c980:	1117ee00 	call	81117ee0 <__locale_charset>
8111c984:	100f883a 	mov	r7,r2
8111c988:	dc400015 	stw	r17,0(sp)
8111c98c:	000d883a 	mov	r6,zero
8111c990:	d9400104 	addi	r5,sp,4
8111c994:	8009883a 	mov	r4,r16
8111c998:	903ee83a 	callr	r18
8111c99c:	003fed06 	br	8111c954 <__reset+0xfb0fc954>

8111c9a0 <wcrtomb>:
8111c9a0:	defff604 	addi	sp,sp,-40
8111c9a4:	00a044f4 	movhi	r2,33043
8111c9a8:	dc800615 	stw	r18,24(sp)
8111c9ac:	dc400515 	stw	r17,20(sp)
8111c9b0:	10a01204 	addi	r2,r2,-32696
8111c9b4:	dfc00915 	stw	ra,36(sp)
8111c9b8:	dd000815 	stw	r20,32(sp)
8111c9bc:	dcc00715 	stw	r19,28(sp)
8111c9c0:	dc000415 	stw	r16,16(sp)
8111c9c4:	3025883a 	mov	r18,r6
8111c9c8:	14400017 	ldw	r17,0(r2)
8111c9cc:	20001926 	beq	r4,zero,8111ca34 <wcrtomb+0x94>
8111c9d0:	00a044f4 	movhi	r2,33043
8111c9d4:	10a01604 	addi	r2,r2,-32680
8111c9d8:	15000017 	ldw	r20,0(r2)
8111c9dc:	2021883a 	mov	r16,r4
8111c9e0:	2827883a 	mov	r19,r5
8111c9e4:	1117ee00 	call	81117ee0 <__locale_charset>
8111c9e8:	100f883a 	mov	r7,r2
8111c9ec:	dc800015 	stw	r18,0(sp)
8111c9f0:	980d883a 	mov	r6,r19
8111c9f4:	800b883a 	mov	r5,r16
8111c9f8:	8809883a 	mov	r4,r17
8111c9fc:	a03ee83a 	callr	r20
8111ca00:	00ffffc4 	movi	r3,-1
8111ca04:	10c0031e 	bne	r2,r3,8111ca14 <wcrtomb+0x74>
8111ca08:	90000015 	stw	zero,0(r18)
8111ca0c:	00c02284 	movi	r3,138
8111ca10:	88c00015 	stw	r3,0(r17)
8111ca14:	dfc00917 	ldw	ra,36(sp)
8111ca18:	dd000817 	ldw	r20,32(sp)
8111ca1c:	dcc00717 	ldw	r19,28(sp)
8111ca20:	dc800617 	ldw	r18,24(sp)
8111ca24:	dc400517 	ldw	r17,20(sp)
8111ca28:	dc000417 	ldw	r16,16(sp)
8111ca2c:	dec00a04 	addi	sp,sp,40
8111ca30:	f800283a 	ret
8111ca34:	00a044f4 	movhi	r2,33043
8111ca38:	10a01604 	addi	r2,r2,-32680
8111ca3c:	14000017 	ldw	r16,0(r2)
8111ca40:	1117ee00 	call	81117ee0 <__locale_charset>
8111ca44:	100f883a 	mov	r7,r2
8111ca48:	dc800015 	stw	r18,0(sp)
8111ca4c:	000d883a 	mov	r6,zero
8111ca50:	d9400104 	addi	r5,sp,4
8111ca54:	8809883a 	mov	r4,r17
8111ca58:	803ee83a 	callr	r16
8111ca5c:	003fe806 	br	8111ca00 <__reset+0xfb0fca00>

8111ca60 <__ascii_wctomb>:
8111ca60:	28000526 	beq	r5,zero,8111ca78 <__ascii_wctomb+0x18>
8111ca64:	00803fc4 	movi	r2,255
8111ca68:	11800536 	bltu	r2,r6,8111ca80 <__ascii_wctomb+0x20>
8111ca6c:	29800005 	stb	r6,0(r5)
8111ca70:	00800044 	movi	r2,1
8111ca74:	f800283a 	ret
8111ca78:	0005883a 	mov	r2,zero
8111ca7c:	f800283a 	ret
8111ca80:	00802284 	movi	r2,138
8111ca84:	20800015 	stw	r2,0(r4)
8111ca88:	00bfffc4 	movi	r2,-1
8111ca8c:	f800283a 	ret

8111ca90 <_wctomb_r>:
8111ca90:	00a044f4 	movhi	r2,33043
8111ca94:	defff904 	addi	sp,sp,-28
8111ca98:	10a01604 	addi	r2,r2,-32680
8111ca9c:	dfc00615 	stw	ra,24(sp)
8111caa0:	dc400515 	stw	r17,20(sp)
8111caa4:	dc000415 	stw	r16,16(sp)
8111caa8:	3823883a 	mov	r17,r7
8111caac:	14000017 	ldw	r16,0(r2)
8111cab0:	d9000115 	stw	r4,4(sp)
8111cab4:	d9400215 	stw	r5,8(sp)
8111cab8:	d9800315 	stw	r6,12(sp)
8111cabc:	1117ee00 	call	81117ee0 <__locale_charset>
8111cac0:	d9800317 	ldw	r6,12(sp)
8111cac4:	d9400217 	ldw	r5,8(sp)
8111cac8:	d9000117 	ldw	r4,4(sp)
8111cacc:	100f883a 	mov	r7,r2
8111cad0:	dc400015 	stw	r17,0(sp)
8111cad4:	803ee83a 	callr	r16
8111cad8:	dfc00617 	ldw	ra,24(sp)
8111cadc:	dc400517 	ldw	r17,20(sp)
8111cae0:	dc000417 	ldw	r16,16(sp)
8111cae4:	dec00704 	addi	sp,sp,28
8111cae8:	f800283a 	ret

8111caec <__udivdi3>:
8111caec:	defff504 	addi	sp,sp,-44
8111caf0:	dcc00415 	stw	r19,16(sp)
8111caf4:	dc000115 	stw	r16,4(sp)
8111caf8:	dfc00a15 	stw	ra,40(sp)
8111cafc:	df000915 	stw	fp,36(sp)
8111cb00:	ddc00815 	stw	r23,32(sp)
8111cb04:	dd800715 	stw	r22,28(sp)
8111cb08:	dd400615 	stw	r21,24(sp)
8111cb0c:	dd000515 	stw	r20,20(sp)
8111cb10:	dc800315 	stw	r18,12(sp)
8111cb14:	dc400215 	stw	r17,8(sp)
8111cb18:	2027883a 	mov	r19,r4
8111cb1c:	2821883a 	mov	r16,r5
8111cb20:	3800411e 	bne	r7,zero,8111cc28 <__udivdi3+0x13c>
8111cb24:	3023883a 	mov	r17,r6
8111cb28:	2025883a 	mov	r18,r4
8111cb2c:	2980522e 	bgeu	r5,r6,8111cc78 <__udivdi3+0x18c>
8111cb30:	00bfffd4 	movui	r2,65535
8111cb34:	282d883a 	mov	r22,r5
8111cb38:	1180a836 	bltu	r2,r6,8111cddc <__udivdi3+0x2f0>
8111cb3c:	00803fc4 	movi	r2,255
8111cb40:	1185803a 	cmpltu	r2,r2,r6
8111cb44:	100490fa 	slli	r2,r2,3
8111cb48:	3086d83a 	srl	r3,r6,r2
8111cb4c:	012044b4 	movhi	r4,33042
8111cb50:	21178a04 	addi	r4,r4,24104
8111cb54:	20c7883a 	add	r3,r4,r3
8111cb58:	18c00003 	ldbu	r3,0(r3)
8111cb5c:	1885883a 	add	r2,r3,r2
8111cb60:	00c00804 	movi	r3,32
8111cb64:	1887c83a 	sub	r3,r3,r2
8111cb68:	18000526 	beq	r3,zero,8111cb80 <__udivdi3+0x94>
8111cb6c:	80e0983a 	sll	r16,r16,r3
8111cb70:	9884d83a 	srl	r2,r19,r2
8111cb74:	30e2983a 	sll	r17,r6,r3
8111cb78:	98e4983a 	sll	r18,r19,r3
8111cb7c:	142cb03a 	or	r22,r2,r16
8111cb80:	882ad43a 	srli	r21,r17,16
8111cb84:	b009883a 	mov	r4,r22
8111cb88:	8d3fffcc 	andi	r20,r17,65535
8111cb8c:	a80b883a 	mov	r5,r21
8111cb90:	111d6f80 	call	8111d6f8 <__umodsi3>
8111cb94:	b009883a 	mov	r4,r22
8111cb98:	a80b883a 	mov	r5,r21
8111cb9c:	1027883a 	mov	r19,r2
8111cba0:	111d6940 	call	8111d694 <__udivsi3>
8111cba4:	102d883a 	mov	r22,r2
8111cba8:	9826943a 	slli	r19,r19,16
8111cbac:	9004d43a 	srli	r2,r18,16
8111cbb0:	a5a1383a 	mul	r16,r20,r22
8111cbb4:	14c4b03a 	or	r2,r2,r19
8111cbb8:	1400052e 	bgeu	r2,r16,8111cbd0 <__udivdi3+0xe4>
8111cbbc:	1445883a 	add	r2,r2,r17
8111cbc0:	b0ffffc4 	addi	r3,r22,-1
8111cbc4:	14400136 	bltu	r2,r17,8111cbcc <__udivdi3+0xe0>
8111cbc8:	14012336 	bltu	r2,r16,8111d058 <__udivdi3+0x56c>
8111cbcc:	182d883a 	mov	r22,r3
8111cbd0:	1421c83a 	sub	r16,r2,r16
8111cbd4:	a80b883a 	mov	r5,r21
8111cbd8:	8009883a 	mov	r4,r16
8111cbdc:	111d6f80 	call	8111d6f8 <__umodsi3>
8111cbe0:	1027883a 	mov	r19,r2
8111cbe4:	a80b883a 	mov	r5,r21
8111cbe8:	8009883a 	mov	r4,r16
8111cbec:	111d6940 	call	8111d694 <__udivsi3>
8111cbf0:	9826943a 	slli	r19,r19,16
8111cbf4:	a0a9383a 	mul	r20,r20,r2
8111cbf8:	94bfffcc 	andi	r18,r18,65535
8111cbfc:	94e4b03a 	or	r18,r18,r19
8111cc00:	9500052e 	bgeu	r18,r20,8111cc18 <__udivdi3+0x12c>
8111cc04:	8ca5883a 	add	r18,r17,r18
8111cc08:	10ffffc4 	addi	r3,r2,-1
8111cc0c:	9440f136 	bltu	r18,r17,8111cfd4 <__udivdi3+0x4e8>
8111cc10:	9500f02e 	bgeu	r18,r20,8111cfd4 <__udivdi3+0x4e8>
8111cc14:	10bfff84 	addi	r2,r2,-2
8111cc18:	b00c943a 	slli	r6,r22,16
8111cc1c:	0007883a 	mov	r3,zero
8111cc20:	3084b03a 	or	r2,r6,r2
8111cc24:	00005906 	br	8111cd8c <__udivdi3+0x2a0>
8111cc28:	29c05636 	bltu	r5,r7,8111cd84 <__udivdi3+0x298>
8111cc2c:	00bfffd4 	movui	r2,65535
8111cc30:	11c0622e 	bgeu	r2,r7,8111cdbc <__udivdi3+0x2d0>
8111cc34:	00804034 	movhi	r2,256
8111cc38:	10bfffc4 	addi	r2,r2,-1
8111cc3c:	11c0ee36 	bltu	r2,r7,8111cff8 <__udivdi3+0x50c>
8111cc40:	00800404 	movi	r2,16
8111cc44:	3886d83a 	srl	r3,r7,r2
8111cc48:	012044b4 	movhi	r4,33042
8111cc4c:	21178a04 	addi	r4,r4,24104
8111cc50:	20c7883a 	add	r3,r4,r3
8111cc54:	18c00003 	ldbu	r3,0(r3)
8111cc58:	05400804 	movi	r21,32
8111cc5c:	1885883a 	add	r2,r3,r2
8111cc60:	a8abc83a 	sub	r21,r21,r2
8111cc64:	a800621e 	bne	r21,zero,8111cdf0 <__udivdi3+0x304>
8111cc68:	3c00e936 	bltu	r7,r16,8111d010 <__udivdi3+0x524>
8111cc6c:	9985403a 	cmpgeu	r2,r19,r6
8111cc70:	0007883a 	mov	r3,zero
8111cc74:	00004506 	br	8111cd8c <__udivdi3+0x2a0>
8111cc78:	3000041e 	bne	r6,zero,8111cc8c <__udivdi3+0x1a0>
8111cc7c:	000b883a 	mov	r5,zero
8111cc80:	01000044 	movi	r4,1
8111cc84:	111d6940 	call	8111d694 <__udivsi3>
8111cc88:	1023883a 	mov	r17,r2
8111cc8c:	00bfffd4 	movui	r2,65535
8111cc90:	14404e2e 	bgeu	r2,r17,8111cdcc <__udivdi3+0x2e0>
8111cc94:	00804034 	movhi	r2,256
8111cc98:	10bfffc4 	addi	r2,r2,-1
8111cc9c:	1440d836 	bltu	r2,r17,8111d000 <__udivdi3+0x514>
8111cca0:	00800404 	movi	r2,16
8111cca4:	8886d83a 	srl	r3,r17,r2
8111cca8:	012044b4 	movhi	r4,33042
8111ccac:	21178a04 	addi	r4,r4,24104
8111ccb0:	20c7883a 	add	r3,r4,r3
8111ccb4:	18c00003 	ldbu	r3,0(r3)
8111ccb8:	1885883a 	add	r2,r3,r2
8111ccbc:	00c00804 	movi	r3,32
8111ccc0:	1887c83a 	sub	r3,r3,r2
8111ccc4:	18008f1e 	bne	r3,zero,8111cf04 <__udivdi3+0x418>
8111ccc8:	882ad43a 	srli	r21,r17,16
8111cccc:	8461c83a 	sub	r16,r16,r17
8111ccd0:	8d3fffcc 	andi	r20,r17,65535
8111ccd4:	00c00044 	movi	r3,1
8111ccd8:	8009883a 	mov	r4,r16
8111ccdc:	a80b883a 	mov	r5,r21
8111cce0:	d8c00015 	stw	r3,0(sp)
8111cce4:	111d6f80 	call	8111d6f8 <__umodsi3>
8111cce8:	8009883a 	mov	r4,r16
8111ccec:	a80b883a 	mov	r5,r21
8111ccf0:	1027883a 	mov	r19,r2
8111ccf4:	111d6940 	call	8111d694 <__udivsi3>
8111ccf8:	9826943a 	slli	r19,r19,16
8111ccfc:	9008d43a 	srli	r4,r18,16
8111cd00:	1521383a 	mul	r16,r2,r20
8111cd04:	102d883a 	mov	r22,r2
8111cd08:	24c8b03a 	or	r4,r4,r19
8111cd0c:	d8c00017 	ldw	r3,0(sp)
8111cd10:	2400052e 	bgeu	r4,r16,8111cd28 <__udivdi3+0x23c>
8111cd14:	2449883a 	add	r4,r4,r17
8111cd18:	b0bfffc4 	addi	r2,r22,-1
8111cd1c:	24400136 	bltu	r4,r17,8111cd24 <__udivdi3+0x238>
8111cd20:	2400ca36 	bltu	r4,r16,8111d04c <__udivdi3+0x560>
8111cd24:	102d883a 	mov	r22,r2
8111cd28:	2421c83a 	sub	r16,r4,r16
8111cd2c:	a80b883a 	mov	r5,r21
8111cd30:	8009883a 	mov	r4,r16
8111cd34:	d8c00015 	stw	r3,0(sp)
8111cd38:	111d6f80 	call	8111d6f8 <__umodsi3>
8111cd3c:	1027883a 	mov	r19,r2
8111cd40:	a80b883a 	mov	r5,r21
8111cd44:	8009883a 	mov	r4,r16
8111cd48:	111d6940 	call	8111d694 <__udivsi3>
8111cd4c:	9826943a 	slli	r19,r19,16
8111cd50:	1529383a 	mul	r20,r2,r20
8111cd54:	94bfffcc 	andi	r18,r18,65535
8111cd58:	94e4b03a 	or	r18,r18,r19
8111cd5c:	d8c00017 	ldw	r3,0(sp)
8111cd60:	9500052e 	bgeu	r18,r20,8111cd78 <__udivdi3+0x28c>
8111cd64:	8ca5883a 	add	r18,r17,r18
8111cd68:	113fffc4 	addi	r4,r2,-1
8111cd6c:	94409736 	bltu	r18,r17,8111cfcc <__udivdi3+0x4e0>
8111cd70:	9500962e 	bgeu	r18,r20,8111cfcc <__udivdi3+0x4e0>
8111cd74:	10bfff84 	addi	r2,r2,-2
8111cd78:	b00c943a 	slli	r6,r22,16
8111cd7c:	3084b03a 	or	r2,r6,r2
8111cd80:	00000206 	br	8111cd8c <__udivdi3+0x2a0>
8111cd84:	0007883a 	mov	r3,zero
8111cd88:	0005883a 	mov	r2,zero
8111cd8c:	dfc00a17 	ldw	ra,40(sp)
8111cd90:	df000917 	ldw	fp,36(sp)
8111cd94:	ddc00817 	ldw	r23,32(sp)
8111cd98:	dd800717 	ldw	r22,28(sp)
8111cd9c:	dd400617 	ldw	r21,24(sp)
8111cda0:	dd000517 	ldw	r20,20(sp)
8111cda4:	dcc00417 	ldw	r19,16(sp)
8111cda8:	dc800317 	ldw	r18,12(sp)
8111cdac:	dc400217 	ldw	r17,8(sp)
8111cdb0:	dc000117 	ldw	r16,4(sp)
8111cdb4:	dec00b04 	addi	sp,sp,44
8111cdb8:	f800283a 	ret
8111cdbc:	00803fc4 	movi	r2,255
8111cdc0:	11c5803a 	cmpltu	r2,r2,r7
8111cdc4:	100490fa 	slli	r2,r2,3
8111cdc8:	003f9e06 	br	8111cc44 <__reset+0xfb0fcc44>
8111cdcc:	00803fc4 	movi	r2,255
8111cdd0:	1445803a 	cmpltu	r2,r2,r17
8111cdd4:	100490fa 	slli	r2,r2,3
8111cdd8:	003fb206 	br	8111cca4 <__reset+0xfb0fcca4>
8111cddc:	00804034 	movhi	r2,256
8111cde0:	10bfffc4 	addi	r2,r2,-1
8111cde4:	11808836 	bltu	r2,r6,8111d008 <__udivdi3+0x51c>
8111cde8:	00800404 	movi	r2,16
8111cdec:	003f5606 	br	8111cb48 <__reset+0xfb0fcb48>
8111cdf0:	30aed83a 	srl	r23,r6,r2
8111cdf4:	3d4e983a 	sll	r7,r7,r21
8111cdf8:	80acd83a 	srl	r22,r16,r2
8111cdfc:	9884d83a 	srl	r2,r19,r2
8111ce00:	3deeb03a 	or	r23,r7,r23
8111ce04:	b824d43a 	srli	r18,r23,16
8111ce08:	8560983a 	sll	r16,r16,r21
8111ce0c:	b009883a 	mov	r4,r22
8111ce10:	900b883a 	mov	r5,r18
8111ce14:	3568983a 	sll	r20,r6,r21
8111ce18:	1420b03a 	or	r16,r2,r16
8111ce1c:	111d6f80 	call	8111d6f8 <__umodsi3>
8111ce20:	b009883a 	mov	r4,r22
8111ce24:	900b883a 	mov	r5,r18
8111ce28:	1023883a 	mov	r17,r2
8111ce2c:	111d6940 	call	8111d694 <__udivsi3>
8111ce30:	8808943a 	slli	r4,r17,16
8111ce34:	bf3fffcc 	andi	fp,r23,65535
8111ce38:	8006d43a 	srli	r3,r16,16
8111ce3c:	e0a3383a 	mul	r17,fp,r2
8111ce40:	100d883a 	mov	r6,r2
8111ce44:	1906b03a 	or	r3,r3,r4
8111ce48:	1c40042e 	bgeu	r3,r17,8111ce5c <__udivdi3+0x370>
8111ce4c:	1dc7883a 	add	r3,r3,r23
8111ce50:	10bfffc4 	addi	r2,r2,-1
8111ce54:	1dc0752e 	bgeu	r3,r23,8111d02c <__udivdi3+0x540>
8111ce58:	100d883a 	mov	r6,r2
8111ce5c:	1c63c83a 	sub	r17,r3,r17
8111ce60:	900b883a 	mov	r5,r18
8111ce64:	8809883a 	mov	r4,r17
8111ce68:	d9800015 	stw	r6,0(sp)
8111ce6c:	111d6f80 	call	8111d6f8 <__umodsi3>
8111ce70:	102d883a 	mov	r22,r2
8111ce74:	8809883a 	mov	r4,r17
8111ce78:	900b883a 	mov	r5,r18
8111ce7c:	111d6940 	call	8111d694 <__udivsi3>
8111ce80:	b02c943a 	slli	r22,r22,16
8111ce84:	e089383a 	mul	r4,fp,r2
8111ce88:	843fffcc 	andi	r16,r16,65535
8111ce8c:	85a0b03a 	or	r16,r16,r22
8111ce90:	d9800017 	ldw	r6,0(sp)
8111ce94:	8100042e 	bgeu	r16,r4,8111cea8 <__udivdi3+0x3bc>
8111ce98:	85e1883a 	add	r16,r16,r23
8111ce9c:	10ffffc4 	addi	r3,r2,-1
8111cea0:	85c05e2e 	bgeu	r16,r23,8111d01c <__udivdi3+0x530>
8111cea4:	1805883a 	mov	r2,r3
8111cea8:	300c943a 	slli	r6,r6,16
8111ceac:	a17fffcc 	andi	r5,r20,65535
8111ceb0:	a028d43a 	srli	r20,r20,16
8111ceb4:	3084b03a 	or	r2,r6,r2
8111ceb8:	10ffffcc 	andi	r3,r2,65535
8111cebc:	100cd43a 	srli	r6,r2,16
8111cec0:	194f383a 	mul	r7,r3,r5
8111cec4:	1d07383a 	mul	r3,r3,r20
8111cec8:	314b383a 	mul	r5,r6,r5
8111cecc:	3810d43a 	srli	r8,r7,16
8111ced0:	8121c83a 	sub	r16,r16,r4
8111ced4:	1947883a 	add	r3,r3,r5
8111ced8:	40c7883a 	add	r3,r8,r3
8111cedc:	350d383a 	mul	r6,r6,r20
8111cee0:	1940022e 	bgeu	r3,r5,8111ceec <__udivdi3+0x400>
8111cee4:	01000074 	movhi	r4,1
8111cee8:	310d883a 	add	r6,r6,r4
8111ceec:	1828d43a 	srli	r20,r3,16
8111cef0:	a18d883a 	add	r6,r20,r6
8111cef4:	81803e36 	bltu	r16,r6,8111cff0 <__udivdi3+0x504>
8111cef8:	81803826 	beq	r16,r6,8111cfdc <__udivdi3+0x4f0>
8111cefc:	0007883a 	mov	r3,zero
8111cf00:	003fa206 	br	8111cd8c <__reset+0xfb0fcd8c>
8111cf04:	88e2983a 	sll	r17,r17,r3
8111cf08:	80a8d83a 	srl	r20,r16,r2
8111cf0c:	80e0983a 	sll	r16,r16,r3
8111cf10:	882ad43a 	srli	r21,r17,16
8111cf14:	9884d83a 	srl	r2,r19,r2
8111cf18:	a009883a 	mov	r4,r20
8111cf1c:	a80b883a 	mov	r5,r21
8111cf20:	142eb03a 	or	r23,r2,r16
8111cf24:	98e4983a 	sll	r18,r19,r3
8111cf28:	111d6f80 	call	8111d6f8 <__umodsi3>
8111cf2c:	a009883a 	mov	r4,r20
8111cf30:	a80b883a 	mov	r5,r21
8111cf34:	1021883a 	mov	r16,r2
8111cf38:	111d6940 	call	8111d694 <__udivsi3>
8111cf3c:	1039883a 	mov	fp,r2
8111cf40:	8d3fffcc 	andi	r20,r17,65535
8111cf44:	8020943a 	slli	r16,r16,16
8111cf48:	b804d43a 	srli	r2,r23,16
8111cf4c:	a72d383a 	mul	r22,r20,fp
8111cf50:	1404b03a 	or	r2,r2,r16
8111cf54:	1580062e 	bgeu	r2,r22,8111cf70 <__udivdi3+0x484>
8111cf58:	1445883a 	add	r2,r2,r17
8111cf5c:	e0ffffc4 	addi	r3,fp,-1
8111cf60:	14403836 	bltu	r2,r17,8111d044 <__udivdi3+0x558>
8111cf64:	1580372e 	bgeu	r2,r22,8111d044 <__udivdi3+0x558>
8111cf68:	e73fff84 	addi	fp,fp,-2
8111cf6c:	1445883a 	add	r2,r2,r17
8111cf70:	15adc83a 	sub	r22,r2,r22
8111cf74:	a80b883a 	mov	r5,r21
8111cf78:	b009883a 	mov	r4,r22
8111cf7c:	111d6f80 	call	8111d6f8 <__umodsi3>
8111cf80:	1027883a 	mov	r19,r2
8111cf84:	b009883a 	mov	r4,r22
8111cf88:	a80b883a 	mov	r5,r21
8111cf8c:	111d6940 	call	8111d694 <__udivsi3>
8111cf90:	9826943a 	slli	r19,r19,16
8111cf94:	a0a1383a 	mul	r16,r20,r2
8111cf98:	b93fffcc 	andi	r4,r23,65535
8111cf9c:	24c8b03a 	or	r4,r4,r19
8111cfa0:	2400062e 	bgeu	r4,r16,8111cfbc <__udivdi3+0x4d0>
8111cfa4:	2449883a 	add	r4,r4,r17
8111cfa8:	10ffffc4 	addi	r3,r2,-1
8111cfac:	24402336 	bltu	r4,r17,8111d03c <__udivdi3+0x550>
8111cfb0:	2400222e 	bgeu	r4,r16,8111d03c <__udivdi3+0x550>
8111cfb4:	10bfff84 	addi	r2,r2,-2
8111cfb8:	2449883a 	add	r4,r4,r17
8111cfbc:	e038943a 	slli	fp,fp,16
8111cfc0:	2421c83a 	sub	r16,r4,r16
8111cfc4:	e086b03a 	or	r3,fp,r2
8111cfc8:	003f4306 	br	8111ccd8 <__reset+0xfb0fccd8>
8111cfcc:	2005883a 	mov	r2,r4
8111cfd0:	003f6906 	br	8111cd78 <__reset+0xfb0fcd78>
8111cfd4:	1805883a 	mov	r2,r3
8111cfd8:	003f0f06 	br	8111cc18 <__reset+0xfb0fcc18>
8111cfdc:	1806943a 	slli	r3,r3,16
8111cfe0:	9d66983a 	sll	r19,r19,r21
8111cfe4:	39ffffcc 	andi	r7,r7,65535
8111cfe8:	19c7883a 	add	r3,r3,r7
8111cfec:	98ffc32e 	bgeu	r19,r3,8111cefc <__reset+0xfb0fcefc>
8111cff0:	10bfffc4 	addi	r2,r2,-1
8111cff4:	003fc106 	br	8111cefc <__reset+0xfb0fcefc>
8111cff8:	00800604 	movi	r2,24
8111cffc:	003f1106 	br	8111cc44 <__reset+0xfb0fcc44>
8111d000:	00800604 	movi	r2,24
8111d004:	003f2706 	br	8111cca4 <__reset+0xfb0fcca4>
8111d008:	00800604 	movi	r2,24
8111d00c:	003ece06 	br	8111cb48 <__reset+0xfb0fcb48>
8111d010:	0007883a 	mov	r3,zero
8111d014:	00800044 	movi	r2,1
8111d018:	003f5c06 	br	8111cd8c <__reset+0xfb0fcd8c>
8111d01c:	813fa12e 	bgeu	r16,r4,8111cea4 <__reset+0xfb0fcea4>
8111d020:	10bfff84 	addi	r2,r2,-2
8111d024:	85e1883a 	add	r16,r16,r23
8111d028:	003f9f06 	br	8111cea8 <__reset+0xfb0fcea8>
8111d02c:	1c7f8a2e 	bgeu	r3,r17,8111ce58 <__reset+0xfb0fce58>
8111d030:	31bfff84 	addi	r6,r6,-2
8111d034:	1dc7883a 	add	r3,r3,r23
8111d038:	003f8806 	br	8111ce5c <__reset+0xfb0fce5c>
8111d03c:	1805883a 	mov	r2,r3
8111d040:	003fde06 	br	8111cfbc <__reset+0xfb0fcfbc>
8111d044:	1839883a 	mov	fp,r3
8111d048:	003fc906 	br	8111cf70 <__reset+0xfb0fcf70>
8111d04c:	b5bfff84 	addi	r22,r22,-2
8111d050:	2449883a 	add	r4,r4,r17
8111d054:	003f3406 	br	8111cd28 <__reset+0xfb0fcd28>
8111d058:	b5bfff84 	addi	r22,r22,-2
8111d05c:	1445883a 	add	r2,r2,r17
8111d060:	003edb06 	br	8111cbd0 <__reset+0xfb0fcbd0>

8111d064 <__umoddi3>:
8111d064:	defff404 	addi	sp,sp,-48
8111d068:	df000a15 	stw	fp,40(sp)
8111d06c:	dc400315 	stw	r17,12(sp)
8111d070:	dc000215 	stw	r16,8(sp)
8111d074:	dfc00b15 	stw	ra,44(sp)
8111d078:	ddc00915 	stw	r23,36(sp)
8111d07c:	dd800815 	stw	r22,32(sp)
8111d080:	dd400715 	stw	r21,28(sp)
8111d084:	dd000615 	stw	r20,24(sp)
8111d088:	dcc00515 	stw	r19,20(sp)
8111d08c:	dc800415 	stw	r18,16(sp)
8111d090:	2021883a 	mov	r16,r4
8111d094:	2823883a 	mov	r17,r5
8111d098:	2839883a 	mov	fp,r5
8111d09c:	38003c1e 	bne	r7,zero,8111d190 <__umoddi3+0x12c>
8111d0a0:	3027883a 	mov	r19,r6
8111d0a4:	2029883a 	mov	r20,r4
8111d0a8:	2980512e 	bgeu	r5,r6,8111d1f0 <__umoddi3+0x18c>
8111d0ac:	00bfffd4 	movui	r2,65535
8111d0b0:	11809a36 	bltu	r2,r6,8111d31c <__umoddi3+0x2b8>
8111d0b4:	01003fc4 	movi	r4,255
8111d0b8:	2189803a 	cmpltu	r4,r4,r6
8111d0bc:	200890fa 	slli	r4,r4,3
8111d0c0:	3104d83a 	srl	r2,r6,r4
8111d0c4:	00e044b4 	movhi	r3,33042
8111d0c8:	18d78a04 	addi	r3,r3,24104
8111d0cc:	1885883a 	add	r2,r3,r2
8111d0d0:	10c00003 	ldbu	r3,0(r2)
8111d0d4:	00800804 	movi	r2,32
8111d0d8:	1909883a 	add	r4,r3,r4
8111d0dc:	1125c83a 	sub	r18,r2,r4
8111d0e0:	90000526 	beq	r18,zero,8111d0f8 <__umoddi3+0x94>
8111d0e4:	8ca2983a 	sll	r17,r17,r18
8111d0e8:	8108d83a 	srl	r4,r16,r4
8111d0ec:	34a6983a 	sll	r19,r6,r18
8111d0f0:	84a8983a 	sll	r20,r16,r18
8111d0f4:	2478b03a 	or	fp,r4,r17
8111d0f8:	982ed43a 	srli	r23,r19,16
8111d0fc:	e009883a 	mov	r4,fp
8111d100:	9dbfffcc 	andi	r22,r19,65535
8111d104:	b80b883a 	mov	r5,r23
8111d108:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d10c:	e009883a 	mov	r4,fp
8111d110:	b80b883a 	mov	r5,r23
8111d114:	102b883a 	mov	r21,r2
8111d118:	111d6940 	call	8111d694 <__udivsi3>
8111d11c:	a806943a 	slli	r3,r21,16
8111d120:	a008d43a 	srli	r4,r20,16
8111d124:	b085383a 	mul	r2,r22,r2
8111d128:	20c8b03a 	or	r4,r4,r3
8111d12c:	2080032e 	bgeu	r4,r2,8111d13c <__umoddi3+0xd8>
8111d130:	24c9883a 	add	r4,r4,r19
8111d134:	24c00136 	bltu	r4,r19,8111d13c <__umoddi3+0xd8>
8111d138:	20811036 	bltu	r4,r2,8111d57c <__umoddi3+0x518>
8111d13c:	20abc83a 	sub	r21,r4,r2
8111d140:	b80b883a 	mov	r5,r23
8111d144:	a809883a 	mov	r4,r21
8111d148:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d14c:	1023883a 	mov	r17,r2
8111d150:	b80b883a 	mov	r5,r23
8111d154:	a809883a 	mov	r4,r21
8111d158:	111d6940 	call	8111d694 <__udivsi3>
8111d15c:	8822943a 	slli	r17,r17,16
8111d160:	b085383a 	mul	r2,r22,r2
8111d164:	a0ffffcc 	andi	r3,r20,65535
8111d168:	1c46b03a 	or	r3,r3,r17
8111d16c:	1880042e 	bgeu	r3,r2,8111d180 <__umoddi3+0x11c>
8111d170:	1cc7883a 	add	r3,r3,r19
8111d174:	1cc00236 	bltu	r3,r19,8111d180 <__umoddi3+0x11c>
8111d178:	1880012e 	bgeu	r3,r2,8111d180 <__umoddi3+0x11c>
8111d17c:	1cc7883a 	add	r3,r3,r19
8111d180:	1885c83a 	sub	r2,r3,r2
8111d184:	1484d83a 	srl	r2,r2,r18
8111d188:	0007883a 	mov	r3,zero
8111d18c:	00004f06 	br	8111d2cc <__umoddi3+0x268>
8111d190:	29c04c36 	bltu	r5,r7,8111d2c4 <__umoddi3+0x260>
8111d194:	00bfffd4 	movui	r2,65535
8111d198:	11c0582e 	bgeu	r2,r7,8111d2fc <__umoddi3+0x298>
8111d19c:	00804034 	movhi	r2,256
8111d1a0:	10bfffc4 	addi	r2,r2,-1
8111d1a4:	11c0e736 	bltu	r2,r7,8111d544 <__umoddi3+0x4e0>
8111d1a8:	01000404 	movi	r4,16
8111d1ac:	3904d83a 	srl	r2,r7,r4
8111d1b0:	00e044b4 	movhi	r3,33042
8111d1b4:	18d78a04 	addi	r3,r3,24104
8111d1b8:	1885883a 	add	r2,r3,r2
8111d1bc:	14c00003 	ldbu	r19,0(r2)
8111d1c0:	00c00804 	movi	r3,32
8111d1c4:	9927883a 	add	r19,r19,r4
8111d1c8:	1ce9c83a 	sub	r20,r3,r19
8111d1cc:	a000581e 	bne	r20,zero,8111d330 <__umoddi3+0x2cc>
8111d1d0:	3c400136 	bltu	r7,r17,8111d1d8 <__umoddi3+0x174>
8111d1d4:	8180eb36 	bltu	r16,r6,8111d584 <__umoddi3+0x520>
8111d1d8:	8185c83a 	sub	r2,r16,r6
8111d1dc:	89e3c83a 	sub	r17,r17,r7
8111d1e0:	8089803a 	cmpltu	r4,r16,r2
8111d1e4:	8939c83a 	sub	fp,r17,r4
8111d1e8:	e007883a 	mov	r3,fp
8111d1ec:	00003706 	br	8111d2cc <__umoddi3+0x268>
8111d1f0:	3000041e 	bne	r6,zero,8111d204 <__umoddi3+0x1a0>
8111d1f4:	000b883a 	mov	r5,zero
8111d1f8:	01000044 	movi	r4,1
8111d1fc:	111d6940 	call	8111d694 <__udivsi3>
8111d200:	1027883a 	mov	r19,r2
8111d204:	00bfffd4 	movui	r2,65535
8111d208:	14c0402e 	bgeu	r2,r19,8111d30c <__umoddi3+0x2a8>
8111d20c:	00804034 	movhi	r2,256
8111d210:	10bfffc4 	addi	r2,r2,-1
8111d214:	14c0cd36 	bltu	r2,r19,8111d54c <__umoddi3+0x4e8>
8111d218:	00800404 	movi	r2,16
8111d21c:	9886d83a 	srl	r3,r19,r2
8111d220:	012044b4 	movhi	r4,33042
8111d224:	21178a04 	addi	r4,r4,24104
8111d228:	20c7883a 	add	r3,r4,r3
8111d22c:	18c00003 	ldbu	r3,0(r3)
8111d230:	1887883a 	add	r3,r3,r2
8111d234:	00800804 	movi	r2,32
8111d238:	10e5c83a 	sub	r18,r2,r3
8111d23c:	9000901e 	bne	r18,zero,8111d480 <__umoddi3+0x41c>
8111d240:	982cd43a 	srli	r22,r19,16
8111d244:	8ce3c83a 	sub	r17,r17,r19
8111d248:	9d7fffcc 	andi	r21,r19,65535
8111d24c:	b00b883a 	mov	r5,r22
8111d250:	8809883a 	mov	r4,r17
8111d254:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d258:	8809883a 	mov	r4,r17
8111d25c:	b00b883a 	mov	r5,r22
8111d260:	1021883a 	mov	r16,r2
8111d264:	111d6940 	call	8111d694 <__udivsi3>
8111d268:	8006943a 	slli	r3,r16,16
8111d26c:	a008d43a 	srli	r4,r20,16
8111d270:	1545383a 	mul	r2,r2,r21
8111d274:	20c8b03a 	or	r4,r4,r3
8111d278:	2080042e 	bgeu	r4,r2,8111d28c <__umoddi3+0x228>
8111d27c:	24c9883a 	add	r4,r4,r19
8111d280:	24c00236 	bltu	r4,r19,8111d28c <__umoddi3+0x228>
8111d284:	2080012e 	bgeu	r4,r2,8111d28c <__umoddi3+0x228>
8111d288:	24c9883a 	add	r4,r4,r19
8111d28c:	20a1c83a 	sub	r16,r4,r2
8111d290:	b00b883a 	mov	r5,r22
8111d294:	8009883a 	mov	r4,r16
8111d298:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d29c:	1023883a 	mov	r17,r2
8111d2a0:	b00b883a 	mov	r5,r22
8111d2a4:	8009883a 	mov	r4,r16
8111d2a8:	111d6940 	call	8111d694 <__udivsi3>
8111d2ac:	8822943a 	slli	r17,r17,16
8111d2b0:	1545383a 	mul	r2,r2,r21
8111d2b4:	a53fffcc 	andi	r20,r20,65535
8111d2b8:	a446b03a 	or	r3,r20,r17
8111d2bc:	18bfb02e 	bgeu	r3,r2,8111d180 <__reset+0xfb0fd180>
8111d2c0:	003fab06 	br	8111d170 <__reset+0xfb0fd170>
8111d2c4:	2005883a 	mov	r2,r4
8111d2c8:	2807883a 	mov	r3,r5
8111d2cc:	dfc00b17 	ldw	ra,44(sp)
8111d2d0:	df000a17 	ldw	fp,40(sp)
8111d2d4:	ddc00917 	ldw	r23,36(sp)
8111d2d8:	dd800817 	ldw	r22,32(sp)
8111d2dc:	dd400717 	ldw	r21,28(sp)
8111d2e0:	dd000617 	ldw	r20,24(sp)
8111d2e4:	dcc00517 	ldw	r19,20(sp)
8111d2e8:	dc800417 	ldw	r18,16(sp)
8111d2ec:	dc400317 	ldw	r17,12(sp)
8111d2f0:	dc000217 	ldw	r16,8(sp)
8111d2f4:	dec00c04 	addi	sp,sp,48
8111d2f8:	f800283a 	ret
8111d2fc:	04c03fc4 	movi	r19,255
8111d300:	99c9803a 	cmpltu	r4,r19,r7
8111d304:	200890fa 	slli	r4,r4,3
8111d308:	003fa806 	br	8111d1ac <__reset+0xfb0fd1ac>
8111d30c:	00803fc4 	movi	r2,255
8111d310:	14c5803a 	cmpltu	r2,r2,r19
8111d314:	100490fa 	slli	r2,r2,3
8111d318:	003fc006 	br	8111d21c <__reset+0xfb0fd21c>
8111d31c:	00804034 	movhi	r2,256
8111d320:	10bfffc4 	addi	r2,r2,-1
8111d324:	11808b36 	bltu	r2,r6,8111d554 <__umoddi3+0x4f0>
8111d328:	01000404 	movi	r4,16
8111d32c:	003f6406 	br	8111d0c0 <__reset+0xfb0fd0c0>
8111d330:	34c4d83a 	srl	r2,r6,r19
8111d334:	3d0e983a 	sll	r7,r7,r20
8111d338:	8cf8d83a 	srl	fp,r17,r19
8111d33c:	8d10983a 	sll	r8,r17,r20
8111d340:	38aab03a 	or	r21,r7,r2
8111d344:	a82cd43a 	srli	r22,r21,16
8111d348:	84e2d83a 	srl	r17,r16,r19
8111d34c:	e009883a 	mov	r4,fp
8111d350:	b00b883a 	mov	r5,r22
8111d354:	8a22b03a 	or	r17,r17,r8
8111d358:	3524983a 	sll	r18,r6,r20
8111d35c:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d360:	e009883a 	mov	r4,fp
8111d364:	b00b883a 	mov	r5,r22
8111d368:	102f883a 	mov	r23,r2
8111d36c:	111d6940 	call	8111d694 <__udivsi3>
8111d370:	100d883a 	mov	r6,r2
8111d374:	b808943a 	slli	r4,r23,16
8111d378:	aa3fffcc 	andi	r8,r21,65535
8111d37c:	8804d43a 	srli	r2,r17,16
8111d380:	41af383a 	mul	r23,r8,r6
8111d384:	8520983a 	sll	r16,r16,r20
8111d388:	1104b03a 	or	r2,r2,r4
8111d38c:	15c0042e 	bgeu	r2,r23,8111d3a0 <__umoddi3+0x33c>
8111d390:	1545883a 	add	r2,r2,r21
8111d394:	30ffffc4 	addi	r3,r6,-1
8111d398:	1540742e 	bgeu	r2,r21,8111d56c <__umoddi3+0x508>
8111d39c:	180d883a 	mov	r6,r3
8111d3a0:	15efc83a 	sub	r23,r2,r23
8111d3a4:	b00b883a 	mov	r5,r22
8111d3a8:	b809883a 	mov	r4,r23
8111d3ac:	d9800115 	stw	r6,4(sp)
8111d3b0:	da000015 	stw	r8,0(sp)
8111d3b4:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d3b8:	b00b883a 	mov	r5,r22
8111d3bc:	b809883a 	mov	r4,r23
8111d3c0:	1039883a 	mov	fp,r2
8111d3c4:	111d6940 	call	8111d694 <__udivsi3>
8111d3c8:	da000017 	ldw	r8,0(sp)
8111d3cc:	e038943a 	slli	fp,fp,16
8111d3d0:	100b883a 	mov	r5,r2
8111d3d4:	4089383a 	mul	r4,r8,r2
8111d3d8:	8a3fffcc 	andi	r8,r17,65535
8111d3dc:	4710b03a 	or	r8,r8,fp
8111d3e0:	d9800117 	ldw	r6,4(sp)
8111d3e4:	4100042e 	bgeu	r8,r4,8111d3f8 <__umoddi3+0x394>
8111d3e8:	4551883a 	add	r8,r8,r21
8111d3ec:	10bfffc4 	addi	r2,r2,-1
8111d3f0:	45405a2e 	bgeu	r8,r21,8111d55c <__umoddi3+0x4f8>
8111d3f4:	100b883a 	mov	r5,r2
8111d3f8:	300c943a 	slli	r6,r6,16
8111d3fc:	91ffffcc 	andi	r7,r18,65535
8111d400:	9004d43a 	srli	r2,r18,16
8111d404:	314cb03a 	or	r6,r6,r5
8111d408:	317fffcc 	andi	r5,r6,65535
8111d40c:	300cd43a 	srli	r6,r6,16
8111d410:	29d3383a 	mul	r9,r5,r7
8111d414:	288b383a 	mul	r5,r5,r2
8111d418:	31cf383a 	mul	r7,r6,r7
8111d41c:	4806d43a 	srli	r3,r9,16
8111d420:	4111c83a 	sub	r8,r8,r4
8111d424:	29cb883a 	add	r5,r5,r7
8111d428:	194b883a 	add	r5,r3,r5
8111d42c:	3085383a 	mul	r2,r6,r2
8111d430:	29c0022e 	bgeu	r5,r7,8111d43c <__umoddi3+0x3d8>
8111d434:	00c00074 	movhi	r3,1
8111d438:	10c5883a 	add	r2,r2,r3
8111d43c:	2808d43a 	srli	r4,r5,16
8111d440:	280a943a 	slli	r5,r5,16
8111d444:	4a7fffcc 	andi	r9,r9,65535
8111d448:	2085883a 	add	r2,r4,r2
8111d44c:	2a4b883a 	add	r5,r5,r9
8111d450:	40803636 	bltu	r8,r2,8111d52c <__umoddi3+0x4c8>
8111d454:	40804d26 	beq	r8,r2,8111d58c <__umoddi3+0x528>
8111d458:	4089c83a 	sub	r4,r8,r2
8111d45c:	280f883a 	mov	r7,r5
8111d460:	81cfc83a 	sub	r7,r16,r7
8111d464:	81c7803a 	cmpltu	r3,r16,r7
8111d468:	20c7c83a 	sub	r3,r4,r3
8111d46c:	1cc4983a 	sll	r2,r3,r19
8111d470:	3d0ed83a 	srl	r7,r7,r20
8111d474:	1d06d83a 	srl	r3,r3,r20
8111d478:	11c4b03a 	or	r2,r2,r7
8111d47c:	003f9306 	br	8111d2cc <__reset+0xfb0fd2cc>
8111d480:	9ca6983a 	sll	r19,r19,r18
8111d484:	88e8d83a 	srl	r20,r17,r3
8111d488:	80c4d83a 	srl	r2,r16,r3
8111d48c:	982cd43a 	srli	r22,r19,16
8111d490:	8ca2983a 	sll	r17,r17,r18
8111d494:	a009883a 	mov	r4,r20
8111d498:	b00b883a 	mov	r5,r22
8111d49c:	1478b03a 	or	fp,r2,r17
8111d4a0:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d4a4:	a009883a 	mov	r4,r20
8111d4a8:	b00b883a 	mov	r5,r22
8111d4ac:	1023883a 	mov	r17,r2
8111d4b0:	111d6940 	call	8111d694 <__udivsi3>
8111d4b4:	9d7fffcc 	andi	r21,r19,65535
8111d4b8:	880a943a 	slli	r5,r17,16
8111d4bc:	e008d43a 	srli	r4,fp,16
8111d4c0:	a885383a 	mul	r2,r21,r2
8111d4c4:	84a8983a 	sll	r20,r16,r18
8111d4c8:	2148b03a 	or	r4,r4,r5
8111d4cc:	2080042e 	bgeu	r4,r2,8111d4e0 <__umoddi3+0x47c>
8111d4d0:	24c9883a 	add	r4,r4,r19
8111d4d4:	24c00236 	bltu	r4,r19,8111d4e0 <__umoddi3+0x47c>
8111d4d8:	2080012e 	bgeu	r4,r2,8111d4e0 <__umoddi3+0x47c>
8111d4dc:	24c9883a 	add	r4,r4,r19
8111d4e0:	20a3c83a 	sub	r17,r4,r2
8111d4e4:	b00b883a 	mov	r5,r22
8111d4e8:	8809883a 	mov	r4,r17
8111d4ec:	111d6f80 	call	8111d6f8 <__umodsi3>
8111d4f0:	102f883a 	mov	r23,r2
8111d4f4:	8809883a 	mov	r4,r17
8111d4f8:	b00b883a 	mov	r5,r22
8111d4fc:	111d6940 	call	8111d694 <__udivsi3>
8111d500:	b82e943a 	slli	r23,r23,16
8111d504:	a885383a 	mul	r2,r21,r2
8111d508:	e13fffcc 	andi	r4,fp,65535
8111d50c:	25c8b03a 	or	r4,r4,r23
8111d510:	2080042e 	bgeu	r4,r2,8111d524 <__umoddi3+0x4c0>
8111d514:	24c9883a 	add	r4,r4,r19
8111d518:	24c00236 	bltu	r4,r19,8111d524 <__umoddi3+0x4c0>
8111d51c:	2080012e 	bgeu	r4,r2,8111d524 <__umoddi3+0x4c0>
8111d520:	24c9883a 	add	r4,r4,r19
8111d524:	20a3c83a 	sub	r17,r4,r2
8111d528:	003f4806 	br	8111d24c <__reset+0xfb0fd24c>
8111d52c:	2c8fc83a 	sub	r7,r5,r18
8111d530:	1545c83a 	sub	r2,r2,r21
8111d534:	29cb803a 	cmpltu	r5,r5,r7
8111d538:	1145c83a 	sub	r2,r2,r5
8111d53c:	4089c83a 	sub	r4,r8,r2
8111d540:	003fc706 	br	8111d460 <__reset+0xfb0fd460>
8111d544:	01000604 	movi	r4,24
8111d548:	003f1806 	br	8111d1ac <__reset+0xfb0fd1ac>
8111d54c:	00800604 	movi	r2,24
8111d550:	003f3206 	br	8111d21c <__reset+0xfb0fd21c>
8111d554:	01000604 	movi	r4,24
8111d558:	003ed906 	br	8111d0c0 <__reset+0xfb0fd0c0>
8111d55c:	413fa52e 	bgeu	r8,r4,8111d3f4 <__reset+0xfb0fd3f4>
8111d560:	297fff84 	addi	r5,r5,-2
8111d564:	4551883a 	add	r8,r8,r21
8111d568:	003fa306 	br	8111d3f8 <__reset+0xfb0fd3f8>
8111d56c:	15ff8b2e 	bgeu	r2,r23,8111d39c <__reset+0xfb0fd39c>
8111d570:	31bfff84 	addi	r6,r6,-2
8111d574:	1545883a 	add	r2,r2,r21
8111d578:	003f8906 	br	8111d3a0 <__reset+0xfb0fd3a0>
8111d57c:	24c9883a 	add	r4,r4,r19
8111d580:	003eee06 	br	8111d13c <__reset+0xfb0fd13c>
8111d584:	8005883a 	mov	r2,r16
8111d588:	003f1706 	br	8111d1e8 <__reset+0xfb0fd1e8>
8111d58c:	817fe736 	bltu	r16,r5,8111d52c <__reset+0xfb0fd52c>
8111d590:	280f883a 	mov	r7,r5
8111d594:	0009883a 	mov	r4,zero
8111d598:	003fb106 	br	8111d460 <__reset+0xfb0fd460>

8111d59c <__divsi3>:
8111d59c:	20001b16 	blt	r4,zero,8111d60c <__divsi3+0x70>
8111d5a0:	000f883a 	mov	r7,zero
8111d5a4:	28001616 	blt	r5,zero,8111d600 <__divsi3+0x64>
8111d5a8:	200d883a 	mov	r6,r4
8111d5ac:	29001a2e 	bgeu	r5,r4,8111d618 <__divsi3+0x7c>
8111d5b0:	00800804 	movi	r2,32
8111d5b4:	00c00044 	movi	r3,1
8111d5b8:	00000106 	br	8111d5c0 <__divsi3+0x24>
8111d5bc:	10000d26 	beq	r2,zero,8111d5f4 <__divsi3+0x58>
8111d5c0:	294b883a 	add	r5,r5,r5
8111d5c4:	10bfffc4 	addi	r2,r2,-1
8111d5c8:	18c7883a 	add	r3,r3,r3
8111d5cc:	293ffb36 	bltu	r5,r4,8111d5bc <__reset+0xfb0fd5bc>
8111d5d0:	0005883a 	mov	r2,zero
8111d5d4:	18000726 	beq	r3,zero,8111d5f4 <__divsi3+0x58>
8111d5d8:	0005883a 	mov	r2,zero
8111d5dc:	31400236 	bltu	r6,r5,8111d5e8 <__divsi3+0x4c>
8111d5e0:	314dc83a 	sub	r6,r6,r5
8111d5e4:	10c4b03a 	or	r2,r2,r3
8111d5e8:	1806d07a 	srli	r3,r3,1
8111d5ec:	280ad07a 	srli	r5,r5,1
8111d5f0:	183ffa1e 	bne	r3,zero,8111d5dc <__reset+0xfb0fd5dc>
8111d5f4:	38000126 	beq	r7,zero,8111d5fc <__divsi3+0x60>
8111d5f8:	0085c83a 	sub	r2,zero,r2
8111d5fc:	f800283a 	ret
8111d600:	014bc83a 	sub	r5,zero,r5
8111d604:	39c0005c 	xori	r7,r7,1
8111d608:	003fe706 	br	8111d5a8 <__reset+0xfb0fd5a8>
8111d60c:	0109c83a 	sub	r4,zero,r4
8111d610:	01c00044 	movi	r7,1
8111d614:	003fe306 	br	8111d5a4 <__reset+0xfb0fd5a4>
8111d618:	00c00044 	movi	r3,1
8111d61c:	003fee06 	br	8111d5d8 <__reset+0xfb0fd5d8>

8111d620 <__modsi3>:
8111d620:	20001716 	blt	r4,zero,8111d680 <__modsi3+0x60>
8111d624:	000f883a 	mov	r7,zero
8111d628:	2005883a 	mov	r2,r4
8111d62c:	28001216 	blt	r5,zero,8111d678 <__modsi3+0x58>
8111d630:	2900162e 	bgeu	r5,r4,8111d68c <__modsi3+0x6c>
8111d634:	01800804 	movi	r6,32
8111d638:	00c00044 	movi	r3,1
8111d63c:	00000106 	br	8111d644 <__modsi3+0x24>
8111d640:	30000a26 	beq	r6,zero,8111d66c <__modsi3+0x4c>
8111d644:	294b883a 	add	r5,r5,r5
8111d648:	31bfffc4 	addi	r6,r6,-1
8111d64c:	18c7883a 	add	r3,r3,r3
8111d650:	293ffb36 	bltu	r5,r4,8111d640 <__reset+0xfb0fd640>
8111d654:	18000526 	beq	r3,zero,8111d66c <__modsi3+0x4c>
8111d658:	1806d07a 	srli	r3,r3,1
8111d65c:	11400136 	bltu	r2,r5,8111d664 <__modsi3+0x44>
8111d660:	1145c83a 	sub	r2,r2,r5
8111d664:	280ad07a 	srli	r5,r5,1
8111d668:	183ffb1e 	bne	r3,zero,8111d658 <__reset+0xfb0fd658>
8111d66c:	38000126 	beq	r7,zero,8111d674 <__modsi3+0x54>
8111d670:	0085c83a 	sub	r2,zero,r2
8111d674:	f800283a 	ret
8111d678:	014bc83a 	sub	r5,zero,r5
8111d67c:	003fec06 	br	8111d630 <__reset+0xfb0fd630>
8111d680:	0109c83a 	sub	r4,zero,r4
8111d684:	01c00044 	movi	r7,1
8111d688:	003fe706 	br	8111d628 <__reset+0xfb0fd628>
8111d68c:	00c00044 	movi	r3,1
8111d690:	003ff106 	br	8111d658 <__reset+0xfb0fd658>

8111d694 <__udivsi3>:
8111d694:	200d883a 	mov	r6,r4
8111d698:	2900152e 	bgeu	r5,r4,8111d6f0 <__udivsi3+0x5c>
8111d69c:	28001416 	blt	r5,zero,8111d6f0 <__udivsi3+0x5c>
8111d6a0:	00800804 	movi	r2,32
8111d6a4:	00c00044 	movi	r3,1
8111d6a8:	00000206 	br	8111d6b4 <__udivsi3+0x20>
8111d6ac:	10000e26 	beq	r2,zero,8111d6e8 <__udivsi3+0x54>
8111d6b0:	28000516 	blt	r5,zero,8111d6c8 <__udivsi3+0x34>
8111d6b4:	294b883a 	add	r5,r5,r5
8111d6b8:	10bfffc4 	addi	r2,r2,-1
8111d6bc:	18c7883a 	add	r3,r3,r3
8111d6c0:	293ffa36 	bltu	r5,r4,8111d6ac <__reset+0xfb0fd6ac>
8111d6c4:	18000826 	beq	r3,zero,8111d6e8 <__udivsi3+0x54>
8111d6c8:	0005883a 	mov	r2,zero
8111d6cc:	31400236 	bltu	r6,r5,8111d6d8 <__udivsi3+0x44>
8111d6d0:	314dc83a 	sub	r6,r6,r5
8111d6d4:	10c4b03a 	or	r2,r2,r3
8111d6d8:	1806d07a 	srli	r3,r3,1
8111d6dc:	280ad07a 	srli	r5,r5,1
8111d6e0:	183ffa1e 	bne	r3,zero,8111d6cc <__reset+0xfb0fd6cc>
8111d6e4:	f800283a 	ret
8111d6e8:	0005883a 	mov	r2,zero
8111d6ec:	f800283a 	ret
8111d6f0:	00c00044 	movi	r3,1
8111d6f4:	003ff406 	br	8111d6c8 <__reset+0xfb0fd6c8>

8111d6f8 <__umodsi3>:
8111d6f8:	2005883a 	mov	r2,r4
8111d6fc:	2900122e 	bgeu	r5,r4,8111d748 <__umodsi3+0x50>
8111d700:	28001116 	blt	r5,zero,8111d748 <__umodsi3+0x50>
8111d704:	01800804 	movi	r6,32
8111d708:	00c00044 	movi	r3,1
8111d70c:	00000206 	br	8111d718 <__umodsi3+0x20>
8111d710:	30000c26 	beq	r6,zero,8111d744 <__umodsi3+0x4c>
8111d714:	28000516 	blt	r5,zero,8111d72c <__umodsi3+0x34>
8111d718:	294b883a 	add	r5,r5,r5
8111d71c:	31bfffc4 	addi	r6,r6,-1
8111d720:	18c7883a 	add	r3,r3,r3
8111d724:	293ffa36 	bltu	r5,r4,8111d710 <__reset+0xfb0fd710>
8111d728:	18000626 	beq	r3,zero,8111d744 <__umodsi3+0x4c>
8111d72c:	1806d07a 	srli	r3,r3,1
8111d730:	11400136 	bltu	r2,r5,8111d738 <__umodsi3+0x40>
8111d734:	1145c83a 	sub	r2,r2,r5
8111d738:	280ad07a 	srli	r5,r5,1
8111d73c:	183ffb1e 	bne	r3,zero,8111d72c <__reset+0xfb0fd72c>
8111d740:	f800283a 	ret
8111d744:	f800283a 	ret
8111d748:	00c00044 	movi	r3,1
8111d74c:	003ff706 	br	8111d72c <__reset+0xfb0fd72c>

8111d750 <__adddf3>:
8111d750:	02c00434 	movhi	r11,16
8111d754:	5affffc4 	addi	r11,r11,-1
8111d758:	2806d7fa 	srli	r3,r5,31
8111d75c:	2ad4703a 	and	r10,r5,r11
8111d760:	3ad2703a 	and	r9,r7,r11
8111d764:	3804d53a 	srli	r2,r7,20
8111d768:	3018d77a 	srli	r12,r6,29
8111d76c:	280ad53a 	srli	r5,r5,20
8111d770:	501490fa 	slli	r10,r10,3
8111d774:	2010d77a 	srli	r8,r4,29
8111d778:	481290fa 	slli	r9,r9,3
8111d77c:	380ed7fa 	srli	r7,r7,31
8111d780:	defffb04 	addi	sp,sp,-20
8111d784:	dc800215 	stw	r18,8(sp)
8111d788:	dc400115 	stw	r17,4(sp)
8111d78c:	dc000015 	stw	r16,0(sp)
8111d790:	dfc00415 	stw	ra,16(sp)
8111d794:	dcc00315 	stw	r19,12(sp)
8111d798:	1c803fcc 	andi	r18,r3,255
8111d79c:	2c01ffcc 	andi	r16,r5,2047
8111d7a0:	5210b03a 	or	r8,r10,r8
8111d7a4:	202290fa 	slli	r17,r4,3
8111d7a8:	1081ffcc 	andi	r2,r2,2047
8111d7ac:	4b12b03a 	or	r9,r9,r12
8111d7b0:	300c90fa 	slli	r6,r6,3
8111d7b4:	91c07526 	beq	r18,r7,8111d98c <__adddf3+0x23c>
8111d7b8:	8087c83a 	sub	r3,r16,r2
8111d7bc:	00c0ab0e 	bge	zero,r3,8111da6c <__adddf3+0x31c>
8111d7c0:	10002a1e 	bne	r2,zero,8111d86c <__adddf3+0x11c>
8111d7c4:	4984b03a 	or	r2,r9,r6
8111d7c8:	1000961e 	bne	r2,zero,8111da24 <__adddf3+0x2d4>
8111d7cc:	888001cc 	andi	r2,r17,7
8111d7d0:	10000726 	beq	r2,zero,8111d7f0 <__adddf3+0xa0>
8111d7d4:	888003cc 	andi	r2,r17,15
8111d7d8:	00c00104 	movi	r3,4
8111d7dc:	10c00426 	beq	r2,r3,8111d7f0 <__adddf3+0xa0>
8111d7e0:	88c7883a 	add	r3,r17,r3
8111d7e4:	1c63803a 	cmpltu	r17,r3,r17
8111d7e8:	4451883a 	add	r8,r8,r17
8111d7ec:	1823883a 	mov	r17,r3
8111d7f0:	4080202c 	andhi	r2,r8,128
8111d7f4:	10005926 	beq	r2,zero,8111d95c <__adddf3+0x20c>
8111d7f8:	84000044 	addi	r16,r16,1
8111d7fc:	0081ffc4 	movi	r2,2047
8111d800:	8080ba26 	beq	r16,r2,8111daec <__adddf3+0x39c>
8111d804:	00bfe034 	movhi	r2,65408
8111d808:	10bfffc4 	addi	r2,r2,-1
8111d80c:	4090703a 	and	r8,r8,r2
8111d810:	4004977a 	slli	r2,r8,29
8111d814:	4010927a 	slli	r8,r8,9
8111d818:	8822d0fa 	srli	r17,r17,3
8111d81c:	8401ffcc 	andi	r16,r16,2047
8111d820:	4010d33a 	srli	r8,r8,12
8111d824:	9007883a 	mov	r3,r18
8111d828:	1444b03a 	or	r2,r2,r17
8111d82c:	8401ffcc 	andi	r16,r16,2047
8111d830:	8020953a 	slli	r16,r16,20
8111d834:	18c03fcc 	andi	r3,r3,255
8111d838:	01000434 	movhi	r4,16
8111d83c:	213fffc4 	addi	r4,r4,-1
8111d840:	180697fa 	slli	r3,r3,31
8111d844:	4110703a 	and	r8,r8,r4
8111d848:	4410b03a 	or	r8,r8,r16
8111d84c:	40c6b03a 	or	r3,r8,r3
8111d850:	dfc00417 	ldw	ra,16(sp)
8111d854:	dcc00317 	ldw	r19,12(sp)
8111d858:	dc800217 	ldw	r18,8(sp)
8111d85c:	dc400117 	ldw	r17,4(sp)
8111d860:	dc000017 	ldw	r16,0(sp)
8111d864:	dec00504 	addi	sp,sp,20
8111d868:	f800283a 	ret
8111d86c:	0081ffc4 	movi	r2,2047
8111d870:	80bfd626 	beq	r16,r2,8111d7cc <__reset+0xfb0fd7cc>
8111d874:	4a402034 	orhi	r9,r9,128
8111d878:	00800e04 	movi	r2,56
8111d87c:	10c09f16 	blt	r2,r3,8111dafc <__adddf3+0x3ac>
8111d880:	008007c4 	movi	r2,31
8111d884:	10c0c216 	blt	r2,r3,8111db90 <__adddf3+0x440>
8111d888:	00800804 	movi	r2,32
8111d88c:	10c5c83a 	sub	r2,r2,r3
8111d890:	488a983a 	sll	r5,r9,r2
8111d894:	30c8d83a 	srl	r4,r6,r3
8111d898:	3084983a 	sll	r2,r6,r2
8111d89c:	48c6d83a 	srl	r3,r9,r3
8111d8a0:	290cb03a 	or	r6,r5,r4
8111d8a4:	1004c03a 	cmpne	r2,r2,zero
8111d8a8:	308cb03a 	or	r6,r6,r2
8111d8ac:	898dc83a 	sub	r6,r17,r6
8111d8b0:	89a3803a 	cmpltu	r17,r17,r6
8111d8b4:	40d1c83a 	sub	r8,r8,r3
8111d8b8:	4451c83a 	sub	r8,r8,r17
8111d8bc:	3023883a 	mov	r17,r6
8111d8c0:	4080202c 	andhi	r2,r8,128
8111d8c4:	10002326 	beq	r2,zero,8111d954 <__adddf3+0x204>
8111d8c8:	04c02034 	movhi	r19,128
8111d8cc:	9cffffc4 	addi	r19,r19,-1
8111d8d0:	44e6703a 	and	r19,r8,r19
8111d8d4:	98007626 	beq	r19,zero,8111dab0 <__adddf3+0x360>
8111d8d8:	9809883a 	mov	r4,r19
8111d8dc:	110f3780 	call	8110f378 <__clzsi2>
8111d8e0:	10fffe04 	addi	r3,r2,-8
8111d8e4:	010007c4 	movi	r4,31
8111d8e8:	20c07716 	blt	r4,r3,8111dac8 <__adddf3+0x378>
8111d8ec:	00800804 	movi	r2,32
8111d8f0:	10c5c83a 	sub	r2,r2,r3
8111d8f4:	8884d83a 	srl	r2,r17,r2
8111d8f8:	98d0983a 	sll	r8,r19,r3
8111d8fc:	88e2983a 	sll	r17,r17,r3
8111d900:	1204b03a 	or	r2,r2,r8
8111d904:	1c007416 	blt	r3,r16,8111dad8 <__adddf3+0x388>
8111d908:	1c21c83a 	sub	r16,r3,r16
8111d90c:	82000044 	addi	r8,r16,1
8111d910:	00c007c4 	movi	r3,31
8111d914:	1a009116 	blt	r3,r8,8111db5c <__adddf3+0x40c>
8111d918:	00c00804 	movi	r3,32
8111d91c:	1a07c83a 	sub	r3,r3,r8
8111d920:	8a08d83a 	srl	r4,r17,r8
8111d924:	88e2983a 	sll	r17,r17,r3
8111d928:	10c6983a 	sll	r3,r2,r3
8111d92c:	1210d83a 	srl	r8,r2,r8
8111d930:	8804c03a 	cmpne	r2,r17,zero
8111d934:	1906b03a 	or	r3,r3,r4
8111d938:	18a2b03a 	or	r17,r3,r2
8111d93c:	0021883a 	mov	r16,zero
8111d940:	003fa206 	br	8111d7cc <__reset+0xfb0fd7cc>
8111d944:	1890b03a 	or	r8,r3,r2
8111d948:	40017d26 	beq	r8,zero,8111df40 <__adddf3+0x7f0>
8111d94c:	1011883a 	mov	r8,r2
8111d950:	1823883a 	mov	r17,r3
8111d954:	888001cc 	andi	r2,r17,7
8111d958:	103f9e1e 	bne	r2,zero,8111d7d4 <__reset+0xfb0fd7d4>
8111d95c:	4004977a 	slli	r2,r8,29
8111d960:	8822d0fa 	srli	r17,r17,3
8111d964:	4010d0fa 	srli	r8,r8,3
8111d968:	9007883a 	mov	r3,r18
8111d96c:	1444b03a 	or	r2,r2,r17
8111d970:	0101ffc4 	movi	r4,2047
8111d974:	81002426 	beq	r16,r4,8111da08 <__adddf3+0x2b8>
8111d978:	8120703a 	and	r16,r16,r4
8111d97c:	01000434 	movhi	r4,16
8111d980:	213fffc4 	addi	r4,r4,-1
8111d984:	4110703a 	and	r8,r8,r4
8111d988:	003fa806 	br	8111d82c <__reset+0xfb0fd82c>
8111d98c:	8089c83a 	sub	r4,r16,r2
8111d990:	01005e0e 	bge	zero,r4,8111db0c <__adddf3+0x3bc>
8111d994:	10002b26 	beq	r2,zero,8111da44 <__adddf3+0x2f4>
8111d998:	0081ffc4 	movi	r2,2047
8111d99c:	80bf8b26 	beq	r16,r2,8111d7cc <__reset+0xfb0fd7cc>
8111d9a0:	4a402034 	orhi	r9,r9,128
8111d9a4:	00800e04 	movi	r2,56
8111d9a8:	1100a40e 	bge	r2,r4,8111dc3c <__adddf3+0x4ec>
8111d9ac:	498cb03a 	or	r6,r9,r6
8111d9b0:	300ac03a 	cmpne	r5,r6,zero
8111d9b4:	0013883a 	mov	r9,zero
8111d9b8:	2c4b883a 	add	r5,r5,r17
8111d9bc:	2c63803a 	cmpltu	r17,r5,r17
8111d9c0:	4a11883a 	add	r8,r9,r8
8111d9c4:	8a11883a 	add	r8,r17,r8
8111d9c8:	2823883a 	mov	r17,r5
8111d9cc:	4080202c 	andhi	r2,r8,128
8111d9d0:	103fe026 	beq	r2,zero,8111d954 <__reset+0xfb0fd954>
8111d9d4:	84000044 	addi	r16,r16,1
8111d9d8:	0081ffc4 	movi	r2,2047
8111d9dc:	8080d226 	beq	r16,r2,8111dd28 <__adddf3+0x5d8>
8111d9e0:	00bfe034 	movhi	r2,65408
8111d9e4:	10bfffc4 	addi	r2,r2,-1
8111d9e8:	4090703a 	and	r8,r8,r2
8111d9ec:	880ad07a 	srli	r5,r17,1
8111d9f0:	400897fa 	slli	r4,r8,31
8111d9f4:	88c0004c 	andi	r3,r17,1
8111d9f8:	28e2b03a 	or	r17,r5,r3
8111d9fc:	4010d07a 	srli	r8,r8,1
8111da00:	2462b03a 	or	r17,r4,r17
8111da04:	003f7106 	br	8111d7cc <__reset+0xfb0fd7cc>
8111da08:	4088b03a 	or	r4,r8,r2
8111da0c:	20014526 	beq	r4,zero,8111df24 <__adddf3+0x7d4>
8111da10:	01000434 	movhi	r4,16
8111da14:	42000234 	orhi	r8,r8,8
8111da18:	213fffc4 	addi	r4,r4,-1
8111da1c:	4110703a 	and	r8,r8,r4
8111da20:	003f8206 	br	8111d82c <__reset+0xfb0fd82c>
8111da24:	18ffffc4 	addi	r3,r3,-1
8111da28:	1800491e 	bne	r3,zero,8111db50 <__adddf3+0x400>
8111da2c:	898bc83a 	sub	r5,r17,r6
8111da30:	8963803a 	cmpltu	r17,r17,r5
8111da34:	4251c83a 	sub	r8,r8,r9
8111da38:	4451c83a 	sub	r8,r8,r17
8111da3c:	2823883a 	mov	r17,r5
8111da40:	003f9f06 	br	8111d8c0 <__reset+0xfb0fd8c0>
8111da44:	4984b03a 	or	r2,r9,r6
8111da48:	103f6026 	beq	r2,zero,8111d7cc <__reset+0xfb0fd7cc>
8111da4c:	213fffc4 	addi	r4,r4,-1
8111da50:	2000931e 	bne	r4,zero,8111dca0 <__adddf3+0x550>
8111da54:	898d883a 	add	r6,r17,r6
8111da58:	3463803a 	cmpltu	r17,r6,r17
8111da5c:	4251883a 	add	r8,r8,r9
8111da60:	8a11883a 	add	r8,r17,r8
8111da64:	3023883a 	mov	r17,r6
8111da68:	003fd806 	br	8111d9cc <__reset+0xfb0fd9cc>
8111da6c:	1800541e 	bne	r3,zero,8111dbc0 <__adddf3+0x470>
8111da70:	80800044 	addi	r2,r16,1
8111da74:	1081ffcc 	andi	r2,r2,2047
8111da78:	00c00044 	movi	r3,1
8111da7c:	1880a00e 	bge	r3,r2,8111dd00 <__adddf3+0x5b0>
8111da80:	8989c83a 	sub	r4,r17,r6
8111da84:	8905803a 	cmpltu	r2,r17,r4
8111da88:	4267c83a 	sub	r19,r8,r9
8111da8c:	98a7c83a 	sub	r19,r19,r2
8111da90:	9880202c 	andhi	r2,r19,128
8111da94:	10006326 	beq	r2,zero,8111dc24 <__adddf3+0x4d4>
8111da98:	3463c83a 	sub	r17,r6,r17
8111da9c:	4a07c83a 	sub	r3,r9,r8
8111daa0:	344d803a 	cmpltu	r6,r6,r17
8111daa4:	19a7c83a 	sub	r19,r3,r6
8111daa8:	3825883a 	mov	r18,r7
8111daac:	983f8a1e 	bne	r19,zero,8111d8d8 <__reset+0xfb0fd8d8>
8111dab0:	8809883a 	mov	r4,r17
8111dab4:	110f3780 	call	8110f378 <__clzsi2>
8111dab8:	10800804 	addi	r2,r2,32
8111dabc:	10fffe04 	addi	r3,r2,-8
8111dac0:	010007c4 	movi	r4,31
8111dac4:	20ff890e 	bge	r4,r3,8111d8ec <__reset+0xfb0fd8ec>
8111dac8:	10bff604 	addi	r2,r2,-40
8111dacc:	8884983a 	sll	r2,r17,r2
8111dad0:	0023883a 	mov	r17,zero
8111dad4:	1c3f8c0e 	bge	r3,r16,8111d908 <__reset+0xfb0fd908>
8111dad8:	023fe034 	movhi	r8,65408
8111dadc:	423fffc4 	addi	r8,r8,-1
8111dae0:	80e1c83a 	sub	r16,r16,r3
8111dae4:	1210703a 	and	r8,r2,r8
8111dae8:	003f3806 	br	8111d7cc <__reset+0xfb0fd7cc>
8111daec:	9007883a 	mov	r3,r18
8111daf0:	0011883a 	mov	r8,zero
8111daf4:	0005883a 	mov	r2,zero
8111daf8:	003f4c06 	br	8111d82c <__reset+0xfb0fd82c>
8111dafc:	498cb03a 	or	r6,r9,r6
8111db00:	300cc03a 	cmpne	r6,r6,zero
8111db04:	0007883a 	mov	r3,zero
8111db08:	003f6806 	br	8111d8ac <__reset+0xfb0fd8ac>
8111db0c:	20009c1e 	bne	r4,zero,8111dd80 <__adddf3+0x630>
8111db10:	80800044 	addi	r2,r16,1
8111db14:	1141ffcc 	andi	r5,r2,2047
8111db18:	01000044 	movi	r4,1
8111db1c:	2140670e 	bge	r4,r5,8111dcbc <__adddf3+0x56c>
8111db20:	0101ffc4 	movi	r4,2047
8111db24:	11007f26 	beq	r2,r4,8111dd24 <__adddf3+0x5d4>
8111db28:	898d883a 	add	r6,r17,r6
8111db2c:	4247883a 	add	r3,r8,r9
8111db30:	3451803a 	cmpltu	r8,r6,r17
8111db34:	40d1883a 	add	r8,r8,r3
8111db38:	402297fa 	slli	r17,r8,31
8111db3c:	300cd07a 	srli	r6,r6,1
8111db40:	4010d07a 	srli	r8,r8,1
8111db44:	1021883a 	mov	r16,r2
8111db48:	89a2b03a 	or	r17,r17,r6
8111db4c:	003f1f06 	br	8111d7cc <__reset+0xfb0fd7cc>
8111db50:	0081ffc4 	movi	r2,2047
8111db54:	80bf481e 	bne	r16,r2,8111d878 <__reset+0xfb0fd878>
8111db58:	003f1c06 	br	8111d7cc <__reset+0xfb0fd7cc>
8111db5c:	843ff844 	addi	r16,r16,-31
8111db60:	01000804 	movi	r4,32
8111db64:	1406d83a 	srl	r3,r2,r16
8111db68:	41005026 	beq	r8,r4,8111dcac <__adddf3+0x55c>
8111db6c:	01001004 	movi	r4,64
8111db70:	2211c83a 	sub	r8,r4,r8
8111db74:	1204983a 	sll	r2,r2,r8
8111db78:	88a2b03a 	or	r17,r17,r2
8111db7c:	8822c03a 	cmpne	r17,r17,zero
8111db80:	1c62b03a 	or	r17,r3,r17
8111db84:	0011883a 	mov	r8,zero
8111db88:	0021883a 	mov	r16,zero
8111db8c:	003f7106 	br	8111d954 <__reset+0xfb0fd954>
8111db90:	193ff804 	addi	r4,r3,-32
8111db94:	00800804 	movi	r2,32
8111db98:	4908d83a 	srl	r4,r9,r4
8111db9c:	18804526 	beq	r3,r2,8111dcb4 <__adddf3+0x564>
8111dba0:	00801004 	movi	r2,64
8111dba4:	10c5c83a 	sub	r2,r2,r3
8111dba8:	4886983a 	sll	r3,r9,r2
8111dbac:	198cb03a 	or	r6,r3,r6
8111dbb0:	300cc03a 	cmpne	r6,r6,zero
8111dbb4:	218cb03a 	or	r6,r4,r6
8111dbb8:	0007883a 	mov	r3,zero
8111dbbc:	003f3b06 	br	8111d8ac <__reset+0xfb0fd8ac>
8111dbc0:	80002a26 	beq	r16,zero,8111dc6c <__adddf3+0x51c>
8111dbc4:	0101ffc4 	movi	r4,2047
8111dbc8:	11006826 	beq	r2,r4,8111dd6c <__adddf3+0x61c>
8111dbcc:	00c7c83a 	sub	r3,zero,r3
8111dbd0:	42002034 	orhi	r8,r8,128
8111dbd4:	01000e04 	movi	r4,56
8111dbd8:	20c07c16 	blt	r4,r3,8111ddcc <__adddf3+0x67c>
8111dbdc:	010007c4 	movi	r4,31
8111dbe0:	20c0da16 	blt	r4,r3,8111df4c <__adddf3+0x7fc>
8111dbe4:	01000804 	movi	r4,32
8111dbe8:	20c9c83a 	sub	r4,r4,r3
8111dbec:	4114983a 	sll	r10,r8,r4
8111dbf0:	88cad83a 	srl	r5,r17,r3
8111dbf4:	8908983a 	sll	r4,r17,r4
8111dbf8:	40c6d83a 	srl	r3,r8,r3
8111dbfc:	5162b03a 	or	r17,r10,r5
8111dc00:	2008c03a 	cmpne	r4,r4,zero
8111dc04:	8922b03a 	or	r17,r17,r4
8111dc08:	3463c83a 	sub	r17,r6,r17
8111dc0c:	48c7c83a 	sub	r3,r9,r3
8111dc10:	344d803a 	cmpltu	r6,r6,r17
8111dc14:	1991c83a 	sub	r8,r3,r6
8111dc18:	1021883a 	mov	r16,r2
8111dc1c:	3825883a 	mov	r18,r7
8111dc20:	003f2706 	br	8111d8c0 <__reset+0xfb0fd8c0>
8111dc24:	24d0b03a 	or	r8,r4,r19
8111dc28:	40001b1e 	bne	r8,zero,8111dc98 <__adddf3+0x548>
8111dc2c:	0005883a 	mov	r2,zero
8111dc30:	0007883a 	mov	r3,zero
8111dc34:	0021883a 	mov	r16,zero
8111dc38:	003f4d06 	br	8111d970 <__reset+0xfb0fd970>
8111dc3c:	008007c4 	movi	r2,31
8111dc40:	11003c16 	blt	r2,r4,8111dd34 <__adddf3+0x5e4>
8111dc44:	00800804 	movi	r2,32
8111dc48:	1105c83a 	sub	r2,r2,r4
8111dc4c:	488e983a 	sll	r7,r9,r2
8111dc50:	310ad83a 	srl	r5,r6,r4
8111dc54:	3084983a 	sll	r2,r6,r2
8111dc58:	4912d83a 	srl	r9,r9,r4
8111dc5c:	394ab03a 	or	r5,r7,r5
8111dc60:	1004c03a 	cmpne	r2,r2,zero
8111dc64:	288ab03a 	or	r5,r5,r2
8111dc68:	003f5306 	br	8111d9b8 <__reset+0xfb0fd9b8>
8111dc6c:	4448b03a 	or	r4,r8,r17
8111dc70:	20003e26 	beq	r4,zero,8111dd6c <__adddf3+0x61c>
8111dc74:	00c6303a 	nor	r3,zero,r3
8111dc78:	18003a1e 	bne	r3,zero,8111dd64 <__adddf3+0x614>
8111dc7c:	3463c83a 	sub	r17,r6,r17
8111dc80:	4a07c83a 	sub	r3,r9,r8
8111dc84:	344d803a 	cmpltu	r6,r6,r17
8111dc88:	1991c83a 	sub	r8,r3,r6
8111dc8c:	1021883a 	mov	r16,r2
8111dc90:	3825883a 	mov	r18,r7
8111dc94:	003f0a06 	br	8111d8c0 <__reset+0xfb0fd8c0>
8111dc98:	2023883a 	mov	r17,r4
8111dc9c:	003f0d06 	br	8111d8d4 <__reset+0xfb0fd8d4>
8111dca0:	0081ffc4 	movi	r2,2047
8111dca4:	80bf3f1e 	bne	r16,r2,8111d9a4 <__reset+0xfb0fd9a4>
8111dca8:	003ec806 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dcac:	0005883a 	mov	r2,zero
8111dcb0:	003fb106 	br	8111db78 <__reset+0xfb0fdb78>
8111dcb4:	0007883a 	mov	r3,zero
8111dcb8:	003fbc06 	br	8111dbac <__reset+0xfb0fdbac>
8111dcbc:	4444b03a 	or	r2,r8,r17
8111dcc0:	8000871e 	bne	r16,zero,8111dee0 <__adddf3+0x790>
8111dcc4:	1000ba26 	beq	r2,zero,8111dfb0 <__adddf3+0x860>
8111dcc8:	4984b03a 	or	r2,r9,r6
8111dccc:	103ebf26 	beq	r2,zero,8111d7cc <__reset+0xfb0fd7cc>
8111dcd0:	8985883a 	add	r2,r17,r6
8111dcd4:	4247883a 	add	r3,r8,r9
8111dcd8:	1451803a 	cmpltu	r8,r2,r17
8111dcdc:	40d1883a 	add	r8,r8,r3
8111dce0:	40c0202c 	andhi	r3,r8,128
8111dce4:	1023883a 	mov	r17,r2
8111dce8:	183f1a26 	beq	r3,zero,8111d954 <__reset+0xfb0fd954>
8111dcec:	00bfe034 	movhi	r2,65408
8111dcf0:	10bfffc4 	addi	r2,r2,-1
8111dcf4:	2021883a 	mov	r16,r4
8111dcf8:	4090703a 	and	r8,r8,r2
8111dcfc:	003eb306 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dd00:	4444b03a 	or	r2,r8,r17
8111dd04:	8000291e 	bne	r16,zero,8111ddac <__adddf3+0x65c>
8111dd08:	10004b1e 	bne	r2,zero,8111de38 <__adddf3+0x6e8>
8111dd0c:	4990b03a 	or	r8,r9,r6
8111dd10:	40008b26 	beq	r8,zero,8111df40 <__adddf3+0x7f0>
8111dd14:	4811883a 	mov	r8,r9
8111dd18:	3023883a 	mov	r17,r6
8111dd1c:	3825883a 	mov	r18,r7
8111dd20:	003eaa06 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dd24:	1021883a 	mov	r16,r2
8111dd28:	0011883a 	mov	r8,zero
8111dd2c:	0005883a 	mov	r2,zero
8111dd30:	003f0f06 	br	8111d970 <__reset+0xfb0fd970>
8111dd34:	217ff804 	addi	r5,r4,-32
8111dd38:	00800804 	movi	r2,32
8111dd3c:	494ad83a 	srl	r5,r9,r5
8111dd40:	20807d26 	beq	r4,r2,8111df38 <__adddf3+0x7e8>
8111dd44:	00801004 	movi	r2,64
8111dd48:	1109c83a 	sub	r4,r2,r4
8111dd4c:	4912983a 	sll	r9,r9,r4
8111dd50:	498cb03a 	or	r6,r9,r6
8111dd54:	300cc03a 	cmpne	r6,r6,zero
8111dd58:	298ab03a 	or	r5,r5,r6
8111dd5c:	0013883a 	mov	r9,zero
8111dd60:	003f1506 	br	8111d9b8 <__reset+0xfb0fd9b8>
8111dd64:	0101ffc4 	movi	r4,2047
8111dd68:	113f9a1e 	bne	r2,r4,8111dbd4 <__reset+0xfb0fdbd4>
8111dd6c:	4811883a 	mov	r8,r9
8111dd70:	3023883a 	mov	r17,r6
8111dd74:	1021883a 	mov	r16,r2
8111dd78:	3825883a 	mov	r18,r7
8111dd7c:	003e9306 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dd80:	8000161e 	bne	r16,zero,8111dddc <__adddf3+0x68c>
8111dd84:	444ab03a 	or	r5,r8,r17
8111dd88:	28005126 	beq	r5,zero,8111ded0 <__adddf3+0x780>
8111dd8c:	0108303a 	nor	r4,zero,r4
8111dd90:	20004d1e 	bne	r4,zero,8111dec8 <__adddf3+0x778>
8111dd94:	89a3883a 	add	r17,r17,r6
8111dd98:	4253883a 	add	r9,r8,r9
8111dd9c:	898d803a 	cmpltu	r6,r17,r6
8111dda0:	3251883a 	add	r8,r6,r9
8111dda4:	1021883a 	mov	r16,r2
8111dda8:	003f0806 	br	8111d9cc <__reset+0xfb0fd9cc>
8111ddac:	1000301e 	bne	r2,zero,8111de70 <__adddf3+0x720>
8111ddb0:	4984b03a 	or	r2,r9,r6
8111ddb4:	10007126 	beq	r2,zero,8111df7c <__adddf3+0x82c>
8111ddb8:	4811883a 	mov	r8,r9
8111ddbc:	3023883a 	mov	r17,r6
8111ddc0:	3825883a 	mov	r18,r7
8111ddc4:	0401ffc4 	movi	r16,2047
8111ddc8:	003e8006 	br	8111d7cc <__reset+0xfb0fd7cc>
8111ddcc:	4462b03a 	or	r17,r8,r17
8111ddd0:	8822c03a 	cmpne	r17,r17,zero
8111ddd4:	0007883a 	mov	r3,zero
8111ddd8:	003f8b06 	br	8111dc08 <__reset+0xfb0fdc08>
8111dddc:	0141ffc4 	movi	r5,2047
8111dde0:	11403b26 	beq	r2,r5,8111ded0 <__adddf3+0x780>
8111dde4:	0109c83a 	sub	r4,zero,r4
8111dde8:	42002034 	orhi	r8,r8,128
8111ddec:	01400e04 	movi	r5,56
8111ddf0:	29006716 	blt	r5,r4,8111df90 <__adddf3+0x840>
8111ddf4:	014007c4 	movi	r5,31
8111ddf8:	29007016 	blt	r5,r4,8111dfbc <__adddf3+0x86c>
8111ddfc:	01400804 	movi	r5,32
8111de00:	290bc83a 	sub	r5,r5,r4
8111de04:	4154983a 	sll	r10,r8,r5
8111de08:	890ed83a 	srl	r7,r17,r4
8111de0c:	894a983a 	sll	r5,r17,r5
8111de10:	4108d83a 	srl	r4,r8,r4
8111de14:	51e2b03a 	or	r17,r10,r7
8111de18:	280ac03a 	cmpne	r5,r5,zero
8111de1c:	8962b03a 	or	r17,r17,r5
8111de20:	89a3883a 	add	r17,r17,r6
8111de24:	2253883a 	add	r9,r4,r9
8111de28:	898d803a 	cmpltu	r6,r17,r6
8111de2c:	3251883a 	add	r8,r6,r9
8111de30:	1021883a 	mov	r16,r2
8111de34:	003ee506 	br	8111d9cc <__reset+0xfb0fd9cc>
8111de38:	4984b03a 	or	r2,r9,r6
8111de3c:	103e6326 	beq	r2,zero,8111d7cc <__reset+0xfb0fd7cc>
8111de40:	8987c83a 	sub	r3,r17,r6
8111de44:	88c9803a 	cmpltu	r4,r17,r3
8111de48:	4245c83a 	sub	r2,r8,r9
8111de4c:	1105c83a 	sub	r2,r2,r4
8111de50:	1100202c 	andhi	r4,r2,128
8111de54:	203ebb26 	beq	r4,zero,8111d944 <__reset+0xfb0fd944>
8111de58:	3463c83a 	sub	r17,r6,r17
8111de5c:	4a07c83a 	sub	r3,r9,r8
8111de60:	344d803a 	cmpltu	r6,r6,r17
8111de64:	1991c83a 	sub	r8,r3,r6
8111de68:	3825883a 	mov	r18,r7
8111de6c:	003e5706 	br	8111d7cc <__reset+0xfb0fd7cc>
8111de70:	4984b03a 	or	r2,r9,r6
8111de74:	10002e26 	beq	r2,zero,8111df30 <__adddf3+0x7e0>
8111de78:	4004d0fa 	srli	r2,r8,3
8111de7c:	8822d0fa 	srli	r17,r17,3
8111de80:	4010977a 	slli	r8,r8,29
8111de84:	10c0022c 	andhi	r3,r2,8
8111de88:	4462b03a 	or	r17,r8,r17
8111de8c:	18000826 	beq	r3,zero,8111deb0 <__adddf3+0x760>
8111de90:	4808d0fa 	srli	r4,r9,3
8111de94:	20c0022c 	andhi	r3,r4,8
8111de98:	1800051e 	bne	r3,zero,8111deb0 <__adddf3+0x760>
8111de9c:	300cd0fa 	srli	r6,r6,3
8111dea0:	4806977a 	slli	r3,r9,29
8111dea4:	2005883a 	mov	r2,r4
8111dea8:	3825883a 	mov	r18,r7
8111deac:	19a2b03a 	or	r17,r3,r6
8111deb0:	8810d77a 	srli	r8,r17,29
8111deb4:	100490fa 	slli	r2,r2,3
8111deb8:	882290fa 	slli	r17,r17,3
8111debc:	0401ffc4 	movi	r16,2047
8111dec0:	4090b03a 	or	r8,r8,r2
8111dec4:	003e4106 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dec8:	0141ffc4 	movi	r5,2047
8111decc:	117fc71e 	bne	r2,r5,8111ddec <__reset+0xfb0fddec>
8111ded0:	4811883a 	mov	r8,r9
8111ded4:	3023883a 	mov	r17,r6
8111ded8:	1021883a 	mov	r16,r2
8111dedc:	003e3b06 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dee0:	10002f26 	beq	r2,zero,8111dfa0 <__adddf3+0x850>
8111dee4:	4984b03a 	or	r2,r9,r6
8111dee8:	10001126 	beq	r2,zero,8111df30 <__adddf3+0x7e0>
8111deec:	4004d0fa 	srli	r2,r8,3
8111def0:	8822d0fa 	srli	r17,r17,3
8111def4:	4010977a 	slli	r8,r8,29
8111def8:	10c0022c 	andhi	r3,r2,8
8111defc:	4462b03a 	or	r17,r8,r17
8111df00:	183feb26 	beq	r3,zero,8111deb0 <__reset+0xfb0fdeb0>
8111df04:	4808d0fa 	srli	r4,r9,3
8111df08:	20c0022c 	andhi	r3,r4,8
8111df0c:	183fe81e 	bne	r3,zero,8111deb0 <__reset+0xfb0fdeb0>
8111df10:	300cd0fa 	srli	r6,r6,3
8111df14:	4806977a 	slli	r3,r9,29
8111df18:	2005883a 	mov	r2,r4
8111df1c:	19a2b03a 	or	r17,r3,r6
8111df20:	003fe306 	br	8111deb0 <__reset+0xfb0fdeb0>
8111df24:	0011883a 	mov	r8,zero
8111df28:	0005883a 	mov	r2,zero
8111df2c:	003e3f06 	br	8111d82c <__reset+0xfb0fd82c>
8111df30:	0401ffc4 	movi	r16,2047
8111df34:	003e2506 	br	8111d7cc <__reset+0xfb0fd7cc>
8111df38:	0013883a 	mov	r9,zero
8111df3c:	003f8406 	br	8111dd50 <__reset+0xfb0fdd50>
8111df40:	0005883a 	mov	r2,zero
8111df44:	0007883a 	mov	r3,zero
8111df48:	003e8906 	br	8111d970 <__reset+0xfb0fd970>
8111df4c:	197ff804 	addi	r5,r3,-32
8111df50:	01000804 	movi	r4,32
8111df54:	414ad83a 	srl	r5,r8,r5
8111df58:	19002426 	beq	r3,r4,8111dfec <__adddf3+0x89c>
8111df5c:	01001004 	movi	r4,64
8111df60:	20c7c83a 	sub	r3,r4,r3
8111df64:	40c6983a 	sll	r3,r8,r3
8111df68:	1c46b03a 	or	r3,r3,r17
8111df6c:	1806c03a 	cmpne	r3,r3,zero
8111df70:	28e2b03a 	or	r17,r5,r3
8111df74:	0007883a 	mov	r3,zero
8111df78:	003f2306 	br	8111dc08 <__reset+0xfb0fdc08>
8111df7c:	0007883a 	mov	r3,zero
8111df80:	5811883a 	mov	r8,r11
8111df84:	00bfffc4 	movi	r2,-1
8111df88:	0401ffc4 	movi	r16,2047
8111df8c:	003e7806 	br	8111d970 <__reset+0xfb0fd970>
8111df90:	4462b03a 	or	r17,r8,r17
8111df94:	8822c03a 	cmpne	r17,r17,zero
8111df98:	0009883a 	mov	r4,zero
8111df9c:	003fa006 	br	8111de20 <__reset+0xfb0fde20>
8111dfa0:	4811883a 	mov	r8,r9
8111dfa4:	3023883a 	mov	r17,r6
8111dfa8:	0401ffc4 	movi	r16,2047
8111dfac:	003e0706 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dfb0:	4811883a 	mov	r8,r9
8111dfb4:	3023883a 	mov	r17,r6
8111dfb8:	003e0406 	br	8111d7cc <__reset+0xfb0fd7cc>
8111dfbc:	21fff804 	addi	r7,r4,-32
8111dfc0:	01400804 	movi	r5,32
8111dfc4:	41ced83a 	srl	r7,r8,r7
8111dfc8:	21400a26 	beq	r4,r5,8111dff4 <__adddf3+0x8a4>
8111dfcc:	01401004 	movi	r5,64
8111dfd0:	2909c83a 	sub	r4,r5,r4
8111dfd4:	4108983a 	sll	r4,r8,r4
8111dfd8:	2448b03a 	or	r4,r4,r17
8111dfdc:	2008c03a 	cmpne	r4,r4,zero
8111dfe0:	3922b03a 	or	r17,r7,r4
8111dfe4:	0009883a 	mov	r4,zero
8111dfe8:	003f8d06 	br	8111de20 <__reset+0xfb0fde20>
8111dfec:	0007883a 	mov	r3,zero
8111dff0:	003fdd06 	br	8111df68 <__reset+0xfb0fdf68>
8111dff4:	0009883a 	mov	r4,zero
8111dff8:	003ff706 	br	8111dfd8 <__reset+0xfb0fdfd8>

8111dffc <__divdf3>:
8111dffc:	defff204 	addi	sp,sp,-56
8111e000:	dd400915 	stw	r21,36(sp)
8111e004:	282ad53a 	srli	r21,r5,20
8111e008:	dd000815 	stw	r20,32(sp)
8111e00c:	2828d7fa 	srli	r20,r5,31
8111e010:	dc000415 	stw	r16,16(sp)
8111e014:	04000434 	movhi	r16,16
8111e018:	df000c15 	stw	fp,48(sp)
8111e01c:	843fffc4 	addi	r16,r16,-1
8111e020:	dfc00d15 	stw	ra,52(sp)
8111e024:	ddc00b15 	stw	r23,44(sp)
8111e028:	dd800a15 	stw	r22,40(sp)
8111e02c:	dcc00715 	stw	r19,28(sp)
8111e030:	dc800615 	stw	r18,24(sp)
8111e034:	dc400515 	stw	r17,20(sp)
8111e038:	ad41ffcc 	andi	r21,r21,2047
8111e03c:	2c20703a 	and	r16,r5,r16
8111e040:	a7003fcc 	andi	fp,r20,255
8111e044:	a8006126 	beq	r21,zero,8111e1cc <__divdf3+0x1d0>
8111e048:	0081ffc4 	movi	r2,2047
8111e04c:	2025883a 	mov	r18,r4
8111e050:	a8803726 	beq	r21,r2,8111e130 <__divdf3+0x134>
8111e054:	80800434 	orhi	r2,r16,16
8111e058:	100490fa 	slli	r2,r2,3
8111e05c:	2020d77a 	srli	r16,r4,29
8111e060:	202490fa 	slli	r18,r4,3
8111e064:	ad7f0044 	addi	r21,r21,-1023
8111e068:	80a0b03a 	or	r16,r16,r2
8111e06c:	0027883a 	mov	r19,zero
8111e070:	0013883a 	mov	r9,zero
8111e074:	3804d53a 	srli	r2,r7,20
8111e078:	382cd7fa 	srli	r22,r7,31
8111e07c:	04400434 	movhi	r17,16
8111e080:	8c7fffc4 	addi	r17,r17,-1
8111e084:	1081ffcc 	andi	r2,r2,2047
8111e088:	3011883a 	mov	r8,r6
8111e08c:	3c62703a 	and	r17,r7,r17
8111e090:	b5c03fcc 	andi	r23,r22,255
8111e094:	10006c26 	beq	r2,zero,8111e248 <__divdf3+0x24c>
8111e098:	00c1ffc4 	movi	r3,2047
8111e09c:	10c06426 	beq	r2,r3,8111e230 <__divdf3+0x234>
8111e0a0:	88c00434 	orhi	r3,r17,16
8111e0a4:	180690fa 	slli	r3,r3,3
8111e0a8:	3022d77a 	srli	r17,r6,29
8111e0ac:	301090fa 	slli	r8,r6,3
8111e0b0:	10bf0044 	addi	r2,r2,-1023
8111e0b4:	88e2b03a 	or	r17,r17,r3
8111e0b8:	000f883a 	mov	r7,zero
8111e0bc:	a58cf03a 	xor	r6,r20,r22
8111e0c0:	3cc8b03a 	or	r4,r7,r19
8111e0c4:	a8abc83a 	sub	r21,r21,r2
8111e0c8:	008003c4 	movi	r2,15
8111e0cc:	3007883a 	mov	r3,r6
8111e0d0:	34c03fcc 	andi	r19,r6,255
8111e0d4:	11009036 	bltu	r2,r4,8111e318 <__divdf3+0x31c>
8111e0d8:	200890ba 	slli	r4,r4,2
8111e0dc:	00a044b4 	movhi	r2,33042
8111e0e0:	10b83c04 	addi	r2,r2,-7952
8111e0e4:	2089883a 	add	r4,r4,r2
8111e0e8:	20800017 	ldw	r2,0(r4)
8111e0ec:	1000683a 	jmp	r2
8111e0f0:	8111e318 	cmpnei	r4,r16,18316
8111e0f4:	8111e168 	cmpgeui	r4,r16,18309
8111e0f8:	8111e308 	cmpgei	r4,r16,18316
8111e0fc:	8111e15c 	xori	r4,r16,18309
8111e100:	8111e308 	cmpgei	r4,r16,18316
8111e104:	8111e2dc 	xori	r4,r16,18315
8111e108:	8111e308 	cmpgei	r4,r16,18316
8111e10c:	8111e15c 	xori	r4,r16,18309
8111e110:	8111e168 	cmpgeui	r4,r16,18309
8111e114:	8111e168 	cmpgeui	r4,r16,18309
8111e118:	8111e2dc 	xori	r4,r16,18315
8111e11c:	8111e15c 	xori	r4,r16,18309
8111e120:	8111e14c 	andi	r4,r16,18309
8111e124:	8111e14c 	andi	r4,r16,18309
8111e128:	8111e14c 	andi	r4,r16,18309
8111e12c:	8111e5fc 	xorhi	r4,r16,18327
8111e130:	2404b03a 	or	r2,r4,r16
8111e134:	1000661e 	bne	r2,zero,8111e2d0 <__divdf3+0x2d4>
8111e138:	04c00204 	movi	r19,8
8111e13c:	0021883a 	mov	r16,zero
8111e140:	0025883a 	mov	r18,zero
8111e144:	02400084 	movi	r9,2
8111e148:	003fca06 	br	8111e074 <__reset+0xfb0fe074>
8111e14c:	8023883a 	mov	r17,r16
8111e150:	9011883a 	mov	r8,r18
8111e154:	e02f883a 	mov	r23,fp
8111e158:	480f883a 	mov	r7,r9
8111e15c:	00800084 	movi	r2,2
8111e160:	3881311e 	bne	r7,r2,8111e628 <__divdf3+0x62c>
8111e164:	b827883a 	mov	r19,r23
8111e168:	98c0004c 	andi	r3,r19,1
8111e16c:	0081ffc4 	movi	r2,2047
8111e170:	000b883a 	mov	r5,zero
8111e174:	0025883a 	mov	r18,zero
8111e178:	1004953a 	slli	r2,r2,20
8111e17c:	18c03fcc 	andi	r3,r3,255
8111e180:	04400434 	movhi	r17,16
8111e184:	8c7fffc4 	addi	r17,r17,-1
8111e188:	180697fa 	slli	r3,r3,31
8111e18c:	2c4a703a 	and	r5,r5,r17
8111e190:	288ab03a 	or	r5,r5,r2
8111e194:	28c6b03a 	or	r3,r5,r3
8111e198:	9005883a 	mov	r2,r18
8111e19c:	dfc00d17 	ldw	ra,52(sp)
8111e1a0:	df000c17 	ldw	fp,48(sp)
8111e1a4:	ddc00b17 	ldw	r23,44(sp)
8111e1a8:	dd800a17 	ldw	r22,40(sp)
8111e1ac:	dd400917 	ldw	r21,36(sp)
8111e1b0:	dd000817 	ldw	r20,32(sp)
8111e1b4:	dcc00717 	ldw	r19,28(sp)
8111e1b8:	dc800617 	ldw	r18,24(sp)
8111e1bc:	dc400517 	ldw	r17,20(sp)
8111e1c0:	dc000417 	ldw	r16,16(sp)
8111e1c4:	dec00e04 	addi	sp,sp,56
8111e1c8:	f800283a 	ret
8111e1cc:	2404b03a 	or	r2,r4,r16
8111e1d0:	2027883a 	mov	r19,r4
8111e1d4:	10003926 	beq	r2,zero,8111e2bc <__divdf3+0x2c0>
8111e1d8:	80012e26 	beq	r16,zero,8111e694 <__divdf3+0x698>
8111e1dc:	8009883a 	mov	r4,r16
8111e1e0:	d9800315 	stw	r6,12(sp)
8111e1e4:	d9c00215 	stw	r7,8(sp)
8111e1e8:	110f3780 	call	8110f378 <__clzsi2>
8111e1ec:	d9800317 	ldw	r6,12(sp)
8111e1f0:	d9c00217 	ldw	r7,8(sp)
8111e1f4:	113ffd44 	addi	r4,r2,-11
8111e1f8:	00c00704 	movi	r3,28
8111e1fc:	19012116 	blt	r3,r4,8111e684 <__divdf3+0x688>
8111e200:	00c00744 	movi	r3,29
8111e204:	147ffe04 	addi	r17,r2,-8
8111e208:	1907c83a 	sub	r3,r3,r4
8111e20c:	8460983a 	sll	r16,r16,r17
8111e210:	98c6d83a 	srl	r3,r19,r3
8111e214:	9c64983a 	sll	r18,r19,r17
8111e218:	1c20b03a 	or	r16,r3,r16
8111e21c:	1080fcc4 	addi	r2,r2,1011
8111e220:	00abc83a 	sub	r21,zero,r2
8111e224:	0027883a 	mov	r19,zero
8111e228:	0013883a 	mov	r9,zero
8111e22c:	003f9106 	br	8111e074 <__reset+0xfb0fe074>
8111e230:	3446b03a 	or	r3,r6,r17
8111e234:	18001f1e 	bne	r3,zero,8111e2b4 <__divdf3+0x2b8>
8111e238:	0023883a 	mov	r17,zero
8111e23c:	0011883a 	mov	r8,zero
8111e240:	01c00084 	movi	r7,2
8111e244:	003f9d06 	br	8111e0bc <__reset+0xfb0fe0bc>
8111e248:	3446b03a 	or	r3,r6,r17
8111e24c:	18001526 	beq	r3,zero,8111e2a4 <__divdf3+0x2a8>
8111e250:	88011b26 	beq	r17,zero,8111e6c0 <__divdf3+0x6c4>
8111e254:	8809883a 	mov	r4,r17
8111e258:	d9800315 	stw	r6,12(sp)
8111e25c:	da400115 	stw	r9,4(sp)
8111e260:	110f3780 	call	8110f378 <__clzsi2>
8111e264:	d9800317 	ldw	r6,12(sp)
8111e268:	da400117 	ldw	r9,4(sp)
8111e26c:	113ffd44 	addi	r4,r2,-11
8111e270:	00c00704 	movi	r3,28
8111e274:	19010e16 	blt	r3,r4,8111e6b0 <__divdf3+0x6b4>
8111e278:	00c00744 	movi	r3,29
8111e27c:	123ffe04 	addi	r8,r2,-8
8111e280:	1907c83a 	sub	r3,r3,r4
8111e284:	8a22983a 	sll	r17,r17,r8
8111e288:	30c6d83a 	srl	r3,r6,r3
8111e28c:	3210983a 	sll	r8,r6,r8
8111e290:	1c62b03a 	or	r17,r3,r17
8111e294:	1080fcc4 	addi	r2,r2,1011
8111e298:	0085c83a 	sub	r2,zero,r2
8111e29c:	000f883a 	mov	r7,zero
8111e2a0:	003f8606 	br	8111e0bc <__reset+0xfb0fe0bc>
8111e2a4:	0023883a 	mov	r17,zero
8111e2a8:	0011883a 	mov	r8,zero
8111e2ac:	01c00044 	movi	r7,1
8111e2b0:	003f8206 	br	8111e0bc <__reset+0xfb0fe0bc>
8111e2b4:	01c000c4 	movi	r7,3
8111e2b8:	003f8006 	br	8111e0bc <__reset+0xfb0fe0bc>
8111e2bc:	04c00104 	movi	r19,4
8111e2c0:	0021883a 	mov	r16,zero
8111e2c4:	0025883a 	mov	r18,zero
8111e2c8:	02400044 	movi	r9,1
8111e2cc:	003f6906 	br	8111e074 <__reset+0xfb0fe074>
8111e2d0:	04c00304 	movi	r19,12
8111e2d4:	024000c4 	movi	r9,3
8111e2d8:	003f6606 	br	8111e074 <__reset+0xfb0fe074>
8111e2dc:	01400434 	movhi	r5,16
8111e2e0:	0007883a 	mov	r3,zero
8111e2e4:	297fffc4 	addi	r5,r5,-1
8111e2e8:	04bfffc4 	movi	r18,-1
8111e2ec:	0081ffc4 	movi	r2,2047
8111e2f0:	003fa106 	br	8111e178 <__reset+0xfb0fe178>
8111e2f4:	00c00044 	movi	r3,1
8111e2f8:	1887c83a 	sub	r3,r3,r2
8111e2fc:	01000e04 	movi	r4,56
8111e300:	20c1210e 	bge	r4,r3,8111e788 <__divdf3+0x78c>
8111e304:	98c0004c 	andi	r3,r19,1
8111e308:	0005883a 	mov	r2,zero
8111e30c:	000b883a 	mov	r5,zero
8111e310:	0025883a 	mov	r18,zero
8111e314:	003f9806 	br	8111e178 <__reset+0xfb0fe178>
8111e318:	8c00fd36 	bltu	r17,r16,8111e710 <__divdf3+0x714>
8111e31c:	8440fb26 	beq	r16,r17,8111e70c <__divdf3+0x710>
8111e320:	8007883a 	mov	r3,r16
8111e324:	ad7fffc4 	addi	r21,r21,-1
8111e328:	0021883a 	mov	r16,zero
8111e32c:	4004d63a 	srli	r2,r8,24
8111e330:	8822923a 	slli	r17,r17,8
8111e334:	1809883a 	mov	r4,r3
8111e338:	402c923a 	slli	r22,r8,8
8111e33c:	88b8b03a 	or	fp,r17,r2
8111e340:	e028d43a 	srli	r20,fp,16
8111e344:	d8c00015 	stw	r3,0(sp)
8111e348:	e5ffffcc 	andi	r23,fp,65535
8111e34c:	a00b883a 	mov	r5,r20
8111e350:	111d6940 	call	8111d694 <__udivsi3>
8111e354:	d8c00017 	ldw	r3,0(sp)
8111e358:	a00b883a 	mov	r5,r20
8111e35c:	d8800315 	stw	r2,12(sp)
8111e360:	1809883a 	mov	r4,r3
8111e364:	111d6f80 	call	8111d6f8 <__umodsi3>
8111e368:	d9800317 	ldw	r6,12(sp)
8111e36c:	1006943a 	slli	r3,r2,16
8111e370:	9004d43a 	srli	r2,r18,16
8111e374:	b9a3383a 	mul	r17,r23,r6
8111e378:	10c4b03a 	or	r2,r2,r3
8111e37c:	1440062e 	bgeu	r2,r17,8111e398 <__divdf3+0x39c>
8111e380:	1705883a 	add	r2,r2,fp
8111e384:	30ffffc4 	addi	r3,r6,-1
8111e388:	1700ee36 	bltu	r2,fp,8111e744 <__divdf3+0x748>
8111e38c:	1440ed2e 	bgeu	r2,r17,8111e744 <__divdf3+0x748>
8111e390:	31bfff84 	addi	r6,r6,-2
8111e394:	1705883a 	add	r2,r2,fp
8111e398:	1463c83a 	sub	r17,r2,r17
8111e39c:	a00b883a 	mov	r5,r20
8111e3a0:	8809883a 	mov	r4,r17
8111e3a4:	d9800315 	stw	r6,12(sp)
8111e3a8:	111d6940 	call	8111d694 <__udivsi3>
8111e3ac:	a00b883a 	mov	r5,r20
8111e3b0:	8809883a 	mov	r4,r17
8111e3b4:	d8800215 	stw	r2,8(sp)
8111e3b8:	111d6f80 	call	8111d6f8 <__umodsi3>
8111e3bc:	d9c00217 	ldw	r7,8(sp)
8111e3c0:	1004943a 	slli	r2,r2,16
8111e3c4:	94bfffcc 	andi	r18,r18,65535
8111e3c8:	b9d1383a 	mul	r8,r23,r7
8111e3cc:	90a4b03a 	or	r18,r18,r2
8111e3d0:	d9800317 	ldw	r6,12(sp)
8111e3d4:	9200062e 	bgeu	r18,r8,8111e3f0 <__divdf3+0x3f4>
8111e3d8:	9725883a 	add	r18,r18,fp
8111e3dc:	38bfffc4 	addi	r2,r7,-1
8111e3e0:	9700d636 	bltu	r18,fp,8111e73c <__divdf3+0x740>
8111e3e4:	9200d52e 	bgeu	r18,r8,8111e73c <__divdf3+0x740>
8111e3e8:	39ffff84 	addi	r7,r7,-2
8111e3ec:	9725883a 	add	r18,r18,fp
8111e3f0:	3004943a 	slli	r2,r6,16
8111e3f4:	b012d43a 	srli	r9,r22,16
8111e3f8:	b1bfffcc 	andi	r6,r22,65535
8111e3fc:	11e2b03a 	or	r17,r2,r7
8111e400:	8806d43a 	srli	r3,r17,16
8111e404:	893fffcc 	andi	r4,r17,65535
8111e408:	218b383a 	mul	r5,r4,r6
8111e40c:	30c5383a 	mul	r2,r6,r3
8111e410:	2249383a 	mul	r4,r4,r9
8111e414:	280ed43a 	srli	r7,r5,16
8111e418:	9225c83a 	sub	r18,r18,r8
8111e41c:	2089883a 	add	r4,r4,r2
8111e420:	3909883a 	add	r4,r7,r4
8111e424:	1a47383a 	mul	r3,r3,r9
8111e428:	2080022e 	bgeu	r4,r2,8111e434 <__divdf3+0x438>
8111e42c:	00800074 	movhi	r2,1
8111e430:	1887883a 	add	r3,r3,r2
8111e434:	2004d43a 	srli	r2,r4,16
8111e438:	2008943a 	slli	r4,r4,16
8111e43c:	297fffcc 	andi	r5,r5,65535
8111e440:	10c7883a 	add	r3,r2,r3
8111e444:	2149883a 	add	r4,r4,r5
8111e448:	90c0a536 	bltu	r18,r3,8111e6e0 <__divdf3+0x6e4>
8111e44c:	90c0bf26 	beq	r18,r3,8111e74c <__divdf3+0x750>
8111e450:	90c7c83a 	sub	r3,r18,r3
8111e454:	810fc83a 	sub	r7,r16,r4
8111e458:	81e5803a 	cmpltu	r18,r16,r7
8111e45c:	1ca5c83a 	sub	r18,r3,r18
8111e460:	e480c126 	beq	fp,r18,8111e768 <__divdf3+0x76c>
8111e464:	a00b883a 	mov	r5,r20
8111e468:	9009883a 	mov	r4,r18
8111e46c:	d9800315 	stw	r6,12(sp)
8111e470:	d9c00215 	stw	r7,8(sp)
8111e474:	da400115 	stw	r9,4(sp)
8111e478:	111d6940 	call	8111d694 <__udivsi3>
8111e47c:	a00b883a 	mov	r5,r20
8111e480:	9009883a 	mov	r4,r18
8111e484:	d8800015 	stw	r2,0(sp)
8111e488:	111d6f80 	call	8111d6f8 <__umodsi3>
8111e48c:	d9c00217 	ldw	r7,8(sp)
8111e490:	da000017 	ldw	r8,0(sp)
8111e494:	1006943a 	slli	r3,r2,16
8111e498:	3804d43a 	srli	r2,r7,16
8111e49c:	ba21383a 	mul	r16,r23,r8
8111e4a0:	d9800317 	ldw	r6,12(sp)
8111e4a4:	10c4b03a 	or	r2,r2,r3
8111e4a8:	da400117 	ldw	r9,4(sp)
8111e4ac:	1400062e 	bgeu	r2,r16,8111e4c8 <__divdf3+0x4cc>
8111e4b0:	1705883a 	add	r2,r2,fp
8111e4b4:	40ffffc4 	addi	r3,r8,-1
8111e4b8:	1700ad36 	bltu	r2,fp,8111e770 <__divdf3+0x774>
8111e4bc:	1400ac2e 	bgeu	r2,r16,8111e770 <__divdf3+0x774>
8111e4c0:	423fff84 	addi	r8,r8,-2
8111e4c4:	1705883a 	add	r2,r2,fp
8111e4c8:	1421c83a 	sub	r16,r2,r16
8111e4cc:	a00b883a 	mov	r5,r20
8111e4d0:	8009883a 	mov	r4,r16
8111e4d4:	d9800315 	stw	r6,12(sp)
8111e4d8:	d9c00215 	stw	r7,8(sp)
8111e4dc:	da000015 	stw	r8,0(sp)
8111e4e0:	da400115 	stw	r9,4(sp)
8111e4e4:	111d6940 	call	8111d694 <__udivsi3>
8111e4e8:	8009883a 	mov	r4,r16
8111e4ec:	a00b883a 	mov	r5,r20
8111e4f0:	1025883a 	mov	r18,r2
8111e4f4:	111d6f80 	call	8111d6f8 <__umodsi3>
8111e4f8:	d9c00217 	ldw	r7,8(sp)
8111e4fc:	1004943a 	slli	r2,r2,16
8111e500:	bcaf383a 	mul	r23,r23,r18
8111e504:	393fffcc 	andi	r4,r7,65535
8111e508:	2088b03a 	or	r4,r4,r2
8111e50c:	d9800317 	ldw	r6,12(sp)
8111e510:	da000017 	ldw	r8,0(sp)
8111e514:	da400117 	ldw	r9,4(sp)
8111e518:	25c0062e 	bgeu	r4,r23,8111e534 <__divdf3+0x538>
8111e51c:	2709883a 	add	r4,r4,fp
8111e520:	90bfffc4 	addi	r2,r18,-1
8111e524:	27009436 	bltu	r4,fp,8111e778 <__divdf3+0x77c>
8111e528:	25c0932e 	bgeu	r4,r23,8111e778 <__divdf3+0x77c>
8111e52c:	94bfff84 	addi	r18,r18,-2
8111e530:	2709883a 	add	r4,r4,fp
8111e534:	4004943a 	slli	r2,r8,16
8111e538:	25efc83a 	sub	r23,r4,r23
8111e53c:	1490b03a 	or	r8,r2,r18
8111e540:	4008d43a 	srli	r4,r8,16
8111e544:	40ffffcc 	andi	r3,r8,65535
8111e548:	30c5383a 	mul	r2,r6,r3
8111e54c:	1a47383a 	mul	r3,r3,r9
8111e550:	310d383a 	mul	r6,r6,r4
8111e554:	100ad43a 	srli	r5,r2,16
8111e558:	4913383a 	mul	r9,r9,r4
8111e55c:	1987883a 	add	r3,r3,r6
8111e560:	28c7883a 	add	r3,r5,r3
8111e564:	1980022e 	bgeu	r3,r6,8111e570 <__divdf3+0x574>
8111e568:	01000074 	movhi	r4,1
8111e56c:	4913883a 	add	r9,r9,r4
8111e570:	1808d43a 	srli	r4,r3,16
8111e574:	1806943a 	slli	r3,r3,16
8111e578:	10bfffcc 	andi	r2,r2,65535
8111e57c:	2253883a 	add	r9,r4,r9
8111e580:	1887883a 	add	r3,r3,r2
8111e584:	ba403836 	bltu	r23,r9,8111e668 <__divdf3+0x66c>
8111e588:	ba403626 	beq	r23,r9,8111e664 <__divdf3+0x668>
8111e58c:	42000054 	ori	r8,r8,1
8111e590:	a880ffc4 	addi	r2,r21,1023
8111e594:	00bf570e 	bge	zero,r2,8111e2f4 <__reset+0xfb0fe2f4>
8111e598:	40c001cc 	andi	r3,r8,7
8111e59c:	18000726 	beq	r3,zero,8111e5bc <__divdf3+0x5c0>
8111e5a0:	40c003cc 	andi	r3,r8,15
8111e5a4:	01000104 	movi	r4,4
8111e5a8:	19000426 	beq	r3,r4,8111e5bc <__divdf3+0x5c0>
8111e5ac:	4107883a 	add	r3,r8,r4
8111e5b0:	1a11803a 	cmpltu	r8,r3,r8
8111e5b4:	8a23883a 	add	r17,r17,r8
8111e5b8:	1811883a 	mov	r8,r3
8111e5bc:	88c0402c 	andhi	r3,r17,256
8111e5c0:	18000426 	beq	r3,zero,8111e5d4 <__divdf3+0x5d8>
8111e5c4:	00ffc034 	movhi	r3,65280
8111e5c8:	18ffffc4 	addi	r3,r3,-1
8111e5cc:	a8810004 	addi	r2,r21,1024
8111e5d0:	88e2703a 	and	r17,r17,r3
8111e5d4:	00c1ff84 	movi	r3,2046
8111e5d8:	18bee316 	blt	r3,r2,8111e168 <__reset+0xfb0fe168>
8111e5dc:	8824977a 	slli	r18,r17,29
8111e5e0:	4010d0fa 	srli	r8,r8,3
8111e5e4:	8822927a 	slli	r17,r17,9
8111e5e8:	1081ffcc 	andi	r2,r2,2047
8111e5ec:	9224b03a 	or	r18,r18,r8
8111e5f0:	880ad33a 	srli	r5,r17,12
8111e5f4:	98c0004c 	andi	r3,r19,1
8111e5f8:	003edf06 	br	8111e178 <__reset+0xfb0fe178>
8111e5fc:	8080022c 	andhi	r2,r16,8
8111e600:	10001226 	beq	r2,zero,8111e64c <__divdf3+0x650>
8111e604:	8880022c 	andhi	r2,r17,8
8111e608:	1000101e 	bne	r2,zero,8111e64c <__divdf3+0x650>
8111e60c:	00800434 	movhi	r2,16
8111e610:	89400234 	orhi	r5,r17,8
8111e614:	10bfffc4 	addi	r2,r2,-1
8111e618:	b007883a 	mov	r3,r22
8111e61c:	288a703a 	and	r5,r5,r2
8111e620:	4025883a 	mov	r18,r8
8111e624:	003f3106 	br	8111e2ec <__reset+0xfb0fe2ec>
8111e628:	008000c4 	movi	r2,3
8111e62c:	3880a626 	beq	r7,r2,8111e8c8 <__divdf3+0x8cc>
8111e630:	00800044 	movi	r2,1
8111e634:	3880521e 	bne	r7,r2,8111e780 <__divdf3+0x784>
8111e638:	b807883a 	mov	r3,r23
8111e63c:	0005883a 	mov	r2,zero
8111e640:	000b883a 	mov	r5,zero
8111e644:	0025883a 	mov	r18,zero
8111e648:	003ecb06 	br	8111e178 <__reset+0xfb0fe178>
8111e64c:	00800434 	movhi	r2,16
8111e650:	81400234 	orhi	r5,r16,8
8111e654:	10bfffc4 	addi	r2,r2,-1
8111e658:	a007883a 	mov	r3,r20
8111e65c:	288a703a 	and	r5,r5,r2
8111e660:	003f2206 	br	8111e2ec <__reset+0xfb0fe2ec>
8111e664:	183fca26 	beq	r3,zero,8111e590 <__reset+0xfb0fe590>
8111e668:	e5ef883a 	add	r23,fp,r23
8111e66c:	40bfffc4 	addi	r2,r8,-1
8111e670:	bf00392e 	bgeu	r23,fp,8111e758 <__divdf3+0x75c>
8111e674:	1011883a 	mov	r8,r2
8111e678:	ba7fc41e 	bne	r23,r9,8111e58c <__reset+0xfb0fe58c>
8111e67c:	b0ffc31e 	bne	r22,r3,8111e58c <__reset+0xfb0fe58c>
8111e680:	003fc306 	br	8111e590 <__reset+0xfb0fe590>
8111e684:	143ff604 	addi	r16,r2,-40
8111e688:	9c20983a 	sll	r16,r19,r16
8111e68c:	0025883a 	mov	r18,zero
8111e690:	003ee206 	br	8111e21c <__reset+0xfb0fe21c>
8111e694:	d9800315 	stw	r6,12(sp)
8111e698:	d9c00215 	stw	r7,8(sp)
8111e69c:	110f3780 	call	8110f378 <__clzsi2>
8111e6a0:	10800804 	addi	r2,r2,32
8111e6a4:	d9c00217 	ldw	r7,8(sp)
8111e6a8:	d9800317 	ldw	r6,12(sp)
8111e6ac:	003ed106 	br	8111e1f4 <__reset+0xfb0fe1f4>
8111e6b0:	147ff604 	addi	r17,r2,-40
8111e6b4:	3462983a 	sll	r17,r6,r17
8111e6b8:	0011883a 	mov	r8,zero
8111e6bc:	003ef506 	br	8111e294 <__reset+0xfb0fe294>
8111e6c0:	3009883a 	mov	r4,r6
8111e6c4:	d9800315 	stw	r6,12(sp)
8111e6c8:	da400115 	stw	r9,4(sp)
8111e6cc:	110f3780 	call	8110f378 <__clzsi2>
8111e6d0:	10800804 	addi	r2,r2,32
8111e6d4:	da400117 	ldw	r9,4(sp)
8111e6d8:	d9800317 	ldw	r6,12(sp)
8111e6dc:	003ee306 	br	8111e26c <__reset+0xfb0fe26c>
8111e6e0:	85a1883a 	add	r16,r16,r22
8111e6e4:	8585803a 	cmpltu	r2,r16,r22
8111e6e8:	1705883a 	add	r2,r2,fp
8111e6ec:	14a5883a 	add	r18,r2,r18
8111e6f0:	88bfffc4 	addi	r2,r17,-1
8111e6f4:	e4800c2e 	bgeu	fp,r18,8111e728 <__divdf3+0x72c>
8111e6f8:	90c03e36 	bltu	r18,r3,8111e7f4 <__divdf3+0x7f8>
8111e6fc:	1c806926 	beq	r3,r18,8111e8a4 <__divdf3+0x8a8>
8111e700:	90c7c83a 	sub	r3,r18,r3
8111e704:	1023883a 	mov	r17,r2
8111e708:	003f5206 	br	8111e454 <__reset+0xfb0fe454>
8111e70c:	923f0436 	bltu	r18,r8,8111e320 <__reset+0xfb0fe320>
8111e710:	800897fa 	slli	r4,r16,31
8111e714:	9004d07a 	srli	r2,r18,1
8111e718:	8006d07a 	srli	r3,r16,1
8111e71c:	902097fa 	slli	r16,r18,31
8111e720:	20a4b03a 	or	r18,r4,r2
8111e724:	003f0106 	br	8111e32c <__reset+0xfb0fe32c>
8111e728:	e4bff51e 	bne	fp,r18,8111e700 <__reset+0xfb0fe700>
8111e72c:	85bff22e 	bgeu	r16,r22,8111e6f8 <__reset+0xfb0fe6f8>
8111e730:	e0c7c83a 	sub	r3,fp,r3
8111e734:	1023883a 	mov	r17,r2
8111e738:	003f4606 	br	8111e454 <__reset+0xfb0fe454>
8111e73c:	100f883a 	mov	r7,r2
8111e740:	003f2b06 	br	8111e3f0 <__reset+0xfb0fe3f0>
8111e744:	180d883a 	mov	r6,r3
8111e748:	003f1306 	br	8111e398 <__reset+0xfb0fe398>
8111e74c:	813fe436 	bltu	r16,r4,8111e6e0 <__reset+0xfb0fe6e0>
8111e750:	0007883a 	mov	r3,zero
8111e754:	003f3f06 	br	8111e454 <__reset+0xfb0fe454>
8111e758:	ba402c36 	bltu	r23,r9,8111e80c <__divdf3+0x810>
8111e75c:	4dc05426 	beq	r9,r23,8111e8b0 <__divdf3+0x8b4>
8111e760:	1011883a 	mov	r8,r2
8111e764:	003f8906 	br	8111e58c <__reset+0xfb0fe58c>
8111e768:	023fffc4 	movi	r8,-1
8111e76c:	003f8806 	br	8111e590 <__reset+0xfb0fe590>
8111e770:	1811883a 	mov	r8,r3
8111e774:	003f5406 	br	8111e4c8 <__reset+0xfb0fe4c8>
8111e778:	1025883a 	mov	r18,r2
8111e77c:	003f6d06 	br	8111e534 <__reset+0xfb0fe534>
8111e780:	b827883a 	mov	r19,r23
8111e784:	003f8206 	br	8111e590 <__reset+0xfb0fe590>
8111e788:	010007c4 	movi	r4,31
8111e78c:	20c02616 	blt	r4,r3,8111e828 <__divdf3+0x82c>
8111e790:	00800804 	movi	r2,32
8111e794:	10c5c83a 	sub	r2,r2,r3
8111e798:	888a983a 	sll	r5,r17,r2
8111e79c:	40c8d83a 	srl	r4,r8,r3
8111e7a0:	4084983a 	sll	r2,r8,r2
8111e7a4:	88e2d83a 	srl	r17,r17,r3
8111e7a8:	2906b03a 	or	r3,r5,r4
8111e7ac:	1004c03a 	cmpne	r2,r2,zero
8111e7b0:	1886b03a 	or	r3,r3,r2
8111e7b4:	188001cc 	andi	r2,r3,7
8111e7b8:	10000726 	beq	r2,zero,8111e7d8 <__divdf3+0x7dc>
8111e7bc:	188003cc 	andi	r2,r3,15
8111e7c0:	01000104 	movi	r4,4
8111e7c4:	11000426 	beq	r2,r4,8111e7d8 <__divdf3+0x7dc>
8111e7c8:	1805883a 	mov	r2,r3
8111e7cc:	10c00104 	addi	r3,r2,4
8111e7d0:	1885803a 	cmpltu	r2,r3,r2
8111e7d4:	88a3883a 	add	r17,r17,r2
8111e7d8:	8880202c 	andhi	r2,r17,128
8111e7dc:	10002726 	beq	r2,zero,8111e87c <__divdf3+0x880>
8111e7e0:	98c0004c 	andi	r3,r19,1
8111e7e4:	00800044 	movi	r2,1
8111e7e8:	000b883a 	mov	r5,zero
8111e7ec:	0025883a 	mov	r18,zero
8111e7f0:	003e6106 	br	8111e178 <__reset+0xfb0fe178>
8111e7f4:	85a1883a 	add	r16,r16,r22
8111e7f8:	8585803a 	cmpltu	r2,r16,r22
8111e7fc:	1705883a 	add	r2,r2,fp
8111e800:	14a5883a 	add	r18,r2,r18
8111e804:	8c7fff84 	addi	r17,r17,-2
8111e808:	003f1106 	br	8111e450 <__reset+0xfb0fe450>
8111e80c:	b589883a 	add	r4,r22,r22
8111e810:	25ad803a 	cmpltu	r22,r4,r22
8111e814:	b739883a 	add	fp,r22,fp
8111e818:	40bfff84 	addi	r2,r8,-2
8111e81c:	bf2f883a 	add	r23,r23,fp
8111e820:	202d883a 	mov	r22,r4
8111e824:	003f9306 	br	8111e674 <__reset+0xfb0fe674>
8111e828:	013ff844 	movi	r4,-31
8111e82c:	2085c83a 	sub	r2,r4,r2
8111e830:	8888d83a 	srl	r4,r17,r2
8111e834:	00800804 	movi	r2,32
8111e838:	18802126 	beq	r3,r2,8111e8c0 <__divdf3+0x8c4>
8111e83c:	00801004 	movi	r2,64
8111e840:	10c5c83a 	sub	r2,r2,r3
8111e844:	8884983a 	sll	r2,r17,r2
8111e848:	1204b03a 	or	r2,r2,r8
8111e84c:	1004c03a 	cmpne	r2,r2,zero
8111e850:	2084b03a 	or	r2,r4,r2
8111e854:	144001cc 	andi	r17,r2,7
8111e858:	88000d1e 	bne	r17,zero,8111e890 <__divdf3+0x894>
8111e85c:	000b883a 	mov	r5,zero
8111e860:	1024d0fa 	srli	r18,r2,3
8111e864:	98c0004c 	andi	r3,r19,1
8111e868:	0005883a 	mov	r2,zero
8111e86c:	9464b03a 	or	r18,r18,r17
8111e870:	003e4106 	br	8111e178 <__reset+0xfb0fe178>
8111e874:	1007883a 	mov	r3,r2
8111e878:	0023883a 	mov	r17,zero
8111e87c:	880a927a 	slli	r5,r17,9
8111e880:	1805883a 	mov	r2,r3
8111e884:	8822977a 	slli	r17,r17,29
8111e888:	280ad33a 	srli	r5,r5,12
8111e88c:	003ff406 	br	8111e860 <__reset+0xfb0fe860>
8111e890:	10c003cc 	andi	r3,r2,15
8111e894:	01000104 	movi	r4,4
8111e898:	193ff626 	beq	r3,r4,8111e874 <__reset+0xfb0fe874>
8111e89c:	0023883a 	mov	r17,zero
8111e8a0:	003fca06 	br	8111e7cc <__reset+0xfb0fe7cc>
8111e8a4:	813fd336 	bltu	r16,r4,8111e7f4 <__reset+0xfb0fe7f4>
8111e8a8:	1023883a 	mov	r17,r2
8111e8ac:	003fa806 	br	8111e750 <__reset+0xfb0fe750>
8111e8b0:	b0ffd636 	bltu	r22,r3,8111e80c <__reset+0xfb0fe80c>
8111e8b4:	1011883a 	mov	r8,r2
8111e8b8:	b0ff341e 	bne	r22,r3,8111e58c <__reset+0xfb0fe58c>
8111e8bc:	003f3406 	br	8111e590 <__reset+0xfb0fe590>
8111e8c0:	0005883a 	mov	r2,zero
8111e8c4:	003fe006 	br	8111e848 <__reset+0xfb0fe848>
8111e8c8:	00800434 	movhi	r2,16
8111e8cc:	89400234 	orhi	r5,r17,8
8111e8d0:	10bfffc4 	addi	r2,r2,-1
8111e8d4:	b807883a 	mov	r3,r23
8111e8d8:	288a703a 	and	r5,r5,r2
8111e8dc:	4025883a 	mov	r18,r8
8111e8e0:	003e8206 	br	8111e2ec <__reset+0xfb0fe2ec>

8111e8e4 <__eqdf2>:
8111e8e4:	2804d53a 	srli	r2,r5,20
8111e8e8:	3806d53a 	srli	r3,r7,20
8111e8ec:	02000434 	movhi	r8,16
8111e8f0:	423fffc4 	addi	r8,r8,-1
8111e8f4:	1081ffcc 	andi	r2,r2,2047
8111e8f8:	0281ffc4 	movi	r10,2047
8111e8fc:	2a12703a 	and	r9,r5,r8
8111e900:	18c1ffcc 	andi	r3,r3,2047
8111e904:	3a10703a 	and	r8,r7,r8
8111e908:	280ad7fa 	srli	r5,r5,31
8111e90c:	380ed7fa 	srli	r7,r7,31
8111e910:	12801026 	beq	r2,r10,8111e954 <__eqdf2+0x70>
8111e914:	0281ffc4 	movi	r10,2047
8111e918:	1a800a26 	beq	r3,r10,8111e944 <__eqdf2+0x60>
8111e91c:	10c00226 	beq	r2,r3,8111e928 <__eqdf2+0x44>
8111e920:	00800044 	movi	r2,1
8111e924:	f800283a 	ret
8111e928:	4a3ffd1e 	bne	r9,r8,8111e920 <__reset+0xfb0fe920>
8111e92c:	21bffc1e 	bne	r4,r6,8111e920 <__reset+0xfb0fe920>
8111e930:	29c00c26 	beq	r5,r7,8111e964 <__eqdf2+0x80>
8111e934:	103ffa1e 	bne	r2,zero,8111e920 <__reset+0xfb0fe920>
8111e938:	2244b03a 	or	r2,r4,r9
8111e93c:	1004c03a 	cmpne	r2,r2,zero
8111e940:	f800283a 	ret
8111e944:	3214b03a 	or	r10,r6,r8
8111e948:	503ff426 	beq	r10,zero,8111e91c <__reset+0xfb0fe91c>
8111e94c:	00800044 	movi	r2,1
8111e950:	f800283a 	ret
8111e954:	2254b03a 	or	r10,r4,r9
8111e958:	503fee26 	beq	r10,zero,8111e914 <__reset+0xfb0fe914>
8111e95c:	00800044 	movi	r2,1
8111e960:	f800283a 	ret
8111e964:	0005883a 	mov	r2,zero
8111e968:	f800283a 	ret

8111e96c <__gedf2>:
8111e96c:	2804d53a 	srli	r2,r5,20
8111e970:	3806d53a 	srli	r3,r7,20
8111e974:	02000434 	movhi	r8,16
8111e978:	423fffc4 	addi	r8,r8,-1
8111e97c:	1081ffcc 	andi	r2,r2,2047
8111e980:	0241ffc4 	movi	r9,2047
8111e984:	2a14703a 	and	r10,r5,r8
8111e988:	18c1ffcc 	andi	r3,r3,2047
8111e98c:	3a10703a 	and	r8,r7,r8
8111e990:	280ad7fa 	srli	r5,r5,31
8111e994:	380ed7fa 	srli	r7,r7,31
8111e998:	12401d26 	beq	r2,r9,8111ea10 <__gedf2+0xa4>
8111e99c:	0241ffc4 	movi	r9,2047
8111e9a0:	1a401226 	beq	r3,r9,8111e9ec <__gedf2+0x80>
8111e9a4:	1000081e 	bne	r2,zero,8111e9c8 <__gedf2+0x5c>
8111e9a8:	2296b03a 	or	r11,r4,r10
8111e9ac:	5813003a 	cmpeq	r9,r11,zero
8111e9b0:	1800091e 	bne	r3,zero,8111e9d8 <__gedf2+0x6c>
8111e9b4:	3218b03a 	or	r12,r6,r8
8111e9b8:	6000071e 	bne	r12,zero,8111e9d8 <__gedf2+0x6c>
8111e9bc:	0005883a 	mov	r2,zero
8111e9c0:	5800101e 	bne	r11,zero,8111ea04 <__gedf2+0x98>
8111e9c4:	f800283a 	ret
8111e9c8:	18000c1e 	bne	r3,zero,8111e9fc <__gedf2+0x90>
8111e9cc:	3212b03a 	or	r9,r6,r8
8111e9d0:	48000c26 	beq	r9,zero,8111ea04 <__gedf2+0x98>
8111e9d4:	0013883a 	mov	r9,zero
8111e9d8:	39c03fcc 	andi	r7,r7,255
8111e9dc:	48000826 	beq	r9,zero,8111ea00 <__gedf2+0x94>
8111e9e0:	38000926 	beq	r7,zero,8111ea08 <__gedf2+0x9c>
8111e9e4:	00800044 	movi	r2,1
8111e9e8:	f800283a 	ret
8111e9ec:	3212b03a 	or	r9,r6,r8
8111e9f0:	483fec26 	beq	r9,zero,8111e9a4 <__reset+0xfb0fe9a4>
8111e9f4:	00bfff84 	movi	r2,-2
8111e9f8:	f800283a 	ret
8111e9fc:	39c03fcc 	andi	r7,r7,255
8111ea00:	29c00626 	beq	r5,r7,8111ea1c <__gedf2+0xb0>
8111ea04:	283ff726 	beq	r5,zero,8111e9e4 <__reset+0xfb0fe9e4>
8111ea08:	00bfffc4 	movi	r2,-1
8111ea0c:	f800283a 	ret
8111ea10:	2292b03a 	or	r9,r4,r10
8111ea14:	483fe126 	beq	r9,zero,8111e99c <__reset+0xfb0fe99c>
8111ea18:	003ff606 	br	8111e9f4 <__reset+0xfb0fe9f4>
8111ea1c:	18bff916 	blt	r3,r2,8111ea04 <__reset+0xfb0fea04>
8111ea20:	10c00316 	blt	r2,r3,8111ea30 <__gedf2+0xc4>
8111ea24:	42bff736 	bltu	r8,r10,8111ea04 <__reset+0xfb0fea04>
8111ea28:	52000326 	beq	r10,r8,8111ea38 <__gedf2+0xcc>
8111ea2c:	5200042e 	bgeu	r10,r8,8111ea40 <__gedf2+0xd4>
8111ea30:	283fec1e 	bne	r5,zero,8111e9e4 <__reset+0xfb0fe9e4>
8111ea34:	003ff406 	br	8111ea08 <__reset+0xfb0fea08>
8111ea38:	313ff236 	bltu	r6,r4,8111ea04 <__reset+0xfb0fea04>
8111ea3c:	21bffc36 	bltu	r4,r6,8111ea30 <__reset+0xfb0fea30>
8111ea40:	0005883a 	mov	r2,zero
8111ea44:	f800283a 	ret

8111ea48 <__ledf2>:
8111ea48:	2804d53a 	srli	r2,r5,20
8111ea4c:	3810d53a 	srli	r8,r7,20
8111ea50:	00c00434 	movhi	r3,16
8111ea54:	18ffffc4 	addi	r3,r3,-1
8111ea58:	1081ffcc 	andi	r2,r2,2047
8111ea5c:	0241ffc4 	movi	r9,2047
8111ea60:	28d4703a 	and	r10,r5,r3
8111ea64:	4201ffcc 	andi	r8,r8,2047
8111ea68:	38c6703a 	and	r3,r7,r3
8111ea6c:	280ad7fa 	srli	r5,r5,31
8111ea70:	380ed7fa 	srli	r7,r7,31
8111ea74:	12401f26 	beq	r2,r9,8111eaf4 <__ledf2+0xac>
8111ea78:	0241ffc4 	movi	r9,2047
8111ea7c:	42401426 	beq	r8,r9,8111ead0 <__ledf2+0x88>
8111ea80:	1000091e 	bne	r2,zero,8111eaa8 <__ledf2+0x60>
8111ea84:	2296b03a 	or	r11,r4,r10
8111ea88:	5813003a 	cmpeq	r9,r11,zero
8111ea8c:	29403fcc 	andi	r5,r5,255
8111ea90:	40000a1e 	bne	r8,zero,8111eabc <__ledf2+0x74>
8111ea94:	30d8b03a 	or	r12,r6,r3
8111ea98:	6000081e 	bne	r12,zero,8111eabc <__ledf2+0x74>
8111ea9c:	0005883a 	mov	r2,zero
8111eaa0:	5800111e 	bne	r11,zero,8111eae8 <__ledf2+0xa0>
8111eaa4:	f800283a 	ret
8111eaa8:	29403fcc 	andi	r5,r5,255
8111eaac:	40000c1e 	bne	r8,zero,8111eae0 <__ledf2+0x98>
8111eab0:	30d2b03a 	or	r9,r6,r3
8111eab4:	48000c26 	beq	r9,zero,8111eae8 <__ledf2+0xa0>
8111eab8:	0013883a 	mov	r9,zero
8111eabc:	39c03fcc 	andi	r7,r7,255
8111eac0:	48000826 	beq	r9,zero,8111eae4 <__ledf2+0x9c>
8111eac4:	38001126 	beq	r7,zero,8111eb0c <__ledf2+0xc4>
8111eac8:	00800044 	movi	r2,1
8111eacc:	f800283a 	ret
8111ead0:	30d2b03a 	or	r9,r6,r3
8111ead4:	483fea26 	beq	r9,zero,8111ea80 <__reset+0xfb0fea80>
8111ead8:	00800084 	movi	r2,2
8111eadc:	f800283a 	ret
8111eae0:	39c03fcc 	andi	r7,r7,255
8111eae4:	39400726 	beq	r7,r5,8111eb04 <__ledf2+0xbc>
8111eae8:	2800081e 	bne	r5,zero,8111eb0c <__ledf2+0xc4>
8111eaec:	00800044 	movi	r2,1
8111eaf0:	f800283a 	ret
8111eaf4:	2292b03a 	or	r9,r4,r10
8111eaf8:	483fdf26 	beq	r9,zero,8111ea78 <__reset+0xfb0fea78>
8111eafc:	00800084 	movi	r2,2
8111eb00:	f800283a 	ret
8111eb04:	4080030e 	bge	r8,r2,8111eb14 <__ledf2+0xcc>
8111eb08:	383fef26 	beq	r7,zero,8111eac8 <__reset+0xfb0feac8>
8111eb0c:	00bfffc4 	movi	r2,-1
8111eb10:	f800283a 	ret
8111eb14:	123feb16 	blt	r2,r8,8111eac4 <__reset+0xfb0feac4>
8111eb18:	1abff336 	bltu	r3,r10,8111eae8 <__reset+0xfb0feae8>
8111eb1c:	50c00326 	beq	r10,r3,8111eb2c <__ledf2+0xe4>
8111eb20:	50c0042e 	bgeu	r10,r3,8111eb34 <__ledf2+0xec>
8111eb24:	283fe81e 	bne	r5,zero,8111eac8 <__reset+0xfb0feac8>
8111eb28:	003ff806 	br	8111eb0c <__reset+0xfb0feb0c>
8111eb2c:	313fee36 	bltu	r6,r4,8111eae8 <__reset+0xfb0feae8>
8111eb30:	21bffc36 	bltu	r4,r6,8111eb24 <__reset+0xfb0feb24>
8111eb34:	0005883a 	mov	r2,zero
8111eb38:	f800283a 	ret

8111eb3c <__subdf3>:
8111eb3c:	02000434 	movhi	r8,16
8111eb40:	423fffc4 	addi	r8,r8,-1
8111eb44:	defffb04 	addi	sp,sp,-20
8111eb48:	2a14703a 	and	r10,r5,r8
8111eb4c:	3812d53a 	srli	r9,r7,20
8111eb50:	3a10703a 	and	r8,r7,r8
8111eb54:	2006d77a 	srli	r3,r4,29
8111eb58:	3004d77a 	srli	r2,r6,29
8111eb5c:	dc000015 	stw	r16,0(sp)
8111eb60:	501490fa 	slli	r10,r10,3
8111eb64:	2820d53a 	srli	r16,r5,20
8111eb68:	401090fa 	slli	r8,r8,3
8111eb6c:	dc800215 	stw	r18,8(sp)
8111eb70:	dc400115 	stw	r17,4(sp)
8111eb74:	dfc00415 	stw	ra,16(sp)
8111eb78:	202290fa 	slli	r17,r4,3
8111eb7c:	dcc00315 	stw	r19,12(sp)
8111eb80:	4a41ffcc 	andi	r9,r9,2047
8111eb84:	0101ffc4 	movi	r4,2047
8111eb88:	2824d7fa 	srli	r18,r5,31
8111eb8c:	8401ffcc 	andi	r16,r16,2047
8111eb90:	50c6b03a 	or	r3,r10,r3
8111eb94:	380ed7fa 	srli	r7,r7,31
8111eb98:	408ab03a 	or	r5,r8,r2
8111eb9c:	300c90fa 	slli	r6,r6,3
8111eba0:	49009626 	beq	r9,r4,8111edfc <__subdf3+0x2c0>
8111eba4:	39c0005c 	xori	r7,r7,1
8111eba8:	8245c83a 	sub	r2,r16,r9
8111ebac:	3c807426 	beq	r7,r18,8111ed80 <__subdf3+0x244>
8111ebb0:	0080af0e 	bge	zero,r2,8111ee70 <__subdf3+0x334>
8111ebb4:	48002a1e 	bne	r9,zero,8111ec60 <__subdf3+0x124>
8111ebb8:	2988b03a 	or	r4,r5,r6
8111ebbc:	20009a1e 	bne	r4,zero,8111ee28 <__subdf3+0x2ec>
8111ebc0:	888001cc 	andi	r2,r17,7
8111ebc4:	10000726 	beq	r2,zero,8111ebe4 <__subdf3+0xa8>
8111ebc8:	888003cc 	andi	r2,r17,15
8111ebcc:	01000104 	movi	r4,4
8111ebd0:	11000426 	beq	r2,r4,8111ebe4 <__subdf3+0xa8>
8111ebd4:	890b883a 	add	r5,r17,r4
8111ebd8:	2c63803a 	cmpltu	r17,r5,r17
8111ebdc:	1c47883a 	add	r3,r3,r17
8111ebe0:	2823883a 	mov	r17,r5
8111ebe4:	1880202c 	andhi	r2,r3,128
8111ebe8:	10005926 	beq	r2,zero,8111ed50 <__subdf3+0x214>
8111ebec:	84000044 	addi	r16,r16,1
8111ebf0:	0081ffc4 	movi	r2,2047
8111ebf4:	8080be26 	beq	r16,r2,8111eef0 <__subdf3+0x3b4>
8111ebf8:	017fe034 	movhi	r5,65408
8111ebfc:	297fffc4 	addi	r5,r5,-1
8111ec00:	1946703a 	and	r3,r3,r5
8111ec04:	1804977a 	slli	r2,r3,29
8111ec08:	1806927a 	slli	r3,r3,9
8111ec0c:	8822d0fa 	srli	r17,r17,3
8111ec10:	8401ffcc 	andi	r16,r16,2047
8111ec14:	180ad33a 	srli	r5,r3,12
8111ec18:	9100004c 	andi	r4,r18,1
8111ec1c:	1444b03a 	or	r2,r2,r17
8111ec20:	80c1ffcc 	andi	r3,r16,2047
8111ec24:	1820953a 	slli	r16,r3,20
8111ec28:	20c03fcc 	andi	r3,r4,255
8111ec2c:	180897fa 	slli	r4,r3,31
8111ec30:	00c00434 	movhi	r3,16
8111ec34:	18ffffc4 	addi	r3,r3,-1
8111ec38:	28c6703a 	and	r3,r5,r3
8111ec3c:	1c06b03a 	or	r3,r3,r16
8111ec40:	1906b03a 	or	r3,r3,r4
8111ec44:	dfc00417 	ldw	ra,16(sp)
8111ec48:	dcc00317 	ldw	r19,12(sp)
8111ec4c:	dc800217 	ldw	r18,8(sp)
8111ec50:	dc400117 	ldw	r17,4(sp)
8111ec54:	dc000017 	ldw	r16,0(sp)
8111ec58:	dec00504 	addi	sp,sp,20
8111ec5c:	f800283a 	ret
8111ec60:	0101ffc4 	movi	r4,2047
8111ec64:	813fd626 	beq	r16,r4,8111ebc0 <__reset+0xfb0febc0>
8111ec68:	29402034 	orhi	r5,r5,128
8111ec6c:	01000e04 	movi	r4,56
8111ec70:	2080a316 	blt	r4,r2,8111ef00 <__subdf3+0x3c4>
8111ec74:	010007c4 	movi	r4,31
8111ec78:	2080c616 	blt	r4,r2,8111ef94 <__subdf3+0x458>
8111ec7c:	01000804 	movi	r4,32
8111ec80:	2089c83a 	sub	r4,r4,r2
8111ec84:	2910983a 	sll	r8,r5,r4
8111ec88:	308ed83a 	srl	r7,r6,r2
8111ec8c:	3108983a 	sll	r4,r6,r4
8111ec90:	2884d83a 	srl	r2,r5,r2
8111ec94:	41ccb03a 	or	r6,r8,r7
8111ec98:	2008c03a 	cmpne	r4,r4,zero
8111ec9c:	310cb03a 	or	r6,r6,r4
8111eca0:	898dc83a 	sub	r6,r17,r6
8111eca4:	89a3803a 	cmpltu	r17,r17,r6
8111eca8:	1887c83a 	sub	r3,r3,r2
8111ecac:	1c47c83a 	sub	r3,r3,r17
8111ecb0:	3023883a 	mov	r17,r6
8111ecb4:	1880202c 	andhi	r2,r3,128
8111ecb8:	10002326 	beq	r2,zero,8111ed48 <__subdf3+0x20c>
8111ecbc:	04c02034 	movhi	r19,128
8111ecc0:	9cffffc4 	addi	r19,r19,-1
8111ecc4:	1ce6703a 	and	r19,r3,r19
8111ecc8:	98007a26 	beq	r19,zero,8111eeb4 <__subdf3+0x378>
8111eccc:	9809883a 	mov	r4,r19
8111ecd0:	110f3780 	call	8110f378 <__clzsi2>
8111ecd4:	113ffe04 	addi	r4,r2,-8
8111ecd8:	00c007c4 	movi	r3,31
8111ecdc:	19007b16 	blt	r3,r4,8111eecc <__subdf3+0x390>
8111ece0:	00800804 	movi	r2,32
8111ece4:	1105c83a 	sub	r2,r2,r4
8111ece8:	8884d83a 	srl	r2,r17,r2
8111ecec:	9906983a 	sll	r3,r19,r4
8111ecf0:	8922983a 	sll	r17,r17,r4
8111ecf4:	10c4b03a 	or	r2,r2,r3
8111ecf8:	24007816 	blt	r4,r16,8111eedc <__subdf3+0x3a0>
8111ecfc:	2421c83a 	sub	r16,r4,r16
8111ed00:	80c00044 	addi	r3,r16,1
8111ed04:	010007c4 	movi	r4,31
8111ed08:	20c09516 	blt	r4,r3,8111ef60 <__subdf3+0x424>
8111ed0c:	01400804 	movi	r5,32
8111ed10:	28cbc83a 	sub	r5,r5,r3
8111ed14:	88c8d83a 	srl	r4,r17,r3
8111ed18:	8962983a 	sll	r17,r17,r5
8111ed1c:	114a983a 	sll	r5,r2,r5
8111ed20:	10c6d83a 	srl	r3,r2,r3
8111ed24:	8804c03a 	cmpne	r2,r17,zero
8111ed28:	290ab03a 	or	r5,r5,r4
8111ed2c:	28a2b03a 	or	r17,r5,r2
8111ed30:	0021883a 	mov	r16,zero
8111ed34:	003fa206 	br	8111ebc0 <__reset+0xfb0febc0>
8111ed38:	2090b03a 	or	r8,r4,r2
8111ed3c:	40018e26 	beq	r8,zero,8111f378 <__subdf3+0x83c>
8111ed40:	1007883a 	mov	r3,r2
8111ed44:	2023883a 	mov	r17,r4
8111ed48:	888001cc 	andi	r2,r17,7
8111ed4c:	103f9e1e 	bne	r2,zero,8111ebc8 <__reset+0xfb0febc8>
8111ed50:	1804977a 	slli	r2,r3,29
8111ed54:	8822d0fa 	srli	r17,r17,3
8111ed58:	1810d0fa 	srli	r8,r3,3
8111ed5c:	9100004c 	andi	r4,r18,1
8111ed60:	1444b03a 	or	r2,r2,r17
8111ed64:	00c1ffc4 	movi	r3,2047
8111ed68:	80c02826 	beq	r16,r3,8111ee0c <__subdf3+0x2d0>
8111ed6c:	01400434 	movhi	r5,16
8111ed70:	297fffc4 	addi	r5,r5,-1
8111ed74:	80e0703a 	and	r16,r16,r3
8111ed78:	414a703a 	and	r5,r8,r5
8111ed7c:	003fa806 	br	8111ec20 <__reset+0xfb0fec20>
8111ed80:	0080630e 	bge	zero,r2,8111ef10 <__subdf3+0x3d4>
8111ed84:	48003026 	beq	r9,zero,8111ee48 <__subdf3+0x30c>
8111ed88:	0101ffc4 	movi	r4,2047
8111ed8c:	813f8c26 	beq	r16,r4,8111ebc0 <__reset+0xfb0febc0>
8111ed90:	29402034 	orhi	r5,r5,128
8111ed94:	01000e04 	movi	r4,56
8111ed98:	2080a90e 	bge	r4,r2,8111f040 <__subdf3+0x504>
8111ed9c:	298cb03a 	or	r6,r5,r6
8111eda0:	3012c03a 	cmpne	r9,r6,zero
8111eda4:	0005883a 	mov	r2,zero
8111eda8:	4c53883a 	add	r9,r9,r17
8111edac:	4c63803a 	cmpltu	r17,r9,r17
8111edb0:	10c7883a 	add	r3,r2,r3
8111edb4:	88c7883a 	add	r3,r17,r3
8111edb8:	4823883a 	mov	r17,r9
8111edbc:	1880202c 	andhi	r2,r3,128
8111edc0:	1000d026 	beq	r2,zero,8111f104 <__subdf3+0x5c8>
8111edc4:	84000044 	addi	r16,r16,1
8111edc8:	0081ffc4 	movi	r2,2047
8111edcc:	8080fe26 	beq	r16,r2,8111f1c8 <__subdf3+0x68c>
8111edd0:	00bfe034 	movhi	r2,65408
8111edd4:	10bfffc4 	addi	r2,r2,-1
8111edd8:	1886703a 	and	r3,r3,r2
8111eddc:	880ad07a 	srli	r5,r17,1
8111ede0:	180497fa 	slli	r2,r3,31
8111ede4:	8900004c 	andi	r4,r17,1
8111ede8:	2922b03a 	or	r17,r5,r4
8111edec:	1806d07a 	srli	r3,r3,1
8111edf0:	1462b03a 	or	r17,r2,r17
8111edf4:	3825883a 	mov	r18,r7
8111edf8:	003f7106 	br	8111ebc0 <__reset+0xfb0febc0>
8111edfc:	2984b03a 	or	r2,r5,r6
8111ee00:	103f6826 	beq	r2,zero,8111eba4 <__reset+0xfb0feba4>
8111ee04:	39c03fcc 	andi	r7,r7,255
8111ee08:	003f6706 	br	8111eba8 <__reset+0xfb0feba8>
8111ee0c:	4086b03a 	or	r3,r8,r2
8111ee10:	18015226 	beq	r3,zero,8111f35c <__subdf3+0x820>
8111ee14:	00c00434 	movhi	r3,16
8111ee18:	41400234 	orhi	r5,r8,8
8111ee1c:	18ffffc4 	addi	r3,r3,-1
8111ee20:	28ca703a 	and	r5,r5,r3
8111ee24:	003f7e06 	br	8111ec20 <__reset+0xfb0fec20>
8111ee28:	10bfffc4 	addi	r2,r2,-1
8111ee2c:	1000491e 	bne	r2,zero,8111ef54 <__subdf3+0x418>
8111ee30:	898fc83a 	sub	r7,r17,r6
8111ee34:	89e3803a 	cmpltu	r17,r17,r7
8111ee38:	1947c83a 	sub	r3,r3,r5
8111ee3c:	1c47c83a 	sub	r3,r3,r17
8111ee40:	3823883a 	mov	r17,r7
8111ee44:	003f9b06 	br	8111ecb4 <__reset+0xfb0fecb4>
8111ee48:	2988b03a 	or	r4,r5,r6
8111ee4c:	203f5c26 	beq	r4,zero,8111ebc0 <__reset+0xfb0febc0>
8111ee50:	10bfffc4 	addi	r2,r2,-1
8111ee54:	1000931e 	bne	r2,zero,8111f0a4 <__subdf3+0x568>
8111ee58:	898d883a 	add	r6,r17,r6
8111ee5c:	3463803a 	cmpltu	r17,r6,r17
8111ee60:	1947883a 	add	r3,r3,r5
8111ee64:	88c7883a 	add	r3,r17,r3
8111ee68:	3023883a 	mov	r17,r6
8111ee6c:	003fd306 	br	8111edbc <__reset+0xfb0fedbc>
8111ee70:	1000541e 	bne	r2,zero,8111efc4 <__subdf3+0x488>
8111ee74:	80800044 	addi	r2,r16,1
8111ee78:	1081ffcc 	andi	r2,r2,2047
8111ee7c:	01000044 	movi	r4,1
8111ee80:	2080a20e 	bge	r4,r2,8111f10c <__subdf3+0x5d0>
8111ee84:	8989c83a 	sub	r4,r17,r6
8111ee88:	8905803a 	cmpltu	r2,r17,r4
8111ee8c:	1967c83a 	sub	r19,r3,r5
8111ee90:	98a7c83a 	sub	r19,r19,r2
8111ee94:	9880202c 	andhi	r2,r19,128
8111ee98:	10006326 	beq	r2,zero,8111f028 <__subdf3+0x4ec>
8111ee9c:	3463c83a 	sub	r17,r6,r17
8111eea0:	28c7c83a 	sub	r3,r5,r3
8111eea4:	344d803a 	cmpltu	r6,r6,r17
8111eea8:	19a7c83a 	sub	r19,r3,r6
8111eeac:	3825883a 	mov	r18,r7
8111eeb0:	983f861e 	bne	r19,zero,8111eccc <__reset+0xfb0feccc>
8111eeb4:	8809883a 	mov	r4,r17
8111eeb8:	110f3780 	call	8110f378 <__clzsi2>
8111eebc:	10800804 	addi	r2,r2,32
8111eec0:	113ffe04 	addi	r4,r2,-8
8111eec4:	00c007c4 	movi	r3,31
8111eec8:	193f850e 	bge	r3,r4,8111ece0 <__reset+0xfb0fece0>
8111eecc:	10bff604 	addi	r2,r2,-40
8111eed0:	8884983a 	sll	r2,r17,r2
8111eed4:	0023883a 	mov	r17,zero
8111eed8:	243f880e 	bge	r4,r16,8111ecfc <__reset+0xfb0fecfc>
8111eedc:	00ffe034 	movhi	r3,65408
8111eee0:	18ffffc4 	addi	r3,r3,-1
8111eee4:	8121c83a 	sub	r16,r16,r4
8111eee8:	10c6703a 	and	r3,r2,r3
8111eeec:	003f3406 	br	8111ebc0 <__reset+0xfb0febc0>
8111eef0:	9100004c 	andi	r4,r18,1
8111eef4:	000b883a 	mov	r5,zero
8111eef8:	0005883a 	mov	r2,zero
8111eefc:	003f4806 	br	8111ec20 <__reset+0xfb0fec20>
8111ef00:	298cb03a 	or	r6,r5,r6
8111ef04:	300cc03a 	cmpne	r6,r6,zero
8111ef08:	0005883a 	mov	r2,zero
8111ef0c:	003f6406 	br	8111eca0 <__reset+0xfb0feca0>
8111ef10:	10009a1e 	bne	r2,zero,8111f17c <__subdf3+0x640>
8111ef14:	82400044 	addi	r9,r16,1
8111ef18:	4881ffcc 	andi	r2,r9,2047
8111ef1c:	02800044 	movi	r10,1
8111ef20:	5080670e 	bge	r10,r2,8111f0c0 <__subdf3+0x584>
8111ef24:	0081ffc4 	movi	r2,2047
8111ef28:	4880af26 	beq	r9,r2,8111f1e8 <__subdf3+0x6ac>
8111ef2c:	898d883a 	add	r6,r17,r6
8111ef30:	1945883a 	add	r2,r3,r5
8111ef34:	3447803a 	cmpltu	r3,r6,r17
8111ef38:	1887883a 	add	r3,r3,r2
8111ef3c:	182297fa 	slli	r17,r3,31
8111ef40:	300cd07a 	srli	r6,r6,1
8111ef44:	1806d07a 	srli	r3,r3,1
8111ef48:	4821883a 	mov	r16,r9
8111ef4c:	89a2b03a 	or	r17,r17,r6
8111ef50:	003f1b06 	br	8111ebc0 <__reset+0xfb0febc0>
8111ef54:	0101ffc4 	movi	r4,2047
8111ef58:	813f441e 	bne	r16,r4,8111ec6c <__reset+0xfb0fec6c>
8111ef5c:	003f1806 	br	8111ebc0 <__reset+0xfb0febc0>
8111ef60:	843ff844 	addi	r16,r16,-31
8111ef64:	01400804 	movi	r5,32
8111ef68:	1408d83a 	srl	r4,r2,r16
8111ef6c:	19405026 	beq	r3,r5,8111f0b0 <__subdf3+0x574>
8111ef70:	01401004 	movi	r5,64
8111ef74:	28c7c83a 	sub	r3,r5,r3
8111ef78:	10c4983a 	sll	r2,r2,r3
8111ef7c:	88a2b03a 	or	r17,r17,r2
8111ef80:	8822c03a 	cmpne	r17,r17,zero
8111ef84:	2462b03a 	or	r17,r4,r17
8111ef88:	0007883a 	mov	r3,zero
8111ef8c:	0021883a 	mov	r16,zero
8111ef90:	003f6d06 	br	8111ed48 <__reset+0xfb0fed48>
8111ef94:	11fff804 	addi	r7,r2,-32
8111ef98:	01000804 	movi	r4,32
8111ef9c:	29ced83a 	srl	r7,r5,r7
8111efa0:	11004526 	beq	r2,r4,8111f0b8 <__subdf3+0x57c>
8111efa4:	01001004 	movi	r4,64
8111efa8:	2089c83a 	sub	r4,r4,r2
8111efac:	2904983a 	sll	r2,r5,r4
8111efb0:	118cb03a 	or	r6,r2,r6
8111efb4:	300cc03a 	cmpne	r6,r6,zero
8111efb8:	398cb03a 	or	r6,r7,r6
8111efbc:	0005883a 	mov	r2,zero
8111efc0:	003f3706 	br	8111eca0 <__reset+0xfb0feca0>
8111efc4:	80002a26 	beq	r16,zero,8111f070 <__subdf3+0x534>
8111efc8:	0101ffc4 	movi	r4,2047
8111efcc:	49006626 	beq	r9,r4,8111f168 <__subdf3+0x62c>
8111efd0:	0085c83a 	sub	r2,zero,r2
8111efd4:	18c02034 	orhi	r3,r3,128
8111efd8:	01000e04 	movi	r4,56
8111efdc:	20807e16 	blt	r4,r2,8111f1d8 <__subdf3+0x69c>
8111efe0:	010007c4 	movi	r4,31
8111efe4:	2080e716 	blt	r4,r2,8111f384 <__subdf3+0x848>
8111efe8:	01000804 	movi	r4,32
8111efec:	2089c83a 	sub	r4,r4,r2
8111eff0:	1914983a 	sll	r10,r3,r4
8111eff4:	8890d83a 	srl	r8,r17,r2
8111eff8:	8908983a 	sll	r4,r17,r4
8111effc:	1884d83a 	srl	r2,r3,r2
8111f000:	5222b03a 	or	r17,r10,r8
8111f004:	2006c03a 	cmpne	r3,r4,zero
8111f008:	88e2b03a 	or	r17,r17,r3
8111f00c:	3463c83a 	sub	r17,r6,r17
8111f010:	2885c83a 	sub	r2,r5,r2
8111f014:	344d803a 	cmpltu	r6,r6,r17
8111f018:	1187c83a 	sub	r3,r2,r6
8111f01c:	4821883a 	mov	r16,r9
8111f020:	3825883a 	mov	r18,r7
8111f024:	003f2306 	br	8111ecb4 <__reset+0xfb0fecb4>
8111f028:	24d0b03a 	or	r8,r4,r19
8111f02c:	40001b1e 	bne	r8,zero,8111f09c <__subdf3+0x560>
8111f030:	0005883a 	mov	r2,zero
8111f034:	0009883a 	mov	r4,zero
8111f038:	0021883a 	mov	r16,zero
8111f03c:	003f4906 	br	8111ed64 <__reset+0xfb0fed64>
8111f040:	010007c4 	movi	r4,31
8111f044:	20803a16 	blt	r4,r2,8111f130 <__subdf3+0x5f4>
8111f048:	01000804 	movi	r4,32
8111f04c:	2089c83a 	sub	r4,r4,r2
8111f050:	2912983a 	sll	r9,r5,r4
8111f054:	3090d83a 	srl	r8,r6,r2
8111f058:	3108983a 	sll	r4,r6,r4
8111f05c:	2884d83a 	srl	r2,r5,r2
8111f060:	4a12b03a 	or	r9,r9,r8
8111f064:	2008c03a 	cmpne	r4,r4,zero
8111f068:	4912b03a 	or	r9,r9,r4
8111f06c:	003f4e06 	br	8111eda8 <__reset+0xfb0feda8>
8111f070:	1c48b03a 	or	r4,r3,r17
8111f074:	20003c26 	beq	r4,zero,8111f168 <__subdf3+0x62c>
8111f078:	0084303a 	nor	r2,zero,r2
8111f07c:	1000381e 	bne	r2,zero,8111f160 <__subdf3+0x624>
8111f080:	3463c83a 	sub	r17,r6,r17
8111f084:	28c5c83a 	sub	r2,r5,r3
8111f088:	344d803a 	cmpltu	r6,r6,r17
8111f08c:	1187c83a 	sub	r3,r2,r6
8111f090:	4821883a 	mov	r16,r9
8111f094:	3825883a 	mov	r18,r7
8111f098:	003f0606 	br	8111ecb4 <__reset+0xfb0fecb4>
8111f09c:	2023883a 	mov	r17,r4
8111f0a0:	003f0906 	br	8111ecc8 <__reset+0xfb0fecc8>
8111f0a4:	0101ffc4 	movi	r4,2047
8111f0a8:	813f3a1e 	bne	r16,r4,8111ed94 <__reset+0xfb0fed94>
8111f0ac:	003ec406 	br	8111ebc0 <__reset+0xfb0febc0>
8111f0b0:	0005883a 	mov	r2,zero
8111f0b4:	003fb106 	br	8111ef7c <__reset+0xfb0fef7c>
8111f0b8:	0005883a 	mov	r2,zero
8111f0bc:	003fbc06 	br	8111efb0 <__reset+0xfb0fefb0>
8111f0c0:	1c44b03a 	or	r2,r3,r17
8111f0c4:	80008e1e 	bne	r16,zero,8111f300 <__subdf3+0x7c4>
8111f0c8:	1000c826 	beq	r2,zero,8111f3ec <__subdf3+0x8b0>
8111f0cc:	2984b03a 	or	r2,r5,r6
8111f0d0:	103ebb26 	beq	r2,zero,8111ebc0 <__reset+0xfb0febc0>
8111f0d4:	8989883a 	add	r4,r17,r6
8111f0d8:	1945883a 	add	r2,r3,r5
8111f0dc:	2447803a 	cmpltu	r3,r4,r17
8111f0e0:	1887883a 	add	r3,r3,r2
8111f0e4:	1880202c 	andhi	r2,r3,128
8111f0e8:	2023883a 	mov	r17,r4
8111f0ec:	103f1626 	beq	r2,zero,8111ed48 <__reset+0xfb0fed48>
8111f0f0:	00bfe034 	movhi	r2,65408
8111f0f4:	10bfffc4 	addi	r2,r2,-1
8111f0f8:	5021883a 	mov	r16,r10
8111f0fc:	1886703a 	and	r3,r3,r2
8111f100:	003eaf06 	br	8111ebc0 <__reset+0xfb0febc0>
8111f104:	3825883a 	mov	r18,r7
8111f108:	003f0f06 	br	8111ed48 <__reset+0xfb0fed48>
8111f10c:	1c44b03a 	or	r2,r3,r17
8111f110:	8000251e 	bne	r16,zero,8111f1a8 <__subdf3+0x66c>
8111f114:	1000661e 	bne	r2,zero,8111f2b0 <__subdf3+0x774>
8111f118:	2990b03a 	or	r8,r5,r6
8111f11c:	40009626 	beq	r8,zero,8111f378 <__subdf3+0x83c>
8111f120:	2807883a 	mov	r3,r5
8111f124:	3023883a 	mov	r17,r6
8111f128:	3825883a 	mov	r18,r7
8111f12c:	003ea406 	br	8111ebc0 <__reset+0xfb0febc0>
8111f130:	127ff804 	addi	r9,r2,-32
8111f134:	01000804 	movi	r4,32
8111f138:	2a52d83a 	srl	r9,r5,r9
8111f13c:	11008c26 	beq	r2,r4,8111f370 <__subdf3+0x834>
8111f140:	01001004 	movi	r4,64
8111f144:	2085c83a 	sub	r2,r4,r2
8111f148:	2884983a 	sll	r2,r5,r2
8111f14c:	118cb03a 	or	r6,r2,r6
8111f150:	300cc03a 	cmpne	r6,r6,zero
8111f154:	4992b03a 	or	r9,r9,r6
8111f158:	0005883a 	mov	r2,zero
8111f15c:	003f1206 	br	8111eda8 <__reset+0xfb0feda8>
8111f160:	0101ffc4 	movi	r4,2047
8111f164:	493f9c1e 	bne	r9,r4,8111efd8 <__reset+0xfb0fefd8>
8111f168:	2807883a 	mov	r3,r5
8111f16c:	3023883a 	mov	r17,r6
8111f170:	4821883a 	mov	r16,r9
8111f174:	3825883a 	mov	r18,r7
8111f178:	003e9106 	br	8111ebc0 <__reset+0xfb0febc0>
8111f17c:	80001f1e 	bne	r16,zero,8111f1fc <__subdf3+0x6c0>
8111f180:	1c48b03a 	or	r4,r3,r17
8111f184:	20005a26 	beq	r4,zero,8111f2f0 <__subdf3+0x7b4>
8111f188:	0084303a 	nor	r2,zero,r2
8111f18c:	1000561e 	bne	r2,zero,8111f2e8 <__subdf3+0x7ac>
8111f190:	89a3883a 	add	r17,r17,r6
8111f194:	1945883a 	add	r2,r3,r5
8111f198:	898d803a 	cmpltu	r6,r17,r6
8111f19c:	3087883a 	add	r3,r6,r2
8111f1a0:	4821883a 	mov	r16,r9
8111f1a4:	003f0506 	br	8111edbc <__reset+0xfb0fedbc>
8111f1a8:	10002b1e 	bne	r2,zero,8111f258 <__subdf3+0x71c>
8111f1ac:	2984b03a 	or	r2,r5,r6
8111f1b0:	10008026 	beq	r2,zero,8111f3b4 <__subdf3+0x878>
8111f1b4:	2807883a 	mov	r3,r5
8111f1b8:	3023883a 	mov	r17,r6
8111f1bc:	3825883a 	mov	r18,r7
8111f1c0:	0401ffc4 	movi	r16,2047
8111f1c4:	003e7e06 	br	8111ebc0 <__reset+0xfb0febc0>
8111f1c8:	3809883a 	mov	r4,r7
8111f1cc:	0011883a 	mov	r8,zero
8111f1d0:	0005883a 	mov	r2,zero
8111f1d4:	003ee306 	br	8111ed64 <__reset+0xfb0fed64>
8111f1d8:	1c62b03a 	or	r17,r3,r17
8111f1dc:	8822c03a 	cmpne	r17,r17,zero
8111f1e0:	0005883a 	mov	r2,zero
8111f1e4:	003f8906 	br	8111f00c <__reset+0xfb0ff00c>
8111f1e8:	3809883a 	mov	r4,r7
8111f1ec:	4821883a 	mov	r16,r9
8111f1f0:	0011883a 	mov	r8,zero
8111f1f4:	0005883a 	mov	r2,zero
8111f1f8:	003eda06 	br	8111ed64 <__reset+0xfb0fed64>
8111f1fc:	0101ffc4 	movi	r4,2047
8111f200:	49003b26 	beq	r9,r4,8111f2f0 <__subdf3+0x7b4>
8111f204:	0085c83a 	sub	r2,zero,r2
8111f208:	18c02034 	orhi	r3,r3,128
8111f20c:	01000e04 	movi	r4,56
8111f210:	20806e16 	blt	r4,r2,8111f3cc <__subdf3+0x890>
8111f214:	010007c4 	movi	r4,31
8111f218:	20807716 	blt	r4,r2,8111f3f8 <__subdf3+0x8bc>
8111f21c:	01000804 	movi	r4,32
8111f220:	2089c83a 	sub	r4,r4,r2
8111f224:	1914983a 	sll	r10,r3,r4
8111f228:	8890d83a 	srl	r8,r17,r2
8111f22c:	8908983a 	sll	r4,r17,r4
8111f230:	1884d83a 	srl	r2,r3,r2
8111f234:	5222b03a 	or	r17,r10,r8
8111f238:	2006c03a 	cmpne	r3,r4,zero
8111f23c:	88e2b03a 	or	r17,r17,r3
8111f240:	89a3883a 	add	r17,r17,r6
8111f244:	1145883a 	add	r2,r2,r5
8111f248:	898d803a 	cmpltu	r6,r17,r6
8111f24c:	3087883a 	add	r3,r6,r2
8111f250:	4821883a 	mov	r16,r9
8111f254:	003ed906 	br	8111edbc <__reset+0xfb0fedbc>
8111f258:	2984b03a 	or	r2,r5,r6
8111f25c:	10004226 	beq	r2,zero,8111f368 <__subdf3+0x82c>
8111f260:	1808d0fa 	srli	r4,r3,3
8111f264:	8822d0fa 	srli	r17,r17,3
8111f268:	1806977a 	slli	r3,r3,29
8111f26c:	2080022c 	andhi	r2,r4,8
8111f270:	1c62b03a 	or	r17,r3,r17
8111f274:	10000826 	beq	r2,zero,8111f298 <__subdf3+0x75c>
8111f278:	2812d0fa 	srli	r9,r5,3
8111f27c:	4880022c 	andhi	r2,r9,8
8111f280:	1000051e 	bne	r2,zero,8111f298 <__subdf3+0x75c>
8111f284:	300cd0fa 	srli	r6,r6,3
8111f288:	2804977a 	slli	r2,r5,29
8111f28c:	4809883a 	mov	r4,r9
8111f290:	3825883a 	mov	r18,r7
8111f294:	11a2b03a 	or	r17,r2,r6
8111f298:	8806d77a 	srli	r3,r17,29
8111f29c:	200890fa 	slli	r4,r4,3
8111f2a0:	882290fa 	slli	r17,r17,3
8111f2a4:	0401ffc4 	movi	r16,2047
8111f2a8:	1906b03a 	or	r3,r3,r4
8111f2ac:	003e4406 	br	8111ebc0 <__reset+0xfb0febc0>
8111f2b0:	2984b03a 	or	r2,r5,r6
8111f2b4:	103e4226 	beq	r2,zero,8111ebc0 <__reset+0xfb0febc0>
8111f2b8:	8989c83a 	sub	r4,r17,r6
8111f2bc:	8911803a 	cmpltu	r8,r17,r4
8111f2c0:	1945c83a 	sub	r2,r3,r5
8111f2c4:	1205c83a 	sub	r2,r2,r8
8111f2c8:	1200202c 	andhi	r8,r2,128
8111f2cc:	403e9a26 	beq	r8,zero,8111ed38 <__reset+0xfb0fed38>
8111f2d0:	3463c83a 	sub	r17,r6,r17
8111f2d4:	28c5c83a 	sub	r2,r5,r3
8111f2d8:	344d803a 	cmpltu	r6,r6,r17
8111f2dc:	1187c83a 	sub	r3,r2,r6
8111f2e0:	3825883a 	mov	r18,r7
8111f2e4:	003e3606 	br	8111ebc0 <__reset+0xfb0febc0>
8111f2e8:	0101ffc4 	movi	r4,2047
8111f2ec:	493fc71e 	bne	r9,r4,8111f20c <__reset+0xfb0ff20c>
8111f2f0:	2807883a 	mov	r3,r5
8111f2f4:	3023883a 	mov	r17,r6
8111f2f8:	4821883a 	mov	r16,r9
8111f2fc:	003e3006 	br	8111ebc0 <__reset+0xfb0febc0>
8111f300:	10003626 	beq	r2,zero,8111f3dc <__subdf3+0x8a0>
8111f304:	2984b03a 	or	r2,r5,r6
8111f308:	10001726 	beq	r2,zero,8111f368 <__subdf3+0x82c>
8111f30c:	1808d0fa 	srli	r4,r3,3
8111f310:	8822d0fa 	srli	r17,r17,3
8111f314:	1806977a 	slli	r3,r3,29
8111f318:	2080022c 	andhi	r2,r4,8
8111f31c:	1c62b03a 	or	r17,r3,r17
8111f320:	10000726 	beq	r2,zero,8111f340 <__subdf3+0x804>
8111f324:	2812d0fa 	srli	r9,r5,3
8111f328:	4880022c 	andhi	r2,r9,8
8111f32c:	1000041e 	bne	r2,zero,8111f340 <__subdf3+0x804>
8111f330:	300cd0fa 	srli	r6,r6,3
8111f334:	2804977a 	slli	r2,r5,29
8111f338:	4809883a 	mov	r4,r9
8111f33c:	11a2b03a 	or	r17,r2,r6
8111f340:	8806d77a 	srli	r3,r17,29
8111f344:	200890fa 	slli	r4,r4,3
8111f348:	882290fa 	slli	r17,r17,3
8111f34c:	3825883a 	mov	r18,r7
8111f350:	1906b03a 	or	r3,r3,r4
8111f354:	0401ffc4 	movi	r16,2047
8111f358:	003e1906 	br	8111ebc0 <__reset+0xfb0febc0>
8111f35c:	000b883a 	mov	r5,zero
8111f360:	0005883a 	mov	r2,zero
8111f364:	003e2e06 	br	8111ec20 <__reset+0xfb0fec20>
8111f368:	0401ffc4 	movi	r16,2047
8111f36c:	003e1406 	br	8111ebc0 <__reset+0xfb0febc0>
8111f370:	0005883a 	mov	r2,zero
8111f374:	003f7506 	br	8111f14c <__reset+0xfb0ff14c>
8111f378:	0005883a 	mov	r2,zero
8111f37c:	0009883a 	mov	r4,zero
8111f380:	003e7806 	br	8111ed64 <__reset+0xfb0fed64>
8111f384:	123ff804 	addi	r8,r2,-32
8111f388:	01000804 	movi	r4,32
8111f38c:	1a10d83a 	srl	r8,r3,r8
8111f390:	11002526 	beq	r2,r4,8111f428 <__subdf3+0x8ec>
8111f394:	01001004 	movi	r4,64
8111f398:	2085c83a 	sub	r2,r4,r2
8111f39c:	1884983a 	sll	r2,r3,r2
8111f3a0:	1444b03a 	or	r2,r2,r17
8111f3a4:	1004c03a 	cmpne	r2,r2,zero
8111f3a8:	40a2b03a 	or	r17,r8,r2
8111f3ac:	0005883a 	mov	r2,zero
8111f3b0:	003f1606 	br	8111f00c <__reset+0xfb0ff00c>
8111f3b4:	02000434 	movhi	r8,16
8111f3b8:	0009883a 	mov	r4,zero
8111f3bc:	423fffc4 	addi	r8,r8,-1
8111f3c0:	00bfffc4 	movi	r2,-1
8111f3c4:	0401ffc4 	movi	r16,2047
8111f3c8:	003e6606 	br	8111ed64 <__reset+0xfb0fed64>
8111f3cc:	1c62b03a 	or	r17,r3,r17
8111f3d0:	8822c03a 	cmpne	r17,r17,zero
8111f3d4:	0005883a 	mov	r2,zero
8111f3d8:	003f9906 	br	8111f240 <__reset+0xfb0ff240>
8111f3dc:	2807883a 	mov	r3,r5
8111f3e0:	3023883a 	mov	r17,r6
8111f3e4:	0401ffc4 	movi	r16,2047
8111f3e8:	003df506 	br	8111ebc0 <__reset+0xfb0febc0>
8111f3ec:	2807883a 	mov	r3,r5
8111f3f0:	3023883a 	mov	r17,r6
8111f3f4:	003df206 	br	8111ebc0 <__reset+0xfb0febc0>
8111f3f8:	123ff804 	addi	r8,r2,-32
8111f3fc:	01000804 	movi	r4,32
8111f400:	1a10d83a 	srl	r8,r3,r8
8111f404:	11000a26 	beq	r2,r4,8111f430 <__subdf3+0x8f4>
8111f408:	01001004 	movi	r4,64
8111f40c:	2085c83a 	sub	r2,r4,r2
8111f410:	1884983a 	sll	r2,r3,r2
8111f414:	1444b03a 	or	r2,r2,r17
8111f418:	1004c03a 	cmpne	r2,r2,zero
8111f41c:	40a2b03a 	or	r17,r8,r2
8111f420:	0005883a 	mov	r2,zero
8111f424:	003f8606 	br	8111f240 <__reset+0xfb0ff240>
8111f428:	0005883a 	mov	r2,zero
8111f42c:	003fdc06 	br	8111f3a0 <__reset+0xfb0ff3a0>
8111f430:	0005883a 	mov	r2,zero
8111f434:	003ff706 	br	8111f414 <__reset+0xfb0ff414>

8111f438 <__fixdfsi>:
8111f438:	280cd53a 	srli	r6,r5,20
8111f43c:	00c00434 	movhi	r3,16
8111f440:	18ffffc4 	addi	r3,r3,-1
8111f444:	3181ffcc 	andi	r6,r6,2047
8111f448:	01c0ff84 	movi	r7,1022
8111f44c:	28c6703a 	and	r3,r5,r3
8111f450:	280ad7fa 	srli	r5,r5,31
8111f454:	3980120e 	bge	r7,r6,8111f4a0 <__fixdfsi+0x68>
8111f458:	00810744 	movi	r2,1053
8111f45c:	11800c16 	blt	r2,r6,8111f490 <__fixdfsi+0x58>
8111f460:	00810cc4 	movi	r2,1075
8111f464:	1185c83a 	sub	r2,r2,r6
8111f468:	01c007c4 	movi	r7,31
8111f46c:	18c00434 	orhi	r3,r3,16
8111f470:	38800d16 	blt	r7,r2,8111f4a8 <__fixdfsi+0x70>
8111f474:	31befb44 	addi	r6,r6,-1043
8111f478:	2084d83a 	srl	r2,r4,r2
8111f47c:	1986983a 	sll	r3,r3,r6
8111f480:	1884b03a 	or	r2,r3,r2
8111f484:	28000726 	beq	r5,zero,8111f4a4 <__fixdfsi+0x6c>
8111f488:	0085c83a 	sub	r2,zero,r2
8111f48c:	f800283a 	ret
8111f490:	00a00034 	movhi	r2,32768
8111f494:	10bfffc4 	addi	r2,r2,-1
8111f498:	2885883a 	add	r2,r5,r2
8111f49c:	f800283a 	ret
8111f4a0:	0005883a 	mov	r2,zero
8111f4a4:	f800283a 	ret
8111f4a8:	008104c4 	movi	r2,1043
8111f4ac:	1185c83a 	sub	r2,r2,r6
8111f4b0:	1884d83a 	srl	r2,r3,r2
8111f4b4:	003ff306 	br	8111f484 <__reset+0xfb0ff484>

8111f4b8 <__floatsidf>:
8111f4b8:	defffd04 	addi	sp,sp,-12
8111f4bc:	dfc00215 	stw	ra,8(sp)
8111f4c0:	dc400115 	stw	r17,4(sp)
8111f4c4:	dc000015 	stw	r16,0(sp)
8111f4c8:	20002b26 	beq	r4,zero,8111f578 <__floatsidf+0xc0>
8111f4cc:	2023883a 	mov	r17,r4
8111f4d0:	2020d7fa 	srli	r16,r4,31
8111f4d4:	20002d16 	blt	r4,zero,8111f58c <__floatsidf+0xd4>
8111f4d8:	8809883a 	mov	r4,r17
8111f4dc:	110f3780 	call	8110f378 <__clzsi2>
8111f4e0:	01410784 	movi	r5,1054
8111f4e4:	288bc83a 	sub	r5,r5,r2
8111f4e8:	01010cc4 	movi	r4,1075
8111f4ec:	2149c83a 	sub	r4,r4,r5
8111f4f0:	00c007c4 	movi	r3,31
8111f4f4:	1900160e 	bge	r3,r4,8111f550 <__floatsidf+0x98>
8111f4f8:	00c104c4 	movi	r3,1043
8111f4fc:	1947c83a 	sub	r3,r3,r5
8111f500:	88c6983a 	sll	r3,r17,r3
8111f504:	00800434 	movhi	r2,16
8111f508:	10bfffc4 	addi	r2,r2,-1
8111f50c:	1886703a 	and	r3,r3,r2
8111f510:	2941ffcc 	andi	r5,r5,2047
8111f514:	800d883a 	mov	r6,r16
8111f518:	0005883a 	mov	r2,zero
8111f51c:	280a953a 	slli	r5,r5,20
8111f520:	31803fcc 	andi	r6,r6,255
8111f524:	01000434 	movhi	r4,16
8111f528:	300c97fa 	slli	r6,r6,31
8111f52c:	213fffc4 	addi	r4,r4,-1
8111f530:	1906703a 	and	r3,r3,r4
8111f534:	1946b03a 	or	r3,r3,r5
8111f538:	1986b03a 	or	r3,r3,r6
8111f53c:	dfc00217 	ldw	ra,8(sp)
8111f540:	dc400117 	ldw	r17,4(sp)
8111f544:	dc000017 	ldw	r16,0(sp)
8111f548:	dec00304 	addi	sp,sp,12
8111f54c:	f800283a 	ret
8111f550:	00c002c4 	movi	r3,11
8111f554:	1887c83a 	sub	r3,r3,r2
8111f558:	88c6d83a 	srl	r3,r17,r3
8111f55c:	8904983a 	sll	r2,r17,r4
8111f560:	01000434 	movhi	r4,16
8111f564:	213fffc4 	addi	r4,r4,-1
8111f568:	2941ffcc 	andi	r5,r5,2047
8111f56c:	1906703a 	and	r3,r3,r4
8111f570:	800d883a 	mov	r6,r16
8111f574:	003fe906 	br	8111f51c <__reset+0xfb0ff51c>
8111f578:	000d883a 	mov	r6,zero
8111f57c:	000b883a 	mov	r5,zero
8111f580:	0007883a 	mov	r3,zero
8111f584:	0005883a 	mov	r2,zero
8111f588:	003fe406 	br	8111f51c <__reset+0xfb0ff51c>
8111f58c:	0123c83a 	sub	r17,zero,r4
8111f590:	003fd106 	br	8111f4d8 <__reset+0xfb0ff4d8>

8111f594 <__floatunsidf>:
8111f594:	defffe04 	addi	sp,sp,-8
8111f598:	dc000015 	stw	r16,0(sp)
8111f59c:	dfc00115 	stw	ra,4(sp)
8111f5a0:	2021883a 	mov	r16,r4
8111f5a4:	20002226 	beq	r4,zero,8111f630 <__floatunsidf+0x9c>
8111f5a8:	110f3780 	call	8110f378 <__clzsi2>
8111f5ac:	01010784 	movi	r4,1054
8111f5b0:	2089c83a 	sub	r4,r4,r2
8111f5b4:	01810cc4 	movi	r6,1075
8111f5b8:	310dc83a 	sub	r6,r6,r4
8111f5bc:	00c007c4 	movi	r3,31
8111f5c0:	1980120e 	bge	r3,r6,8111f60c <__floatunsidf+0x78>
8111f5c4:	00c104c4 	movi	r3,1043
8111f5c8:	1907c83a 	sub	r3,r3,r4
8111f5cc:	80ca983a 	sll	r5,r16,r3
8111f5d0:	00800434 	movhi	r2,16
8111f5d4:	10bfffc4 	addi	r2,r2,-1
8111f5d8:	2101ffcc 	andi	r4,r4,2047
8111f5dc:	0021883a 	mov	r16,zero
8111f5e0:	288a703a 	and	r5,r5,r2
8111f5e4:	2008953a 	slli	r4,r4,20
8111f5e8:	00c00434 	movhi	r3,16
8111f5ec:	18ffffc4 	addi	r3,r3,-1
8111f5f0:	28c6703a 	and	r3,r5,r3
8111f5f4:	8005883a 	mov	r2,r16
8111f5f8:	1906b03a 	or	r3,r3,r4
8111f5fc:	dfc00117 	ldw	ra,4(sp)
8111f600:	dc000017 	ldw	r16,0(sp)
8111f604:	dec00204 	addi	sp,sp,8
8111f608:	f800283a 	ret
8111f60c:	00c002c4 	movi	r3,11
8111f610:	188bc83a 	sub	r5,r3,r2
8111f614:	814ad83a 	srl	r5,r16,r5
8111f618:	00c00434 	movhi	r3,16
8111f61c:	18ffffc4 	addi	r3,r3,-1
8111f620:	81a0983a 	sll	r16,r16,r6
8111f624:	2101ffcc 	andi	r4,r4,2047
8111f628:	28ca703a 	and	r5,r5,r3
8111f62c:	003fed06 	br	8111f5e4 <__reset+0xfb0ff5e4>
8111f630:	0009883a 	mov	r4,zero
8111f634:	000b883a 	mov	r5,zero
8111f638:	003fea06 	br	8111f5e4 <__reset+0xfb0ff5e4>

8111f63c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
8111f63c:	defffb04 	addi	sp,sp,-20
8111f640:	df000415 	stw	fp,16(sp)
8111f644:	df000404 	addi	fp,sp,16
8111f648:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
8111f64c:	008000c4 	movi	r2,3
8111f650:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
8111f654:	e0fffd17 	ldw	r3,-12(fp)
8111f658:	008003f4 	movhi	r2,15
8111f65c:	10909004 	addi	r2,r2,16960
8111f660:	1887383a 	mul	r3,r3,r2
8111f664:	00817db4 	movhi	r2,1526
8111f668:	10b84004 	addi	r2,r2,-7936
8111f66c:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
8111f670:	00a00034 	movhi	r2,32768
8111f674:	10bfffc4 	addi	r2,r2,-1
8111f678:	10c5203a 	divu	r2,r2,r3
8111f67c:	e0ffff17 	ldw	r3,-4(fp)
8111f680:	1885203a 	divu	r2,r3,r2
8111f684:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
8111f688:	e0bffe17 	ldw	r2,-8(fp)
8111f68c:	10002526 	beq	r2,zero,8111f724 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
8111f690:	e03ffc15 	stw	zero,-16(fp)
8111f694:	00001406 	br	8111f6e8 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
8111f698:	00a00034 	movhi	r2,32768
8111f69c:	10bfffc4 	addi	r2,r2,-1
8111f6a0:	10bfffc4 	addi	r2,r2,-1
8111f6a4:	103ffe1e 	bne	r2,zero,8111f6a0 <__reset+0xfb0ff6a0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
8111f6a8:	e0fffd17 	ldw	r3,-12(fp)
8111f6ac:	008003f4 	movhi	r2,15
8111f6b0:	10909004 	addi	r2,r2,16960
8111f6b4:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
8111f6b8:	00817db4 	movhi	r2,1526
8111f6bc:	10b84004 	addi	r2,r2,-7936
8111f6c0:	10c7203a 	divu	r3,r2,r3
8111f6c4:	00a00034 	movhi	r2,32768
8111f6c8:	10bfffc4 	addi	r2,r2,-1
8111f6cc:	10c5203a 	divu	r2,r2,r3
8111f6d0:	e0ffff17 	ldw	r3,-4(fp)
8111f6d4:	1885c83a 	sub	r2,r3,r2
8111f6d8:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
8111f6dc:	e0bffc17 	ldw	r2,-16(fp)
8111f6e0:	10800044 	addi	r2,r2,1
8111f6e4:	e0bffc15 	stw	r2,-16(fp)
8111f6e8:	e0fffc17 	ldw	r3,-16(fp)
8111f6ec:	e0bffe17 	ldw	r2,-8(fp)
8111f6f0:	18bfe916 	blt	r3,r2,8111f698 <__reset+0xfb0ff698>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8111f6f4:	e0fffd17 	ldw	r3,-12(fp)
8111f6f8:	008003f4 	movhi	r2,15
8111f6fc:	10909004 	addi	r2,r2,16960
8111f700:	1887383a 	mul	r3,r3,r2
8111f704:	00817db4 	movhi	r2,1526
8111f708:	10b84004 	addi	r2,r2,-7936
8111f70c:	10c7203a 	divu	r3,r2,r3
8111f710:	e0bfff17 	ldw	r2,-4(fp)
8111f714:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
8111f718:	10bfffc4 	addi	r2,r2,-1
8111f71c:	103ffe1e 	bne	r2,zero,8111f718 <__reset+0xfb0ff718>
8111f720:	00000b06 	br	8111f750 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8111f724:	e0fffd17 	ldw	r3,-12(fp)
8111f728:	008003f4 	movhi	r2,15
8111f72c:	10909004 	addi	r2,r2,16960
8111f730:	1887383a 	mul	r3,r3,r2
8111f734:	00817db4 	movhi	r2,1526
8111f738:	10b84004 	addi	r2,r2,-7936
8111f73c:	10c7203a 	divu	r3,r2,r3
8111f740:	e0bfff17 	ldw	r2,-4(fp)
8111f744:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
8111f748:	10bfffc4 	addi	r2,r2,-1
8111f74c:	00bffe16 	blt	zero,r2,8111f748 <__reset+0xfb0ff748>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
8111f750:	0005883a 	mov	r2,zero
}
8111f754:	e037883a 	mov	sp,fp
8111f758:	df000017 	ldw	fp,0(sp)
8111f75c:	dec00104 	addi	sp,sp,4
8111f760:	f800283a 	ret

8111f764 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111f764:	defffe04 	addi	sp,sp,-8
8111f768:	dfc00115 	stw	ra,4(sp)
8111f76c:	df000015 	stw	fp,0(sp)
8111f770:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111f774:	d0a00d17 	ldw	r2,-32716(gp)
8111f778:	10000326 	beq	r2,zero,8111f788 <alt_get_errno+0x24>
8111f77c:	d0a00d17 	ldw	r2,-32716(gp)
8111f780:	103ee83a 	callr	r2
8111f784:	00000106 	br	8111f78c <alt_get_errno+0x28>
8111f788:	d0a03004 	addi	r2,gp,-32576
}
8111f78c:	e037883a 	mov	sp,fp
8111f790:	dfc00117 	ldw	ra,4(sp)
8111f794:	df000017 	ldw	fp,0(sp)
8111f798:	dec00204 	addi	sp,sp,8
8111f79c:	f800283a 	ret

8111f7a0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
8111f7a0:	defffb04 	addi	sp,sp,-20
8111f7a4:	dfc00415 	stw	ra,16(sp)
8111f7a8:	df000315 	stw	fp,12(sp)
8111f7ac:	df000304 	addi	fp,sp,12
8111f7b0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
8111f7b4:	e0bfff17 	ldw	r2,-4(fp)
8111f7b8:	10000616 	blt	r2,zero,8111f7d4 <close+0x34>
8111f7bc:	e0bfff17 	ldw	r2,-4(fp)
8111f7c0:	10c00324 	muli	r3,r2,12
8111f7c4:	00a044b4 	movhi	r2,33042
8111f7c8:	109b2b04 	addi	r2,r2,27820
8111f7cc:	1885883a 	add	r2,r3,r2
8111f7d0:	00000106 	br	8111f7d8 <close+0x38>
8111f7d4:	0005883a 	mov	r2,zero
8111f7d8:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
8111f7dc:	e0bffd17 	ldw	r2,-12(fp)
8111f7e0:	10001926 	beq	r2,zero,8111f848 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
8111f7e4:	e0bffd17 	ldw	r2,-12(fp)
8111f7e8:	10800017 	ldw	r2,0(r2)
8111f7ec:	10800417 	ldw	r2,16(r2)
8111f7f0:	10000626 	beq	r2,zero,8111f80c <close+0x6c>
8111f7f4:	e0bffd17 	ldw	r2,-12(fp)
8111f7f8:	10800017 	ldw	r2,0(r2)
8111f7fc:	10800417 	ldw	r2,16(r2)
8111f800:	e13ffd17 	ldw	r4,-12(fp)
8111f804:	103ee83a 	callr	r2
8111f808:	00000106 	br	8111f810 <close+0x70>
8111f80c:	0005883a 	mov	r2,zero
8111f810:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
8111f814:	e13fff17 	ldw	r4,-4(fp)
8111f818:	11201680 	call	81120168 <alt_release_fd>
    if (rval < 0)
8111f81c:	e0bffe17 	ldw	r2,-8(fp)
8111f820:	1000070e 	bge	r2,zero,8111f840 <close+0xa0>
    {
      ALT_ERRNO = -rval;
8111f824:	111f7640 	call	8111f764 <alt_get_errno>
8111f828:	1007883a 	mov	r3,r2
8111f82c:	e0bffe17 	ldw	r2,-8(fp)
8111f830:	0085c83a 	sub	r2,zero,r2
8111f834:	18800015 	stw	r2,0(r3)
      return -1;
8111f838:	00bfffc4 	movi	r2,-1
8111f83c:	00000706 	br	8111f85c <close+0xbc>
    }
    return 0;
8111f840:	0005883a 	mov	r2,zero
8111f844:	00000506 	br	8111f85c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
8111f848:	111f7640 	call	8111f764 <alt_get_errno>
8111f84c:	1007883a 	mov	r3,r2
8111f850:	00801444 	movi	r2,81
8111f854:	18800015 	stw	r2,0(r3)
    return -1;
8111f858:	00bfffc4 	movi	r2,-1
  }
}
8111f85c:	e037883a 	mov	sp,fp
8111f860:	dfc00117 	ldw	ra,4(sp)
8111f864:	df000017 	ldw	fp,0(sp)
8111f868:	dec00204 	addi	sp,sp,8
8111f86c:	f800283a 	ret

8111f870 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
8111f870:	deffff04 	addi	sp,sp,-4
8111f874:	df000015 	stw	fp,0(sp)
8111f878:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8111f87c:	0001883a 	nop
8111f880:	e037883a 	mov	sp,fp
8111f884:	df000017 	ldw	fp,0(sp)
8111f888:	dec00104 	addi	sp,sp,4
8111f88c:	f800283a 	ret

8111f890 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
8111f890:	defffc04 	addi	sp,sp,-16
8111f894:	df000315 	stw	fp,12(sp)
8111f898:	df000304 	addi	fp,sp,12
8111f89c:	e13ffd15 	stw	r4,-12(fp)
8111f8a0:	e17ffe15 	stw	r5,-8(fp)
8111f8a4:	e1bfff15 	stw	r6,-4(fp)
  return len;
8111f8a8:	e0bfff17 	ldw	r2,-4(fp)
}
8111f8ac:	e037883a 	mov	sp,fp
8111f8b0:	df000017 	ldw	fp,0(sp)
8111f8b4:	dec00104 	addi	sp,sp,4
8111f8b8:	f800283a 	ret

8111f8bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111f8bc:	defffe04 	addi	sp,sp,-8
8111f8c0:	dfc00115 	stw	ra,4(sp)
8111f8c4:	df000015 	stw	fp,0(sp)
8111f8c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111f8cc:	d0a00d17 	ldw	r2,-32716(gp)
8111f8d0:	10000326 	beq	r2,zero,8111f8e0 <alt_get_errno+0x24>
8111f8d4:	d0a00d17 	ldw	r2,-32716(gp)
8111f8d8:	103ee83a 	callr	r2
8111f8dc:	00000106 	br	8111f8e4 <alt_get_errno+0x28>
8111f8e0:	d0a03004 	addi	r2,gp,-32576
}
8111f8e4:	e037883a 	mov	sp,fp
8111f8e8:	dfc00117 	ldw	ra,4(sp)
8111f8ec:	df000017 	ldw	fp,0(sp)
8111f8f0:	dec00204 	addi	sp,sp,8
8111f8f4:	f800283a 	ret

8111f8f8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
8111f8f8:	defffb04 	addi	sp,sp,-20
8111f8fc:	dfc00415 	stw	ra,16(sp)
8111f900:	df000315 	stw	fp,12(sp)
8111f904:	df000304 	addi	fp,sp,12
8111f908:	e13ffe15 	stw	r4,-8(fp)
8111f90c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8111f910:	e0bffe17 	ldw	r2,-8(fp)
8111f914:	10000616 	blt	r2,zero,8111f930 <fstat+0x38>
8111f918:	e0bffe17 	ldw	r2,-8(fp)
8111f91c:	10c00324 	muli	r3,r2,12
8111f920:	00a044b4 	movhi	r2,33042
8111f924:	109b2b04 	addi	r2,r2,27820
8111f928:	1885883a 	add	r2,r3,r2
8111f92c:	00000106 	br	8111f934 <fstat+0x3c>
8111f930:	0005883a 	mov	r2,zero
8111f934:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
8111f938:	e0bffd17 	ldw	r2,-12(fp)
8111f93c:	10001026 	beq	r2,zero,8111f980 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
8111f940:	e0bffd17 	ldw	r2,-12(fp)
8111f944:	10800017 	ldw	r2,0(r2)
8111f948:	10800817 	ldw	r2,32(r2)
8111f94c:	10000726 	beq	r2,zero,8111f96c <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
8111f950:	e0bffd17 	ldw	r2,-12(fp)
8111f954:	10800017 	ldw	r2,0(r2)
8111f958:	10800817 	ldw	r2,32(r2)
8111f95c:	e17fff17 	ldw	r5,-4(fp)
8111f960:	e13ffd17 	ldw	r4,-12(fp)
8111f964:	103ee83a 	callr	r2
8111f968:	00000a06 	br	8111f994 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
8111f96c:	e0bfff17 	ldw	r2,-4(fp)
8111f970:	00c80004 	movi	r3,8192
8111f974:	10c00115 	stw	r3,4(r2)
      return 0;
8111f978:	0005883a 	mov	r2,zero
8111f97c:	00000506 	br	8111f994 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8111f980:	111f8bc0 	call	8111f8bc <alt_get_errno>
8111f984:	1007883a 	mov	r3,r2
8111f988:	00801444 	movi	r2,81
8111f98c:	18800015 	stw	r2,0(r3)
    return -1;
8111f990:	00bfffc4 	movi	r2,-1
  }
}
8111f994:	e037883a 	mov	sp,fp
8111f998:	dfc00117 	ldw	ra,4(sp)
8111f99c:	df000017 	ldw	fp,0(sp)
8111f9a0:	dec00204 	addi	sp,sp,8
8111f9a4:	f800283a 	ret

8111f9a8 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
8111f9a8:	defff004 	addi	sp,sp,-64
8111f9ac:	df000f15 	stw	fp,60(sp)
8111f9b0:	df000f04 	addi	fp,sp,60
8111f9b4:	e13ffd15 	stw	r4,-12(fp)
8111f9b8:	e17ffe15 	stw	r5,-8(fp)
8111f9bc:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
8111f9c0:	00bffa84 	movi	r2,-22
8111f9c4:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8111f9c8:	e0bffd17 	ldw	r2,-12(fp)
8111f9cc:	10800828 	cmpgeui	r2,r2,32
8111f9d0:	1000501e 	bne	r2,zero,8111fb14 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111f9d4:	0005303a 	rdctl	r2,status
8111f9d8:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111f9dc:	e0fff617 	ldw	r3,-40(fp)
8111f9e0:	00bfff84 	movi	r2,-2
8111f9e4:	1884703a 	and	r2,r3,r2
8111f9e8:	1001703a 	wrctl	status,r2
  
  return context;
8111f9ec:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
8111f9f0:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
8111f9f4:	00a044f4 	movhi	r2,33043
8111f9f8:	10a4af04 	addi	r2,r2,-27972
8111f9fc:	e0fffd17 	ldw	r3,-12(fp)
8111fa00:	180690fa 	slli	r3,r3,3
8111fa04:	10c5883a 	add	r2,r2,r3
8111fa08:	e0ffff17 	ldw	r3,-4(fp)
8111fa0c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
8111fa10:	00a044f4 	movhi	r2,33043
8111fa14:	10a4af04 	addi	r2,r2,-27972
8111fa18:	e0fffd17 	ldw	r3,-12(fp)
8111fa1c:	180690fa 	slli	r3,r3,3
8111fa20:	10c5883a 	add	r2,r2,r3
8111fa24:	10800104 	addi	r2,r2,4
8111fa28:	e0fffe17 	ldw	r3,-8(fp)
8111fa2c:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
8111fa30:	e0bfff17 	ldw	r2,-4(fp)
8111fa34:	10001926 	beq	r2,zero,8111fa9c <alt_irq_register+0xf4>
8111fa38:	e0bffd17 	ldw	r2,-12(fp)
8111fa3c:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111fa40:	0005303a 	rdctl	r2,status
8111fa44:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111fa48:	e0fff717 	ldw	r3,-36(fp)
8111fa4c:	00bfff84 	movi	r2,-2
8111fa50:	1884703a 	and	r2,r3,r2
8111fa54:	1001703a 	wrctl	status,r2
  
  return context;
8111fa58:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111fa5c:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
8111fa60:	00c00044 	movi	r3,1
8111fa64:	e0bff217 	ldw	r2,-56(fp)
8111fa68:	1884983a 	sll	r2,r3,r2
8111fa6c:	1007883a 	mov	r3,r2
8111fa70:	d0a03717 	ldw	r2,-32548(gp)
8111fa74:	1884b03a 	or	r2,r3,r2
8111fa78:	d0a03715 	stw	r2,-32548(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111fa7c:	d0a03717 	ldw	r2,-32548(gp)
8111fa80:	100170fa 	wrctl	ienable,r2
8111fa84:	e0bff817 	ldw	r2,-32(fp)
8111fa88:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111fa8c:	e0bff917 	ldw	r2,-28(fp)
8111fa90:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111fa94:	0005883a 	mov	r2,zero
8111fa98:	00001906 	br	8111fb00 <alt_irq_register+0x158>
8111fa9c:	e0bffd17 	ldw	r2,-12(fp)
8111faa0:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111faa4:	0005303a 	rdctl	r2,status
8111faa8:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111faac:	e0fffa17 	ldw	r3,-24(fp)
8111fab0:	00bfff84 	movi	r2,-2
8111fab4:	1884703a 	and	r2,r3,r2
8111fab8:	1001703a 	wrctl	status,r2
  
  return context;
8111fabc:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111fac0:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
8111fac4:	00c00044 	movi	r3,1
8111fac8:	e0bff417 	ldw	r2,-48(fp)
8111facc:	1884983a 	sll	r2,r3,r2
8111fad0:	0084303a 	nor	r2,zero,r2
8111fad4:	1007883a 	mov	r3,r2
8111fad8:	d0a03717 	ldw	r2,-32548(gp)
8111fadc:	1884703a 	and	r2,r3,r2
8111fae0:	d0a03715 	stw	r2,-32548(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111fae4:	d0a03717 	ldw	r2,-32548(gp)
8111fae8:	100170fa 	wrctl	ienable,r2
8111faec:	e0bffb17 	ldw	r2,-20(fp)
8111faf0:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111faf4:	e0bffc17 	ldw	r2,-16(fp)
8111faf8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111fafc:	0005883a 	mov	r2,zero
8111fb00:	e0bff115 	stw	r2,-60(fp)
8111fb04:	e0bff317 	ldw	r2,-52(fp)
8111fb08:	e0bff515 	stw	r2,-44(fp)
8111fb0c:	e0bff517 	ldw	r2,-44(fp)
8111fb10:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
8111fb14:	e0bff117 	ldw	r2,-60(fp)
}
8111fb18:	e037883a 	mov	sp,fp
8111fb1c:	df000017 	ldw	fp,0(sp)
8111fb20:	dec00104 	addi	sp,sp,4
8111fb24:	f800283a 	ret

8111fb28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111fb28:	defffe04 	addi	sp,sp,-8
8111fb2c:	dfc00115 	stw	ra,4(sp)
8111fb30:	df000015 	stw	fp,0(sp)
8111fb34:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111fb38:	d0a00d17 	ldw	r2,-32716(gp)
8111fb3c:	10000326 	beq	r2,zero,8111fb4c <alt_get_errno+0x24>
8111fb40:	d0a00d17 	ldw	r2,-32716(gp)
8111fb44:	103ee83a 	callr	r2
8111fb48:	00000106 	br	8111fb50 <alt_get_errno+0x28>
8111fb4c:	d0a03004 	addi	r2,gp,-32576
}
8111fb50:	e037883a 	mov	sp,fp
8111fb54:	dfc00117 	ldw	ra,4(sp)
8111fb58:	df000017 	ldw	fp,0(sp)
8111fb5c:	dec00204 	addi	sp,sp,8
8111fb60:	f800283a 	ret

8111fb64 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
8111fb64:	deffed04 	addi	sp,sp,-76
8111fb68:	dfc01215 	stw	ra,72(sp)
8111fb6c:	df001115 	stw	fp,68(sp)
8111fb70:	df001104 	addi	fp,sp,68
8111fb74:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8111fb78:	e0bfff17 	ldw	r2,-4(fp)
8111fb7c:	10000616 	blt	r2,zero,8111fb98 <isatty+0x34>
8111fb80:	e0bfff17 	ldw	r2,-4(fp)
8111fb84:	10c00324 	muli	r3,r2,12
8111fb88:	00a044b4 	movhi	r2,33042
8111fb8c:	109b2b04 	addi	r2,r2,27820
8111fb90:	1885883a 	add	r2,r3,r2
8111fb94:	00000106 	br	8111fb9c <isatty+0x38>
8111fb98:	0005883a 	mov	r2,zero
8111fb9c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
8111fba0:	e0bfef17 	ldw	r2,-68(fp)
8111fba4:	10000e26 	beq	r2,zero,8111fbe0 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
8111fba8:	e0bfef17 	ldw	r2,-68(fp)
8111fbac:	10800017 	ldw	r2,0(r2)
8111fbb0:	10800817 	ldw	r2,32(r2)
8111fbb4:	1000021e 	bne	r2,zero,8111fbc0 <isatty+0x5c>
    {
      return 1;
8111fbb8:	00800044 	movi	r2,1
8111fbbc:	00000d06 	br	8111fbf4 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
8111fbc0:	e0bff004 	addi	r2,fp,-64
8111fbc4:	100b883a 	mov	r5,r2
8111fbc8:	e13fff17 	ldw	r4,-4(fp)
8111fbcc:	111f8f80 	call	8111f8f8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
8111fbd0:	e0bff117 	ldw	r2,-60(fp)
8111fbd4:	10880020 	cmpeqi	r2,r2,8192
8111fbd8:	10803fcc 	andi	r2,r2,255
8111fbdc:	00000506 	br	8111fbf4 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8111fbe0:	111fb280 	call	8111fb28 <alt_get_errno>
8111fbe4:	1007883a 	mov	r3,r2
8111fbe8:	00801444 	movi	r2,81
8111fbec:	18800015 	stw	r2,0(r3)
    return 0;
8111fbf0:	0005883a 	mov	r2,zero
  }
}
8111fbf4:	e037883a 	mov	sp,fp
8111fbf8:	dfc00117 	ldw	ra,4(sp)
8111fbfc:	df000017 	ldw	fp,0(sp)
8111fc00:	dec00204 	addi	sp,sp,8
8111fc04:	f800283a 	ret

8111fc08 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111fc08:	defffe04 	addi	sp,sp,-8
8111fc0c:	dfc00115 	stw	ra,4(sp)
8111fc10:	df000015 	stw	fp,0(sp)
8111fc14:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111fc18:	d0a00d17 	ldw	r2,-32716(gp)
8111fc1c:	10000326 	beq	r2,zero,8111fc2c <alt_get_errno+0x24>
8111fc20:	d0a00d17 	ldw	r2,-32716(gp)
8111fc24:	103ee83a 	callr	r2
8111fc28:	00000106 	br	8111fc30 <alt_get_errno+0x28>
8111fc2c:	d0a03004 	addi	r2,gp,-32576
}
8111fc30:	e037883a 	mov	sp,fp
8111fc34:	dfc00117 	ldw	ra,4(sp)
8111fc38:	df000017 	ldw	fp,0(sp)
8111fc3c:	dec00204 	addi	sp,sp,8
8111fc40:	f800283a 	ret

8111fc44 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
8111fc44:	defff904 	addi	sp,sp,-28
8111fc48:	dfc00615 	stw	ra,24(sp)
8111fc4c:	df000515 	stw	fp,20(sp)
8111fc50:	df000504 	addi	fp,sp,20
8111fc54:	e13ffd15 	stw	r4,-12(fp)
8111fc58:	e17ffe15 	stw	r5,-8(fp)
8111fc5c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8111fc60:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8111fc64:	e0bffd17 	ldw	r2,-12(fp)
8111fc68:	10000616 	blt	r2,zero,8111fc84 <lseek+0x40>
8111fc6c:	e0bffd17 	ldw	r2,-12(fp)
8111fc70:	10c00324 	muli	r3,r2,12
8111fc74:	00a044b4 	movhi	r2,33042
8111fc78:	109b2b04 	addi	r2,r2,27820
8111fc7c:	1885883a 	add	r2,r3,r2
8111fc80:	00000106 	br	8111fc88 <lseek+0x44>
8111fc84:	0005883a 	mov	r2,zero
8111fc88:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
8111fc8c:	e0bffc17 	ldw	r2,-16(fp)
8111fc90:	10001026 	beq	r2,zero,8111fcd4 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
8111fc94:	e0bffc17 	ldw	r2,-16(fp)
8111fc98:	10800017 	ldw	r2,0(r2)
8111fc9c:	10800717 	ldw	r2,28(r2)
8111fca0:	10000926 	beq	r2,zero,8111fcc8 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
8111fca4:	e0bffc17 	ldw	r2,-16(fp)
8111fca8:	10800017 	ldw	r2,0(r2)
8111fcac:	10800717 	ldw	r2,28(r2)
8111fcb0:	e1bfff17 	ldw	r6,-4(fp)
8111fcb4:	e17ffe17 	ldw	r5,-8(fp)
8111fcb8:	e13ffc17 	ldw	r4,-16(fp)
8111fcbc:	103ee83a 	callr	r2
8111fcc0:	e0bffb15 	stw	r2,-20(fp)
8111fcc4:	00000506 	br	8111fcdc <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
8111fcc8:	00bfde84 	movi	r2,-134
8111fccc:	e0bffb15 	stw	r2,-20(fp)
8111fcd0:	00000206 	br	8111fcdc <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
8111fcd4:	00bfebc4 	movi	r2,-81
8111fcd8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
8111fcdc:	e0bffb17 	ldw	r2,-20(fp)
8111fce0:	1000070e 	bge	r2,zero,8111fd00 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
8111fce4:	111fc080 	call	8111fc08 <alt_get_errno>
8111fce8:	1007883a 	mov	r3,r2
8111fcec:	e0bffb17 	ldw	r2,-20(fp)
8111fcf0:	0085c83a 	sub	r2,zero,r2
8111fcf4:	18800015 	stw	r2,0(r3)
    rc = -1;
8111fcf8:	00bfffc4 	movi	r2,-1
8111fcfc:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
8111fd00:	e0bffb17 	ldw	r2,-20(fp)
}
8111fd04:	e037883a 	mov	sp,fp
8111fd08:	dfc00117 	ldw	ra,4(sp)
8111fd0c:	df000017 	ldw	fp,0(sp)
8111fd10:	dec00204 	addi	sp,sp,8
8111fd14:	f800283a 	ret

8111fd18 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
8111fd18:	defffd04 	addi	sp,sp,-12
8111fd1c:	dfc00215 	stw	ra,8(sp)
8111fd20:	df000115 	stw	fp,4(sp)
8111fd24:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
8111fd28:	0009883a 	mov	r4,zero
8111fd2c:	11205b80 	call	811205b8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
8111fd30:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
8111fd34:	11205f00 	call	811205f0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
8111fd38:	01a044b4 	movhi	r6,33042
8111fd3c:	31984f04 	addi	r6,r6,24892
8111fd40:	016044b4 	movhi	r5,33042
8111fd44:	29585404 	addi	r5,r5,24912
8111fd48:	012044b4 	movhi	r4,33042
8111fd4c:	21185404 	addi	r4,r4,24912
8111fd50:	11241f40 	call	811241f4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
8111fd54:	1123b940 	call	81123b94 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
8111fd58:	012044b4 	movhi	r4,33042
8111fd5c:	210efd04 	addi	r4,r4,15348
8111fd60:	11245980 	call	81124598 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
8111fd64:	d0a03817 	ldw	r2,-32544(gp)
8111fd68:	d0e03917 	ldw	r3,-32540(gp)
8111fd6c:	d1203a17 	ldw	r4,-32536(gp)
8111fd70:	200d883a 	mov	r6,r4
8111fd74:	180b883a 	mov	r5,r3
8111fd78:	1009883a 	mov	r4,r2
8111fd7c:	110b7a40 	call	8110b7a4 <main>
8111fd80:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
8111fd84:	01000044 	movi	r4,1
8111fd88:	111f7a00 	call	8111f7a0 <close>
  exit (result);
8111fd8c:	e13fff17 	ldw	r4,-4(fp)
8111fd90:	11245ac0 	call	811245ac <exit>

8111fd94 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8111fd94:	defffe04 	addi	sp,sp,-8
8111fd98:	df000115 	stw	fp,4(sp)
8111fd9c:	df000104 	addi	fp,sp,4
8111fda0:	e13fff15 	stw	r4,-4(fp)
}
8111fda4:	0001883a 	nop
8111fda8:	e037883a 	mov	sp,fp
8111fdac:	df000017 	ldw	fp,0(sp)
8111fdb0:	dec00104 	addi	sp,sp,4
8111fdb4:	f800283a 	ret

8111fdb8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
8111fdb8:	defffe04 	addi	sp,sp,-8
8111fdbc:	df000115 	stw	fp,4(sp)
8111fdc0:	df000104 	addi	fp,sp,4
8111fdc4:	e13fff15 	stw	r4,-4(fp)
}
8111fdc8:	0001883a 	nop
8111fdcc:	e037883a 	mov	sp,fp
8111fdd0:	df000017 	ldw	fp,0(sp)
8111fdd4:	dec00104 	addi	sp,sp,4
8111fdd8:	f800283a 	ret

8111fddc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111fddc:	defffe04 	addi	sp,sp,-8
8111fde0:	dfc00115 	stw	ra,4(sp)
8111fde4:	df000015 	stw	fp,0(sp)
8111fde8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111fdec:	d0a00d17 	ldw	r2,-32716(gp)
8111fdf0:	10000326 	beq	r2,zero,8111fe00 <alt_get_errno+0x24>
8111fdf4:	d0a00d17 	ldw	r2,-32716(gp)
8111fdf8:	103ee83a 	callr	r2
8111fdfc:	00000106 	br	8111fe04 <alt_get_errno+0x28>
8111fe00:	d0a03004 	addi	r2,gp,-32576
}
8111fe04:	e037883a 	mov	sp,fp
8111fe08:	dfc00117 	ldw	ra,4(sp)
8111fe0c:	df000017 	ldw	fp,0(sp)
8111fe10:	dec00204 	addi	sp,sp,8
8111fe14:	f800283a 	ret

8111fe18 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8111fe18:	defffd04 	addi	sp,sp,-12
8111fe1c:	df000215 	stw	fp,8(sp)
8111fe20:	df000204 	addi	fp,sp,8
8111fe24:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8111fe28:	e0bfff17 	ldw	r2,-4(fp)
8111fe2c:	10800217 	ldw	r2,8(r2)
8111fe30:	10d00034 	orhi	r3,r2,16384
8111fe34:	e0bfff17 	ldw	r2,-4(fp)
8111fe38:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111fe3c:	e03ffe15 	stw	zero,-8(fp)
8111fe40:	00001d06 	br	8111feb8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111fe44:	00a044b4 	movhi	r2,33042
8111fe48:	109b2b04 	addi	r2,r2,27820
8111fe4c:	e0fffe17 	ldw	r3,-8(fp)
8111fe50:	18c00324 	muli	r3,r3,12
8111fe54:	10c5883a 	add	r2,r2,r3
8111fe58:	10c00017 	ldw	r3,0(r2)
8111fe5c:	e0bfff17 	ldw	r2,-4(fp)
8111fe60:	10800017 	ldw	r2,0(r2)
8111fe64:	1880111e 	bne	r3,r2,8111feac <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111fe68:	00a044b4 	movhi	r2,33042
8111fe6c:	109b2b04 	addi	r2,r2,27820
8111fe70:	e0fffe17 	ldw	r3,-8(fp)
8111fe74:	18c00324 	muli	r3,r3,12
8111fe78:	10c5883a 	add	r2,r2,r3
8111fe7c:	10800204 	addi	r2,r2,8
8111fe80:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111fe84:	1000090e 	bge	r2,zero,8111feac <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8111fe88:	e0bffe17 	ldw	r2,-8(fp)
8111fe8c:	10c00324 	muli	r3,r2,12
8111fe90:	00a044b4 	movhi	r2,33042
8111fe94:	109b2b04 	addi	r2,r2,27820
8111fe98:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111fe9c:	e0bfff17 	ldw	r2,-4(fp)
8111fea0:	18800226 	beq	r3,r2,8111feac <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8111fea4:	00bffcc4 	movi	r2,-13
8111fea8:	00000806 	br	8111fecc <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111feac:	e0bffe17 	ldw	r2,-8(fp)
8111feb0:	10800044 	addi	r2,r2,1
8111feb4:	e0bffe15 	stw	r2,-8(fp)
8111feb8:	d0a00c17 	ldw	r2,-32720(gp)
8111febc:	1007883a 	mov	r3,r2
8111fec0:	e0bffe17 	ldw	r2,-8(fp)
8111fec4:	18bfdf2e 	bgeu	r3,r2,8111fe44 <__reset+0xfb0ffe44>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8111fec8:	0005883a 	mov	r2,zero
}
8111fecc:	e037883a 	mov	sp,fp
8111fed0:	df000017 	ldw	fp,0(sp)
8111fed4:	dec00104 	addi	sp,sp,4
8111fed8:	f800283a 	ret

8111fedc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8111fedc:	defff604 	addi	sp,sp,-40
8111fee0:	dfc00915 	stw	ra,36(sp)
8111fee4:	df000815 	stw	fp,32(sp)
8111fee8:	df000804 	addi	fp,sp,32
8111feec:	e13ffd15 	stw	r4,-12(fp)
8111fef0:	e17ffe15 	stw	r5,-8(fp)
8111fef4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8111fef8:	00bfffc4 	movi	r2,-1
8111fefc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8111ff00:	00bffb44 	movi	r2,-19
8111ff04:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8111ff08:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8111ff0c:	d1600a04 	addi	r5,gp,-32728
8111ff10:	e13ffd17 	ldw	r4,-12(fp)
8111ff14:	1123c540 	call	81123c54 <alt_find_dev>
8111ff18:	e0bff815 	stw	r2,-32(fp)
8111ff1c:	e0bff817 	ldw	r2,-32(fp)
8111ff20:	1000051e 	bne	r2,zero,8111ff38 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8111ff24:	e13ffd17 	ldw	r4,-12(fp)
8111ff28:	1123ce40 	call	81123ce4 <alt_find_file>
8111ff2c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8111ff30:	00800044 	movi	r2,1
8111ff34:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8111ff38:	e0bff817 	ldw	r2,-32(fp)
8111ff3c:	10002926 	beq	r2,zero,8111ffe4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8111ff40:	e13ff817 	ldw	r4,-32(fp)
8111ff44:	1123dec0 	call	81123dec <alt_get_fd>
8111ff48:	e0bff915 	stw	r2,-28(fp)
8111ff4c:	e0bff917 	ldw	r2,-28(fp)
8111ff50:	1000030e 	bge	r2,zero,8111ff60 <open+0x84>
    {
      status = index;
8111ff54:	e0bff917 	ldw	r2,-28(fp)
8111ff58:	e0bffa15 	stw	r2,-24(fp)
8111ff5c:	00002306 	br	8111ffec <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8111ff60:	e0bff917 	ldw	r2,-28(fp)
8111ff64:	10c00324 	muli	r3,r2,12
8111ff68:	00a044b4 	movhi	r2,33042
8111ff6c:	109b2b04 	addi	r2,r2,27820
8111ff70:	1885883a 	add	r2,r3,r2
8111ff74:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8111ff78:	e0fffe17 	ldw	r3,-8(fp)
8111ff7c:	00900034 	movhi	r2,16384
8111ff80:	10bfffc4 	addi	r2,r2,-1
8111ff84:	1886703a 	and	r3,r3,r2
8111ff88:	e0bffc17 	ldw	r2,-16(fp)
8111ff8c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8111ff90:	e0bffb17 	ldw	r2,-20(fp)
8111ff94:	1000051e 	bne	r2,zero,8111ffac <open+0xd0>
8111ff98:	e13ffc17 	ldw	r4,-16(fp)
8111ff9c:	111fe180 	call	8111fe18 <alt_file_locked>
8111ffa0:	e0bffa15 	stw	r2,-24(fp)
8111ffa4:	e0bffa17 	ldw	r2,-24(fp)
8111ffa8:	10001016 	blt	r2,zero,8111ffec <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8111ffac:	e0bff817 	ldw	r2,-32(fp)
8111ffb0:	10800317 	ldw	r2,12(r2)
8111ffb4:	10000826 	beq	r2,zero,8111ffd8 <open+0xfc>
8111ffb8:	e0bff817 	ldw	r2,-32(fp)
8111ffbc:	10800317 	ldw	r2,12(r2)
8111ffc0:	e1ffff17 	ldw	r7,-4(fp)
8111ffc4:	e1bffe17 	ldw	r6,-8(fp)
8111ffc8:	e17ffd17 	ldw	r5,-12(fp)
8111ffcc:	e13ffc17 	ldw	r4,-16(fp)
8111ffd0:	103ee83a 	callr	r2
8111ffd4:	00000106 	br	8111ffdc <open+0x100>
8111ffd8:	0005883a 	mov	r2,zero
8111ffdc:	e0bffa15 	stw	r2,-24(fp)
8111ffe0:	00000206 	br	8111ffec <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8111ffe4:	00bffb44 	movi	r2,-19
8111ffe8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8111ffec:	e0bffa17 	ldw	r2,-24(fp)
8111fff0:	1000090e 	bge	r2,zero,81120018 <open+0x13c>
  {
    alt_release_fd (index);  
8111fff4:	e13ff917 	ldw	r4,-28(fp)
8111fff8:	11201680 	call	81120168 <alt_release_fd>
    ALT_ERRNO = -status;
8111fffc:	111fddc0 	call	8111fddc <alt_get_errno>
81120000:	1007883a 	mov	r3,r2
81120004:	e0bffa17 	ldw	r2,-24(fp)
81120008:	0085c83a 	sub	r2,zero,r2
8112000c:	18800015 	stw	r2,0(r3)
    return -1;
81120010:	00bfffc4 	movi	r2,-1
81120014:	00000106 	br	8112001c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
81120018:	e0bff917 	ldw	r2,-28(fp)
}
8112001c:	e037883a 	mov	sp,fp
81120020:	dfc00117 	ldw	ra,4(sp)
81120024:	df000017 	ldw	fp,0(sp)
81120028:	dec00204 	addi	sp,sp,8
8112002c:	f800283a 	ret

81120030 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81120030:	defffe04 	addi	sp,sp,-8
81120034:	dfc00115 	stw	ra,4(sp)
81120038:	df000015 	stw	fp,0(sp)
8112003c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81120040:	d0a00d17 	ldw	r2,-32716(gp)
81120044:	10000326 	beq	r2,zero,81120054 <alt_get_errno+0x24>
81120048:	d0a00d17 	ldw	r2,-32716(gp)
8112004c:	103ee83a 	callr	r2
81120050:	00000106 	br	81120058 <alt_get_errno+0x28>
81120054:	d0a03004 	addi	r2,gp,-32576
}
81120058:	e037883a 	mov	sp,fp
8112005c:	dfc00117 	ldw	ra,4(sp)
81120060:	df000017 	ldw	fp,0(sp)
81120064:	dec00204 	addi	sp,sp,8
81120068:	f800283a 	ret

8112006c <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
8112006c:	defff904 	addi	sp,sp,-28
81120070:	dfc00615 	stw	ra,24(sp)
81120074:	df000515 	stw	fp,20(sp)
81120078:	df000504 	addi	fp,sp,20
8112007c:	e13ffd15 	stw	r4,-12(fp)
81120080:	e17ffe15 	stw	r5,-8(fp)
81120084:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81120088:	e0bffd17 	ldw	r2,-12(fp)
8112008c:	10000616 	blt	r2,zero,811200a8 <read+0x3c>
81120090:	e0bffd17 	ldw	r2,-12(fp)
81120094:	10c00324 	muli	r3,r2,12
81120098:	00a044b4 	movhi	r2,33042
8112009c:	109b2b04 	addi	r2,r2,27820
811200a0:	1885883a 	add	r2,r3,r2
811200a4:	00000106 	br	811200ac <read+0x40>
811200a8:	0005883a 	mov	r2,zero
811200ac:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
811200b0:	e0bffb17 	ldw	r2,-20(fp)
811200b4:	10002226 	beq	r2,zero,81120140 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
811200b8:	e0bffb17 	ldw	r2,-20(fp)
811200bc:	10800217 	ldw	r2,8(r2)
811200c0:	108000cc 	andi	r2,r2,3
811200c4:	10800060 	cmpeqi	r2,r2,1
811200c8:	1000181e 	bne	r2,zero,8112012c <read+0xc0>
        (fd->dev->read))
811200cc:	e0bffb17 	ldw	r2,-20(fp)
811200d0:	10800017 	ldw	r2,0(r2)
811200d4:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
811200d8:	10001426 	beq	r2,zero,8112012c <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
811200dc:	e0bffb17 	ldw	r2,-20(fp)
811200e0:	10800017 	ldw	r2,0(r2)
811200e4:	10800517 	ldw	r2,20(r2)
811200e8:	e0ffff17 	ldw	r3,-4(fp)
811200ec:	180d883a 	mov	r6,r3
811200f0:	e17ffe17 	ldw	r5,-8(fp)
811200f4:	e13ffb17 	ldw	r4,-20(fp)
811200f8:	103ee83a 	callr	r2
811200fc:	e0bffc15 	stw	r2,-16(fp)
81120100:	e0bffc17 	ldw	r2,-16(fp)
81120104:	1000070e 	bge	r2,zero,81120124 <read+0xb8>
        {
          ALT_ERRNO = -rval;
81120108:	11200300 	call	81120030 <alt_get_errno>
8112010c:	1007883a 	mov	r3,r2
81120110:	e0bffc17 	ldw	r2,-16(fp)
81120114:	0085c83a 	sub	r2,zero,r2
81120118:	18800015 	stw	r2,0(r3)
          return -1;
8112011c:	00bfffc4 	movi	r2,-1
81120120:	00000c06 	br	81120154 <read+0xe8>
        }
        return rval;
81120124:	e0bffc17 	ldw	r2,-16(fp)
81120128:	00000a06 	br	81120154 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
8112012c:	11200300 	call	81120030 <alt_get_errno>
81120130:	1007883a 	mov	r3,r2
81120134:	00800344 	movi	r2,13
81120138:	18800015 	stw	r2,0(r3)
8112013c:	00000406 	br	81120150 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
81120140:	11200300 	call	81120030 <alt_get_errno>
81120144:	1007883a 	mov	r3,r2
81120148:	00801444 	movi	r2,81
8112014c:	18800015 	stw	r2,0(r3)
  }
  return -1;
81120150:	00bfffc4 	movi	r2,-1
}
81120154:	e037883a 	mov	sp,fp
81120158:	dfc00117 	ldw	ra,4(sp)
8112015c:	df000017 	ldw	fp,0(sp)
81120160:	dec00204 	addi	sp,sp,8
81120164:	f800283a 	ret

81120168 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
81120168:	defffe04 	addi	sp,sp,-8
8112016c:	df000115 	stw	fp,4(sp)
81120170:	df000104 	addi	fp,sp,4
81120174:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
81120178:	e0bfff17 	ldw	r2,-4(fp)
8112017c:	108000d0 	cmplti	r2,r2,3
81120180:	10000d1e 	bne	r2,zero,811201b8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
81120184:	00a044b4 	movhi	r2,33042
81120188:	109b2b04 	addi	r2,r2,27820
8112018c:	e0ffff17 	ldw	r3,-4(fp)
81120190:	18c00324 	muli	r3,r3,12
81120194:	10c5883a 	add	r2,r2,r3
81120198:	10800204 	addi	r2,r2,8
8112019c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
811201a0:	00a044b4 	movhi	r2,33042
811201a4:	109b2b04 	addi	r2,r2,27820
811201a8:	e0ffff17 	ldw	r3,-4(fp)
811201ac:	18c00324 	muli	r3,r3,12
811201b0:	10c5883a 	add	r2,r2,r3
811201b4:	10000015 	stw	zero,0(r2)
  }
}
811201b8:	0001883a 	nop
811201bc:	e037883a 	mov	sp,fp
811201c0:	df000017 	ldw	fp,0(sp)
811201c4:	dec00104 	addi	sp,sp,4
811201c8:	f800283a 	ret

811201cc <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
811201cc:	defff904 	addi	sp,sp,-28
811201d0:	df000615 	stw	fp,24(sp)
811201d4:	df000604 	addi	fp,sp,24
811201d8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811201dc:	0005303a 	rdctl	r2,status
811201e0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811201e4:	e0fffe17 	ldw	r3,-8(fp)
811201e8:	00bfff84 	movi	r2,-2
811201ec:	1884703a 	and	r2,r3,r2
811201f0:	1001703a 	wrctl	status,r2
  
  return context;
811201f4:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
811201f8:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
811201fc:	d0a00f17 	ldw	r2,-32708(gp)
81120200:	10c000c4 	addi	r3,r2,3
81120204:	00bfff04 	movi	r2,-4
81120208:	1884703a 	and	r2,r3,r2
8112020c:	d0a00f15 	stw	r2,-32708(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
81120210:	d0e00f17 	ldw	r3,-32708(gp)
81120214:	e0bfff17 	ldw	r2,-4(fp)
81120218:	1887883a 	add	r3,r3,r2
8112021c:	00a04834 	movhi	r2,33056
81120220:	10a80004 	addi	r2,r2,-24576
81120224:	10c0062e 	bgeu	r2,r3,81120240 <sbrk+0x74>
81120228:	e0bffb17 	ldw	r2,-20(fp)
8112022c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81120230:	e0bffa17 	ldw	r2,-24(fp)
81120234:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
81120238:	00bfffc4 	movi	r2,-1
8112023c:	00000b06 	br	8112026c <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
81120240:	d0a00f17 	ldw	r2,-32708(gp)
81120244:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
81120248:	d0e00f17 	ldw	r3,-32708(gp)
8112024c:	e0bfff17 	ldw	r2,-4(fp)
81120250:	1885883a 	add	r2,r3,r2
81120254:	d0a00f15 	stw	r2,-32708(gp)
81120258:	e0bffb17 	ldw	r2,-20(fp)
8112025c:	e0bffc15 	stw	r2,-16(fp)
81120260:	e0bffc17 	ldw	r2,-16(fp)
81120264:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
81120268:	e0bffd17 	ldw	r2,-12(fp)
} 
8112026c:	e037883a 	mov	sp,fp
81120270:	df000017 	ldw	fp,0(sp)
81120274:	dec00104 	addi	sp,sp,4
81120278:	f800283a 	ret

8112027c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
8112027c:	defffa04 	addi	sp,sp,-24
81120280:	df000515 	stw	fp,20(sp)
81120284:	df000504 	addi	fp,sp,20
81120288:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8112028c:	0005303a 	rdctl	r2,status
81120290:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81120294:	e0fffc17 	ldw	r3,-16(fp)
81120298:	00bfff84 	movi	r2,-2
8112029c:	1884703a 	and	r2,r3,r2
811202a0:	1001703a 	wrctl	status,r2
  
  return context;
811202a4:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
811202a8:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
811202ac:	e0bfff17 	ldw	r2,-4(fp)
811202b0:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
811202b4:	e0bffd17 	ldw	r2,-12(fp)
811202b8:	10800017 	ldw	r2,0(r2)
811202bc:	e0fffd17 	ldw	r3,-12(fp)
811202c0:	18c00117 	ldw	r3,4(r3)
811202c4:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
811202c8:	e0bffd17 	ldw	r2,-12(fp)
811202cc:	10800117 	ldw	r2,4(r2)
811202d0:	e0fffd17 	ldw	r3,-12(fp)
811202d4:	18c00017 	ldw	r3,0(r3)
811202d8:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
811202dc:	e0bffd17 	ldw	r2,-12(fp)
811202e0:	e0fffd17 	ldw	r3,-12(fp)
811202e4:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
811202e8:	e0bffd17 	ldw	r2,-12(fp)
811202ec:	e0fffd17 	ldw	r3,-12(fp)
811202f0:	10c00015 	stw	r3,0(r2)
811202f4:	e0bffb17 	ldw	r2,-20(fp)
811202f8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811202fc:	e0bffe17 	ldw	r2,-8(fp)
81120300:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
81120304:	0001883a 	nop
81120308:	e037883a 	mov	sp,fp
8112030c:	df000017 	ldw	fp,0(sp)
81120310:	dec00104 	addi	sp,sp,4
81120314:	f800283a 	ret

81120318 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
81120318:	defffb04 	addi	sp,sp,-20
8112031c:	dfc00415 	stw	ra,16(sp)
81120320:	df000315 	stw	fp,12(sp)
81120324:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
81120328:	d0a01017 	ldw	r2,-32704(gp)
8112032c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
81120330:	d0a03c17 	ldw	r2,-32528(gp)
81120334:	10800044 	addi	r2,r2,1
81120338:	d0a03c15 	stw	r2,-32528(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8112033c:	00002e06 	br	811203f8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
81120340:	e0bffd17 	ldw	r2,-12(fp)
81120344:	10800017 	ldw	r2,0(r2)
81120348:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
8112034c:	e0bffd17 	ldw	r2,-12(fp)
81120350:	10800403 	ldbu	r2,16(r2)
81120354:	10803fcc 	andi	r2,r2,255
81120358:	10000426 	beq	r2,zero,8112036c <alt_tick+0x54>
8112035c:	d0a03c17 	ldw	r2,-32528(gp)
81120360:	1000021e 	bne	r2,zero,8112036c <alt_tick+0x54>
    {
      alarm->rollover = 0;
81120364:	e0bffd17 	ldw	r2,-12(fp)
81120368:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
8112036c:	e0bffd17 	ldw	r2,-12(fp)
81120370:	10800217 	ldw	r2,8(r2)
81120374:	d0e03c17 	ldw	r3,-32528(gp)
81120378:	18801d36 	bltu	r3,r2,811203f0 <alt_tick+0xd8>
8112037c:	e0bffd17 	ldw	r2,-12(fp)
81120380:	10800403 	ldbu	r2,16(r2)
81120384:	10803fcc 	andi	r2,r2,255
81120388:	1000191e 	bne	r2,zero,811203f0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
8112038c:	e0bffd17 	ldw	r2,-12(fp)
81120390:	10800317 	ldw	r2,12(r2)
81120394:	e0fffd17 	ldw	r3,-12(fp)
81120398:	18c00517 	ldw	r3,20(r3)
8112039c:	1809883a 	mov	r4,r3
811203a0:	103ee83a 	callr	r2
811203a4:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
811203a8:	e0bfff17 	ldw	r2,-4(fp)
811203ac:	1000031e 	bne	r2,zero,811203bc <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
811203b0:	e13ffd17 	ldw	r4,-12(fp)
811203b4:	112027c0 	call	8112027c <alt_alarm_stop>
811203b8:	00000d06 	br	811203f0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
811203bc:	e0bffd17 	ldw	r2,-12(fp)
811203c0:	10c00217 	ldw	r3,8(r2)
811203c4:	e0bfff17 	ldw	r2,-4(fp)
811203c8:	1887883a 	add	r3,r3,r2
811203cc:	e0bffd17 	ldw	r2,-12(fp)
811203d0:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
811203d4:	e0bffd17 	ldw	r2,-12(fp)
811203d8:	10c00217 	ldw	r3,8(r2)
811203dc:	d0a03c17 	ldw	r2,-32528(gp)
811203e0:	1880032e 	bgeu	r3,r2,811203f0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
811203e4:	e0bffd17 	ldw	r2,-12(fp)
811203e8:	00c00044 	movi	r3,1
811203ec:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
811203f0:	e0bffe17 	ldw	r2,-8(fp)
811203f4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811203f8:	e0fffd17 	ldw	r3,-12(fp)
811203fc:	d0a01004 	addi	r2,gp,-32704
81120400:	18bfcf1e 	bne	r3,r2,81120340 <__reset+0xfb100340>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
81120404:	0001883a 	nop
}
81120408:	0001883a 	nop
8112040c:	e037883a 	mov	sp,fp
81120410:	dfc00117 	ldw	ra,4(sp)
81120414:	df000017 	ldw	fp,0(sp)
81120418:	dec00204 	addi	sp,sp,8
8112041c:	f800283a 	ret

81120420 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
81120420:	defffd04 	addi	sp,sp,-12
81120424:	dfc00215 	stw	ra,8(sp)
81120428:	df000115 	stw	fp,4(sp)
8112042c:	df000104 	addi	fp,sp,4
81120430:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
81120434:	e13fff17 	ldw	r4,-4(fp)
81120438:	111f63c0 	call	8111f63c <alt_busy_sleep>
}
8112043c:	e037883a 	mov	sp,fp
81120440:	dfc00117 	ldw	ra,4(sp)
81120444:	df000017 	ldw	fp,0(sp)
81120448:	dec00204 	addi	sp,sp,8
8112044c:	f800283a 	ret

81120450 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81120450:	defffe04 	addi	sp,sp,-8
81120454:	dfc00115 	stw	ra,4(sp)
81120458:	df000015 	stw	fp,0(sp)
8112045c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81120460:	d0a00d17 	ldw	r2,-32716(gp)
81120464:	10000326 	beq	r2,zero,81120474 <alt_get_errno+0x24>
81120468:	d0a00d17 	ldw	r2,-32716(gp)
8112046c:	103ee83a 	callr	r2
81120470:	00000106 	br	81120478 <alt_get_errno+0x28>
81120474:	d0a03004 	addi	r2,gp,-32576
}
81120478:	e037883a 	mov	sp,fp
8112047c:	dfc00117 	ldw	ra,4(sp)
81120480:	df000017 	ldw	fp,0(sp)
81120484:	dec00204 	addi	sp,sp,8
81120488:	f800283a 	ret

8112048c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
8112048c:	defff904 	addi	sp,sp,-28
81120490:	dfc00615 	stw	ra,24(sp)
81120494:	df000515 	stw	fp,20(sp)
81120498:	df000504 	addi	fp,sp,20
8112049c:	e13ffd15 	stw	r4,-12(fp)
811204a0:	e17ffe15 	stw	r5,-8(fp)
811204a4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811204a8:	e0bffd17 	ldw	r2,-12(fp)
811204ac:	10000616 	blt	r2,zero,811204c8 <write+0x3c>
811204b0:	e0bffd17 	ldw	r2,-12(fp)
811204b4:	10c00324 	muli	r3,r2,12
811204b8:	00a044b4 	movhi	r2,33042
811204bc:	109b2b04 	addi	r2,r2,27820
811204c0:	1885883a 	add	r2,r3,r2
811204c4:	00000106 	br	811204cc <write+0x40>
811204c8:	0005883a 	mov	r2,zero
811204cc:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
811204d0:	e0bffb17 	ldw	r2,-20(fp)
811204d4:	10002126 	beq	r2,zero,8112055c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
811204d8:	e0bffb17 	ldw	r2,-20(fp)
811204dc:	10800217 	ldw	r2,8(r2)
811204e0:	108000cc 	andi	r2,r2,3
811204e4:	10001826 	beq	r2,zero,81120548 <write+0xbc>
811204e8:	e0bffb17 	ldw	r2,-20(fp)
811204ec:	10800017 	ldw	r2,0(r2)
811204f0:	10800617 	ldw	r2,24(r2)
811204f4:	10001426 	beq	r2,zero,81120548 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
811204f8:	e0bffb17 	ldw	r2,-20(fp)
811204fc:	10800017 	ldw	r2,0(r2)
81120500:	10800617 	ldw	r2,24(r2)
81120504:	e0ffff17 	ldw	r3,-4(fp)
81120508:	180d883a 	mov	r6,r3
8112050c:	e17ffe17 	ldw	r5,-8(fp)
81120510:	e13ffb17 	ldw	r4,-20(fp)
81120514:	103ee83a 	callr	r2
81120518:	e0bffc15 	stw	r2,-16(fp)
8112051c:	e0bffc17 	ldw	r2,-16(fp)
81120520:	1000070e 	bge	r2,zero,81120540 <write+0xb4>
      {
        ALT_ERRNO = -rval;
81120524:	11204500 	call	81120450 <alt_get_errno>
81120528:	1007883a 	mov	r3,r2
8112052c:	e0bffc17 	ldw	r2,-16(fp)
81120530:	0085c83a 	sub	r2,zero,r2
81120534:	18800015 	stw	r2,0(r3)
        return -1;
81120538:	00bfffc4 	movi	r2,-1
8112053c:	00000c06 	br	81120570 <write+0xe4>
      }
      return rval;
81120540:	e0bffc17 	ldw	r2,-16(fp)
81120544:	00000a06 	br	81120570 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
81120548:	11204500 	call	81120450 <alt_get_errno>
8112054c:	1007883a 	mov	r3,r2
81120550:	00800344 	movi	r2,13
81120554:	18800015 	stw	r2,0(r3)
81120558:	00000406 	br	8112056c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
8112055c:	11204500 	call	81120450 <alt_get_errno>
81120560:	1007883a 	mov	r3,r2
81120564:	00801444 	movi	r2,81
81120568:	18800015 	stw	r2,0(r3)
  }
  return -1;
8112056c:	00bfffc4 	movi	r2,-1
}
81120570:	e037883a 	mov	sp,fp
81120574:	dfc00117 	ldw	ra,4(sp)
81120578:	df000017 	ldw	fp,0(sp)
8112057c:	dec00204 	addi	sp,sp,8
81120580:	f800283a 	ret

81120584 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81120584:	defffd04 	addi	sp,sp,-12
81120588:	dfc00215 	stw	ra,8(sp)
8112058c:	df000115 	stw	fp,4(sp)
81120590:	df000104 	addi	fp,sp,4
81120594:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81120598:	d1600a04 	addi	r5,gp,-32728
8112059c:	e13fff17 	ldw	r4,-4(fp)
811205a0:	1123af00 	call	81123af0 <alt_dev_llist_insert>
}
811205a4:	e037883a 	mov	sp,fp
811205a8:	dfc00117 	ldw	ra,4(sp)
811205ac:	df000017 	ldw	fp,0(sp)
811205b0:	dec00204 	addi	sp,sp,8
811205b4:	f800283a 	ret

811205b8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
811205b8:	defffd04 	addi	sp,sp,-12
811205bc:	dfc00215 	stw	ra,8(sp)
811205c0:	df000115 	stw	fp,4(sp)
811205c4:	df000104 	addi	fp,sp,4
811205c8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
811205cc:	11244d80 	call	811244d8 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
811205d0:	00800044 	movi	r2,1
811205d4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
811205d8:	0001883a 	nop
811205dc:	e037883a 	mov	sp,fp
811205e0:	dfc00117 	ldw	ra,4(sp)
811205e4:	df000017 	ldw	fp,0(sp)
811205e8:	dec00204 	addi	sp,sp,8
811205ec:	f800283a 	ret

811205f0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
811205f0:	defffe04 	addi	sp,sp,-8
811205f4:	dfc00115 	stw	ra,4(sp)
811205f8:	df000015 	stw	fp,0(sp)
811205fc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
81120600:	01c0fa04 	movi	r7,1000
81120604:	01800304 	movi	r6,12
81120608:	000b883a 	mov	r5,zero
8112060c:	01200034 	movhi	r4,32768
81120610:	21022004 	addi	r4,r4,2176
81120614:	11211b80 	call	811211b8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
81120618:	018002c4 	movi	r6,11
8112061c:	000b883a 	mov	r5,zero
81120620:	012044b4 	movhi	r4,33042
81120624:	211b9504 	addi	r4,r4,28244
81120628:	112083c0 	call	8112083c <altera_avalon_jtag_uart_init>
8112062c:	012044b4 	movhi	r4,33042
81120630:	211b8b04 	addi	r4,r4,28204
81120634:	11205840 	call	81120584 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
81120638:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
8112063c:	018003c4 	movi	r6,15
81120640:	000b883a 	mov	r5,zero
81120644:	012044b4 	movhi	r4,33042
81120648:	211fad04 	addi	r4,r4,32436
8112064c:	11213440 	call	81121344 <altera_avalon_uart_init>
81120650:	012044b4 	movhi	r4,33042
81120654:	211fa304 	addi	r4,r4,32396
81120658:	11205840 	call	81120584 <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
8112065c:	00a044b4 	movhi	r2,33042
81120660:	109fd404 	addi	r2,r2,32592
81120664:	10c00717 	ldw	r3,28(r2)
81120668:	00a044b4 	movhi	r2,33042
8112066c:	109fd404 	addi	r2,r2,32592
81120670:	10800817 	ldw	r2,32(r2)
81120674:	100d883a 	mov	r6,r2
81120678:	180b883a 	mov	r5,r3
8112067c:	012044b4 	movhi	r4,33042
81120680:	211fd404 	addi	r4,r4,32592
81120684:	11236d80 	call	811236d8 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
81120688:	00a044b4 	movhi	r2,33042
8112068c:	109fec04 	addi	r2,r2,32688
81120690:	10c00717 	ldw	r3,28(r2)
81120694:	00a044b4 	movhi	r2,33042
81120698:	109fec04 	addi	r2,r2,32688
8112069c:	10800817 	ldw	r2,32(r2)
811206a0:	100d883a 	mov	r6,r2
811206a4:	180b883a 	mov	r5,r3
811206a8:	012044b4 	movhi	r4,33042
811206ac:	211fec04 	addi	r4,r4,32688
811206b0:	11236d80 	call	811236d8 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
811206b4:	012044f4 	movhi	r4,33043
811206b8:	21200404 	addi	r4,r4,-32752
811206bc:	11205840 	call	81120584 <alt_dev_reg>
}
811206c0:	0001883a 	nop
811206c4:	e037883a 	mov	sp,fp
811206c8:	dfc00117 	ldw	ra,4(sp)
811206cc:	df000017 	ldw	fp,0(sp)
811206d0:	dec00204 	addi	sp,sp,8
811206d4:	f800283a 	ret

811206d8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
811206d8:	defffa04 	addi	sp,sp,-24
811206dc:	dfc00515 	stw	ra,20(sp)
811206e0:	df000415 	stw	fp,16(sp)
811206e4:	df000404 	addi	fp,sp,16
811206e8:	e13ffd15 	stw	r4,-12(fp)
811206ec:	e17ffe15 	stw	r5,-8(fp)
811206f0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
811206f4:	e0bffd17 	ldw	r2,-12(fp)
811206f8:	10800017 	ldw	r2,0(r2)
811206fc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
81120700:	e0bffc17 	ldw	r2,-16(fp)
81120704:	10c00a04 	addi	r3,r2,40
81120708:	e0bffd17 	ldw	r2,-12(fp)
8112070c:	10800217 	ldw	r2,8(r2)
81120710:	100f883a 	mov	r7,r2
81120714:	e1bfff17 	ldw	r6,-4(fp)
81120718:	e17ffe17 	ldw	r5,-8(fp)
8112071c:	1809883a 	mov	r4,r3
81120720:	1120d000 	call	81120d00 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
81120724:	e037883a 	mov	sp,fp
81120728:	dfc00117 	ldw	ra,4(sp)
8112072c:	df000017 	ldw	fp,0(sp)
81120730:	dec00204 	addi	sp,sp,8
81120734:	f800283a 	ret

81120738 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81120738:	defffa04 	addi	sp,sp,-24
8112073c:	dfc00515 	stw	ra,20(sp)
81120740:	df000415 	stw	fp,16(sp)
81120744:	df000404 	addi	fp,sp,16
81120748:	e13ffd15 	stw	r4,-12(fp)
8112074c:	e17ffe15 	stw	r5,-8(fp)
81120750:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81120754:	e0bffd17 	ldw	r2,-12(fp)
81120758:	10800017 	ldw	r2,0(r2)
8112075c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
81120760:	e0bffc17 	ldw	r2,-16(fp)
81120764:	10c00a04 	addi	r3,r2,40
81120768:	e0bffd17 	ldw	r2,-12(fp)
8112076c:	10800217 	ldw	r2,8(r2)
81120770:	100f883a 	mov	r7,r2
81120774:	e1bfff17 	ldw	r6,-4(fp)
81120778:	e17ffe17 	ldw	r5,-8(fp)
8112077c:	1809883a 	mov	r4,r3
81120780:	1120f1c0 	call	81120f1c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81120784:	e037883a 	mov	sp,fp
81120788:	dfc00117 	ldw	ra,4(sp)
8112078c:	df000017 	ldw	fp,0(sp)
81120790:	dec00204 	addi	sp,sp,8
81120794:	f800283a 	ret

81120798 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
81120798:	defffc04 	addi	sp,sp,-16
8112079c:	dfc00315 	stw	ra,12(sp)
811207a0:	df000215 	stw	fp,8(sp)
811207a4:	df000204 	addi	fp,sp,8
811207a8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
811207ac:	e0bfff17 	ldw	r2,-4(fp)
811207b0:	10800017 	ldw	r2,0(r2)
811207b4:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
811207b8:	e0bffe17 	ldw	r2,-8(fp)
811207bc:	10c00a04 	addi	r3,r2,40
811207c0:	e0bfff17 	ldw	r2,-4(fp)
811207c4:	10800217 	ldw	r2,8(r2)
811207c8:	100b883a 	mov	r5,r2
811207cc:	1809883a 	mov	r4,r3
811207d0:	1120ba80 	call	81120ba8 <altera_avalon_jtag_uart_close>
}
811207d4:	e037883a 	mov	sp,fp
811207d8:	dfc00117 	ldw	ra,4(sp)
811207dc:	df000017 	ldw	fp,0(sp)
811207e0:	dec00204 	addi	sp,sp,8
811207e4:	f800283a 	ret

811207e8 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
811207e8:	defffa04 	addi	sp,sp,-24
811207ec:	dfc00515 	stw	ra,20(sp)
811207f0:	df000415 	stw	fp,16(sp)
811207f4:	df000404 	addi	fp,sp,16
811207f8:	e13ffd15 	stw	r4,-12(fp)
811207fc:	e17ffe15 	stw	r5,-8(fp)
81120800:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
81120804:	e0bffd17 	ldw	r2,-12(fp)
81120808:	10800017 	ldw	r2,0(r2)
8112080c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
81120810:	e0bffc17 	ldw	r2,-16(fp)
81120814:	10800a04 	addi	r2,r2,40
81120818:	e1bfff17 	ldw	r6,-4(fp)
8112081c:	e17ffe17 	ldw	r5,-8(fp)
81120820:	1009883a 	mov	r4,r2
81120824:	1120c100 	call	81120c10 <altera_avalon_jtag_uart_ioctl>
}
81120828:	e037883a 	mov	sp,fp
8112082c:	dfc00117 	ldw	ra,4(sp)
81120830:	df000017 	ldw	fp,0(sp)
81120834:	dec00204 	addi	sp,sp,8
81120838:	f800283a 	ret

8112083c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
8112083c:	defffa04 	addi	sp,sp,-24
81120840:	dfc00515 	stw	ra,20(sp)
81120844:	df000415 	stw	fp,16(sp)
81120848:	df000404 	addi	fp,sp,16
8112084c:	e13ffd15 	stw	r4,-12(fp)
81120850:	e17ffe15 	stw	r5,-8(fp)
81120854:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81120858:	e0bffd17 	ldw	r2,-12(fp)
8112085c:	00c00044 	movi	r3,1
81120860:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81120864:	e0bffd17 	ldw	r2,-12(fp)
81120868:	10800017 	ldw	r2,0(r2)
8112086c:	10800104 	addi	r2,r2,4
81120870:	1007883a 	mov	r3,r2
81120874:	e0bffd17 	ldw	r2,-12(fp)
81120878:	10800817 	ldw	r2,32(r2)
8112087c:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
81120880:	e0bffe17 	ldw	r2,-8(fp)
81120884:	e0ffff17 	ldw	r3,-4(fp)
81120888:	d8000015 	stw	zero,0(sp)
8112088c:	e1fffd17 	ldw	r7,-12(fp)
81120890:	01a044b4 	movhi	r6,33042
81120894:	31823f04 	addi	r6,r6,2300
81120898:	180b883a 	mov	r5,r3
8112089c:	1009883a 	mov	r4,r2
811208a0:	1123e900 	call	81123e90 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
811208a4:	e0bffd17 	ldw	r2,-12(fp)
811208a8:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
811208ac:	e0bffd17 	ldw	r2,-12(fp)
811208b0:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811208b4:	d0e03b17 	ldw	r3,-32532(gp)
811208b8:	e1fffd17 	ldw	r7,-12(fp)
811208bc:	01a044b4 	movhi	r6,33042
811208c0:	3182c204 	addi	r6,r6,2824
811208c4:	180b883a 	mov	r5,r3
811208c8:	1009883a 	mov	r4,r2
811208cc:	11239880 	call	81123988 <alt_alarm_start>
811208d0:	1000040e 	bge	r2,zero,811208e4 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
811208d4:	e0fffd17 	ldw	r3,-12(fp)
811208d8:	00a00034 	movhi	r2,32768
811208dc:	10bfffc4 	addi	r2,r2,-1
811208e0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
811208e4:	0001883a 	nop
811208e8:	e037883a 	mov	sp,fp
811208ec:	dfc00117 	ldw	ra,4(sp)
811208f0:	df000017 	ldw	fp,0(sp)
811208f4:	dec00204 	addi	sp,sp,8
811208f8:	f800283a 	ret

811208fc <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811208fc:	defff804 	addi	sp,sp,-32
81120900:	df000715 	stw	fp,28(sp)
81120904:	df000704 	addi	fp,sp,28
81120908:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
8112090c:	e0bfff17 	ldw	r2,-4(fp)
81120910:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
81120914:	e0bffb17 	ldw	r2,-20(fp)
81120918:	10800017 	ldw	r2,0(r2)
8112091c:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81120920:	e0bffc17 	ldw	r2,-16(fp)
81120924:	10800104 	addi	r2,r2,4
81120928:	10800037 	ldwio	r2,0(r2)
8112092c:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
81120930:	e0bffd17 	ldw	r2,-12(fp)
81120934:	1080c00c 	andi	r2,r2,768
81120938:	10006d26 	beq	r2,zero,81120af0 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
8112093c:	e0bffd17 	ldw	r2,-12(fp)
81120940:	1080400c 	andi	r2,r2,256
81120944:	10003526 	beq	r2,zero,81120a1c <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
81120948:	00800074 	movhi	r2,1
8112094c:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81120950:	e0bffb17 	ldw	r2,-20(fp)
81120954:	10800a17 	ldw	r2,40(r2)
81120958:	10800044 	addi	r2,r2,1
8112095c:	1081ffcc 	andi	r2,r2,2047
81120960:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
81120964:	e0bffb17 	ldw	r2,-20(fp)
81120968:	10c00b17 	ldw	r3,44(r2)
8112096c:	e0bffe17 	ldw	r2,-8(fp)
81120970:	18801526 	beq	r3,r2,811209c8 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81120974:	e0bffc17 	ldw	r2,-16(fp)
81120978:	10800037 	ldwio	r2,0(r2)
8112097c:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
81120980:	e0bff917 	ldw	r2,-28(fp)
81120984:	10a0000c 	andi	r2,r2,32768
81120988:	10001126 	beq	r2,zero,811209d0 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
8112098c:	e0bffb17 	ldw	r2,-20(fp)
81120990:	10800a17 	ldw	r2,40(r2)
81120994:	e0fff917 	ldw	r3,-28(fp)
81120998:	1809883a 	mov	r4,r3
8112099c:	e0fffb17 	ldw	r3,-20(fp)
811209a0:	1885883a 	add	r2,r3,r2
811209a4:	10800e04 	addi	r2,r2,56
811209a8:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811209ac:	e0bffb17 	ldw	r2,-20(fp)
811209b0:	10800a17 	ldw	r2,40(r2)
811209b4:	10800044 	addi	r2,r2,1
811209b8:	10c1ffcc 	andi	r3,r2,2047
811209bc:	e0bffb17 	ldw	r2,-20(fp)
811209c0:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
811209c4:	003fe206 	br	81120950 <__reset+0xfb100950>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
811209c8:	0001883a 	nop
811209cc:	00000106 	br	811209d4 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
811209d0:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
811209d4:	e0bff917 	ldw	r2,-28(fp)
811209d8:	10bfffec 	andhi	r2,r2,65535
811209dc:	10000f26 	beq	r2,zero,81120a1c <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811209e0:	e0bffb17 	ldw	r2,-20(fp)
811209e4:	10c00817 	ldw	r3,32(r2)
811209e8:	00bfff84 	movi	r2,-2
811209ec:	1886703a 	and	r3,r3,r2
811209f0:	e0bffb17 	ldw	r2,-20(fp)
811209f4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
811209f8:	e0bffc17 	ldw	r2,-16(fp)
811209fc:	10800104 	addi	r2,r2,4
81120a00:	1007883a 	mov	r3,r2
81120a04:	e0bffb17 	ldw	r2,-20(fp)
81120a08:	10800817 	ldw	r2,32(r2)
81120a0c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81120a10:	e0bffc17 	ldw	r2,-16(fp)
81120a14:	10800104 	addi	r2,r2,4
81120a18:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
81120a1c:	e0bffd17 	ldw	r2,-12(fp)
81120a20:	1080800c 	andi	r2,r2,512
81120a24:	103fbe26 	beq	r2,zero,81120920 <__reset+0xfb100920>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
81120a28:	e0bffd17 	ldw	r2,-12(fp)
81120a2c:	1004d43a 	srli	r2,r2,16
81120a30:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
81120a34:	00001406 	br	81120a88 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
81120a38:	e0bffc17 	ldw	r2,-16(fp)
81120a3c:	e0fffb17 	ldw	r3,-20(fp)
81120a40:	18c00d17 	ldw	r3,52(r3)
81120a44:	e13ffb17 	ldw	r4,-20(fp)
81120a48:	20c7883a 	add	r3,r4,r3
81120a4c:	18c20e04 	addi	r3,r3,2104
81120a50:	18c00003 	ldbu	r3,0(r3)
81120a54:	18c03fcc 	andi	r3,r3,255
81120a58:	18c0201c 	xori	r3,r3,128
81120a5c:	18ffe004 	addi	r3,r3,-128
81120a60:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81120a64:	e0bffb17 	ldw	r2,-20(fp)
81120a68:	10800d17 	ldw	r2,52(r2)
81120a6c:	10800044 	addi	r2,r2,1
81120a70:	10c1ffcc 	andi	r3,r2,2047
81120a74:	e0bffb17 	ldw	r2,-20(fp)
81120a78:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81120a7c:	e0bffa17 	ldw	r2,-24(fp)
81120a80:	10bfffc4 	addi	r2,r2,-1
81120a84:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
81120a88:	e0bffa17 	ldw	r2,-24(fp)
81120a8c:	10000526 	beq	r2,zero,81120aa4 <altera_avalon_jtag_uart_irq+0x1a8>
81120a90:	e0bffb17 	ldw	r2,-20(fp)
81120a94:	10c00d17 	ldw	r3,52(r2)
81120a98:	e0bffb17 	ldw	r2,-20(fp)
81120a9c:	10800c17 	ldw	r2,48(r2)
81120aa0:	18bfe51e 	bne	r3,r2,81120a38 <__reset+0xfb100a38>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81120aa4:	e0bffa17 	ldw	r2,-24(fp)
81120aa8:	103f9d26 	beq	r2,zero,81120920 <__reset+0xfb100920>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81120aac:	e0bffb17 	ldw	r2,-20(fp)
81120ab0:	10c00817 	ldw	r3,32(r2)
81120ab4:	00bfff44 	movi	r2,-3
81120ab8:	1886703a 	and	r3,r3,r2
81120abc:	e0bffb17 	ldw	r2,-20(fp)
81120ac0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81120ac4:	e0bffb17 	ldw	r2,-20(fp)
81120ac8:	10800017 	ldw	r2,0(r2)
81120acc:	10800104 	addi	r2,r2,4
81120ad0:	1007883a 	mov	r3,r2
81120ad4:	e0bffb17 	ldw	r2,-20(fp)
81120ad8:	10800817 	ldw	r2,32(r2)
81120adc:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81120ae0:	e0bffc17 	ldw	r2,-16(fp)
81120ae4:	10800104 	addi	r2,r2,4
81120ae8:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
81120aec:	003f8c06 	br	81120920 <__reset+0xfb100920>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
81120af0:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
81120af4:	0001883a 	nop
81120af8:	e037883a 	mov	sp,fp
81120afc:	df000017 	ldw	fp,0(sp)
81120b00:	dec00104 	addi	sp,sp,4
81120b04:	f800283a 	ret

81120b08 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
81120b08:	defff804 	addi	sp,sp,-32
81120b0c:	df000715 	stw	fp,28(sp)
81120b10:	df000704 	addi	fp,sp,28
81120b14:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
81120b18:	e0bffb17 	ldw	r2,-20(fp)
81120b1c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
81120b20:	e0bff917 	ldw	r2,-28(fp)
81120b24:	10800017 	ldw	r2,0(r2)
81120b28:	10800104 	addi	r2,r2,4
81120b2c:	10800037 	ldwio	r2,0(r2)
81120b30:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
81120b34:	e0bffa17 	ldw	r2,-24(fp)
81120b38:	1081000c 	andi	r2,r2,1024
81120b3c:	10000b26 	beq	r2,zero,81120b6c <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
81120b40:	e0bff917 	ldw	r2,-28(fp)
81120b44:	10800017 	ldw	r2,0(r2)
81120b48:	10800104 	addi	r2,r2,4
81120b4c:	1007883a 	mov	r3,r2
81120b50:	e0bff917 	ldw	r2,-28(fp)
81120b54:	10800817 	ldw	r2,32(r2)
81120b58:	10810014 	ori	r2,r2,1024
81120b5c:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
81120b60:	e0bff917 	ldw	r2,-28(fp)
81120b64:	10000915 	stw	zero,36(r2)
81120b68:	00000a06 	br	81120b94 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
81120b6c:	e0bff917 	ldw	r2,-28(fp)
81120b70:	10c00917 	ldw	r3,36(r2)
81120b74:	00a00034 	movhi	r2,32768
81120b78:	10bfff04 	addi	r2,r2,-4
81120b7c:	10c00536 	bltu	r2,r3,81120b94 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
81120b80:	e0bff917 	ldw	r2,-28(fp)
81120b84:	10800917 	ldw	r2,36(r2)
81120b88:	10c00044 	addi	r3,r2,1
81120b8c:	e0bff917 	ldw	r2,-28(fp)
81120b90:	10c00915 	stw	r3,36(r2)
81120b94:	d0a03b17 	ldw	r2,-32532(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81120b98:	e037883a 	mov	sp,fp
81120b9c:	df000017 	ldw	fp,0(sp)
81120ba0:	dec00104 	addi	sp,sp,4
81120ba4:	f800283a 	ret

81120ba8 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
81120ba8:	defffd04 	addi	sp,sp,-12
81120bac:	df000215 	stw	fp,8(sp)
81120bb0:	df000204 	addi	fp,sp,8
81120bb4:	e13ffe15 	stw	r4,-8(fp)
81120bb8:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81120bbc:	00000506 	br	81120bd4 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
81120bc0:	e0bfff17 	ldw	r2,-4(fp)
81120bc4:	1090000c 	andi	r2,r2,16384
81120bc8:	10000226 	beq	r2,zero,81120bd4 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
81120bcc:	00bffd44 	movi	r2,-11
81120bd0:	00000b06 	br	81120c00 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81120bd4:	e0bffe17 	ldw	r2,-8(fp)
81120bd8:	10c00d17 	ldw	r3,52(r2)
81120bdc:	e0bffe17 	ldw	r2,-8(fp)
81120be0:	10800c17 	ldw	r2,48(r2)
81120be4:	18800526 	beq	r3,r2,81120bfc <altera_avalon_jtag_uart_close+0x54>
81120be8:	e0bffe17 	ldw	r2,-8(fp)
81120bec:	10c00917 	ldw	r3,36(r2)
81120bf0:	e0bffe17 	ldw	r2,-8(fp)
81120bf4:	10800117 	ldw	r2,4(r2)
81120bf8:	18bff136 	bltu	r3,r2,81120bc0 <__reset+0xfb100bc0>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81120bfc:	0005883a 	mov	r2,zero
}
81120c00:	e037883a 	mov	sp,fp
81120c04:	df000017 	ldw	fp,0(sp)
81120c08:	dec00104 	addi	sp,sp,4
81120c0c:	f800283a 	ret

81120c10 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
81120c10:	defffa04 	addi	sp,sp,-24
81120c14:	df000515 	stw	fp,20(sp)
81120c18:	df000504 	addi	fp,sp,20
81120c1c:	e13ffd15 	stw	r4,-12(fp)
81120c20:	e17ffe15 	stw	r5,-8(fp)
81120c24:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
81120c28:	00bff9c4 	movi	r2,-25
81120c2c:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
81120c30:	e0bffe17 	ldw	r2,-8(fp)
81120c34:	10da8060 	cmpeqi	r3,r2,27137
81120c38:	1800031e 	bne	r3,zero,81120c48 <altera_avalon_jtag_uart_ioctl+0x38>
81120c3c:	109a80a0 	cmpeqi	r2,r2,27138
81120c40:	1000181e 	bne	r2,zero,81120ca4 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
81120c44:	00002906 	br	81120cec <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
81120c48:	e0bffd17 	ldw	r2,-12(fp)
81120c4c:	10c00117 	ldw	r3,4(r2)
81120c50:	00a00034 	movhi	r2,32768
81120c54:	10bfffc4 	addi	r2,r2,-1
81120c58:	18802126 	beq	r3,r2,81120ce0 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
81120c5c:	e0bfff17 	ldw	r2,-4(fp)
81120c60:	10800017 	ldw	r2,0(r2)
81120c64:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
81120c68:	e0bffc17 	ldw	r2,-16(fp)
81120c6c:	10800090 	cmplti	r2,r2,2
81120c70:	1000061e 	bne	r2,zero,81120c8c <altera_avalon_jtag_uart_ioctl+0x7c>
81120c74:	e0fffc17 	ldw	r3,-16(fp)
81120c78:	00a00034 	movhi	r2,32768
81120c7c:	10bfffc4 	addi	r2,r2,-1
81120c80:	18800226 	beq	r3,r2,81120c8c <altera_avalon_jtag_uart_ioctl+0x7c>
81120c84:	e0bffc17 	ldw	r2,-16(fp)
81120c88:	00000206 	br	81120c94 <altera_avalon_jtag_uart_ioctl+0x84>
81120c8c:	00a00034 	movhi	r2,32768
81120c90:	10bfff84 	addi	r2,r2,-2
81120c94:	e0fffd17 	ldw	r3,-12(fp)
81120c98:	18800115 	stw	r2,4(r3)
      rc = 0;
81120c9c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81120ca0:	00000f06 	br	81120ce0 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81120ca4:	e0bffd17 	ldw	r2,-12(fp)
81120ca8:	10c00117 	ldw	r3,4(r2)
81120cac:	00a00034 	movhi	r2,32768
81120cb0:	10bfffc4 	addi	r2,r2,-1
81120cb4:	18800c26 	beq	r3,r2,81120ce8 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81120cb8:	e0bffd17 	ldw	r2,-12(fp)
81120cbc:	10c00917 	ldw	r3,36(r2)
81120cc0:	e0bffd17 	ldw	r2,-12(fp)
81120cc4:	10800117 	ldw	r2,4(r2)
81120cc8:	1885803a 	cmpltu	r2,r3,r2
81120ccc:	10c03fcc 	andi	r3,r2,255
81120cd0:	e0bfff17 	ldw	r2,-4(fp)
81120cd4:	10c00015 	stw	r3,0(r2)
      rc = 0;
81120cd8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81120cdc:	00000206 	br	81120ce8 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
81120ce0:	0001883a 	nop
81120ce4:	00000106 	br	81120cec <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
81120ce8:	0001883a 	nop

  default:
    break;
  }

  return rc;
81120cec:	e0bffb17 	ldw	r2,-20(fp)
}
81120cf0:	e037883a 	mov	sp,fp
81120cf4:	df000017 	ldw	fp,0(sp)
81120cf8:	dec00104 	addi	sp,sp,4
81120cfc:	f800283a 	ret

81120d00 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81120d00:	defff304 	addi	sp,sp,-52
81120d04:	dfc00c15 	stw	ra,48(sp)
81120d08:	df000b15 	stw	fp,44(sp)
81120d0c:	df000b04 	addi	fp,sp,44
81120d10:	e13ffc15 	stw	r4,-16(fp)
81120d14:	e17ffd15 	stw	r5,-12(fp)
81120d18:	e1bffe15 	stw	r6,-8(fp)
81120d1c:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
81120d20:	e0bffd17 	ldw	r2,-12(fp)
81120d24:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81120d28:	00004706 	br	81120e48 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81120d2c:	e0bffc17 	ldw	r2,-16(fp)
81120d30:	10800a17 	ldw	r2,40(r2)
81120d34:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
81120d38:	e0bffc17 	ldw	r2,-16(fp)
81120d3c:	10800b17 	ldw	r2,44(r2)
81120d40:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
81120d44:	e0fff717 	ldw	r3,-36(fp)
81120d48:	e0bff817 	ldw	r2,-32(fp)
81120d4c:	18800536 	bltu	r3,r2,81120d64 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
81120d50:	e0fff717 	ldw	r3,-36(fp)
81120d54:	e0bff817 	ldw	r2,-32(fp)
81120d58:	1885c83a 	sub	r2,r3,r2
81120d5c:	e0bff615 	stw	r2,-40(fp)
81120d60:	00000406 	br	81120d74 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81120d64:	00c20004 	movi	r3,2048
81120d68:	e0bff817 	ldw	r2,-32(fp)
81120d6c:	1885c83a 	sub	r2,r3,r2
81120d70:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81120d74:	e0bff617 	ldw	r2,-40(fp)
81120d78:	10001e26 	beq	r2,zero,81120df4 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
81120d7c:	e0fffe17 	ldw	r3,-8(fp)
81120d80:	e0bff617 	ldw	r2,-40(fp)
81120d84:	1880022e 	bgeu	r3,r2,81120d90 <altera_avalon_jtag_uart_read+0x90>
        n = space;
81120d88:	e0bffe17 	ldw	r2,-8(fp)
81120d8c:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
81120d90:	e0bffc17 	ldw	r2,-16(fp)
81120d94:	10c00e04 	addi	r3,r2,56
81120d98:	e0bff817 	ldw	r2,-32(fp)
81120d9c:	1885883a 	add	r2,r3,r2
81120da0:	e1bff617 	ldw	r6,-40(fp)
81120da4:	100b883a 	mov	r5,r2
81120da8:	e13ff517 	ldw	r4,-44(fp)
81120dac:	11105d00 	call	811105d0 <memcpy>
      ptr   += n;
81120db0:	e0fff517 	ldw	r3,-44(fp)
81120db4:	e0bff617 	ldw	r2,-40(fp)
81120db8:	1885883a 	add	r2,r3,r2
81120dbc:	e0bff515 	stw	r2,-44(fp)
      space -= n;
81120dc0:	e0fffe17 	ldw	r3,-8(fp)
81120dc4:	e0bff617 	ldw	r2,-40(fp)
81120dc8:	1885c83a 	sub	r2,r3,r2
81120dcc:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81120dd0:	e0fff817 	ldw	r3,-32(fp)
81120dd4:	e0bff617 	ldw	r2,-40(fp)
81120dd8:	1885883a 	add	r2,r3,r2
81120ddc:	10c1ffcc 	andi	r3,r2,2047
81120de0:	e0bffc17 	ldw	r2,-16(fp)
81120de4:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
81120de8:	e0bffe17 	ldw	r2,-8(fp)
81120dec:	00bfcf16 	blt	zero,r2,81120d2c <__reset+0xfb100d2c>
81120df0:	00000106 	br	81120df8 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
81120df4:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81120df8:	e0fff517 	ldw	r3,-44(fp)
81120dfc:	e0bffd17 	ldw	r2,-12(fp)
81120e00:	1880141e 	bne	r3,r2,81120e54 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81120e04:	e0bfff17 	ldw	r2,-4(fp)
81120e08:	1090000c 	andi	r2,r2,16384
81120e0c:	1000131e 	bne	r2,zero,81120e5c <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
81120e10:	0001883a 	nop
81120e14:	e0bffc17 	ldw	r2,-16(fp)
81120e18:	10c00a17 	ldw	r3,40(r2)
81120e1c:	e0bff717 	ldw	r2,-36(fp)
81120e20:	1880051e 	bne	r3,r2,81120e38 <altera_avalon_jtag_uart_read+0x138>
81120e24:	e0bffc17 	ldw	r2,-16(fp)
81120e28:	10c00917 	ldw	r3,36(r2)
81120e2c:	e0bffc17 	ldw	r2,-16(fp)
81120e30:	10800117 	ldw	r2,4(r2)
81120e34:	18bff736 	bltu	r3,r2,81120e14 <__reset+0xfb100e14>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
81120e38:	e0bffc17 	ldw	r2,-16(fp)
81120e3c:	10c00a17 	ldw	r3,40(r2)
81120e40:	e0bff717 	ldw	r2,-36(fp)
81120e44:	18800726 	beq	r3,r2,81120e64 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81120e48:	e0bffe17 	ldw	r2,-8(fp)
81120e4c:	00bfb716 	blt	zero,r2,81120d2c <__reset+0xfb100d2c>
81120e50:	00000506 	br	81120e68 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
81120e54:	0001883a 	nop
81120e58:	00000306 	br	81120e68 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
81120e5c:	0001883a 	nop
81120e60:	00000106 	br	81120e68 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
81120e64:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
81120e68:	e0fff517 	ldw	r3,-44(fp)
81120e6c:	e0bffd17 	ldw	r2,-12(fp)
81120e70:	18801826 	beq	r3,r2,81120ed4 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81120e74:	0005303a 	rdctl	r2,status
81120e78:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81120e7c:	e0fffb17 	ldw	r3,-20(fp)
81120e80:	00bfff84 	movi	r2,-2
81120e84:	1884703a 	and	r2,r3,r2
81120e88:	1001703a 	wrctl	status,r2
  
  return context;
81120e8c:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
81120e90:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81120e94:	e0bffc17 	ldw	r2,-16(fp)
81120e98:	10800817 	ldw	r2,32(r2)
81120e9c:	10c00054 	ori	r3,r2,1
81120ea0:	e0bffc17 	ldw	r2,-16(fp)
81120ea4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81120ea8:	e0bffc17 	ldw	r2,-16(fp)
81120eac:	10800017 	ldw	r2,0(r2)
81120eb0:	10800104 	addi	r2,r2,4
81120eb4:	1007883a 	mov	r3,r2
81120eb8:	e0bffc17 	ldw	r2,-16(fp)
81120ebc:	10800817 	ldw	r2,32(r2)
81120ec0:	18800035 	stwio	r2,0(r3)
81120ec4:	e0bffa17 	ldw	r2,-24(fp)
81120ec8:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81120ecc:	e0bff917 	ldw	r2,-28(fp)
81120ed0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
81120ed4:	e0fff517 	ldw	r3,-44(fp)
81120ed8:	e0bffd17 	ldw	r2,-12(fp)
81120edc:	18800426 	beq	r3,r2,81120ef0 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
81120ee0:	e0fff517 	ldw	r3,-44(fp)
81120ee4:	e0bffd17 	ldw	r2,-12(fp)
81120ee8:	1885c83a 	sub	r2,r3,r2
81120eec:	00000606 	br	81120f08 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
81120ef0:	e0bfff17 	ldw	r2,-4(fp)
81120ef4:	1090000c 	andi	r2,r2,16384
81120ef8:	10000226 	beq	r2,zero,81120f04 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81120efc:	00bffd44 	movi	r2,-11
81120f00:	00000106 	br	81120f08 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81120f04:	00bffec4 	movi	r2,-5
}
81120f08:	e037883a 	mov	sp,fp
81120f0c:	dfc00117 	ldw	ra,4(sp)
81120f10:	df000017 	ldw	fp,0(sp)
81120f14:	dec00204 	addi	sp,sp,8
81120f18:	f800283a 	ret

81120f1c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81120f1c:	defff304 	addi	sp,sp,-52
81120f20:	dfc00c15 	stw	ra,48(sp)
81120f24:	df000b15 	stw	fp,44(sp)
81120f28:	df000b04 	addi	fp,sp,44
81120f2c:	e13ffc15 	stw	r4,-16(fp)
81120f30:	e17ffd15 	stw	r5,-12(fp)
81120f34:	e1bffe15 	stw	r6,-8(fp)
81120f38:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
81120f3c:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
81120f40:	e0bffd17 	ldw	r2,-12(fp)
81120f44:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81120f48:	00003706 	br	81121028 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81120f4c:	e0bffc17 	ldw	r2,-16(fp)
81120f50:	10800c17 	ldw	r2,48(r2)
81120f54:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
81120f58:	e0bffc17 	ldw	r2,-16(fp)
81120f5c:	10800d17 	ldw	r2,52(r2)
81120f60:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
81120f64:	e0fff917 	ldw	r3,-28(fp)
81120f68:	e0bff517 	ldw	r2,-44(fp)
81120f6c:	1880062e 	bgeu	r3,r2,81120f88 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
81120f70:	e0fff517 	ldw	r3,-44(fp)
81120f74:	e0bff917 	ldw	r2,-28(fp)
81120f78:	1885c83a 	sub	r2,r3,r2
81120f7c:	10bfffc4 	addi	r2,r2,-1
81120f80:	e0bff615 	stw	r2,-40(fp)
81120f84:	00000b06 	br	81120fb4 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
81120f88:	e0bff517 	ldw	r2,-44(fp)
81120f8c:	10000526 	beq	r2,zero,81120fa4 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
81120f90:	00c20004 	movi	r3,2048
81120f94:	e0bff917 	ldw	r2,-28(fp)
81120f98:	1885c83a 	sub	r2,r3,r2
81120f9c:	e0bff615 	stw	r2,-40(fp)
81120fa0:	00000406 	br	81120fb4 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81120fa4:	00c1ffc4 	movi	r3,2047
81120fa8:	e0bff917 	ldw	r2,-28(fp)
81120fac:	1885c83a 	sub	r2,r3,r2
81120fb0:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81120fb4:	e0bff617 	ldw	r2,-40(fp)
81120fb8:	10001e26 	beq	r2,zero,81121034 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
81120fbc:	e0fffe17 	ldw	r3,-8(fp)
81120fc0:	e0bff617 	ldw	r2,-40(fp)
81120fc4:	1880022e 	bgeu	r3,r2,81120fd0 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
81120fc8:	e0bffe17 	ldw	r2,-8(fp)
81120fcc:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
81120fd0:	e0bffc17 	ldw	r2,-16(fp)
81120fd4:	10c20e04 	addi	r3,r2,2104
81120fd8:	e0bff917 	ldw	r2,-28(fp)
81120fdc:	1885883a 	add	r2,r3,r2
81120fe0:	e1bff617 	ldw	r6,-40(fp)
81120fe4:	e17ffd17 	ldw	r5,-12(fp)
81120fe8:	1009883a 	mov	r4,r2
81120fec:	11105d00 	call	811105d0 <memcpy>
      ptr   += n;
81120ff0:	e0fffd17 	ldw	r3,-12(fp)
81120ff4:	e0bff617 	ldw	r2,-40(fp)
81120ff8:	1885883a 	add	r2,r3,r2
81120ffc:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
81121000:	e0fffe17 	ldw	r3,-8(fp)
81121004:	e0bff617 	ldw	r2,-40(fp)
81121008:	1885c83a 	sub	r2,r3,r2
8112100c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81121010:	e0fff917 	ldw	r3,-28(fp)
81121014:	e0bff617 	ldw	r2,-40(fp)
81121018:	1885883a 	add	r2,r3,r2
8112101c:	10c1ffcc 	andi	r3,r2,2047
81121020:	e0bffc17 	ldw	r2,-16(fp)
81121024:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81121028:	e0bffe17 	ldw	r2,-8(fp)
8112102c:	00bfc716 	blt	zero,r2,81120f4c <__reset+0xfb100f4c>
81121030:	00000106 	br	81121038 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
81121034:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81121038:	0005303a 	rdctl	r2,status
8112103c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81121040:	e0fffb17 	ldw	r3,-20(fp)
81121044:	00bfff84 	movi	r2,-2
81121048:	1884703a 	and	r2,r3,r2
8112104c:	1001703a 	wrctl	status,r2
  
  return context;
81121050:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
81121054:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81121058:	e0bffc17 	ldw	r2,-16(fp)
8112105c:	10800817 	ldw	r2,32(r2)
81121060:	10c00094 	ori	r3,r2,2
81121064:	e0bffc17 	ldw	r2,-16(fp)
81121068:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8112106c:	e0bffc17 	ldw	r2,-16(fp)
81121070:	10800017 	ldw	r2,0(r2)
81121074:	10800104 	addi	r2,r2,4
81121078:	1007883a 	mov	r3,r2
8112107c:	e0bffc17 	ldw	r2,-16(fp)
81121080:	10800817 	ldw	r2,32(r2)
81121084:	18800035 	stwio	r2,0(r3)
81121088:	e0bffa17 	ldw	r2,-24(fp)
8112108c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81121090:	e0bff817 	ldw	r2,-32(fp)
81121094:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
81121098:	e0bffe17 	ldw	r2,-8(fp)
8112109c:	0080100e 	bge	zero,r2,811210e0 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
811210a0:	e0bfff17 	ldw	r2,-4(fp)
811210a4:	1090000c 	andi	r2,r2,16384
811210a8:	1000101e 	bne	r2,zero,811210ec <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
811210ac:	0001883a 	nop
811210b0:	e0bffc17 	ldw	r2,-16(fp)
811210b4:	10c00d17 	ldw	r3,52(r2)
811210b8:	e0bff517 	ldw	r2,-44(fp)
811210bc:	1880051e 	bne	r3,r2,811210d4 <altera_avalon_jtag_uart_write+0x1b8>
811210c0:	e0bffc17 	ldw	r2,-16(fp)
811210c4:	10c00917 	ldw	r3,36(r2)
811210c8:	e0bffc17 	ldw	r2,-16(fp)
811210cc:	10800117 	ldw	r2,4(r2)
811210d0:	18bff736 	bltu	r3,r2,811210b0 <__reset+0xfb1010b0>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
811210d4:	e0bffc17 	ldw	r2,-16(fp)
811210d8:	10800917 	ldw	r2,36(r2)
811210dc:	1000051e 	bne	r2,zero,811210f4 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
811210e0:	e0bffe17 	ldw	r2,-8(fp)
811210e4:	00bfd016 	blt	zero,r2,81121028 <__reset+0xfb101028>
811210e8:	00000306 	br	811210f8 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
811210ec:	0001883a 	nop
811210f0:	00000106 	br	811210f8 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
811210f4:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
811210f8:	e0fffd17 	ldw	r3,-12(fp)
811210fc:	e0bff717 	ldw	r2,-36(fp)
81121100:	18800426 	beq	r3,r2,81121114 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
81121104:	e0fffd17 	ldw	r3,-12(fp)
81121108:	e0bff717 	ldw	r2,-36(fp)
8112110c:	1885c83a 	sub	r2,r3,r2
81121110:	00000606 	br	8112112c <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
81121114:	e0bfff17 	ldw	r2,-4(fp)
81121118:	1090000c 	andi	r2,r2,16384
8112111c:	10000226 	beq	r2,zero,81121128 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
81121120:	00bffd44 	movi	r2,-11
81121124:	00000106 	br	8112112c <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
81121128:	00bffec4 	movi	r2,-5
}
8112112c:	e037883a 	mov	sp,fp
81121130:	dfc00117 	ldw	ra,4(sp)
81121134:	df000017 	ldw	fp,0(sp)
81121138:	dec00204 	addi	sp,sp,8
8112113c:	f800283a 	ret

81121140 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81121140:	defffa04 	addi	sp,sp,-24
81121144:	dfc00515 	stw	ra,20(sp)
81121148:	df000415 	stw	fp,16(sp)
8112114c:	df000404 	addi	fp,sp,16
81121150:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81121154:	0007883a 	mov	r3,zero
81121158:	e0bfff17 	ldw	r2,-4(fp)
8112115c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81121160:	e0bfff17 	ldw	r2,-4(fp)
81121164:	10800104 	addi	r2,r2,4
81121168:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8112116c:	0005303a 	rdctl	r2,status
81121170:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81121174:	e0fffd17 	ldw	r3,-12(fp)
81121178:	00bfff84 	movi	r2,-2
8112117c:	1884703a 	and	r2,r3,r2
81121180:	1001703a 	wrctl	status,r2
  
  return context;
81121184:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81121188:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
8112118c:	11203180 	call	81120318 <alt_tick>
81121190:	e0bffc17 	ldw	r2,-16(fp)
81121194:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81121198:	e0bffe17 	ldw	r2,-8(fp)
8112119c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
811211a0:	0001883a 	nop
811211a4:	e037883a 	mov	sp,fp
811211a8:	dfc00117 	ldw	ra,4(sp)
811211ac:	df000017 	ldw	fp,0(sp)
811211b0:	dec00204 	addi	sp,sp,8
811211b4:	f800283a 	ret

811211b8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
811211b8:	defff804 	addi	sp,sp,-32
811211bc:	dfc00715 	stw	ra,28(sp)
811211c0:	df000615 	stw	fp,24(sp)
811211c4:	df000604 	addi	fp,sp,24
811211c8:	e13ffc15 	stw	r4,-16(fp)
811211cc:	e17ffd15 	stw	r5,-12(fp)
811211d0:	e1bffe15 	stw	r6,-8(fp)
811211d4:	e1ffff15 	stw	r7,-4(fp)
811211d8:	e0bfff17 	ldw	r2,-4(fp)
811211dc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
811211e0:	d0a03b17 	ldw	r2,-32532(gp)
811211e4:	1000021e 	bne	r2,zero,811211f0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
811211e8:	e0bffb17 	ldw	r2,-20(fp)
811211ec:	d0a03b15 	stw	r2,-32532(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
811211f0:	e0bffc17 	ldw	r2,-16(fp)
811211f4:	10800104 	addi	r2,r2,4
811211f8:	00c001c4 	movi	r3,7
811211fc:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81121200:	d8000015 	stw	zero,0(sp)
81121204:	e1fffc17 	ldw	r7,-16(fp)
81121208:	01a044b4 	movhi	r6,33042
8112120c:	31845004 	addi	r6,r6,4416
81121210:	e17ffe17 	ldw	r5,-8(fp)
81121214:	e13ffd17 	ldw	r4,-12(fp)
81121218:	1123e900 	call	81123e90 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
8112121c:	0001883a 	nop
81121220:	e037883a 	mov	sp,fp
81121224:	dfc00117 	ldw	ra,4(sp)
81121228:	df000017 	ldw	fp,0(sp)
8112122c:	dec00204 	addi	sp,sp,8
81121230:	f800283a 	ret

81121234 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
81121234:	defffa04 	addi	sp,sp,-24
81121238:	dfc00515 	stw	ra,20(sp)
8112123c:	df000415 	stw	fp,16(sp)
81121240:	df000404 	addi	fp,sp,16
81121244:	e13ffd15 	stw	r4,-12(fp)
81121248:	e17ffe15 	stw	r5,-8(fp)
8112124c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
81121250:	e0bffd17 	ldw	r2,-12(fp)
81121254:	10800017 	ldw	r2,0(r2)
81121258:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
8112125c:	e0bffc17 	ldw	r2,-16(fp)
81121260:	10c00a04 	addi	r3,r2,40
81121264:	e0bffd17 	ldw	r2,-12(fp)
81121268:	10800217 	ldw	r2,8(r2)
8112126c:	100f883a 	mov	r7,r2
81121270:	e1bfff17 	ldw	r6,-4(fp)
81121274:	e17ffe17 	ldw	r5,-8(fp)
81121278:	1809883a 	mov	r4,r3
8112127c:	11217480 	call	81121748 <altera_avalon_uart_read>
      fd->fd_flags);
}
81121280:	e037883a 	mov	sp,fp
81121284:	dfc00117 	ldw	ra,4(sp)
81121288:	df000017 	ldw	fp,0(sp)
8112128c:	dec00204 	addi	sp,sp,8
81121290:	f800283a 	ret

81121294 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81121294:	defffa04 	addi	sp,sp,-24
81121298:	dfc00515 	stw	ra,20(sp)
8112129c:	df000415 	stw	fp,16(sp)
811212a0:	df000404 	addi	fp,sp,16
811212a4:	e13ffd15 	stw	r4,-12(fp)
811212a8:	e17ffe15 	stw	r5,-8(fp)
811212ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
811212b0:	e0bffd17 	ldw	r2,-12(fp)
811212b4:	10800017 	ldw	r2,0(r2)
811212b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
811212bc:	e0bffc17 	ldw	r2,-16(fp)
811212c0:	10c00a04 	addi	r3,r2,40
811212c4:	e0bffd17 	ldw	r2,-12(fp)
811212c8:	10800217 	ldw	r2,8(r2)
811212cc:	100f883a 	mov	r7,r2
811212d0:	e1bfff17 	ldw	r6,-4(fp)
811212d4:	e17ffe17 	ldw	r5,-8(fp)
811212d8:	1809883a 	mov	r4,r3
811212dc:	11219600 	call	81121960 <altera_avalon_uart_write>
      fd->fd_flags);
}
811212e0:	e037883a 	mov	sp,fp
811212e4:	dfc00117 	ldw	ra,4(sp)
811212e8:	df000017 	ldw	fp,0(sp)
811212ec:	dec00204 	addi	sp,sp,8
811212f0:	f800283a 	ret

811212f4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
811212f4:	defffc04 	addi	sp,sp,-16
811212f8:	dfc00315 	stw	ra,12(sp)
811212fc:	df000215 	stw	fp,8(sp)
81121300:	df000204 	addi	fp,sp,8
81121304:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
81121308:	e0bfff17 	ldw	r2,-4(fp)
8112130c:	10800017 	ldw	r2,0(r2)
81121310:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
81121314:	e0bffe17 	ldw	r2,-8(fp)
81121318:	10c00a04 	addi	r3,r2,40
8112131c:	e0bfff17 	ldw	r2,-4(fp)
81121320:	10800217 	ldw	r2,8(r2)
81121324:	100b883a 	mov	r5,r2
81121328:	1809883a 	mov	r4,r3
8112132c:	11216b80 	call	811216b8 <altera_avalon_uart_close>
}
81121330:	e037883a 	mov	sp,fp
81121334:	dfc00117 	ldw	ra,4(sp)
81121338:	df000017 	ldw	fp,0(sp)
8112133c:	dec00204 	addi	sp,sp,8
81121340:	f800283a 	ret

81121344 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
81121344:	defff804 	addi	sp,sp,-32
81121348:	dfc00715 	stw	ra,28(sp)
8112134c:	df000615 	stw	fp,24(sp)
81121350:	df000604 	addi	fp,sp,24
81121354:	e13ffd15 	stw	r4,-12(fp)
81121358:	e17ffe15 	stw	r5,-8(fp)
8112135c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
81121360:	e0bffd17 	ldw	r2,-12(fp)
81121364:	10800017 	ldw	r2,0(r2)
81121368:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
8112136c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
81121370:	1000041e 	bne	r2,zero,81121384 <altera_avalon_uart_init+0x40>
81121374:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
81121378:	1000021e 	bne	r2,zero,81121384 <altera_avalon_uart_init+0x40>
8112137c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
81121380:	10000226 	beq	r2,zero,8112138c <altera_avalon_uart_init+0x48>
81121384:	00800044 	movi	r2,1
81121388:	00000106 	br	81121390 <altera_avalon_uart_init+0x4c>
8112138c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
81121390:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
81121394:	e0bffc17 	ldw	r2,-16(fp)
81121398:	10000f1e 	bne	r2,zero,811213d8 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
8112139c:	e0bffd17 	ldw	r2,-12(fp)
811213a0:	00c32004 	movi	r3,3200
811213a4:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
811213a8:	e0bffb17 	ldw	r2,-20(fp)
811213ac:	10800304 	addi	r2,r2,12
811213b0:	e0fffd17 	ldw	r3,-12(fp)
811213b4:	18c00117 	ldw	r3,4(r3)
811213b8:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
811213bc:	d8000015 	stw	zero,0(sp)
811213c0:	e1fffd17 	ldw	r7,-12(fp)
811213c4:	01a044b4 	movhi	r6,33042
811213c8:	3184fc04 	addi	r6,r6,5104
811213cc:	e17fff17 	ldw	r5,-4(fp)
811213d0:	e13ffe17 	ldw	r4,-8(fp)
811213d4:	1123e900 	call	81123e90 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
811213d8:	0001883a 	nop
811213dc:	e037883a 	mov	sp,fp
811213e0:	dfc00117 	ldw	ra,4(sp)
811213e4:	df000017 	ldw	fp,0(sp)
811213e8:	dec00204 	addi	sp,sp,8
811213ec:	f800283a 	ret

811213f0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
811213f0:	defffa04 	addi	sp,sp,-24
811213f4:	dfc00515 	stw	ra,20(sp)
811213f8:	df000415 	stw	fp,16(sp)
811213fc:	df000404 	addi	fp,sp,16
81121400:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
81121404:	e0bfff17 	ldw	r2,-4(fp)
81121408:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
8112140c:	e0bffc17 	ldw	r2,-16(fp)
81121410:	10800017 	ldw	r2,0(r2)
81121414:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
81121418:	e0bffd17 	ldw	r2,-12(fp)
8112141c:	10800204 	addi	r2,r2,8
81121420:	10800037 	ldwio	r2,0(r2)
81121424:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
81121428:	e0bffd17 	ldw	r2,-12(fp)
8112142c:	10800204 	addi	r2,r2,8
81121430:	0007883a 	mov	r3,zero
81121434:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
81121438:	e0bffd17 	ldw	r2,-12(fp)
8112143c:	10800204 	addi	r2,r2,8
81121440:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
81121444:	e0bffe17 	ldw	r2,-8(fp)
81121448:	1080200c 	andi	r2,r2,128
8112144c:	10000326 	beq	r2,zero,8112145c <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
81121450:	e17ffe17 	ldw	r5,-8(fp)
81121454:	e13ffc17 	ldw	r4,-16(fp)
81121458:	112148c0 	call	8112148c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
8112145c:	e0bffe17 	ldw	r2,-8(fp)
81121460:	1081100c 	andi	r2,r2,1088
81121464:	10000326 	beq	r2,zero,81121474 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
81121468:	e17ffe17 	ldw	r5,-8(fp)
8112146c:	e13ffc17 	ldw	r4,-16(fp)
81121470:	11215700 	call	81121570 <altera_avalon_uart_txirq>
  }
  

}
81121474:	0001883a 	nop
81121478:	e037883a 	mov	sp,fp
8112147c:	dfc00117 	ldw	ra,4(sp)
81121480:	df000017 	ldw	fp,0(sp)
81121484:	dec00204 	addi	sp,sp,8
81121488:	f800283a 	ret

8112148c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8112148c:	defffc04 	addi	sp,sp,-16
81121490:	df000315 	stw	fp,12(sp)
81121494:	df000304 	addi	fp,sp,12
81121498:	e13ffe15 	stw	r4,-8(fp)
8112149c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
811214a0:	e0bfff17 	ldw	r2,-4(fp)
811214a4:	108000cc 	andi	r2,r2,3
811214a8:	10002c1e 	bne	r2,zero,8112155c <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
811214ac:	e0bffe17 	ldw	r2,-8(fp)
811214b0:	10800317 	ldw	r2,12(r2)
811214b4:	e0bffe17 	ldw	r2,-8(fp)
811214b8:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
811214bc:	e0bffe17 	ldw	r2,-8(fp)
811214c0:	10800317 	ldw	r2,12(r2)
811214c4:	10800044 	addi	r2,r2,1
811214c8:	10800fcc 	andi	r2,r2,63
811214cc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
811214d0:	e0bffe17 	ldw	r2,-8(fp)
811214d4:	10800317 	ldw	r2,12(r2)
811214d8:	e0fffe17 	ldw	r3,-8(fp)
811214dc:	18c00017 	ldw	r3,0(r3)
811214e0:	18c00037 	ldwio	r3,0(r3)
811214e4:	1809883a 	mov	r4,r3
811214e8:	e0fffe17 	ldw	r3,-8(fp)
811214ec:	1885883a 	add	r2,r3,r2
811214f0:	10800704 	addi	r2,r2,28
811214f4:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
811214f8:	e0bffe17 	ldw	r2,-8(fp)
811214fc:	e0fffd17 	ldw	r3,-12(fp)
81121500:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81121504:	e0bffe17 	ldw	r2,-8(fp)
81121508:	10800317 	ldw	r2,12(r2)
8112150c:	10800044 	addi	r2,r2,1
81121510:	10800fcc 	andi	r2,r2,63
81121514:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
81121518:	e0bffe17 	ldw	r2,-8(fp)
8112151c:	10c00217 	ldw	r3,8(r2)
81121520:	e0bffd17 	ldw	r2,-12(fp)
81121524:	18800e1e 	bne	r3,r2,81121560 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81121528:	e0bffe17 	ldw	r2,-8(fp)
8112152c:	10c00117 	ldw	r3,4(r2)
81121530:	00bfdfc4 	movi	r2,-129
81121534:	1886703a 	and	r3,r3,r2
81121538:	e0bffe17 	ldw	r2,-8(fp)
8112153c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
81121540:	e0bffe17 	ldw	r2,-8(fp)
81121544:	10800017 	ldw	r2,0(r2)
81121548:	10800304 	addi	r2,r2,12
8112154c:	e0fffe17 	ldw	r3,-8(fp)
81121550:	18c00117 	ldw	r3,4(r3)
81121554:	10c00035 	stwio	r3,0(r2)
81121558:	00000106 	br	81121560 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
8112155c:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
81121560:	e037883a 	mov	sp,fp
81121564:	df000017 	ldw	fp,0(sp)
81121568:	dec00104 	addi	sp,sp,4
8112156c:	f800283a 	ret

81121570 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
81121570:	defffb04 	addi	sp,sp,-20
81121574:	df000415 	stw	fp,16(sp)
81121578:	df000404 	addi	fp,sp,16
8112157c:	e13ffc15 	stw	r4,-16(fp)
81121580:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
81121584:	e0bffc17 	ldw	r2,-16(fp)
81121588:	10c00417 	ldw	r3,16(r2)
8112158c:	e0bffc17 	ldw	r2,-16(fp)
81121590:	10800517 	ldw	r2,20(r2)
81121594:	18803226 	beq	r3,r2,81121660 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
81121598:	e0bffc17 	ldw	r2,-16(fp)
8112159c:	10800617 	ldw	r2,24(r2)
811215a0:	1080008c 	andi	r2,r2,2
811215a4:	10000326 	beq	r2,zero,811215b4 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
811215a8:	e0bffd17 	ldw	r2,-12(fp)
811215ac:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
811215b0:	10001d26 	beq	r2,zero,81121628 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
811215b4:	e0bffc17 	ldw	r2,-16(fp)
811215b8:	10800417 	ldw	r2,16(r2)
811215bc:	e0bffc17 	ldw	r2,-16(fp)
811215c0:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
811215c4:	e0bffc17 	ldw	r2,-16(fp)
811215c8:	10800017 	ldw	r2,0(r2)
811215cc:	10800104 	addi	r2,r2,4
811215d0:	e0fffc17 	ldw	r3,-16(fp)
811215d4:	18c00417 	ldw	r3,16(r3)
811215d8:	e13ffc17 	ldw	r4,-16(fp)
811215dc:	20c7883a 	add	r3,r4,r3
811215e0:	18c01704 	addi	r3,r3,92
811215e4:	18c00003 	ldbu	r3,0(r3)
811215e8:	18c03fcc 	andi	r3,r3,255
811215ec:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
811215f0:	e0bffc17 	ldw	r2,-16(fp)
811215f4:	10800417 	ldw	r2,16(r2)
811215f8:	10800044 	addi	r2,r2,1
811215fc:	e0fffc17 	ldw	r3,-16(fp)
81121600:	18800415 	stw	r2,16(r3)
81121604:	10c00fcc 	andi	r3,r2,63
81121608:	e0bffc17 	ldw	r2,-16(fp)
8112160c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
81121610:	e0bffc17 	ldw	r2,-16(fp)
81121614:	10800117 	ldw	r2,4(r2)
81121618:	10c01014 	ori	r3,r2,64
8112161c:	e0bffc17 	ldw	r2,-16(fp)
81121620:	10c00115 	stw	r3,4(r2)
81121624:	00000e06 	br	81121660 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
81121628:	e0bffc17 	ldw	r2,-16(fp)
8112162c:	10800017 	ldw	r2,0(r2)
81121630:	10800204 	addi	r2,r2,8
81121634:	10800037 	ldwio	r2,0(r2)
81121638:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
8112163c:	e0bffd17 	ldw	r2,-12(fp)
81121640:	1082000c 	andi	r2,r2,2048
81121644:	1000061e 	bne	r2,zero,81121660 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
81121648:	e0bffc17 	ldw	r2,-16(fp)
8112164c:	10c00117 	ldw	r3,4(r2)
81121650:	00bfefc4 	movi	r2,-65
81121654:	1886703a 	and	r3,r3,r2
81121658:	e0bffc17 	ldw	r2,-16(fp)
8112165c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
81121660:	e0bffc17 	ldw	r2,-16(fp)
81121664:	10c00417 	ldw	r3,16(r2)
81121668:	e0bffc17 	ldw	r2,-16(fp)
8112166c:	10800517 	ldw	r2,20(r2)
81121670:	1880061e 	bne	r3,r2,8112168c <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81121674:	e0bffc17 	ldw	r2,-16(fp)
81121678:	10c00117 	ldw	r3,4(r2)
8112167c:	00beefc4 	movi	r2,-1089
81121680:	1886703a 	and	r3,r3,r2
81121684:	e0bffc17 	ldw	r2,-16(fp)
81121688:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8112168c:	e0bffc17 	ldw	r2,-16(fp)
81121690:	10800017 	ldw	r2,0(r2)
81121694:	10800304 	addi	r2,r2,12
81121698:	e0fffc17 	ldw	r3,-16(fp)
8112169c:	18c00117 	ldw	r3,4(r3)
811216a0:	10c00035 	stwio	r3,0(r2)
}
811216a4:	0001883a 	nop
811216a8:	e037883a 	mov	sp,fp
811216ac:	df000017 	ldw	fp,0(sp)
811216b0:	dec00104 	addi	sp,sp,4
811216b4:	f800283a 	ret

811216b8 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
811216b8:	defffd04 	addi	sp,sp,-12
811216bc:	df000215 	stw	fp,8(sp)
811216c0:	df000204 	addi	fp,sp,8
811216c4:	e13ffe15 	stw	r4,-8(fp)
811216c8:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
811216cc:	00000506 	br	811216e4 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
811216d0:	e0bfff17 	ldw	r2,-4(fp)
811216d4:	1090000c 	andi	r2,r2,16384
811216d8:	10000226 	beq	r2,zero,811216e4 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
811216dc:	00bffd44 	movi	r2,-11
811216e0:	00000606 	br	811216fc <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
811216e4:	e0bffe17 	ldw	r2,-8(fp)
811216e8:	10c00417 	ldw	r3,16(r2)
811216ec:	e0bffe17 	ldw	r2,-8(fp)
811216f0:	10800517 	ldw	r2,20(r2)
811216f4:	18bff61e 	bne	r3,r2,811216d0 <__reset+0xfb1016d0>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
811216f8:	0005883a 	mov	r2,zero
}
811216fc:	e037883a 	mov	sp,fp
81121700:	df000017 	ldw	fp,0(sp)
81121704:	dec00104 	addi	sp,sp,4
81121708:	f800283a 	ret

8112170c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8112170c:	defffe04 	addi	sp,sp,-8
81121710:	dfc00115 	stw	ra,4(sp)
81121714:	df000015 	stw	fp,0(sp)
81121718:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8112171c:	d0a00d17 	ldw	r2,-32716(gp)
81121720:	10000326 	beq	r2,zero,81121730 <alt_get_errno+0x24>
81121724:	d0a00d17 	ldw	r2,-32716(gp)
81121728:	103ee83a 	callr	r2
8112172c:	00000106 	br	81121734 <alt_get_errno+0x28>
81121730:	d0a03004 	addi	r2,gp,-32576
}
81121734:	e037883a 	mov	sp,fp
81121738:	dfc00117 	ldw	ra,4(sp)
8112173c:	df000017 	ldw	fp,0(sp)
81121740:	dec00204 	addi	sp,sp,8
81121744:	f800283a 	ret

81121748 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
81121748:	defff204 	addi	sp,sp,-56
8112174c:	dfc00d15 	stw	ra,52(sp)
81121750:	df000c15 	stw	fp,48(sp)
81121754:	df000c04 	addi	fp,sp,48
81121758:	e13ffc15 	stw	r4,-16(fp)
8112175c:	e17ffd15 	stw	r5,-12(fp)
81121760:	e1bffe15 	stw	r6,-8(fp)
81121764:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
81121768:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
8112176c:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
81121770:	e0bfff17 	ldw	r2,-4(fp)
81121774:	1090000c 	andi	r2,r2,16384
81121778:	1005003a 	cmpeq	r2,r2,zero
8112177c:	10803fcc 	andi	r2,r2,255
81121780:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
81121784:	00001306 	br	811217d4 <altera_avalon_uart_read+0x8c>
    {
      count++;
81121788:	e0bff517 	ldw	r2,-44(fp)
8112178c:	10800044 	addi	r2,r2,1
81121790:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
81121794:	e0bffd17 	ldw	r2,-12(fp)
81121798:	10c00044 	addi	r3,r2,1
8112179c:	e0fffd15 	stw	r3,-12(fp)
811217a0:	e0fffc17 	ldw	r3,-16(fp)
811217a4:	18c00217 	ldw	r3,8(r3)
811217a8:	e13ffc17 	ldw	r4,-16(fp)
811217ac:	20c7883a 	add	r3,r4,r3
811217b0:	18c00704 	addi	r3,r3,28
811217b4:	18c00003 	ldbu	r3,0(r3)
811217b8:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
811217bc:	e0bffc17 	ldw	r2,-16(fp)
811217c0:	10800217 	ldw	r2,8(r2)
811217c4:	10800044 	addi	r2,r2,1
811217c8:	10c00fcc 	andi	r3,r2,63
811217cc:	e0bffc17 	ldw	r2,-16(fp)
811217d0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
811217d4:	e0fff517 	ldw	r3,-44(fp)
811217d8:	e0bffe17 	ldw	r2,-8(fp)
811217dc:	1880050e 	bge	r3,r2,811217f4 <altera_avalon_uart_read+0xac>
811217e0:	e0bffc17 	ldw	r2,-16(fp)
811217e4:	10c00217 	ldw	r3,8(r2)
811217e8:	e0bffc17 	ldw	r2,-16(fp)
811217ec:	10800317 	ldw	r2,12(r2)
811217f0:	18bfe51e 	bne	r3,r2,81121788 <__reset+0xfb101788>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
811217f4:	e0bff517 	ldw	r2,-44(fp)
811217f8:	1000251e 	bne	r2,zero,81121890 <altera_avalon_uart_read+0x148>
811217fc:	e0bffc17 	ldw	r2,-16(fp)
81121800:	10c00217 	ldw	r3,8(r2)
81121804:	e0bffc17 	ldw	r2,-16(fp)
81121808:	10800317 	ldw	r2,12(r2)
8112180c:	1880201e 	bne	r3,r2,81121890 <altera_avalon_uart_read+0x148>
    {
      if (!block)
81121810:	e0bff617 	ldw	r2,-40(fp)
81121814:	1000071e 	bne	r2,zero,81121834 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
81121818:	112170c0 	call	8112170c <alt_get_errno>
8112181c:	1007883a 	mov	r3,r2
81121820:	008002c4 	movi	r2,11
81121824:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
81121828:	00800044 	movi	r2,1
8112182c:	e0bff405 	stb	r2,-48(fp)
        break;
81121830:	00001b06 	br	811218a0 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81121834:	0005303a 	rdctl	r2,status
81121838:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8112183c:	e0fff917 	ldw	r3,-28(fp)
81121840:	00bfff84 	movi	r2,-2
81121844:	1884703a 	and	r2,r3,r2
81121848:	1001703a 	wrctl	status,r2
  
  return context;
8112184c:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
81121850:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
81121854:	e0bffc17 	ldw	r2,-16(fp)
81121858:	10800117 	ldw	r2,4(r2)
8112185c:	10c02014 	ori	r3,r2,128
81121860:	e0bffc17 	ldw	r2,-16(fp)
81121864:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81121868:	e0bffc17 	ldw	r2,-16(fp)
8112186c:	10800017 	ldw	r2,0(r2)
81121870:	10800304 	addi	r2,r2,12
81121874:	e0fffc17 	ldw	r3,-16(fp)
81121878:	18c00117 	ldw	r3,4(r3)
8112187c:	10c00035 	stwio	r3,0(r2)
81121880:	e0bff817 	ldw	r2,-32(fp)
81121884:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81121888:	e0bffa17 	ldw	r2,-24(fp)
8112188c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
81121890:	e0bff517 	ldw	r2,-44(fp)
81121894:	1000021e 	bne	r2,zero,811218a0 <altera_avalon_uart_read+0x158>
81121898:	e0bffe17 	ldw	r2,-8(fp)
8112189c:	103fcd1e 	bne	r2,zero,811217d4 <__reset+0xfb1017d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811218a0:	0005303a 	rdctl	r2,status
811218a4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811218a8:	e0fffb17 	ldw	r3,-20(fp)
811218ac:	00bfff84 	movi	r2,-2
811218b0:	1884703a 	and	r2,r3,r2
811218b4:	1001703a 	wrctl	status,r2
  
  return context;
811218b8:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
811218bc:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
811218c0:	e0bffc17 	ldw	r2,-16(fp)
811218c4:	10800117 	ldw	r2,4(r2)
811218c8:	10c02014 	ori	r3,r2,128
811218cc:	e0bffc17 	ldw	r2,-16(fp)
811218d0:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
811218d4:	e0bffc17 	ldw	r2,-16(fp)
811218d8:	10800017 	ldw	r2,0(r2)
811218dc:	10800304 	addi	r2,r2,12
811218e0:	e0fffc17 	ldw	r3,-16(fp)
811218e4:	18c00117 	ldw	r3,4(r3)
811218e8:	10c00035 	stwio	r3,0(r2)
811218ec:	e0bff817 	ldw	r2,-32(fp)
811218f0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811218f4:	e0bff717 	ldw	r2,-36(fp)
811218f8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
811218fc:	e0bff403 	ldbu	r2,-48(fp)
81121900:	10000226 	beq	r2,zero,8112190c <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
81121904:	00bffd44 	movi	r2,-11
81121908:	00000106 	br	81121910 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
8112190c:	e0bff517 	ldw	r2,-44(fp)
  }
}
81121910:	e037883a 	mov	sp,fp
81121914:	dfc00117 	ldw	ra,4(sp)
81121918:	df000017 	ldw	fp,0(sp)
8112191c:	dec00204 	addi	sp,sp,8
81121920:	f800283a 	ret

81121924 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81121924:	defffe04 	addi	sp,sp,-8
81121928:	dfc00115 	stw	ra,4(sp)
8112192c:	df000015 	stw	fp,0(sp)
81121930:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81121934:	d0a00d17 	ldw	r2,-32716(gp)
81121938:	10000326 	beq	r2,zero,81121948 <alt_get_errno+0x24>
8112193c:	d0a00d17 	ldw	r2,-32716(gp)
81121940:	103ee83a 	callr	r2
81121944:	00000106 	br	8112194c <alt_get_errno+0x28>
81121948:	d0a03004 	addi	r2,gp,-32576
}
8112194c:	e037883a 	mov	sp,fp
81121950:	dfc00117 	ldw	ra,4(sp)
81121954:	df000017 	ldw	fp,0(sp)
81121958:	dec00204 	addi	sp,sp,8
8112195c:	f800283a 	ret

81121960 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
81121960:	defff204 	addi	sp,sp,-56
81121964:	dfc00d15 	stw	ra,52(sp)
81121968:	df000c15 	stw	fp,48(sp)
8112196c:	df000c04 	addi	fp,sp,48
81121970:	e13ffc15 	stw	r4,-16(fp)
81121974:	e17ffd15 	stw	r5,-12(fp)
81121978:	e1bffe15 	stw	r6,-8(fp)
8112197c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
81121980:	e0bffe17 	ldw	r2,-8(fp)
81121984:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
81121988:	e0bfff17 	ldw	r2,-4(fp)
8112198c:	1090000c 	andi	r2,r2,16384
81121990:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81121994:	00003c06 	br	81121a88 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
81121998:	e0bffc17 	ldw	r2,-16(fp)
8112199c:	10800517 	ldw	r2,20(r2)
811219a0:	10800044 	addi	r2,r2,1
811219a4:	10800fcc 	andi	r2,r2,63
811219a8:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
811219ac:	e0bffc17 	ldw	r2,-16(fp)
811219b0:	10c00417 	ldw	r3,16(r2)
811219b4:	e0bff717 	ldw	r2,-36(fp)
811219b8:	1880221e 	bne	r3,r2,81121a44 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
811219bc:	e0bff517 	ldw	r2,-44(fp)
811219c0:	10000526 	beq	r2,zero,811219d8 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
811219c4:	11219240 	call	81121924 <alt_get_errno>
811219c8:	1007883a 	mov	r3,r2
811219cc:	008002c4 	movi	r2,11
811219d0:	18800015 	stw	r2,0(r3)
        break;
811219d4:	00002e06 	br	81121a90 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811219d8:	0005303a 	rdctl	r2,status
811219dc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811219e0:	e0fff917 	ldw	r3,-28(fp)
811219e4:	00bfff84 	movi	r2,-2
811219e8:	1884703a 	and	r2,r3,r2
811219ec:	1001703a 	wrctl	status,r2
  
  return context;
811219f0:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
811219f4:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
811219f8:	e0bffc17 	ldw	r2,-16(fp)
811219fc:	10800117 	ldw	r2,4(r2)
81121a00:	10c11014 	ori	r3,r2,1088
81121a04:	e0bffc17 	ldw	r2,-16(fp)
81121a08:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81121a0c:	e0bffc17 	ldw	r2,-16(fp)
81121a10:	10800017 	ldw	r2,0(r2)
81121a14:	10800304 	addi	r2,r2,12
81121a18:	e0fffc17 	ldw	r3,-16(fp)
81121a1c:	18c00117 	ldw	r3,4(r3)
81121a20:	10c00035 	stwio	r3,0(r2)
81121a24:	e0bff817 	ldw	r2,-32(fp)
81121a28:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81121a2c:	e0bff617 	ldw	r2,-40(fp)
81121a30:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
81121a34:	e0bffc17 	ldw	r2,-16(fp)
81121a38:	10c00417 	ldw	r3,16(r2)
81121a3c:	e0bff717 	ldw	r2,-36(fp)
81121a40:	18bffc26 	beq	r3,r2,81121a34 <__reset+0xfb101a34>
      }
    }

    count--;
81121a44:	e0bff417 	ldw	r2,-48(fp)
81121a48:	10bfffc4 	addi	r2,r2,-1
81121a4c:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
81121a50:	e0bffc17 	ldw	r2,-16(fp)
81121a54:	10c00517 	ldw	r3,20(r2)
81121a58:	e0bffd17 	ldw	r2,-12(fp)
81121a5c:	11000044 	addi	r4,r2,1
81121a60:	e13ffd15 	stw	r4,-12(fp)
81121a64:	10800003 	ldbu	r2,0(r2)
81121a68:	1009883a 	mov	r4,r2
81121a6c:	e0bffc17 	ldw	r2,-16(fp)
81121a70:	10c5883a 	add	r2,r2,r3
81121a74:	10801704 	addi	r2,r2,92
81121a78:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
81121a7c:	e0bffc17 	ldw	r2,-16(fp)
81121a80:	e0fff717 	ldw	r3,-36(fp)
81121a84:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
81121a88:	e0bff417 	ldw	r2,-48(fp)
81121a8c:	103fc21e 	bne	r2,zero,81121998 <__reset+0xfb101998>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81121a90:	0005303a 	rdctl	r2,status
81121a94:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81121a98:	e0fffb17 	ldw	r3,-20(fp)
81121a9c:	00bfff84 	movi	r2,-2
81121aa0:	1884703a 	and	r2,r3,r2
81121aa4:	1001703a 	wrctl	status,r2
  
  return context;
81121aa8:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
81121aac:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
81121ab0:	e0bffc17 	ldw	r2,-16(fp)
81121ab4:	10800117 	ldw	r2,4(r2)
81121ab8:	10c11014 	ori	r3,r2,1088
81121abc:	e0bffc17 	ldw	r2,-16(fp)
81121ac0:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
81121ac4:	e0bffc17 	ldw	r2,-16(fp)
81121ac8:	10800017 	ldw	r2,0(r2)
81121acc:	10800304 	addi	r2,r2,12
81121ad0:	e0fffc17 	ldw	r3,-16(fp)
81121ad4:	18c00117 	ldw	r3,4(r3)
81121ad8:	10c00035 	stwio	r3,0(r2)
81121adc:	e0bff817 	ldw	r2,-32(fp)
81121ae0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81121ae4:	e0bffa17 	ldw	r2,-24(fp)
81121ae8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
81121aec:	e0fffe17 	ldw	r3,-8(fp)
81121af0:	e0bff417 	ldw	r2,-48(fp)
81121af4:	1885c83a 	sub	r2,r3,r2
}
81121af8:	e037883a 	mov	sp,fp
81121afc:	dfc00117 	ldw	ra,4(sp)
81121b00:	df000017 	ldw	fp,0(sp)
81121b04:	dec00204 	addi	sp,sp,8
81121b08:	f800283a 	ret

81121b0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81121b0c:	defffe04 	addi	sp,sp,-8
81121b10:	dfc00115 	stw	ra,4(sp)
81121b14:	df000015 	stw	fp,0(sp)
81121b18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81121b1c:	d0a00d17 	ldw	r2,-32716(gp)
81121b20:	10000326 	beq	r2,zero,81121b30 <alt_get_errno+0x24>
81121b24:	d0a00d17 	ldw	r2,-32716(gp)
81121b28:	103ee83a 	callr	r2
81121b2c:	00000106 	br	81121b34 <alt_get_errno+0x28>
81121b30:	d0a03004 	addi	r2,gp,-32576
}
81121b34:	e037883a 	mov	sp,fp
81121b38:	dfc00117 	ldw	ra,4(sp)
81121b3c:	df000017 	ldw	fp,0(sp)
81121b40:	dec00204 	addi	sp,sp,8
81121b44:	f800283a 	ret

81121b48 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
81121b48:	defffc04 	addi	sp,sp,-16
81121b4c:	df000315 	stw	fp,12(sp)
81121b50:	df000304 	addi	fp,sp,12
81121b54:	e13ffd15 	stw	r4,-12(fp)
81121b58:	e17ffe15 	stw	r5,-8(fp)
81121b5c:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81121b60:	e0bffd17 	ldw	r2,-12(fp)
81121b64:	10800037 	ldwio	r2,0(r2)
81121b68:	1080010c 	andi	r2,r2,4
81121b6c:	10000226 	beq	r2,zero,81121b78 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
81121b70:	00bff904 	movi	r2,-28
81121b74:	00001506 	br	81121bcc <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81121b78:	e0bfff17 	ldw	r2,-4(fp)
81121b7c:	10800017 	ldw	r2,0(r2)
81121b80:	1007883a 	mov	r3,r2
81121b84:	e0bffe17 	ldw	r2,-8(fp)
81121b88:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81121b8c:	e0bffe17 	ldw	r2,-8(fp)
81121b90:	10800104 	addi	r2,r2,4
81121b94:	e0ffff17 	ldw	r3,-4(fp)
81121b98:	18c00117 	ldw	r3,4(r3)
81121b9c:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
81121ba0:	e0bffe17 	ldw	r2,-8(fp)
81121ba4:	10800204 	addi	r2,r2,8
81121ba8:	e0ffff17 	ldw	r3,-4(fp)
81121bac:	18c00217 	ldw	r3,8(r3)
81121bb0:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
81121bb4:	e0bffe17 	ldw	r2,-8(fp)
81121bb8:	10800304 	addi	r2,r2,12
81121bbc:	e0ffff17 	ldw	r3,-4(fp)
81121bc0:	18c00317 	ldw	r3,12(r3)
81121bc4:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
81121bc8:	0005883a 	mov	r2,zero
}
81121bcc:	e037883a 	mov	sp,fp
81121bd0:	df000017 	ldw	fp,0(sp)
81121bd4:	dec00104 	addi	sp,sp,4
81121bd8:	f800283a 	ret

81121bdc <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
81121bdc:	defffc04 	addi	sp,sp,-16
81121be0:	df000315 	stw	fp,12(sp)
81121be4:	df000304 	addi	fp,sp,12
81121be8:	e13ffd15 	stw	r4,-12(fp)
81121bec:	e17ffe15 	stw	r5,-8(fp)
81121bf0:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81121bf4:	e0bffd17 	ldw	r2,-12(fp)
81121bf8:	10800037 	ldwio	r2,0(r2)
81121bfc:	1080010c 	andi	r2,r2,4
81121c00:	10000226 	beq	r2,zero,81121c0c <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
81121c04:	00bff904 	movi	r2,-28
81121c08:	00003b06 	br	81121cf8 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81121c0c:	e0bfff17 	ldw	r2,-4(fp)
81121c10:	10800017 	ldw	r2,0(r2)
81121c14:	1007883a 	mov	r3,r2
81121c18:	e0bffe17 	ldw	r2,-8(fp)
81121c1c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
81121c20:	e0bffe17 	ldw	r2,-8(fp)
81121c24:	10800104 	addi	r2,r2,4
81121c28:	e0ffff17 	ldw	r3,-4(fp)
81121c2c:	18c00117 	ldw	r3,4(r3)
81121c30:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
81121c34:	e0bffe17 	ldw	r2,-8(fp)
81121c38:	10800204 	addi	r2,r2,8
81121c3c:	e0ffff17 	ldw	r3,-4(fp)
81121c40:	18c00217 	ldw	r3,8(r3)
81121c44:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
81121c48:	e0bffe17 	ldw	r2,-8(fp)
81121c4c:	10800304 	addi	r2,r2,12
81121c50:	e0ffff17 	ldw	r3,-4(fp)
81121c54:	18c0030b 	ldhu	r3,12(r3)
81121c58:	18ffffcc 	andi	r3,r3,65535
81121c5c:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
81121c60:	e0bffe17 	ldw	r2,-8(fp)
81121c64:	10800384 	addi	r2,r2,14
81121c68:	e0ffff17 	ldw	r3,-4(fp)
81121c6c:	18c00383 	ldbu	r3,14(r3)
81121c70:	18c03fcc 	andi	r3,r3,255
81121c74:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
81121c78:	e0bffe17 	ldw	r2,-8(fp)
81121c7c:	108003c4 	addi	r2,r2,15
81121c80:	e0ffff17 	ldw	r3,-4(fp)
81121c84:	18c003c3 	ldbu	r3,15(r3)
81121c88:	18c03fcc 	andi	r3,r3,255
81121c8c:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
81121c90:	e0bffe17 	ldw	r2,-8(fp)
81121c94:	10800404 	addi	r2,r2,16
81121c98:	e0ffff17 	ldw	r3,-4(fp)
81121c9c:	18c0040b 	ldhu	r3,16(r3)
81121ca0:	18ffffcc 	andi	r3,r3,65535
81121ca4:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
81121ca8:	e0bffe17 	ldw	r2,-8(fp)
81121cac:	10800484 	addi	r2,r2,18
81121cb0:	e0ffff17 	ldw	r3,-4(fp)
81121cb4:	18c0048b 	ldhu	r3,18(r3)
81121cb8:	18ffffcc 	andi	r3,r3,65535
81121cbc:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
81121cc0:	e0bffe17 	ldw	r2,-8(fp)
81121cc4:	10800504 	addi	r2,r2,20
81121cc8:	0007883a 	mov	r3,zero
81121ccc:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
81121cd0:	e0bffe17 	ldw	r2,-8(fp)
81121cd4:	10800604 	addi	r2,r2,24
81121cd8:	0007883a 	mov	r3,zero
81121cdc:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
81121ce0:	e0bffe17 	ldw	r2,-8(fp)
81121ce4:	10800704 	addi	r2,r2,28
81121ce8:	e0ffff17 	ldw	r3,-4(fp)
81121cec:	18c00717 	ldw	r3,28(r3)
81121cf0:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
81121cf4:	0005883a 	mov	r2,zero
}
81121cf8:	e037883a 	mov	sp,fp
81121cfc:	df000017 	ldw	fp,0(sp)
81121d00:	dec00104 	addi	sp,sp,4
81121d04:	f800283a 	ret

81121d08 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
81121d08:	defff804 	addi	sp,sp,-32
81121d0c:	dfc00715 	stw	ra,28(sp)
81121d10:	df000615 	stw	fp,24(sp)
81121d14:	df000604 	addi	fp,sp,24
81121d18:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
81121d1c:	e0bfff17 	ldw	r2,-4(fp)
81121d20:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
81121d24:	e0bffa17 	ldw	r2,-24(fp)
81121d28:	10801783 	ldbu	r2,94(r2)
81121d2c:	10803fcc 	andi	r2,r2,255
81121d30:	10001126 	beq	r2,zero,81121d78 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81121d34:	e0bffa17 	ldw	r2,-24(fp)
81121d38:	10800617 	ldw	r2,24(r2)
81121d3c:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
81121d40:	1007883a 	mov	r3,r2
81121d44:	00bffdc4 	movi	r2,-9
81121d48:	1884703a 	and	r2,r3,r2
81121d4c:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81121d50:	e0bffa17 	ldw	r2,-24(fp)
81121d54:	10800617 	ldw	r2,24(r2)
81121d58:	e0fffb17 	ldw	r3,-20(fp)
81121d5c:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
81121d60:	e0bffa17 	ldw	r2,-24(fp)
81121d64:	10800617 	ldw	r2,24(r2)
81121d68:	10800404 	addi	r2,r2,16
81121d6c:	00c00044 	movi	r3,1
81121d70:	10c00035 	stwio	r3,0(r2)
81121d74:	00001106 	br	81121dbc <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81121d78:	e0bffa17 	ldw	r2,-24(fp)
81121d7c:	10800317 	ldw	r2,12(r2)
81121d80:	10800104 	addi	r2,r2,4
81121d84:	10800037 	ldwio	r2,0(r2)
81121d88:	1007883a 	mov	r3,r2
81121d8c:	00bffbc4 	movi	r2,-17
81121d90:	1884703a 	and	r2,r3,r2
81121d94:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81121d98:	e0bffa17 	ldw	r2,-24(fp)
81121d9c:	10800317 	ldw	r2,12(r2)
81121da0:	10800104 	addi	r2,r2,4
81121da4:	e0fffb17 	ldw	r3,-20(fp)
81121da8:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81121dac:	e0bffa17 	ldw	r2,-24(fp)
81121db0:	10800317 	ldw	r2,12(r2)
81121db4:	00c08004 	movi	r3,512
81121db8:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
81121dbc:	e0bffa17 	ldw	r2,-24(fp)
81121dc0:	10800b17 	ldw	r2,44(r2)
81121dc4:	10001226 	beq	r2,zero,81121e10 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81121dc8:	0005303a 	rdctl	r2,status
81121dcc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81121dd0:	e0fffd17 	ldw	r3,-12(fp)
81121dd4:	00bfff84 	movi	r2,-2
81121dd8:	1884703a 	and	r2,r3,r2
81121ddc:	1001703a 	wrctl	status,r2
  
  return context;
81121de0:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
81121de4:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
81121de8:	e0bffa17 	ldw	r2,-24(fp)
81121dec:	10800b17 	ldw	r2,44(r2)
81121df0:	e0fffa17 	ldw	r3,-24(fp)
81121df4:	18c00c17 	ldw	r3,48(r3)
81121df8:	1809883a 	mov	r4,r3
81121dfc:	103ee83a 	callr	r2
81121e00:	e0bffc17 	ldw	r2,-16(fp)
81121e04:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81121e08:	e0bffe17 	ldw	r2,-8(fp)
81121e0c:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
81121e10:	e0bffa17 	ldw	r2,-24(fp)
81121e14:	10801783 	ldbu	r2,94(r2)
81121e18:	10803fcc 	andi	r2,r2,255
81121e1c:	10000a26 	beq	r2,zero,81121e48 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81121e20:	e0bffa17 	ldw	r2,-24(fp)
81121e24:	10800617 	ldw	r2,24(r2)
81121e28:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81121e2c:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
81121e30:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81121e34:	e0bffa17 	ldw	r2,-24(fp)
81121e38:	10800617 	ldw	r2,24(r2)
81121e3c:	e0fffb17 	ldw	r3,-20(fp)
81121e40:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
81121e44:	00000c06 	br	81121e78 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
81121e48:	e0bffa17 	ldw	r2,-24(fp)
81121e4c:	10800317 	ldw	r2,12(r2)
81121e50:	10800104 	addi	r2,r2,4
81121e54:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
81121e58:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
81121e5c:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81121e60:	e0bffa17 	ldw	r2,-24(fp)
81121e64:	10800317 	ldw	r2,12(r2)
81121e68:	10800104 	addi	r2,r2,4
81121e6c:	e0fffb17 	ldw	r3,-20(fp)
81121e70:	10c00035 	stwio	r3,0(r2)
    }

    return;
81121e74:	0001883a 	nop
}
81121e78:	e037883a 	mov	sp,fp
81121e7c:	dfc00117 	ldw	ra,4(sp)
81121e80:	df000017 	ldw	fp,0(sp)
81121e84:	dec00204 	addi	sp,sp,8
81121e88:	f800283a 	ret

81121e8c <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81121e8c:	defffb04 	addi	sp,sp,-20
81121e90:	df000415 	stw	fp,16(sp)
81121e94:	df000404 	addi	fp,sp,16
81121e98:	e13ffc15 	stw	r4,-16(fp)
81121e9c:	e17ffd15 	stw	r5,-12(fp)
81121ea0:	e1bffe15 	stw	r6,-8(fp)
81121ea4:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81121ea8:	e0bffc17 	ldw	r2,-16(fp)
81121eac:	10c01217 	ldw	r3,72(r2)
81121eb0:	e0800117 	ldw	r2,4(fp)
81121eb4:	18800436 	bltu	r3,r2,81121ec8 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81121eb8:	e0bffc17 	ldw	r2,-16(fp)
81121ebc:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81121ec0:	10803fcc 	andi	r2,r2,255
81121ec4:	10000226 	beq	r2,zero,81121ed0 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81121ec8:	00bffa84 	movi	r2,-22
81121ecc:	00000e06 	br	81121f08 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
81121ed0:	e0bffd17 	ldw	r2,-12(fp)
81121ed4:	e0fffe17 	ldw	r3,-8(fp)
81121ed8:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81121edc:	e0bffd17 	ldw	r2,-12(fp)
81121ee0:	e0ffff17 	ldw	r3,-4(fp)
81121ee4:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81121ee8:	e0bffd17 	ldw	r2,-12(fp)
81121eec:	e0c00117 	ldw	r3,4(fp)
81121ef0:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81121ef4:	e0800217 	ldw	r2,8(fp)
81121ef8:	10e00034 	orhi	r3,r2,32768
81121efc:	e0bffd17 	ldw	r2,-12(fp)
81121f00:	10c00315 	stw	r3,12(r2)
    
    return 0;
81121f04:	0005883a 	mov	r2,zero
}
81121f08:	e037883a 	mov	sp,fp
81121f0c:	df000017 	ldw	fp,0(sp)
81121f10:	dec00104 	addi	sp,sp,4
81121f14:	f800283a 	ret

81121f18 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81121f18:	defff604 	addi	sp,sp,-40
81121f1c:	df000915 	stw	fp,36(sp)
81121f20:	df000904 	addi	fp,sp,36
81121f24:	e13ff715 	stw	r4,-36(fp)
81121f28:	e17ff815 	stw	r5,-32(fp)
81121f2c:	e1bff915 	stw	r6,-28(fp)
81121f30:	e1fffa15 	stw	r7,-24(fp)
81121f34:	e1800317 	ldw	r6,12(fp)
81121f38:	e1400417 	ldw	r5,16(fp)
81121f3c:	e1000517 	ldw	r4,20(fp)
81121f40:	e0c00617 	ldw	r3,24(fp)
81121f44:	e0800717 	ldw	r2,28(fp)
81121f48:	e1bffb0d 	sth	r6,-20(fp)
81121f4c:	e17ffc05 	stb	r5,-16(fp)
81121f50:	e13ffd05 	stb	r4,-12(fp)
81121f54:	e0fffe0d 	sth	r3,-8(fp)
81121f58:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
81121f5c:	e0bff717 	ldw	r2,-36(fp)
81121f60:	10c01217 	ldw	r3,72(r2)
81121f64:	e0800117 	ldw	r2,4(fp)
81121f68:	18801936 	bltu	r3,r2,81121fd0 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81121f6c:	e13ff717 	ldw	r4,-36(fp)
81121f70:	20801317 	ldw	r2,76(r4)
81121f74:	20c01417 	ldw	r3,80(r4)
81121f78:	e13ffe0b 	ldhu	r4,-8(fp)
81121f7c:	213fffcc 	andi	r4,r4,65535
81121f80:	2015883a 	mov	r10,r4
81121f84:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81121f88:	1ac01136 	bltu	r3,r11,81121fd0 <alt_msgdma_construct_extended_descriptor+0xb8>
81121f8c:	58c0011e 	bne	r11,r3,81121f94 <alt_msgdma_construct_extended_descriptor+0x7c>
81121f90:	12800f36 	bltu	r2,r10,81121fd0 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81121f94:	e13ff717 	ldw	r4,-36(fp)
81121f98:	20801317 	ldw	r2,76(r4)
81121f9c:	20c01417 	ldw	r3,80(r4)
81121fa0:	e13fff0b 	ldhu	r4,-4(fp)
81121fa4:	213fffcc 	andi	r4,r4,65535
81121fa8:	2011883a 	mov	r8,r4
81121fac:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81121fb0:	1a400736 	bltu	r3,r9,81121fd0 <alt_msgdma_construct_extended_descriptor+0xb8>
81121fb4:	48c0011e 	bne	r9,r3,81121fbc <alt_msgdma_construct_extended_descriptor+0xa4>
81121fb8:	12000536 	bltu	r2,r8,81121fd0 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81121fbc:	e0bff717 	ldw	r2,-36(fp)
81121fc0:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81121fc4:	10803fcc 	andi	r2,r2,255
81121fc8:	10800060 	cmpeqi	r2,r2,1
81121fcc:	1000021e 	bne	r2,zero,81121fd8 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81121fd0:	00bffa84 	movi	r2,-22
81121fd4:	00002106 	br	8112205c <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
81121fd8:	e0bff817 	ldw	r2,-32(fp)
81121fdc:	e0fff917 	ldw	r3,-28(fp)
81121fe0:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
81121fe4:	e0bff817 	ldw	r2,-32(fp)
81121fe8:	e0fffa17 	ldw	r3,-24(fp)
81121fec:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81121ff0:	e0bff817 	ldw	r2,-32(fp)
81121ff4:	e0c00117 	ldw	r3,4(fp)
81121ff8:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81121ffc:	e0bff817 	ldw	r2,-32(fp)
81122000:	e0fffb0b 	ldhu	r3,-20(fp)
81122004:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
81122008:	e0bff817 	ldw	r2,-32(fp)
8112200c:	e0fffc03 	ldbu	r3,-16(fp)
81122010:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
81122014:	e0bff817 	ldw	r2,-32(fp)
81122018:	e0fffd03 	ldbu	r3,-12(fp)
8112201c:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
81122020:	e0bff817 	ldw	r2,-32(fp)
81122024:	e0fffe0b 	ldhu	r3,-8(fp)
81122028:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
8112202c:	e0bff817 	ldw	r2,-32(fp)
81122030:	e0ffff0b 	ldhu	r3,-4(fp)
81122034:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
81122038:	e0bff817 	ldw	r2,-32(fp)
8112203c:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
81122040:	e0bff817 	ldw	r2,-32(fp)
81122044:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81122048:	e0800217 	ldw	r2,8(fp)
8112204c:	10e00034 	orhi	r3,r2,32768
81122050:	e0bff817 	ldw	r2,-32(fp)
81122054:	10c00715 	stw	r3,28(r2)

  return 0 ;
81122058:	0005883a 	mov	r2,zero

}
8112205c:	e037883a 	mov	sp,fp
81122060:	df000017 	ldw	fp,0(sp)
81122064:	dec00104 	addi	sp,sp,4
81122068:	f800283a 	ret

8112206c <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8112206c:	defff004 	addi	sp,sp,-64
81122070:	dfc00f15 	stw	ra,60(sp)
81122074:	df000e15 	stw	fp,56(sp)
81122078:	df000e04 	addi	fp,sp,56
8112207c:	e13ffd15 	stw	r4,-12(fp)
81122080:	e17ffe15 	stw	r5,-8(fp)
81122084:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
81122088:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
8112208c:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
81122090:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81122094:	e0bffd17 	ldw	r2,-12(fp)
81122098:	10800317 	ldw	r2,12(r2)
8112209c:	10800204 	addi	r2,r2,8
811220a0:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
811220a4:	10bfffcc 	andi	r2,r2,65535
811220a8:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811220ac:	e0bffd17 	ldw	r2,-12(fp)
811220b0:	10800317 	ldw	r2,12(r2)
811220b4:	10800204 	addi	r2,r2,8
811220b8:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
811220bc:	1004d43a 	srli	r2,r2,16
811220c0:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811220c4:	e0bffd17 	ldw	r2,-12(fp)
811220c8:	10800917 	ldw	r2,36(r2)
811220cc:	e0fff617 	ldw	r3,-40(fp)
811220d0:	1880042e 	bgeu	r3,r2,811220e4 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
811220d4:	e0bffd17 	ldw	r2,-12(fp)
811220d8:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811220dc:	e0fff517 	ldw	r3,-44(fp)
811220e0:	18800236 	bltu	r3,r2,811220ec <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
811220e4:	00bff904 	movi	r2,-28
811220e8:	00008f06 	br	81122328 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
811220ec:	00800804 	movi	r2,32
811220f0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811220f4:	0005303a 	rdctl	r2,status
811220f8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811220fc:	e0fff717 	ldw	r3,-36(fp)
81122100:	00bfff84 	movi	r2,-2
81122104:	1884703a 	and	r2,r3,r2
81122108:	1001703a 	wrctl	status,r2
  
  return context;
8112210c:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81122110:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81122114:	e0bffd17 	ldw	r2,-12(fp)
81122118:	10800317 	ldw	r2,12(r2)
8112211c:	10800104 	addi	r2,r2,4
81122120:	e0fff317 	ldw	r3,-52(fp)
81122124:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
81122128:	e0bffd17 	ldw	r2,-12(fp)
8112212c:	10800317 	ldw	r2,12(r2)
81122130:	e0fffd17 	ldw	r3,-12(fp)
81122134:	18c00317 	ldw	r3,12(r3)
81122138:	18c00037 	ldwio	r3,0(r3)
8112213c:	10c00035 	stwio	r3,0(r2)
81122140:	e0bff417 	ldw	r2,-48(fp)
81122144:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81122148:	e0bffc17 	ldw	r2,-16(fp)
8112214c:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81122150:	e0bffe17 	ldw	r2,-8(fp)
81122154:	10001a26 	beq	r2,zero,811221c0 <alt_msgdma_descriptor_async_transfer+0x154>
81122158:	e0bfff17 	ldw	r2,-4(fp)
8112215c:	1000181e 	bne	r2,zero,811221c0 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81122160:	00000d06 	br	81122198 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81122164:	01000044 	movi	r4,1
81122168:	111f63c0 	call	8111f63c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8112216c:	e0bff20b 	ldhu	r2,-56(fp)
81122170:	1084e230 	cmpltui	r2,r2,5000
81122174:	1000051e 	bne	r2,zero,8112218c <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
81122178:	012044b4 	movhi	r4,33042
8112217c:	21187c04 	addi	r4,r4,25072
81122180:	11242700 	call	81124270 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81122184:	00bff084 	movi	r2,-62
81122188:	00006706 	br	81122328 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8112218c:	e0bff20b 	ldhu	r2,-56(fp)
81122190:	10800044 	addi	r2,r2,1
81122194:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81122198:	e0bffd17 	ldw	r2,-12(fp)
8112219c:	10c00317 	ldw	r3,12(r2)
811221a0:	e0bffd17 	ldw	r2,-12(fp)
811221a4:	10800417 	ldw	r2,16(r2)
811221a8:	e1bffe17 	ldw	r6,-8(fp)
811221ac:	100b883a 	mov	r5,r2
811221b0:	1809883a 	mov	r4,r3
811221b4:	1121b480 	call	81121b48 <alt_msgdma_write_standard_descriptor>
811221b8:	103fea1e 	bne	r2,zero,81122164 <__reset+0xfb102164>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
811221bc:	00001f06 	br	8112223c <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
811221c0:	e0bffe17 	ldw	r2,-8(fp)
811221c4:	10001b1e 	bne	r2,zero,81122234 <alt_msgdma_descriptor_async_transfer+0x1c8>
811221c8:	e0bfff17 	ldw	r2,-4(fp)
811221cc:	10001926 	beq	r2,zero,81122234 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
811221d0:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
811221d4:	00000d06 	br	8112220c <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
811221d8:	01000044 	movi	r4,1
811221dc:	111f63c0 	call	8111f63c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811221e0:	e0bff20b 	ldhu	r2,-56(fp)
811221e4:	1084e230 	cmpltui	r2,r2,5000
811221e8:	1000051e 	bne	r2,zero,81122200 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
811221ec:	012044b4 	movhi	r4,33042
811221f0:	21189204 	addi	r4,r4,25160
811221f4:	11242700 	call	81124270 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811221f8:	00bff084 	movi	r2,-62
811221fc:	00004a06 	br	81122328 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81122200:	e0bff20b 	ldhu	r2,-56(fp)
81122204:	10800044 	addi	r2,r2,1
81122208:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8112220c:	e0bffd17 	ldw	r2,-12(fp)
81122210:	10c00317 	ldw	r3,12(r2)
81122214:	e0bffd17 	ldw	r2,-12(fp)
81122218:	10800417 	ldw	r2,16(r2)
8112221c:	e1bfff17 	ldw	r6,-4(fp)
81122220:	100b883a 	mov	r5,r2
81122224:	1809883a 	mov	r4,r3
81122228:	1121bdc0 	call	81121bdc <alt_msgdma_write_extended_descriptor>
8112222c:	103fea1e 	bne	r2,zero,811221d8 <__reset+0xfb1021d8>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81122230:	00000206 	br	8112223c <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81122234:	00bfffc4 	movi	r2,-1
81122238:	00003b06 	br	81122328 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
8112223c:	e0bffd17 	ldw	r2,-12(fp)
81122240:	10800b17 	ldw	r2,44(r2)
81122244:	10001c26 	beq	r2,zero,811222b8 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
81122248:	e0bffd17 	ldw	r2,-12(fp)
8112224c:	10c00d17 	ldw	r3,52(r2)
81122250:	e0bff317 	ldw	r2,-52(fp)
81122254:	1884b03a 	or	r2,r3,r2
81122258:	10800514 	ori	r2,r2,20
8112225c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81122260:	e0fff317 	ldw	r3,-52(fp)
81122264:	00bff7c4 	movi	r2,-33
81122268:	1884703a 	and	r2,r3,r2
8112226c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81122270:	0005303a 	rdctl	r2,status
81122274:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81122278:	e0fffa17 	ldw	r3,-24(fp)
8112227c:	00bfff84 	movi	r2,-2
81122280:	1884703a 	and	r2,r3,r2
81122284:	1001703a 	wrctl	status,r2
  
  return context;
81122288:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8112228c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81122290:	e0bffd17 	ldw	r2,-12(fp)
81122294:	10800317 	ldw	r2,12(r2)
81122298:	10800104 	addi	r2,r2,4
8112229c:	e0fff317 	ldw	r3,-52(fp)
811222a0:	10c00035 	stwio	r3,0(r2)
811222a4:	e0bff417 	ldw	r2,-48(fp)
811222a8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811222ac:	e0bff817 	ldw	r2,-32(fp)
811222b0:	1001703a 	wrctl	status,r2
811222b4:	00001b06 	br	81122324 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
811222b8:	e0bffd17 	ldw	r2,-12(fp)
811222bc:	10c00d17 	ldw	r3,52(r2)
811222c0:	e0bff317 	ldw	r2,-52(fp)
811222c4:	1884b03a 	or	r2,r3,r2
811222c8:	10800114 	ori	r2,r2,4
811222cc:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
811222d0:	e0fff317 	ldw	r3,-52(fp)
811222d4:	00bff3c4 	movi	r2,-49
811222d8:	1884703a 	and	r2,r3,r2
811222dc:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811222e0:	0005303a 	rdctl	r2,status
811222e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811222e8:	e0fffb17 	ldw	r3,-20(fp)
811222ec:	00bfff84 	movi	r2,-2
811222f0:	1884703a 	and	r2,r3,r2
811222f4:	1001703a 	wrctl	status,r2
  
  return context;
811222f8:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
811222fc:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81122300:	e0bffd17 	ldw	r2,-12(fp)
81122304:	10800317 	ldw	r2,12(r2)
81122308:	10800104 	addi	r2,r2,4
8112230c:	e0fff317 	ldw	r3,-52(fp)
81122310:	10c00035 	stwio	r3,0(r2)
81122314:	e0bff417 	ldw	r2,-48(fp)
81122318:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8112231c:	e0bff917 	ldw	r2,-28(fp)
81122320:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
81122324:	0005883a 	mov	r2,zero
}
81122328:	e037883a 	mov	sp,fp
8112232c:	dfc00117 	ldw	ra,4(sp)
81122330:	df000017 	ldw	fp,0(sp)
81122334:	dec00204 	addi	sp,sp,8
81122338:	f800283a 	ret

8112233c <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8112233c:	defff004 	addi	sp,sp,-64
81122340:	dfc00f15 	stw	ra,60(sp)
81122344:	df000e15 	stw	fp,56(sp)
81122348:	df000e04 	addi	fp,sp,56
8112234c:	e13ffd15 	stw	r4,-12(fp)
81122350:	e17ffe15 	stw	r5,-8(fp)
81122354:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
81122358:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
8112235c:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
81122360:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
81122364:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81122368:	e0bffd17 	ldw	r2,-12(fp)
8112236c:	10800317 	ldw	r2,12(r2)
81122370:	10800204 	addi	r2,r2,8
81122374:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81122378:	10bfffcc 	andi	r2,r2,65535
8112237c:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81122380:	e0bffd17 	ldw	r2,-12(fp)
81122384:	10800317 	ldw	r2,12(r2)
81122388:	10800204 	addi	r2,r2,8
8112238c:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81122390:	1004d43a 	srli	r2,r2,16
81122394:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
81122398:	00807804 	movi	r2,480
8112239c:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811223a0:	00001906 	br	81122408 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
811223a4:	01000044 	movi	r4,1
811223a8:	111f63c0 	call	8111f63c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811223ac:	e0bff30b 	ldhu	r2,-52(fp)
811223b0:	1084e230 	cmpltui	r2,r2,5000
811223b4:	1000051e 	bne	r2,zero,811223cc <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
811223b8:	012044b4 	movhi	r4,33042
811223bc:	2118a804 	addi	r4,r4,25248
811223c0:	11242700 	call	81124270 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
811223c4:	00bff084 	movi	r2,-62
811223c8:	0000b506 	br	811226a0 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
811223cc:	e0bff30b 	ldhu	r2,-52(fp)
811223d0:	10800044 	addi	r2,r2,1
811223d4:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811223d8:	e0bffd17 	ldw	r2,-12(fp)
811223dc:	10800317 	ldw	r2,12(r2)
811223e0:	10800204 	addi	r2,r2,8
811223e4:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
811223e8:	10bfffcc 	andi	r2,r2,65535
811223ec:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811223f0:	e0bffd17 	ldw	r2,-12(fp)
811223f4:	10800317 	ldw	r2,12(r2)
811223f8:	10800204 	addi	r2,r2,8
811223fc:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
81122400:	1004d43a 	srli	r2,r2,16
81122404:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81122408:	e0bffd17 	ldw	r2,-12(fp)
8112240c:	10800917 	ldw	r2,36(r2)
81122410:	e0fff517 	ldw	r3,-44(fp)
81122414:	18bfe32e 	bgeu	r3,r2,811223a4 <__reset+0xfb1023a4>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81122418:	e0bffd17 	ldw	r2,-12(fp)
8112241c:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81122420:	e0fff417 	ldw	r3,-48(fp)
81122424:	18bfdf2e 	bgeu	r3,r2,811223a4 <__reset+0xfb1023a4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81122428:	0005303a 	rdctl	r2,status
8112242c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81122430:	e0fffc17 	ldw	r3,-16(fp)
81122434:	00bfff84 	movi	r2,-2
81122438:	1884703a 	and	r2,r3,r2
8112243c:	1001703a 	wrctl	status,r2
  
  return context;
81122440:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
81122444:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81122448:	e0bffd17 	ldw	r2,-12(fp)
8112244c:	10800317 	ldw	r2,12(r2)
81122450:	10800104 	addi	r2,r2,4
81122454:	00c00804 	movi	r3,32
81122458:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8112245c:	e0bffd17 	ldw	r2,-12(fp)
81122460:	10800317 	ldw	r2,12(r2)
81122464:	e0fffd17 	ldw	r3,-12(fp)
81122468:	18c00317 	ldw	r3,12(r3)
8112246c:	18c00037 	ldwio	r3,0(r3)
81122470:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
81122474:	e0bffe17 	ldw	r2,-8(fp)
81122478:	10001b26 	beq	r2,zero,811224e8 <alt_msgdma_descriptor_sync_transfer+0x1ac>
8112247c:	e0bfff17 	ldw	r2,-4(fp)
81122480:	1000191e 	bne	r2,zero,811224e8 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
81122484:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81122488:	00000d06 	br	811224c0 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
8112248c:	01000044 	movi	r4,1
81122490:	111f63c0 	call	8111f63c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81122494:	e0bff30b 	ldhu	r2,-52(fp)
81122498:	1084e230 	cmpltui	r2,r2,5000
8112249c:	1000051e 	bne	r2,zero,811224b4 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
811224a0:	012044b4 	movhi	r4,33042
811224a4:	2118bc04 	addi	r4,r4,25328
811224a8:	11242700 	call	81124270 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811224ac:	00bff084 	movi	r2,-62
811224b0:	00007b06 	br	811226a0 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
811224b4:	e0bff30b 	ldhu	r2,-52(fp)
811224b8:	10800044 	addi	r2,r2,1
811224bc:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
811224c0:	e0bffd17 	ldw	r2,-12(fp)
811224c4:	10c00317 	ldw	r3,12(r2)
811224c8:	e0bffd17 	ldw	r2,-12(fp)
811224cc:	10800417 	ldw	r2,16(r2)
811224d0:	e1bffe17 	ldw	r6,-8(fp)
811224d4:	100b883a 	mov	r5,r2
811224d8:	1809883a 	mov	r4,r3
811224dc:	1121b480 	call	81121b48 <alt_msgdma_write_standard_descriptor>
811224e0:	103fea1e 	bne	r2,zero,8112248c <__reset+0xfb10248c>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
811224e4:	00001f06 	br	81122564 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
811224e8:	e0bffe17 	ldw	r2,-8(fp)
811224ec:	10001b1e 	bne	r2,zero,8112255c <alt_msgdma_descriptor_sync_transfer+0x220>
811224f0:	e0bfff17 	ldw	r2,-4(fp)
811224f4:	10001926 	beq	r2,zero,8112255c <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
811224f8:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
811224fc:	00000d06 	br	81122534 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81122500:	01000044 	movi	r4,1
81122504:	111f63c0 	call	8111f63c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81122508:	e0bff30b 	ldhu	r2,-52(fp)
8112250c:	1084e230 	cmpltui	r2,r2,5000
81122510:	1000051e 	bne	r2,zero,81122528 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
81122514:	012044b4 	movhi	r4,33042
81122518:	2118cd04 	addi	r4,r4,25396
8112251c:	11242700 	call	81124270 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81122520:	00bff084 	movi	r2,-62
81122524:	00005e06 	br	811226a0 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
81122528:	e0bff30b 	ldhu	r2,-52(fp)
8112252c:	10800044 	addi	r2,r2,1
81122530:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81122534:	e0bffd17 	ldw	r2,-12(fp)
81122538:	10c00317 	ldw	r3,12(r2)
8112253c:	e0bffd17 	ldw	r2,-12(fp)
81122540:	10800417 	ldw	r2,16(r2)
81122544:	e1bfff17 	ldw	r6,-4(fp)
81122548:	100b883a 	mov	r5,r2
8112254c:	1809883a 	mov	r4,r3
81122550:	1121bdc0 	call	81121bdc <alt_msgdma_write_extended_descriptor>
81122554:	103fea1e 	bne	r2,zero,81122500 <__reset+0xfb102500>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81122558:	00000206 	br	81122564 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8112255c:	00bfffc4 	movi	r2,-1
81122560:	00004f06 	br	811226a0 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81122564:	e0bffd17 	ldw	r2,-12(fp)
81122568:	10800317 	ldw	r2,12(r2)
8112256c:	10800104 	addi	r2,r2,4
81122570:	e0fffd17 	ldw	r3,-12(fp)
81122574:	19000d17 	ldw	r4,52(r3)
81122578:	00fff2c4 	movi	r3,-53
8112257c:	20c6703a 	and	r3,r4,r3
81122580:	18c00114 	ori	r3,r3,4
81122584:	10c00035 	stwio	r3,0(r2)
81122588:	e0bff717 	ldw	r2,-36(fp)
8112258c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81122590:	e0bff917 	ldw	r2,-28(fp)
81122594:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
81122598:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8112259c:	e0bffd17 	ldw	r2,-12(fp)
811225a0:	10800317 	ldw	r2,12(r2)
811225a4:	10800037 	ldwio	r2,0(r2)
811225a8:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811225ac:	00001106 	br	811225f4 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
811225b0:	01000044 	movi	r4,1
811225b4:	111f63c0 	call	8111f63c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811225b8:	e0bff30b 	ldhu	r2,-52(fp)
811225bc:	1084e230 	cmpltui	r2,r2,5000
811225c0:	1000051e 	bne	r2,zero,811225d8 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
811225c4:	012044b4 	movhi	r4,33042
811225c8:	2118de04 	addi	r4,r4,25464
811225cc:	11242700 	call	81124270 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
811225d0:	00bff084 	movi	r2,-62
811225d4:	00003206 	br	811226a0 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
811225d8:	e0bff30b 	ldhu	r2,-52(fp)
811225dc:	10800044 	addi	r2,r2,1
811225e0:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
811225e4:	e0bffd17 	ldw	r2,-12(fp)
811225e8:	10800317 	ldw	r2,12(r2)
811225ec:	10800037 	ldwio	r2,0(r2)
811225f0:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811225f4:	e0fff217 	ldw	r3,-56(fp)
811225f8:	e0bff817 	ldw	r2,-32(fp)
811225fc:	1884703a 	and	r2,r3,r2
81122600:	1000031e 	bne	r2,zero,81122610 <alt_msgdma_descriptor_sync_transfer+0x2d4>
81122604:	e0bff217 	ldw	r2,-56(fp)
81122608:	1080004c 	andi	r2,r2,1
8112260c:	103fe81e 	bne	r2,zero,811225b0 <__reset+0xfb1025b0>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
81122610:	e0fff217 	ldw	r3,-56(fp)
81122614:	e0bff817 	ldw	r2,-32(fp)
81122618:	1884703a 	and	r2,r3,r2
8112261c:	10000226 	beq	r2,zero,81122628 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
81122620:	e0bff817 	ldw	r2,-32(fp)
81122624:	00001e06 	br	811226a0 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
81122628:	e0bffd17 	ldw	r2,-12(fp)
8112262c:	10800317 	ldw	r2,12(r2)
81122630:	10800104 	addi	r2,r2,4
81122634:	10800037 	ldwio	r2,0(r2)
81122638:	10800814 	ori	r2,r2,32
8112263c:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81122640:	0005303a 	rdctl	r2,status
81122644:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81122648:	e0fffa17 	ldw	r3,-24(fp)
8112264c:	00bfff84 	movi	r2,-2
81122650:	1884703a 	and	r2,r3,r2
81122654:	1001703a 	wrctl	status,r2
  
  return context;
81122658:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
8112265c:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81122660:	e0bffd17 	ldw	r2,-12(fp)
81122664:	10800317 	ldw	r2,12(r2)
81122668:	10800104 	addi	r2,r2,4
8112266c:	e0fff617 	ldw	r3,-40(fp)
81122670:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81122674:	e0bffd17 	ldw	r2,-12(fp)
81122678:	10800317 	ldw	r2,12(r2)
8112267c:	e0fffd17 	ldw	r3,-12(fp)
81122680:	18c00317 	ldw	r3,12(r3)
81122684:	18c00037 	ldwio	r3,0(r3)
81122688:	10c00035 	stwio	r3,0(r2)
8112268c:	e0bff717 	ldw	r2,-36(fp)
81122690:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81122694:	e0bffb17 	ldw	r2,-20(fp)
81122698:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8112269c:	0005883a 	mov	r2,zero

}
811226a0:	e037883a 	mov	sp,fp
811226a4:	dfc00117 	ldw	ra,4(sp)
811226a8:	df000017 	ldw	fp,0(sp)
811226ac:	dec00204 	addi	sp,sp,8
811226b0:	f800283a 	ret

811226b4 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
811226b4:	defff804 	addi	sp,sp,-32
811226b8:	dfc00715 	stw	ra,28(sp)
811226bc:	df000615 	stw	fp,24(sp)
811226c0:	df000604 	addi	fp,sp,24
811226c4:	e13ffc15 	stw	r4,-16(fp)
811226c8:	e17ffd15 	stw	r5,-12(fp)
811226cc:	e1bffe15 	stw	r6,-8(fp)
811226d0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
811226d4:	e0800217 	ldw	r2,8(fp)
811226d8:	d8800115 	stw	r2,4(sp)
811226dc:	e0bfff17 	ldw	r2,-4(fp)
811226e0:	d8800015 	stw	r2,0(sp)
811226e4:	e1fffe17 	ldw	r7,-8(fp)
811226e8:	000d883a 	mov	r6,zero
811226ec:	e17ffd17 	ldw	r5,-12(fp)
811226f0:	e13ffc17 	ldw	r4,-16(fp)
811226f4:	1121e8c0 	call	81121e8c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
811226f8:	e037883a 	mov	sp,fp
811226fc:	dfc00117 	ldw	ra,4(sp)
81122700:	df000017 	ldw	fp,0(sp)
81122704:	dec00204 	addi	sp,sp,8
81122708:	f800283a 	ret

8112270c <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
8112270c:	defff804 	addi	sp,sp,-32
81122710:	dfc00715 	stw	ra,28(sp)
81122714:	df000615 	stw	fp,24(sp)
81122718:	df000604 	addi	fp,sp,24
8112271c:	e13ffc15 	stw	r4,-16(fp)
81122720:	e17ffd15 	stw	r5,-12(fp)
81122724:	e1bffe15 	stw	r6,-8(fp)
81122728:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8112272c:	e0800217 	ldw	r2,8(fp)
81122730:	d8800115 	stw	r2,4(sp)
81122734:	e0bfff17 	ldw	r2,-4(fp)
81122738:	d8800015 	stw	r2,0(sp)
8112273c:	000f883a 	mov	r7,zero
81122740:	e1bffe17 	ldw	r6,-8(fp)
81122744:	e17ffd17 	ldw	r5,-12(fp)
81122748:	e13ffc17 	ldw	r4,-16(fp)
8112274c:	1121e8c0 	call	81121e8c <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
81122750:	e037883a 	mov	sp,fp
81122754:	dfc00117 	ldw	ra,4(sp)
81122758:	df000017 	ldw	fp,0(sp)
8112275c:	dec00204 	addi	sp,sp,8
81122760:	f800283a 	ret

81122764 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81122764:	defff804 	addi	sp,sp,-32
81122768:	dfc00715 	stw	ra,28(sp)
8112276c:	df000615 	stw	fp,24(sp)
81122770:	df000604 	addi	fp,sp,24
81122774:	e13ffc15 	stw	r4,-16(fp)
81122778:	e17ffd15 	stw	r5,-12(fp)
8112277c:	e1bffe15 	stw	r6,-8(fp)
81122780:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81122784:	e0800317 	ldw	r2,12(fp)
81122788:	d8800115 	stw	r2,4(sp)
8112278c:	e0800217 	ldw	r2,8(fp)
81122790:	d8800015 	stw	r2,0(sp)
81122794:	e1ffff17 	ldw	r7,-4(fp)
81122798:	e1bffe17 	ldw	r6,-8(fp)
8112279c:	e17ffd17 	ldw	r5,-12(fp)
811227a0:	e13ffc17 	ldw	r4,-16(fp)
811227a4:	1121e8c0 	call	81121e8c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
811227a8:	e037883a 	mov	sp,fp
811227ac:	dfc00117 	ldw	ra,4(sp)
811227b0:	df000017 	ldw	fp,0(sp)
811227b4:	dec00204 	addi	sp,sp,8
811227b8:	f800283a 	ret

811227bc <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
811227bc:	defff004 	addi	sp,sp,-64
811227c0:	dfc00f15 	stw	ra,60(sp)
811227c4:	df000e15 	stw	fp,56(sp)
811227c8:	df000e04 	addi	fp,sp,56
811227cc:	e13ff915 	stw	r4,-28(fp)
811227d0:	e17ffa15 	stw	r5,-24(fp)
811227d4:	e1bffb15 	stw	r6,-20(fp)
811227d8:	e1fffc15 	stw	r7,-16(fp)
811227dc:	e1000317 	ldw	r4,12(fp)
811227e0:	e0c00417 	ldw	r3,16(fp)
811227e4:	e0800517 	ldw	r2,20(fp)
811227e8:	e13ffd0d 	sth	r4,-12(fp)
811227ec:	e0fffe05 	stb	r3,-8(fp)
811227f0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
811227f4:	e0bffd0b 	ldhu	r2,-12(fp)
811227f8:	e0fffe03 	ldbu	r3,-8(fp)
811227fc:	e13fff0b 	ldhu	r4,-4(fp)
81122800:	d9000615 	stw	r4,24(sp)
81122804:	d8000515 	stw	zero,20(sp)
81122808:	d8c00415 	stw	r3,16(sp)
8112280c:	d8000315 	stw	zero,12(sp)
81122810:	d8800215 	stw	r2,8(sp)
81122814:	e0800217 	ldw	r2,8(fp)
81122818:	d8800115 	stw	r2,4(sp)
8112281c:	e0bffc17 	ldw	r2,-16(fp)
81122820:	d8800015 	stw	r2,0(sp)
81122824:	e1fffb17 	ldw	r7,-20(fp)
81122828:	000d883a 	mov	r6,zero
8112282c:	e17ffa17 	ldw	r5,-24(fp)
81122830:	e13ff917 	ldw	r4,-28(fp)
81122834:	1121f180 	call	81121f18 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
81122838:	e037883a 	mov	sp,fp
8112283c:	dfc00117 	ldw	ra,4(sp)
81122840:	df000017 	ldw	fp,0(sp)
81122844:	dec00204 	addi	sp,sp,8
81122848:	f800283a 	ret

8112284c <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8112284c:	defff004 	addi	sp,sp,-64
81122850:	dfc00f15 	stw	ra,60(sp)
81122854:	df000e15 	stw	fp,56(sp)
81122858:	df000e04 	addi	fp,sp,56
8112285c:	e13ff915 	stw	r4,-28(fp)
81122860:	e17ffa15 	stw	r5,-24(fp)
81122864:	e1bffb15 	stw	r6,-20(fp)
81122868:	e1fffc15 	stw	r7,-16(fp)
8112286c:	e1000317 	ldw	r4,12(fp)
81122870:	e0c00417 	ldw	r3,16(fp)
81122874:	e0800517 	ldw	r2,20(fp)
81122878:	e13ffd0d 	sth	r4,-12(fp)
8112287c:	e0fffe05 	stb	r3,-8(fp)
81122880:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
81122884:	e0bffd0b 	ldhu	r2,-12(fp)
81122888:	e0fffe03 	ldbu	r3,-8(fp)
8112288c:	e13fff0b 	ldhu	r4,-4(fp)
81122890:	d8000615 	stw	zero,24(sp)
81122894:	d9000515 	stw	r4,20(sp)
81122898:	d8000415 	stw	zero,16(sp)
8112289c:	d8c00315 	stw	r3,12(sp)
811228a0:	d8800215 	stw	r2,8(sp)
811228a4:	e0800217 	ldw	r2,8(fp)
811228a8:	d8800115 	stw	r2,4(sp)
811228ac:	e0bffc17 	ldw	r2,-16(fp)
811228b0:	d8800015 	stw	r2,0(sp)
811228b4:	000f883a 	mov	r7,zero
811228b8:	e1bffb17 	ldw	r6,-20(fp)
811228bc:	e17ffa17 	ldw	r5,-24(fp)
811228c0:	e13ff917 	ldw	r4,-28(fp)
811228c4:	1121f180 	call	81121f18 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
811228c8:	e037883a 	mov	sp,fp
811228cc:	dfc00117 	ldw	ra,4(sp)
811228d0:	df000017 	ldw	fp,0(sp)
811228d4:	dec00204 	addi	sp,sp,8
811228d8:	f800283a 	ret

811228dc <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
811228dc:	deffee04 	addi	sp,sp,-72
811228e0:	dfc01115 	stw	ra,68(sp)
811228e4:	df001015 	stw	fp,64(sp)
811228e8:	df001004 	addi	fp,sp,64
811228ec:	e13ff715 	stw	r4,-36(fp)
811228f0:	e17ff815 	stw	r5,-32(fp)
811228f4:	e1bff915 	stw	r6,-28(fp)
811228f8:	e1fffa15 	stw	r7,-24(fp)
811228fc:	e1800417 	ldw	r6,16(fp)
81122900:	e1400517 	ldw	r5,20(fp)
81122904:	e1000617 	ldw	r4,24(fp)
81122908:	e0c00717 	ldw	r3,28(fp)
8112290c:	e0800817 	ldw	r2,32(fp)
81122910:	e1bffb0d 	sth	r6,-20(fp)
81122914:	e17ffc05 	stb	r5,-16(fp)
81122918:	e13ffd05 	stb	r4,-12(fp)
8112291c:	e0fffe0d 	sth	r3,-8(fp)
81122920:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81122924:	e0bffb0b 	ldhu	r2,-20(fp)
81122928:	e0fffc03 	ldbu	r3,-16(fp)
8112292c:	e13ffd03 	ldbu	r4,-12(fp)
81122930:	e17ffe0b 	ldhu	r5,-8(fp)
81122934:	e1bfff0b 	ldhu	r6,-4(fp)
81122938:	d9800615 	stw	r6,24(sp)
8112293c:	d9400515 	stw	r5,20(sp)
81122940:	d9000415 	stw	r4,16(sp)
81122944:	d8c00315 	stw	r3,12(sp)
81122948:	d8800215 	stw	r2,8(sp)
8112294c:	e0800317 	ldw	r2,12(fp)
81122950:	d8800115 	stw	r2,4(sp)
81122954:	e0800217 	ldw	r2,8(fp)
81122958:	d8800015 	stw	r2,0(sp)
8112295c:	e1fffa17 	ldw	r7,-24(fp)
81122960:	e1bff917 	ldw	r6,-28(fp)
81122964:	e17ff817 	ldw	r5,-32(fp)
81122968:	e13ff717 	ldw	r4,-36(fp)
8112296c:	1121f180 	call	81121f18 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
81122970:	e037883a 	mov	sp,fp
81122974:	dfc00117 	ldw	ra,4(sp)
81122978:	df000017 	ldw	fp,0(sp)
8112297c:	dec00204 	addi	sp,sp,8
81122980:	f800283a 	ret

81122984 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81122984:	defffb04 	addi	sp,sp,-20
81122988:	df000415 	stw	fp,16(sp)
8112298c:	df000404 	addi	fp,sp,16
81122990:	e13ffc15 	stw	r4,-16(fp)
81122994:	e17ffd15 	stw	r5,-12(fp)
81122998:	e1bffe15 	stw	r6,-8(fp)
8112299c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
811229a0:	e0bffc17 	ldw	r2,-16(fp)
811229a4:	10c01217 	ldw	r3,72(r2)
811229a8:	e0800117 	ldw	r2,4(fp)
811229ac:	18800436 	bltu	r3,r2,811229c0 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
811229b0:	e0bffc17 	ldw	r2,-16(fp)
811229b4:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
811229b8:	10803fcc 	andi	r2,r2,255
811229bc:	10000226 	beq	r2,zero,811229c8 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
811229c0:	00bffa84 	movi	r2,-22
811229c4:	00001406 	br	81122a18 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
811229c8:	e0bffd17 	ldw	r2,-12(fp)
811229cc:	e0fffe17 	ldw	r3,-8(fp)
811229d0:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
811229d4:	e0bffd17 	ldw	r2,-12(fp)
811229d8:	e0ffff17 	ldw	r3,-4(fp)
811229dc:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
811229e0:	e0bffd17 	ldw	r2,-12(fp)
811229e4:	e0c00117 	ldw	r3,4(fp)
811229e8:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
811229ec:	e0fffd17 	ldw	r3,-12(fp)
811229f0:	e0bffd17 	ldw	r2,-12(fp)
811229f4:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811229f8:	e0c00217 	ldw	r3,8(fp)
811229fc:	00900034 	movhi	r2,16384
81122a00:	10bfffc4 	addi	r2,r2,-1
81122a04:	1884703a 	and	r2,r3,r2
81122a08:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81122a0c:	e0bffd17 	ldw	r2,-12(fp)
81122a10:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81122a14:	0005883a 	mov	r2,zero
}
81122a18:	e037883a 	mov	sp,fp
81122a1c:	df000017 	ldw	fp,0(sp)
81122a20:	dec00104 	addi	sp,sp,4
81122a24:	f800283a 	ret

81122a28 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81122a28:	defff404 	addi	sp,sp,-48
81122a2c:	df000b15 	stw	fp,44(sp)
81122a30:	df000b04 	addi	fp,sp,44
81122a34:	e13ff715 	stw	r4,-36(fp)
81122a38:	e17ff815 	stw	r5,-32(fp)
81122a3c:	e1bff915 	stw	r6,-28(fp)
81122a40:	e1fffa15 	stw	r7,-24(fp)
81122a44:	e1800517 	ldw	r6,20(fp)
81122a48:	e1400617 	ldw	r5,24(fp)
81122a4c:	e1000717 	ldw	r4,28(fp)
81122a50:	e0c00817 	ldw	r3,32(fp)
81122a54:	e0800917 	ldw	r2,36(fp)
81122a58:	e1bffb0d 	sth	r6,-20(fp)
81122a5c:	e17ffc05 	stb	r5,-16(fp)
81122a60:	e13ffd05 	stb	r4,-12(fp)
81122a64:	e0fffe0d 	sth	r3,-8(fp)
81122a68:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81122a6c:	e0bff717 	ldw	r2,-36(fp)
81122a70:	10c01217 	ldw	r3,72(r2)
81122a74:	e0800317 	ldw	r2,12(fp)
81122a78:	18801936 	bltu	r3,r2,81122ae0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81122a7c:	e13ff717 	ldw	r4,-36(fp)
81122a80:	20801317 	ldw	r2,76(r4)
81122a84:	20c01417 	ldw	r3,80(r4)
81122a88:	e13ffe0b 	ldhu	r4,-8(fp)
81122a8c:	213fffcc 	andi	r4,r4,65535
81122a90:	2015883a 	mov	r10,r4
81122a94:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81122a98:	1ac01136 	bltu	r3,r11,81122ae0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81122a9c:	58c0011e 	bne	r11,r3,81122aa4 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
81122aa0:	12800f36 	bltu	r2,r10,81122ae0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81122aa4:	e13ff717 	ldw	r4,-36(fp)
81122aa8:	20801317 	ldw	r2,76(r4)
81122aac:	20c01417 	ldw	r3,80(r4)
81122ab0:	e13fff0b 	ldhu	r4,-4(fp)
81122ab4:	213fffcc 	andi	r4,r4,65535
81122ab8:	2011883a 	mov	r8,r4
81122abc:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81122ac0:	1a400736 	bltu	r3,r9,81122ae0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81122ac4:	48c0011e 	bne	r9,r3,81122acc <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
81122ac8:	12000536 	bltu	r2,r8,81122ae0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81122acc:	e0bff717 	ldw	r2,-36(fp)
81122ad0:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81122ad4:	10803fcc 	andi	r2,r2,255
81122ad8:	10800060 	cmpeqi	r2,r2,1
81122adc:	1000021e 	bne	r2,zero,81122ae8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81122ae0:	00bffa84 	movi	r2,-22
81122ae4:	00003106 	br	81122bac <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
81122ae8:	e0bff817 	ldw	r2,-32(fp)
81122aec:	e0fff917 	ldw	r3,-28(fp)
81122af0:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
81122af4:	e0bff817 	ldw	r2,-32(fp)
81122af8:	e0fffa17 	ldw	r3,-24(fp)
81122afc:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
81122b00:	e0bff817 	ldw	r2,-32(fp)
81122b04:	e0c00117 	ldw	r3,4(fp)
81122b08:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
81122b0c:	e0bff817 	ldw	r2,-32(fp)
81122b10:	e0c00217 	ldw	r3,8(fp)
81122b14:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81122b18:	e0bff817 	ldw	r2,-32(fp)
81122b1c:	e0c00317 	ldw	r3,12(fp)
81122b20:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81122b24:	e0bff817 	ldw	r2,-32(fp)
81122b28:	e0fffb0b 	ldhu	r3,-20(fp)
81122b2c:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
81122b30:	e0bff817 	ldw	r2,-32(fp)
81122b34:	e0fffc03 	ldbu	r3,-16(fp)
81122b38:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
81122b3c:	e0bff817 	ldw	r2,-32(fp)
81122b40:	e0fffd03 	ldbu	r3,-12(fp)
81122b44:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
81122b48:	e0bff817 	ldw	r2,-32(fp)
81122b4c:	e0fffe0b 	ldhu	r3,-8(fp)
81122b50:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
81122b54:	e0bff817 	ldw	r2,-32(fp)
81122b58:	e0ffff0b 	ldhu	r3,-4(fp)
81122b5c:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
81122b60:	e0bff817 	ldw	r2,-32(fp)
81122b64:	1019883a 	mov	r12,r2
81122b68:	001b883a 	mov	r13,zero
81122b6c:	e33ff515 	stw	r12,-44(fp)
81122b70:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
81122b74:	e0fff517 	ldw	r3,-44(fp)
81122b78:	e0bff817 	ldw	r2,-32(fp)
81122b7c:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
81122b80:	e0fff617 	ldw	r3,-40(fp)
81122b84:	e0bff817 	ldw	r2,-32(fp)
81122b88:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81122b8c:	e0c00417 	ldw	r3,16(fp)
81122b90:	00900034 	movhi	r2,16384
81122b94:	10bfffc4 	addi	r2,r2,-1
81122b98:	1884703a 	and	r2,r3,r2
81122b9c:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
81122ba0:	e0bff817 	ldw	r2,-32(fp)
81122ba4:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81122ba8:	0005883a 	mov	r2,zero
}
81122bac:	e037883a 	mov	sp,fp
81122bb0:	df000017 	ldw	fp,0(sp)
81122bb4:	dec00104 	addi	sp,sp,4
81122bb8:	f800283a 	ret

81122bbc <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
81122bbc:	defff804 	addi	sp,sp,-32
81122bc0:	dfc00715 	stw	ra,28(sp)
81122bc4:	df000615 	stw	fp,24(sp)
81122bc8:	df000604 	addi	fp,sp,24
81122bcc:	e13ffc15 	stw	r4,-16(fp)
81122bd0:	e17ffd15 	stw	r5,-12(fp)
81122bd4:	e1bffe15 	stw	r6,-8(fp)
81122bd8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81122bdc:	e0800317 	ldw	r2,12(fp)
81122be0:	d8800115 	stw	r2,4(sp)
81122be4:	e0800217 	ldw	r2,8(fp)
81122be8:	d8800015 	stw	r2,0(sp)
81122bec:	e1ffff17 	ldw	r7,-4(fp)
81122bf0:	e1bffe17 	ldw	r6,-8(fp)
81122bf4:	e17ffd17 	ldw	r5,-12(fp)
81122bf8:	e13ffc17 	ldw	r4,-16(fp)
81122bfc:	11229840 	call	81122984 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
81122c00:	e037883a 	mov	sp,fp
81122c04:	dfc00117 	ldw	ra,4(sp)
81122c08:	df000017 	ldw	fp,0(sp)
81122c0c:	dec00204 	addi	sp,sp,8
81122c10:	f800283a 	ret

81122c14 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81122c14:	defff804 	addi	sp,sp,-32
81122c18:	dfc00715 	stw	ra,28(sp)
81122c1c:	df000615 	stw	fp,24(sp)
81122c20:	df000604 	addi	fp,sp,24
81122c24:	e13ffc15 	stw	r4,-16(fp)
81122c28:	e17ffd15 	stw	r5,-12(fp)
81122c2c:	e1bffe15 	stw	r6,-8(fp)
81122c30:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81122c34:	e0800217 	ldw	r2,8(fp)
81122c38:	d8800115 	stw	r2,4(sp)
81122c3c:	e0bfff17 	ldw	r2,-4(fp)
81122c40:	d8800015 	stw	r2,0(sp)
81122c44:	e1fffe17 	ldw	r7,-8(fp)
81122c48:	000d883a 	mov	r6,zero
81122c4c:	e17ffd17 	ldw	r5,-12(fp)
81122c50:	e13ffc17 	ldw	r4,-16(fp)
81122c54:	11229840 	call	81122984 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
81122c58:	e037883a 	mov	sp,fp
81122c5c:	dfc00117 	ldw	ra,4(sp)
81122c60:	df000017 	ldw	fp,0(sp)
81122c64:	dec00204 	addi	sp,sp,8
81122c68:	f800283a 	ret

81122c6c <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
81122c6c:	defff804 	addi	sp,sp,-32
81122c70:	dfc00715 	stw	ra,28(sp)
81122c74:	df000615 	stw	fp,24(sp)
81122c78:	df000604 	addi	fp,sp,24
81122c7c:	e13ffc15 	stw	r4,-16(fp)
81122c80:	e17ffd15 	stw	r5,-12(fp)
81122c84:	e1bffe15 	stw	r6,-8(fp)
81122c88:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81122c8c:	e0800217 	ldw	r2,8(fp)
81122c90:	d8800115 	stw	r2,4(sp)
81122c94:	e0bfff17 	ldw	r2,-4(fp)
81122c98:	d8800015 	stw	r2,0(sp)
81122c9c:	000f883a 	mov	r7,zero
81122ca0:	e1bffe17 	ldw	r6,-8(fp)
81122ca4:	e17ffd17 	ldw	r5,-12(fp)
81122ca8:	e13ffc17 	ldw	r4,-16(fp)
81122cac:	11229840 	call	81122984 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
81122cb0:	e037883a 	mov	sp,fp
81122cb4:	dfc00117 	ldw	ra,4(sp)
81122cb8:	df000017 	ldw	fp,0(sp)
81122cbc:	dec00204 	addi	sp,sp,8
81122cc0:	f800283a 	ret

81122cc4 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
81122cc4:	deffee04 	addi	sp,sp,-72
81122cc8:	dfc01115 	stw	ra,68(sp)
81122ccc:	df001015 	stw	fp,64(sp)
81122cd0:	df001004 	addi	fp,sp,64
81122cd4:	e13ff915 	stw	r4,-28(fp)
81122cd8:	e17ffa15 	stw	r5,-24(fp)
81122cdc:	e1bffb15 	stw	r6,-20(fp)
81122ce0:	e1fffc15 	stw	r7,-16(fp)
81122ce4:	e1000417 	ldw	r4,16(fp)
81122ce8:	e0c00517 	ldw	r3,20(fp)
81122cec:	e0800617 	ldw	r2,24(fp)
81122cf0:	e13ffd0d 	sth	r4,-12(fp)
81122cf4:	e0fffe05 	stb	r3,-8(fp)
81122cf8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
81122cfc:	e0bffd0b 	ldhu	r2,-12(fp)
81122d00:	e0fffe03 	ldbu	r3,-8(fp)
81122d04:	e13fff0b 	ldhu	r4,-4(fp)
81122d08:	d9000815 	stw	r4,32(sp)
81122d0c:	d8000715 	stw	zero,28(sp)
81122d10:	d8c00615 	stw	r3,24(sp)
81122d14:	d8000515 	stw	zero,20(sp)
81122d18:	d8800415 	stw	r2,16(sp)
81122d1c:	e0800317 	ldw	r2,12(fp)
81122d20:	d8800315 	stw	r2,12(sp)
81122d24:	e0800217 	ldw	r2,8(fp)
81122d28:	d8800215 	stw	r2,8(sp)
81122d2c:	e0bffc17 	ldw	r2,-16(fp)
81122d30:	d8800115 	stw	r2,4(sp)
81122d34:	e0bffb17 	ldw	r2,-20(fp)
81122d38:	d8800015 	stw	r2,0(sp)
81122d3c:	000f883a 	mov	r7,zero
81122d40:	000d883a 	mov	r6,zero
81122d44:	e17ffa17 	ldw	r5,-24(fp)
81122d48:	e13ff917 	ldw	r4,-28(fp)
81122d4c:	1122a280 	call	81122a28 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
81122d50:	e037883a 	mov	sp,fp
81122d54:	dfc00117 	ldw	ra,4(sp)
81122d58:	df000017 	ldw	fp,0(sp)
81122d5c:	dec00204 	addi	sp,sp,8
81122d60:	f800283a 	ret

81122d64 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81122d64:	deffee04 	addi	sp,sp,-72
81122d68:	dfc01115 	stw	ra,68(sp)
81122d6c:	df001015 	stw	fp,64(sp)
81122d70:	df001004 	addi	fp,sp,64
81122d74:	e13ff915 	stw	r4,-28(fp)
81122d78:	e17ffa15 	stw	r5,-24(fp)
81122d7c:	e1bffb15 	stw	r6,-20(fp)
81122d80:	e1fffc15 	stw	r7,-16(fp)
81122d84:	e1000417 	ldw	r4,16(fp)
81122d88:	e0c00517 	ldw	r3,20(fp)
81122d8c:	e0800617 	ldw	r2,24(fp)
81122d90:	e13ffd0d 	sth	r4,-12(fp)
81122d94:	e0fffe05 	stb	r3,-8(fp)
81122d98:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
81122d9c:	e0bffd0b 	ldhu	r2,-12(fp)
81122da0:	e0fffe03 	ldbu	r3,-8(fp)
81122da4:	e13fff0b 	ldhu	r4,-4(fp)
81122da8:	d8000815 	stw	zero,32(sp)
81122dac:	d9000715 	stw	r4,28(sp)
81122db0:	d8000615 	stw	zero,24(sp)
81122db4:	d8c00515 	stw	r3,20(sp)
81122db8:	d8800415 	stw	r2,16(sp)
81122dbc:	e0800317 	ldw	r2,12(fp)
81122dc0:	d8800315 	stw	r2,12(sp)
81122dc4:	e0800217 	ldw	r2,8(fp)
81122dc8:	d8800215 	stw	r2,8(sp)
81122dcc:	d8000115 	stw	zero,4(sp)
81122dd0:	d8000015 	stw	zero,0(sp)
81122dd4:	e1fffc17 	ldw	r7,-16(fp)
81122dd8:	e1bffb17 	ldw	r6,-20(fp)
81122ddc:	e17ffa17 	ldw	r5,-24(fp)
81122de0:	e13ff917 	ldw	r4,-28(fp)
81122de4:	1122a280 	call	81122a28 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
81122de8:	e037883a 	mov	sp,fp
81122dec:	dfc00117 	ldw	ra,4(sp)
81122df0:	df000017 	ldw	fp,0(sp)
81122df4:	dec00204 	addi	sp,sp,8
81122df8:	f800283a 	ret

81122dfc <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81122dfc:	deffec04 	addi	sp,sp,-80
81122e00:	dfc01315 	stw	ra,76(sp)
81122e04:	df001215 	stw	fp,72(sp)
81122e08:	df001204 	addi	fp,sp,72
81122e0c:	e13ff715 	stw	r4,-36(fp)
81122e10:	e17ff815 	stw	r5,-32(fp)
81122e14:	e1bff915 	stw	r6,-28(fp)
81122e18:	e1fffa15 	stw	r7,-24(fp)
81122e1c:	e1800617 	ldw	r6,24(fp)
81122e20:	e1400717 	ldw	r5,28(fp)
81122e24:	e1000817 	ldw	r4,32(fp)
81122e28:	e0c00917 	ldw	r3,36(fp)
81122e2c:	e0800a17 	ldw	r2,40(fp)
81122e30:	e1bffb0d 	sth	r6,-20(fp)
81122e34:	e17ffc05 	stb	r5,-16(fp)
81122e38:	e13ffd05 	stb	r4,-12(fp)
81122e3c:	e0fffe0d 	sth	r3,-8(fp)
81122e40:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
81122e44:	e0bffb0b 	ldhu	r2,-20(fp)
81122e48:	e0fffc03 	ldbu	r3,-16(fp)
81122e4c:	e13ffd03 	ldbu	r4,-12(fp)
81122e50:	e17ffe0b 	ldhu	r5,-8(fp)
81122e54:	e1bfff0b 	ldhu	r6,-4(fp)
81122e58:	d9800815 	stw	r6,32(sp)
81122e5c:	d9400715 	stw	r5,28(sp)
81122e60:	d9000615 	stw	r4,24(sp)
81122e64:	d8c00515 	stw	r3,20(sp)
81122e68:	d8800415 	stw	r2,16(sp)
81122e6c:	e0800517 	ldw	r2,20(fp)
81122e70:	d8800315 	stw	r2,12(sp)
81122e74:	e0800417 	ldw	r2,16(fp)
81122e78:	d8800215 	stw	r2,8(sp)
81122e7c:	e0800317 	ldw	r2,12(fp)
81122e80:	d8800115 	stw	r2,4(sp)
81122e84:	e0800217 	ldw	r2,8(fp)
81122e88:	d8800015 	stw	r2,0(sp)
81122e8c:	e1fffa17 	ldw	r7,-24(fp)
81122e90:	e1bff917 	ldw	r6,-28(fp)
81122e94:	e17ff817 	ldw	r5,-32(fp)
81122e98:	e13ff717 	ldw	r4,-36(fp)
81122e9c:	1122a280 	call	81122a28 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
81122ea0:	e037883a 	mov	sp,fp
81122ea4:	dfc00117 	ldw	ra,4(sp)
81122ea8:	df000017 	ldw	fp,0(sp)
81122eac:	dec00204 	addi	sp,sp,8
81122eb0:	f800283a 	ret

81122eb4 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
81122eb4:	defffc04 	addi	sp,sp,-16
81122eb8:	df000315 	stw	fp,12(sp)
81122ebc:	df000304 	addi	fp,sp,12
81122ec0:	e13ffe15 	stw	r4,-8(fp)
81122ec4:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
81122ec8:	e0bfff17 	ldw	r2,-4(fp)
81122ecc:	1000021e 	bne	r2,zero,81122ed8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81122ed0:	00bffa84 	movi	r2,-22
81122ed4:	00002f06 	br	81122f94 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
81122ed8:	e0bfff17 	ldw	r2,-4(fp)
81122edc:	10c00317 	ldw	r3,12(r2)
81122ee0:	e0bfff17 	ldw	r2,-4(fp)
81122ee4:	18800226 	beq	r3,r2,81122ef0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81122ee8:	00bffa84 	movi	r2,-22
81122eec:	00002906 	br	81122f94 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
81122ef0:	e0bffe17 	ldw	r2,-8(fp)
81122ef4:	10800017 	ldw	r2,0(r2)
81122ef8:	1000051e 	bne	r2,zero,81122f10 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
81122efc:	e0bffe17 	ldw	r2,-8(fp)
81122f00:	e0ffff17 	ldw	r3,-4(fp)
81122f04:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
81122f08:	0005883a 	mov	r2,zero
81122f0c:	00002106 	br	81122f94 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
81122f10:	e0bffe17 	ldw	r2,-8(fp)
81122f14:	10c00017 	ldw	r3,0(r2)
81122f18:	e0bfff17 	ldw	r2,-4(fp)
81122f1c:	1880021e 	bne	r3,r2,81122f28 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
81122f20:	00bffa84 	movi	r2,-22
81122f24:	00001b06 	br	81122f94 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
81122f28:	e0bffe17 	ldw	r2,-8(fp)
81122f2c:	10800017 	ldw	r2,0(r2)
81122f30:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81122f34:	00000906 	br	81122f5c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
81122f38:	e0bffd17 	ldw	r2,-12(fp)
81122f3c:	10c00317 	ldw	r3,12(r2)
81122f40:	e0bfff17 	ldw	r2,-4(fp)
81122f44:	1880021e 	bne	r3,r2,81122f50 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81122f48:	00bffa84 	movi	r2,-22
81122f4c:	00001106 	br	81122f94 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81122f50:	e0bffd17 	ldw	r2,-12(fp)
81122f54:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
81122f58:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81122f5c:	e0bffd17 	ldw	r2,-12(fp)
81122f60:	10800317 	ldw	r2,12(r2)
81122f64:	e0fffe17 	ldw	r3,-8(fp)
81122f68:	18c00017 	ldw	r3,0(r3)
81122f6c:	10fff21e 	bne	r2,r3,81122f38 <__reset+0xfb102f38>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
81122f70:	e0ffff17 	ldw	r3,-4(fp)
81122f74:	e0bffd17 	ldw	r2,-12(fp)
81122f78:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
81122f7c:	e0bffe17 	ldw	r2,-8(fp)
81122f80:	10800017 	ldw	r2,0(r2)
81122f84:	1007883a 	mov	r3,r2
81122f88:	e0bfff17 	ldw	r2,-4(fp)
81122f8c:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
81122f90:	0005883a 	mov	r2,zero
}
81122f94:	e037883a 	mov	sp,fp
81122f98:	df000017 	ldw	fp,0(sp)
81122f9c:	dec00104 	addi	sp,sp,4
81122fa0:	f800283a 	ret

81122fa4 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
81122fa4:	defff804 	addi	sp,sp,-32
81122fa8:	df000715 	stw	fp,28(sp)
81122fac:	df000704 	addi	fp,sp,28
81122fb0:	e13ffe15 	stw	r4,-8(fp)
81122fb4:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
81122fb8:	e13fff17 	ldw	r4,-4(fp)
81122fbc:	2000021e 	bne	r4,zero,81122fc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81122fc0:	00bffa84 	movi	r2,-22
81122fc4:	00005906 	br	8112312c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
81122fc8:	e13fff17 	ldw	r4,-4(fp)
81122fcc:	2015883a 	mov	r10,r4
81122fd0:	0017883a 	mov	r11,zero
81122fd4:	e2bffc15 	stw	r10,-16(fp)
81122fd8:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81122fdc:	e13fff17 	ldw	r4,-4(fp)
81122fe0:	21400317 	ldw	r5,12(r4)
81122fe4:	e13ffc17 	ldw	r4,-16(fp)
81122fe8:	29000626 	beq	r5,r4,81123004 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
81122fec:	e13fff17 	ldw	r4,-4(fp)
81122ff0:	21400b17 	ldw	r5,44(r4)
81122ff4:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81122ff8:	29000226 	beq	r5,r4,81123004 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81122ffc:	00bffa84 	movi	r2,-22
81123000:	00004a06 	br	8112312c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
81123004:	e13ffe17 	ldw	r4,-8(fp)
81123008:	21000017 	ldw	r4,0(r4)
8112300c:	2000051e 	bne	r4,zero,81123024 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
81123010:	e0bffe17 	ldw	r2,-8(fp)
81123014:	e0ffff17 	ldw	r3,-4(fp)
81123018:	10c00015 	stw	r3,0(r2)
		return 0;
8112301c:	0005883a 	mov	r2,zero
81123020:	00004206 	br	8112312c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
81123024:	e13ffe17 	ldw	r4,-8(fp)
81123028:	21400017 	ldw	r5,0(r4)
8112302c:	e13fff17 	ldw	r4,-4(fp)
81123030:	2900021e 	bne	r5,r4,8112303c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
81123034:	00bffa84 	movi	r2,-22
81123038:	00003c06 	br	8112312c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8112303c:	e13ffe17 	ldw	r4,-8(fp)
81123040:	21000017 	ldw	r4,0(r4)
81123044:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
81123048:	e13ffe17 	ldw	r4,-8(fp)
8112304c:	21000017 	ldw	r4,0(r4)
81123050:	2011883a 	mov	r8,r4
81123054:	0013883a 	mov	r9,zero
81123058:	e23ffa15 	stw	r8,-24(fp)
8112305c:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81123060:	00001806 	br	811230c4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
81123064:	e13fff17 	ldw	r4,-4(fp)
81123068:	200d883a 	mov	r6,r4
8112306c:	000f883a 	mov	r7,zero
81123070:	e1bffc15 	stw	r6,-16(fp)
81123074:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
81123078:	e13ff917 	ldw	r4,-28(fp)
8112307c:	21400317 	ldw	r5,12(r4)
81123080:	e13ffc17 	ldw	r4,-16(fp)
81123084:	2900061e 	bne	r5,r4,811230a0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
81123088:	e13ff917 	ldw	r4,-28(fp)
8112308c:	21400b17 	ldw	r5,44(r4)
81123090:	e13ffd17 	ldw	r4,-12(fp)
81123094:	2900021e 	bne	r5,r4,811230a0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81123098:	00bffa84 	movi	r2,-22
8112309c:	00002306 	br	8112312c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
811230a0:	e13ff917 	ldw	r4,-28(fp)
811230a4:	21000317 	ldw	r4,12(r4)
811230a8:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
811230ac:	e13ff917 	ldw	r4,-28(fp)
811230b0:	21000b17 	ldw	r4,44(r4)
811230b4:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
811230b8:	e13ffc17 	ldw	r4,-16(fp)
811230bc:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
811230c0:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811230c4:	e13ff917 	ldw	r4,-28(fp)
811230c8:	21400317 	ldw	r5,12(r4)
811230cc:	e13ffa17 	ldw	r4,-24(fp)
811230d0:	29000426 	beq	r5,r4,811230e4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
811230d4:	e13ff917 	ldw	r4,-28(fp)
811230d8:	21400b17 	ldw	r5,44(r4)
811230dc:	e13ffb17 	ldw	r4,-20(fp)
811230e0:	293fe01e 	bne	r5,r4,81123064 <__reset+0xfb103064>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
811230e4:	e13fff17 	ldw	r4,-4(fp)
811230e8:	2005883a 	mov	r2,r4
811230ec:	0007883a 	mov	r3,zero
811230f0:	e0bffc15 	stw	r2,-16(fp)
811230f4:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
811230f8:	e0fffc17 	ldw	r3,-16(fp)
811230fc:	e0bff917 	ldw	r2,-28(fp)
81123100:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
81123104:	e0fffd17 	ldw	r3,-12(fp)
81123108:	e0bff917 	ldw	r2,-28(fp)
8112310c:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
81123110:	e0fffa17 	ldw	r3,-24(fp)
81123114:	e0bfff17 	ldw	r2,-4(fp)
81123118:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8112311c:	e0fffb17 	ldw	r3,-20(fp)
81123120:	e0bfff17 	ldw	r2,-4(fp)
81123124:	10c00b15 	stw	r3,44(r2)
	return 0;
81123128:	0005883a 	mov	r2,zero
}
8112312c:	e037883a 	mov	sp,fp
81123130:	df000017 	ldw	fp,0(sp)
81123134:	dec00104 	addi	sp,sp,4
81123138:	f800283a 	ret

8112313c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
8112313c:	defffc04 	addi	sp,sp,-16
81123140:	df000315 	stw	fp,12(sp)
81123144:	df000304 	addi	fp,sp,12
81123148:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8112314c:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
81123150:	e0bfff17 	ldw	r2,-4(fp)
81123154:	1000021e 	bne	r2,zero,81123160 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81123158:	00bffa84 	movi	r2,-22
8112315c:	00001906 	br	811231c4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
81123160:	e0bfff17 	ldw	r2,-4(fp)
81123164:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81123168:	00000a06 	br	81123194 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
8112316c:	e0bffd17 	ldw	r2,-12(fp)
81123170:	10800717 	ldw	r2,28(r2)
81123174:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81123178:	e0bffe17 	ldw	r2,-8(fp)
8112317c:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81123180:	e0bffd17 	ldw	r2,-12(fp)
81123184:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81123188:	e0bffd17 	ldw	r2,-12(fp)
8112318c:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
81123190:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81123194:	e0bffd17 	ldw	r2,-12(fp)
81123198:	10c00317 	ldw	r3,12(r2)
8112319c:	e0bfff17 	ldw	r2,-4(fp)
811231a0:	18bff21e 	bne	r3,r2,8112316c <__reset+0xfb10316c>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
811231a4:	e0bffd17 	ldw	r2,-12(fp)
811231a8:	10800717 	ldw	r2,28(r2)
811231ac:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
811231b0:	e0bffe17 	ldw	r2,-8(fp)
811231b4:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
811231b8:	e0bffd17 	ldw	r2,-12(fp)
811231bc:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
811231c0:	0005883a 	mov	r2,zero
}
811231c4:	e037883a 	mov	sp,fp
811231c8:	df000017 	ldw	fp,0(sp)
811231cc:	dec00104 	addi	sp,sp,4
811231d0:	f800283a 	ret

811231d4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
811231d4:	defff804 	addi	sp,sp,-32
811231d8:	df000715 	stw	fp,28(sp)
811231dc:	df000704 	addi	fp,sp,28
811231e0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
811231e4:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
811231e8:	e13fff17 	ldw	r4,-4(fp)
811231ec:	2000021e 	bne	r4,zero,811231f8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
811231f0:	00bffa84 	movi	r2,-22
811231f4:	00002806 	br	81123298 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
811231f8:	e13fff17 	ldw	r4,-4(fp)
811231fc:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
81123200:	e13fff17 	ldw	r4,-4(fp)
81123204:	2005883a 	mov	r2,r4
81123208:	0007883a 	mov	r3,zero
8112320c:	e0bffb15 	stw	r2,-20(fp)
81123210:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81123214:	00001006 	br	81123258 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
81123218:	e0bff917 	ldw	r2,-28(fp)
8112321c:	10800f17 	ldw	r2,60(r2)
81123220:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81123224:	e0bffa17 	ldw	r2,-24(fp)
81123228:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8112322c:	e0bff917 	ldw	r2,-28(fp)
81123230:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81123234:	e0bff917 	ldw	r2,-28(fp)
81123238:	10800317 	ldw	r2,12(r2)
8112323c:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81123240:	e0bff917 	ldw	r2,-28(fp)
81123244:	10800b17 	ldw	r2,44(r2)
81123248:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8112324c:	e0bffd17 	ldw	r2,-12(fp)
81123250:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81123254:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81123258:	e0bff917 	ldw	r2,-28(fp)
8112325c:	10c00317 	ldw	r3,12(r2)
81123260:	e0bffb17 	ldw	r2,-20(fp)
81123264:	18800426 	beq	r3,r2,81123278 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81123268:	e0bff917 	ldw	r2,-28(fp)
8112326c:	10c00b17 	ldw	r3,44(r2)
81123270:	e0bffc17 	ldw	r2,-16(fp)
81123274:	18bfe81e 	bne	r3,r2,81123218 <__reset+0xfb103218>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
81123278:	e0bff917 	ldw	r2,-28(fp)
8112327c:	10800f17 	ldw	r2,60(r2)
81123280:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81123284:	e0bffa17 	ldw	r2,-24(fp)
81123288:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8112328c:	e0bff917 	ldw	r2,-28(fp)
81123290:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
81123294:	0005883a 	mov	r2,zero
}
81123298:	e037883a 	mov	sp,fp
8112329c:	df000017 	ldw	fp,0(sp)
811232a0:	dec00104 	addi	sp,sp,4
811232a4:	f800283a 	ret

811232a8 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
811232a8:	deffef04 	addi	sp,sp,-68
811232ac:	df001015 	stw	fp,64(sp)
811232b0:	df001004 	addi	fp,sp,64
811232b4:	e13ffb15 	stw	r4,-20(fp)
811232b8:	e17ffc15 	stw	r5,-16(fp)
811232bc:	e1bffd15 	stw	r6,-12(fp)
811232c0:	3807883a 	mov	r3,r7
811232c4:	e0800117 	ldw	r2,4(fp)
811232c8:	e0fffe05 	stb	r3,-8(fp)
811232cc:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
811232d0:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
811232d4:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
811232d8:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
811232dc:	e0bffc17 	ldw	r2,-16(fp)
811232e0:	e0bff915 	stw	r2,-28(fp)
811232e4:	e0bffd17 	ldw	r2,-12(fp)
811232e8:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
811232ec:	e0bffb17 	ldw	r2,-20(fp)
811232f0:	10800617 	ldw	r2,24(r2)
811232f4:	10800037 	ldwio	r2,0(r2)
811232f8:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
811232fc:	e0bff017 	ldw	r2,-64(fp)
81123300:	1080004c 	andi	r2,r2,1
81123304:	10000226 	beq	r2,zero,81123310 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
81123308:	00bffc04 	movi	r2,-16
8112330c:	00009206 	br	81123558 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81123310:	00800804 	movi	r2,32
81123314:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81123318:	0005303a 	rdctl	r2,status
8112331c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81123320:	e0fff517 	ldw	r3,-44(fp)
81123324:	00bfff84 	movi	r2,-2
81123328:	1884703a 	and	r2,r3,r2
8112332c:	1001703a 	wrctl	status,r2
  
  return context;
81123330:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81123334:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81123338:	e0bffb17 	ldw	r2,-20(fp)
8112333c:	10800317 	ldw	r2,12(r2)
81123340:	10800104 	addi	r2,r2,4
81123344:	e0fff117 	ldw	r3,-60(fp)
81123348:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8112334c:	e0bffb17 	ldw	r2,-20(fp)
81123350:	10800317 	ldw	r2,12(r2)
81123354:	e0fffb17 	ldw	r3,-20(fp)
81123358:	18c00317 	ldw	r3,12(r3)
8112335c:	18c00037 	ldwio	r3,0(r3)
81123360:	10c00035 	stwio	r3,0(r2)
81123364:	e0bff217 	ldw	r2,-56(fp)
81123368:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8112336c:	e0bff317 	ldw	r2,-52(fp)
81123370:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
81123374:	e0bffb17 	ldw	r2,-20(fp)
81123378:	10800b17 	ldw	r2,44(r2)
8112337c:	10002326 	beq	r2,zero,8112340c <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
81123380:	e0bffb17 	ldw	r2,-20(fp)
81123384:	10c00d17 	ldw	r3,52(r2)
81123388:	e0bff117 	ldw	r2,-60(fp)
8112338c:	1884b03a 	or	r2,r3,r2
81123390:	10800514 	ori	r2,r2,20
81123394:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81123398:	e0fff117 	ldw	r3,-60(fp)
8112339c:	00bff7c4 	movi	r2,-33
811233a0:	1884703a 	and	r2,r3,r2
811233a4:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
811233a8:	e0bff017 	ldw	r2,-64(fp)
811233ac:	10800214 	ori	r2,r2,8
811233b0:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811233b4:	0005303a 	rdctl	r2,status
811233b8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811233bc:	e0fff717 	ldw	r3,-36(fp)
811233c0:	00bfff84 	movi	r2,-2
811233c4:	1884703a 	and	r2,r3,r2
811233c8:	1001703a 	wrctl	status,r2
  
  return context;
811233cc:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
811233d0:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
811233d4:	e0bffb17 	ldw	r2,-20(fp)
811233d8:	10800317 	ldw	r2,12(r2)
811233dc:	10800104 	addi	r2,r2,4
811233e0:	e0fff117 	ldw	r3,-60(fp)
811233e4:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
811233e8:	e0bffb17 	ldw	r2,-20(fp)
811233ec:	10800617 	ldw	r2,24(r2)
811233f0:	e0fff017 	ldw	r3,-64(fp)
811233f4:	10c00035 	stwio	r3,0(r2)
811233f8:	e0bff217 	ldw	r2,-56(fp)
811233fc:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81123400:	e0bff417 	ldw	r2,-48(fp)
81123404:	1001703a 	wrctl	status,r2
81123408:	00002306 	br	81123498 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8112340c:	e0bffb17 	ldw	r2,-20(fp)
81123410:	10c00d17 	ldw	r3,52(r2)
81123414:	e0bff117 	ldw	r2,-60(fp)
81123418:	1884b03a 	or	r2,r3,r2
8112341c:	10800114 	ori	r2,r2,4
81123420:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81123424:	e0fff117 	ldw	r3,-60(fp)
81123428:	00bff3c4 	movi	r2,-49
8112342c:	1884703a 	and	r2,r3,r2
81123430:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81123434:	e0fff017 	ldw	r3,-64(fp)
81123438:	00bffdc4 	movi	r2,-9
8112343c:	1884703a 	and	r2,r3,r2
81123440:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81123444:	0005303a 	rdctl	r2,status
81123448:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8112344c:	e0fff817 	ldw	r3,-32(fp)
81123450:	00bfff84 	movi	r2,-2
81123454:	1884703a 	and	r2,r3,r2
81123458:	1001703a 	wrctl	status,r2
  
  return context;
8112345c:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
81123460:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81123464:	e0bffb17 	ldw	r2,-20(fp)
81123468:	10800317 	ldw	r2,12(r2)
8112346c:	10800104 	addi	r2,r2,4
81123470:	e0fff117 	ldw	r3,-60(fp)
81123474:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81123478:	e0bffb17 	ldw	r2,-20(fp)
8112347c:	10800617 	ldw	r2,24(r2)
81123480:	e0fff017 	ldw	r3,-64(fp)
81123484:	10c00035 	stwio	r3,0(r2)
81123488:	e0bff217 	ldw	r2,-56(fp)
8112348c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81123490:	e0bff617 	ldw	r2,-40(fp)
81123494:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
81123498:	e0bffb17 	ldw	r2,-20(fp)
8112349c:	10800617 	ldw	r2,24(r2)
811234a0:	10800104 	addi	r2,r2,4
811234a4:	e0fff917 	ldw	r3,-28(fp)
811234a8:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
811234ac:	e0bffb17 	ldw	r2,-20(fp)
811234b0:	10800617 	ldw	r2,24(r2)
811234b4:	10800204 	addi	r2,r2,8
811234b8:	e0fffa17 	ldw	r3,-24(fp)
811234bc:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
811234c0:	e0bffe03 	ldbu	r2,-8(fp)
811234c4:	10000426 	beq	r2,zero,811234d8 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
811234c8:	e0bff017 	ldw	r2,-64(fp)
811234cc:	10800414 	ori	r2,r2,16
811234d0:	e0bff015 	stw	r2,-64(fp)
811234d4:	00000406 	br	811234e8 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
811234d8:	e0fff017 	ldw	r3,-64(fp)
811234dc:	00bffbc4 	movi	r2,-17
811234e0:	1884703a 	and	r2,r3,r2
811234e4:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
811234e8:	e0bfff03 	ldbu	r2,-4(fp)
811234ec:	10000e26 	beq	r2,zero,81123528 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
811234f0:	e0bff017 	ldw	r2,-64(fp)
811234f4:	10800094 	ori	r2,r2,2
811234f8:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
811234fc:	e0bffb17 	ldw	r2,-20(fp)
81123500:	10800617 	ldw	r2,24(r2)
81123504:	10800304 	addi	r2,r2,12
81123508:	10800037 	ldwio	r2,0(r2)
8112350c:	10000a1e 	bne	r2,zero,81123538 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81123510:	e0bffb17 	ldw	r2,-20(fp)
81123514:	10800617 	ldw	r2,24(r2)
81123518:	10800304 	addi	r2,r2,12
8112351c:	00c03fc4 	movi	r3,255
81123520:	10c00035 	stwio	r3,0(r2)
81123524:	00000406 	br	81123538 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
81123528:	e0fff017 	ldw	r3,-64(fp)
8112352c:	00bfff44 	movi	r2,-3
81123530:	1884703a 	and	r2,r3,r2
81123534:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
81123538:	e0bff017 	ldw	r2,-64(fp)
8112353c:	10800054 	ori	r2,r2,1
81123540:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81123544:	e0bffb17 	ldw	r2,-20(fp)
81123548:	10800617 	ldw	r2,24(r2)
8112354c:	e0fff017 	ldw	r3,-64(fp)
81123550:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
81123554:	0005883a 	mov	r2,zero
}
81123558:	e037883a 	mov	sp,fp
8112355c:	df000017 	ldw	fp,0(sp)
81123560:	dec00104 	addi	sp,sp,4
81123564:	f800283a 	ret

81123568 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
81123568:	defff704 	addi	sp,sp,-36
8112356c:	dfc00815 	stw	ra,32(sp)
81123570:	df000715 	stw	fp,28(sp)
81123574:	dc400615 	stw	r17,24(sp)
81123578:	dc000515 	stw	r16,20(sp)
8112357c:	df000704 	addi	fp,sp,28
81123580:	e13ffa15 	stw	r4,-24(fp)
81123584:	e17ffb15 	stw	r5,-20(fp)
81123588:	3007883a 	mov	r3,r6
8112358c:	3805883a 	mov	r2,r7
81123590:	e0fffc05 	stb	r3,-16(fp)
81123594:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
81123598:	e13ffb17 	ldw	r4,-20(fp)
8112359c:	112313c0 	call	8112313c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
811235a0:	10000226 	beq	r2,zero,811235ac <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
811235a4:	00bffa84 	movi	r2,-22
811235a8:	00000b06 	br	811235d8 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
811235ac:	e0bffb17 	ldw	r2,-20(fp)
811235b0:	1021883a 	mov	r16,r2
811235b4:	0023883a 	mov	r17,zero
811235b8:	e0fffc03 	ldbu	r3,-16(fp)
811235bc:	e0bffd03 	ldbu	r2,-12(fp)
811235c0:	d8800015 	stw	r2,0(sp)
811235c4:	180f883a 	mov	r7,r3
811235c8:	800b883a 	mov	r5,r16
811235cc:	880d883a 	mov	r6,r17
811235d0:	e13ffa17 	ldw	r4,-24(fp)
811235d4:	11232a80 	call	811232a8 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
811235d8:	e6fffe04 	addi	sp,fp,-8
811235dc:	dfc00317 	ldw	ra,12(sp)
811235e0:	df000217 	ldw	fp,8(sp)
811235e4:	dc400117 	ldw	r17,4(sp)
811235e8:	dc000017 	ldw	r16,0(sp)
811235ec:	dec00404 	addi	sp,sp,16
811235f0:	f800283a 	ret

811235f4 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
811235f4:	defff704 	addi	sp,sp,-36
811235f8:	dfc00815 	stw	ra,32(sp)
811235fc:	df000715 	stw	fp,28(sp)
81123600:	dc400615 	stw	r17,24(sp)
81123604:	dc000515 	stw	r16,20(sp)
81123608:	df000704 	addi	fp,sp,28
8112360c:	e13ffa15 	stw	r4,-24(fp)
81123610:	e17ffb15 	stw	r5,-20(fp)
81123614:	3007883a 	mov	r3,r6
81123618:	3805883a 	mov	r2,r7
8112361c:	e0fffc05 	stb	r3,-16(fp)
81123620:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
81123624:	e13ffb17 	ldw	r4,-20(fp)
81123628:	11231d40 	call	811231d4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8112362c:	10000226 	beq	r2,zero,81123638 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
81123630:	00bffa84 	movi	r2,-22
81123634:	00000b06 	br	81123664 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81123638:	e0bffb17 	ldw	r2,-20(fp)
8112363c:	1021883a 	mov	r16,r2
81123640:	0023883a 	mov	r17,zero
81123644:	e0fffc03 	ldbu	r3,-16(fp)
81123648:	e0bffd03 	ldbu	r2,-12(fp)
8112364c:	d8800015 	stw	r2,0(sp)
81123650:	180f883a 	mov	r7,r3
81123654:	800b883a 	mov	r5,r16
81123658:	880d883a 	mov	r6,r17
8112365c:	e13ffa17 	ldw	r4,-24(fp)
81123660:	11232a80 	call	811232a8 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
81123664:	e6fffe04 	addi	sp,fp,-8
81123668:	dfc00317 	ldw	ra,12(sp)
8112366c:	df000217 	ldw	fp,8(sp)
81123670:	dc400117 	ldw	r17,4(sp)
81123674:	dc000017 	ldw	r16,0(sp)
81123678:	dec00404 	addi	sp,sp,16
8112367c:	f800283a 	ret

81123680 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
81123680:	defffc04 	addi	sp,sp,-16
81123684:	dfc00315 	stw	ra,12(sp)
81123688:	df000215 	stw	fp,8(sp)
8112368c:	df000204 	addi	fp,sp,8
81123690:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
81123694:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
81123698:	d1601204 	addi	r5,gp,-32696
8112369c:	e13fff17 	ldw	r4,-4(fp)
811236a0:	1123c540 	call	81123c54 <alt_find_dev>
811236a4:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
811236a8:	e0bffe17 	ldw	r2,-8(fp)
811236ac:	1000041e 	bne	r2,zero,811236c0 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
811236b0:	1121b0c0 	call	81121b0c <alt_get_errno>
811236b4:	1007883a 	mov	r3,r2
811236b8:	008004c4 	movi	r2,19
811236bc:	18800015 	stw	r2,0(r3)
    }

    return dev;
811236c0:	e0bffe17 	ldw	r2,-8(fp)
}
811236c4:	e037883a 	mov	sp,fp
811236c8:	dfc00117 	ldw	ra,4(sp)
811236cc:	df000017 	ldw	fp,0(sp)
811236d0:	dec00204 	addi	sp,sp,8
811236d4:	f800283a 	ret

811236d8 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
811236d8:	defff804 	addi	sp,sp,-32
811236dc:	dfc00715 	stw	ra,28(sp)
811236e0:	df000615 	stw	fp,24(sp)
811236e4:	df000604 	addi	fp,sp,24
811236e8:	e13ffd15 	stw	r4,-12(fp)
811236ec:	e17ffe15 	stw	r5,-8(fp)
811236f0:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
811236f4:	e0bffd17 	ldw	r2,-12(fp)
811236f8:	10801783 	ldbu	r2,94(r2)
811236fc:	10803fcc 	andi	r2,r2,255
81123700:	10000b26 	beq	r2,zero,81123730 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
81123704:	e0bffd17 	ldw	r2,-12(fp)
81123708:	10800617 	ldw	r2,24(r2)
8112370c:	00c00104 	movi	r3,4
81123710:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
81123714:	0001883a 	nop
81123718:	e0bffd17 	ldw	r2,-12(fp)
8112371c:	10800617 	ldw	r2,24(r2)
81123720:	10800037 	ldwio	r2,0(r2)
81123724:	1080010c 	andi	r2,r2,4
81123728:	1005d0ba 	srai	r2,r2,2
8112372c:	103ffa1e 	bne	r2,zero,81123718 <__reset+0xfb103718>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81123730:	e0bffd17 	ldw	r2,-12(fp)
81123734:	10800317 	ldw	r2,12(r2)
81123738:	10800104 	addi	r2,r2,4
8112373c:	00c00084 	movi	r3,2
81123740:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81123744:	0001883a 	nop
81123748:	e0bffd17 	ldw	r2,-12(fp)
8112374c:	10800317 	ldw	r2,12(r2)
81123750:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
81123754:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81123758:	103ffb1e 	bne	r2,zero,81123748 <__reset+0xfb103748>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8112375c:	e0bffd17 	ldw	r2,-12(fp)
81123760:	10800317 	ldw	r2,12(r2)
81123764:	10800104 	addi	r2,r2,4
81123768:	10800037 	ldwio	r2,0(r2)
8112376c:	1007883a 	mov	r3,r2
81123770:	00bffbc4 	movi	r2,-17
81123774:	1884703a 	and	r2,r3,r2
81123778:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8112377c:	e0bffb17 	ldw	r2,-20(fp)
81123780:	10800814 	ori	r2,r2,32
81123784:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81123788:	e0bffd17 	ldw	r2,-12(fp)
8112378c:	10800317 	ldw	r2,12(r2)
81123790:	10800104 	addi	r2,r2,4
81123794:	e0fffb17 	ldw	r3,-20(fp)
81123798:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8112379c:	e0bffd17 	ldw	r2,-12(fp)
811237a0:	10800317 	ldw	r2,12(r2)
811237a4:	e0fffd17 	ldw	r3,-12(fp)
811237a8:	18c00317 	ldw	r3,12(r3)
811237ac:	18c00037 	ldwio	r3,0(r3)
811237b0:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
811237b4:	e0bffd17 	ldw	r2,-12(fp)
811237b8:	10801783 	ldbu	r2,94(r2)
811237bc:	10803fcc 	andi	r2,r2,255
811237c0:	10000826 	beq	r2,zero,811237e4 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
811237c4:	e0bffd17 	ldw	r2,-12(fp)
811237c8:	10800617 	ldw	r2,24(r2)
811237cc:	10800404 	addi	r2,r2,16
811237d0:	e0fffd17 	ldw	r3,-12(fp)
811237d4:	18c00617 	ldw	r3,24(r3)
811237d8:	18c00404 	addi	r3,r3,16
811237dc:	18c00037 	ldwio	r3,0(r3)
811237e0:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
811237e4:	d1601204 	addi	r5,gp,-32696
811237e8:	e13ffd17 	ldw	r4,-12(fp)
811237ec:	1123af00 	call	81123af0 <alt_dev_llist_insert>
811237f0:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
811237f4:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
811237f8:	e0bffc17 	ldw	r2,-16(fp)
811237fc:	1000081e 	bne	r2,zero,81123820 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
81123800:	d8000015 	stw	zero,0(sp)
81123804:	e1fffd17 	ldw	r7,-12(fp)
81123808:	01a044b4 	movhi	r6,33042
8112380c:	31874204 	addi	r6,r6,7432
81123810:	e17fff17 	ldw	r5,-4(fp)
81123814:	e13ffe17 	ldw	r4,-8(fp)
81123818:	1123e900 	call	81123e90 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8112381c:	00000406 	br	81123830 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
81123820:	012044b4 	movhi	r4,33042
81123824:	2118f004 	addi	r4,r4,25536
81123828:	11242700 	call	81124270 <alt_printf>
    }
    
    return;
8112382c:	0001883a 	nop

}
81123830:	e037883a 	mov	sp,fp
81123834:	dfc00117 	ldw	ra,4(sp)
81123838:	df000017 	ldw	fp,0(sp)
8112383c:	dec00204 	addi	sp,sp,8
81123840:	f800283a 	ret

81123844 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
81123844:	defffb04 	addi	sp,sp,-20
81123848:	df000415 	stw	fp,16(sp)
8112384c:	df000404 	addi	fp,sp,16
81123850:	e13ffc15 	stw	r4,-16(fp)
81123854:	e17ffd15 	stw	r5,-12(fp)
81123858:	e1bffe15 	stw	r6,-8(fp)
8112385c:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
81123860:	e0bffc17 	ldw	r2,-16(fp)
81123864:	e0fffd17 	ldw	r3,-12(fp)
81123868:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8112386c:	e0bffc17 	ldw	r2,-16(fp)
81123870:	e0ffff17 	ldw	r3,-4(fp)
81123874:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
81123878:	e0bffc17 	ldw	r2,-16(fp)
8112387c:	e0fffe17 	ldw	r3,-8(fp)
81123880:	10c00d15 	stw	r3,52(r2)

    return ;
81123884:	0001883a 	nop
}
81123888:	e037883a 	mov	sp,fp
8112388c:	df000017 	ldw	fp,0(sp)
81123890:	dec00104 	addi	sp,sp,4
81123894:	f800283a 	ret

81123898 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81123898:	defffc04 	addi	sp,sp,-16
8112389c:	dfc00315 	stw	ra,12(sp)
811238a0:	df000215 	stw	fp,8(sp)
811238a4:	df000204 	addi	fp,sp,8
811238a8:	e13ffe15 	stw	r4,-8(fp)
811238ac:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
811238b0:	000d883a 	mov	r6,zero
811238b4:	e17fff17 	ldw	r5,-4(fp)
811238b8:	e13ffe17 	ldw	r4,-8(fp)
811238bc:	112206c0 	call	8112206c <alt_msgdma_descriptor_async_transfer>

}
811238c0:	e037883a 	mov	sp,fp
811238c4:	dfc00117 	ldw	ra,4(sp)
811238c8:	df000017 	ldw	fp,0(sp)
811238cc:	dec00204 	addi	sp,sp,8
811238d0:	f800283a 	ret

811238d4 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
811238d4:	defffc04 	addi	sp,sp,-16
811238d8:	dfc00315 	stw	ra,12(sp)
811238dc:	df000215 	stw	fp,8(sp)
811238e0:	df000204 	addi	fp,sp,8
811238e4:	e13ffe15 	stw	r4,-8(fp)
811238e8:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
811238ec:	e1bfff17 	ldw	r6,-4(fp)
811238f0:	000b883a 	mov	r5,zero
811238f4:	e13ffe17 	ldw	r4,-8(fp)
811238f8:	112206c0 	call	8112206c <alt_msgdma_descriptor_async_transfer>
}
811238fc:	e037883a 	mov	sp,fp
81123900:	dfc00117 	ldw	ra,4(sp)
81123904:	df000017 	ldw	fp,0(sp)
81123908:	dec00204 	addi	sp,sp,8
8112390c:	f800283a 	ret

81123910 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81123910:	defffc04 	addi	sp,sp,-16
81123914:	dfc00315 	stw	ra,12(sp)
81123918:	df000215 	stw	fp,8(sp)
8112391c:	df000204 	addi	fp,sp,8
81123920:	e13ffe15 	stw	r4,-8(fp)
81123924:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
81123928:	000d883a 	mov	r6,zero
8112392c:	e17fff17 	ldw	r5,-4(fp)
81123930:	e13ffe17 	ldw	r4,-8(fp)
81123934:	112233c0 	call	8112233c <alt_msgdma_descriptor_sync_transfer>
}
81123938:	e037883a 	mov	sp,fp
8112393c:	dfc00117 	ldw	ra,4(sp)
81123940:	df000017 	ldw	fp,0(sp)
81123944:	dec00204 	addi	sp,sp,8
81123948:	f800283a 	ret

8112394c <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8112394c:	defffc04 	addi	sp,sp,-16
81123950:	dfc00315 	stw	ra,12(sp)
81123954:	df000215 	stw	fp,8(sp)
81123958:	df000204 	addi	fp,sp,8
8112395c:	e13ffe15 	stw	r4,-8(fp)
81123960:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
81123964:	e1bfff17 	ldw	r6,-4(fp)
81123968:	000b883a 	mov	r5,zero
8112396c:	e13ffe17 	ldw	r4,-8(fp)
81123970:	112233c0 	call	8112233c <alt_msgdma_descriptor_sync_transfer>
}
81123974:	e037883a 	mov	sp,fp
81123978:	dfc00117 	ldw	ra,4(sp)
8112397c:	df000017 	ldw	fp,0(sp)
81123980:	dec00204 	addi	sp,sp,8
81123984:	f800283a 	ret

81123988 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
81123988:	defff504 	addi	sp,sp,-44
8112398c:	df000a15 	stw	fp,40(sp)
81123990:	df000a04 	addi	fp,sp,40
81123994:	e13ffc15 	stw	r4,-16(fp)
81123998:	e17ffd15 	stw	r5,-12(fp)
8112399c:	e1bffe15 	stw	r6,-8(fp)
811239a0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
811239a4:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811239a8:	d0a03b17 	ldw	r2,-32532(gp)
  
  if (alt_ticks_per_second ())
811239ac:	10003c26 	beq	r2,zero,81123aa0 <alt_alarm_start+0x118>
  {
    if (alarm)
811239b0:	e0bffc17 	ldw	r2,-16(fp)
811239b4:	10003826 	beq	r2,zero,81123a98 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
811239b8:	e0bffc17 	ldw	r2,-16(fp)
811239bc:	e0fffe17 	ldw	r3,-8(fp)
811239c0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
811239c4:	e0bffc17 	ldw	r2,-16(fp)
811239c8:	e0ffff17 	ldw	r3,-4(fp)
811239cc:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811239d0:	0005303a 	rdctl	r2,status
811239d4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811239d8:	e0fff917 	ldw	r3,-28(fp)
811239dc:	00bfff84 	movi	r2,-2
811239e0:	1884703a 	and	r2,r3,r2
811239e4:	1001703a 	wrctl	status,r2
  
  return context;
811239e8:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
811239ec:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811239f0:	d0a03c17 	ldw	r2,-32528(gp)
      
      current_nticks = alt_nticks();
811239f4:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
811239f8:	e0fffd17 	ldw	r3,-12(fp)
811239fc:	e0bff617 	ldw	r2,-40(fp)
81123a00:	1885883a 	add	r2,r3,r2
81123a04:	10c00044 	addi	r3,r2,1
81123a08:	e0bffc17 	ldw	r2,-16(fp)
81123a0c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
81123a10:	e0bffc17 	ldw	r2,-16(fp)
81123a14:	10c00217 	ldw	r3,8(r2)
81123a18:	e0bff617 	ldw	r2,-40(fp)
81123a1c:	1880042e 	bgeu	r3,r2,81123a30 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
81123a20:	e0bffc17 	ldw	r2,-16(fp)
81123a24:	00c00044 	movi	r3,1
81123a28:	10c00405 	stb	r3,16(r2)
81123a2c:	00000206 	br	81123a38 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
81123a30:	e0bffc17 	ldw	r2,-16(fp)
81123a34:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
81123a38:	e0bffc17 	ldw	r2,-16(fp)
81123a3c:	d0e01004 	addi	r3,gp,-32704
81123a40:	e0fffa15 	stw	r3,-24(fp)
81123a44:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81123a48:	e0bffb17 	ldw	r2,-20(fp)
81123a4c:	e0fffa17 	ldw	r3,-24(fp)
81123a50:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81123a54:	e0bffa17 	ldw	r2,-24(fp)
81123a58:	10c00017 	ldw	r3,0(r2)
81123a5c:	e0bffb17 	ldw	r2,-20(fp)
81123a60:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81123a64:	e0bffa17 	ldw	r2,-24(fp)
81123a68:	10800017 	ldw	r2,0(r2)
81123a6c:	e0fffb17 	ldw	r3,-20(fp)
81123a70:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81123a74:	e0bffa17 	ldw	r2,-24(fp)
81123a78:	e0fffb17 	ldw	r3,-20(fp)
81123a7c:	10c00015 	stw	r3,0(r2)
81123a80:	e0bff817 	ldw	r2,-32(fp)
81123a84:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81123a88:	e0bff717 	ldw	r2,-36(fp)
81123a8c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
81123a90:	0005883a 	mov	r2,zero
81123a94:	00000306 	br	81123aa4 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
81123a98:	00bffa84 	movi	r2,-22
81123a9c:	00000106 	br	81123aa4 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
81123aa0:	00bfde84 	movi	r2,-134
  }
}
81123aa4:	e037883a 	mov	sp,fp
81123aa8:	df000017 	ldw	fp,0(sp)
81123aac:	dec00104 	addi	sp,sp,4
81123ab0:	f800283a 	ret

81123ab4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81123ab4:	defffe04 	addi	sp,sp,-8
81123ab8:	dfc00115 	stw	ra,4(sp)
81123abc:	df000015 	stw	fp,0(sp)
81123ac0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81123ac4:	d0a00d17 	ldw	r2,-32716(gp)
81123ac8:	10000326 	beq	r2,zero,81123ad8 <alt_get_errno+0x24>
81123acc:	d0a00d17 	ldw	r2,-32716(gp)
81123ad0:	103ee83a 	callr	r2
81123ad4:	00000106 	br	81123adc <alt_get_errno+0x28>
81123ad8:	d0a03004 	addi	r2,gp,-32576
}
81123adc:	e037883a 	mov	sp,fp
81123ae0:	dfc00117 	ldw	ra,4(sp)
81123ae4:	df000017 	ldw	fp,0(sp)
81123ae8:	dec00204 	addi	sp,sp,8
81123aec:	f800283a 	ret

81123af0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
81123af0:	defffa04 	addi	sp,sp,-24
81123af4:	dfc00515 	stw	ra,20(sp)
81123af8:	df000415 	stw	fp,16(sp)
81123afc:	df000404 	addi	fp,sp,16
81123b00:	e13ffe15 	stw	r4,-8(fp)
81123b04:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
81123b08:	e0bffe17 	ldw	r2,-8(fp)
81123b0c:	10000326 	beq	r2,zero,81123b1c <alt_dev_llist_insert+0x2c>
81123b10:	e0bffe17 	ldw	r2,-8(fp)
81123b14:	10800217 	ldw	r2,8(r2)
81123b18:	1000061e 	bne	r2,zero,81123b34 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
81123b1c:	1123ab40 	call	81123ab4 <alt_get_errno>
81123b20:	1007883a 	mov	r3,r2
81123b24:	00800584 	movi	r2,22
81123b28:	18800015 	stw	r2,0(r3)
    return -EINVAL;
81123b2c:	00bffa84 	movi	r2,-22
81123b30:	00001306 	br	81123b80 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
81123b34:	e0bffe17 	ldw	r2,-8(fp)
81123b38:	e0ffff17 	ldw	r3,-4(fp)
81123b3c:	e0fffc15 	stw	r3,-16(fp)
81123b40:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81123b44:	e0bffd17 	ldw	r2,-12(fp)
81123b48:	e0fffc17 	ldw	r3,-16(fp)
81123b4c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81123b50:	e0bffc17 	ldw	r2,-16(fp)
81123b54:	10c00017 	ldw	r3,0(r2)
81123b58:	e0bffd17 	ldw	r2,-12(fp)
81123b5c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81123b60:	e0bffc17 	ldw	r2,-16(fp)
81123b64:	10800017 	ldw	r2,0(r2)
81123b68:	e0fffd17 	ldw	r3,-12(fp)
81123b6c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81123b70:	e0bffc17 	ldw	r2,-16(fp)
81123b74:	e0fffd17 	ldw	r3,-12(fp)
81123b78:	10c00015 	stw	r3,0(r2)

  return 0;  
81123b7c:	0005883a 	mov	r2,zero
}
81123b80:	e037883a 	mov	sp,fp
81123b84:	dfc00117 	ldw	ra,4(sp)
81123b88:	df000017 	ldw	fp,0(sp)
81123b8c:	dec00204 	addi	sp,sp,8
81123b90:	f800283a 	ret

81123b94 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
81123b94:	defffd04 	addi	sp,sp,-12
81123b98:	dfc00215 	stw	ra,8(sp)
81123b9c:	df000115 	stw	fp,4(sp)
81123ba0:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81123ba4:	00a044b4 	movhi	r2,33042
81123ba8:	1092a404 	addi	r2,r2,19088
81123bac:	e0bfff15 	stw	r2,-4(fp)
81123bb0:	00000606 	br	81123bcc <_do_ctors+0x38>
        (*ctor) (); 
81123bb4:	e0bfff17 	ldw	r2,-4(fp)
81123bb8:	10800017 	ldw	r2,0(r2)
81123bbc:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81123bc0:	e0bfff17 	ldw	r2,-4(fp)
81123bc4:	10bfff04 	addi	r2,r2,-4
81123bc8:	e0bfff15 	stw	r2,-4(fp)
81123bcc:	e0ffff17 	ldw	r3,-4(fp)
81123bd0:	00a044b4 	movhi	r2,33042
81123bd4:	1092a504 	addi	r2,r2,19092
81123bd8:	18bff62e 	bgeu	r3,r2,81123bb4 <__reset+0xfb103bb4>
        (*ctor) (); 
}
81123bdc:	0001883a 	nop
81123be0:	e037883a 	mov	sp,fp
81123be4:	dfc00117 	ldw	ra,4(sp)
81123be8:	df000017 	ldw	fp,0(sp)
81123bec:	dec00204 	addi	sp,sp,8
81123bf0:	f800283a 	ret

81123bf4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
81123bf4:	defffd04 	addi	sp,sp,-12
81123bf8:	dfc00215 	stw	ra,8(sp)
81123bfc:	df000115 	stw	fp,4(sp)
81123c00:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
81123c04:	00a044b4 	movhi	r2,33042
81123c08:	1092a404 	addi	r2,r2,19088
81123c0c:	e0bfff15 	stw	r2,-4(fp)
81123c10:	00000606 	br	81123c2c <_do_dtors+0x38>
        (*dtor) (); 
81123c14:	e0bfff17 	ldw	r2,-4(fp)
81123c18:	10800017 	ldw	r2,0(r2)
81123c1c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
81123c20:	e0bfff17 	ldw	r2,-4(fp)
81123c24:	10bfff04 	addi	r2,r2,-4
81123c28:	e0bfff15 	stw	r2,-4(fp)
81123c2c:	e0ffff17 	ldw	r3,-4(fp)
81123c30:	00a044b4 	movhi	r2,33042
81123c34:	1092a504 	addi	r2,r2,19092
81123c38:	18bff62e 	bgeu	r3,r2,81123c14 <__reset+0xfb103c14>
        (*dtor) (); 
}
81123c3c:	0001883a 	nop
81123c40:	e037883a 	mov	sp,fp
81123c44:	dfc00117 	ldw	ra,4(sp)
81123c48:	df000017 	ldw	fp,0(sp)
81123c4c:	dec00204 	addi	sp,sp,8
81123c50:	f800283a 	ret

81123c54 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
81123c54:	defffa04 	addi	sp,sp,-24
81123c58:	dfc00515 	stw	ra,20(sp)
81123c5c:	df000415 	stw	fp,16(sp)
81123c60:	df000404 	addi	fp,sp,16
81123c64:	e13ffe15 	stw	r4,-8(fp)
81123c68:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
81123c6c:	e0bfff17 	ldw	r2,-4(fp)
81123c70:	10800017 	ldw	r2,0(r2)
81123c74:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
81123c78:	e13ffe17 	ldw	r4,-8(fp)
81123c7c:	11198f00 	call	811198f0 <strlen>
81123c80:	10800044 	addi	r2,r2,1
81123c84:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81123c88:	00000d06 	br	81123cc0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
81123c8c:	e0bffc17 	ldw	r2,-16(fp)
81123c90:	10800217 	ldw	r2,8(r2)
81123c94:	e0fffd17 	ldw	r3,-12(fp)
81123c98:	180d883a 	mov	r6,r3
81123c9c:	e17ffe17 	ldw	r5,-8(fp)
81123ca0:	1009883a 	mov	r4,r2
81123ca4:	11245e40 	call	811245e4 <memcmp>
81123ca8:	1000021e 	bne	r2,zero,81123cb4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
81123cac:	e0bffc17 	ldw	r2,-16(fp)
81123cb0:	00000706 	br	81123cd0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
81123cb4:	e0bffc17 	ldw	r2,-16(fp)
81123cb8:	10800017 	ldw	r2,0(r2)
81123cbc:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81123cc0:	e0fffc17 	ldw	r3,-16(fp)
81123cc4:	e0bfff17 	ldw	r2,-4(fp)
81123cc8:	18bff01e 	bne	r3,r2,81123c8c <__reset+0xfb103c8c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
81123ccc:	0005883a 	mov	r2,zero
}
81123cd0:	e037883a 	mov	sp,fp
81123cd4:	dfc00117 	ldw	ra,4(sp)
81123cd8:	df000017 	ldw	fp,0(sp)
81123cdc:	dec00204 	addi	sp,sp,8
81123ce0:	f800283a 	ret

81123ce4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
81123ce4:	defffb04 	addi	sp,sp,-20
81123ce8:	dfc00415 	stw	ra,16(sp)
81123cec:	df000315 	stw	fp,12(sp)
81123cf0:	df000304 	addi	fp,sp,12
81123cf4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
81123cf8:	d0a00817 	ldw	r2,-32736(gp)
81123cfc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81123d00:	00003106 	br	81123dc8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
81123d04:	e0bffd17 	ldw	r2,-12(fp)
81123d08:	10800217 	ldw	r2,8(r2)
81123d0c:	1009883a 	mov	r4,r2
81123d10:	11198f00 	call	811198f0 <strlen>
81123d14:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
81123d18:	e0bffd17 	ldw	r2,-12(fp)
81123d1c:	10c00217 	ldw	r3,8(r2)
81123d20:	e0bffe17 	ldw	r2,-8(fp)
81123d24:	10bfffc4 	addi	r2,r2,-1
81123d28:	1885883a 	add	r2,r3,r2
81123d2c:	10800003 	ldbu	r2,0(r2)
81123d30:	10803fcc 	andi	r2,r2,255
81123d34:	1080201c 	xori	r2,r2,128
81123d38:	10bfe004 	addi	r2,r2,-128
81123d3c:	10800bd8 	cmpnei	r2,r2,47
81123d40:	1000031e 	bne	r2,zero,81123d50 <alt_find_file+0x6c>
    {
      len -= 1;
81123d44:	e0bffe17 	ldw	r2,-8(fp)
81123d48:	10bfffc4 	addi	r2,r2,-1
81123d4c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81123d50:	e0bffe17 	ldw	r2,-8(fp)
81123d54:	e0ffff17 	ldw	r3,-4(fp)
81123d58:	1885883a 	add	r2,r3,r2
81123d5c:	10800003 	ldbu	r2,0(r2)
81123d60:	10803fcc 	andi	r2,r2,255
81123d64:	1080201c 	xori	r2,r2,128
81123d68:	10bfe004 	addi	r2,r2,-128
81123d6c:	10800be0 	cmpeqi	r2,r2,47
81123d70:	1000081e 	bne	r2,zero,81123d94 <alt_find_file+0xb0>
81123d74:	e0bffe17 	ldw	r2,-8(fp)
81123d78:	e0ffff17 	ldw	r3,-4(fp)
81123d7c:	1885883a 	add	r2,r3,r2
81123d80:	10800003 	ldbu	r2,0(r2)
81123d84:	10803fcc 	andi	r2,r2,255
81123d88:	1080201c 	xori	r2,r2,128
81123d8c:	10bfe004 	addi	r2,r2,-128
81123d90:	10000a1e 	bne	r2,zero,81123dbc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
81123d94:	e0bffd17 	ldw	r2,-12(fp)
81123d98:	10800217 	ldw	r2,8(r2)
81123d9c:	e0fffe17 	ldw	r3,-8(fp)
81123da0:	180d883a 	mov	r6,r3
81123da4:	e17fff17 	ldw	r5,-4(fp)
81123da8:	1009883a 	mov	r4,r2
81123dac:	11245e40 	call	811245e4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81123db0:	1000021e 	bne	r2,zero,81123dbc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
81123db4:	e0bffd17 	ldw	r2,-12(fp)
81123db8:	00000706 	br	81123dd8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
81123dbc:	e0bffd17 	ldw	r2,-12(fp)
81123dc0:	10800017 	ldw	r2,0(r2)
81123dc4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81123dc8:	e0fffd17 	ldw	r3,-12(fp)
81123dcc:	d0a00804 	addi	r2,gp,-32736
81123dd0:	18bfcc1e 	bne	r3,r2,81123d04 <__reset+0xfb103d04>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
81123dd4:	0005883a 	mov	r2,zero
}
81123dd8:	e037883a 	mov	sp,fp
81123ddc:	dfc00117 	ldw	ra,4(sp)
81123de0:	df000017 	ldw	fp,0(sp)
81123de4:	dec00204 	addi	sp,sp,8
81123de8:	f800283a 	ret

81123dec <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
81123dec:	defffc04 	addi	sp,sp,-16
81123df0:	df000315 	stw	fp,12(sp)
81123df4:	df000304 	addi	fp,sp,12
81123df8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
81123dfc:	00bffa04 	movi	r2,-24
81123e00:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81123e04:	e03ffd15 	stw	zero,-12(fp)
81123e08:	00001906 	br	81123e70 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
81123e0c:	00a044b4 	movhi	r2,33042
81123e10:	109b2b04 	addi	r2,r2,27820
81123e14:	e0fffd17 	ldw	r3,-12(fp)
81123e18:	18c00324 	muli	r3,r3,12
81123e1c:	10c5883a 	add	r2,r2,r3
81123e20:	10800017 	ldw	r2,0(r2)
81123e24:	10000f1e 	bne	r2,zero,81123e64 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
81123e28:	00a044b4 	movhi	r2,33042
81123e2c:	109b2b04 	addi	r2,r2,27820
81123e30:	e0fffd17 	ldw	r3,-12(fp)
81123e34:	18c00324 	muli	r3,r3,12
81123e38:	10c5883a 	add	r2,r2,r3
81123e3c:	e0ffff17 	ldw	r3,-4(fp)
81123e40:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
81123e44:	d0e00c17 	ldw	r3,-32720(gp)
81123e48:	e0bffd17 	ldw	r2,-12(fp)
81123e4c:	1880020e 	bge	r3,r2,81123e58 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
81123e50:	e0bffd17 	ldw	r2,-12(fp)
81123e54:	d0a00c15 	stw	r2,-32720(gp)
      }
      rc = i;
81123e58:	e0bffd17 	ldw	r2,-12(fp)
81123e5c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
81123e60:	00000606 	br	81123e7c <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81123e64:	e0bffd17 	ldw	r2,-12(fp)
81123e68:	10800044 	addi	r2,r2,1
81123e6c:	e0bffd15 	stw	r2,-12(fp)
81123e70:	e0bffd17 	ldw	r2,-12(fp)
81123e74:	10800810 	cmplti	r2,r2,32
81123e78:	103fe41e 	bne	r2,zero,81123e0c <__reset+0xfb103e0c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
81123e7c:	e0bffe17 	ldw	r2,-8(fp)
}
81123e80:	e037883a 	mov	sp,fp
81123e84:	df000017 	ldw	fp,0(sp)
81123e88:	dec00104 	addi	sp,sp,4
81123e8c:	f800283a 	ret

81123e90 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
81123e90:	defff904 	addi	sp,sp,-28
81123e94:	dfc00615 	stw	ra,24(sp)
81123e98:	df000515 	stw	fp,20(sp)
81123e9c:	df000504 	addi	fp,sp,20
81123ea0:	e13ffc15 	stw	r4,-16(fp)
81123ea4:	e17ffd15 	stw	r5,-12(fp)
81123ea8:	e1bffe15 	stw	r6,-8(fp)
81123eac:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
81123eb0:	e0800217 	ldw	r2,8(fp)
81123eb4:	d8800015 	stw	r2,0(sp)
81123eb8:	e1ffff17 	ldw	r7,-4(fp)
81123ebc:	e1bffe17 	ldw	r6,-8(fp)
81123ec0:	e17ffd17 	ldw	r5,-12(fp)
81123ec4:	e13ffc17 	ldw	r4,-16(fp)
81123ec8:	11240400 	call	81124040 <alt_iic_isr_register>
}  
81123ecc:	e037883a 	mov	sp,fp
81123ed0:	dfc00117 	ldw	ra,4(sp)
81123ed4:	df000017 	ldw	fp,0(sp)
81123ed8:	dec00204 	addi	sp,sp,8
81123edc:	f800283a 	ret

81123ee0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
81123ee0:	defff904 	addi	sp,sp,-28
81123ee4:	df000615 	stw	fp,24(sp)
81123ee8:	df000604 	addi	fp,sp,24
81123eec:	e13ffe15 	stw	r4,-8(fp)
81123ef0:	e17fff15 	stw	r5,-4(fp)
81123ef4:	e0bfff17 	ldw	r2,-4(fp)
81123ef8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81123efc:	0005303a 	rdctl	r2,status
81123f00:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81123f04:	e0fffb17 	ldw	r3,-20(fp)
81123f08:	00bfff84 	movi	r2,-2
81123f0c:	1884703a 	and	r2,r3,r2
81123f10:	1001703a 	wrctl	status,r2
  
  return context;
81123f14:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81123f18:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
81123f1c:	00c00044 	movi	r3,1
81123f20:	e0bffa17 	ldw	r2,-24(fp)
81123f24:	1884983a 	sll	r2,r3,r2
81123f28:	1007883a 	mov	r3,r2
81123f2c:	d0a03717 	ldw	r2,-32548(gp)
81123f30:	1884b03a 	or	r2,r3,r2
81123f34:	d0a03715 	stw	r2,-32548(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81123f38:	d0a03717 	ldw	r2,-32548(gp)
81123f3c:	100170fa 	wrctl	ienable,r2
81123f40:	e0bffc17 	ldw	r2,-16(fp)
81123f44:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81123f48:	e0bffd17 	ldw	r2,-12(fp)
81123f4c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81123f50:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
81123f54:	0001883a 	nop
}
81123f58:	e037883a 	mov	sp,fp
81123f5c:	df000017 	ldw	fp,0(sp)
81123f60:	dec00104 	addi	sp,sp,4
81123f64:	f800283a 	ret

81123f68 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
81123f68:	defff904 	addi	sp,sp,-28
81123f6c:	df000615 	stw	fp,24(sp)
81123f70:	df000604 	addi	fp,sp,24
81123f74:	e13ffe15 	stw	r4,-8(fp)
81123f78:	e17fff15 	stw	r5,-4(fp)
81123f7c:	e0bfff17 	ldw	r2,-4(fp)
81123f80:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81123f84:	0005303a 	rdctl	r2,status
81123f88:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81123f8c:	e0fffb17 	ldw	r3,-20(fp)
81123f90:	00bfff84 	movi	r2,-2
81123f94:	1884703a 	and	r2,r3,r2
81123f98:	1001703a 	wrctl	status,r2
  
  return context;
81123f9c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81123fa0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
81123fa4:	00c00044 	movi	r3,1
81123fa8:	e0bffa17 	ldw	r2,-24(fp)
81123fac:	1884983a 	sll	r2,r3,r2
81123fb0:	0084303a 	nor	r2,zero,r2
81123fb4:	1007883a 	mov	r3,r2
81123fb8:	d0a03717 	ldw	r2,-32548(gp)
81123fbc:	1884703a 	and	r2,r3,r2
81123fc0:	d0a03715 	stw	r2,-32548(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81123fc4:	d0a03717 	ldw	r2,-32548(gp)
81123fc8:	100170fa 	wrctl	ienable,r2
81123fcc:	e0bffc17 	ldw	r2,-16(fp)
81123fd0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81123fd4:	e0bffd17 	ldw	r2,-12(fp)
81123fd8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81123fdc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
81123fe0:	0001883a 	nop
}
81123fe4:	e037883a 	mov	sp,fp
81123fe8:	df000017 	ldw	fp,0(sp)
81123fec:	dec00104 	addi	sp,sp,4
81123ff0:	f800283a 	ret

81123ff4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
81123ff4:	defffc04 	addi	sp,sp,-16
81123ff8:	df000315 	stw	fp,12(sp)
81123ffc:	df000304 	addi	fp,sp,12
81124000:	e13ffe15 	stw	r4,-8(fp)
81124004:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
81124008:	000530fa 	rdctl	r2,ienable
8112400c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
81124010:	00c00044 	movi	r3,1
81124014:	e0bfff17 	ldw	r2,-4(fp)
81124018:	1884983a 	sll	r2,r3,r2
8112401c:	1007883a 	mov	r3,r2
81124020:	e0bffd17 	ldw	r2,-12(fp)
81124024:	1884703a 	and	r2,r3,r2
81124028:	1004c03a 	cmpne	r2,r2,zero
8112402c:	10803fcc 	andi	r2,r2,255
}
81124030:	e037883a 	mov	sp,fp
81124034:	df000017 	ldw	fp,0(sp)
81124038:	dec00104 	addi	sp,sp,4
8112403c:	f800283a 	ret

81124040 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
81124040:	defff504 	addi	sp,sp,-44
81124044:	dfc00a15 	stw	ra,40(sp)
81124048:	df000915 	stw	fp,36(sp)
8112404c:	df000904 	addi	fp,sp,36
81124050:	e13ffc15 	stw	r4,-16(fp)
81124054:	e17ffd15 	stw	r5,-12(fp)
81124058:	e1bffe15 	stw	r6,-8(fp)
8112405c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
81124060:	00bffa84 	movi	r2,-22
81124064:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
81124068:	e0bffd17 	ldw	r2,-12(fp)
8112406c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
81124070:	e0bff817 	ldw	r2,-32(fp)
81124074:	10800808 	cmpgei	r2,r2,32
81124078:	1000271e 	bne	r2,zero,81124118 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8112407c:	0005303a 	rdctl	r2,status
81124080:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81124084:	e0fffb17 	ldw	r3,-20(fp)
81124088:	00bfff84 	movi	r2,-2
8112408c:	1884703a 	and	r2,r3,r2
81124090:	1001703a 	wrctl	status,r2
  
  return context;
81124094:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
81124098:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8112409c:	00a044f4 	movhi	r2,33043
811240a0:	10a4af04 	addi	r2,r2,-27972
811240a4:	e0fff817 	ldw	r3,-32(fp)
811240a8:	180690fa 	slli	r3,r3,3
811240ac:	10c5883a 	add	r2,r2,r3
811240b0:	e0fffe17 	ldw	r3,-8(fp)
811240b4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
811240b8:	00a044f4 	movhi	r2,33043
811240bc:	10a4af04 	addi	r2,r2,-27972
811240c0:	e0fff817 	ldw	r3,-32(fp)
811240c4:	180690fa 	slli	r3,r3,3
811240c8:	10c5883a 	add	r2,r2,r3
811240cc:	10800104 	addi	r2,r2,4
811240d0:	e0ffff17 	ldw	r3,-4(fp)
811240d4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
811240d8:	e0bffe17 	ldw	r2,-8(fp)
811240dc:	10000526 	beq	r2,zero,811240f4 <alt_iic_isr_register+0xb4>
811240e0:	e0bff817 	ldw	r2,-32(fp)
811240e4:	100b883a 	mov	r5,r2
811240e8:	e13ffc17 	ldw	r4,-16(fp)
811240ec:	1123ee00 	call	81123ee0 <alt_ic_irq_enable>
811240f0:	00000406 	br	81124104 <alt_iic_isr_register+0xc4>
811240f4:	e0bff817 	ldw	r2,-32(fp)
811240f8:	100b883a 	mov	r5,r2
811240fc:	e13ffc17 	ldw	r4,-16(fp)
81124100:	1123f680 	call	81123f68 <alt_ic_irq_disable>
81124104:	e0bff715 	stw	r2,-36(fp)
81124108:	e0bffa17 	ldw	r2,-24(fp)
8112410c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81124110:	e0bff917 	ldw	r2,-28(fp)
81124114:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
81124118:	e0bff717 	ldw	r2,-36(fp)
}
8112411c:	e037883a 	mov	sp,fp
81124120:	dfc00117 	ldw	ra,4(sp)
81124124:	df000017 	ldw	fp,0(sp)
81124128:	dec00204 	addi	sp,sp,8
8112412c:	f800283a 	ret

81124130 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
81124130:	defff904 	addi	sp,sp,-28
81124134:	dfc00615 	stw	ra,24(sp)
81124138:	df000515 	stw	fp,20(sp)
8112413c:	df000504 	addi	fp,sp,20
81124140:	e13ffc15 	stw	r4,-16(fp)
81124144:	e17ffd15 	stw	r5,-12(fp)
81124148:	e1bffe15 	stw	r6,-8(fp)
8112414c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
81124150:	e1bfff17 	ldw	r6,-4(fp)
81124154:	e17ffe17 	ldw	r5,-8(fp)
81124158:	e13ffd17 	ldw	r4,-12(fp)
8112415c:	111fedc0 	call	8111fedc <open>
81124160:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
81124164:	e0bffb17 	ldw	r2,-20(fp)
81124168:	10001c16 	blt	r2,zero,811241dc <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8112416c:	00a044b4 	movhi	r2,33042
81124170:	109b2b04 	addi	r2,r2,27820
81124174:	e0fffb17 	ldw	r3,-20(fp)
81124178:	18c00324 	muli	r3,r3,12
8112417c:	10c5883a 	add	r2,r2,r3
81124180:	10c00017 	ldw	r3,0(r2)
81124184:	e0bffc17 	ldw	r2,-16(fp)
81124188:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8112418c:	00a044b4 	movhi	r2,33042
81124190:	109b2b04 	addi	r2,r2,27820
81124194:	e0fffb17 	ldw	r3,-20(fp)
81124198:	18c00324 	muli	r3,r3,12
8112419c:	10c5883a 	add	r2,r2,r3
811241a0:	10800104 	addi	r2,r2,4
811241a4:	10c00017 	ldw	r3,0(r2)
811241a8:	e0bffc17 	ldw	r2,-16(fp)
811241ac:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
811241b0:	00a044b4 	movhi	r2,33042
811241b4:	109b2b04 	addi	r2,r2,27820
811241b8:	e0fffb17 	ldw	r3,-20(fp)
811241bc:	18c00324 	muli	r3,r3,12
811241c0:	10c5883a 	add	r2,r2,r3
811241c4:	10800204 	addi	r2,r2,8
811241c8:	10c00017 	ldw	r3,0(r2)
811241cc:	e0bffc17 	ldw	r2,-16(fp)
811241d0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
811241d4:	e13ffb17 	ldw	r4,-20(fp)
811241d8:	11201680 	call	81120168 <alt_release_fd>
  }
} 
811241dc:	0001883a 	nop
811241e0:	e037883a 	mov	sp,fp
811241e4:	dfc00117 	ldw	ra,4(sp)
811241e8:	df000017 	ldw	fp,0(sp)
811241ec:	dec00204 	addi	sp,sp,8
811241f0:	f800283a 	ret

811241f4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
811241f4:	defffb04 	addi	sp,sp,-20
811241f8:	dfc00415 	stw	ra,16(sp)
811241fc:	df000315 	stw	fp,12(sp)
81124200:	df000304 	addi	fp,sp,12
81124204:	e13ffd15 	stw	r4,-12(fp)
81124208:	e17ffe15 	stw	r5,-8(fp)
8112420c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
81124210:	01c07fc4 	movi	r7,511
81124214:	01800044 	movi	r6,1
81124218:	e17ffd17 	ldw	r5,-12(fp)
8112421c:	012044b4 	movhi	r4,33042
81124220:	211b2e04 	addi	r4,r4,27832
81124224:	11241300 	call	81124130 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
81124228:	01c07fc4 	movi	r7,511
8112422c:	000d883a 	mov	r6,zero
81124230:	e17ffe17 	ldw	r5,-8(fp)
81124234:	012044b4 	movhi	r4,33042
81124238:	211b2b04 	addi	r4,r4,27820
8112423c:	11241300 	call	81124130 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
81124240:	01c07fc4 	movi	r7,511
81124244:	01800044 	movi	r6,1
81124248:	e17fff17 	ldw	r5,-4(fp)
8112424c:	012044b4 	movhi	r4,33042
81124250:	211b3104 	addi	r4,r4,27844
81124254:	11241300 	call	81124130 <alt_open_fd>
}  
81124258:	0001883a 	nop
8112425c:	e037883a 	mov	sp,fp
81124260:	dfc00117 	ldw	ra,4(sp)
81124264:	df000017 	ldw	fp,0(sp)
81124268:	dec00204 	addi	sp,sp,8
8112426c:	f800283a 	ret

81124270 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
81124270:	defff204 	addi	sp,sp,-56
81124274:	dfc00a15 	stw	ra,40(sp)
81124278:	df000915 	stw	fp,36(sp)
8112427c:	df000904 	addi	fp,sp,36
81124280:	e13fff15 	stw	r4,-4(fp)
81124284:	e1400215 	stw	r5,8(fp)
81124288:	e1800315 	stw	r6,12(fp)
8112428c:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
81124290:	e0800204 	addi	r2,fp,8
81124294:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
81124298:	e0bfff17 	ldw	r2,-4(fp)
8112429c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
811242a0:	00006f06 	br	81124460 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
811242a4:	e0bff807 	ldb	r2,-32(fp)
811242a8:	10800960 	cmpeqi	r2,r2,37
811242ac:	1000041e 	bne	r2,zero,811242c0 <alt_printf+0x50>
        {
            alt_putchar(c);
811242b0:	e0bff807 	ldb	r2,-32(fp)
811242b4:	1009883a 	mov	r4,r2
811242b8:	112449c0 	call	8112449c <alt_putchar>
811242bc:	00006806 	br	81124460 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
811242c0:	e0bff717 	ldw	r2,-36(fp)
811242c4:	10c00044 	addi	r3,r2,1
811242c8:	e0fff715 	stw	r3,-36(fp)
811242cc:	10800003 	ldbu	r2,0(r2)
811242d0:	e0bff805 	stb	r2,-32(fp)
811242d4:	e0bff807 	ldb	r2,-32(fp)
811242d8:	10006926 	beq	r2,zero,81124480 <alt_printf+0x210>
            {
                if (c == '%')
811242dc:	e0bff807 	ldb	r2,-32(fp)
811242e0:	10800958 	cmpnei	r2,r2,37
811242e4:	1000041e 	bne	r2,zero,811242f8 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
811242e8:	e0bff807 	ldb	r2,-32(fp)
811242ec:	1009883a 	mov	r4,r2
811242f0:	112449c0 	call	8112449c <alt_putchar>
811242f4:	00005a06 	br	81124460 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
811242f8:	e0bff807 	ldb	r2,-32(fp)
811242fc:	108018d8 	cmpnei	r2,r2,99
81124300:	1000081e 	bne	r2,zero,81124324 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
81124304:	e0bffe17 	ldw	r2,-8(fp)
81124308:	10c00104 	addi	r3,r2,4
8112430c:	e0fffe15 	stw	r3,-8(fp)
81124310:	10800017 	ldw	r2,0(r2)
81124314:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
81124318:	e13ffd17 	ldw	r4,-12(fp)
8112431c:	112449c0 	call	8112449c <alt_putchar>
81124320:	00004f06 	br	81124460 <alt_printf+0x1f0>
                }
                else if (c == 'x')
81124324:	e0bff807 	ldb	r2,-32(fp)
81124328:	10801e18 	cmpnei	r2,r2,120
8112432c:	1000341e 	bne	r2,zero,81124400 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81124330:	e0bffe17 	ldw	r2,-8(fp)
81124334:	10c00104 	addi	r3,r2,4
81124338:	e0fffe15 	stw	r3,-8(fp)
8112433c:	10800017 	ldw	r2,0(r2)
81124340:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
81124344:	e0bffb17 	ldw	r2,-20(fp)
81124348:	1000031e 	bne	r2,zero,81124358 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8112434c:	01000c04 	movi	r4,48
81124350:	112449c0 	call	8112449c <alt_putchar>
                        continue;
81124354:	00004206 	br	81124460 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
81124358:	00800704 	movi	r2,28
8112435c:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
81124360:	00000306 	br	81124370 <alt_printf+0x100>
                        digit_shift -= 4;
81124364:	e0bff917 	ldw	r2,-28(fp)
81124368:	10bfff04 	addi	r2,r2,-4
8112436c:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81124370:	00c003c4 	movi	r3,15
81124374:	e0bff917 	ldw	r2,-28(fp)
81124378:	1884983a 	sll	r2,r3,r2
8112437c:	1007883a 	mov	r3,r2
81124380:	e0bffb17 	ldw	r2,-20(fp)
81124384:	1884703a 	and	r2,r3,r2
81124388:	103ff626 	beq	r2,zero,81124364 <__reset+0xfb104364>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8112438c:	00001906 	br	811243f4 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81124390:	00c003c4 	movi	r3,15
81124394:	e0bff917 	ldw	r2,-28(fp)
81124398:	1884983a 	sll	r2,r3,r2
8112439c:	1007883a 	mov	r3,r2
811243a0:	e0bffb17 	ldw	r2,-20(fp)
811243a4:	1886703a 	and	r3,r3,r2
811243a8:	e0bff917 	ldw	r2,-28(fp)
811243ac:	1884d83a 	srl	r2,r3,r2
811243b0:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
811243b4:	e0bffc17 	ldw	r2,-16(fp)
811243b8:	108002a8 	cmpgeui	r2,r2,10
811243bc:	1000041e 	bne	r2,zero,811243d0 <alt_printf+0x160>
                            c = '0' + digit;
811243c0:	e0bffc17 	ldw	r2,-16(fp)
811243c4:	10800c04 	addi	r2,r2,48
811243c8:	e0bff805 	stb	r2,-32(fp)
811243cc:	00000306 	br	811243dc <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
811243d0:	e0bffc17 	ldw	r2,-16(fp)
811243d4:	108015c4 	addi	r2,r2,87
811243d8:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
811243dc:	e0bff807 	ldb	r2,-32(fp)
811243e0:	1009883a 	mov	r4,r2
811243e4:	112449c0 	call	8112449c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
811243e8:	e0bff917 	ldw	r2,-28(fp)
811243ec:	10bfff04 	addi	r2,r2,-4
811243f0:	e0bff915 	stw	r2,-28(fp)
811243f4:	e0bff917 	ldw	r2,-28(fp)
811243f8:	103fe50e 	bge	r2,zero,81124390 <__reset+0xfb104390>
811243fc:	00001806 	br	81124460 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81124400:	e0bff807 	ldb	r2,-32(fp)
81124404:	10801cd8 	cmpnei	r2,r2,115
81124408:	1000151e 	bne	r2,zero,81124460 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8112440c:	e0bffe17 	ldw	r2,-8(fp)
81124410:	10c00104 	addi	r3,r2,4
81124414:	e0fffe15 	stw	r3,-8(fp)
81124418:	10800017 	ldw	r2,0(r2)
8112441c:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
81124420:	00000906 	br	81124448 <alt_printf+0x1d8>
                      alt_putchar(*s++);
81124424:	e0bffa17 	ldw	r2,-24(fp)
81124428:	10c00044 	addi	r3,r2,1
8112442c:	e0fffa15 	stw	r3,-24(fp)
81124430:	10800003 	ldbu	r2,0(r2)
81124434:	10803fcc 	andi	r2,r2,255
81124438:	1080201c 	xori	r2,r2,128
8112443c:	10bfe004 	addi	r2,r2,-128
81124440:	1009883a 	mov	r4,r2
81124444:	112449c0 	call	8112449c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81124448:	e0bffa17 	ldw	r2,-24(fp)
8112444c:	10800003 	ldbu	r2,0(r2)
81124450:	10803fcc 	andi	r2,r2,255
81124454:	1080201c 	xori	r2,r2,128
81124458:	10bfe004 	addi	r2,r2,-128
8112445c:	103ff11e 	bne	r2,zero,81124424 <__reset+0xfb104424>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81124460:	e0bff717 	ldw	r2,-36(fp)
81124464:	10c00044 	addi	r3,r2,1
81124468:	e0fff715 	stw	r3,-36(fp)
8112446c:	10800003 	ldbu	r2,0(r2)
81124470:	e0bff805 	stb	r2,-32(fp)
81124474:	e0bff807 	ldb	r2,-32(fp)
81124478:	103f8a1e 	bne	r2,zero,811242a4 <__reset+0xfb1042a4>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8112447c:	00000106 	br	81124484 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
81124480:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81124484:	0001883a 	nop
81124488:	e037883a 	mov	sp,fp
8112448c:	dfc00117 	ldw	ra,4(sp)
81124490:	df000017 	ldw	fp,0(sp)
81124494:	dec00504 	addi	sp,sp,20
81124498:	f800283a 	ret

8112449c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
8112449c:	defffd04 	addi	sp,sp,-12
811244a0:	dfc00215 	stw	ra,8(sp)
811244a4:	df000115 	stw	fp,4(sp)
811244a8:	df000104 	addi	fp,sp,4
811244ac:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
811244b0:	d0a00317 	ldw	r2,-32756(gp)
811244b4:	10800217 	ldw	r2,8(r2)
811244b8:	100b883a 	mov	r5,r2
811244bc:	e13fff17 	ldw	r4,-4(fp)
811244c0:	11247000 	call	81124700 <putc>
#endif
#endif
}
811244c4:	e037883a 	mov	sp,fp
811244c8:	dfc00117 	ldw	ra,4(sp)
811244cc:	df000017 	ldw	fp,0(sp)
811244d0:	dec00204 	addi	sp,sp,8
811244d4:	f800283a 	ret

811244d8 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
811244d8:	deffff04 	addi	sp,sp,-4
811244dc:	df000015 	stw	fp,0(sp)
811244e0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
811244e4:	000170fa 	wrctl	ienable,zero
}
811244e8:	0001883a 	nop
811244ec:	e037883a 	mov	sp,fp
811244f0:	df000017 	ldw	fp,0(sp)
811244f4:	dec00104 	addi	sp,sp,4
811244f8:	f800283a 	ret

811244fc <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
811244fc:	defffe04 	addi	sp,sp,-8
81124500:	df000115 	stw	fp,4(sp)
81124504:	df000104 	addi	fp,sp,4
81124508:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8112450c:	e0bfff17 	ldw	r2,-4(fp)
81124510:	10bffe84 	addi	r2,r2,-6
81124514:	10c00428 	cmpgeui	r3,r2,16
81124518:	18001a1e 	bne	r3,zero,81124584 <alt_exception_cause_generated_bad_addr+0x88>
8112451c:	100690ba 	slli	r3,r2,2
81124520:	00a044b4 	movhi	r2,33042
81124524:	10914d04 	addi	r2,r2,17716
81124528:	1885883a 	add	r2,r3,r2
8112452c:	10800017 	ldw	r2,0(r2)
81124530:	1000683a 	jmp	r2
81124534:	81124574 	orhi	r4,r16,18709
81124538:	81124574 	orhi	r4,r16,18709
8112453c:	81124584 	addi	r4,r16,18710
81124540:	81124584 	addi	r4,r16,18710
81124544:	81124584 	addi	r4,r16,18710
81124548:	81124574 	orhi	r4,r16,18709
8112454c:	8112457c 	xorhi	r4,r16,18709
81124550:	81124584 	addi	r4,r16,18710
81124554:	81124574 	orhi	r4,r16,18709
81124558:	81124574 	orhi	r4,r16,18709
8112455c:	81124584 	addi	r4,r16,18710
81124560:	81124574 	orhi	r4,r16,18709
81124564:	8112457c 	xorhi	r4,r16,18709
81124568:	81124584 	addi	r4,r16,18710
8112456c:	81124584 	addi	r4,r16,18710
81124570:	81124574 	orhi	r4,r16,18709
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
81124574:	00800044 	movi	r2,1
81124578:	00000306 	br	81124588 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8112457c:	0005883a 	mov	r2,zero
81124580:	00000106 	br	81124588 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
81124584:	0005883a 	mov	r2,zero
  }
}
81124588:	e037883a 	mov	sp,fp
8112458c:	df000017 	ldw	fp,0(sp)
81124590:	dec00104 	addi	sp,sp,4
81124594:	f800283a 	ret

81124598 <atexit>:
81124598:	200b883a 	mov	r5,r4
8112459c:	000f883a 	mov	r7,zero
811245a0:	000d883a 	mov	r6,zero
811245a4:	0009883a 	mov	r4,zero
811245a8:	11247c81 	jmpi	811247c8 <__register_exitproc>

811245ac <exit>:
811245ac:	defffe04 	addi	sp,sp,-8
811245b0:	000b883a 	mov	r5,zero
811245b4:	dc000015 	stw	r16,0(sp)
811245b8:	dfc00115 	stw	ra,4(sp)
811245bc:	2021883a 	mov	r16,r4
811245c0:	11248e00 	call	811248e0 <__call_exitprocs>
811245c4:	00a044f4 	movhi	r2,33043
811245c8:	10a01104 	addi	r2,r2,-32700
811245cc:	11000017 	ldw	r4,0(r2)
811245d0:	20800f17 	ldw	r2,60(r4)
811245d4:	10000126 	beq	r2,zero,811245dc <exit+0x30>
811245d8:	103ee83a 	callr	r2
811245dc:	8009883a 	mov	r4,r16
811245e0:	1124a600 	call	81124a60 <_exit>

811245e4 <memcmp>:
811245e4:	01c000c4 	movi	r7,3
811245e8:	3980192e 	bgeu	r7,r6,81124650 <memcmp+0x6c>
811245ec:	2144b03a 	or	r2,r4,r5
811245f0:	11c4703a 	and	r2,r2,r7
811245f4:	10000f26 	beq	r2,zero,81124634 <memcmp+0x50>
811245f8:	20800003 	ldbu	r2,0(r4)
811245fc:	28c00003 	ldbu	r3,0(r5)
81124600:	10c0151e 	bne	r2,r3,81124658 <memcmp+0x74>
81124604:	31bfff84 	addi	r6,r6,-2
81124608:	01ffffc4 	movi	r7,-1
8112460c:	00000406 	br	81124620 <memcmp+0x3c>
81124610:	20800003 	ldbu	r2,0(r4)
81124614:	28c00003 	ldbu	r3,0(r5)
81124618:	31bfffc4 	addi	r6,r6,-1
8112461c:	10c00e1e 	bne	r2,r3,81124658 <memcmp+0x74>
81124620:	21000044 	addi	r4,r4,1
81124624:	29400044 	addi	r5,r5,1
81124628:	31fff91e 	bne	r6,r7,81124610 <__reset+0xfb104610>
8112462c:	0005883a 	mov	r2,zero
81124630:	f800283a 	ret
81124634:	20c00017 	ldw	r3,0(r4)
81124638:	28800017 	ldw	r2,0(r5)
8112463c:	18bfee1e 	bne	r3,r2,811245f8 <__reset+0xfb1045f8>
81124640:	31bfff04 	addi	r6,r6,-4
81124644:	21000104 	addi	r4,r4,4
81124648:	29400104 	addi	r5,r5,4
8112464c:	39bff936 	bltu	r7,r6,81124634 <__reset+0xfb104634>
81124650:	303fe91e 	bne	r6,zero,811245f8 <__reset+0xfb1045f8>
81124654:	003ff506 	br	8112462c <__reset+0xfb10462c>
81124658:	10c5c83a 	sub	r2,r2,r3
8112465c:	f800283a 	ret

81124660 <_putc_r>:
81124660:	defffc04 	addi	sp,sp,-16
81124664:	dc000215 	stw	r16,8(sp)
81124668:	dfc00315 	stw	ra,12(sp)
8112466c:	2021883a 	mov	r16,r4
81124670:	20000226 	beq	r4,zero,8112467c <_putc_r+0x1c>
81124674:	20800e17 	ldw	r2,56(r4)
81124678:	10001b26 	beq	r2,zero,811246e8 <_putc_r+0x88>
8112467c:	30800217 	ldw	r2,8(r6)
81124680:	10bfffc4 	addi	r2,r2,-1
81124684:	30800215 	stw	r2,8(r6)
81124688:	10000a16 	blt	r2,zero,811246b4 <_putc_r+0x54>
8112468c:	30800017 	ldw	r2,0(r6)
81124690:	11400005 	stb	r5,0(r2)
81124694:	30800017 	ldw	r2,0(r6)
81124698:	10c00044 	addi	r3,r2,1
8112469c:	30c00015 	stw	r3,0(r6)
811246a0:	10800003 	ldbu	r2,0(r2)
811246a4:	dfc00317 	ldw	ra,12(sp)
811246a8:	dc000217 	ldw	r16,8(sp)
811246ac:	dec00404 	addi	sp,sp,16
811246b0:	f800283a 	ret
811246b4:	30c00617 	ldw	r3,24(r6)
811246b8:	10c00616 	blt	r2,r3,811246d4 <_putc_r+0x74>
811246bc:	30800017 	ldw	r2,0(r6)
811246c0:	00c00284 	movi	r3,10
811246c4:	11400005 	stb	r5,0(r2)
811246c8:	30800017 	ldw	r2,0(r6)
811246cc:	11400003 	ldbu	r5,0(r2)
811246d0:	28fff11e 	bne	r5,r3,81124698 <__reset+0xfb104698>
811246d4:	8009883a 	mov	r4,r16
811246d8:	dfc00317 	ldw	ra,12(sp)
811246dc:	dc000217 	ldw	r16,8(sp)
811246e0:	dec00404 	addi	sp,sp,16
811246e4:	111c7ac1 	jmpi	8111c7ac <__swbuf_r>
811246e8:	d9400015 	stw	r5,0(sp)
811246ec:	d9800115 	stw	r6,4(sp)
811246f0:	111729c0 	call	8111729c <__sinit>
811246f4:	d9800117 	ldw	r6,4(sp)
811246f8:	d9400017 	ldw	r5,0(sp)
811246fc:	003fdf06 	br	8112467c <__reset+0xfb10467c>

81124700 <putc>:
81124700:	00a044f4 	movhi	r2,33043
81124704:	defffc04 	addi	sp,sp,-16
81124708:	10a01204 	addi	r2,r2,-32696
8112470c:	dc000115 	stw	r16,4(sp)
81124710:	14000017 	ldw	r16,0(r2)
81124714:	dc400215 	stw	r17,8(sp)
81124718:	dfc00315 	stw	ra,12(sp)
8112471c:	2023883a 	mov	r17,r4
81124720:	80000226 	beq	r16,zero,8112472c <putc+0x2c>
81124724:	80800e17 	ldw	r2,56(r16)
81124728:	10001a26 	beq	r2,zero,81124794 <putc+0x94>
8112472c:	28800217 	ldw	r2,8(r5)
81124730:	10bfffc4 	addi	r2,r2,-1
81124734:	28800215 	stw	r2,8(r5)
81124738:	10000b16 	blt	r2,zero,81124768 <putc+0x68>
8112473c:	28800017 	ldw	r2,0(r5)
81124740:	14400005 	stb	r17,0(r2)
81124744:	28800017 	ldw	r2,0(r5)
81124748:	10c00044 	addi	r3,r2,1
8112474c:	28c00015 	stw	r3,0(r5)
81124750:	10800003 	ldbu	r2,0(r2)
81124754:	dfc00317 	ldw	ra,12(sp)
81124758:	dc400217 	ldw	r17,8(sp)
8112475c:	dc000117 	ldw	r16,4(sp)
81124760:	dec00404 	addi	sp,sp,16
81124764:	f800283a 	ret
81124768:	28c00617 	ldw	r3,24(r5)
8112476c:	10c00e16 	blt	r2,r3,811247a8 <putc+0xa8>
81124770:	28800017 	ldw	r2,0(r5)
81124774:	01000284 	movi	r4,10
81124778:	14400005 	stb	r17,0(r2)
8112477c:	28800017 	ldw	r2,0(r5)
81124780:	10c00003 	ldbu	r3,0(r2)
81124784:	193ff01e 	bne	r3,r4,81124748 <__reset+0xfb104748>
81124788:	280d883a 	mov	r6,r5
8112478c:	180b883a 	mov	r5,r3
81124790:	00000706 	br	811247b0 <putc+0xb0>
81124794:	8009883a 	mov	r4,r16
81124798:	d9400015 	stw	r5,0(sp)
8112479c:	111729c0 	call	8111729c <__sinit>
811247a0:	d9400017 	ldw	r5,0(sp)
811247a4:	003fe106 	br	8112472c <__reset+0xfb10472c>
811247a8:	280d883a 	mov	r6,r5
811247ac:	880b883a 	mov	r5,r17
811247b0:	8009883a 	mov	r4,r16
811247b4:	dfc00317 	ldw	ra,12(sp)
811247b8:	dc400217 	ldw	r17,8(sp)
811247bc:	dc000117 	ldw	r16,4(sp)
811247c0:	dec00404 	addi	sp,sp,16
811247c4:	111c7ac1 	jmpi	8111c7ac <__swbuf_r>

811247c8 <__register_exitproc>:
811247c8:	defffa04 	addi	sp,sp,-24
811247cc:	dc000315 	stw	r16,12(sp)
811247d0:	042044f4 	movhi	r16,33043
811247d4:	84201104 	addi	r16,r16,-32700
811247d8:	80c00017 	ldw	r3,0(r16)
811247dc:	dc400415 	stw	r17,16(sp)
811247e0:	dfc00515 	stw	ra,20(sp)
811247e4:	18805217 	ldw	r2,328(r3)
811247e8:	2023883a 	mov	r17,r4
811247ec:	10003726 	beq	r2,zero,811248cc <__register_exitproc+0x104>
811247f0:	10c00117 	ldw	r3,4(r2)
811247f4:	010007c4 	movi	r4,31
811247f8:	20c00e16 	blt	r4,r3,81124834 <__register_exitproc+0x6c>
811247fc:	1a000044 	addi	r8,r3,1
81124800:	8800221e 	bne	r17,zero,8112488c <__register_exitproc+0xc4>
81124804:	18c00084 	addi	r3,r3,2
81124808:	18c7883a 	add	r3,r3,r3
8112480c:	18c7883a 	add	r3,r3,r3
81124810:	12000115 	stw	r8,4(r2)
81124814:	10c7883a 	add	r3,r2,r3
81124818:	19400015 	stw	r5,0(r3)
8112481c:	0005883a 	mov	r2,zero
81124820:	dfc00517 	ldw	ra,20(sp)
81124824:	dc400417 	ldw	r17,16(sp)
81124828:	dc000317 	ldw	r16,12(sp)
8112482c:	dec00604 	addi	sp,sp,24
81124830:	f800283a 	ret
81124834:	00800034 	movhi	r2,0
81124838:	10800004 	addi	r2,r2,0
8112483c:	10002626 	beq	r2,zero,811248d8 <__register_exitproc+0x110>
81124840:	01006404 	movi	r4,400
81124844:	d9400015 	stw	r5,0(sp)
81124848:	d9800115 	stw	r6,4(sp)
8112484c:	d9c00215 	stw	r7,8(sp)
81124850:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81124854:	d9400017 	ldw	r5,0(sp)
81124858:	d9800117 	ldw	r6,4(sp)
8112485c:	d9c00217 	ldw	r7,8(sp)
81124860:	10001d26 	beq	r2,zero,811248d8 <__register_exitproc+0x110>
81124864:	81000017 	ldw	r4,0(r16)
81124868:	10000115 	stw	zero,4(r2)
8112486c:	02000044 	movi	r8,1
81124870:	22405217 	ldw	r9,328(r4)
81124874:	0007883a 	mov	r3,zero
81124878:	12400015 	stw	r9,0(r2)
8112487c:	20805215 	stw	r2,328(r4)
81124880:	10006215 	stw	zero,392(r2)
81124884:	10006315 	stw	zero,396(r2)
81124888:	883fde26 	beq	r17,zero,81124804 <__reset+0xfb104804>
8112488c:	18c9883a 	add	r4,r3,r3
81124890:	2109883a 	add	r4,r4,r4
81124894:	1109883a 	add	r4,r2,r4
81124898:	21802215 	stw	r6,136(r4)
8112489c:	01800044 	movi	r6,1
811248a0:	12406217 	ldw	r9,392(r2)
811248a4:	30cc983a 	sll	r6,r6,r3
811248a8:	4992b03a 	or	r9,r9,r6
811248ac:	12406215 	stw	r9,392(r2)
811248b0:	21c04215 	stw	r7,264(r4)
811248b4:	01000084 	movi	r4,2
811248b8:	893fd21e 	bne	r17,r4,81124804 <__reset+0xfb104804>
811248bc:	11006317 	ldw	r4,396(r2)
811248c0:	218cb03a 	or	r6,r4,r6
811248c4:	11806315 	stw	r6,396(r2)
811248c8:	003fce06 	br	81124804 <__reset+0xfb104804>
811248cc:	18805304 	addi	r2,r3,332
811248d0:	18805215 	stw	r2,328(r3)
811248d4:	003fc606 	br	811247f0 <__reset+0xfb1047f0>
811248d8:	00bfffc4 	movi	r2,-1
811248dc:	003fd006 	br	81124820 <__reset+0xfb104820>

811248e0 <__call_exitprocs>:
811248e0:	defff504 	addi	sp,sp,-44
811248e4:	df000915 	stw	fp,36(sp)
811248e8:	dd400615 	stw	r21,24(sp)
811248ec:	dc800315 	stw	r18,12(sp)
811248f0:	dfc00a15 	stw	ra,40(sp)
811248f4:	ddc00815 	stw	r23,32(sp)
811248f8:	dd800715 	stw	r22,28(sp)
811248fc:	dd000515 	stw	r20,20(sp)
81124900:	dcc00415 	stw	r19,16(sp)
81124904:	dc400215 	stw	r17,8(sp)
81124908:	dc000115 	stw	r16,4(sp)
8112490c:	d9000015 	stw	r4,0(sp)
81124910:	2839883a 	mov	fp,r5
81124914:	04800044 	movi	r18,1
81124918:	057fffc4 	movi	r21,-1
8112491c:	00a044f4 	movhi	r2,33043
81124920:	10a01104 	addi	r2,r2,-32700
81124924:	12000017 	ldw	r8,0(r2)
81124928:	45005217 	ldw	r20,328(r8)
8112492c:	44c05204 	addi	r19,r8,328
81124930:	a0001c26 	beq	r20,zero,811249a4 <__call_exitprocs+0xc4>
81124934:	a0800117 	ldw	r2,4(r20)
81124938:	15ffffc4 	addi	r23,r2,-1
8112493c:	b8000d16 	blt	r23,zero,81124974 <__call_exitprocs+0x94>
81124940:	14000044 	addi	r16,r2,1
81124944:	8421883a 	add	r16,r16,r16
81124948:	8421883a 	add	r16,r16,r16
8112494c:	84402004 	addi	r17,r16,128
81124950:	a463883a 	add	r17,r20,r17
81124954:	a421883a 	add	r16,r20,r16
81124958:	e0001e26 	beq	fp,zero,811249d4 <__call_exitprocs+0xf4>
8112495c:	80804017 	ldw	r2,256(r16)
81124960:	e0801c26 	beq	fp,r2,811249d4 <__call_exitprocs+0xf4>
81124964:	bdffffc4 	addi	r23,r23,-1
81124968:	843fff04 	addi	r16,r16,-4
8112496c:	8c7fff04 	addi	r17,r17,-4
81124970:	bd7ff91e 	bne	r23,r21,81124958 <__reset+0xfb104958>
81124974:	00800034 	movhi	r2,0
81124978:	10800004 	addi	r2,r2,0
8112497c:	10000926 	beq	r2,zero,811249a4 <__call_exitprocs+0xc4>
81124980:	a0800117 	ldw	r2,4(r20)
81124984:	1000301e 	bne	r2,zero,81124a48 <__call_exitprocs+0x168>
81124988:	a0800017 	ldw	r2,0(r20)
8112498c:	10003226 	beq	r2,zero,81124a58 <__call_exitprocs+0x178>
81124990:	a009883a 	mov	r4,r20
81124994:	98800015 	stw	r2,0(r19)
81124998:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8112499c:	9d000017 	ldw	r20,0(r19)
811249a0:	a03fe41e 	bne	r20,zero,81124934 <__reset+0xfb104934>
811249a4:	dfc00a17 	ldw	ra,40(sp)
811249a8:	df000917 	ldw	fp,36(sp)
811249ac:	ddc00817 	ldw	r23,32(sp)
811249b0:	dd800717 	ldw	r22,28(sp)
811249b4:	dd400617 	ldw	r21,24(sp)
811249b8:	dd000517 	ldw	r20,20(sp)
811249bc:	dcc00417 	ldw	r19,16(sp)
811249c0:	dc800317 	ldw	r18,12(sp)
811249c4:	dc400217 	ldw	r17,8(sp)
811249c8:	dc000117 	ldw	r16,4(sp)
811249cc:	dec00b04 	addi	sp,sp,44
811249d0:	f800283a 	ret
811249d4:	a0800117 	ldw	r2,4(r20)
811249d8:	80c00017 	ldw	r3,0(r16)
811249dc:	10bfffc4 	addi	r2,r2,-1
811249e0:	15c01426 	beq	r2,r23,81124a34 <__call_exitprocs+0x154>
811249e4:	80000015 	stw	zero,0(r16)
811249e8:	183fde26 	beq	r3,zero,81124964 <__reset+0xfb104964>
811249ec:	95c8983a 	sll	r4,r18,r23
811249f0:	a0806217 	ldw	r2,392(r20)
811249f4:	a5800117 	ldw	r22,4(r20)
811249f8:	2084703a 	and	r2,r4,r2
811249fc:	10000b26 	beq	r2,zero,81124a2c <__call_exitprocs+0x14c>
81124a00:	a0806317 	ldw	r2,396(r20)
81124a04:	2088703a 	and	r4,r4,r2
81124a08:	20000c1e 	bne	r4,zero,81124a3c <__call_exitprocs+0x15c>
81124a0c:	89400017 	ldw	r5,0(r17)
81124a10:	d9000017 	ldw	r4,0(sp)
81124a14:	183ee83a 	callr	r3
81124a18:	a0800117 	ldw	r2,4(r20)
81124a1c:	15bfbf1e 	bne	r2,r22,8112491c <__reset+0xfb10491c>
81124a20:	98800017 	ldw	r2,0(r19)
81124a24:	153fcf26 	beq	r2,r20,81124964 <__reset+0xfb104964>
81124a28:	003fbc06 	br	8112491c <__reset+0xfb10491c>
81124a2c:	183ee83a 	callr	r3
81124a30:	003ff906 	br	81124a18 <__reset+0xfb104a18>
81124a34:	a5c00115 	stw	r23,4(r20)
81124a38:	003feb06 	br	811249e8 <__reset+0xfb1049e8>
81124a3c:	89000017 	ldw	r4,0(r17)
81124a40:	183ee83a 	callr	r3
81124a44:	003ff406 	br	81124a18 <__reset+0xfb104a18>
81124a48:	a0800017 	ldw	r2,0(r20)
81124a4c:	a027883a 	mov	r19,r20
81124a50:	1029883a 	mov	r20,r2
81124a54:	003fb606 	br	81124930 <__reset+0xfb104930>
81124a58:	0005883a 	mov	r2,zero
81124a5c:	003ffb06 	br	81124a4c <__reset+0xfb104a4c>

81124a60 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
81124a60:	defffd04 	addi	sp,sp,-12
81124a64:	df000215 	stw	fp,8(sp)
81124a68:	df000204 	addi	fp,sp,8
81124a6c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
81124a70:	0001883a 	nop
81124a74:	e0bfff17 	ldw	r2,-4(fp)
81124a78:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
81124a7c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
81124a80:	10000226 	beq	r2,zero,81124a8c <_exit+0x2c>
    ALT_SIM_FAIL();
81124a84:	002af070 	cmpltui	zero,zero,43969
81124a88:	00000106 	br	81124a90 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
81124a8c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
81124a90:	003fff06 	br	81124a90 <__reset+0xfb104a90>
