Version 3.2 HI-TECH Software Intermediate Code
"5866 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1708.h
[v _CCP2CON `Vuc ~T0 @X0 0 e@666 ]
"5828
[v _CCPR2L `Vuc ~T0 @X0 0 e@664 ]
"5847
[v _CCPR2H `Vuc ~T0 @X0 0 e@665 ]
"6027
[s S296 :2 `uc 1 :2 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S296 . C1TSEL C2TSEL P3TSEL P4TSEL ]
"6033
[s S297 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S297 . C1TSEL0 C1TSEL1 C2TSEL0 C2TSEL1 P3TSEL0 P3TSEL1 P4TSEL0 P4TSEL1 ]
"6026
[u S295 `S296 1 `S297 1 ]
[n S295 . . . ]
"6044
[v _CCPTMRSbits `VS295 ~T0 @X0 0 e@670 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1708.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1708.h
[; ;pic16f1708.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1708.h: 54: typedef union {
[; ;pic16f1708.h: 55: struct {
[; ;pic16f1708.h: 56: unsigned INDF0 :8;
[; ;pic16f1708.h: 57: };
[; ;pic16f1708.h: 58: } INDF0bits_t;
[; ;pic16f1708.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1708.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1708.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1708.h: 73: typedef union {
[; ;pic16f1708.h: 74: struct {
[; ;pic16f1708.h: 75: unsigned INDF1 :8;
[; ;pic16f1708.h: 76: };
[; ;pic16f1708.h: 77: } INDF1bits_t;
[; ;pic16f1708.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1708.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1708.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1708.h: 92: typedef union {
[; ;pic16f1708.h: 93: struct {
[; ;pic16f1708.h: 94: unsigned PCL :8;
[; ;pic16f1708.h: 95: };
[; ;pic16f1708.h: 96: } PCLbits_t;
[; ;pic16f1708.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1708.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1708.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1708.h: 111: typedef union {
[; ;pic16f1708.h: 112: struct {
[; ;pic16f1708.h: 113: unsigned C :1;
[; ;pic16f1708.h: 114: unsigned DC :1;
[; ;pic16f1708.h: 115: unsigned Z :1;
[; ;pic16f1708.h: 116: unsigned nPD :1;
[; ;pic16f1708.h: 117: unsigned nTO :1;
[; ;pic16f1708.h: 118: };
[; ;pic16f1708.h: 119: struct {
[; ;pic16f1708.h: 120: unsigned CARRY :1;
[; ;pic16f1708.h: 121: unsigned :1;
[; ;pic16f1708.h: 122: unsigned ZERO :1;
[; ;pic16f1708.h: 123: };
[; ;pic16f1708.h: 124: } STATUSbits_t;
[; ;pic16f1708.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1708.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1708.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1708.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1708.h: 172: typedef union {
[; ;pic16f1708.h: 173: struct {
[; ;pic16f1708.h: 174: unsigned FSR0L :8;
[; ;pic16f1708.h: 175: };
[; ;pic16f1708.h: 176: } FSR0Lbits_t;
[; ;pic16f1708.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1708.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1708.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1708.h: 191: typedef union {
[; ;pic16f1708.h: 192: struct {
[; ;pic16f1708.h: 193: unsigned FSR0H :8;
[; ;pic16f1708.h: 194: };
[; ;pic16f1708.h: 195: } FSR0Hbits_t;
[; ;pic16f1708.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1708.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1708.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1708.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1708.h: 213: typedef union {
[; ;pic16f1708.h: 214: struct {
[; ;pic16f1708.h: 215: unsigned FSR1L :8;
[; ;pic16f1708.h: 216: };
[; ;pic16f1708.h: 217: } FSR1Lbits_t;
[; ;pic16f1708.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1708.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1708.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1708.h: 232: typedef union {
[; ;pic16f1708.h: 233: struct {
[; ;pic16f1708.h: 234: unsigned FSR1H :8;
[; ;pic16f1708.h: 235: };
[; ;pic16f1708.h: 236: } FSR1Hbits_t;
[; ;pic16f1708.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1708.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1708.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1708.h: 251: typedef union {
[; ;pic16f1708.h: 252: struct {
[; ;pic16f1708.h: 253: unsigned BSR :5;
[; ;pic16f1708.h: 254: };
[; ;pic16f1708.h: 255: struct {
[; ;pic16f1708.h: 256: unsigned BSR0 :1;
[; ;pic16f1708.h: 257: unsigned BSR1 :1;
[; ;pic16f1708.h: 258: unsigned BSR2 :1;
[; ;pic16f1708.h: 259: unsigned BSR3 :1;
[; ;pic16f1708.h: 260: unsigned BSR4 :1;
[; ;pic16f1708.h: 261: };
[; ;pic16f1708.h: 262: } BSRbits_t;
[; ;pic16f1708.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1708.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1708.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1708.h: 302: typedef union {
[; ;pic16f1708.h: 303: struct {
[; ;pic16f1708.h: 304: unsigned WREG0 :8;
[; ;pic16f1708.h: 305: };
[; ;pic16f1708.h: 306: } WREGbits_t;
[; ;pic16f1708.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1708.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1708.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1708.h: 321: typedef union {
[; ;pic16f1708.h: 322: struct {
[; ;pic16f1708.h: 323: unsigned PCLATH :7;
[; ;pic16f1708.h: 324: };
[; ;pic16f1708.h: 325: } PCLATHbits_t;
[; ;pic16f1708.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1708.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1708.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1708.h: 340: typedef union {
[; ;pic16f1708.h: 341: struct {
[; ;pic16f1708.h: 342: unsigned IOCIF :1;
[; ;pic16f1708.h: 343: unsigned INTF :1;
[; ;pic16f1708.h: 344: unsigned TMR0IF :1;
[; ;pic16f1708.h: 345: unsigned IOCIE :1;
[; ;pic16f1708.h: 346: unsigned INTE :1;
[; ;pic16f1708.h: 347: unsigned TMR0IE :1;
[; ;pic16f1708.h: 348: unsigned PEIE :1;
[; ;pic16f1708.h: 349: unsigned GIE :1;
[; ;pic16f1708.h: 350: };
[; ;pic16f1708.h: 351: struct {
[; ;pic16f1708.h: 352: unsigned :2;
[; ;pic16f1708.h: 353: unsigned T0IF :1;
[; ;pic16f1708.h: 354: unsigned :2;
[; ;pic16f1708.h: 355: unsigned T0IE :1;
[; ;pic16f1708.h: 356: };
[; ;pic16f1708.h: 357: } INTCONbits_t;
[; ;pic16f1708.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1708.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1708.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1708.h: 417: typedef union {
[; ;pic16f1708.h: 418: struct {
[; ;pic16f1708.h: 419: unsigned RA0 :1;
[; ;pic16f1708.h: 420: unsigned RA1 :1;
[; ;pic16f1708.h: 421: unsigned RA2 :1;
[; ;pic16f1708.h: 422: unsigned RA3 :1;
[; ;pic16f1708.h: 423: unsigned RA4 :1;
[; ;pic16f1708.h: 424: unsigned RA5 :1;
[; ;pic16f1708.h: 425: };
[; ;pic16f1708.h: 426: } PORTAbits_t;
[; ;pic16f1708.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1708.h: 461: extern volatile unsigned char PORTB @ 0x00D;
"463
[; ;pic16f1708.h: 463: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1708.h: 466: typedef union {
[; ;pic16f1708.h: 467: struct {
[; ;pic16f1708.h: 468: unsigned :4;
[; ;pic16f1708.h: 469: unsigned RB4 :1;
[; ;pic16f1708.h: 470: unsigned RB5 :1;
[; ;pic16f1708.h: 471: unsigned RB6 :1;
[; ;pic16f1708.h: 472: unsigned RB7 :1;
[; ;pic16f1708.h: 473: };
[; ;pic16f1708.h: 474: } PORTBbits_t;
[; ;pic16f1708.h: 475: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1708.h: 499: extern volatile unsigned char PORTC @ 0x00E;
"501
[; ;pic16f1708.h: 501: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1708.h: 504: typedef union {
[; ;pic16f1708.h: 505: struct {
[; ;pic16f1708.h: 506: unsigned RC0 :1;
[; ;pic16f1708.h: 507: unsigned RC1 :1;
[; ;pic16f1708.h: 508: unsigned RC2 :1;
[; ;pic16f1708.h: 509: unsigned RC3 :1;
[; ;pic16f1708.h: 510: unsigned RC4 :1;
[; ;pic16f1708.h: 511: unsigned RC5 :1;
[; ;pic16f1708.h: 512: unsigned RC6 :1;
[; ;pic16f1708.h: 513: unsigned RC7 :1;
[; ;pic16f1708.h: 514: };
[; ;pic16f1708.h: 515: } PORTCbits_t;
[; ;pic16f1708.h: 516: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1708.h: 560: extern volatile unsigned char PIR1 @ 0x011;
"562
[; ;pic16f1708.h: 562: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1708.h: 565: typedef union {
[; ;pic16f1708.h: 566: struct {
[; ;pic16f1708.h: 567: unsigned TMR1IF :1;
[; ;pic16f1708.h: 568: unsigned TMR2IF :1;
[; ;pic16f1708.h: 569: unsigned CCP1IF :1;
[; ;pic16f1708.h: 570: unsigned SSP1IF :1;
[; ;pic16f1708.h: 571: unsigned TXIF :1;
[; ;pic16f1708.h: 572: unsigned RCIF :1;
[; ;pic16f1708.h: 573: unsigned ADIF :1;
[; ;pic16f1708.h: 574: unsigned TMR1GIF :1;
[; ;pic16f1708.h: 575: };
[; ;pic16f1708.h: 576: struct {
[; ;pic16f1708.h: 577: unsigned :2;
[; ;pic16f1708.h: 578: unsigned CCPIF :1;
[; ;pic16f1708.h: 579: };
[; ;pic16f1708.h: 580: } PIR1bits_t;
[; ;pic16f1708.h: 581: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1708.h: 630: extern volatile unsigned char PIR2 @ 0x012;
"632
[; ;pic16f1708.h: 632: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1708.h: 635: typedef union {
[; ;pic16f1708.h: 636: struct {
[; ;pic16f1708.h: 637: unsigned CCP2IF :1;
[; ;pic16f1708.h: 638: unsigned TMR4IF :1;
[; ;pic16f1708.h: 639: unsigned TMR6IF :1;
[; ;pic16f1708.h: 640: unsigned BCL1IF :1;
[; ;pic16f1708.h: 641: unsigned :1;
[; ;pic16f1708.h: 642: unsigned C1IF :1;
[; ;pic16f1708.h: 643: unsigned C2IF :1;
[; ;pic16f1708.h: 644: unsigned OSFIF :1;
[; ;pic16f1708.h: 645: };
[; ;pic16f1708.h: 646: } PIR2bits_t;
[; ;pic16f1708.h: 647: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1708.h: 686: extern volatile unsigned char PIR3 @ 0x013;
"688
[; ;pic16f1708.h: 688: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1708.h: 691: typedef union {
[; ;pic16f1708.h: 692: struct {
[; ;pic16f1708.h: 693: unsigned CLC1IF :1;
[; ;pic16f1708.h: 694: unsigned CLC2IF :1;
[; ;pic16f1708.h: 695: unsigned CLC3IF :1;
[; ;pic16f1708.h: 696: unsigned :1;
[; ;pic16f1708.h: 697: unsigned ZCDIF :1;
[; ;pic16f1708.h: 698: unsigned COGIF :1;
[; ;pic16f1708.h: 699: };
[; ;pic16f1708.h: 700: } PIR3bits_t;
[; ;pic16f1708.h: 701: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1708.h: 730: extern volatile unsigned char TMR0 @ 0x015;
"732
[; ;pic16f1708.h: 732: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1708.h: 735: typedef union {
[; ;pic16f1708.h: 736: struct {
[; ;pic16f1708.h: 737: unsigned TMR0 :8;
[; ;pic16f1708.h: 738: };
[; ;pic16f1708.h: 739: } TMR0bits_t;
[; ;pic16f1708.h: 740: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1708.h: 749: extern volatile unsigned short TMR1 @ 0x016;
"751
[; ;pic16f1708.h: 751: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1708.h: 755: extern volatile unsigned char TMR1L @ 0x016;
"757
[; ;pic16f1708.h: 757: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1708.h: 760: typedef union {
[; ;pic16f1708.h: 761: struct {
[; ;pic16f1708.h: 762: unsigned TMR1L :8;
[; ;pic16f1708.h: 763: };
[; ;pic16f1708.h: 764: } TMR1Lbits_t;
[; ;pic16f1708.h: 765: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1708.h: 774: extern volatile unsigned char TMR1H @ 0x017;
"776
[; ;pic16f1708.h: 776: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1708.h: 779: typedef union {
[; ;pic16f1708.h: 780: struct {
[; ;pic16f1708.h: 781: unsigned TMR1H :8;
[; ;pic16f1708.h: 782: };
[; ;pic16f1708.h: 783: } TMR1Hbits_t;
[; ;pic16f1708.h: 784: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1708.h: 793: extern volatile unsigned char T1CON @ 0x018;
"795
[; ;pic16f1708.h: 795: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1708.h: 798: typedef union {
[; ;pic16f1708.h: 799: struct {
[; ;pic16f1708.h: 800: unsigned TMR1ON :1;
[; ;pic16f1708.h: 801: unsigned :1;
[; ;pic16f1708.h: 802: unsigned nT1SYNC :1;
[; ;pic16f1708.h: 803: unsigned T1OSCEN :1;
[; ;pic16f1708.h: 804: unsigned T1CKPS :2;
[; ;pic16f1708.h: 805: unsigned TMR1CS :2;
[; ;pic16f1708.h: 806: };
[; ;pic16f1708.h: 807: struct {
[; ;pic16f1708.h: 808: unsigned :4;
[; ;pic16f1708.h: 809: unsigned T1CKPS0 :1;
[; ;pic16f1708.h: 810: unsigned T1CKPS1 :1;
[; ;pic16f1708.h: 811: unsigned TMR1CS0 :1;
[; ;pic16f1708.h: 812: unsigned TMR1CS1 :1;
[; ;pic16f1708.h: 813: };
[; ;pic16f1708.h: 814: } T1CONbits_t;
[; ;pic16f1708.h: 815: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1708.h: 864: extern volatile unsigned char T1GCON @ 0x019;
"866
[; ;pic16f1708.h: 866: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1708.h: 869: typedef union {
[; ;pic16f1708.h: 870: struct {
[; ;pic16f1708.h: 871: unsigned T1GSS :2;
[; ;pic16f1708.h: 872: unsigned T1GVAL :1;
[; ;pic16f1708.h: 873: unsigned T1GGO_nDONE :1;
[; ;pic16f1708.h: 874: unsigned T1GSPM :1;
[; ;pic16f1708.h: 875: unsigned T1GTM :1;
[; ;pic16f1708.h: 876: unsigned T1GPOL :1;
[; ;pic16f1708.h: 877: unsigned TMR1GE :1;
[; ;pic16f1708.h: 878: };
[; ;pic16f1708.h: 879: struct {
[; ;pic16f1708.h: 880: unsigned T1GSS0 :1;
[; ;pic16f1708.h: 881: unsigned T1GSS1 :1;
[; ;pic16f1708.h: 882: };
[; ;pic16f1708.h: 883: } T1GCONbits_t;
[; ;pic16f1708.h: 884: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1708.h: 933: extern volatile unsigned char TMR2 @ 0x01A;
"935
[; ;pic16f1708.h: 935: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1708.h: 938: typedef union {
[; ;pic16f1708.h: 939: struct {
[; ;pic16f1708.h: 940: unsigned TMR2 :8;
[; ;pic16f1708.h: 941: };
[; ;pic16f1708.h: 942: } TMR2bits_t;
[; ;pic16f1708.h: 943: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1708.h: 952: extern volatile unsigned char PR2 @ 0x01B;
"954
[; ;pic16f1708.h: 954: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1708.h: 957: typedef union {
[; ;pic16f1708.h: 958: struct {
[; ;pic16f1708.h: 959: unsigned PR2 :8;
[; ;pic16f1708.h: 960: };
[; ;pic16f1708.h: 961: } PR2bits_t;
[; ;pic16f1708.h: 962: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1708.h: 971: extern volatile unsigned char T2CON @ 0x01C;
"973
[; ;pic16f1708.h: 973: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1708.h: 976: typedef union {
[; ;pic16f1708.h: 977: struct {
[; ;pic16f1708.h: 978: unsigned T2CKPS :2;
[; ;pic16f1708.h: 979: unsigned TMR2ON :1;
[; ;pic16f1708.h: 980: unsigned T2OUTPS :4;
[; ;pic16f1708.h: 981: };
[; ;pic16f1708.h: 982: struct {
[; ;pic16f1708.h: 983: unsigned T2CKPS0 :1;
[; ;pic16f1708.h: 984: unsigned T2CKPS1 :1;
[; ;pic16f1708.h: 985: unsigned :1;
[; ;pic16f1708.h: 986: unsigned T2OUTPS0 :1;
[; ;pic16f1708.h: 987: unsigned T2OUTPS1 :1;
[; ;pic16f1708.h: 988: unsigned T2OUTPS2 :1;
[; ;pic16f1708.h: 989: unsigned T2OUTPS3 :1;
[; ;pic16f1708.h: 990: };
[; ;pic16f1708.h: 991: } T2CONbits_t;
[; ;pic16f1708.h: 992: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1708.h: 1041: extern volatile unsigned char TRISA @ 0x08C;
"1043
[; ;pic16f1708.h: 1043: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1708.h: 1046: typedef union {
[; ;pic16f1708.h: 1047: struct {
[; ;pic16f1708.h: 1048: unsigned TRISA0 :1;
[; ;pic16f1708.h: 1049: unsigned TRISA1 :1;
[; ;pic16f1708.h: 1050: unsigned TRISA2 :1;
[; ;pic16f1708.h: 1051: unsigned :1;
[; ;pic16f1708.h: 1052: unsigned TRISA4 :1;
[; ;pic16f1708.h: 1053: unsigned TRISA5 :1;
[; ;pic16f1708.h: 1054: };
[; ;pic16f1708.h: 1055: } TRISAbits_t;
[; ;pic16f1708.h: 1056: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1708.h: 1085: extern volatile unsigned char TRISB @ 0x08D;
"1087
[; ;pic16f1708.h: 1087: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1708.h: 1090: typedef union {
[; ;pic16f1708.h: 1091: struct {
[; ;pic16f1708.h: 1092: unsigned :4;
[; ;pic16f1708.h: 1093: unsigned TRISB4 :1;
[; ;pic16f1708.h: 1094: unsigned TRISB5 :1;
[; ;pic16f1708.h: 1095: unsigned TRISB6 :1;
[; ;pic16f1708.h: 1096: unsigned TRISB7 :1;
[; ;pic16f1708.h: 1097: };
[; ;pic16f1708.h: 1098: } TRISBbits_t;
[; ;pic16f1708.h: 1099: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1708.h: 1123: extern volatile unsigned char TRISC @ 0x08E;
"1125
[; ;pic16f1708.h: 1125: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1708.h: 1128: typedef union {
[; ;pic16f1708.h: 1129: struct {
[; ;pic16f1708.h: 1130: unsigned TRISC0 :1;
[; ;pic16f1708.h: 1131: unsigned TRISC1 :1;
[; ;pic16f1708.h: 1132: unsigned TRISC2 :1;
[; ;pic16f1708.h: 1133: unsigned TRISC3 :1;
[; ;pic16f1708.h: 1134: unsigned TRISC4 :1;
[; ;pic16f1708.h: 1135: unsigned TRISC5 :1;
[; ;pic16f1708.h: 1136: unsigned TRISC6 :1;
[; ;pic16f1708.h: 1137: unsigned TRISC7 :1;
[; ;pic16f1708.h: 1138: };
[; ;pic16f1708.h: 1139: } TRISCbits_t;
[; ;pic16f1708.h: 1140: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1708.h: 1184: extern volatile unsigned char PIE1 @ 0x091;
"1186
[; ;pic16f1708.h: 1186: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1708.h: 1189: typedef union {
[; ;pic16f1708.h: 1190: struct {
[; ;pic16f1708.h: 1191: unsigned TMR1IE :1;
[; ;pic16f1708.h: 1192: unsigned TMR2IE :1;
[; ;pic16f1708.h: 1193: unsigned CCP1IE :1;
[; ;pic16f1708.h: 1194: unsigned SSP1IE :1;
[; ;pic16f1708.h: 1195: unsigned TXIE :1;
[; ;pic16f1708.h: 1196: unsigned RCIE :1;
[; ;pic16f1708.h: 1197: unsigned ADIE :1;
[; ;pic16f1708.h: 1198: unsigned TMR1GIE :1;
[; ;pic16f1708.h: 1199: };
[; ;pic16f1708.h: 1200: struct {
[; ;pic16f1708.h: 1201: unsigned :2;
[; ;pic16f1708.h: 1202: unsigned CCPIE :1;
[; ;pic16f1708.h: 1203: };
[; ;pic16f1708.h: 1204: } PIE1bits_t;
[; ;pic16f1708.h: 1205: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1708.h: 1254: extern volatile unsigned char PIE2 @ 0x092;
"1256
[; ;pic16f1708.h: 1256: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1708.h: 1259: typedef union {
[; ;pic16f1708.h: 1260: struct {
[; ;pic16f1708.h: 1261: unsigned CCP2IE :1;
[; ;pic16f1708.h: 1262: unsigned TMR4IE :1;
[; ;pic16f1708.h: 1263: unsigned TMR6IE :1;
[; ;pic16f1708.h: 1264: unsigned BCL1IE :1;
[; ;pic16f1708.h: 1265: unsigned :1;
[; ;pic16f1708.h: 1266: unsigned C1IE :1;
[; ;pic16f1708.h: 1267: unsigned C2IE :1;
[; ;pic16f1708.h: 1268: unsigned OSFIE :1;
[; ;pic16f1708.h: 1269: };
[; ;pic16f1708.h: 1270: } PIE2bits_t;
[; ;pic16f1708.h: 1271: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1708.h: 1310: extern volatile unsigned char PIE3 @ 0x093;
"1312
[; ;pic16f1708.h: 1312: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1708.h: 1315: typedef union {
[; ;pic16f1708.h: 1316: struct {
[; ;pic16f1708.h: 1317: unsigned CLC1IE :1;
[; ;pic16f1708.h: 1318: unsigned CLC2IE :1;
[; ;pic16f1708.h: 1319: unsigned CLC3IE :1;
[; ;pic16f1708.h: 1320: unsigned :1;
[; ;pic16f1708.h: 1321: unsigned ZCDIE :1;
[; ;pic16f1708.h: 1322: unsigned COGIE :1;
[; ;pic16f1708.h: 1323: };
[; ;pic16f1708.h: 1324: } PIE3bits_t;
[; ;pic16f1708.h: 1325: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1708.h: 1354: extern volatile unsigned char OPTION_REG @ 0x095;
"1356
[; ;pic16f1708.h: 1356: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1708.h: 1359: typedef union {
[; ;pic16f1708.h: 1360: struct {
[; ;pic16f1708.h: 1361: unsigned PS :3;
[; ;pic16f1708.h: 1362: unsigned PSA :1;
[; ;pic16f1708.h: 1363: unsigned TMR0SE :1;
[; ;pic16f1708.h: 1364: unsigned TMR0CS :1;
[; ;pic16f1708.h: 1365: unsigned INTEDG :1;
[; ;pic16f1708.h: 1366: unsigned nWPUEN :1;
[; ;pic16f1708.h: 1367: };
[; ;pic16f1708.h: 1368: struct {
[; ;pic16f1708.h: 1369: unsigned PS0 :1;
[; ;pic16f1708.h: 1370: unsigned PS1 :1;
[; ;pic16f1708.h: 1371: unsigned PS2 :1;
[; ;pic16f1708.h: 1372: unsigned :1;
[; ;pic16f1708.h: 1373: unsigned T0SE :1;
[; ;pic16f1708.h: 1374: unsigned T0CS :1;
[; ;pic16f1708.h: 1375: };
[; ;pic16f1708.h: 1376: } OPTION_REGbits_t;
[; ;pic16f1708.h: 1377: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1708.h: 1436: extern volatile unsigned char PCON @ 0x096;
"1438
[; ;pic16f1708.h: 1438: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1708.h: 1441: typedef union {
[; ;pic16f1708.h: 1442: struct {
[; ;pic16f1708.h: 1443: unsigned nBOR :1;
[; ;pic16f1708.h: 1444: unsigned nPOR :1;
[; ;pic16f1708.h: 1445: unsigned nRI :1;
[; ;pic16f1708.h: 1446: unsigned nRMCLR :1;
[; ;pic16f1708.h: 1447: unsigned nRWDT :1;
[; ;pic16f1708.h: 1448: unsigned :1;
[; ;pic16f1708.h: 1449: unsigned STKUNF :1;
[; ;pic16f1708.h: 1450: unsigned STKOVF :1;
[; ;pic16f1708.h: 1451: };
[; ;pic16f1708.h: 1452: } PCONbits_t;
[; ;pic16f1708.h: 1453: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1708.h: 1492: extern volatile unsigned char WDTCON @ 0x097;
"1494
[; ;pic16f1708.h: 1494: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1708.h: 1497: typedef union {
[; ;pic16f1708.h: 1498: struct {
[; ;pic16f1708.h: 1499: unsigned SWDTEN :1;
[; ;pic16f1708.h: 1500: unsigned WDTPS :5;
[; ;pic16f1708.h: 1501: };
[; ;pic16f1708.h: 1502: struct {
[; ;pic16f1708.h: 1503: unsigned :1;
[; ;pic16f1708.h: 1504: unsigned WDTPS0 :1;
[; ;pic16f1708.h: 1505: unsigned WDTPS1 :1;
[; ;pic16f1708.h: 1506: unsigned WDTPS2 :1;
[; ;pic16f1708.h: 1507: unsigned WDTPS3 :1;
[; ;pic16f1708.h: 1508: unsigned WDTPS4 :1;
[; ;pic16f1708.h: 1509: };
[; ;pic16f1708.h: 1510: } WDTCONbits_t;
[; ;pic16f1708.h: 1511: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1708.h: 1550: extern volatile unsigned char OSCTUNE @ 0x098;
"1552
[; ;pic16f1708.h: 1552: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1708.h: 1555: typedef union {
[; ;pic16f1708.h: 1556: struct {
[; ;pic16f1708.h: 1557: unsigned TUN :6;
[; ;pic16f1708.h: 1558: };
[; ;pic16f1708.h: 1559: struct {
[; ;pic16f1708.h: 1560: unsigned TUN0 :1;
[; ;pic16f1708.h: 1561: unsigned TUN1 :1;
[; ;pic16f1708.h: 1562: unsigned TUN2 :1;
[; ;pic16f1708.h: 1563: unsigned TUN3 :1;
[; ;pic16f1708.h: 1564: unsigned TUN4 :1;
[; ;pic16f1708.h: 1565: unsigned TUN5 :1;
[; ;pic16f1708.h: 1566: };
[; ;pic16f1708.h: 1567: } OSCTUNEbits_t;
[; ;pic16f1708.h: 1568: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1708.h: 1607: extern volatile unsigned char OSCCON @ 0x099;
"1609
[; ;pic16f1708.h: 1609: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1708.h: 1612: typedef union {
[; ;pic16f1708.h: 1613: struct {
[; ;pic16f1708.h: 1614: unsigned SCS :2;
[; ;pic16f1708.h: 1615: unsigned :1;
[; ;pic16f1708.h: 1616: unsigned IRCF :4;
[; ;pic16f1708.h: 1617: unsigned SPLLEN :1;
[; ;pic16f1708.h: 1618: };
[; ;pic16f1708.h: 1619: struct {
[; ;pic16f1708.h: 1620: unsigned SCS0 :1;
[; ;pic16f1708.h: 1621: unsigned SCS1 :1;
[; ;pic16f1708.h: 1622: unsigned :1;
[; ;pic16f1708.h: 1623: unsigned IRCF0 :1;
[; ;pic16f1708.h: 1624: unsigned IRCF1 :1;
[; ;pic16f1708.h: 1625: unsigned IRCF2 :1;
[; ;pic16f1708.h: 1626: unsigned IRCF3 :1;
[; ;pic16f1708.h: 1627: };
[; ;pic16f1708.h: 1628: } OSCCONbits_t;
[; ;pic16f1708.h: 1629: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1708.h: 1678: extern volatile unsigned char OSCSTAT @ 0x09A;
"1680
[; ;pic16f1708.h: 1680: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1708.h: 1683: typedef union {
[; ;pic16f1708.h: 1684: struct {
[; ;pic16f1708.h: 1685: unsigned HFIOFS :1;
[; ;pic16f1708.h: 1686: unsigned LFIOFR :1;
[; ;pic16f1708.h: 1687: unsigned MFIOFR :1;
[; ;pic16f1708.h: 1688: unsigned HFIOFL :1;
[; ;pic16f1708.h: 1689: unsigned HFIOFR :1;
[; ;pic16f1708.h: 1690: unsigned OSTS :1;
[; ;pic16f1708.h: 1691: unsigned PLLR :1;
[; ;pic16f1708.h: 1692: unsigned SOSCR :1;
[; ;pic16f1708.h: 1693: };
[; ;pic16f1708.h: 1694: } OSCSTATbits_t;
[; ;pic16f1708.h: 1695: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1708.h: 1739: extern volatile unsigned short ADRES @ 0x09B;
"1741
[; ;pic16f1708.h: 1741: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1708.h: 1745: extern volatile unsigned char ADRESL @ 0x09B;
"1747
[; ;pic16f1708.h: 1747: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1708.h: 1750: typedef union {
[; ;pic16f1708.h: 1751: struct {
[; ;pic16f1708.h: 1752: unsigned ADRESL :8;
[; ;pic16f1708.h: 1753: };
[; ;pic16f1708.h: 1754: } ADRESLbits_t;
[; ;pic16f1708.h: 1755: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1708.h: 1764: extern volatile unsigned char ADRESH @ 0x09C;
"1766
[; ;pic16f1708.h: 1766: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1708.h: 1769: typedef union {
[; ;pic16f1708.h: 1770: struct {
[; ;pic16f1708.h: 1771: unsigned ADRESH :8;
[; ;pic16f1708.h: 1772: };
[; ;pic16f1708.h: 1773: } ADRESHbits_t;
[; ;pic16f1708.h: 1774: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1708.h: 1783: extern volatile unsigned char ADCON0 @ 0x09D;
"1785
[; ;pic16f1708.h: 1785: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1708.h: 1788: typedef union {
[; ;pic16f1708.h: 1789: struct {
[; ;pic16f1708.h: 1790: unsigned ADON :1;
[; ;pic16f1708.h: 1791: unsigned GO_nDONE :1;
[; ;pic16f1708.h: 1792: unsigned CHS :5;
[; ;pic16f1708.h: 1793: };
[; ;pic16f1708.h: 1794: struct {
[; ;pic16f1708.h: 1795: unsigned :1;
[; ;pic16f1708.h: 1796: unsigned ADGO :1;
[; ;pic16f1708.h: 1797: unsigned CHS0 :1;
[; ;pic16f1708.h: 1798: unsigned CHS1 :1;
[; ;pic16f1708.h: 1799: unsigned CHS2 :1;
[; ;pic16f1708.h: 1800: unsigned CHS3 :1;
[; ;pic16f1708.h: 1801: unsigned CHS4 :1;
[; ;pic16f1708.h: 1802: };
[; ;pic16f1708.h: 1803: struct {
[; ;pic16f1708.h: 1804: unsigned :1;
[; ;pic16f1708.h: 1805: unsigned GO :1;
[; ;pic16f1708.h: 1806: };
[; ;pic16f1708.h: 1807: } ADCON0bits_t;
[; ;pic16f1708.h: 1808: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1708.h: 1862: extern volatile unsigned char ADCON1 @ 0x09E;
"1864
[; ;pic16f1708.h: 1864: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1708.h: 1867: typedef union {
[; ;pic16f1708.h: 1868: struct {
[; ;pic16f1708.h: 1869: unsigned ADPREF :2;
[; ;pic16f1708.h: 1870: unsigned ADNREF :1;
[; ;pic16f1708.h: 1871: unsigned :1;
[; ;pic16f1708.h: 1872: unsigned ADCS :3;
[; ;pic16f1708.h: 1873: unsigned ADFM :1;
[; ;pic16f1708.h: 1874: };
[; ;pic16f1708.h: 1875: struct {
[; ;pic16f1708.h: 1876: unsigned ADPREF0 :1;
[; ;pic16f1708.h: 1877: unsigned ADPREF1 :1;
[; ;pic16f1708.h: 1878: unsigned :2;
[; ;pic16f1708.h: 1879: unsigned ADCS0 :1;
[; ;pic16f1708.h: 1880: unsigned ADCS1 :1;
[; ;pic16f1708.h: 1881: unsigned ADCS2 :1;
[; ;pic16f1708.h: 1882: };
[; ;pic16f1708.h: 1883: } ADCON1bits_t;
[; ;pic16f1708.h: 1884: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1708.h: 1933: extern volatile unsigned char ADCON2 @ 0x09F;
"1935
[; ;pic16f1708.h: 1935: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1708.h: 1938: typedef union {
[; ;pic16f1708.h: 1939: struct {
[; ;pic16f1708.h: 1940: unsigned :4;
[; ;pic16f1708.h: 1941: unsigned TRIGSEL :4;
[; ;pic16f1708.h: 1942: };
[; ;pic16f1708.h: 1943: struct {
[; ;pic16f1708.h: 1944: unsigned :4;
[; ;pic16f1708.h: 1945: unsigned TRIGSEL0 :1;
[; ;pic16f1708.h: 1946: unsigned TRIGSEL1 :1;
[; ;pic16f1708.h: 1947: unsigned TRIGSEL2 :1;
[; ;pic16f1708.h: 1948: unsigned TRIGSEL3 :1;
[; ;pic16f1708.h: 1949: };
[; ;pic16f1708.h: 1950: } ADCON2bits_t;
[; ;pic16f1708.h: 1951: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1708.h: 1980: extern volatile unsigned char LATA @ 0x10C;
"1982
[; ;pic16f1708.h: 1982: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1708.h: 1985: typedef union {
[; ;pic16f1708.h: 1986: struct {
[; ;pic16f1708.h: 1987: unsigned LATA0 :1;
[; ;pic16f1708.h: 1988: unsigned LATA1 :1;
[; ;pic16f1708.h: 1989: unsigned LATA2 :1;
[; ;pic16f1708.h: 1990: unsigned :1;
[; ;pic16f1708.h: 1991: unsigned LATA4 :1;
[; ;pic16f1708.h: 1992: unsigned LATA5 :1;
[; ;pic16f1708.h: 1993: };
[; ;pic16f1708.h: 1994: } LATAbits_t;
[; ;pic16f1708.h: 1995: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1708.h: 2024: extern volatile unsigned char LATB @ 0x10D;
"2026
[; ;pic16f1708.h: 2026: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1708.h: 2029: typedef union {
[; ;pic16f1708.h: 2030: struct {
[; ;pic16f1708.h: 2031: unsigned :4;
[; ;pic16f1708.h: 2032: unsigned LATB4 :1;
[; ;pic16f1708.h: 2033: unsigned LATB5 :1;
[; ;pic16f1708.h: 2034: unsigned LATB6 :1;
[; ;pic16f1708.h: 2035: unsigned LATB7 :1;
[; ;pic16f1708.h: 2036: };
[; ;pic16f1708.h: 2037: } LATBbits_t;
[; ;pic16f1708.h: 2038: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1708.h: 2062: extern volatile unsigned char LATC @ 0x10E;
"2064
[; ;pic16f1708.h: 2064: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1708.h: 2067: typedef union {
[; ;pic16f1708.h: 2068: struct {
[; ;pic16f1708.h: 2069: unsigned LATC0 :1;
[; ;pic16f1708.h: 2070: unsigned LATC1 :1;
[; ;pic16f1708.h: 2071: unsigned LATC2 :1;
[; ;pic16f1708.h: 2072: unsigned LATC3 :1;
[; ;pic16f1708.h: 2073: unsigned LATC4 :1;
[; ;pic16f1708.h: 2074: unsigned LATC5 :1;
[; ;pic16f1708.h: 2075: unsigned LATC6 :1;
[; ;pic16f1708.h: 2076: unsigned LATC7 :1;
[; ;pic16f1708.h: 2077: };
[; ;pic16f1708.h: 2078: } LATCbits_t;
[; ;pic16f1708.h: 2079: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1708.h: 2123: extern volatile unsigned char CM1CON0 @ 0x111;
"2125
[; ;pic16f1708.h: 2125: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1708.h: 2128: typedef union {
[; ;pic16f1708.h: 2129: struct {
[; ;pic16f1708.h: 2130: unsigned C1SYNC :1;
[; ;pic16f1708.h: 2131: unsigned C1HYS :1;
[; ;pic16f1708.h: 2132: unsigned C1SP :1;
[; ;pic16f1708.h: 2133: unsigned C1ZLF :1;
[; ;pic16f1708.h: 2134: unsigned C1POL :1;
[; ;pic16f1708.h: 2135: unsigned :1;
[; ;pic16f1708.h: 2136: unsigned C1OUT :1;
[; ;pic16f1708.h: 2137: unsigned C1ON :1;
[; ;pic16f1708.h: 2138: };
[; ;pic16f1708.h: 2139: } CM1CON0bits_t;
[; ;pic16f1708.h: 2140: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1708.h: 2179: extern volatile unsigned char CM1CON1 @ 0x112;
"2181
[; ;pic16f1708.h: 2181: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1708.h: 2184: typedef union {
[; ;pic16f1708.h: 2185: struct {
[; ;pic16f1708.h: 2186: unsigned C1NCH :3;
[; ;pic16f1708.h: 2187: unsigned C1PCH :3;
[; ;pic16f1708.h: 2188: unsigned C1INTN :1;
[; ;pic16f1708.h: 2189: unsigned C1INTP :1;
[; ;pic16f1708.h: 2190: };
[; ;pic16f1708.h: 2191: struct {
[; ;pic16f1708.h: 2192: unsigned C1NCH0 :1;
[; ;pic16f1708.h: 2193: unsigned C1NCH1 :1;
[; ;pic16f1708.h: 2194: unsigned C1NCH2 :1;
[; ;pic16f1708.h: 2195: unsigned C1PCH0 :1;
[; ;pic16f1708.h: 2196: unsigned C1PCH1 :1;
[; ;pic16f1708.h: 2197: unsigned C1PCH2 :1;
[; ;pic16f1708.h: 2198: };
[; ;pic16f1708.h: 2199: } CM1CON1bits_t;
[; ;pic16f1708.h: 2200: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1708.h: 2254: extern volatile unsigned char CM2CON0 @ 0x113;
"2256
[; ;pic16f1708.h: 2256: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1708.h: 2259: typedef union {
[; ;pic16f1708.h: 2260: struct {
[; ;pic16f1708.h: 2261: unsigned C2SYNC :1;
[; ;pic16f1708.h: 2262: unsigned C2HYS :1;
[; ;pic16f1708.h: 2263: unsigned C2SP :1;
[; ;pic16f1708.h: 2264: unsigned C2ZLF :1;
[; ;pic16f1708.h: 2265: unsigned C2POL :1;
[; ;pic16f1708.h: 2266: unsigned :1;
[; ;pic16f1708.h: 2267: unsigned C2OUT :1;
[; ;pic16f1708.h: 2268: unsigned C2ON :1;
[; ;pic16f1708.h: 2269: };
[; ;pic16f1708.h: 2270: } CM2CON0bits_t;
[; ;pic16f1708.h: 2271: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1708.h: 2310: extern volatile unsigned char CM2CON1 @ 0x114;
"2312
[; ;pic16f1708.h: 2312: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1708.h: 2315: typedef union {
[; ;pic16f1708.h: 2316: struct {
[; ;pic16f1708.h: 2317: unsigned C2NCH :3;
[; ;pic16f1708.h: 2318: unsigned C2PCH :3;
[; ;pic16f1708.h: 2319: unsigned C2INTN :1;
[; ;pic16f1708.h: 2320: unsigned C2INTP :1;
[; ;pic16f1708.h: 2321: };
[; ;pic16f1708.h: 2322: struct {
[; ;pic16f1708.h: 2323: unsigned C2NCH0 :1;
[; ;pic16f1708.h: 2324: unsigned C2NCH1 :1;
[; ;pic16f1708.h: 2325: unsigned C2NCH2 :1;
[; ;pic16f1708.h: 2326: unsigned C2PCH0 :1;
[; ;pic16f1708.h: 2327: unsigned C2PCH1 :1;
[; ;pic16f1708.h: 2328: unsigned C2PCH2 :1;
[; ;pic16f1708.h: 2329: };
[; ;pic16f1708.h: 2330: } CM2CON1bits_t;
[; ;pic16f1708.h: 2331: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1708.h: 2385: extern volatile unsigned char CMOUT @ 0x115;
"2387
[; ;pic16f1708.h: 2387: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1708.h: 2390: typedef union {
[; ;pic16f1708.h: 2391: struct {
[; ;pic16f1708.h: 2392: unsigned MC1OUT :1;
[; ;pic16f1708.h: 2393: unsigned MC2OUT :1;
[; ;pic16f1708.h: 2394: };
[; ;pic16f1708.h: 2395: } CMOUTbits_t;
[; ;pic16f1708.h: 2396: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1708.h: 2410: extern volatile unsigned char BORCON @ 0x116;
"2412
[; ;pic16f1708.h: 2412: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1708.h: 2415: typedef union {
[; ;pic16f1708.h: 2416: struct {
[; ;pic16f1708.h: 2417: unsigned BORRDY :1;
[; ;pic16f1708.h: 2418: unsigned :5;
[; ;pic16f1708.h: 2419: unsigned BORFS :1;
[; ;pic16f1708.h: 2420: unsigned SBOREN :1;
[; ;pic16f1708.h: 2421: };
[; ;pic16f1708.h: 2422: } BORCONbits_t;
[; ;pic16f1708.h: 2423: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1708.h: 2442: extern volatile unsigned char FVRCON @ 0x117;
"2444
[; ;pic16f1708.h: 2444: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1708.h: 2447: typedef union {
[; ;pic16f1708.h: 2448: struct {
[; ;pic16f1708.h: 2449: unsigned ADFVR :2;
[; ;pic16f1708.h: 2450: unsigned CDAFVR :2;
[; ;pic16f1708.h: 2451: unsigned TSRNG :1;
[; ;pic16f1708.h: 2452: unsigned TSEN :1;
[; ;pic16f1708.h: 2453: unsigned FVRRDY :1;
[; ;pic16f1708.h: 2454: unsigned FVREN :1;
[; ;pic16f1708.h: 2455: };
[; ;pic16f1708.h: 2456: struct {
[; ;pic16f1708.h: 2457: unsigned ADFVR0 :1;
[; ;pic16f1708.h: 2458: unsigned ADFVR1 :1;
[; ;pic16f1708.h: 2459: unsigned CDAFVR0 :1;
[; ;pic16f1708.h: 2460: unsigned CDAFVR1 :1;
[; ;pic16f1708.h: 2461: };
[; ;pic16f1708.h: 2462: } FVRCONbits_t;
[; ;pic16f1708.h: 2463: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1708.h: 2517: extern volatile unsigned char DAC1CON0 @ 0x118;
"2519
[; ;pic16f1708.h: 2519: asm("DAC1CON0 equ 0118h");
[; <" DAC1CON0 equ 0118h ;# ">
[; ;pic16f1708.h: 2522: typedef union {
[; ;pic16f1708.h: 2523: struct {
[; ;pic16f1708.h: 2524: unsigned DAC1NSS :1;
[; ;pic16f1708.h: 2525: unsigned :1;
[; ;pic16f1708.h: 2526: unsigned DAC1PSS :2;
[; ;pic16f1708.h: 2527: unsigned DAC1OE2 :1;
[; ;pic16f1708.h: 2528: unsigned DAC1OE1 :1;
[; ;pic16f1708.h: 2529: unsigned :1;
[; ;pic16f1708.h: 2530: unsigned DAC1EN :1;
[; ;pic16f1708.h: 2531: };
[; ;pic16f1708.h: 2532: struct {
[; ;pic16f1708.h: 2533: unsigned :2;
[; ;pic16f1708.h: 2534: unsigned DAC1PSS0 :1;
[; ;pic16f1708.h: 2535: unsigned DAC1PSS1 :1;
[; ;pic16f1708.h: 2536: };
[; ;pic16f1708.h: 2537: struct {
[; ;pic16f1708.h: 2538: unsigned DACNSS :1;
[; ;pic16f1708.h: 2539: unsigned :1;
[; ;pic16f1708.h: 2540: unsigned DACPSS :2;
[; ;pic16f1708.h: 2541: unsigned DACOE0 :1;
[; ;pic16f1708.h: 2542: unsigned DACOE1 :1;
[; ;pic16f1708.h: 2543: unsigned :1;
[; ;pic16f1708.h: 2544: unsigned DACEN :1;
[; ;pic16f1708.h: 2545: };
[; ;pic16f1708.h: 2546: struct {
[; ;pic16f1708.h: 2547: unsigned :2;
[; ;pic16f1708.h: 2548: unsigned DACPSS0 :1;
[; ;pic16f1708.h: 2549: unsigned DACPSS1 :1;
[; ;pic16f1708.h: 2550: };
[; ;pic16f1708.h: 2551: } DAC1CON0bits_t;
[; ;pic16f1708.h: 2552: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0x118;
[; ;pic16f1708.h: 2626: extern volatile unsigned char DAC1CON1 @ 0x119;
"2628
[; ;pic16f1708.h: 2628: asm("DAC1CON1 equ 0119h");
[; <" DAC1CON1 equ 0119h ;# ">
[; ;pic16f1708.h: 2631: typedef union {
[; ;pic16f1708.h: 2632: struct {
[; ;pic16f1708.h: 2633: unsigned DAC1R :8;
[; ;pic16f1708.h: 2634: };
[; ;pic16f1708.h: 2635: struct {
[; ;pic16f1708.h: 2636: unsigned DAC1R0 :1;
[; ;pic16f1708.h: 2637: unsigned DAC1R1 :1;
[; ;pic16f1708.h: 2638: unsigned DAC1R2 :1;
[; ;pic16f1708.h: 2639: unsigned DAC1R3 :1;
[; ;pic16f1708.h: 2640: unsigned DAC1R4 :1;
[; ;pic16f1708.h: 2641: unsigned DAC1R5 :1;
[; ;pic16f1708.h: 2642: unsigned DAC1R6 :1;
[; ;pic16f1708.h: 2643: unsigned DAC1R7 :1;
[; ;pic16f1708.h: 2644: };
[; ;pic16f1708.h: 2645: struct {
[; ;pic16f1708.h: 2646: unsigned DACR0 :1;
[; ;pic16f1708.h: 2647: unsigned DACR1 :1;
[; ;pic16f1708.h: 2648: unsigned DACR2 :1;
[; ;pic16f1708.h: 2649: unsigned DACR3 :1;
[; ;pic16f1708.h: 2650: unsigned DACR4 :1;
[; ;pic16f1708.h: 2651: unsigned DACR5 :1;
[; ;pic16f1708.h: 2652: unsigned DACR6 :1;
[; ;pic16f1708.h: 2653: unsigned DACR7 :1;
[; ;pic16f1708.h: 2654: };
[; ;pic16f1708.h: 2655: } DAC1CON1bits_t;
[; ;pic16f1708.h: 2656: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0x119;
[; ;pic16f1708.h: 2745: extern volatile unsigned char ZCD1CON @ 0x11C;
"2747
[; ;pic16f1708.h: 2747: asm("ZCD1CON equ 011Ch");
[; <" ZCD1CON equ 011Ch ;# ">
[; ;pic16f1708.h: 2750: typedef union {
[; ;pic16f1708.h: 2751: struct {
[; ;pic16f1708.h: 2752: unsigned ZCD1INTN :1;
[; ;pic16f1708.h: 2753: unsigned ZCD1INTP :1;
[; ;pic16f1708.h: 2754: unsigned :2;
[; ;pic16f1708.h: 2755: unsigned ZCD1POL :1;
[; ;pic16f1708.h: 2756: unsigned ZCD1OUT :1;
[; ;pic16f1708.h: 2757: unsigned :1;
[; ;pic16f1708.h: 2758: unsigned ZCD1EN :1;
[; ;pic16f1708.h: 2759: };
[; ;pic16f1708.h: 2760: } ZCD1CONbits_t;
[; ;pic16f1708.h: 2761: extern volatile ZCD1CONbits_t ZCD1CONbits @ 0x11C;
[; ;pic16f1708.h: 2790: extern volatile unsigned char ANSELA @ 0x18C;
"2792
[; ;pic16f1708.h: 2792: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1708.h: 2795: typedef union {
[; ;pic16f1708.h: 2796: struct {
[; ;pic16f1708.h: 2797: unsigned ANSA0 :1;
[; ;pic16f1708.h: 2798: unsigned ANSA1 :1;
[; ;pic16f1708.h: 2799: unsigned ANSA2 :1;
[; ;pic16f1708.h: 2800: unsigned :1;
[; ;pic16f1708.h: 2801: unsigned ANSA4 :1;
[; ;pic16f1708.h: 2802: unsigned ANS5 :1;
[; ;pic16f1708.h: 2803: };
[; ;pic16f1708.h: 2804: } ANSELAbits_t;
[; ;pic16f1708.h: 2805: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1708.h: 2834: extern volatile unsigned char ANSELB @ 0x18D;
"2836
[; ;pic16f1708.h: 2836: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1708.h: 2839: typedef union {
[; ;pic16f1708.h: 2840: struct {
[; ;pic16f1708.h: 2841: unsigned :4;
[; ;pic16f1708.h: 2842: unsigned ANSB4 :1;
[; ;pic16f1708.h: 2843: unsigned ANSB5 :1;
[; ;pic16f1708.h: 2844: unsigned ANSB6 :1;
[; ;pic16f1708.h: 2845: unsigned ANSB7 :1;
[; ;pic16f1708.h: 2846: };
[; ;pic16f1708.h: 2847: } ANSELBbits_t;
[; ;pic16f1708.h: 2848: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1708.h: 2872: extern volatile unsigned char ANSELC @ 0x18E;
"2874
[; ;pic16f1708.h: 2874: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1708.h: 2877: typedef union {
[; ;pic16f1708.h: 2878: struct {
[; ;pic16f1708.h: 2879: unsigned ANSC0 :1;
[; ;pic16f1708.h: 2880: unsigned ANSC1 :1;
[; ;pic16f1708.h: 2881: unsigned ANSC2 :1;
[; ;pic16f1708.h: 2882: unsigned ANSC3 :1;
[; ;pic16f1708.h: 2883: unsigned :2;
[; ;pic16f1708.h: 2884: unsigned ANSC6 :1;
[; ;pic16f1708.h: 2885: unsigned ANSC7 :1;
[; ;pic16f1708.h: 2886: };
[; ;pic16f1708.h: 2887: } ANSELCbits_t;
[; ;pic16f1708.h: 2888: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1708.h: 2922: extern volatile unsigned short PMADR @ 0x191;
"2924
[; ;pic16f1708.h: 2924: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1708.h: 2928: extern volatile unsigned char PMADRL @ 0x191;
"2930
[; ;pic16f1708.h: 2930: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1708.h: 2933: typedef union {
[; ;pic16f1708.h: 2934: struct {
[; ;pic16f1708.h: 2935: unsigned PMADRL :8;
[; ;pic16f1708.h: 2936: };
[; ;pic16f1708.h: 2937: } PMADRLbits_t;
[; ;pic16f1708.h: 2938: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1708.h: 2947: extern volatile unsigned char PMADRH @ 0x192;
"2949
[; ;pic16f1708.h: 2949: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1708.h: 2952: typedef union {
[; ;pic16f1708.h: 2953: struct {
[; ;pic16f1708.h: 2954: unsigned PMADRH :7;
[; ;pic16f1708.h: 2955: };
[; ;pic16f1708.h: 2956: } PMADRHbits_t;
[; ;pic16f1708.h: 2957: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1708.h: 2966: extern volatile unsigned short PMDAT @ 0x193;
"2968
[; ;pic16f1708.h: 2968: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1708.h: 2972: extern volatile unsigned char PMDATL @ 0x193;
"2974
[; ;pic16f1708.h: 2974: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1708.h: 2977: typedef union {
[; ;pic16f1708.h: 2978: struct {
[; ;pic16f1708.h: 2979: unsigned PMDATL :8;
[; ;pic16f1708.h: 2980: };
[; ;pic16f1708.h: 2981: } PMDATLbits_t;
[; ;pic16f1708.h: 2982: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1708.h: 2991: extern volatile unsigned char PMDATH @ 0x194;
"2993
[; ;pic16f1708.h: 2993: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1708.h: 2996: typedef union {
[; ;pic16f1708.h: 2997: struct {
[; ;pic16f1708.h: 2998: unsigned PMDATH :6;
[; ;pic16f1708.h: 2999: };
[; ;pic16f1708.h: 3000: } PMDATHbits_t;
[; ;pic16f1708.h: 3001: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1708.h: 3010: extern volatile unsigned char PMCON1 @ 0x195;
"3012
[; ;pic16f1708.h: 3012: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1708.h: 3015: typedef union {
[; ;pic16f1708.h: 3016: struct {
[; ;pic16f1708.h: 3017: unsigned RD :1;
[; ;pic16f1708.h: 3018: unsigned WR :1;
[; ;pic16f1708.h: 3019: unsigned WREN :1;
[; ;pic16f1708.h: 3020: unsigned WRERR :1;
[; ;pic16f1708.h: 3021: unsigned FREE :1;
[; ;pic16f1708.h: 3022: unsigned LWLO :1;
[; ;pic16f1708.h: 3023: unsigned CFGS :1;
[; ;pic16f1708.h: 3024: };
[; ;pic16f1708.h: 3025: } PMCON1bits_t;
[; ;pic16f1708.h: 3026: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1708.h: 3065: extern volatile unsigned char PMCON2 @ 0x196;
"3067
[; ;pic16f1708.h: 3067: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1708.h: 3070: typedef union {
[; ;pic16f1708.h: 3071: struct {
[; ;pic16f1708.h: 3072: unsigned PMCON2 :8;
[; ;pic16f1708.h: 3073: };
[; ;pic16f1708.h: 3074: } PMCON2bits_t;
[; ;pic16f1708.h: 3075: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1708.h: 3084: extern volatile unsigned char VREGCON @ 0x197;
"3086
[; ;pic16f1708.h: 3086: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1708.h: 3089: typedef union {
[; ;pic16f1708.h: 3090: struct {
[; ;pic16f1708.h: 3091: unsigned :1;
[; ;pic16f1708.h: 3092: unsigned VREGPM :1;
[; ;pic16f1708.h: 3093: };
[; ;pic16f1708.h: 3094: } VREGCONbits_t;
[; ;pic16f1708.h: 3095: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1708.h: 3104: extern volatile unsigned char RC1REG @ 0x199;
"3106
[; ;pic16f1708.h: 3106: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f1708.h: 3109: extern volatile unsigned char RCREG @ 0x199;
"3111
[; ;pic16f1708.h: 3111: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1708.h: 3113: extern volatile unsigned char RCREG1 @ 0x199;
"3115
[; ;pic16f1708.h: 3115: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f1708.h: 3118: typedef union {
[; ;pic16f1708.h: 3119: struct {
[; ;pic16f1708.h: 3120: unsigned RC1REG :8;
[; ;pic16f1708.h: 3121: };
[; ;pic16f1708.h: 3122: } RC1REGbits_t;
[; ;pic16f1708.h: 3123: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f1708.h: 3131: typedef union {
[; ;pic16f1708.h: 3132: struct {
[; ;pic16f1708.h: 3133: unsigned RC1REG :8;
[; ;pic16f1708.h: 3134: };
[; ;pic16f1708.h: 3135: } RCREGbits_t;
[; ;pic16f1708.h: 3136: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1708.h: 3143: typedef union {
[; ;pic16f1708.h: 3144: struct {
[; ;pic16f1708.h: 3145: unsigned RC1REG :8;
[; ;pic16f1708.h: 3146: };
[; ;pic16f1708.h: 3147: } RCREG1bits_t;
[; ;pic16f1708.h: 3148: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f1708.h: 3157: extern volatile unsigned char TX1REG @ 0x19A;
"3159
[; ;pic16f1708.h: 3159: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f1708.h: 3162: extern volatile unsigned char TXREG1 @ 0x19A;
"3164
[; ;pic16f1708.h: 3164: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f1708.h: 3166: extern volatile unsigned char TXREG @ 0x19A;
"3168
[; ;pic16f1708.h: 3168: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1708.h: 3171: typedef union {
[; ;pic16f1708.h: 3172: struct {
[; ;pic16f1708.h: 3173: unsigned TX1REG :8;
[; ;pic16f1708.h: 3174: };
[; ;pic16f1708.h: 3175: } TX1REGbits_t;
[; ;pic16f1708.h: 3176: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f1708.h: 3184: typedef union {
[; ;pic16f1708.h: 3185: struct {
[; ;pic16f1708.h: 3186: unsigned TX1REG :8;
[; ;pic16f1708.h: 3187: };
[; ;pic16f1708.h: 3188: } TXREG1bits_t;
[; ;pic16f1708.h: 3189: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f1708.h: 3196: typedef union {
[; ;pic16f1708.h: 3197: struct {
[; ;pic16f1708.h: 3198: unsigned TX1REG :8;
[; ;pic16f1708.h: 3199: };
[; ;pic16f1708.h: 3200: } TXREGbits_t;
[; ;pic16f1708.h: 3201: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1708.h: 3210: extern volatile unsigned short SP1BRG @ 0x19B;
"3212
[; ;pic16f1708.h: 3212: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1708.h: 3216: extern volatile unsigned char SP1BRGL @ 0x19B;
"3218
[; ;pic16f1708.h: 3218: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1708.h: 3221: extern volatile unsigned char SPBRG @ 0x19B;
"3223
[; ;pic16f1708.h: 3223: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1708.h: 3225: extern volatile unsigned char SPBRG1 @ 0x19B;
"3227
[; ;pic16f1708.h: 3227: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16f1708.h: 3229: extern volatile unsigned char SPBRGL @ 0x19B;
"3231
[; ;pic16f1708.h: 3231: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1708.h: 3234: typedef union {
[; ;pic16f1708.h: 3235: struct {
[; ;pic16f1708.h: 3236: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3237: };
[; ;pic16f1708.h: 3238: } SP1BRGLbits_t;
[; ;pic16f1708.h: 3239: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1708.h: 3247: typedef union {
[; ;pic16f1708.h: 3248: struct {
[; ;pic16f1708.h: 3249: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3250: };
[; ;pic16f1708.h: 3251: } SPBRGbits_t;
[; ;pic16f1708.h: 3252: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1708.h: 3259: typedef union {
[; ;pic16f1708.h: 3260: struct {
[; ;pic16f1708.h: 3261: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3262: };
[; ;pic16f1708.h: 3263: } SPBRG1bits_t;
[; ;pic16f1708.h: 3264: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16f1708.h: 3271: typedef union {
[; ;pic16f1708.h: 3272: struct {
[; ;pic16f1708.h: 3273: unsigned SP1BRGL :8;
[; ;pic16f1708.h: 3274: };
[; ;pic16f1708.h: 3275: } SPBRGLbits_t;
[; ;pic16f1708.h: 3276: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1708.h: 3285: extern volatile unsigned char SP1BRGH @ 0x19C;
"3287
[; ;pic16f1708.h: 3287: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1708.h: 3290: extern volatile unsigned char SPBRGH @ 0x19C;
"3292
[; ;pic16f1708.h: 3292: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1708.h: 3294: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3296
[; ;pic16f1708.h: 3296: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f1708.h: 3299: typedef union {
[; ;pic16f1708.h: 3300: struct {
[; ;pic16f1708.h: 3301: unsigned SP1BRGH :8;
[; ;pic16f1708.h: 3302: };
[; ;pic16f1708.h: 3303: } SP1BRGHbits_t;
[; ;pic16f1708.h: 3304: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1708.h: 3312: typedef union {
[; ;pic16f1708.h: 3313: struct {
[; ;pic16f1708.h: 3314: unsigned SP1BRGH :8;
[; ;pic16f1708.h: 3315: };
[; ;pic16f1708.h: 3316: } SPBRGHbits_t;
[; ;pic16f1708.h: 3317: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1708.h: 3324: typedef union {
[; ;pic16f1708.h: 3325: struct {
[; ;pic16f1708.h: 3326: unsigned SP1BRGH :8;
[; ;pic16f1708.h: 3327: };
[; ;pic16f1708.h: 3328: } SPBRGH1bits_t;
[; ;pic16f1708.h: 3329: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f1708.h: 3338: extern volatile unsigned char RC1STA @ 0x19D;
"3340
[; ;pic16f1708.h: 3340: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f1708.h: 3343: extern volatile unsigned char RCSTA1 @ 0x19D;
"3345
[; ;pic16f1708.h: 3345: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f1708.h: 3347: extern volatile unsigned char RCSTA @ 0x19D;
"3349
[; ;pic16f1708.h: 3349: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1708.h: 3352: typedef union {
[; ;pic16f1708.h: 3353: struct {
[; ;pic16f1708.h: 3354: unsigned RX9D :1;
[; ;pic16f1708.h: 3355: unsigned OERR :1;
[; ;pic16f1708.h: 3356: unsigned FERR :1;
[; ;pic16f1708.h: 3357: unsigned ADDEN :1;
[; ;pic16f1708.h: 3358: unsigned CREN :1;
[; ;pic16f1708.h: 3359: unsigned SREN :1;
[; ;pic16f1708.h: 3360: unsigned RX9 :1;
[; ;pic16f1708.h: 3361: unsigned SPEN :1;
[; ;pic16f1708.h: 3362: };
[; ;pic16f1708.h: 3363: } RC1STAbits_t;
[; ;pic16f1708.h: 3364: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f1708.h: 3407: typedef union {
[; ;pic16f1708.h: 3408: struct {
[; ;pic16f1708.h: 3409: unsigned RX9D :1;
[; ;pic16f1708.h: 3410: unsigned OERR :1;
[; ;pic16f1708.h: 3411: unsigned FERR :1;
[; ;pic16f1708.h: 3412: unsigned ADDEN :1;
[; ;pic16f1708.h: 3413: unsigned CREN :1;
[; ;pic16f1708.h: 3414: unsigned SREN :1;
[; ;pic16f1708.h: 3415: unsigned RX9 :1;
[; ;pic16f1708.h: 3416: unsigned SPEN :1;
[; ;pic16f1708.h: 3417: };
[; ;pic16f1708.h: 3418: } RCSTA1bits_t;
[; ;pic16f1708.h: 3419: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f1708.h: 3461: typedef union {
[; ;pic16f1708.h: 3462: struct {
[; ;pic16f1708.h: 3463: unsigned RX9D :1;
[; ;pic16f1708.h: 3464: unsigned OERR :1;
[; ;pic16f1708.h: 3465: unsigned FERR :1;
[; ;pic16f1708.h: 3466: unsigned ADDEN :1;
[; ;pic16f1708.h: 3467: unsigned CREN :1;
[; ;pic16f1708.h: 3468: unsigned SREN :1;
[; ;pic16f1708.h: 3469: unsigned RX9 :1;
[; ;pic16f1708.h: 3470: unsigned SPEN :1;
[; ;pic16f1708.h: 3471: };
[; ;pic16f1708.h: 3472: } RCSTAbits_t;
[; ;pic16f1708.h: 3473: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1708.h: 3517: extern volatile unsigned char TX1STA @ 0x19E;
"3519
[; ;pic16f1708.h: 3519: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f1708.h: 3522: extern volatile unsigned char TXSTA1 @ 0x19E;
"3524
[; ;pic16f1708.h: 3524: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f1708.h: 3526: extern volatile unsigned char TXSTA @ 0x19E;
"3528
[; ;pic16f1708.h: 3528: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1708.h: 3531: typedef union {
[; ;pic16f1708.h: 3532: struct {
[; ;pic16f1708.h: 3533: unsigned TX9D :1;
[; ;pic16f1708.h: 3534: unsigned TRMT :1;
[; ;pic16f1708.h: 3535: unsigned BRGH :1;
[; ;pic16f1708.h: 3536: unsigned SENDB :1;
[; ;pic16f1708.h: 3537: unsigned SYNC :1;
[; ;pic16f1708.h: 3538: unsigned TXEN :1;
[; ;pic16f1708.h: 3539: unsigned TX9 :1;
[; ;pic16f1708.h: 3540: unsigned CSRC :1;
[; ;pic16f1708.h: 3541: };
[; ;pic16f1708.h: 3542: } TX1STAbits_t;
[; ;pic16f1708.h: 3543: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f1708.h: 3586: typedef union {
[; ;pic16f1708.h: 3587: struct {
[; ;pic16f1708.h: 3588: unsigned TX9D :1;
[; ;pic16f1708.h: 3589: unsigned TRMT :1;
[; ;pic16f1708.h: 3590: unsigned BRGH :1;
[; ;pic16f1708.h: 3591: unsigned SENDB :1;
[; ;pic16f1708.h: 3592: unsigned SYNC :1;
[; ;pic16f1708.h: 3593: unsigned TXEN :1;
[; ;pic16f1708.h: 3594: unsigned TX9 :1;
[; ;pic16f1708.h: 3595: unsigned CSRC :1;
[; ;pic16f1708.h: 3596: };
[; ;pic16f1708.h: 3597: } TXSTA1bits_t;
[; ;pic16f1708.h: 3598: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f1708.h: 3640: typedef union {
[; ;pic16f1708.h: 3641: struct {
[; ;pic16f1708.h: 3642: unsigned TX9D :1;
[; ;pic16f1708.h: 3643: unsigned TRMT :1;
[; ;pic16f1708.h: 3644: unsigned BRGH :1;
[; ;pic16f1708.h: 3645: unsigned SENDB :1;
[; ;pic16f1708.h: 3646: unsigned SYNC :1;
[; ;pic16f1708.h: 3647: unsigned TXEN :1;
[; ;pic16f1708.h: 3648: unsigned TX9 :1;
[; ;pic16f1708.h: 3649: unsigned CSRC :1;
[; ;pic16f1708.h: 3650: };
[; ;pic16f1708.h: 3651: } TXSTAbits_t;
[; ;pic16f1708.h: 3652: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1708.h: 3696: extern volatile unsigned char BAUD1CON @ 0x19F;
"3698
[; ;pic16f1708.h: 3698: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f1708.h: 3701: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3703
[; ;pic16f1708.h: 3703: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f1708.h: 3705: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3707
[; ;pic16f1708.h: 3707: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16f1708.h: 3709: extern volatile unsigned char BAUDCON @ 0x19F;
"3711
[; ;pic16f1708.h: 3711: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1708.h: 3713: extern volatile unsigned char BAUDCTL @ 0x19F;
"3715
[; ;pic16f1708.h: 3715: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16f1708.h: 3718: typedef union {
[; ;pic16f1708.h: 3719: struct {
[; ;pic16f1708.h: 3720: unsigned ABDEN :1;
[; ;pic16f1708.h: 3721: unsigned WUE :1;
[; ;pic16f1708.h: 3722: unsigned :1;
[; ;pic16f1708.h: 3723: unsigned BRG16 :1;
[; ;pic16f1708.h: 3724: unsigned SCKP :1;
[; ;pic16f1708.h: 3725: unsigned :1;
[; ;pic16f1708.h: 3726: unsigned RCIDL :1;
[; ;pic16f1708.h: 3727: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3728: };
[; ;pic16f1708.h: 3729: } BAUD1CONbits_t;
[; ;pic16f1708.h: 3730: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f1708.h: 3763: typedef union {
[; ;pic16f1708.h: 3764: struct {
[; ;pic16f1708.h: 3765: unsigned ABDEN :1;
[; ;pic16f1708.h: 3766: unsigned WUE :1;
[; ;pic16f1708.h: 3767: unsigned :1;
[; ;pic16f1708.h: 3768: unsigned BRG16 :1;
[; ;pic16f1708.h: 3769: unsigned SCKP :1;
[; ;pic16f1708.h: 3770: unsigned :1;
[; ;pic16f1708.h: 3771: unsigned RCIDL :1;
[; ;pic16f1708.h: 3772: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3773: };
[; ;pic16f1708.h: 3774: } BAUDCON1bits_t;
[; ;pic16f1708.h: 3775: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f1708.h: 3807: typedef union {
[; ;pic16f1708.h: 3808: struct {
[; ;pic16f1708.h: 3809: unsigned ABDEN :1;
[; ;pic16f1708.h: 3810: unsigned WUE :1;
[; ;pic16f1708.h: 3811: unsigned :1;
[; ;pic16f1708.h: 3812: unsigned BRG16 :1;
[; ;pic16f1708.h: 3813: unsigned SCKP :1;
[; ;pic16f1708.h: 3814: unsigned :1;
[; ;pic16f1708.h: 3815: unsigned RCIDL :1;
[; ;pic16f1708.h: 3816: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3817: };
[; ;pic16f1708.h: 3818: } BAUDCTL1bits_t;
[; ;pic16f1708.h: 3819: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16f1708.h: 3851: typedef union {
[; ;pic16f1708.h: 3852: struct {
[; ;pic16f1708.h: 3853: unsigned ABDEN :1;
[; ;pic16f1708.h: 3854: unsigned WUE :1;
[; ;pic16f1708.h: 3855: unsigned :1;
[; ;pic16f1708.h: 3856: unsigned BRG16 :1;
[; ;pic16f1708.h: 3857: unsigned SCKP :1;
[; ;pic16f1708.h: 3858: unsigned :1;
[; ;pic16f1708.h: 3859: unsigned RCIDL :1;
[; ;pic16f1708.h: 3860: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3861: };
[; ;pic16f1708.h: 3862: } BAUDCONbits_t;
[; ;pic16f1708.h: 3863: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1708.h: 3895: typedef union {
[; ;pic16f1708.h: 3896: struct {
[; ;pic16f1708.h: 3897: unsigned ABDEN :1;
[; ;pic16f1708.h: 3898: unsigned WUE :1;
[; ;pic16f1708.h: 3899: unsigned :1;
[; ;pic16f1708.h: 3900: unsigned BRG16 :1;
[; ;pic16f1708.h: 3901: unsigned SCKP :1;
[; ;pic16f1708.h: 3902: unsigned :1;
[; ;pic16f1708.h: 3903: unsigned RCIDL :1;
[; ;pic16f1708.h: 3904: unsigned ABDOVF :1;
[; ;pic16f1708.h: 3905: };
[; ;pic16f1708.h: 3906: } BAUDCTLbits_t;
[; ;pic16f1708.h: 3907: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16f1708.h: 3941: extern volatile unsigned char WPUA @ 0x20C;
"3943
[; ;pic16f1708.h: 3943: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1708.h: 3946: typedef union {
[; ;pic16f1708.h: 3947: struct {
[; ;pic16f1708.h: 3948: unsigned WPUA0 :1;
[; ;pic16f1708.h: 3949: unsigned WPUA1 :1;
[; ;pic16f1708.h: 3950: unsigned WPUA2 :1;
[; ;pic16f1708.h: 3951: unsigned WPUA3 :1;
[; ;pic16f1708.h: 3952: unsigned WPUA4 :1;
[; ;pic16f1708.h: 3953: unsigned WPUA5 :1;
[; ;pic16f1708.h: 3954: };
[; ;pic16f1708.h: 3955: } WPUAbits_t;
[; ;pic16f1708.h: 3956: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1708.h: 3990: extern volatile unsigned char WPUB @ 0x20D;
"3992
[; ;pic16f1708.h: 3992: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1708.h: 3995: typedef union {
[; ;pic16f1708.h: 3996: struct {
[; ;pic16f1708.h: 3997: unsigned :4;
[; ;pic16f1708.h: 3998: unsigned WPUB4 :1;
[; ;pic16f1708.h: 3999: unsigned WPUB5 :1;
[; ;pic16f1708.h: 4000: unsigned WPUB6 :1;
[; ;pic16f1708.h: 4001: unsigned WPUB7 :1;
[; ;pic16f1708.h: 4002: };
[; ;pic16f1708.h: 4003: } WPUBbits_t;
[; ;pic16f1708.h: 4004: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1708.h: 4028: extern volatile unsigned char WPUC @ 0x20E;
"4030
[; ;pic16f1708.h: 4030: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1708.h: 4033: typedef union {
[; ;pic16f1708.h: 4034: struct {
[; ;pic16f1708.h: 4035: unsigned WPUC0 :1;
[; ;pic16f1708.h: 4036: unsigned WPUC1 :1;
[; ;pic16f1708.h: 4037: unsigned WPUC2 :1;
[; ;pic16f1708.h: 4038: unsigned WPUC3 :1;
[; ;pic16f1708.h: 4039: unsigned WPUC4 :1;
[; ;pic16f1708.h: 4040: unsigned WPUC5 :1;
[; ;pic16f1708.h: 4041: unsigned WPUC6 :1;
[; ;pic16f1708.h: 4042: unsigned WPUC7 :1;
[; ;pic16f1708.h: 4043: };
[; ;pic16f1708.h: 4044: } WPUCbits_t;
[; ;pic16f1708.h: 4045: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1708.h: 4089: extern volatile unsigned char SSP1BUF @ 0x211;
"4091
[; ;pic16f1708.h: 4091: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1708.h: 4094: extern volatile unsigned char SSPBUF @ 0x211;
"4096
[; ;pic16f1708.h: 4096: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1708.h: 4099: typedef union {
[; ;pic16f1708.h: 4100: struct {
[; ;pic16f1708.h: 4101: unsigned SSP1BUF0 :1;
[; ;pic16f1708.h: 4102: unsigned SSP1BUF1 :1;
[; ;pic16f1708.h: 4103: unsigned SSP1BUF2 :1;
[; ;pic16f1708.h: 4104: unsigned SSP1BUF3 :1;
[; ;pic16f1708.h: 4105: unsigned SSP1BUF4 :1;
[; ;pic16f1708.h: 4106: unsigned SSP1BUF5 :1;
[; ;pic16f1708.h: 4107: unsigned SSP1BUF6 :1;
[; ;pic16f1708.h: 4108: unsigned SSP1BUF7 :1;
[; ;pic16f1708.h: 4109: };
[; ;pic16f1708.h: 4110: struct {
[; ;pic16f1708.h: 4111: unsigned BUF :8;
[; ;pic16f1708.h: 4112: };
[; ;pic16f1708.h: 4113: struct {
[; ;pic16f1708.h: 4114: unsigned BUF0 :1;
[; ;pic16f1708.h: 4115: unsigned BUF1 :1;
[; ;pic16f1708.h: 4116: unsigned BUF2 :1;
[; ;pic16f1708.h: 4117: unsigned BUF3 :1;
[; ;pic16f1708.h: 4118: unsigned BUF4 :1;
[; ;pic16f1708.h: 4119: unsigned BUF5 :1;
[; ;pic16f1708.h: 4120: unsigned BUF6 :1;
[; ;pic16f1708.h: 4121: unsigned BUF7 :1;
[; ;pic16f1708.h: 4122: };
[; ;pic16f1708.h: 4123: struct {
[; ;pic16f1708.h: 4124: unsigned SSP1BUF :8;
[; ;pic16f1708.h: 4125: };
[; ;pic16f1708.h: 4126: } SSP1BUFbits_t;
[; ;pic16f1708.h: 4127: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1708.h: 4220: typedef union {
[; ;pic16f1708.h: 4221: struct {
[; ;pic16f1708.h: 4222: unsigned SSP1BUF0 :1;
[; ;pic16f1708.h: 4223: unsigned SSP1BUF1 :1;
[; ;pic16f1708.h: 4224: unsigned SSP1BUF2 :1;
[; ;pic16f1708.h: 4225: unsigned SSP1BUF3 :1;
[; ;pic16f1708.h: 4226: unsigned SSP1BUF4 :1;
[; ;pic16f1708.h: 4227: unsigned SSP1BUF5 :1;
[; ;pic16f1708.h: 4228: unsigned SSP1BUF6 :1;
[; ;pic16f1708.h: 4229: unsigned SSP1BUF7 :1;
[; ;pic16f1708.h: 4230: };
[; ;pic16f1708.h: 4231: struct {
[; ;pic16f1708.h: 4232: unsigned BUF :8;
[; ;pic16f1708.h: 4233: };
[; ;pic16f1708.h: 4234: struct {
[; ;pic16f1708.h: 4235: unsigned BUF0 :1;
[; ;pic16f1708.h: 4236: unsigned BUF1 :1;
[; ;pic16f1708.h: 4237: unsigned BUF2 :1;
[; ;pic16f1708.h: 4238: unsigned BUF3 :1;
[; ;pic16f1708.h: 4239: unsigned BUF4 :1;
[; ;pic16f1708.h: 4240: unsigned BUF5 :1;
[; ;pic16f1708.h: 4241: unsigned BUF6 :1;
[; ;pic16f1708.h: 4242: unsigned BUF7 :1;
[; ;pic16f1708.h: 4243: };
[; ;pic16f1708.h: 4244: struct {
[; ;pic16f1708.h: 4245: unsigned SSP1BUF :8;
[; ;pic16f1708.h: 4246: };
[; ;pic16f1708.h: 4247: } SSPBUFbits_t;
[; ;pic16f1708.h: 4248: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1708.h: 4342: extern volatile unsigned char SSP1ADD @ 0x212;
"4344
[; ;pic16f1708.h: 4344: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1708.h: 4347: extern volatile unsigned char SSPADD @ 0x212;
"4349
[; ;pic16f1708.h: 4349: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1708.h: 4352: typedef union {
[; ;pic16f1708.h: 4353: struct {
[; ;pic16f1708.h: 4354: unsigned SSP1ADD0 :1;
[; ;pic16f1708.h: 4355: unsigned SSP1ADD1 :1;
[; ;pic16f1708.h: 4356: unsigned SSP1ADD2 :1;
[; ;pic16f1708.h: 4357: unsigned SSP1ADD3 :1;
[; ;pic16f1708.h: 4358: unsigned SSP1ADD4 :1;
[; ;pic16f1708.h: 4359: unsigned SSP1ADD5 :1;
[; ;pic16f1708.h: 4360: unsigned SSP1ADD6 :1;
[; ;pic16f1708.h: 4361: unsigned SSP1ADD7 :1;
[; ;pic16f1708.h: 4362: };
[; ;pic16f1708.h: 4363: struct {
[; ;pic16f1708.h: 4364: unsigned ADD :8;
[; ;pic16f1708.h: 4365: };
[; ;pic16f1708.h: 4366: struct {
[; ;pic16f1708.h: 4367: unsigned ADD0 :1;
[; ;pic16f1708.h: 4368: unsigned ADD1 :1;
[; ;pic16f1708.h: 4369: unsigned ADD2 :1;
[; ;pic16f1708.h: 4370: unsigned ADD3 :1;
[; ;pic16f1708.h: 4371: unsigned ADD4 :1;
[; ;pic16f1708.h: 4372: unsigned ADD5 :1;
[; ;pic16f1708.h: 4373: unsigned ADD6 :1;
[; ;pic16f1708.h: 4374: unsigned ADD7 :1;
[; ;pic16f1708.h: 4375: };
[; ;pic16f1708.h: 4376: struct {
[; ;pic16f1708.h: 4377: unsigned SSP1ADD :8;
[; ;pic16f1708.h: 4378: };
[; ;pic16f1708.h: 4379: } SSP1ADDbits_t;
[; ;pic16f1708.h: 4380: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1708.h: 4473: typedef union {
[; ;pic16f1708.h: 4474: struct {
[; ;pic16f1708.h: 4475: unsigned SSP1ADD0 :1;
[; ;pic16f1708.h: 4476: unsigned SSP1ADD1 :1;
[; ;pic16f1708.h: 4477: unsigned SSP1ADD2 :1;
[; ;pic16f1708.h: 4478: unsigned SSP1ADD3 :1;
[; ;pic16f1708.h: 4479: unsigned SSP1ADD4 :1;
[; ;pic16f1708.h: 4480: unsigned SSP1ADD5 :1;
[; ;pic16f1708.h: 4481: unsigned SSP1ADD6 :1;
[; ;pic16f1708.h: 4482: unsigned SSP1ADD7 :1;
[; ;pic16f1708.h: 4483: };
[; ;pic16f1708.h: 4484: struct {
[; ;pic16f1708.h: 4485: unsigned ADD :8;
[; ;pic16f1708.h: 4486: };
[; ;pic16f1708.h: 4487: struct {
[; ;pic16f1708.h: 4488: unsigned ADD0 :1;
[; ;pic16f1708.h: 4489: unsigned ADD1 :1;
[; ;pic16f1708.h: 4490: unsigned ADD2 :1;
[; ;pic16f1708.h: 4491: unsigned ADD3 :1;
[; ;pic16f1708.h: 4492: unsigned ADD4 :1;
[; ;pic16f1708.h: 4493: unsigned ADD5 :1;
[; ;pic16f1708.h: 4494: unsigned ADD6 :1;
[; ;pic16f1708.h: 4495: unsigned ADD7 :1;
[; ;pic16f1708.h: 4496: };
[; ;pic16f1708.h: 4497: struct {
[; ;pic16f1708.h: 4498: unsigned SSP1ADD :8;
[; ;pic16f1708.h: 4499: };
[; ;pic16f1708.h: 4500: } SSPADDbits_t;
[; ;pic16f1708.h: 4501: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1708.h: 4595: extern volatile unsigned char SSP1MSK @ 0x213;
"4597
[; ;pic16f1708.h: 4597: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1708.h: 4600: extern volatile unsigned char SSPMSK @ 0x213;
"4602
[; ;pic16f1708.h: 4602: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1708.h: 4605: typedef union {
[; ;pic16f1708.h: 4606: struct {
[; ;pic16f1708.h: 4607: unsigned SSP1MSK0 :1;
[; ;pic16f1708.h: 4608: unsigned SSP1MSK1 :1;
[; ;pic16f1708.h: 4609: unsigned SSP1MSK2 :1;
[; ;pic16f1708.h: 4610: unsigned SSP1MSK3 :1;
[; ;pic16f1708.h: 4611: unsigned SSP1MSK4 :1;
[; ;pic16f1708.h: 4612: unsigned SSP1MSK5 :1;
[; ;pic16f1708.h: 4613: unsigned SSP1MSK6 :1;
[; ;pic16f1708.h: 4614: unsigned SSP1MSK7 :1;
[; ;pic16f1708.h: 4615: };
[; ;pic16f1708.h: 4616: struct {
[; ;pic16f1708.h: 4617: unsigned MSK :8;
[; ;pic16f1708.h: 4618: };
[; ;pic16f1708.h: 4619: struct {
[; ;pic16f1708.h: 4620: unsigned MSK0 :1;
[; ;pic16f1708.h: 4621: unsigned MSK1 :1;
[; ;pic16f1708.h: 4622: unsigned MSK2 :1;
[; ;pic16f1708.h: 4623: unsigned MSK3 :1;
[; ;pic16f1708.h: 4624: unsigned MSK4 :1;
[; ;pic16f1708.h: 4625: unsigned MSK5 :1;
[; ;pic16f1708.h: 4626: unsigned MSK6 :1;
[; ;pic16f1708.h: 4627: unsigned MSK7 :1;
[; ;pic16f1708.h: 4628: };
[; ;pic16f1708.h: 4629: struct {
[; ;pic16f1708.h: 4630: unsigned SSP1MSK :8;
[; ;pic16f1708.h: 4631: };
[; ;pic16f1708.h: 4632: } SSP1MSKbits_t;
[; ;pic16f1708.h: 4633: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1708.h: 4726: typedef union {
[; ;pic16f1708.h: 4727: struct {
[; ;pic16f1708.h: 4728: unsigned SSP1MSK0 :1;
[; ;pic16f1708.h: 4729: unsigned SSP1MSK1 :1;
[; ;pic16f1708.h: 4730: unsigned SSP1MSK2 :1;
[; ;pic16f1708.h: 4731: unsigned SSP1MSK3 :1;
[; ;pic16f1708.h: 4732: unsigned SSP1MSK4 :1;
[; ;pic16f1708.h: 4733: unsigned SSP1MSK5 :1;
[; ;pic16f1708.h: 4734: unsigned SSP1MSK6 :1;
[; ;pic16f1708.h: 4735: unsigned SSP1MSK7 :1;
[; ;pic16f1708.h: 4736: };
[; ;pic16f1708.h: 4737: struct {
[; ;pic16f1708.h: 4738: unsigned MSK :8;
[; ;pic16f1708.h: 4739: };
[; ;pic16f1708.h: 4740: struct {
[; ;pic16f1708.h: 4741: unsigned MSK0 :1;
[; ;pic16f1708.h: 4742: unsigned MSK1 :1;
[; ;pic16f1708.h: 4743: unsigned MSK2 :1;
[; ;pic16f1708.h: 4744: unsigned MSK3 :1;
[; ;pic16f1708.h: 4745: unsigned MSK4 :1;
[; ;pic16f1708.h: 4746: unsigned MSK5 :1;
[; ;pic16f1708.h: 4747: unsigned MSK6 :1;
[; ;pic16f1708.h: 4748: unsigned MSK7 :1;
[; ;pic16f1708.h: 4749: };
[; ;pic16f1708.h: 4750: struct {
[; ;pic16f1708.h: 4751: unsigned SSP1MSK :8;
[; ;pic16f1708.h: 4752: };
[; ;pic16f1708.h: 4753: } SSPMSKbits_t;
[; ;pic16f1708.h: 4754: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1708.h: 4848: extern volatile unsigned char SSP1STAT @ 0x214;
"4850
[; ;pic16f1708.h: 4850: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1708.h: 4853: extern volatile unsigned char SSPSTAT @ 0x214;
"4855
[; ;pic16f1708.h: 4855: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1708.h: 4858: typedef union {
[; ;pic16f1708.h: 4859: struct {
[; ;pic16f1708.h: 4860: unsigned BF :1;
[; ;pic16f1708.h: 4861: unsigned UA :1;
[; ;pic16f1708.h: 4862: unsigned R_nW :1;
[; ;pic16f1708.h: 4863: unsigned S :1;
[; ;pic16f1708.h: 4864: unsigned P :1;
[; ;pic16f1708.h: 4865: unsigned D_nA :1;
[; ;pic16f1708.h: 4866: unsigned CKE :1;
[; ;pic16f1708.h: 4867: unsigned SMP :1;
[; ;pic16f1708.h: 4868: };
[; ;pic16f1708.h: 4869: } SSP1STATbits_t;
[; ;pic16f1708.h: 4870: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1708.h: 4913: typedef union {
[; ;pic16f1708.h: 4914: struct {
[; ;pic16f1708.h: 4915: unsigned BF :1;
[; ;pic16f1708.h: 4916: unsigned UA :1;
[; ;pic16f1708.h: 4917: unsigned R_nW :1;
[; ;pic16f1708.h: 4918: unsigned S :1;
[; ;pic16f1708.h: 4919: unsigned P :1;
[; ;pic16f1708.h: 4920: unsigned D_nA :1;
[; ;pic16f1708.h: 4921: unsigned CKE :1;
[; ;pic16f1708.h: 4922: unsigned SMP :1;
[; ;pic16f1708.h: 4923: };
[; ;pic16f1708.h: 4924: } SSPSTATbits_t;
[; ;pic16f1708.h: 4925: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1708.h: 4969: extern volatile unsigned char SSP1CON1 @ 0x215;
"4971
[; ;pic16f1708.h: 4971: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1708.h: 4974: extern volatile unsigned char SSPCON @ 0x215;
"4976
[; ;pic16f1708.h: 4976: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1708.h: 4978: extern volatile unsigned char SSPCON1 @ 0x215;
"4980
[; ;pic16f1708.h: 4980: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1708.h: 4982: extern volatile unsigned char SSP1CON @ 0x215;
"4984
[; ;pic16f1708.h: 4984: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1708.h: 4987: typedef union {
[; ;pic16f1708.h: 4988: struct {
[; ;pic16f1708.h: 4989: unsigned SSPM :4;
[; ;pic16f1708.h: 4990: unsigned CKP :1;
[; ;pic16f1708.h: 4991: unsigned SSPEN :1;
[; ;pic16f1708.h: 4992: unsigned SSPOV :1;
[; ;pic16f1708.h: 4993: unsigned WCOL :1;
[; ;pic16f1708.h: 4994: };
[; ;pic16f1708.h: 4995: struct {
[; ;pic16f1708.h: 4996: unsigned SSPM0 :1;
[; ;pic16f1708.h: 4997: unsigned SSPM1 :1;
[; ;pic16f1708.h: 4998: unsigned SSPM2 :1;
[; ;pic16f1708.h: 4999: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5000: };
[; ;pic16f1708.h: 5001: } SSP1CON1bits_t;
[; ;pic16f1708.h: 5002: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1708.h: 5050: typedef union {
[; ;pic16f1708.h: 5051: struct {
[; ;pic16f1708.h: 5052: unsigned SSPM :4;
[; ;pic16f1708.h: 5053: unsigned CKP :1;
[; ;pic16f1708.h: 5054: unsigned SSPEN :1;
[; ;pic16f1708.h: 5055: unsigned SSPOV :1;
[; ;pic16f1708.h: 5056: unsigned WCOL :1;
[; ;pic16f1708.h: 5057: };
[; ;pic16f1708.h: 5058: struct {
[; ;pic16f1708.h: 5059: unsigned SSPM0 :1;
[; ;pic16f1708.h: 5060: unsigned SSPM1 :1;
[; ;pic16f1708.h: 5061: unsigned SSPM2 :1;
[; ;pic16f1708.h: 5062: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5063: };
[; ;pic16f1708.h: 5064: } SSPCONbits_t;
[; ;pic16f1708.h: 5065: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1708.h: 5112: typedef union {
[; ;pic16f1708.h: 5113: struct {
[; ;pic16f1708.h: 5114: unsigned SSPM :4;
[; ;pic16f1708.h: 5115: unsigned CKP :1;
[; ;pic16f1708.h: 5116: unsigned SSPEN :1;
[; ;pic16f1708.h: 5117: unsigned SSPOV :1;
[; ;pic16f1708.h: 5118: unsigned WCOL :1;
[; ;pic16f1708.h: 5119: };
[; ;pic16f1708.h: 5120: struct {
[; ;pic16f1708.h: 5121: unsigned SSPM0 :1;
[; ;pic16f1708.h: 5122: unsigned SSPM1 :1;
[; ;pic16f1708.h: 5123: unsigned SSPM2 :1;
[; ;pic16f1708.h: 5124: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5125: };
[; ;pic16f1708.h: 5126: } SSPCON1bits_t;
[; ;pic16f1708.h: 5127: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1708.h: 5174: typedef union {
[; ;pic16f1708.h: 5175: struct {
[; ;pic16f1708.h: 5176: unsigned SSPM :4;
[; ;pic16f1708.h: 5177: unsigned CKP :1;
[; ;pic16f1708.h: 5178: unsigned SSPEN :1;
[; ;pic16f1708.h: 5179: unsigned SSPOV :1;
[; ;pic16f1708.h: 5180: unsigned WCOL :1;
[; ;pic16f1708.h: 5181: };
[; ;pic16f1708.h: 5182: struct {
[; ;pic16f1708.h: 5183: unsigned SSPM0 :1;
[; ;pic16f1708.h: 5184: unsigned SSPM1 :1;
[; ;pic16f1708.h: 5185: unsigned SSPM2 :1;
[; ;pic16f1708.h: 5186: unsigned SSPM3 :1;
[; ;pic16f1708.h: 5187: };
[; ;pic16f1708.h: 5188: } SSP1CONbits_t;
[; ;pic16f1708.h: 5189: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1708.h: 5238: extern volatile unsigned char SSP1CON2 @ 0x216;
"5240
[; ;pic16f1708.h: 5240: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1708.h: 5243: extern volatile unsigned char SSPCON2 @ 0x216;
"5245
[; ;pic16f1708.h: 5245: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1708.h: 5248: typedef union {
[; ;pic16f1708.h: 5249: struct {
[; ;pic16f1708.h: 5250: unsigned SEN :1;
[; ;pic16f1708.h: 5251: unsigned RSEN :1;
[; ;pic16f1708.h: 5252: unsigned PEN :1;
[; ;pic16f1708.h: 5253: unsigned RCEN :1;
[; ;pic16f1708.h: 5254: unsigned ACKEN :1;
[; ;pic16f1708.h: 5255: unsigned ACKDT :1;
[; ;pic16f1708.h: 5256: unsigned ACKSTAT :1;
[; ;pic16f1708.h: 5257: unsigned GCEN :1;
[; ;pic16f1708.h: 5258: };
[; ;pic16f1708.h: 5259: } SSP1CON2bits_t;
[; ;pic16f1708.h: 5260: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1708.h: 5303: typedef union {
[; ;pic16f1708.h: 5304: struct {
[; ;pic16f1708.h: 5305: unsigned SEN :1;
[; ;pic16f1708.h: 5306: unsigned RSEN :1;
[; ;pic16f1708.h: 5307: unsigned PEN :1;
[; ;pic16f1708.h: 5308: unsigned RCEN :1;
[; ;pic16f1708.h: 5309: unsigned ACKEN :1;
[; ;pic16f1708.h: 5310: unsigned ACKDT :1;
[; ;pic16f1708.h: 5311: unsigned ACKSTAT :1;
[; ;pic16f1708.h: 5312: unsigned GCEN :1;
[; ;pic16f1708.h: 5313: };
[; ;pic16f1708.h: 5314: } SSPCON2bits_t;
[; ;pic16f1708.h: 5315: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1708.h: 5359: extern volatile unsigned char SSP1CON3 @ 0x217;
"5361
[; ;pic16f1708.h: 5361: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1708.h: 5364: extern volatile unsigned char SSPCON3 @ 0x217;
"5366
[; ;pic16f1708.h: 5366: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1708.h: 5369: typedef union {
[; ;pic16f1708.h: 5370: struct {
[; ;pic16f1708.h: 5371: unsigned DHEN :1;
[; ;pic16f1708.h: 5372: unsigned AHEN :1;
[; ;pic16f1708.h: 5373: unsigned SBCDE :1;
[; ;pic16f1708.h: 5374: unsigned SDAHT :1;
[; ;pic16f1708.h: 5375: unsigned BOEN :1;
[; ;pic16f1708.h: 5376: unsigned SCIE :1;
[; ;pic16f1708.h: 5377: unsigned PCIE :1;
[; ;pic16f1708.h: 5378: unsigned ACKTIM :1;
[; ;pic16f1708.h: 5379: };
[; ;pic16f1708.h: 5380: } SSP1CON3bits_t;
[; ;pic16f1708.h: 5381: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1708.h: 5424: typedef union {
[; ;pic16f1708.h: 5425: struct {
[; ;pic16f1708.h: 5426: unsigned DHEN :1;
[; ;pic16f1708.h: 5427: unsigned AHEN :1;
[; ;pic16f1708.h: 5428: unsigned SBCDE :1;
[; ;pic16f1708.h: 5429: unsigned SDAHT :1;
[; ;pic16f1708.h: 5430: unsigned BOEN :1;
[; ;pic16f1708.h: 5431: unsigned SCIE :1;
[; ;pic16f1708.h: 5432: unsigned PCIE :1;
[; ;pic16f1708.h: 5433: unsigned ACKTIM :1;
[; ;pic16f1708.h: 5434: };
[; ;pic16f1708.h: 5435: } SSPCON3bits_t;
[; ;pic16f1708.h: 5436: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1708.h: 5480: extern volatile unsigned char ODCONA @ 0x28C;
"5482
[; ;pic16f1708.h: 5482: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16f1708.h: 5485: typedef union {
[; ;pic16f1708.h: 5486: struct {
[; ;pic16f1708.h: 5487: unsigned ODA0 :1;
[; ;pic16f1708.h: 5488: unsigned ODA1 :1;
[; ;pic16f1708.h: 5489: unsigned ODA2 :1;
[; ;pic16f1708.h: 5490: unsigned :1;
[; ;pic16f1708.h: 5491: unsigned ODA4 :1;
[; ;pic16f1708.h: 5492: unsigned ODA5 :1;
[; ;pic16f1708.h: 5493: };
[; ;pic16f1708.h: 5494: } ODCONAbits_t;
[; ;pic16f1708.h: 5495: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16f1708.h: 5524: extern volatile unsigned char ODCONB @ 0x28D;
"5526
[; ;pic16f1708.h: 5526: asm("ODCONB equ 028Dh");
[; <" ODCONB equ 028Dh ;# ">
[; ;pic16f1708.h: 5529: typedef union {
[; ;pic16f1708.h: 5530: struct {
[; ;pic16f1708.h: 5531: unsigned :4;
[; ;pic16f1708.h: 5532: unsigned ODB4 :1;
[; ;pic16f1708.h: 5533: unsigned ODB5 :1;
[; ;pic16f1708.h: 5534: unsigned ODB6 :1;
[; ;pic16f1708.h: 5535: unsigned ODB7 :1;
[; ;pic16f1708.h: 5536: };
[; ;pic16f1708.h: 5537: } ODCONBbits_t;
[; ;pic16f1708.h: 5538: extern volatile ODCONBbits_t ODCONBbits @ 0x28D;
[; ;pic16f1708.h: 5562: extern volatile unsigned char ODCONC @ 0x28E;
"5564
[; ;pic16f1708.h: 5564: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16f1708.h: 5567: typedef union {
[; ;pic16f1708.h: 5568: struct {
[; ;pic16f1708.h: 5569: unsigned ODC0 :1;
[; ;pic16f1708.h: 5570: unsigned ODC1 :1;
[; ;pic16f1708.h: 5571: unsigned ODC2 :1;
[; ;pic16f1708.h: 5572: unsigned ODC3 :1;
[; ;pic16f1708.h: 5573: unsigned ODC4 :1;
[; ;pic16f1708.h: 5574: unsigned ODC5 :1;
[; ;pic16f1708.h: 5575: unsigned ODC6 :1;
[; ;pic16f1708.h: 5576: unsigned ODC7 :1;
[; ;pic16f1708.h: 5577: };
[; ;pic16f1708.h: 5578: } ODCONCbits_t;
[; ;pic16f1708.h: 5579: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16f1708.h: 5623: extern volatile unsigned short CCPR1 @ 0x291;
"5625
[; ;pic16f1708.h: 5625: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1708.h: 5629: extern volatile unsigned char CCPR1L @ 0x291;
"5631
[; ;pic16f1708.h: 5631: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1708.h: 5634: typedef union {
[; ;pic16f1708.h: 5635: struct {
[; ;pic16f1708.h: 5636: unsigned CCPR1L :8;
[; ;pic16f1708.h: 5637: };
[; ;pic16f1708.h: 5638: } CCPR1Lbits_t;
[; ;pic16f1708.h: 5639: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1708.h: 5648: extern volatile unsigned char CCPR1H @ 0x292;
"5650
[; ;pic16f1708.h: 5650: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1708.h: 5653: typedef union {
[; ;pic16f1708.h: 5654: struct {
[; ;pic16f1708.h: 5655: unsigned CCPR1H :8;
[; ;pic16f1708.h: 5656: };
[; ;pic16f1708.h: 5657: } CCPR1Hbits_t;
[; ;pic16f1708.h: 5658: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1708.h: 5667: extern volatile unsigned char CCP1CON @ 0x293;
"5669
[; ;pic16f1708.h: 5669: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1708.h: 5672: extern volatile unsigned char ECCP1CON @ 0x293;
"5674
[; ;pic16f1708.h: 5674: asm("ECCP1CON equ 0293h");
[; <" ECCP1CON equ 0293h ;# ">
[; ;pic16f1708.h: 5677: typedef union {
[; ;pic16f1708.h: 5678: struct {
[; ;pic16f1708.h: 5679: unsigned CCP1M :4;
[; ;pic16f1708.h: 5680: unsigned DC1B :2;
[; ;pic16f1708.h: 5681: };
[; ;pic16f1708.h: 5682: struct {
[; ;pic16f1708.h: 5683: unsigned CCP1M0 :1;
[; ;pic16f1708.h: 5684: unsigned CCP1M1 :1;
[; ;pic16f1708.h: 5685: unsigned CCP1M2 :1;
[; ;pic16f1708.h: 5686: unsigned CCP1M3 :1;
[; ;pic16f1708.h: 5687: unsigned DC1B0 :1;
[; ;pic16f1708.h: 5688: unsigned DC1B1 :1;
[; ;pic16f1708.h: 5689: };
[; ;pic16f1708.h: 5690: struct {
[; ;pic16f1708.h: 5691: unsigned :4;
[; ;pic16f1708.h: 5692: unsigned CCP1Y :1;
[; ;pic16f1708.h: 5693: unsigned CCP1X :1;
[; ;pic16f1708.h: 5694: };
[; ;pic16f1708.h: 5695: } CCP1CONbits_t;
[; ;pic16f1708.h: 5696: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1708.h: 5749: typedef union {
[; ;pic16f1708.h: 5750: struct {
[; ;pic16f1708.h: 5751: unsigned CCP1M :4;
[; ;pic16f1708.h: 5752: unsigned DC1B :2;
[; ;pic16f1708.h: 5753: };
[; ;pic16f1708.h: 5754: struct {
[; ;pic16f1708.h: 5755: unsigned CCP1M0 :1;
[; ;pic16f1708.h: 5756: unsigned CCP1M1 :1;
[; ;pic16f1708.h: 5757: unsigned CCP1M2 :1;
[; ;pic16f1708.h: 5758: unsigned CCP1M3 :1;
[; ;pic16f1708.h: 5759: unsigned DC1B0 :1;
[; ;pic16f1708.h: 5760: unsigned DC1B1 :1;
[; ;pic16f1708.h: 5761: };
[; ;pic16f1708.h: 5762: struct {
[; ;pic16f1708.h: 5763: unsigned :4;
[; ;pic16f1708.h: 5764: unsigned CCP1Y :1;
[; ;pic16f1708.h: 5765: unsigned CCP1X :1;
[; ;pic16f1708.h: 5766: };
[; ;pic16f1708.h: 5767: } ECCP1CONbits_t;
[; ;pic16f1708.h: 5768: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0x293;
[; ;pic16f1708.h: 5822: extern volatile unsigned short CCPR2 @ 0x298;
"5824
[; ;pic16f1708.h: 5824: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1708.h: 5828: extern volatile unsigned char CCPR2L @ 0x298;
"5830
[; ;pic16f1708.h: 5830: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1708.h: 5833: typedef union {
[; ;pic16f1708.h: 5834: struct {
[; ;pic16f1708.h: 5835: unsigned CCPR2L :8;
[; ;pic16f1708.h: 5836: };
[; ;pic16f1708.h: 5837: } CCPR2Lbits_t;
[; ;pic16f1708.h: 5838: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1708.h: 5847: extern volatile unsigned char CCPR2H @ 0x299;
"5849
[; ;pic16f1708.h: 5849: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1708.h: 5852: typedef union {
[; ;pic16f1708.h: 5853: struct {
[; ;pic16f1708.h: 5854: unsigned CCPR2H :8;
[; ;pic16f1708.h: 5855: };
[; ;pic16f1708.h: 5856: } CCPR2Hbits_t;
[; ;pic16f1708.h: 5857: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1708.h: 5866: extern volatile unsigned char CCP2CON @ 0x29A;
"5868
[; ;pic16f1708.h: 5868: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1708.h: 5871: extern volatile unsigned char ECCP2CON @ 0x29A;
"5873
[; ;pic16f1708.h: 5873: asm("ECCP2CON equ 029Ah");
[; <" ECCP2CON equ 029Ah ;# ">
[; ;pic16f1708.h: 5876: typedef union {
[; ;pic16f1708.h: 5877: struct {
[; ;pic16f1708.h: 5878: unsigned CCP2M :4;
[; ;pic16f1708.h: 5879: unsigned DC2B :2;
[; ;pic16f1708.h: 5880: };
[; ;pic16f1708.h: 5881: struct {
[; ;pic16f1708.h: 5882: unsigned CCP2M0 :1;
[; ;pic16f1708.h: 5883: unsigned CCP2M1 :1;
[; ;pic16f1708.h: 5884: unsigned CCP2M2 :1;
[; ;pic16f1708.h: 5885: unsigned CCP2M3 :1;
[; ;pic16f1708.h: 5886: unsigned DC2B0 :1;
[; ;pic16f1708.h: 5887: unsigned DC2B1 :1;
[; ;pic16f1708.h: 5888: };
[; ;pic16f1708.h: 5889: struct {
[; ;pic16f1708.h: 5890: unsigned :4;
[; ;pic16f1708.h: 5891: unsigned CCP2Y :1;
[; ;pic16f1708.h: 5892: unsigned CCP2X :1;
[; ;pic16f1708.h: 5893: };
[; ;pic16f1708.h: 5894: } CCP2CONbits_t;
[; ;pic16f1708.h: 5895: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1708.h: 5948: typedef union {
[; ;pic16f1708.h: 5949: struct {
[; ;pic16f1708.h: 5950: unsigned CCP2M :4;
[; ;pic16f1708.h: 5951: unsigned DC2B :2;
[; ;pic16f1708.h: 5952: };
[; ;pic16f1708.h: 5953: struct {
[; ;pic16f1708.h: 5954: unsigned CCP2M0 :1;
[; ;pic16f1708.h: 5955: unsigned CCP2M1 :1;
[; ;pic16f1708.h: 5956: unsigned CCP2M2 :1;
[; ;pic16f1708.h: 5957: unsigned CCP2M3 :1;
[; ;pic16f1708.h: 5958: unsigned DC2B0 :1;
[; ;pic16f1708.h: 5959: unsigned DC2B1 :1;
[; ;pic16f1708.h: 5960: };
[; ;pic16f1708.h: 5961: struct {
[; ;pic16f1708.h: 5962: unsigned :4;
[; ;pic16f1708.h: 5963: unsigned CCP2Y :1;
[; ;pic16f1708.h: 5964: unsigned CCP2X :1;
[; ;pic16f1708.h: 5965: };
[; ;pic16f1708.h: 5966: } ECCP2CONbits_t;
[; ;pic16f1708.h: 5967: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0x29A;
[; ;pic16f1708.h: 6021: extern volatile unsigned char CCPTMRS @ 0x29E;
"6023
[; ;pic16f1708.h: 6023: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1708.h: 6026: typedef union {
[; ;pic16f1708.h: 6027: struct {
[; ;pic16f1708.h: 6028: unsigned C1TSEL :2;
[; ;pic16f1708.h: 6029: unsigned C2TSEL :2;
[; ;pic16f1708.h: 6030: unsigned P3TSEL :2;
[; ;pic16f1708.h: 6031: unsigned P4TSEL :2;
[; ;pic16f1708.h: 6032: };
[; ;pic16f1708.h: 6033: struct {
[; ;pic16f1708.h: 6034: unsigned C1TSEL0 :1;
[; ;pic16f1708.h: 6035: unsigned C1TSEL1 :1;
[; ;pic16f1708.h: 6036: unsigned C2TSEL0 :1;
[; ;pic16f1708.h: 6037: unsigned C2TSEL1 :1;
[; ;pic16f1708.h: 6038: unsigned P3TSEL0 :1;
[; ;pic16f1708.h: 6039: unsigned P3TSEL1 :1;
[; ;pic16f1708.h: 6040: unsigned P4TSEL0 :1;
[; ;pic16f1708.h: 6041: unsigned P4TSEL1 :1;
[; ;pic16f1708.h: 6042: };
[; ;pic16f1708.h: 6043: } CCPTMRSbits_t;
[; ;pic16f1708.h: 6044: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1708.h: 6108: extern volatile unsigned char SLRCONA @ 0x30C;
"6110
[; ;pic16f1708.h: 6110: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16f1708.h: 6113: typedef union {
[; ;pic16f1708.h: 6114: struct {
[; ;pic16f1708.h: 6115: unsigned SLRA0 :1;
[; ;pic16f1708.h: 6116: unsigned SLRA1 :1;
[; ;pic16f1708.h: 6117: unsigned SLRA2 :1;
[; ;pic16f1708.h: 6118: unsigned :1;
[; ;pic16f1708.h: 6119: unsigned SLRA4 :1;
[; ;pic16f1708.h: 6120: unsigned SLRA5 :1;
[; ;pic16f1708.h: 6121: };
[; ;pic16f1708.h: 6122: } SLRCONAbits_t;
[; ;pic16f1708.h: 6123: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16f1708.h: 6152: extern volatile unsigned char SLRCONB @ 0x30D;
"6154
[; ;pic16f1708.h: 6154: asm("SLRCONB equ 030Dh");
[; <" SLRCONB equ 030Dh ;# ">
[; ;pic16f1708.h: 6157: typedef union {
[; ;pic16f1708.h: 6158: struct {
[; ;pic16f1708.h: 6159: unsigned :4;
[; ;pic16f1708.h: 6160: unsigned SLRB4 :1;
[; ;pic16f1708.h: 6161: unsigned SLRB5 :1;
[; ;pic16f1708.h: 6162: unsigned SLRB6 :1;
[; ;pic16f1708.h: 6163: unsigned SLRB7 :1;
[; ;pic16f1708.h: 6164: };
[; ;pic16f1708.h: 6165: } SLRCONBbits_t;
[; ;pic16f1708.h: 6166: extern volatile SLRCONBbits_t SLRCONBbits @ 0x30D;
[; ;pic16f1708.h: 6190: extern volatile unsigned char SLRCONC @ 0x30E;
"6192
[; ;pic16f1708.h: 6192: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16f1708.h: 6195: typedef union {
[; ;pic16f1708.h: 6196: struct {
[; ;pic16f1708.h: 6197: unsigned SLRC0 :1;
[; ;pic16f1708.h: 6198: unsigned SLRC1 :1;
[; ;pic16f1708.h: 6199: unsigned SLRC2 :1;
[; ;pic16f1708.h: 6200: unsigned SLRC3 :1;
[; ;pic16f1708.h: 6201: unsigned SLRC4 :1;
[; ;pic16f1708.h: 6202: unsigned SLRC5 :1;
[; ;pic16f1708.h: 6203: unsigned SLRC6 :1;
[; ;pic16f1708.h: 6204: unsigned SLRC7 :1;
[; ;pic16f1708.h: 6205: };
[; ;pic16f1708.h: 6206: } SLRCONCbits_t;
[; ;pic16f1708.h: 6207: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16f1708.h: 6251: extern volatile unsigned char INLVLA @ 0x38C;
"6253
[; ;pic16f1708.h: 6253: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1708.h: 6256: typedef union {
[; ;pic16f1708.h: 6257: struct {
[; ;pic16f1708.h: 6258: unsigned INLVLA0 :1;
[; ;pic16f1708.h: 6259: unsigned INLVLA1 :1;
[; ;pic16f1708.h: 6260: unsigned INLVLA2 :1;
[; ;pic16f1708.h: 6261: unsigned INLVLA3 :1;
[; ;pic16f1708.h: 6262: unsigned INLVLA4 :1;
[; ;pic16f1708.h: 6263: unsigned INLVLA5 :1;
[; ;pic16f1708.h: 6264: };
[; ;pic16f1708.h: 6265: } INLVLAbits_t;
[; ;pic16f1708.h: 6266: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1708.h: 6300: extern volatile unsigned char INLVLB @ 0x38D;
"6302
[; ;pic16f1708.h: 6302: asm("INLVLB equ 038Dh");
[; <" INLVLB equ 038Dh ;# ">
[; ;pic16f1708.h: 6305: typedef union {
[; ;pic16f1708.h: 6306: struct {
[; ;pic16f1708.h: 6307: unsigned :4;
[; ;pic16f1708.h: 6308: unsigned INLVLB4 :1;
[; ;pic16f1708.h: 6309: unsigned INLVLB5 :1;
[; ;pic16f1708.h: 6310: unsigned INLVLB6 :1;
[; ;pic16f1708.h: 6311: unsigned INLVLB7 :1;
[; ;pic16f1708.h: 6312: };
[; ;pic16f1708.h: 6313: } INLVLBbits_t;
[; ;pic16f1708.h: 6314: extern volatile INLVLBbits_t INLVLBbits @ 0x38D;
[; ;pic16f1708.h: 6338: extern volatile unsigned char INLVLC @ 0x38E;
"6340
[; ;pic16f1708.h: 6340: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1708.h: 6343: typedef union {
[; ;pic16f1708.h: 6344: struct {
[; ;pic16f1708.h: 6345: unsigned INLVLC0 :1;
[; ;pic16f1708.h: 6346: unsigned INLVLC1 :1;
[; ;pic16f1708.h: 6347: unsigned INLVLC2 :1;
[; ;pic16f1708.h: 6348: unsigned INLVLC3 :1;
[; ;pic16f1708.h: 6349: unsigned INLVLC4 :1;
[; ;pic16f1708.h: 6350: unsigned INLVLC5 :1;
[; ;pic16f1708.h: 6351: unsigned INLVLC6 :1;
[; ;pic16f1708.h: 6352: unsigned INLVLC7 :1;
[; ;pic16f1708.h: 6353: };
[; ;pic16f1708.h: 6354: } INLVLCbits_t;
[; ;pic16f1708.h: 6355: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1708.h: 6399: extern volatile unsigned char IOCAP @ 0x391;
"6401
[; ;pic16f1708.h: 6401: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1708.h: 6404: typedef union {
[; ;pic16f1708.h: 6405: struct {
[; ;pic16f1708.h: 6406: unsigned IOCAP0 :1;
[; ;pic16f1708.h: 6407: unsigned IOCAP1 :1;
[; ;pic16f1708.h: 6408: unsigned IOCAP2 :1;
[; ;pic16f1708.h: 6409: unsigned IOCAP3 :1;
[; ;pic16f1708.h: 6410: unsigned IOCAP4 :1;
[; ;pic16f1708.h: 6411: unsigned IOCAP5 :1;
[; ;pic16f1708.h: 6412: };
[; ;pic16f1708.h: 6413: } IOCAPbits_t;
[; ;pic16f1708.h: 6414: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1708.h: 6448: extern volatile unsigned char IOCAN @ 0x392;
"6450
[; ;pic16f1708.h: 6450: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1708.h: 6453: typedef union {
[; ;pic16f1708.h: 6454: struct {
[; ;pic16f1708.h: 6455: unsigned IOCAN0 :1;
[; ;pic16f1708.h: 6456: unsigned IOCAN1 :1;
[; ;pic16f1708.h: 6457: unsigned IOCAN2 :1;
[; ;pic16f1708.h: 6458: unsigned IOCAN3 :1;
[; ;pic16f1708.h: 6459: unsigned IOCAN4 :1;
[; ;pic16f1708.h: 6460: unsigned IOCAN5 :1;
[; ;pic16f1708.h: 6461: };
[; ;pic16f1708.h: 6462: } IOCANbits_t;
[; ;pic16f1708.h: 6463: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1708.h: 6497: extern volatile unsigned char IOCAF @ 0x393;
"6499
[; ;pic16f1708.h: 6499: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1708.h: 6502: typedef union {
[; ;pic16f1708.h: 6503: struct {
[; ;pic16f1708.h: 6504: unsigned IOCAF0 :1;
[; ;pic16f1708.h: 6505: unsigned IOCAF1 :1;
[; ;pic16f1708.h: 6506: unsigned IOCAF2 :1;
[; ;pic16f1708.h: 6507: unsigned IOCAF3 :1;
[; ;pic16f1708.h: 6508: unsigned IOCAF4 :1;
[; ;pic16f1708.h: 6509: unsigned IOCAF5 :1;
[; ;pic16f1708.h: 6510: };
[; ;pic16f1708.h: 6511: } IOCAFbits_t;
[; ;pic16f1708.h: 6512: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1708.h: 6546: extern volatile unsigned char IOCBP @ 0x394;
"6548
[; ;pic16f1708.h: 6548: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1708.h: 6551: typedef union {
[; ;pic16f1708.h: 6552: struct {
[; ;pic16f1708.h: 6553: unsigned :4;
[; ;pic16f1708.h: 6554: unsigned IOCBP4 :1;
[; ;pic16f1708.h: 6555: unsigned IOCBP5 :1;
[; ;pic16f1708.h: 6556: unsigned IOCBP6 :1;
[; ;pic16f1708.h: 6557: unsigned IOCBP7 :1;
[; ;pic16f1708.h: 6558: };
[; ;pic16f1708.h: 6559: } IOCBPbits_t;
[; ;pic16f1708.h: 6560: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1708.h: 6584: extern volatile unsigned char IOCBN @ 0x395;
"6586
[; ;pic16f1708.h: 6586: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1708.h: 6589: typedef union {
[; ;pic16f1708.h: 6590: struct {
[; ;pic16f1708.h: 6591: unsigned :4;
[; ;pic16f1708.h: 6592: unsigned IOCBN4 :1;
[; ;pic16f1708.h: 6593: unsigned IOCBN5 :1;
[; ;pic16f1708.h: 6594: unsigned IOCBN6 :1;
[; ;pic16f1708.h: 6595: unsigned IOCBN7 :1;
[; ;pic16f1708.h: 6596: };
[; ;pic16f1708.h: 6597: } IOCBNbits_t;
[; ;pic16f1708.h: 6598: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1708.h: 6622: extern volatile unsigned char IOCBF @ 0x396;
"6624
[; ;pic16f1708.h: 6624: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1708.h: 6627: typedef union {
[; ;pic16f1708.h: 6628: struct {
[; ;pic16f1708.h: 6629: unsigned :4;
[; ;pic16f1708.h: 6630: unsigned IOCBF4 :1;
[; ;pic16f1708.h: 6631: unsigned IOCBF5 :1;
[; ;pic16f1708.h: 6632: unsigned IOCBF6 :1;
[; ;pic16f1708.h: 6633: unsigned IOCBF7 :1;
[; ;pic16f1708.h: 6634: };
[; ;pic16f1708.h: 6635: } IOCBFbits_t;
[; ;pic16f1708.h: 6636: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1708.h: 6660: extern volatile unsigned char IOCCP @ 0x397;
"6662
[; ;pic16f1708.h: 6662: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16f1708.h: 6665: typedef union {
[; ;pic16f1708.h: 6666: struct {
[; ;pic16f1708.h: 6667: unsigned IOCCP0 :1;
[; ;pic16f1708.h: 6668: unsigned IOCCP1 :1;
[; ;pic16f1708.h: 6669: unsigned IOCCP2 :1;
[; ;pic16f1708.h: 6670: unsigned IOCCP3 :1;
[; ;pic16f1708.h: 6671: unsigned IOCCP4 :1;
[; ;pic16f1708.h: 6672: unsigned IOCCP5 :1;
[; ;pic16f1708.h: 6673: unsigned IOCCP6 :1;
[; ;pic16f1708.h: 6674: unsigned IOCCP7 :1;
[; ;pic16f1708.h: 6675: };
[; ;pic16f1708.h: 6676: } IOCCPbits_t;
[; ;pic16f1708.h: 6677: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16f1708.h: 6721: extern volatile unsigned char IOCCN @ 0x398;
"6723
[; ;pic16f1708.h: 6723: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16f1708.h: 6726: typedef union {
[; ;pic16f1708.h: 6727: struct {
[; ;pic16f1708.h: 6728: unsigned IOCCN0 :1;
[; ;pic16f1708.h: 6729: unsigned IOCCN1 :1;
[; ;pic16f1708.h: 6730: unsigned IOCCN2 :1;
[; ;pic16f1708.h: 6731: unsigned IOCCN3 :1;
[; ;pic16f1708.h: 6732: unsigned IOCCN4 :1;
[; ;pic16f1708.h: 6733: unsigned IOCCN5 :1;
[; ;pic16f1708.h: 6734: unsigned IOCCN6 :1;
[; ;pic16f1708.h: 6735: unsigned IOCCN7 :1;
[; ;pic16f1708.h: 6736: };
[; ;pic16f1708.h: 6737: } IOCCNbits_t;
[; ;pic16f1708.h: 6738: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16f1708.h: 6782: extern volatile unsigned char IOCCF @ 0x399;
"6784
[; ;pic16f1708.h: 6784: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16f1708.h: 6787: typedef union {
[; ;pic16f1708.h: 6788: struct {
[; ;pic16f1708.h: 6789: unsigned IOCCF0 :1;
[; ;pic16f1708.h: 6790: unsigned IOCCF1 :1;
[; ;pic16f1708.h: 6791: unsigned IOCCF2 :1;
[; ;pic16f1708.h: 6792: unsigned IOCCF3 :1;
[; ;pic16f1708.h: 6793: unsigned IOCCF4 :1;
[; ;pic16f1708.h: 6794: unsigned IOCCF5 :1;
[; ;pic16f1708.h: 6795: unsigned IOCCF6 :1;
[; ;pic16f1708.h: 6796: unsigned IOCCF7 :1;
[; ;pic16f1708.h: 6797: };
[; ;pic16f1708.h: 6798: } IOCCFbits_t;
[; ;pic16f1708.h: 6799: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16f1708.h: 6843: extern volatile unsigned char TMR4 @ 0x415;
"6845
[; ;pic16f1708.h: 6845: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1708.h: 6848: typedef union {
[; ;pic16f1708.h: 6849: struct {
[; ;pic16f1708.h: 6850: unsigned TMR4 :8;
[; ;pic16f1708.h: 6851: };
[; ;pic16f1708.h: 6852: } TMR4bits_t;
[; ;pic16f1708.h: 6853: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1708.h: 6862: extern volatile unsigned char PR4 @ 0x416;
"6864
[; ;pic16f1708.h: 6864: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1708.h: 6867: typedef union {
[; ;pic16f1708.h: 6868: struct {
[; ;pic16f1708.h: 6869: unsigned PR4 :8;
[; ;pic16f1708.h: 6870: };
[; ;pic16f1708.h: 6871: } PR4bits_t;
[; ;pic16f1708.h: 6872: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1708.h: 6881: extern volatile unsigned char T4CON @ 0x417;
"6883
[; ;pic16f1708.h: 6883: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1708.h: 6886: typedef union {
[; ;pic16f1708.h: 6887: struct {
[; ;pic16f1708.h: 6888: unsigned T4CKPS :2;
[; ;pic16f1708.h: 6889: unsigned TMR4ON :1;
[; ;pic16f1708.h: 6890: unsigned T4OUTPS :4;
[; ;pic16f1708.h: 6891: };
[; ;pic16f1708.h: 6892: struct {
[; ;pic16f1708.h: 6893: unsigned T4CKPS0 :1;
[; ;pic16f1708.h: 6894: unsigned T4CKPS1 :1;
[; ;pic16f1708.h: 6895: unsigned :1;
[; ;pic16f1708.h: 6896: unsigned T4OUTPS0 :1;
[; ;pic16f1708.h: 6897: unsigned T4OUTPS1 :1;
[; ;pic16f1708.h: 6898: unsigned T4OUTPS2 :1;
[; ;pic16f1708.h: 6899: unsigned T4OUTPS3 :1;
[; ;pic16f1708.h: 6900: };
[; ;pic16f1708.h: 6901: } T4CONbits_t;
[; ;pic16f1708.h: 6902: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1708.h: 6951: extern volatile unsigned char TMR6 @ 0x41C;
"6953
[; ;pic16f1708.h: 6953: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1708.h: 6956: typedef union {
[; ;pic16f1708.h: 6957: struct {
[; ;pic16f1708.h: 6958: unsigned TMR6 :8;
[; ;pic16f1708.h: 6959: };
[; ;pic16f1708.h: 6960: } TMR6bits_t;
[; ;pic16f1708.h: 6961: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1708.h: 6970: extern volatile unsigned char PR6 @ 0x41D;
"6972
[; ;pic16f1708.h: 6972: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1708.h: 6975: typedef union {
[; ;pic16f1708.h: 6976: struct {
[; ;pic16f1708.h: 6977: unsigned PR6 :8;
[; ;pic16f1708.h: 6978: };
[; ;pic16f1708.h: 6979: } PR6bits_t;
[; ;pic16f1708.h: 6980: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1708.h: 6989: extern volatile unsigned char T6CON @ 0x41E;
"6991
[; ;pic16f1708.h: 6991: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1708.h: 6994: typedef union {
[; ;pic16f1708.h: 6995: struct {
[; ;pic16f1708.h: 6996: unsigned T6CKPS :2;
[; ;pic16f1708.h: 6997: unsigned TMR6ON :1;
[; ;pic16f1708.h: 6998: unsigned T6OUTPS :4;
[; ;pic16f1708.h: 6999: };
[; ;pic16f1708.h: 7000: struct {
[; ;pic16f1708.h: 7001: unsigned T6CKPS0 :1;
[; ;pic16f1708.h: 7002: unsigned T6CKPS1 :1;
[; ;pic16f1708.h: 7003: unsigned :1;
[; ;pic16f1708.h: 7004: unsigned T6OUTPS0 :1;
[; ;pic16f1708.h: 7005: unsigned T6OUTPS1 :1;
[; ;pic16f1708.h: 7006: unsigned T6OUTPS2 :1;
[; ;pic16f1708.h: 7007: unsigned T6OUTPS3 :1;
[; ;pic16f1708.h: 7008: };
[; ;pic16f1708.h: 7009: } T6CONbits_t;
[; ;pic16f1708.h: 7010: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1708.h: 7059: extern volatile unsigned char OPA1CON @ 0x511;
"7061
[; ;pic16f1708.h: 7061: asm("OPA1CON equ 0511h");
[; <" OPA1CON equ 0511h ;# ">
[; ;pic16f1708.h: 7064: typedef union {
[; ;pic16f1708.h: 7065: struct {
[; ;pic16f1708.h: 7066: unsigned OPA1PCH :2;
[; ;pic16f1708.h: 7067: unsigned :2;
[; ;pic16f1708.h: 7068: unsigned OPA1UG :1;
[; ;pic16f1708.h: 7069: unsigned :1;
[; ;pic16f1708.h: 7070: unsigned OPA1SP :1;
[; ;pic16f1708.h: 7071: unsigned OPA1EN :1;
[; ;pic16f1708.h: 7072: };
[; ;pic16f1708.h: 7073: struct {
[; ;pic16f1708.h: 7074: unsigned OPA1PCH0 :1;
[; ;pic16f1708.h: 7075: unsigned OPA1PCH1 :1;
[; ;pic16f1708.h: 7076: };
[; ;pic16f1708.h: 7077: } OPA1CONbits_t;
[; ;pic16f1708.h: 7078: extern volatile OPA1CONbits_t OPA1CONbits @ 0x511;
[; ;pic16f1708.h: 7112: extern volatile unsigned char OPA2CON @ 0x515;
"7114
[; ;pic16f1708.h: 7114: asm("OPA2CON equ 0515h");
[; <" OPA2CON equ 0515h ;# ">
[; ;pic16f1708.h: 7117: typedef union {
[; ;pic16f1708.h: 7118: struct {
[; ;pic16f1708.h: 7119: unsigned OPA2PCH :2;
[; ;pic16f1708.h: 7120: unsigned :2;
[; ;pic16f1708.h: 7121: unsigned OPA2UG :1;
[; ;pic16f1708.h: 7122: unsigned :1;
[; ;pic16f1708.h: 7123: unsigned OPA2SP :1;
[; ;pic16f1708.h: 7124: unsigned OPA2EN :1;
[; ;pic16f1708.h: 7125: };
[; ;pic16f1708.h: 7126: struct {
[; ;pic16f1708.h: 7127: unsigned OPA2PCH0 :1;
[; ;pic16f1708.h: 7128: unsigned OPA2PCH1 :1;
[; ;pic16f1708.h: 7129: };
[; ;pic16f1708.h: 7130: } OPA2CONbits_t;
[; ;pic16f1708.h: 7131: extern volatile OPA2CONbits_t OPA2CONbits @ 0x515;
[; ;pic16f1708.h: 7165: extern volatile unsigned char PWM3DCL @ 0x617;
"7167
[; ;pic16f1708.h: 7167: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1708.h: 7170: typedef union {
[; ;pic16f1708.h: 7171: struct {
[; ;pic16f1708.h: 7172: unsigned :6;
[; ;pic16f1708.h: 7173: unsigned PWM3DCL :2;
[; ;pic16f1708.h: 7174: };
[; ;pic16f1708.h: 7175: struct {
[; ;pic16f1708.h: 7176: unsigned :6;
[; ;pic16f1708.h: 7177: unsigned PWM3DCL0 :1;
[; ;pic16f1708.h: 7178: unsigned PWM3DCL1 :1;
[; ;pic16f1708.h: 7179: };
[; ;pic16f1708.h: 7180: } PWM3DCLbits_t;
[; ;pic16f1708.h: 7181: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1708.h: 7200: extern volatile unsigned char PWM3DCH @ 0x618;
"7202
[; ;pic16f1708.h: 7202: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1708.h: 7205: typedef union {
[; ;pic16f1708.h: 7206: struct {
[; ;pic16f1708.h: 7207: unsigned PWM3DCH :8;
[; ;pic16f1708.h: 7208: };
[; ;pic16f1708.h: 7209: struct {
[; ;pic16f1708.h: 7210: unsigned PWM3DCH0 :1;
[; ;pic16f1708.h: 7211: unsigned PWM3DCH1 :1;
[; ;pic16f1708.h: 7212: unsigned PWM3DCH2 :1;
[; ;pic16f1708.h: 7213: unsigned PWM3DCH3 :1;
[; ;pic16f1708.h: 7214: unsigned PWM3DCH4 :1;
[; ;pic16f1708.h: 7215: unsigned PWM3DCH5 :1;
[; ;pic16f1708.h: 7216: unsigned PWM3DCH6 :1;
[; ;pic16f1708.h: 7217: unsigned PWM3DCH7 :1;
[; ;pic16f1708.h: 7218: };
[; ;pic16f1708.h: 7219: } PWM3DCHbits_t;
[; ;pic16f1708.h: 7220: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1708.h: 7269: extern volatile unsigned char PWM3CON @ 0x619;
"7271
[; ;pic16f1708.h: 7271: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1708.h: 7274: extern volatile unsigned char PWM3CON0 @ 0x619;
"7276
[; ;pic16f1708.h: 7276: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1708.h: 7279: typedef union {
[; ;pic16f1708.h: 7280: struct {
[; ;pic16f1708.h: 7281: unsigned :4;
[; ;pic16f1708.h: 7282: unsigned PWM3POL :1;
[; ;pic16f1708.h: 7283: unsigned PWM3OUT :1;
[; ;pic16f1708.h: 7284: unsigned :1;
[; ;pic16f1708.h: 7285: unsigned PWM3EN :1;
[; ;pic16f1708.h: 7286: };
[; ;pic16f1708.h: 7287: } PWM3CONbits_t;
[; ;pic16f1708.h: 7288: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1708.h: 7306: typedef union {
[; ;pic16f1708.h: 7307: struct {
[; ;pic16f1708.h: 7308: unsigned :4;
[; ;pic16f1708.h: 7309: unsigned PWM3POL :1;
[; ;pic16f1708.h: 7310: unsigned PWM3OUT :1;
[; ;pic16f1708.h: 7311: unsigned :1;
[; ;pic16f1708.h: 7312: unsigned PWM3EN :1;
[; ;pic16f1708.h: 7313: };
[; ;pic16f1708.h: 7314: } PWM3CON0bits_t;
[; ;pic16f1708.h: 7315: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1708.h: 7334: extern volatile unsigned char PWM4DCL @ 0x61A;
"7336
[; ;pic16f1708.h: 7336: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1708.h: 7339: typedef union {
[; ;pic16f1708.h: 7340: struct {
[; ;pic16f1708.h: 7341: unsigned :6;
[; ;pic16f1708.h: 7342: unsigned PWM4DCL :2;
[; ;pic16f1708.h: 7343: };
[; ;pic16f1708.h: 7344: struct {
[; ;pic16f1708.h: 7345: unsigned :6;
[; ;pic16f1708.h: 7346: unsigned PWM4DCL0 :1;
[; ;pic16f1708.h: 7347: unsigned PWM4DCL1 :1;
[; ;pic16f1708.h: 7348: };
[; ;pic16f1708.h: 7349: } PWM4DCLbits_t;
[; ;pic16f1708.h: 7350: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1708.h: 7369: extern volatile unsigned char PWM4DCH @ 0x61B;
"7371
[; ;pic16f1708.h: 7371: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1708.h: 7374: typedef union {
[; ;pic16f1708.h: 7375: struct {
[; ;pic16f1708.h: 7376: unsigned PWM4DCH :8;
[; ;pic16f1708.h: 7377: };
[; ;pic16f1708.h: 7378: struct {
[; ;pic16f1708.h: 7379: unsigned PWM4DCH0 :1;
[; ;pic16f1708.h: 7380: unsigned PWM4DCH1 :1;
[; ;pic16f1708.h: 7381: unsigned PWM4DCH2 :1;
[; ;pic16f1708.h: 7382: unsigned PWM4DCH3 :1;
[; ;pic16f1708.h: 7383: unsigned PWM4DCH4 :1;
[; ;pic16f1708.h: 7384: unsigned PWM4DCH5 :1;
[; ;pic16f1708.h: 7385: unsigned PWM4DCH6 :1;
[; ;pic16f1708.h: 7386: unsigned PWM4DCH7 :1;
[; ;pic16f1708.h: 7387: };
[; ;pic16f1708.h: 7388: } PWM4DCHbits_t;
[; ;pic16f1708.h: 7389: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1708.h: 7438: extern volatile unsigned char PWM4CON @ 0x61C;
"7440
[; ;pic16f1708.h: 7440: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1708.h: 7443: extern volatile unsigned char PWM4CON0 @ 0x61C;
"7445
[; ;pic16f1708.h: 7445: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1708.h: 7448: typedef union {
[; ;pic16f1708.h: 7449: struct {
[; ;pic16f1708.h: 7450: unsigned :4;
[; ;pic16f1708.h: 7451: unsigned PWM4POL :1;
[; ;pic16f1708.h: 7452: unsigned PWM4OUT :1;
[; ;pic16f1708.h: 7453: unsigned :1;
[; ;pic16f1708.h: 7454: unsigned PWM4EN :1;
[; ;pic16f1708.h: 7455: };
[; ;pic16f1708.h: 7456: } PWM4CONbits_t;
[; ;pic16f1708.h: 7457: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1708.h: 7475: typedef union {
[; ;pic16f1708.h: 7476: struct {
[; ;pic16f1708.h: 7477: unsigned :4;
[; ;pic16f1708.h: 7478: unsigned PWM4POL :1;
[; ;pic16f1708.h: 7479: unsigned PWM4OUT :1;
[; ;pic16f1708.h: 7480: unsigned :1;
[; ;pic16f1708.h: 7481: unsigned PWM4EN :1;
[; ;pic16f1708.h: 7482: };
[; ;pic16f1708.h: 7483: } PWM4CON0bits_t;
[; ;pic16f1708.h: 7484: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1708.h: 7503: extern volatile unsigned char COG1PHR @ 0x691;
"7505
[; ;pic16f1708.h: 7505: asm("COG1PHR equ 0691h");
[; <" COG1PHR equ 0691h ;# ">
[; ;pic16f1708.h: 7508: typedef union {
[; ;pic16f1708.h: 7509: struct {
[; ;pic16f1708.h: 7510: unsigned G1PHR :6;
[; ;pic16f1708.h: 7511: };
[; ;pic16f1708.h: 7512: struct {
[; ;pic16f1708.h: 7513: unsigned G1PHR0 :1;
[; ;pic16f1708.h: 7514: unsigned G1PHR1 :1;
[; ;pic16f1708.h: 7515: unsigned G1PHR2 :1;
[; ;pic16f1708.h: 7516: unsigned G1PHR3 :1;
[; ;pic16f1708.h: 7517: unsigned G1PHR4 :1;
[; ;pic16f1708.h: 7518: unsigned G1PHR5 :1;
[; ;pic16f1708.h: 7519: };
[; ;pic16f1708.h: 7520: } COG1PHRbits_t;
[; ;pic16f1708.h: 7521: extern volatile COG1PHRbits_t COG1PHRbits @ 0x691;
[; ;pic16f1708.h: 7560: extern volatile unsigned char COG1PHF @ 0x692;
"7562
[; ;pic16f1708.h: 7562: asm("COG1PHF equ 0692h");
[; <" COG1PHF equ 0692h ;# ">
[; ;pic16f1708.h: 7565: typedef union {
[; ;pic16f1708.h: 7566: struct {
[; ;pic16f1708.h: 7567: unsigned G1PHF :6;
[; ;pic16f1708.h: 7568: };
[; ;pic16f1708.h: 7569: struct {
[; ;pic16f1708.h: 7570: unsigned G1PHF0 :1;
[; ;pic16f1708.h: 7571: unsigned G1PHF1 :1;
[; ;pic16f1708.h: 7572: unsigned G1PHF2 :1;
[; ;pic16f1708.h: 7573: unsigned G1PHF3 :1;
[; ;pic16f1708.h: 7574: unsigned G1PHF4 :1;
[; ;pic16f1708.h: 7575: unsigned G1PHF5 :1;
[; ;pic16f1708.h: 7576: };
[; ;pic16f1708.h: 7577: } COG1PHFbits_t;
[; ;pic16f1708.h: 7578: extern volatile COG1PHFbits_t COG1PHFbits @ 0x692;
[; ;pic16f1708.h: 7617: extern volatile unsigned char COG1BLKR @ 0x693;
"7619
[; ;pic16f1708.h: 7619: asm("COG1BLKR equ 0693h");
[; <" COG1BLKR equ 0693h ;# ">
[; ;pic16f1708.h: 7622: typedef union {
[; ;pic16f1708.h: 7623: struct {
[; ;pic16f1708.h: 7624: unsigned G1BLKR :6;
[; ;pic16f1708.h: 7625: };
[; ;pic16f1708.h: 7626: struct {
[; ;pic16f1708.h: 7627: unsigned G1BLKR0 :1;
[; ;pic16f1708.h: 7628: unsigned G1BLKR1 :1;
[; ;pic16f1708.h: 7629: unsigned G1BLKR2 :1;
[; ;pic16f1708.h: 7630: unsigned G1BLKR3 :1;
[; ;pic16f1708.h: 7631: unsigned G1BLKR4 :1;
[; ;pic16f1708.h: 7632: unsigned G1BLKR5 :1;
[; ;pic16f1708.h: 7633: };
[; ;pic16f1708.h: 7634: } COG1BLKRbits_t;
[; ;pic16f1708.h: 7635: extern volatile COG1BLKRbits_t COG1BLKRbits @ 0x693;
[; ;pic16f1708.h: 7674: extern volatile unsigned char COG1BLKF @ 0x694;
"7676
[; ;pic16f1708.h: 7676: asm("COG1BLKF equ 0694h");
[; <" COG1BLKF equ 0694h ;# ">
[; ;pic16f1708.h: 7679: typedef union {
[; ;pic16f1708.h: 7680: struct {
[; ;pic16f1708.h: 7681: unsigned G1BLKF :6;
[; ;pic16f1708.h: 7682: };
[; ;pic16f1708.h: 7683: struct {
[; ;pic16f1708.h: 7684: unsigned G1BLKF0 :1;
[; ;pic16f1708.h: 7685: unsigned G1BLKF1 :1;
[; ;pic16f1708.h: 7686: unsigned G1BLKF2 :1;
[; ;pic16f1708.h: 7687: unsigned G1BLKF3 :1;
[; ;pic16f1708.h: 7688: unsigned G1BLKF4 :1;
[; ;pic16f1708.h: 7689: unsigned G1BLKF5 :1;
[; ;pic16f1708.h: 7690: };
[; ;pic16f1708.h: 7691: } COG1BLKFbits_t;
[; ;pic16f1708.h: 7692: extern volatile COG1BLKFbits_t COG1BLKFbits @ 0x694;
[; ;pic16f1708.h: 7731: extern volatile unsigned char COG1DBR @ 0x695;
"7733
[; ;pic16f1708.h: 7733: asm("COG1DBR equ 0695h");
[; <" COG1DBR equ 0695h ;# ">
[; ;pic16f1708.h: 7736: typedef union {
[; ;pic16f1708.h: 7737: struct {
[; ;pic16f1708.h: 7738: unsigned G1DBR :6;
[; ;pic16f1708.h: 7739: };
[; ;pic16f1708.h: 7740: struct {
[; ;pic16f1708.h: 7741: unsigned G1DBR0 :1;
[; ;pic16f1708.h: 7742: unsigned G1DBR1 :1;
[; ;pic16f1708.h: 7743: unsigned G1DBR2 :1;
[; ;pic16f1708.h: 7744: unsigned G1DBR3 :1;
[; ;pic16f1708.h: 7745: unsigned G1DBR4 :1;
[; ;pic16f1708.h: 7746: unsigned G1DBR5 :1;
[; ;pic16f1708.h: 7747: };
[; ;pic16f1708.h: 7748: } COG1DBRbits_t;
[; ;pic16f1708.h: 7749: extern volatile COG1DBRbits_t COG1DBRbits @ 0x695;
[; ;pic16f1708.h: 7788: extern volatile unsigned char COG1DBF @ 0x696;
"7790
[; ;pic16f1708.h: 7790: asm("COG1DBF equ 0696h");
[; <" COG1DBF equ 0696h ;# ">
[; ;pic16f1708.h: 7793: typedef union {
[; ;pic16f1708.h: 7794: struct {
[; ;pic16f1708.h: 7795: unsigned G1DBF :6;
[; ;pic16f1708.h: 7796: };
[; ;pic16f1708.h: 7797: struct {
[; ;pic16f1708.h: 7798: unsigned G1DBF0 :1;
[; ;pic16f1708.h: 7799: unsigned G1DBF1 :1;
[; ;pic16f1708.h: 7800: unsigned G1DBF2 :1;
[; ;pic16f1708.h: 7801: unsigned G1DBF3 :1;
[; ;pic16f1708.h: 7802: unsigned G1DBF4 :1;
[; ;pic16f1708.h: 7803: unsigned G1DBF5 :1;
[; ;pic16f1708.h: 7804: };
[; ;pic16f1708.h: 7805: } COG1DBFbits_t;
[; ;pic16f1708.h: 7806: extern volatile COG1DBFbits_t COG1DBFbits @ 0x696;
[; ;pic16f1708.h: 7845: extern volatile unsigned char COG1CON0 @ 0x697;
"7847
[; ;pic16f1708.h: 7847: asm("COG1CON0 equ 0697h");
[; <" COG1CON0 equ 0697h ;# ">
[; ;pic16f1708.h: 7850: typedef union {
[; ;pic16f1708.h: 7851: struct {
[; ;pic16f1708.h: 7852: unsigned G1MD :3;
[; ;pic16f1708.h: 7853: unsigned G1CS :2;
[; ;pic16f1708.h: 7854: unsigned :1;
[; ;pic16f1708.h: 7855: unsigned G1LD :1;
[; ;pic16f1708.h: 7856: unsigned G1EN :1;
[; ;pic16f1708.h: 7857: };
[; ;pic16f1708.h: 7858: struct {
[; ;pic16f1708.h: 7859: unsigned G1MD0 :1;
[; ;pic16f1708.h: 7860: unsigned G1MD1 :1;
[; ;pic16f1708.h: 7861: unsigned G1MD2 :1;
[; ;pic16f1708.h: 7862: unsigned G1CS0 :1;
[; ;pic16f1708.h: 7863: unsigned G1CS1 :1;
[; ;pic16f1708.h: 7864: };
[; ;pic16f1708.h: 7865: } COG1CON0bits_t;
[; ;pic16f1708.h: 7866: extern volatile COG1CON0bits_t COG1CON0bits @ 0x697;
[; ;pic16f1708.h: 7915: extern volatile unsigned char COG1CON1 @ 0x698;
"7917
[; ;pic16f1708.h: 7917: asm("COG1CON1 equ 0698h");
[; <" COG1CON1 equ 0698h ;# ">
[; ;pic16f1708.h: 7920: typedef union {
[; ;pic16f1708.h: 7921: struct {
[; ;pic16f1708.h: 7922: unsigned G1POLA :1;
[; ;pic16f1708.h: 7923: unsigned G1POLB :1;
[; ;pic16f1708.h: 7924: unsigned G1POLC :1;
[; ;pic16f1708.h: 7925: unsigned G1POLD :1;
[; ;pic16f1708.h: 7926: unsigned :2;
[; ;pic16f1708.h: 7927: unsigned G1FDBS :1;
[; ;pic16f1708.h: 7928: unsigned G1RDBS :1;
[; ;pic16f1708.h: 7929: };
[; ;pic16f1708.h: 7930: } COG1CON1bits_t;
[; ;pic16f1708.h: 7931: extern volatile COG1CON1bits_t COG1CON1bits @ 0x698;
[; ;pic16f1708.h: 7965: extern volatile unsigned char COG1RIS @ 0x699;
"7967
[; ;pic16f1708.h: 7967: asm("COG1RIS equ 0699h");
[; <" COG1RIS equ 0699h ;# ">
[; ;pic16f1708.h: 7970: typedef union {
[; ;pic16f1708.h: 7971: struct {
[; ;pic16f1708.h: 7972: unsigned G1RIS0 :1;
[; ;pic16f1708.h: 7973: unsigned G1RIS1 :1;
[; ;pic16f1708.h: 7974: unsigned G1RIS2 :1;
[; ;pic16f1708.h: 7975: unsigned G1RIS3 :1;
[; ;pic16f1708.h: 7976: unsigned G1RIS4 :1;
[; ;pic16f1708.h: 7977: unsigned G1RIS5 :1;
[; ;pic16f1708.h: 7978: unsigned G1RIS6 :1;
[; ;pic16f1708.h: 7979: };
[; ;pic16f1708.h: 7980: } COG1RISbits_t;
[; ;pic16f1708.h: 7981: extern volatile COG1RISbits_t COG1RISbits @ 0x699;
[; ;pic16f1708.h: 8020: extern volatile unsigned char COG1RSIM @ 0x69A;
"8022
[; ;pic16f1708.h: 8022: asm("COG1RSIM equ 069Ah");
[; <" COG1RSIM equ 069Ah ;# ">
[; ;pic16f1708.h: 8025: typedef union {
[; ;pic16f1708.h: 8026: struct {
[; ;pic16f1708.h: 8027: unsigned G1RSIM0 :1;
[; ;pic16f1708.h: 8028: unsigned G1RSIM1 :1;
[; ;pic16f1708.h: 8029: unsigned G1RSIM2 :1;
[; ;pic16f1708.h: 8030: unsigned G1RSIM3 :1;
[; ;pic16f1708.h: 8031: unsigned G1RSIM4 :1;
[; ;pic16f1708.h: 8032: unsigned G1RSIM5 :1;
[; ;pic16f1708.h: 8033: unsigned G1RSIM6 :1;
[; ;pic16f1708.h: 8034: };
[; ;pic16f1708.h: 8035: } COG1RSIMbits_t;
[; ;pic16f1708.h: 8036: extern volatile COG1RSIMbits_t COG1RSIMbits @ 0x69A;
[; ;pic16f1708.h: 8075: extern volatile unsigned char COG1FIS @ 0x69B;
"8077
[; ;pic16f1708.h: 8077: asm("COG1FIS equ 069Bh");
[; <" COG1FIS equ 069Bh ;# ">
[; ;pic16f1708.h: 8080: typedef union {
[; ;pic16f1708.h: 8081: struct {
[; ;pic16f1708.h: 8082: unsigned G1FIS0 :1;
[; ;pic16f1708.h: 8083: unsigned G1FIS1 :1;
[; ;pic16f1708.h: 8084: unsigned G1FIS2 :1;
[; ;pic16f1708.h: 8085: unsigned G1FIS3 :1;
[; ;pic16f1708.h: 8086: unsigned G1FIS4 :1;
[; ;pic16f1708.h: 8087: unsigned G1FIS5 :1;
[; ;pic16f1708.h: 8088: unsigned G1FIS6 :1;
[; ;pic16f1708.h: 8089: };
[; ;pic16f1708.h: 8090: } COG1FISbits_t;
[; ;pic16f1708.h: 8091: extern volatile COG1FISbits_t COG1FISbits @ 0x69B;
[; ;pic16f1708.h: 8130: extern volatile unsigned char COG1FSIM @ 0x69C;
"8132
[; ;pic16f1708.h: 8132: asm("COG1FSIM equ 069Ch");
[; <" COG1FSIM equ 069Ch ;# ">
[; ;pic16f1708.h: 8135: typedef union {
[; ;pic16f1708.h: 8136: struct {
[; ;pic16f1708.h: 8137: unsigned G1FSIM0 :1;
[; ;pic16f1708.h: 8138: unsigned G1FSIM1 :1;
[; ;pic16f1708.h: 8139: unsigned G1FSIM2 :1;
[; ;pic16f1708.h: 8140: unsigned G1FSIM3 :1;
[; ;pic16f1708.h: 8141: unsigned G1FSIM4 :1;
[; ;pic16f1708.h: 8142: unsigned G1FSIM5 :1;
[; ;pic16f1708.h: 8143: unsigned G1FSIM6 :1;
[; ;pic16f1708.h: 8144: };
[; ;pic16f1708.h: 8145: } COG1FSIMbits_t;
[; ;pic16f1708.h: 8146: extern volatile COG1FSIMbits_t COG1FSIMbits @ 0x69C;
[; ;pic16f1708.h: 8185: extern volatile unsigned char COG1ASD0 @ 0x69D;
"8187
[; ;pic16f1708.h: 8187: asm("COG1ASD0 equ 069Dh");
[; <" COG1ASD0 equ 069Dh ;# ">
[; ;pic16f1708.h: 8190: typedef union {
[; ;pic16f1708.h: 8191: struct {
[; ;pic16f1708.h: 8192: unsigned :2;
[; ;pic16f1708.h: 8193: unsigned G1ASDAC :2;
[; ;pic16f1708.h: 8194: unsigned G1ASDBD :2;
[; ;pic16f1708.h: 8195: unsigned G1ARSEN :1;
[; ;pic16f1708.h: 8196: unsigned G1ASE :1;
[; ;pic16f1708.h: 8197: };
[; ;pic16f1708.h: 8198: struct {
[; ;pic16f1708.h: 8199: unsigned :2;
[; ;pic16f1708.h: 8200: unsigned G1ASDAC0 :1;
[; ;pic16f1708.h: 8201: unsigned G1ASDAC1 :1;
[; ;pic16f1708.h: 8202: unsigned G1ASDBD0 :1;
[; ;pic16f1708.h: 8203: unsigned G1ASDBD1 :1;
[; ;pic16f1708.h: 8204: };
[; ;pic16f1708.h: 8205: } COG1ASD0bits_t;
[; ;pic16f1708.h: 8206: extern volatile COG1ASD0bits_t COG1ASD0bits @ 0x69D;
[; ;pic16f1708.h: 8250: extern volatile unsigned char COG1ASD1 @ 0x69E;
"8252
[; ;pic16f1708.h: 8252: asm("COG1ASD1 equ 069Eh");
[; <" COG1ASD1 equ 069Eh ;# ">
[; ;pic16f1708.h: 8255: typedef union {
[; ;pic16f1708.h: 8256: struct {
[; ;pic16f1708.h: 8257: unsigned G1AS0E :1;
[; ;pic16f1708.h: 8258: unsigned G1AS1E :1;
[; ;pic16f1708.h: 8259: unsigned G1AS2E :1;
[; ;pic16f1708.h: 8260: unsigned G1AS3E :1;
[; ;pic16f1708.h: 8261: };
[; ;pic16f1708.h: 8262: } COG1ASD1bits_t;
[; ;pic16f1708.h: 8263: extern volatile COG1ASD1bits_t COG1ASD1bits @ 0x69E;
[; ;pic16f1708.h: 8287: extern volatile unsigned char COG1STR @ 0x69F;
"8289
[; ;pic16f1708.h: 8289: asm("COG1STR equ 069Fh");
[; <" COG1STR equ 069Fh ;# ">
[; ;pic16f1708.h: 8292: typedef union {
[; ;pic16f1708.h: 8293: struct {
[; ;pic16f1708.h: 8294: unsigned G1STRA :1;
[; ;pic16f1708.h: 8295: unsigned G1STRB :1;
[; ;pic16f1708.h: 8296: unsigned G1STRC :1;
[; ;pic16f1708.h: 8297: unsigned G1STRD :1;
[; ;pic16f1708.h: 8298: unsigned G1SDATA :1;
[; ;pic16f1708.h: 8299: unsigned G1SDATB :1;
[; ;pic16f1708.h: 8300: unsigned G1SDATC :1;
[; ;pic16f1708.h: 8301: unsigned G1SDATD :1;
[; ;pic16f1708.h: 8302: };
[; ;pic16f1708.h: 8303: } COG1STRbits_t;
[; ;pic16f1708.h: 8304: extern volatile COG1STRbits_t COG1STRbits @ 0x69F;
[; ;pic16f1708.h: 8348: extern volatile unsigned char PPSLOCK @ 0xE0F;
"8350
[; ;pic16f1708.h: 8350: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16f1708.h: 8353: typedef union {
[; ;pic16f1708.h: 8354: struct {
[; ;pic16f1708.h: 8355: unsigned PPSLOCKED :1;
[; ;pic16f1708.h: 8356: };
[; ;pic16f1708.h: 8357: } PPSLOCKbits_t;
[; ;pic16f1708.h: 8358: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16f1708.h: 8367: extern volatile unsigned char INTPPS @ 0xE10;
"8369
[; ;pic16f1708.h: 8369: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16f1708.h: 8372: typedef union {
[; ;pic16f1708.h: 8373: struct {
[; ;pic16f1708.h: 8374: unsigned INTPPS :5;
[; ;pic16f1708.h: 8375: };
[; ;pic16f1708.h: 8376: } INTPPSbits_t;
[; ;pic16f1708.h: 8377: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16f1708.h: 8386: extern volatile unsigned char T0CKIPPS @ 0xE11;
"8388
[; ;pic16f1708.h: 8388: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16f1708.h: 8391: typedef union {
[; ;pic16f1708.h: 8392: struct {
[; ;pic16f1708.h: 8393: unsigned T0CKIPPS :5;
[; ;pic16f1708.h: 8394: };
[; ;pic16f1708.h: 8395: } T0CKIPPSbits_t;
[; ;pic16f1708.h: 8396: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16f1708.h: 8405: extern volatile unsigned char T1CKIPPS @ 0xE12;
"8407
[; ;pic16f1708.h: 8407: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16f1708.h: 8410: typedef union {
[; ;pic16f1708.h: 8411: struct {
[; ;pic16f1708.h: 8412: unsigned T1CKIPPS :5;
[; ;pic16f1708.h: 8413: };
[; ;pic16f1708.h: 8414: } T1CKIPPSbits_t;
[; ;pic16f1708.h: 8415: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16f1708.h: 8424: extern volatile unsigned char T1GPPS @ 0xE13;
"8426
[; ;pic16f1708.h: 8426: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16f1708.h: 8429: typedef union {
[; ;pic16f1708.h: 8430: struct {
[; ;pic16f1708.h: 8431: unsigned T1GPPS :5;
[; ;pic16f1708.h: 8432: };
[; ;pic16f1708.h: 8433: } T1GPPSbits_t;
[; ;pic16f1708.h: 8434: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16f1708.h: 8443: extern volatile unsigned char CCP1PPS @ 0xE14;
"8445
[; ;pic16f1708.h: 8445: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16f1708.h: 8448: typedef union {
[; ;pic16f1708.h: 8449: struct {
[; ;pic16f1708.h: 8450: unsigned CCP1PPS :5;
[; ;pic16f1708.h: 8451: };
[; ;pic16f1708.h: 8452: } CCP1PPSbits_t;
[; ;pic16f1708.h: 8453: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16f1708.h: 8462: extern volatile unsigned char CCP2PPS @ 0xE15;
"8464
[; ;pic16f1708.h: 8464: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16f1708.h: 8467: typedef union {
[; ;pic16f1708.h: 8468: struct {
[; ;pic16f1708.h: 8469: unsigned CCP2PPS :5;
[; ;pic16f1708.h: 8470: };
[; ;pic16f1708.h: 8471: } CCP2PPSbits_t;
[; ;pic16f1708.h: 8472: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16f1708.h: 8481: extern volatile unsigned char COGINPPS @ 0xE17;
"8483
[; ;pic16f1708.h: 8483: asm("COGINPPS equ 0E17h");
[; <" COGINPPS equ 0E17h ;# ">
[; ;pic16f1708.h: 8486: typedef union {
[; ;pic16f1708.h: 8487: struct {
[; ;pic16f1708.h: 8488: unsigned COGINPPS :5;
[; ;pic16f1708.h: 8489: };
[; ;pic16f1708.h: 8490: } COGINPPSbits_t;
[; ;pic16f1708.h: 8491: extern volatile COGINPPSbits_t COGINPPSbits @ 0xE17;
[; ;pic16f1708.h: 8500: extern volatile unsigned char SSPCLKPPS @ 0xE20;
"8502
[; ;pic16f1708.h: 8502: asm("SSPCLKPPS equ 0E20h");
[; <" SSPCLKPPS equ 0E20h ;# ">
[; ;pic16f1708.h: 8505: typedef union {
[; ;pic16f1708.h: 8506: struct {
[; ;pic16f1708.h: 8507: unsigned SSPCLKPPS :5;
[; ;pic16f1708.h: 8508: };
[; ;pic16f1708.h: 8509: } SSPCLKPPSbits_t;
[; ;pic16f1708.h: 8510: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xE20;
[; ;pic16f1708.h: 8519: extern volatile unsigned char SSPDATPPS @ 0xE21;
"8521
[; ;pic16f1708.h: 8521: asm("SSPDATPPS equ 0E21h");
[; <" SSPDATPPS equ 0E21h ;# ">
[; ;pic16f1708.h: 8524: typedef union {
[; ;pic16f1708.h: 8525: struct {
[; ;pic16f1708.h: 8526: unsigned SSPDATPPS :5;
[; ;pic16f1708.h: 8527: };
[; ;pic16f1708.h: 8528: } SSPDATPPSbits_t;
[; ;pic16f1708.h: 8529: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xE21;
[; ;pic16f1708.h: 8538: extern volatile unsigned char SSPSSPPS @ 0xE22;
"8540
[; ;pic16f1708.h: 8540: asm("SSPSSPPS equ 0E22h");
[; <" SSPSSPPS equ 0E22h ;# ">
[; ;pic16f1708.h: 8543: typedef union {
[; ;pic16f1708.h: 8544: struct {
[; ;pic16f1708.h: 8545: unsigned SSPSSPPS :5;
[; ;pic16f1708.h: 8546: };
[; ;pic16f1708.h: 8547: } SSPSSPPSbits_t;
[; ;pic16f1708.h: 8548: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xE22;
[; ;pic16f1708.h: 8557: extern volatile unsigned char RXPPS @ 0xE24;
"8559
[; ;pic16f1708.h: 8559: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16f1708.h: 8562: typedef union {
[; ;pic16f1708.h: 8563: struct {
[; ;pic16f1708.h: 8564: unsigned RXPPS :5;
[; ;pic16f1708.h: 8565: };
[; ;pic16f1708.h: 8566: } RXPPSbits_t;
[; ;pic16f1708.h: 8567: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16f1708.h: 8576: extern volatile unsigned char CKPPS @ 0xE25;
"8578
[; ;pic16f1708.h: 8578: asm("CKPPS equ 0E25h");
[; <" CKPPS equ 0E25h ;# ">
[; ;pic16f1708.h: 8581: typedef union {
[; ;pic16f1708.h: 8582: struct {
[; ;pic16f1708.h: 8583: unsigned CKPPS :5;
[; ;pic16f1708.h: 8584: };
[; ;pic16f1708.h: 8585: } CKPPSbits_t;
[; ;pic16f1708.h: 8586: extern volatile CKPPSbits_t CKPPSbits @ 0xE25;
[; ;pic16f1708.h: 8595: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"8597
[; ;pic16f1708.h: 8597: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16f1708.h: 8600: typedef union {
[; ;pic16f1708.h: 8601: struct {
[; ;pic16f1708.h: 8602: unsigned CLCIN0PPS :5;
[; ;pic16f1708.h: 8603: };
[; ;pic16f1708.h: 8604: } CLCIN0PPSbits_t;
[; ;pic16f1708.h: 8605: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16f1708.h: 8614: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"8616
[; ;pic16f1708.h: 8616: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16f1708.h: 8619: typedef union {
[; ;pic16f1708.h: 8620: struct {
[; ;pic16f1708.h: 8621: unsigned CLCIN1PPS :5;
[; ;pic16f1708.h: 8622: };
[; ;pic16f1708.h: 8623: } CLCIN1PPSbits_t;
[; ;pic16f1708.h: 8624: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16f1708.h: 8633: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"8635
[; ;pic16f1708.h: 8635: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16f1708.h: 8638: typedef union {
[; ;pic16f1708.h: 8639: struct {
[; ;pic16f1708.h: 8640: unsigned CLCIN2PPS :5;
[; ;pic16f1708.h: 8641: };
[; ;pic16f1708.h: 8642: } CLCIN2PPSbits_t;
[; ;pic16f1708.h: 8643: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16f1708.h: 8652: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"8654
[; ;pic16f1708.h: 8654: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16f1708.h: 8657: typedef union {
[; ;pic16f1708.h: 8658: struct {
[; ;pic16f1708.h: 8659: unsigned CLCIN3PPS :5;
[; ;pic16f1708.h: 8660: };
[; ;pic16f1708.h: 8661: } CLCIN3PPSbits_t;
[; ;pic16f1708.h: 8662: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16f1708.h: 8671: extern volatile unsigned char RA0PPS @ 0xE90;
"8673
[; ;pic16f1708.h: 8673: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16f1708.h: 8676: typedef union {
[; ;pic16f1708.h: 8677: struct {
[; ;pic16f1708.h: 8678: unsigned RA0PPS :5;
[; ;pic16f1708.h: 8679: };
[; ;pic16f1708.h: 8680: } RA0PPSbits_t;
[; ;pic16f1708.h: 8681: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16f1708.h: 8690: extern volatile unsigned char RA1PPS @ 0xE91;
"8692
[; ;pic16f1708.h: 8692: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16f1708.h: 8695: typedef union {
[; ;pic16f1708.h: 8696: struct {
[; ;pic16f1708.h: 8697: unsigned RA1PPS :5;
[; ;pic16f1708.h: 8698: };
[; ;pic16f1708.h: 8699: } RA1PPSbits_t;
[; ;pic16f1708.h: 8700: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16f1708.h: 8709: extern volatile unsigned char RA2PPS @ 0xE92;
"8711
[; ;pic16f1708.h: 8711: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16f1708.h: 8714: typedef union {
[; ;pic16f1708.h: 8715: struct {
[; ;pic16f1708.h: 8716: unsigned RA2PPS :5;
[; ;pic16f1708.h: 8717: };
[; ;pic16f1708.h: 8718: } RA2PPSbits_t;
[; ;pic16f1708.h: 8719: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16f1708.h: 8728: extern volatile unsigned char RA4PPS @ 0xE94;
"8730
[; ;pic16f1708.h: 8730: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16f1708.h: 8733: typedef union {
[; ;pic16f1708.h: 8734: struct {
[; ;pic16f1708.h: 8735: unsigned RA4PPS :5;
[; ;pic16f1708.h: 8736: };
[; ;pic16f1708.h: 8737: } RA4PPSbits_t;
[; ;pic16f1708.h: 8738: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16f1708.h: 8747: extern volatile unsigned char RA5PPS @ 0xE95;
"8749
[; ;pic16f1708.h: 8749: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16f1708.h: 8752: typedef union {
[; ;pic16f1708.h: 8753: struct {
[; ;pic16f1708.h: 8754: unsigned RA5PPS :5;
[; ;pic16f1708.h: 8755: };
[; ;pic16f1708.h: 8756: } RA5PPSbits_t;
[; ;pic16f1708.h: 8757: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16f1708.h: 8766: extern volatile unsigned char RB4PPS @ 0xE9C;
"8768
[; ;pic16f1708.h: 8768: asm("RB4PPS equ 0E9Ch");
[; <" RB4PPS equ 0E9Ch ;# ">
[; ;pic16f1708.h: 8771: typedef union {
[; ;pic16f1708.h: 8772: struct {
[; ;pic16f1708.h: 8773: unsigned RB4PPS :5;
[; ;pic16f1708.h: 8774: };
[; ;pic16f1708.h: 8775: } RB4PPSbits_t;
[; ;pic16f1708.h: 8776: extern volatile RB4PPSbits_t RB4PPSbits @ 0xE9C;
[; ;pic16f1708.h: 8785: extern volatile unsigned char RB5PPS @ 0xE9D;
"8787
[; ;pic16f1708.h: 8787: asm("RB5PPS equ 0E9Dh");
[; <" RB5PPS equ 0E9Dh ;# ">
[; ;pic16f1708.h: 8790: typedef union {
[; ;pic16f1708.h: 8791: struct {
[; ;pic16f1708.h: 8792: unsigned RB5PPS :5;
[; ;pic16f1708.h: 8793: };
[; ;pic16f1708.h: 8794: } RB5PPSbits_t;
[; ;pic16f1708.h: 8795: extern volatile RB5PPSbits_t RB5PPSbits @ 0xE9D;
[; ;pic16f1708.h: 8804: extern volatile unsigned char RB6PPS @ 0xE9E;
"8806
[; ;pic16f1708.h: 8806: asm("RB6PPS equ 0E9Eh");
[; <" RB6PPS equ 0E9Eh ;# ">
[; ;pic16f1708.h: 8809: typedef union {
[; ;pic16f1708.h: 8810: struct {
[; ;pic16f1708.h: 8811: unsigned RB6PPS :5;
[; ;pic16f1708.h: 8812: };
[; ;pic16f1708.h: 8813: } RB6PPSbits_t;
[; ;pic16f1708.h: 8814: extern volatile RB6PPSbits_t RB6PPSbits @ 0xE9E;
[; ;pic16f1708.h: 8823: extern volatile unsigned char RB7PPS @ 0xE9F;
"8825
[; ;pic16f1708.h: 8825: asm("RB7PPS equ 0E9Fh");
[; <" RB7PPS equ 0E9Fh ;# ">
[; ;pic16f1708.h: 8828: typedef union {
[; ;pic16f1708.h: 8829: struct {
[; ;pic16f1708.h: 8830: unsigned RB7PPS :5;
[; ;pic16f1708.h: 8831: };
[; ;pic16f1708.h: 8832: } RB7PPSbits_t;
[; ;pic16f1708.h: 8833: extern volatile RB7PPSbits_t RB7PPSbits @ 0xE9F;
[; ;pic16f1708.h: 8842: extern volatile unsigned char RC0PPS @ 0xEA0;
"8844
[; ;pic16f1708.h: 8844: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16f1708.h: 8847: typedef union {
[; ;pic16f1708.h: 8848: struct {
[; ;pic16f1708.h: 8849: unsigned RC0PPS :5;
[; ;pic16f1708.h: 8850: };
[; ;pic16f1708.h: 8851: } RC0PPSbits_t;
[; ;pic16f1708.h: 8852: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16f1708.h: 8861: extern volatile unsigned char RC1PPS @ 0xEA1;
"8863
[; ;pic16f1708.h: 8863: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16f1708.h: 8866: typedef union {
[; ;pic16f1708.h: 8867: struct {
[; ;pic16f1708.h: 8868: unsigned RC1PPS :5;
[; ;pic16f1708.h: 8869: };
[; ;pic16f1708.h: 8870: } RC1PPSbits_t;
[; ;pic16f1708.h: 8871: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16f1708.h: 8880: extern volatile unsigned char RC2PPS @ 0xEA2;
"8882
[; ;pic16f1708.h: 8882: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16f1708.h: 8885: typedef union {
[; ;pic16f1708.h: 8886: struct {
[; ;pic16f1708.h: 8887: unsigned RC2PPS :5;
[; ;pic16f1708.h: 8888: };
[; ;pic16f1708.h: 8889: } RC2PPSbits_t;
[; ;pic16f1708.h: 8890: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16f1708.h: 8899: extern volatile unsigned char RC3PPS @ 0xEA3;
"8901
[; ;pic16f1708.h: 8901: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16f1708.h: 8904: typedef union {
[; ;pic16f1708.h: 8905: struct {
[; ;pic16f1708.h: 8906: unsigned RC3PPS :5;
[; ;pic16f1708.h: 8907: };
[; ;pic16f1708.h: 8908: } RC3PPSbits_t;
[; ;pic16f1708.h: 8909: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16f1708.h: 8918: extern volatile unsigned char RC4PPS @ 0xEA4;
"8920
[; ;pic16f1708.h: 8920: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16f1708.h: 8923: typedef union {
[; ;pic16f1708.h: 8924: struct {
[; ;pic16f1708.h: 8925: unsigned RC4PPS :5;
[; ;pic16f1708.h: 8926: };
[; ;pic16f1708.h: 8927: } RC4PPSbits_t;
[; ;pic16f1708.h: 8928: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16f1708.h: 8937: extern volatile unsigned char RC5PPS @ 0xEA5;
"8939
[; ;pic16f1708.h: 8939: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16f1708.h: 8942: typedef union {
[; ;pic16f1708.h: 8943: struct {
[; ;pic16f1708.h: 8944: unsigned RC5PPS :5;
[; ;pic16f1708.h: 8945: };
[; ;pic16f1708.h: 8946: } RC5PPSbits_t;
[; ;pic16f1708.h: 8947: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16f1708.h: 8956: extern volatile unsigned char RC6PPS @ 0xEA6;
"8958
[; ;pic16f1708.h: 8958: asm("RC6PPS equ 0EA6h");
[; <" RC6PPS equ 0EA6h ;# ">
[; ;pic16f1708.h: 8961: typedef union {
[; ;pic16f1708.h: 8962: struct {
[; ;pic16f1708.h: 8963: unsigned RC6PPS :5;
[; ;pic16f1708.h: 8964: };
[; ;pic16f1708.h: 8965: } RC6PPSbits_t;
[; ;pic16f1708.h: 8966: extern volatile RC6PPSbits_t RC6PPSbits @ 0xEA6;
[; ;pic16f1708.h: 8975: extern volatile unsigned char RC7PPS @ 0xEA7;
"8977
[; ;pic16f1708.h: 8977: asm("RC7PPS equ 0EA7h");
[; <" RC7PPS equ 0EA7h ;# ">
[; ;pic16f1708.h: 8980: typedef union {
[; ;pic16f1708.h: 8981: struct {
[; ;pic16f1708.h: 8982: unsigned RC7PPS :5;
[; ;pic16f1708.h: 8983: };
[; ;pic16f1708.h: 8984: } RC7PPSbits_t;
[; ;pic16f1708.h: 8985: extern volatile RC7PPSbits_t RC7PPSbits @ 0xEA7;
[; ;pic16f1708.h: 8994: extern volatile unsigned char CLCDATA @ 0xF0F;
"8996
[; ;pic16f1708.h: 8996: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1708.h: 8999: typedef union {
[; ;pic16f1708.h: 9000: struct {
[; ;pic16f1708.h: 9001: unsigned MCLC1OUT :1;
[; ;pic16f1708.h: 9002: unsigned MCLC2OUT :1;
[; ;pic16f1708.h: 9003: unsigned MCLC3OUT :1;
[; ;pic16f1708.h: 9004: };
[; ;pic16f1708.h: 9005: } CLCDATAbits_t;
[; ;pic16f1708.h: 9006: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1708.h: 9025: extern volatile unsigned char CLC1CON @ 0xF10;
"9027
[; ;pic16f1708.h: 9027: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1708.h: 9030: typedef union {
[; ;pic16f1708.h: 9031: struct {
[; ;pic16f1708.h: 9032: unsigned LC1MODE :3;
[; ;pic16f1708.h: 9033: unsigned LC1INTN :1;
[; ;pic16f1708.h: 9034: unsigned LC1INTP :1;
[; ;pic16f1708.h: 9035: unsigned LC1OUT :1;
[; ;pic16f1708.h: 9036: unsigned :1;
[; ;pic16f1708.h: 9037: unsigned LC1EN :1;
[; ;pic16f1708.h: 9038: };
[; ;pic16f1708.h: 9039: struct {
[; ;pic16f1708.h: 9040: unsigned LC1MODE0 :1;
[; ;pic16f1708.h: 9041: unsigned LC1MODE1 :1;
[; ;pic16f1708.h: 9042: unsigned LC1MODE2 :1;
[; ;pic16f1708.h: 9043: };
[; ;pic16f1708.h: 9044: struct {
[; ;pic16f1708.h: 9045: unsigned MODE :3;
[; ;pic16f1708.h: 9046: unsigned INTN :1;
[; ;pic16f1708.h: 9047: unsigned INTP :1;
[; ;pic16f1708.h: 9048: unsigned OUT :1;
[; ;pic16f1708.h: 9049: unsigned :1;
[; ;pic16f1708.h: 9050: unsigned EN :1;
[; ;pic16f1708.h: 9051: };
[; ;pic16f1708.h: 9052: struct {
[; ;pic16f1708.h: 9053: unsigned MODE0 :1;
[; ;pic16f1708.h: 9054: unsigned MODE1 :1;
[; ;pic16f1708.h: 9055: unsigned MODE2 :1;
[; ;pic16f1708.h: 9056: };
[; ;pic16f1708.h: 9057: } CLC1CONbits_t;
[; ;pic16f1708.h: 9058: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1708.h: 9142: extern volatile unsigned char CLC1POL @ 0xF11;
"9144
[; ;pic16f1708.h: 9144: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1708.h: 9147: typedef union {
[; ;pic16f1708.h: 9148: struct {
[; ;pic16f1708.h: 9149: unsigned LC1G1POL :1;
[; ;pic16f1708.h: 9150: unsigned LC1G2POL :1;
[; ;pic16f1708.h: 9151: unsigned LC1G3POL :1;
[; ;pic16f1708.h: 9152: unsigned LC1G4POL :1;
[; ;pic16f1708.h: 9153: unsigned :3;
[; ;pic16f1708.h: 9154: unsigned LC1POL :1;
[; ;pic16f1708.h: 9155: };
[; ;pic16f1708.h: 9156: struct {
[; ;pic16f1708.h: 9157: unsigned G1POL :1;
[; ;pic16f1708.h: 9158: unsigned G2POL :1;
[; ;pic16f1708.h: 9159: unsigned G3POL :1;
[; ;pic16f1708.h: 9160: unsigned G4POL :1;
[; ;pic16f1708.h: 9161: unsigned :3;
[; ;pic16f1708.h: 9162: unsigned POL :1;
[; ;pic16f1708.h: 9163: };
[; ;pic16f1708.h: 9164: } CLC1POLbits_t;
[; ;pic16f1708.h: 9165: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1708.h: 9219: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"9221
[; ;pic16f1708.h: 9221: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1708.h: 9224: typedef union {
[; ;pic16f1708.h: 9225: struct {
[; ;pic16f1708.h: 9226: unsigned LC1D1S0 :1;
[; ;pic16f1708.h: 9227: unsigned LC1D1S1 :1;
[; ;pic16f1708.h: 9228: unsigned LC1D1S2 :1;
[; ;pic16f1708.h: 9229: unsigned LC1D1S3 :1;
[; ;pic16f1708.h: 9230: unsigned LC1D1S4 :1;
[; ;pic16f1708.h: 9231: };
[; ;pic16f1708.h: 9232: struct {
[; ;pic16f1708.h: 9233: unsigned LC1D1S :8;
[; ;pic16f1708.h: 9234: };
[; ;pic16f1708.h: 9235: struct {
[; ;pic16f1708.h: 9236: unsigned D1S :8;
[; ;pic16f1708.h: 9237: };
[; ;pic16f1708.h: 9238: struct {
[; ;pic16f1708.h: 9239: unsigned D1S0 :1;
[; ;pic16f1708.h: 9240: unsigned D1S1 :1;
[; ;pic16f1708.h: 9241: unsigned D1S2 :1;
[; ;pic16f1708.h: 9242: unsigned D1S3 :1;
[; ;pic16f1708.h: 9243: unsigned D1S4 :1;
[; ;pic16f1708.h: 9244: };
[; ;pic16f1708.h: 9245: } CLC1SEL0bits_t;
[; ;pic16f1708.h: 9246: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1708.h: 9310: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"9312
[; ;pic16f1708.h: 9312: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1708.h: 9315: typedef union {
[; ;pic16f1708.h: 9316: struct {
[; ;pic16f1708.h: 9317: unsigned LC1D2S0 :1;
[; ;pic16f1708.h: 9318: unsigned LC1D2S1 :1;
[; ;pic16f1708.h: 9319: unsigned LC1D2S2 :1;
[; ;pic16f1708.h: 9320: unsigned LC1D2S3 :1;
[; ;pic16f1708.h: 9321: unsigned LC1D2S4 :1;
[; ;pic16f1708.h: 9322: };
[; ;pic16f1708.h: 9323: struct {
[; ;pic16f1708.h: 9324: unsigned LC1D2S :8;
[; ;pic16f1708.h: 9325: };
[; ;pic16f1708.h: 9326: struct {
[; ;pic16f1708.h: 9327: unsigned D2S :8;
[; ;pic16f1708.h: 9328: };
[; ;pic16f1708.h: 9329: struct {
[; ;pic16f1708.h: 9330: unsigned D2S0 :1;
[; ;pic16f1708.h: 9331: unsigned D2S1 :1;
[; ;pic16f1708.h: 9332: unsigned D2S2 :1;
[; ;pic16f1708.h: 9333: unsigned D2S3 :1;
[; ;pic16f1708.h: 9334: unsigned D2S4 :1;
[; ;pic16f1708.h: 9335: };
[; ;pic16f1708.h: 9336: } CLC1SEL1bits_t;
[; ;pic16f1708.h: 9337: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1708.h: 9401: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"9403
[; ;pic16f1708.h: 9403: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16f1708.h: 9406: typedef union {
[; ;pic16f1708.h: 9407: struct {
[; ;pic16f1708.h: 9408: unsigned LC1D3S0 :1;
[; ;pic16f1708.h: 9409: unsigned LC1D3S1 :1;
[; ;pic16f1708.h: 9410: unsigned LC1D3S2 :1;
[; ;pic16f1708.h: 9411: unsigned LC1D3S3 :1;
[; ;pic16f1708.h: 9412: unsigned LC1D3S4 :1;
[; ;pic16f1708.h: 9413: };
[; ;pic16f1708.h: 9414: struct {
[; ;pic16f1708.h: 9415: unsigned LC1D3S :8;
[; ;pic16f1708.h: 9416: };
[; ;pic16f1708.h: 9417: struct {
[; ;pic16f1708.h: 9418: unsigned D3S :8;
[; ;pic16f1708.h: 9419: };
[; ;pic16f1708.h: 9420: struct {
[; ;pic16f1708.h: 9421: unsigned D3S0 :1;
[; ;pic16f1708.h: 9422: unsigned D3S1 :1;
[; ;pic16f1708.h: 9423: unsigned D3S2 :1;
[; ;pic16f1708.h: 9424: unsigned D3S3 :1;
[; ;pic16f1708.h: 9425: unsigned D3S4 :1;
[; ;pic16f1708.h: 9426: };
[; ;pic16f1708.h: 9427: } CLC1SEL2bits_t;
[; ;pic16f1708.h: 9428: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16f1708.h: 9492: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"9494
[; ;pic16f1708.h: 9494: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16f1708.h: 9497: typedef union {
[; ;pic16f1708.h: 9498: struct {
[; ;pic16f1708.h: 9499: unsigned LC1D4S0 :1;
[; ;pic16f1708.h: 9500: unsigned LC1D4S1 :1;
[; ;pic16f1708.h: 9501: unsigned LC1D4S2 :1;
[; ;pic16f1708.h: 9502: unsigned LC1D4S3 :1;
[; ;pic16f1708.h: 9503: unsigned LC1D4S4 :1;
[; ;pic16f1708.h: 9504: };
[; ;pic16f1708.h: 9505: struct {
[; ;pic16f1708.h: 9506: unsigned LC1D4S :8;
[; ;pic16f1708.h: 9507: };
[; ;pic16f1708.h: 9508: struct {
[; ;pic16f1708.h: 9509: unsigned D4S :8;
[; ;pic16f1708.h: 9510: };
[; ;pic16f1708.h: 9511: struct {
[; ;pic16f1708.h: 9512: unsigned D4S0 :1;
[; ;pic16f1708.h: 9513: unsigned D4S1 :1;
[; ;pic16f1708.h: 9514: unsigned D4S2 :1;
[; ;pic16f1708.h: 9515: unsigned D4S3 :1;
[; ;pic16f1708.h: 9516: unsigned D4S4 :1;
[; ;pic16f1708.h: 9517: };
[; ;pic16f1708.h: 9518: } CLC1SEL3bits_t;
[; ;pic16f1708.h: 9519: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16f1708.h: 9583: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"9585
[; ;pic16f1708.h: 9585: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16f1708.h: 9588: typedef union {
[; ;pic16f1708.h: 9589: struct {
[; ;pic16f1708.h: 9590: unsigned LC1G1D1N :1;
[; ;pic16f1708.h: 9591: unsigned LC1G1D1T :1;
[; ;pic16f1708.h: 9592: unsigned LC1G1D2N :1;
[; ;pic16f1708.h: 9593: unsigned LC1G1D2T :1;
[; ;pic16f1708.h: 9594: unsigned LC1G1D3N :1;
[; ;pic16f1708.h: 9595: unsigned LC1G1D3T :1;
[; ;pic16f1708.h: 9596: unsigned LC1G1D4N :1;
[; ;pic16f1708.h: 9597: unsigned LC1G1D4T :1;
[; ;pic16f1708.h: 9598: };
[; ;pic16f1708.h: 9599: struct {
[; ;pic16f1708.h: 9600: unsigned D1N :1;
[; ;pic16f1708.h: 9601: unsigned D1T :1;
[; ;pic16f1708.h: 9602: unsigned D2N :1;
[; ;pic16f1708.h: 9603: unsigned D2T :1;
[; ;pic16f1708.h: 9604: unsigned D3N :1;
[; ;pic16f1708.h: 9605: unsigned D3T :1;
[; ;pic16f1708.h: 9606: unsigned D4N :1;
[; ;pic16f1708.h: 9607: unsigned D4T :1;
[; ;pic16f1708.h: 9608: };
[; ;pic16f1708.h: 9609: } CLC1GLS0bits_t;
[; ;pic16f1708.h: 9610: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16f1708.h: 9694: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"9696
[; ;pic16f1708.h: 9696: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16f1708.h: 9699: typedef union {
[; ;pic16f1708.h: 9700: struct {
[; ;pic16f1708.h: 9701: unsigned LC1G2D1N :1;
[; ;pic16f1708.h: 9702: unsigned LC1G2D1T :1;
[; ;pic16f1708.h: 9703: unsigned LC1G2D2N :1;
[; ;pic16f1708.h: 9704: unsigned LC1G2D2T :1;
[; ;pic16f1708.h: 9705: unsigned LC1G2D3N :1;
[; ;pic16f1708.h: 9706: unsigned LC1G2D3T :1;
[; ;pic16f1708.h: 9707: unsigned LC1G2D4N :1;
[; ;pic16f1708.h: 9708: unsigned LC1G2D4T :1;
[; ;pic16f1708.h: 9709: };
[; ;pic16f1708.h: 9710: struct {
[; ;pic16f1708.h: 9711: unsigned D1N :1;
[; ;pic16f1708.h: 9712: unsigned D1T :1;
[; ;pic16f1708.h: 9713: unsigned D2N :1;
[; ;pic16f1708.h: 9714: unsigned D2T :1;
[; ;pic16f1708.h: 9715: unsigned D3N :1;
[; ;pic16f1708.h: 9716: unsigned D3T :1;
[; ;pic16f1708.h: 9717: unsigned D4N :1;
[; ;pic16f1708.h: 9718: unsigned D4T :1;
[; ;pic16f1708.h: 9719: };
[; ;pic16f1708.h: 9720: } CLC1GLS1bits_t;
[; ;pic16f1708.h: 9721: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16f1708.h: 9805: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"9807
[; ;pic16f1708.h: 9807: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16f1708.h: 9810: typedef union {
[; ;pic16f1708.h: 9811: struct {
[; ;pic16f1708.h: 9812: unsigned LC1G3D1N :1;
[; ;pic16f1708.h: 9813: unsigned LC1G3D1T :1;
[; ;pic16f1708.h: 9814: unsigned LC1G3D2N :1;
[; ;pic16f1708.h: 9815: unsigned LC1G3D2T :1;
[; ;pic16f1708.h: 9816: unsigned LC1G3D3N :1;
[; ;pic16f1708.h: 9817: unsigned LC1G3D3T :1;
[; ;pic16f1708.h: 9818: unsigned LC1G3D4N :1;
[; ;pic16f1708.h: 9819: unsigned LC1G3D4T :1;
[; ;pic16f1708.h: 9820: };
[; ;pic16f1708.h: 9821: struct {
[; ;pic16f1708.h: 9822: unsigned D1N :1;
[; ;pic16f1708.h: 9823: unsigned D1T :1;
[; ;pic16f1708.h: 9824: unsigned D2N :1;
[; ;pic16f1708.h: 9825: unsigned D2T :1;
[; ;pic16f1708.h: 9826: unsigned D3N :1;
[; ;pic16f1708.h: 9827: unsigned D3T :1;
[; ;pic16f1708.h: 9828: unsigned D4N :1;
[; ;pic16f1708.h: 9829: unsigned D4T :1;
[; ;pic16f1708.h: 9830: };
[; ;pic16f1708.h: 9831: } CLC1GLS2bits_t;
[; ;pic16f1708.h: 9832: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16f1708.h: 9916: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"9918
[; ;pic16f1708.h: 9918: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16f1708.h: 9921: typedef union {
[; ;pic16f1708.h: 9922: struct {
[; ;pic16f1708.h: 9923: unsigned LC1G4D1N :1;
[; ;pic16f1708.h: 9924: unsigned LC1G4D1T :1;
[; ;pic16f1708.h: 9925: unsigned LC1G4D2N :1;
[; ;pic16f1708.h: 9926: unsigned LC1G4D2T :1;
[; ;pic16f1708.h: 9927: unsigned LC1G4D3N :1;
[; ;pic16f1708.h: 9928: unsigned LC1G4D3T :1;
[; ;pic16f1708.h: 9929: unsigned LC1G4D4N :1;
[; ;pic16f1708.h: 9930: unsigned LC1G4D4T :1;
[; ;pic16f1708.h: 9931: };
[; ;pic16f1708.h: 9932: struct {
[; ;pic16f1708.h: 9933: unsigned G4D1N :1;
[; ;pic16f1708.h: 9934: unsigned G4D1T :1;
[; ;pic16f1708.h: 9935: unsigned G4D2N :1;
[; ;pic16f1708.h: 9936: unsigned G4D2T :1;
[; ;pic16f1708.h: 9937: unsigned G4D3N :1;
[; ;pic16f1708.h: 9938: unsigned G4D3T :1;
[; ;pic16f1708.h: 9939: unsigned G4D4N :1;
[; ;pic16f1708.h: 9940: unsigned G4D4T :1;
[; ;pic16f1708.h: 9941: };
[; ;pic16f1708.h: 9942: } CLC1GLS3bits_t;
[; ;pic16f1708.h: 9943: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16f1708.h: 10027: extern volatile unsigned char CLC2CON @ 0xF1A;
"10029
[; ;pic16f1708.h: 10029: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16f1708.h: 10032: typedef union {
[; ;pic16f1708.h: 10033: struct {
[; ;pic16f1708.h: 10034: unsigned LC2MODE :3;
[; ;pic16f1708.h: 10035: unsigned LC2INTN :1;
[; ;pic16f1708.h: 10036: unsigned LC2INTP :1;
[; ;pic16f1708.h: 10037: unsigned LC2OUT :1;
[; ;pic16f1708.h: 10038: unsigned :1;
[; ;pic16f1708.h: 10039: unsigned LC2EN :1;
[; ;pic16f1708.h: 10040: };
[; ;pic16f1708.h: 10041: struct {
[; ;pic16f1708.h: 10042: unsigned LC2MODE0 :1;
[; ;pic16f1708.h: 10043: unsigned LC2MODE1 :1;
[; ;pic16f1708.h: 10044: unsigned LC2MODE2 :1;
[; ;pic16f1708.h: 10045: };
[; ;pic16f1708.h: 10046: struct {
[; ;pic16f1708.h: 10047: unsigned MODE :3;
[; ;pic16f1708.h: 10048: unsigned INTN :1;
[; ;pic16f1708.h: 10049: unsigned INTP :1;
[; ;pic16f1708.h: 10050: unsigned OUT :1;
[; ;pic16f1708.h: 10051: unsigned :1;
[; ;pic16f1708.h: 10052: unsigned EN :1;
[; ;pic16f1708.h: 10053: };
[; ;pic16f1708.h: 10054: struct {
[; ;pic16f1708.h: 10055: unsigned MODE0 :1;
[; ;pic16f1708.h: 10056: unsigned MODE1 :1;
[; ;pic16f1708.h: 10057: unsigned MODE2 :1;
[; ;pic16f1708.h: 10058: };
[; ;pic16f1708.h: 10059: } CLC2CONbits_t;
[; ;pic16f1708.h: 10060: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16f1708.h: 10144: extern volatile unsigned char CLC2POL @ 0xF1B;
"10146
[; ;pic16f1708.h: 10146: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16f1708.h: 10149: typedef union {
[; ;pic16f1708.h: 10150: struct {
[; ;pic16f1708.h: 10151: unsigned LC2G1POL :1;
[; ;pic16f1708.h: 10152: unsigned LC2G2POL :1;
[; ;pic16f1708.h: 10153: unsigned LC2G3POL :1;
[; ;pic16f1708.h: 10154: unsigned LC2G4POL :1;
[; ;pic16f1708.h: 10155: unsigned :3;
[; ;pic16f1708.h: 10156: unsigned LC2POL :1;
[; ;pic16f1708.h: 10157: };
[; ;pic16f1708.h: 10158: struct {
[; ;pic16f1708.h: 10159: unsigned G1POL :1;
[; ;pic16f1708.h: 10160: unsigned G2POL :1;
[; ;pic16f1708.h: 10161: unsigned G3POL :1;
[; ;pic16f1708.h: 10162: unsigned G4POL :1;
[; ;pic16f1708.h: 10163: unsigned :3;
[; ;pic16f1708.h: 10164: unsigned POL :1;
[; ;pic16f1708.h: 10165: };
[; ;pic16f1708.h: 10166: } CLC2POLbits_t;
[; ;pic16f1708.h: 10167: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16f1708.h: 10221: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"10223
[; ;pic16f1708.h: 10223: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16f1708.h: 10226: typedef union {
[; ;pic16f1708.h: 10227: struct {
[; ;pic16f1708.h: 10228: unsigned LC2D1S0 :1;
[; ;pic16f1708.h: 10229: unsigned LC2D1S1 :1;
[; ;pic16f1708.h: 10230: unsigned LC2D1S2 :1;
[; ;pic16f1708.h: 10231: unsigned LC2D1S3 :1;
[; ;pic16f1708.h: 10232: unsigned LC2D1S4 :1;
[; ;pic16f1708.h: 10233: };
[; ;pic16f1708.h: 10234: struct {
[; ;pic16f1708.h: 10235: unsigned LC2D1S :8;
[; ;pic16f1708.h: 10236: };
[; ;pic16f1708.h: 10237: struct {
[; ;pic16f1708.h: 10238: unsigned D1S :8;
[; ;pic16f1708.h: 10239: };
[; ;pic16f1708.h: 10240: struct {
[; ;pic16f1708.h: 10241: unsigned D1S0 :1;
[; ;pic16f1708.h: 10242: unsigned D1S1 :1;
[; ;pic16f1708.h: 10243: unsigned D1S2 :1;
[; ;pic16f1708.h: 10244: unsigned D1S3 :1;
[; ;pic16f1708.h: 10245: unsigned D1S4 :1;
[; ;pic16f1708.h: 10246: };
[; ;pic16f1708.h: 10247: } CLC2SEL0bits_t;
[; ;pic16f1708.h: 10248: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16f1708.h: 10312: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"10314
[; ;pic16f1708.h: 10314: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16f1708.h: 10317: typedef union {
[; ;pic16f1708.h: 10318: struct {
[; ;pic16f1708.h: 10319: unsigned LC2D2S0 :1;
[; ;pic16f1708.h: 10320: unsigned LC2D2S1 :1;
[; ;pic16f1708.h: 10321: unsigned LC2D2S2 :1;
[; ;pic16f1708.h: 10322: unsigned LC2D2S3 :1;
[; ;pic16f1708.h: 10323: unsigned LC2D2S4 :1;
[; ;pic16f1708.h: 10324: };
[; ;pic16f1708.h: 10325: struct {
[; ;pic16f1708.h: 10326: unsigned LC2D2S :8;
[; ;pic16f1708.h: 10327: };
[; ;pic16f1708.h: 10328: struct {
[; ;pic16f1708.h: 10329: unsigned D2S :8;
[; ;pic16f1708.h: 10330: };
[; ;pic16f1708.h: 10331: struct {
[; ;pic16f1708.h: 10332: unsigned D2S0 :1;
[; ;pic16f1708.h: 10333: unsigned D2S1 :1;
[; ;pic16f1708.h: 10334: unsigned D2S2 :1;
[; ;pic16f1708.h: 10335: unsigned D2S3 :1;
[; ;pic16f1708.h: 10336: unsigned D2S4 :1;
[; ;pic16f1708.h: 10337: };
[; ;pic16f1708.h: 10338: } CLC2SEL1bits_t;
[; ;pic16f1708.h: 10339: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16f1708.h: 10403: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"10405
[; ;pic16f1708.h: 10405: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16f1708.h: 10408: typedef union {
[; ;pic16f1708.h: 10409: struct {
[; ;pic16f1708.h: 10410: unsigned LC2D3S0 :1;
[; ;pic16f1708.h: 10411: unsigned LC2D3S1 :1;
[; ;pic16f1708.h: 10412: unsigned LC2D3S2 :1;
[; ;pic16f1708.h: 10413: unsigned LC2D3S3 :1;
[; ;pic16f1708.h: 10414: unsigned LC2D3S4 :1;
[; ;pic16f1708.h: 10415: };
[; ;pic16f1708.h: 10416: struct {
[; ;pic16f1708.h: 10417: unsigned LC2D3S :8;
[; ;pic16f1708.h: 10418: };
[; ;pic16f1708.h: 10419: struct {
[; ;pic16f1708.h: 10420: unsigned D3S :8;
[; ;pic16f1708.h: 10421: };
[; ;pic16f1708.h: 10422: struct {
[; ;pic16f1708.h: 10423: unsigned D3S0 :1;
[; ;pic16f1708.h: 10424: unsigned D3S1 :1;
[; ;pic16f1708.h: 10425: unsigned D3S2 :1;
[; ;pic16f1708.h: 10426: unsigned D3S3 :1;
[; ;pic16f1708.h: 10427: unsigned D3S4 :1;
[; ;pic16f1708.h: 10428: };
[; ;pic16f1708.h: 10429: } CLC2SEL2bits_t;
[; ;pic16f1708.h: 10430: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16f1708.h: 10494: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"10496
[; ;pic16f1708.h: 10496: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16f1708.h: 10499: typedef union {
[; ;pic16f1708.h: 10500: struct {
[; ;pic16f1708.h: 10501: unsigned LC2D4S0 :1;
[; ;pic16f1708.h: 10502: unsigned LC2D4S1 :1;
[; ;pic16f1708.h: 10503: unsigned LC2D4S2 :1;
[; ;pic16f1708.h: 10504: unsigned LC2D4S3 :1;
[; ;pic16f1708.h: 10505: unsigned LC2D4S4 :1;
[; ;pic16f1708.h: 10506: };
[; ;pic16f1708.h: 10507: struct {
[; ;pic16f1708.h: 10508: unsigned LC2D4S :8;
[; ;pic16f1708.h: 10509: };
[; ;pic16f1708.h: 10510: struct {
[; ;pic16f1708.h: 10511: unsigned D4S :8;
[; ;pic16f1708.h: 10512: };
[; ;pic16f1708.h: 10513: struct {
[; ;pic16f1708.h: 10514: unsigned D4S0 :1;
[; ;pic16f1708.h: 10515: unsigned D4S1 :1;
[; ;pic16f1708.h: 10516: unsigned D4S2 :1;
[; ;pic16f1708.h: 10517: unsigned D4S3 :1;
[; ;pic16f1708.h: 10518: unsigned D4S4 :1;
[; ;pic16f1708.h: 10519: };
[; ;pic16f1708.h: 10520: } CLC2SEL3bits_t;
[; ;pic16f1708.h: 10521: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16f1708.h: 10585: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"10587
[; ;pic16f1708.h: 10587: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16f1708.h: 10590: typedef union {
[; ;pic16f1708.h: 10591: struct {
[; ;pic16f1708.h: 10592: unsigned LC2G1D1N :1;
[; ;pic16f1708.h: 10593: unsigned LC2G1D1T :1;
[; ;pic16f1708.h: 10594: unsigned LC2G1D2N :1;
[; ;pic16f1708.h: 10595: unsigned LC2G1D2T :1;
[; ;pic16f1708.h: 10596: unsigned LC2G1D3N :1;
[; ;pic16f1708.h: 10597: unsigned LC2G1D3T :1;
[; ;pic16f1708.h: 10598: unsigned LC2G1D4N :1;
[; ;pic16f1708.h: 10599: unsigned LC2G1D4T :1;
[; ;pic16f1708.h: 10600: };
[; ;pic16f1708.h: 10601: struct {
[; ;pic16f1708.h: 10602: unsigned D1N :1;
[; ;pic16f1708.h: 10603: unsigned D1T :1;
[; ;pic16f1708.h: 10604: unsigned D2N :1;
[; ;pic16f1708.h: 10605: unsigned D2T :1;
[; ;pic16f1708.h: 10606: unsigned D3N :1;
[; ;pic16f1708.h: 10607: unsigned D3T :1;
[; ;pic16f1708.h: 10608: unsigned D4N :1;
[; ;pic16f1708.h: 10609: unsigned D4T :1;
[; ;pic16f1708.h: 10610: };
[; ;pic16f1708.h: 10611: } CLC2GLS0bits_t;
[; ;pic16f1708.h: 10612: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16f1708.h: 10696: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"10698
[; ;pic16f1708.h: 10698: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16f1708.h: 10701: typedef union {
[; ;pic16f1708.h: 10702: struct {
[; ;pic16f1708.h: 10703: unsigned LC2G2D1N :1;
[; ;pic16f1708.h: 10704: unsigned LC2G2D1T :1;
[; ;pic16f1708.h: 10705: unsigned LC2G2D2N :1;
[; ;pic16f1708.h: 10706: unsigned LC2G2D2T :1;
[; ;pic16f1708.h: 10707: unsigned LC2G2D3N :1;
[; ;pic16f1708.h: 10708: unsigned LC2G2D3T :1;
[; ;pic16f1708.h: 10709: unsigned LC2G2D4N :1;
[; ;pic16f1708.h: 10710: unsigned LC2G2D4T :1;
[; ;pic16f1708.h: 10711: };
[; ;pic16f1708.h: 10712: struct {
[; ;pic16f1708.h: 10713: unsigned D1N :1;
[; ;pic16f1708.h: 10714: unsigned D1T :1;
[; ;pic16f1708.h: 10715: unsigned D2N :1;
[; ;pic16f1708.h: 10716: unsigned D2T :1;
[; ;pic16f1708.h: 10717: unsigned D3N :1;
[; ;pic16f1708.h: 10718: unsigned D3T :1;
[; ;pic16f1708.h: 10719: unsigned D4N :1;
[; ;pic16f1708.h: 10720: unsigned D4T :1;
[; ;pic16f1708.h: 10721: };
[; ;pic16f1708.h: 10722: } CLC2GLS1bits_t;
[; ;pic16f1708.h: 10723: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16f1708.h: 10807: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"10809
[; ;pic16f1708.h: 10809: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16f1708.h: 10812: typedef union {
[; ;pic16f1708.h: 10813: struct {
[; ;pic16f1708.h: 10814: unsigned LC2G3D1N :1;
[; ;pic16f1708.h: 10815: unsigned LC2G3D1T :1;
[; ;pic16f1708.h: 10816: unsigned LC2G3D2N :1;
[; ;pic16f1708.h: 10817: unsigned LC2G3D2T :1;
[; ;pic16f1708.h: 10818: unsigned LC2G3D3N :1;
[; ;pic16f1708.h: 10819: unsigned LC2G3D3T :1;
[; ;pic16f1708.h: 10820: unsigned LC2G3D4N :1;
[; ;pic16f1708.h: 10821: unsigned LC2G3D4T :1;
[; ;pic16f1708.h: 10822: };
[; ;pic16f1708.h: 10823: struct {
[; ;pic16f1708.h: 10824: unsigned D1N :1;
[; ;pic16f1708.h: 10825: unsigned D1T :1;
[; ;pic16f1708.h: 10826: unsigned D2N :1;
[; ;pic16f1708.h: 10827: unsigned D2T :1;
[; ;pic16f1708.h: 10828: unsigned D3N :1;
[; ;pic16f1708.h: 10829: unsigned D3T :1;
[; ;pic16f1708.h: 10830: unsigned D4N :1;
[; ;pic16f1708.h: 10831: unsigned D4T :1;
[; ;pic16f1708.h: 10832: };
[; ;pic16f1708.h: 10833: } CLC2GLS2bits_t;
[; ;pic16f1708.h: 10834: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16f1708.h: 10918: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"10920
[; ;pic16f1708.h: 10920: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16f1708.h: 10923: typedef union {
[; ;pic16f1708.h: 10924: struct {
[; ;pic16f1708.h: 10925: unsigned LC2G4D1N :1;
[; ;pic16f1708.h: 10926: unsigned LC2G4D1T :1;
[; ;pic16f1708.h: 10927: unsigned LC2G4D2N :1;
[; ;pic16f1708.h: 10928: unsigned LC2G4D2T :1;
[; ;pic16f1708.h: 10929: unsigned LC2G4D3N :1;
[; ;pic16f1708.h: 10930: unsigned LC2G4D3T :1;
[; ;pic16f1708.h: 10931: unsigned LC2G4D4N :1;
[; ;pic16f1708.h: 10932: unsigned LC2G4D4T :1;
[; ;pic16f1708.h: 10933: };
[; ;pic16f1708.h: 10934: struct {
[; ;pic16f1708.h: 10935: unsigned G4D1N :1;
[; ;pic16f1708.h: 10936: unsigned G4D1T :1;
[; ;pic16f1708.h: 10937: unsigned G4D2N :1;
[; ;pic16f1708.h: 10938: unsigned G4D2T :1;
[; ;pic16f1708.h: 10939: unsigned G4D3N :1;
[; ;pic16f1708.h: 10940: unsigned G4D3T :1;
[; ;pic16f1708.h: 10941: unsigned G4D4N :1;
[; ;pic16f1708.h: 10942: unsigned G4D4T :1;
[; ;pic16f1708.h: 10943: };
[; ;pic16f1708.h: 10944: } CLC2GLS3bits_t;
[; ;pic16f1708.h: 10945: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16f1708.h: 11029: extern volatile unsigned char CLC3CON @ 0xF24;
"11031
[; ;pic16f1708.h: 11031: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16f1708.h: 11034: typedef union {
[; ;pic16f1708.h: 11035: struct {
[; ;pic16f1708.h: 11036: unsigned LC3MODE :3;
[; ;pic16f1708.h: 11037: unsigned LC3INTN :1;
[; ;pic16f1708.h: 11038: unsigned LC3INTP :1;
[; ;pic16f1708.h: 11039: unsigned LC3OUT :1;
[; ;pic16f1708.h: 11040: unsigned :1;
[; ;pic16f1708.h: 11041: unsigned LC3EN :1;
[; ;pic16f1708.h: 11042: };
[; ;pic16f1708.h: 11043: struct {
[; ;pic16f1708.h: 11044: unsigned LC3MODE0 :1;
[; ;pic16f1708.h: 11045: unsigned LC3MODE1 :1;
[; ;pic16f1708.h: 11046: unsigned LC3MODE2 :1;
[; ;pic16f1708.h: 11047: };
[; ;pic16f1708.h: 11048: struct {
[; ;pic16f1708.h: 11049: unsigned MODE :3;
[; ;pic16f1708.h: 11050: unsigned INTN :1;
[; ;pic16f1708.h: 11051: unsigned INTP :1;
[; ;pic16f1708.h: 11052: unsigned OUT :1;
[; ;pic16f1708.h: 11053: unsigned :1;
[; ;pic16f1708.h: 11054: unsigned EN :1;
[; ;pic16f1708.h: 11055: };
[; ;pic16f1708.h: 11056: struct {
[; ;pic16f1708.h: 11057: unsigned MODE0 :1;
[; ;pic16f1708.h: 11058: unsigned MODE1 :1;
[; ;pic16f1708.h: 11059: unsigned MODE2 :1;
[; ;pic16f1708.h: 11060: };
[; ;pic16f1708.h: 11061: } CLC3CONbits_t;
[; ;pic16f1708.h: 11062: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16f1708.h: 11146: extern volatile unsigned char CLC3POL @ 0xF25;
"11148
[; ;pic16f1708.h: 11148: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16f1708.h: 11151: typedef union {
[; ;pic16f1708.h: 11152: struct {
[; ;pic16f1708.h: 11153: unsigned LC3G1POL :1;
[; ;pic16f1708.h: 11154: unsigned LC3G2POL :1;
[; ;pic16f1708.h: 11155: unsigned LC3G3POL :1;
[; ;pic16f1708.h: 11156: unsigned LC3G4POL :1;
[; ;pic16f1708.h: 11157: unsigned :3;
[; ;pic16f1708.h: 11158: unsigned LC3POL :1;
[; ;pic16f1708.h: 11159: };
[; ;pic16f1708.h: 11160: struct {
[; ;pic16f1708.h: 11161: unsigned G1POL :1;
[; ;pic16f1708.h: 11162: unsigned G2POL :1;
[; ;pic16f1708.h: 11163: unsigned G3POL :1;
[; ;pic16f1708.h: 11164: unsigned G4POL :1;
[; ;pic16f1708.h: 11165: unsigned :3;
[; ;pic16f1708.h: 11166: unsigned POL :1;
[; ;pic16f1708.h: 11167: };
[; ;pic16f1708.h: 11168: } CLC3POLbits_t;
[; ;pic16f1708.h: 11169: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16f1708.h: 11223: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"11225
[; ;pic16f1708.h: 11225: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16f1708.h: 11228: typedef union {
[; ;pic16f1708.h: 11229: struct {
[; ;pic16f1708.h: 11230: unsigned LC3D1S0 :1;
[; ;pic16f1708.h: 11231: unsigned LC3D1S1 :1;
[; ;pic16f1708.h: 11232: unsigned LC3D1S2 :1;
[; ;pic16f1708.h: 11233: unsigned LC3D1S3 :1;
[; ;pic16f1708.h: 11234: unsigned LC3D1S4 :1;
[; ;pic16f1708.h: 11235: };
[; ;pic16f1708.h: 11236: struct {
[; ;pic16f1708.h: 11237: unsigned LC3D1S :8;
[; ;pic16f1708.h: 11238: };
[; ;pic16f1708.h: 11239: struct {
[; ;pic16f1708.h: 11240: unsigned D1S :8;
[; ;pic16f1708.h: 11241: };
[; ;pic16f1708.h: 11242: struct {
[; ;pic16f1708.h: 11243: unsigned D1S0 :1;
[; ;pic16f1708.h: 11244: unsigned D1S1 :1;
[; ;pic16f1708.h: 11245: unsigned D1S2 :1;
[; ;pic16f1708.h: 11246: unsigned D1S3 :1;
[; ;pic16f1708.h: 11247: unsigned D1S4 :1;
[; ;pic16f1708.h: 11248: };
[; ;pic16f1708.h: 11249: } CLC3SEL0bits_t;
[; ;pic16f1708.h: 11250: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16f1708.h: 11314: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"11316
[; ;pic16f1708.h: 11316: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16f1708.h: 11319: typedef union {
[; ;pic16f1708.h: 11320: struct {
[; ;pic16f1708.h: 11321: unsigned LC3D2S0 :1;
[; ;pic16f1708.h: 11322: unsigned LC3D2S1 :1;
[; ;pic16f1708.h: 11323: unsigned LC3D2S2 :1;
[; ;pic16f1708.h: 11324: unsigned LC3D2S3 :1;
[; ;pic16f1708.h: 11325: unsigned LC3D2S4 :1;
[; ;pic16f1708.h: 11326: };
[; ;pic16f1708.h: 11327: struct {
[; ;pic16f1708.h: 11328: unsigned LC3D2S :8;
[; ;pic16f1708.h: 11329: };
[; ;pic16f1708.h: 11330: struct {
[; ;pic16f1708.h: 11331: unsigned D2S :8;
[; ;pic16f1708.h: 11332: };
[; ;pic16f1708.h: 11333: struct {
[; ;pic16f1708.h: 11334: unsigned D2S0 :1;
[; ;pic16f1708.h: 11335: unsigned D2S1 :1;
[; ;pic16f1708.h: 11336: unsigned D2S2 :1;
[; ;pic16f1708.h: 11337: unsigned D2S3 :1;
[; ;pic16f1708.h: 11338: unsigned D2S4 :1;
[; ;pic16f1708.h: 11339: };
[; ;pic16f1708.h: 11340: } CLC3SEL1bits_t;
[; ;pic16f1708.h: 11341: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16f1708.h: 11405: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"11407
[; ;pic16f1708.h: 11407: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16f1708.h: 11410: typedef union {
[; ;pic16f1708.h: 11411: struct {
[; ;pic16f1708.h: 11412: unsigned LC3D3S0 :1;
[; ;pic16f1708.h: 11413: unsigned LC3D3S1 :1;
[; ;pic16f1708.h: 11414: unsigned LC3D3S2 :1;
[; ;pic16f1708.h: 11415: unsigned LC3D3S3 :1;
[; ;pic16f1708.h: 11416: unsigned LC3D3S4 :1;
[; ;pic16f1708.h: 11417: };
[; ;pic16f1708.h: 11418: struct {
[; ;pic16f1708.h: 11419: unsigned LC3D3S :8;
[; ;pic16f1708.h: 11420: };
[; ;pic16f1708.h: 11421: struct {
[; ;pic16f1708.h: 11422: unsigned D3S :8;
[; ;pic16f1708.h: 11423: };
[; ;pic16f1708.h: 11424: struct {
[; ;pic16f1708.h: 11425: unsigned D3S0 :1;
[; ;pic16f1708.h: 11426: unsigned D3S1 :1;
[; ;pic16f1708.h: 11427: unsigned D3S2 :1;
[; ;pic16f1708.h: 11428: unsigned D3S3 :1;
[; ;pic16f1708.h: 11429: unsigned D3S4 :1;
[; ;pic16f1708.h: 11430: };
[; ;pic16f1708.h: 11431: } CLC3SEL2bits_t;
[; ;pic16f1708.h: 11432: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16f1708.h: 11496: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"11498
[; ;pic16f1708.h: 11498: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16f1708.h: 11501: typedef union {
[; ;pic16f1708.h: 11502: struct {
[; ;pic16f1708.h: 11503: unsigned LC3D4S0 :1;
[; ;pic16f1708.h: 11504: unsigned LC3D4S1 :1;
[; ;pic16f1708.h: 11505: unsigned LC3D4S2 :1;
[; ;pic16f1708.h: 11506: unsigned LC3D4S3 :1;
[; ;pic16f1708.h: 11507: unsigned LC3D4S4 :1;
[; ;pic16f1708.h: 11508: };
[; ;pic16f1708.h: 11509: struct {
[; ;pic16f1708.h: 11510: unsigned LC3D4S :8;
[; ;pic16f1708.h: 11511: };
[; ;pic16f1708.h: 11512: struct {
[; ;pic16f1708.h: 11513: unsigned D4S :8;
[; ;pic16f1708.h: 11514: };
[; ;pic16f1708.h: 11515: struct {
[; ;pic16f1708.h: 11516: unsigned D4S0 :1;
[; ;pic16f1708.h: 11517: unsigned D4S1 :1;
[; ;pic16f1708.h: 11518: unsigned D4S2 :1;
[; ;pic16f1708.h: 11519: unsigned D4S3 :1;
[; ;pic16f1708.h: 11520: unsigned D4S4 :1;
[; ;pic16f1708.h: 11521: };
[; ;pic16f1708.h: 11522: } CLC3SEL3bits_t;
[; ;pic16f1708.h: 11523: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16f1708.h: 11587: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"11589
[; ;pic16f1708.h: 11589: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16f1708.h: 11592: typedef union {
[; ;pic16f1708.h: 11593: struct {
[; ;pic16f1708.h: 11594: unsigned LC3G1D1N :1;
[; ;pic16f1708.h: 11595: unsigned LC3G1D1T :1;
[; ;pic16f1708.h: 11596: unsigned LC3G1D2N :1;
[; ;pic16f1708.h: 11597: unsigned LC3G1D2T :1;
[; ;pic16f1708.h: 11598: unsigned LC3G1D3N :1;
[; ;pic16f1708.h: 11599: unsigned LC3G1D3T :1;
[; ;pic16f1708.h: 11600: unsigned LC3G1D4N :1;
[; ;pic16f1708.h: 11601: unsigned LC3G1D4T :1;
[; ;pic16f1708.h: 11602: };
[; ;pic16f1708.h: 11603: struct {
[; ;pic16f1708.h: 11604: unsigned D1N :1;
[; ;pic16f1708.h: 11605: unsigned D1T :1;
[; ;pic16f1708.h: 11606: unsigned D2N :1;
[; ;pic16f1708.h: 11607: unsigned D2T :1;
[; ;pic16f1708.h: 11608: unsigned D3N :1;
[; ;pic16f1708.h: 11609: unsigned D3T :1;
[; ;pic16f1708.h: 11610: unsigned D4N :1;
[; ;pic16f1708.h: 11611: unsigned D4T :1;
[; ;pic16f1708.h: 11612: };
[; ;pic16f1708.h: 11613: } CLC3GLS0bits_t;
[; ;pic16f1708.h: 11614: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16f1708.h: 11698: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"11700
[; ;pic16f1708.h: 11700: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16f1708.h: 11703: typedef union {
[; ;pic16f1708.h: 11704: struct {
[; ;pic16f1708.h: 11705: unsigned LC3G2D1N :1;
[; ;pic16f1708.h: 11706: unsigned LC3G2D1T :1;
[; ;pic16f1708.h: 11707: unsigned LC3G2D2N :1;
[; ;pic16f1708.h: 11708: unsigned LC3G2D2T :1;
[; ;pic16f1708.h: 11709: unsigned LC3G2D3N :1;
[; ;pic16f1708.h: 11710: unsigned LC3G2D3T :1;
[; ;pic16f1708.h: 11711: unsigned LC3G2D4N :1;
[; ;pic16f1708.h: 11712: unsigned LC3G2D4T :1;
[; ;pic16f1708.h: 11713: };
[; ;pic16f1708.h: 11714: struct {
[; ;pic16f1708.h: 11715: unsigned D1N :1;
[; ;pic16f1708.h: 11716: unsigned D1T :1;
[; ;pic16f1708.h: 11717: unsigned D2N :1;
[; ;pic16f1708.h: 11718: unsigned D2T :1;
[; ;pic16f1708.h: 11719: unsigned D3N :1;
[; ;pic16f1708.h: 11720: unsigned D3T :1;
[; ;pic16f1708.h: 11721: unsigned D4N :1;
[; ;pic16f1708.h: 11722: unsigned D4T :1;
[; ;pic16f1708.h: 11723: };
[; ;pic16f1708.h: 11724: } CLC3GLS1bits_t;
[; ;pic16f1708.h: 11725: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16f1708.h: 11809: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"11811
[; ;pic16f1708.h: 11811: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16f1708.h: 11814: typedef union {
[; ;pic16f1708.h: 11815: struct {
[; ;pic16f1708.h: 11816: unsigned LC3G3D1N :1;
[; ;pic16f1708.h: 11817: unsigned LC3G3D1T :1;
[; ;pic16f1708.h: 11818: unsigned LC3G3D2N :1;
[; ;pic16f1708.h: 11819: unsigned LC3G3D2T :1;
[; ;pic16f1708.h: 11820: unsigned LC3G3D3N :1;
[; ;pic16f1708.h: 11821: unsigned LC3G3D3T :1;
[; ;pic16f1708.h: 11822: unsigned LC3G3D4N :1;
[; ;pic16f1708.h: 11823: unsigned LC3G3D4T :1;
[; ;pic16f1708.h: 11824: };
[; ;pic16f1708.h: 11825: struct {
[; ;pic16f1708.h: 11826: unsigned D1N :1;
[; ;pic16f1708.h: 11827: unsigned D1T :1;
[; ;pic16f1708.h: 11828: unsigned D2N :1;
[; ;pic16f1708.h: 11829: unsigned D2T :1;
[; ;pic16f1708.h: 11830: unsigned D3N :1;
[; ;pic16f1708.h: 11831: unsigned D3T :1;
[; ;pic16f1708.h: 11832: unsigned D4N :1;
[; ;pic16f1708.h: 11833: unsigned D4T :1;
[; ;pic16f1708.h: 11834: };
[; ;pic16f1708.h: 11835: } CLC3GLS2bits_t;
[; ;pic16f1708.h: 11836: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16f1708.h: 11920: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"11922
[; ;pic16f1708.h: 11922: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16f1708.h: 11925: typedef union {
[; ;pic16f1708.h: 11926: struct {
[; ;pic16f1708.h: 11927: unsigned LC3G4D1N :1;
[; ;pic16f1708.h: 11928: unsigned LC3G4D1T :1;
[; ;pic16f1708.h: 11929: unsigned LC3G4D2N :1;
[; ;pic16f1708.h: 11930: unsigned LC3G4D2T :1;
[; ;pic16f1708.h: 11931: unsigned LC3G4D3N :1;
[; ;pic16f1708.h: 11932: unsigned LC3G4D3T :1;
[; ;pic16f1708.h: 11933: unsigned LC3G4D4N :1;
[; ;pic16f1708.h: 11934: unsigned LC3G4D4T :1;
[; ;pic16f1708.h: 11935: };
[; ;pic16f1708.h: 11936: struct {
[; ;pic16f1708.h: 11937: unsigned G4D1N :1;
[; ;pic16f1708.h: 11938: unsigned G4D1T :1;
[; ;pic16f1708.h: 11939: unsigned G4D2N :1;
[; ;pic16f1708.h: 11940: unsigned G4D2T :1;
[; ;pic16f1708.h: 11941: unsigned G4D3N :1;
[; ;pic16f1708.h: 11942: unsigned G4D3T :1;
[; ;pic16f1708.h: 11943: unsigned G4D4N :1;
[; ;pic16f1708.h: 11944: unsigned G4D4T :1;
[; ;pic16f1708.h: 11945: };
[; ;pic16f1708.h: 11946: } CLC3GLS3bits_t;
[; ;pic16f1708.h: 11947: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16f1708.h: 12031: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"12033
[; ;pic16f1708.h: 12033: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1708.h: 12036: typedef union {
[; ;pic16f1708.h: 12037: struct {
[; ;pic16f1708.h: 12038: unsigned C_SHAD :1;
[; ;pic16f1708.h: 12039: unsigned DC_SHAD :1;
[; ;pic16f1708.h: 12040: unsigned Z_SHAD :1;
[; ;pic16f1708.h: 12041: };
[; ;pic16f1708.h: 12042: } STATUS_SHADbits_t;
[; ;pic16f1708.h: 12043: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1708.h: 12062: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"12064
[; ;pic16f1708.h: 12064: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1708.h: 12067: typedef union {
[; ;pic16f1708.h: 12068: struct {
[; ;pic16f1708.h: 12069: unsigned WREG_SHAD :8;
[; ;pic16f1708.h: 12070: };
[; ;pic16f1708.h: 12071: } WREG_SHADbits_t;
[; ;pic16f1708.h: 12072: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1708.h: 12081: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"12083
[; ;pic16f1708.h: 12083: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1708.h: 12086: typedef union {
[; ;pic16f1708.h: 12087: struct {
[; ;pic16f1708.h: 12088: unsigned BSR_SHAD :5;
[; ;pic16f1708.h: 12089: };
[; ;pic16f1708.h: 12090: } BSR_SHADbits_t;
[; ;pic16f1708.h: 12091: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1708.h: 12100: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"12102
[; ;pic16f1708.h: 12102: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1708.h: 12105: typedef union {
[; ;pic16f1708.h: 12106: struct {
[; ;pic16f1708.h: 12107: unsigned PCLATH_SHAD :7;
[; ;pic16f1708.h: 12108: };
[; ;pic16f1708.h: 12109: } PCLATH_SHADbits_t;
[; ;pic16f1708.h: 12110: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1708.h: 12119: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"12121
[; ;pic16f1708.h: 12121: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1708.h: 12124: typedef union {
[; ;pic16f1708.h: 12125: struct {
[; ;pic16f1708.h: 12126: unsigned FSR0L_SHAD :8;
[; ;pic16f1708.h: 12127: };
[; ;pic16f1708.h: 12128: } FSR0L_SHADbits_t;
[; ;pic16f1708.h: 12129: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1708.h: 12138: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"12140
[; ;pic16f1708.h: 12140: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1708.h: 12143: typedef union {
[; ;pic16f1708.h: 12144: struct {
[; ;pic16f1708.h: 12145: unsigned FSR0H_SHAD :8;
[; ;pic16f1708.h: 12146: };
[; ;pic16f1708.h: 12147: } FSR0H_SHADbits_t;
[; ;pic16f1708.h: 12148: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1708.h: 12157: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"12159
[; ;pic16f1708.h: 12159: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1708.h: 12162: typedef union {
[; ;pic16f1708.h: 12163: struct {
[; ;pic16f1708.h: 12164: unsigned FSR1L_SHAD :8;
[; ;pic16f1708.h: 12165: };
[; ;pic16f1708.h: 12166: } FSR1L_SHADbits_t;
[; ;pic16f1708.h: 12167: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1708.h: 12176: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"12178
[; ;pic16f1708.h: 12178: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1708.h: 12181: typedef union {
[; ;pic16f1708.h: 12182: struct {
[; ;pic16f1708.h: 12183: unsigned FSR1H_SHAD :8;
[; ;pic16f1708.h: 12184: };
[; ;pic16f1708.h: 12185: } FSR1H_SHADbits_t;
[; ;pic16f1708.h: 12186: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1708.h: 12195: extern volatile unsigned char STKPTR @ 0xFED;
"12197
[; ;pic16f1708.h: 12197: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1708.h: 12200: typedef union {
[; ;pic16f1708.h: 12201: struct {
[; ;pic16f1708.h: 12202: unsigned STKPTR :5;
[; ;pic16f1708.h: 12203: };
[; ;pic16f1708.h: 12204: } STKPTRbits_t;
[; ;pic16f1708.h: 12205: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1708.h: 12214: extern volatile unsigned char TOSL @ 0xFEE;
"12216
[; ;pic16f1708.h: 12216: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1708.h: 12219: typedef union {
[; ;pic16f1708.h: 12220: struct {
[; ;pic16f1708.h: 12221: unsigned TOSL :8;
[; ;pic16f1708.h: 12222: };
[; ;pic16f1708.h: 12223: } TOSLbits_t;
[; ;pic16f1708.h: 12224: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1708.h: 12233: extern volatile unsigned char TOSH @ 0xFEF;
"12235
[; ;pic16f1708.h: 12235: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1708.h: 12238: typedef union {
[; ;pic16f1708.h: 12239: struct {
[; ;pic16f1708.h: 12240: unsigned TOSH :7;
[; ;pic16f1708.h: 12241: };
[; ;pic16f1708.h: 12242: } TOSHbits_t;
[; ;pic16f1708.h: 12243: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1708.h: 12258: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16f1708.h: 12260: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16f1708.h: 12262: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1708.h: 12264: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1708.h: 12266: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1708.h: 12268: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1708.h: 12270: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1708.h: 12272: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1708.h: 12274: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1708.h: 12276: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1708.h: 12278: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1708.h: 12280: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1708.h: 12282: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1708.h: 12284: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1708.h: 12286: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1708.h: 12288: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1708.h: 12290: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1708.h: 12292: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16f1708.h: 12294: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1708.h: 12296: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1708.h: 12298: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1708.h: 12300: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1708.h: 12302: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1708.h: 12304: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1708.h: 12306: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1708.h: 12308: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1708.h: 12310: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1708.h: 12312: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1708.h: 12314: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1708.h: 12316: extern volatile __bit ANS5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1708.h: 12318: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1708.h: 12320: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1708.h: 12322: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1708.h: 12324: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1708.h: 12326: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1708.h: 12328: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1708.h: 12330: extern volatile __bit ANSB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic16f1708.h: 12332: extern volatile __bit ANSB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic16f1708.h: 12334: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1708.h: 12336: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1708.h: 12338: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1708.h: 12340: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1708.h: 12342: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1708.h: 12344: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1708.h: 12346: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1708.h: 12348: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1708.h: 12350: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1708.h: 12352: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1708.h: 12354: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1708.h: 12356: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1708.h: 12358: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16f1708.h: 12360: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16f1708.h: 12362: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1708.h: 12364: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1708.h: 12366: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1708.h: 12368: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1708.h: 12370: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1708.h: 12372: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1708.h: 12374: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1708.h: 12376: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1708.h: 12378: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1708.h: 12380: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1708.h: 12382: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1708.h: 12384: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1708.h: 12386: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1708.h: 12388: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1708.h: 12390: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1708.h: 12392: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1708.h: 12394: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1708.h: 12396: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1708.h: 12398: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1708.h: 12400: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1708.h: 12402: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1708.h: 12404: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1708.h: 12406: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1708.h: 12408: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16f1708.h: 12410: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1708.h: 12412: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1708.h: 12414: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1708.h: 12416: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1708.h: 12418: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1708.h: 12420: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1708.h: 12422: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1708.h: 12424: extern volatile __bit C1ZLF @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic16f1708.h: 12426: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1708.h: 12428: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1708.h: 12430: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1708.h: 12432: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1708.h: 12434: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1708.h: 12436: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1708.h: 12438: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1708.h: 12440: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1708.h: 12442: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1708.h: 12444: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1708.h: 12446: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16f1708.h: 12448: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1708.h: 12450: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1708.h: 12452: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1708.h: 12454: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1708.h: 12456: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1708.h: 12458: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1708.h: 12460: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1708.h: 12462: extern volatile __bit C2ZLF @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic16f1708.h: 12464: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1708.h: 12466: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1708.h: 12468: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1708.h: 12470: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1708.h: 12472: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1708.h: 12474: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1708.h: 12476: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1708.h: 12478: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1708.h: 12480: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1708.h: 12482: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1708.h: 12484: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1708.h: 12486: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1708.h: 12488: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1708.h: 12490: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1708.h: 12492: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1708.h: 12494: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1708.h: 12496: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1708.h: 12498: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1708.h: 12500: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1708.h: 12502: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1708.h: 12504: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1708.h: 12506: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1708.h: 12508: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1708.h: 12510: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1708.h: 12512: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1708.h: 12514: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1708.h: 12516: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1708.h: 12518: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1708.h: 12520: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1708.h: 12522: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1708.h: 12524: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1708.h: 12526: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1708.h: 12528: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1708.h: 12530: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1708.h: 12532: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1708.h: 12534: extern volatile __bit COGIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1708.h: 12536: extern volatile __bit COGIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1708.h: 12538: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16f1708.h: 12540: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16f1708.h: 12542: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1708.h: 12544: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1708.h: 12546: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1708.h: 12548: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1708.h: 12550: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1708.h: 12552: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1708.h: 12554: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1708.h: 12556: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1708.h: 12558: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1708.h: 12560: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1708.h: 12562: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1708.h: 12564: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1708.h: 12566: extern volatile __bit DAC1R5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1708.h: 12568: extern volatile __bit DAC1R6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1708.h: 12570: extern volatile __bit DAC1R7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1708.h: 12572: extern volatile __bit DACEN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1708.h: 12574: extern volatile __bit DACNSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1708.h: 12576: extern volatile __bit DACOE0 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1708.h: 12578: extern volatile __bit DACOE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1708.h: 12580: extern volatile __bit DACPSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1708.h: 12582: extern volatile __bit DACPSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1708.h: 12584: extern volatile __bit DACR0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1708.h: 12586: extern volatile __bit DACR1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1708.h: 12588: extern volatile __bit DACR2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1708.h: 12590: extern volatile __bit DACR3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1708.h: 12592: extern volatile __bit DACR4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1708.h: 12594: extern volatile __bit DACR5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1708.h: 12596: extern volatile __bit DACR6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1708.h: 12598: extern volatile __bit DACR7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1708.h: 12600: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1708.h: 12602: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1708.h: 12604: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1708.h: 12606: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1708.h: 12608: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1708.h: 12610: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1708.h: 12612: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1708.h: 12614: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1708.h: 12616: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16f1708.h: 12618: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1708.h: 12620: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1708.h: 12622: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1708.h: 12624: extern volatile __bit G1ARSEN @ (((unsigned) &COG1ASD0)*8) + 6;
[; ;pic16f1708.h: 12626: extern volatile __bit G1AS0E @ (((unsigned) &COG1ASD1)*8) + 0;
[; ;pic16f1708.h: 12628: extern volatile __bit G1AS1E @ (((unsigned) &COG1ASD1)*8) + 1;
[; ;pic16f1708.h: 12630: extern volatile __bit G1AS2E @ (((unsigned) &COG1ASD1)*8) + 2;
[; ;pic16f1708.h: 12632: extern volatile __bit G1AS3E @ (((unsigned) &COG1ASD1)*8) + 3;
[; ;pic16f1708.h: 12634: extern volatile __bit G1ASDAC0 @ (((unsigned) &COG1ASD0)*8) + 2;
[; ;pic16f1708.h: 12636: extern volatile __bit G1ASDAC1 @ (((unsigned) &COG1ASD0)*8) + 3;
[; ;pic16f1708.h: 12638: extern volatile __bit G1ASDBD0 @ (((unsigned) &COG1ASD0)*8) + 4;
[; ;pic16f1708.h: 12640: extern volatile __bit G1ASDBD1 @ (((unsigned) &COG1ASD0)*8) + 5;
[; ;pic16f1708.h: 12642: extern volatile __bit G1ASE @ (((unsigned) &COG1ASD0)*8) + 7;
[; ;pic16f1708.h: 12644: extern volatile __bit G1BLKF0 @ (((unsigned) &COG1BLKF)*8) + 0;
[; ;pic16f1708.h: 12646: extern volatile __bit G1BLKF1 @ (((unsigned) &COG1BLKF)*8) + 1;
[; ;pic16f1708.h: 12648: extern volatile __bit G1BLKF2 @ (((unsigned) &COG1BLKF)*8) + 2;
[; ;pic16f1708.h: 12650: extern volatile __bit G1BLKF3 @ (((unsigned) &COG1BLKF)*8) + 3;
[; ;pic16f1708.h: 12652: extern volatile __bit G1BLKF4 @ (((unsigned) &COG1BLKF)*8) + 4;
[; ;pic16f1708.h: 12654: extern volatile __bit G1BLKF5 @ (((unsigned) &COG1BLKF)*8) + 5;
[; ;pic16f1708.h: 12656: extern volatile __bit G1BLKR0 @ (((unsigned) &COG1BLKR)*8) + 0;
[; ;pic16f1708.h: 12658: extern volatile __bit G1BLKR1 @ (((unsigned) &COG1BLKR)*8) + 1;
[; ;pic16f1708.h: 12660: extern volatile __bit G1BLKR2 @ (((unsigned) &COG1BLKR)*8) + 2;
[; ;pic16f1708.h: 12662: extern volatile __bit G1BLKR3 @ (((unsigned) &COG1BLKR)*8) + 3;
[; ;pic16f1708.h: 12664: extern volatile __bit G1BLKR4 @ (((unsigned) &COG1BLKR)*8) + 4;
[; ;pic16f1708.h: 12666: extern volatile __bit G1BLKR5 @ (((unsigned) &COG1BLKR)*8) + 5;
[; ;pic16f1708.h: 12668: extern volatile __bit G1CS0 @ (((unsigned) &COG1CON0)*8) + 3;
[; ;pic16f1708.h: 12670: extern volatile __bit G1CS1 @ (((unsigned) &COG1CON0)*8) + 4;
[; ;pic16f1708.h: 12672: extern volatile __bit G1DBF0 @ (((unsigned) &COG1DBF)*8) + 0;
[; ;pic16f1708.h: 12674: extern volatile __bit G1DBF1 @ (((unsigned) &COG1DBF)*8) + 1;
[; ;pic16f1708.h: 12676: extern volatile __bit G1DBF2 @ (((unsigned) &COG1DBF)*8) + 2;
[; ;pic16f1708.h: 12678: extern volatile __bit G1DBF3 @ (((unsigned) &COG1DBF)*8) + 3;
[; ;pic16f1708.h: 12680: extern volatile __bit G1DBF4 @ (((unsigned) &COG1DBF)*8) + 4;
[; ;pic16f1708.h: 12682: extern volatile __bit G1DBF5 @ (((unsigned) &COG1DBF)*8) + 5;
[; ;pic16f1708.h: 12684: extern volatile __bit G1DBR0 @ (((unsigned) &COG1DBR)*8) + 0;
[; ;pic16f1708.h: 12686: extern volatile __bit G1DBR1 @ (((unsigned) &COG1DBR)*8) + 1;
[; ;pic16f1708.h: 12688: extern volatile __bit G1DBR2 @ (((unsigned) &COG1DBR)*8) + 2;
[; ;pic16f1708.h: 12690: extern volatile __bit G1DBR3 @ (((unsigned) &COG1DBR)*8) + 3;
[; ;pic16f1708.h: 12692: extern volatile __bit G1DBR4 @ (((unsigned) &COG1DBR)*8) + 4;
[; ;pic16f1708.h: 12694: extern volatile __bit G1DBR5 @ (((unsigned) &COG1DBR)*8) + 5;
[; ;pic16f1708.h: 12696: extern volatile __bit G1EN @ (((unsigned) &COG1CON0)*8) + 7;
[; ;pic16f1708.h: 12698: extern volatile __bit G1FDBS @ (((unsigned) &COG1CON1)*8) + 6;
[; ;pic16f1708.h: 12700: extern volatile __bit G1FIS0 @ (((unsigned) &COG1FIS)*8) + 0;
[; ;pic16f1708.h: 12702: extern volatile __bit G1FIS1 @ (((unsigned) &COG1FIS)*8) + 1;
[; ;pic16f1708.h: 12704: extern volatile __bit G1FIS2 @ (((unsigned) &COG1FIS)*8) + 2;
[; ;pic16f1708.h: 12706: extern volatile __bit G1FIS3 @ (((unsigned) &COG1FIS)*8) + 3;
[; ;pic16f1708.h: 12708: extern volatile __bit G1FIS4 @ (((unsigned) &COG1FIS)*8) + 4;
[; ;pic16f1708.h: 12710: extern volatile __bit G1FIS5 @ (((unsigned) &COG1FIS)*8) + 5;
[; ;pic16f1708.h: 12712: extern volatile __bit G1FIS6 @ (((unsigned) &COG1FIS)*8) + 6;
[; ;pic16f1708.h: 12714: extern volatile __bit G1FSIM0 @ (((unsigned) &COG1FSIM)*8) + 0;
[; ;pic16f1708.h: 12716: extern volatile __bit G1FSIM1 @ (((unsigned) &COG1FSIM)*8) + 1;
[; ;pic16f1708.h: 12718: extern volatile __bit G1FSIM2 @ (((unsigned) &COG1FSIM)*8) + 2;
[; ;pic16f1708.h: 12720: extern volatile __bit G1FSIM3 @ (((unsigned) &COG1FSIM)*8) + 3;
[; ;pic16f1708.h: 12722: extern volatile __bit G1FSIM4 @ (((unsigned) &COG1FSIM)*8) + 4;
[; ;pic16f1708.h: 12724: extern volatile __bit G1FSIM5 @ (((unsigned) &COG1FSIM)*8) + 5;
[; ;pic16f1708.h: 12726: extern volatile __bit G1FSIM6 @ (((unsigned) &COG1FSIM)*8) + 6;
[; ;pic16f1708.h: 12728: extern volatile __bit G1LD @ (((unsigned) &COG1CON0)*8) + 6;
[; ;pic16f1708.h: 12730: extern volatile __bit G1MD0 @ (((unsigned) &COG1CON0)*8) + 0;
[; ;pic16f1708.h: 12732: extern volatile __bit G1MD1 @ (((unsigned) &COG1CON0)*8) + 1;
[; ;pic16f1708.h: 12734: extern volatile __bit G1MD2 @ (((unsigned) &COG1CON0)*8) + 2;
[; ;pic16f1708.h: 12736: extern volatile __bit G1PHF0 @ (((unsigned) &COG1PHF)*8) + 0;
[; ;pic16f1708.h: 12738: extern volatile __bit G1PHF1 @ (((unsigned) &COG1PHF)*8) + 1;
[; ;pic16f1708.h: 12740: extern volatile __bit G1PHF2 @ (((unsigned) &COG1PHF)*8) + 2;
[; ;pic16f1708.h: 12742: extern volatile __bit G1PHF3 @ (((unsigned) &COG1PHF)*8) + 3;
[; ;pic16f1708.h: 12744: extern volatile __bit G1PHF4 @ (((unsigned) &COG1PHF)*8) + 4;
[; ;pic16f1708.h: 12746: extern volatile __bit G1PHF5 @ (((unsigned) &COG1PHF)*8) + 5;
[; ;pic16f1708.h: 12748: extern volatile __bit G1PHR0 @ (((unsigned) &COG1PHR)*8) + 0;
[; ;pic16f1708.h: 12750: extern volatile __bit G1PHR1 @ (((unsigned) &COG1PHR)*8) + 1;
[; ;pic16f1708.h: 12752: extern volatile __bit G1PHR2 @ (((unsigned) &COG1PHR)*8) + 2;
[; ;pic16f1708.h: 12754: extern volatile __bit G1PHR3 @ (((unsigned) &COG1PHR)*8) + 3;
[; ;pic16f1708.h: 12756: extern volatile __bit G1PHR4 @ (((unsigned) &COG1PHR)*8) + 4;
[; ;pic16f1708.h: 12758: extern volatile __bit G1PHR5 @ (((unsigned) &COG1PHR)*8) + 5;
[; ;pic16f1708.h: 12760: extern volatile __bit G1POLA @ (((unsigned) &COG1CON1)*8) + 0;
[; ;pic16f1708.h: 12762: extern volatile __bit G1POLB @ (((unsigned) &COG1CON1)*8) + 1;
[; ;pic16f1708.h: 12764: extern volatile __bit G1POLC @ (((unsigned) &COG1CON1)*8) + 2;
[; ;pic16f1708.h: 12766: extern volatile __bit G1POLD @ (((unsigned) &COG1CON1)*8) + 3;
[; ;pic16f1708.h: 12768: extern volatile __bit G1RDBS @ (((unsigned) &COG1CON1)*8) + 7;
[; ;pic16f1708.h: 12770: extern volatile __bit G1RIS0 @ (((unsigned) &COG1RIS)*8) + 0;
[; ;pic16f1708.h: 12772: extern volatile __bit G1RIS1 @ (((unsigned) &COG1RIS)*8) + 1;
[; ;pic16f1708.h: 12774: extern volatile __bit G1RIS2 @ (((unsigned) &COG1RIS)*8) + 2;
[; ;pic16f1708.h: 12776: extern volatile __bit G1RIS3 @ (((unsigned) &COG1RIS)*8) + 3;
[; ;pic16f1708.h: 12778: extern volatile __bit G1RIS4 @ (((unsigned) &COG1RIS)*8) + 4;
[; ;pic16f1708.h: 12780: extern volatile __bit G1RIS5 @ (((unsigned) &COG1RIS)*8) + 5;
[; ;pic16f1708.h: 12782: extern volatile __bit G1RIS6 @ (((unsigned) &COG1RIS)*8) + 6;
[; ;pic16f1708.h: 12784: extern volatile __bit G1RSIM0 @ (((unsigned) &COG1RSIM)*8) + 0;
[; ;pic16f1708.h: 12786: extern volatile __bit G1RSIM1 @ (((unsigned) &COG1RSIM)*8) + 1;
[; ;pic16f1708.h: 12788: extern volatile __bit G1RSIM2 @ (((unsigned) &COG1RSIM)*8) + 2;
[; ;pic16f1708.h: 12790: extern volatile __bit G1RSIM3 @ (((unsigned) &COG1RSIM)*8) + 3;
[; ;pic16f1708.h: 12792: extern volatile __bit G1RSIM4 @ (((unsigned) &COG1RSIM)*8) + 4;
[; ;pic16f1708.h: 12794: extern volatile __bit G1RSIM5 @ (((unsigned) &COG1RSIM)*8) + 5;
[; ;pic16f1708.h: 12796: extern volatile __bit G1RSIM6 @ (((unsigned) &COG1RSIM)*8) + 6;
[; ;pic16f1708.h: 12798: extern volatile __bit G1SDATA @ (((unsigned) &COG1STR)*8) + 4;
[; ;pic16f1708.h: 12800: extern volatile __bit G1SDATB @ (((unsigned) &COG1STR)*8) + 5;
[; ;pic16f1708.h: 12802: extern volatile __bit G1SDATC @ (((unsigned) &COG1STR)*8) + 6;
[; ;pic16f1708.h: 12804: extern volatile __bit G1SDATD @ (((unsigned) &COG1STR)*8) + 7;
[; ;pic16f1708.h: 12806: extern volatile __bit G1STRA @ (((unsigned) &COG1STR)*8) + 0;
[; ;pic16f1708.h: 12808: extern volatile __bit G1STRB @ (((unsigned) &COG1STR)*8) + 1;
[; ;pic16f1708.h: 12810: extern volatile __bit G1STRC @ (((unsigned) &COG1STR)*8) + 2;
[; ;pic16f1708.h: 12812: extern volatile __bit G1STRD @ (((unsigned) &COG1STR)*8) + 3;
[; ;pic16f1708.h: 12814: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1708.h: 12816: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1708.h: 12818: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1708.h: 12820: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1708.h: 12822: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1708.h: 12824: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1708.h: 12826: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1708.h: 12828: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1708.h: 12830: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1708.h: 12832: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1708.h: 12834: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1708.h: 12836: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1708.h: 12838: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1708.h: 12840: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic16f1708.h: 12842: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic16f1708.h: 12844: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic16f1708.h: 12846: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic16f1708.h: 12848: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1708.h: 12850: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1708.h: 12852: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1708.h: 12854: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1708.h: 12856: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1708.h: 12858: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1708.h: 12860: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic16f1708.h: 12862: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic16f1708.h: 12864: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1708.h: 12866: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1708.h: 12868: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1708.h: 12870: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1708.h: 12872: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1708.h: 12874: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1708.h: 12876: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1708.h: 12878: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1708.h: 12880: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1708.h: 12882: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1708.h: 12884: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1708.h: 12886: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1708.h: 12888: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1708.h: 12890: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1708.h: 12892: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1708.h: 12894: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1708.h: 12896: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1708.h: 12898: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1708.h: 12900: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1708.h: 12902: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1708.h: 12904: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1708.h: 12906: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1708.h: 12908: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1708.h: 12910: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1708.h: 12912: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1708.h: 12914: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1708.h: 12916: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1708.h: 12918: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1708.h: 12920: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1708.h: 12922: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1708.h: 12924: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1708.h: 12926: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1708.h: 12928: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1708.h: 12930: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16f1708.h: 12932: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16f1708.h: 12934: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16f1708.h: 12936: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16f1708.h: 12938: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16f1708.h: 12940: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16f1708.h: 12942: extern volatile __bit IOCCF6 @ (((unsigned) &IOCCF)*8) + 6;
[; ;pic16f1708.h: 12944: extern volatile __bit IOCCF7 @ (((unsigned) &IOCCF)*8) + 7;
[; ;pic16f1708.h: 12946: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16f1708.h: 12948: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16f1708.h: 12950: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16f1708.h: 12952: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16f1708.h: 12954: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16f1708.h: 12956: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16f1708.h: 12958: extern volatile __bit IOCCN6 @ (((unsigned) &IOCCN)*8) + 6;
[; ;pic16f1708.h: 12960: extern volatile __bit IOCCN7 @ (((unsigned) &IOCCN)*8) + 7;
[; ;pic16f1708.h: 12962: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16f1708.h: 12964: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16f1708.h: 12966: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16f1708.h: 12968: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16f1708.h: 12970: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16f1708.h: 12972: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16f1708.h: 12974: extern volatile __bit IOCCP6 @ (((unsigned) &IOCCP)*8) + 6;
[; ;pic16f1708.h: 12976: extern volatile __bit IOCCP7 @ (((unsigned) &IOCCP)*8) + 7;
[; ;pic16f1708.h: 12978: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1708.h: 12980: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1708.h: 12982: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1708.h: 12984: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1708.h: 12986: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1708.h: 12988: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1708.h: 12990: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1708.h: 12992: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1708.h: 12994: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1708.h: 12996: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1708.h: 12998: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1708.h: 13000: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1708.h: 13002: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1708.h: 13004: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1708.h: 13006: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1708.h: 13008: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1708.h: 13010: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1708.h: 13012: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1708.h: 13014: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1708.h: 13016: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1708.h: 13018: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1708.h: 13020: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1708.h: 13022: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1708.h: 13024: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1708.h: 13026: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1708.h: 13028: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1708.h: 13030: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16f1708.h: 13032: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1708.h: 13034: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1708.h: 13036: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1708.h: 13038: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1708.h: 13040: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16f1708.h: 13042: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1708.h: 13044: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16f1708.h: 13046: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16f1708.h: 13048: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16f1708.h: 13050: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16f1708.h: 13052: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16f1708.h: 13054: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16f1708.h: 13056: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16f1708.h: 13058: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16f1708.h: 13060: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16f1708.h: 13062: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16f1708.h: 13064: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1708.h: 13066: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1708.h: 13068: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1708.h: 13070: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1708.h: 13072: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1708.h: 13074: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1708.h: 13076: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1708.h: 13078: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1708.h: 13080: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1708.h: 13082: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1708.h: 13084: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1708.h: 13086: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1708.h: 13088: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1708.h: 13090: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1708.h: 13092: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1708.h: 13094: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1708.h: 13096: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1708.h: 13098: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1708.h: 13100: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1708.h: 13102: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1708.h: 13104: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1708.h: 13106: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1708.h: 13108: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1708.h: 13110: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1708.h: 13112: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1708.h: 13114: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1708.h: 13116: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1708.h: 13118: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1708.h: 13120: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1708.h: 13122: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1708.h: 13124: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1708.h: 13126: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1708.h: 13128: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1708.h: 13130: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1708.h: 13132: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1708.h: 13134: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1708.h: 13136: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1708.h: 13138: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1708.h: 13140: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1708.h: 13142: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1708.h: 13144: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1708.h: 13146: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1708.h: 13148: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1708.h: 13150: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1708.h: 13152: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1708.h: 13154: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1708.h: 13156: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1708.h: 13158: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16f1708.h: 13160: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1708.h: 13162: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1708.h: 13164: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1708.h: 13166: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1708.h: 13168: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16f1708.h: 13170: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1708.h: 13172: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16f1708.h: 13174: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16f1708.h: 13176: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16f1708.h: 13178: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16f1708.h: 13180: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16f1708.h: 13182: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16f1708.h: 13184: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16f1708.h: 13186: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16f1708.h: 13188: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16f1708.h: 13190: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16f1708.h: 13192: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1708.h: 13194: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1708.h: 13196: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1708.h: 13198: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1708.h: 13200: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1708.h: 13202: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1708.h: 13204: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1708.h: 13206: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1708.h: 13208: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1708.h: 13210: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1708.h: 13212: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1708.h: 13214: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1708.h: 13216: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1708.h: 13218: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1708.h: 13220: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1708.h: 13222: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1708.h: 13224: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1708.h: 13226: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1708.h: 13228: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1708.h: 13230: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1708.h: 13232: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1708.h: 13234: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1708.h: 13236: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1708.h: 13238: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1708.h: 13240: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1708.h: 13242: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1708.h: 13244: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1708.h: 13246: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1708.h: 13248: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1708.h: 13250: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1708.h: 13252: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1708.h: 13254: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1708.h: 13256: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1708.h: 13258: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1708.h: 13260: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1708.h: 13262: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1708.h: 13264: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1708.h: 13266: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1708.h: 13268: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1708.h: 13270: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1708.h: 13272: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1708.h: 13274: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1708.h: 13276: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1708.h: 13278: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1708.h: 13280: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1708.h: 13282: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1708.h: 13284: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1708.h: 13286: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16f1708.h: 13288: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1708.h: 13290: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1708.h: 13292: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1708.h: 13294: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1708.h: 13296: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16f1708.h: 13298: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1708.h: 13300: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16f1708.h: 13302: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16f1708.h: 13304: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16f1708.h: 13306: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16f1708.h: 13308: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16f1708.h: 13310: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16f1708.h: 13312: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16f1708.h: 13314: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16f1708.h: 13316: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16f1708.h: 13318: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16f1708.h: 13320: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1708.h: 13322: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1708.h: 13324: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1708.h: 13326: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1708.h: 13328: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1708.h: 13330: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1708.h: 13332: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1708.h: 13334: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1708.h: 13336: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1708.h: 13338: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1708.h: 13340: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1708.h: 13342: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1708.h: 13344: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1708.h: 13346: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1708.h: 13348: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1708.h: 13350: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1708.h: 13352: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1708.h: 13354: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1708.h: 13356: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1708.h: 13358: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1708.h: 13360: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1708.h: 13362: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1708.h: 13364: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1708.h: 13366: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1708.h: 13368: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1708.h: 13370: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1708.h: 13372: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1708.h: 13374: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1708.h: 13376: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1708.h: 13378: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1708.h: 13380: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1708.h: 13382: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1708.h: 13384: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1708.h: 13386: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1708.h: 13388: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1708.h: 13390: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1708.h: 13392: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1708.h: 13394: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1708.h: 13396: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1708.h: 13398: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1708.h: 13400: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1708.h: 13402: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1708.h: 13404: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1708.h: 13406: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1708.h: 13408: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1708.h: 13410: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1708.h: 13412: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1708.h: 13414: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1708.h: 13416: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1708.h: 13418: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1708.h: 13420: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1708.h: 13422: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1708.h: 13424: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1708.h: 13426: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1708.h: 13428: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1708.h: 13430: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1708.h: 13432: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1708.h: 13434: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1708.h: 13436: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1708.h: 13438: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1708.h: 13440: extern volatile __bit ODA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16f1708.h: 13442: extern volatile __bit ODA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16f1708.h: 13444: extern volatile __bit ODA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16f1708.h: 13446: extern volatile __bit ODA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16f1708.h: 13448: extern volatile __bit ODA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16f1708.h: 13450: extern volatile __bit ODB4 @ (((unsigned) &ODCONB)*8) + 4;
[; ;pic16f1708.h: 13452: extern volatile __bit ODB5 @ (((unsigned) &ODCONB)*8) + 5;
[; ;pic16f1708.h: 13454: extern volatile __bit ODB6 @ (((unsigned) &ODCONB)*8) + 6;
[; ;pic16f1708.h: 13456: extern volatile __bit ODB7 @ (((unsigned) &ODCONB)*8) + 7;
[; ;pic16f1708.h: 13458: extern volatile __bit ODC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16f1708.h: 13460: extern volatile __bit ODC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16f1708.h: 13462: extern volatile __bit ODC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16f1708.h: 13464: extern volatile __bit ODC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16f1708.h: 13466: extern volatile __bit ODC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16f1708.h: 13468: extern volatile __bit ODC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16f1708.h: 13470: extern volatile __bit ODC6 @ (((unsigned) &ODCONC)*8) + 6;
[; ;pic16f1708.h: 13472: extern volatile __bit ODC7 @ (((unsigned) &ODCONC)*8) + 7;
[; ;pic16f1708.h: 13474: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16f1708.h: 13476: extern volatile __bit OPA1EN @ (((unsigned) &OPA1CON)*8) + 7;
[; ;pic16f1708.h: 13478: extern volatile __bit OPA1PCH0 @ (((unsigned) &OPA1CON)*8) + 0;
[; ;pic16f1708.h: 13480: extern volatile __bit OPA1PCH1 @ (((unsigned) &OPA1CON)*8) + 1;
[; ;pic16f1708.h: 13482: extern volatile __bit OPA1SP @ (((unsigned) &OPA1CON)*8) + 6;
[; ;pic16f1708.h: 13484: extern volatile __bit OPA1UG @ (((unsigned) &OPA1CON)*8) + 4;
[; ;pic16f1708.h: 13486: extern volatile __bit OPA2EN @ (((unsigned) &OPA2CON)*8) + 7;
[; ;pic16f1708.h: 13488: extern volatile __bit OPA2PCH0 @ (((unsigned) &OPA2CON)*8) + 0;
[; ;pic16f1708.h: 13490: extern volatile __bit OPA2PCH1 @ (((unsigned) &OPA2CON)*8) + 1;
[; ;pic16f1708.h: 13492: extern volatile __bit OPA2SP @ (((unsigned) &OPA2CON)*8) + 6;
[; ;pic16f1708.h: 13494: extern volatile __bit OPA2UG @ (((unsigned) &OPA2CON)*8) + 4;
[; ;pic16f1708.h: 13496: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1708.h: 13498: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1708.h: 13500: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1708.h: 13502: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1708.h: 13504: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1708.h: 13506: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1708.h: 13508: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1708.h: 13510: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1708.h: 13512: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1708.h: 13514: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1708.h: 13516: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1708.h: 13518: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16f1708.h: 13520: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1708.h: 13522: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1708.h: 13524: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1708.h: 13526: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1708.h: 13528: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1708.h: 13530: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1708.h: 13532: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1708.h: 13534: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1708.h: 13536: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1708.h: 13538: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1708.h: 13540: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1708.h: 13542: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1708.h: 13544: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1708.h: 13546: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1708.h: 13548: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1708.h: 13550: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1708.h: 13552: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1708.h: 13554: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1708.h: 13556: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1708.h: 13558: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1708.h: 13560: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1708.h: 13562: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1708.h: 13564: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1708.h: 13566: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1708.h: 13568: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1708.h: 13570: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1708.h: 13572: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1708.h: 13574: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1708.h: 13576: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1708.h: 13578: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1708.h: 13580: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1708.h: 13582: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1708.h: 13584: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1708.h: 13586: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1708.h: 13588: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1708.h: 13590: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1708.h: 13592: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1708.h: 13594: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1708.h: 13596: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1708.h: 13598: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1708.h: 13600: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1708.h: 13602: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1708.h: 13604: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1708.h: 13606: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1708.h: 13608: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1708.h: 13610: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1708.h: 13612: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1708.h: 13614: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1708.h: 13616: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1708.h: 13618: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16f1708.h: 13620: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1708.h: 13622: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1708.h: 13624: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1708.h: 13626: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1708.h: 13628: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16f1708.h: 13630: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16f1708.h: 13632: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1708.h: 13634: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1708.h: 13636: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1708.h: 13638: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1708.h: 13640: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16f1708.h: 13642: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1708.h: 13644: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1708.h: 13646: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1708.h: 13648: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1708.h: 13650: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16f1708.h: 13652: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16f1708.h: 13654: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16f1708.h: 13656: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16f1708.h: 13658: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16f1708.h: 13660: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16f1708.h: 13662: extern volatile __bit SLRB4 @ (((unsigned) &SLRCONB)*8) + 4;
[; ;pic16f1708.h: 13664: extern volatile __bit SLRB5 @ (((unsigned) &SLRCONB)*8) + 5;
[; ;pic16f1708.h: 13666: extern volatile __bit SLRB6 @ (((unsigned) &SLRCONB)*8) + 6;
[; ;pic16f1708.h: 13668: extern volatile __bit SLRB7 @ (((unsigned) &SLRCONB)*8) + 7;
[; ;pic16f1708.h: 13670: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16f1708.h: 13672: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16f1708.h: 13674: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16f1708.h: 13676: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16f1708.h: 13678: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16f1708.h: 13680: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16f1708.h: 13682: extern volatile __bit SLRC6 @ (((unsigned) &SLRCONC)*8) + 6;
[; ;pic16f1708.h: 13684: extern volatile __bit SLRC7 @ (((unsigned) &SLRCONC)*8) + 7;
[; ;pic16f1708.h: 13686: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1708.h: 13688: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1708.h: 13690: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16f1708.h: 13692: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1708.h: 13694: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16f1708.h: 13696: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1708.h: 13698: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1708.h: 13700: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1708.h: 13702: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1708.h: 13704: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1708.h: 13706: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1708.h: 13708: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1708.h: 13710: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1708.h: 13712: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1708.h: 13714: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1708.h: 13716: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1708.h: 13718: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1708.h: 13720: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1708.h: 13722: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1708.h: 13724: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1708.h: 13726: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1708.h: 13728: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1708.h: 13730: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1708.h: 13732: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1708.h: 13734: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1708.h: 13736: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1708.h: 13738: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1708.h: 13740: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1708.h: 13742: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1708.h: 13744: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1708.h: 13746: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1708.h: 13748: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1708.h: 13750: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1708.h: 13752: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1708.h: 13754: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1708.h: 13756: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1708.h: 13758: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1708.h: 13760: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1708.h: 13762: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1708.h: 13764: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1708.h: 13766: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16f1708.h: 13768: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1708.h: 13770: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1708.h: 13772: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1708.h: 13774: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1708.h: 13776: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1708.h: 13778: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1708.h: 13780: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1708.h: 13782: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1708.h: 13784: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1708.h: 13786: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1708.h: 13788: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1708.h: 13790: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1708.h: 13792: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1708.h: 13794: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1708.h: 13796: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1708.h: 13798: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1708.h: 13800: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1708.h: 13802: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1708.h: 13804: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1708.h: 13806: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1708.h: 13808: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1708.h: 13810: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1708.h: 13812: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1708.h: 13814: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1708.h: 13816: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1708.h: 13818: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1708.h: 13820: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1708.h: 13822: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1708.h: 13824: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1708.h: 13826: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1708.h: 13828: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1708.h: 13830: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1708.h: 13832: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1708.h: 13834: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1708.h: 13836: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1708.h: 13838: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1708.h: 13840: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1708.h: 13842: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1708.h: 13844: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1708.h: 13846: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1708.h: 13848: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1708.h: 13850: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1708.h: 13852: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1708.h: 13854: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1708.h: 13856: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1708.h: 13858: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1708.h: 13860: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1708.h: 13862: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f1708.h: 13864: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f1708.h: 13866: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1708.h: 13868: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1708.h: 13870: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1708.h: 13872: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1708.h: 13874: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1708.h: 13876: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1708.h: 13878: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1708.h: 13880: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1708.h: 13882: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1708.h: 13884: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1708.h: 13886: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1708.h: 13888: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1708.h: 13890: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1708.h: 13892: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1708.h: 13894: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1708.h: 13896: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1708.h: 13898: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1708.h: 13900: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1708.h: 13902: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1708.h: 13904: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1708.h: 13906: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1708.h: 13908: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1708.h: 13910: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1708.h: 13912: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1708.h: 13914: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1708.h: 13916: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16f1708.h: 13918: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1708.h: 13920: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1708.h: 13922: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1708.h: 13924: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1708.h: 13926: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1708.h: 13928: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1708.h: 13930: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1708.h: 13932: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1708.h: 13934: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16f1708.h: 13936: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16f1708.h: 13938: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16f1708.h: 13940: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1708.h: 13942: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1708.h: 13944: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1708.h: 13946: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1708.h: 13948: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1708.h: 13950: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1708.h: 13952: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1708.h: 13954: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1708.h: 13956: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1708.h: 13958: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1708.h: 13960: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1708.h: 13962: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1708.h: 13964: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1708.h: 13966: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1708.h: 13968: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1708.h: 13970: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1708.h: 13972: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1708.h: 13974: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1708.h: 13976: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1708.h: 13978: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1708.h: 13980: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1708.h: 13982: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1708.h: 13984: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1708.h: 13986: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1708.h: 13988: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1708.h: 13990: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1708.h: 13992: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic16f1708.h: 13994: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic16f1708.h: 13996: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1708.h: 13998: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1708.h: 14000: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1708.h: 14002: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16f1708.h: 14004: extern volatile __bit ZCD1EN @ (((unsigned) &ZCD1CON)*8) + 7;
[; ;pic16f1708.h: 14006: extern volatile __bit ZCD1INTN @ (((unsigned) &ZCD1CON)*8) + 0;
[; ;pic16f1708.h: 14008: extern volatile __bit ZCD1INTP @ (((unsigned) &ZCD1CON)*8) + 1;
[; ;pic16f1708.h: 14010: extern volatile __bit ZCD1OUT @ (((unsigned) &ZCD1CON)*8) + 5;
[; ;pic16f1708.h: 14012: extern volatile __bit ZCD1POL @ (((unsigned) &ZCD1CON)*8) + 4;
[; ;pic16f1708.h: 14014: extern volatile __bit ZCDIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1708.h: 14016: extern volatile __bit ZCDIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1708.h: 14018: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1708.h: 14020: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1708.h: 14022: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1708.h: 14024: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1708.h: 14026: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1708.h: 14028: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1708.h: 14030: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1708.h: 14032: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1708.h: 14034: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1708.h: 14036: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1708.h: 14038: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;pwm2.h: 96: void PWM2_Initialize(void);
[; ;pwm2.h: 123: void PWM2_LoadDutyValue(uint16_t dutyValue);
"63 mcc_generated_files/pwm2.c
[v _PWM2_Initialize `(v ~T0 @X0 1 ef ]
"64
{
[; ;pwm2.c: 63: void PWM2_Initialize(void)
[; ;pwm2.c: 64: {
[e :U _PWM2_Initialize ]
[f ]
[; ;pwm2.c: 68: CCP2CON = 0x0C;
"68
[e = _CCP2CON -> -> 12 `i `uc ]
[; ;pwm2.c: 71: CCPR2L = 0x00;
"71
[e = _CCPR2L -> -> 0 `i `uc ]
[; ;pwm2.c: 74: CCPR2H = 0x00;
"74
[e = _CCPR2H -> -> 0 `i `uc ]
[; ;pwm2.c: 77: CCPTMRSbits.C2TSEL = 0x0;
"77
[e = . . _CCPTMRSbits 0 1 -> -> 0 `i `uc ]
[; ;pwm2.c: 78: }
"78
[e :UE 618 ]
}
"80
[v _PWM2_LoadDutyValue `(v ~T0 @X0 1 ef1`ui ]
"81
{
[; ;pwm2.c: 80: void PWM2_LoadDutyValue(uint16_t dutyValue)
[; ;pwm2.c: 81: {
[e :U _PWM2_LoadDutyValue ]
"80
[v _dutyValue `ui ~T0 @X0 1 r1 ]
"81
[f ]
[; ;pwm2.c: 83: CCPR2L = ((dutyValue & 0x03FC)>>2);
"83
[e = _CCPR2L -> >> & _dutyValue -> -> 1020 `i `ui -> 2 `i `uc ]
[; ;pwm2.c: 86: CCP2CON = (CCP2CON & 0xCF) | ((dutyValue & 0x0003)<<4);
"86
[e = _CCP2CON -> | -> & -> _CCP2CON `i -> 207 `i `ui << & _dutyValue -> -> 3 `i `ui -> 4 `i `uc ]
[; ;pwm2.c: 87: }
"87
[e :UE 619 ]
}
