{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571165251558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571165251567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:47:31 2019 " "Processing started: Tue Oct 15 15:47:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571165251567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165251567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula1 -c Aula1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula1 -c Aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165251567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571165252289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571165252289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-arc_banco " "Found design unit 1: banco-arc_banco" {  } { { "BANCO.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/BANCO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261433 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "BANCO.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/BANCO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-LCD_DISPLAY_arch " "Found design unit 1: lcd-LCD_DISPLAY_arch" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/lcd.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261438 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/lcd.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula1-arch_Aula1 " "Found design unit 1: Aula1-arch_Aula1" {  } { { "Aula1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/Aula1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula1 " "Found entity 1: Aula1" {  } { { "Aula1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/Aula1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arc_ula " "Found design unit 1: ula-arc_ula" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261449 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arc_pc " "Found design unit 1: pc-arc_pc" {  } { { "PC.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261454 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arc_somador " "Found design unit 1: somador-arc_somador" {  } { { "SOMADOR.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/SOMADOR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261459 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "SOMADOR.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/SOMADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arc_rom " "Found design unit 1: rom-arc_rom" {  } { { "ROM.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261464 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch_CPU " "Found design unit 1: CPU-arch_CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261470 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arc_MUX2_1 " "Found design unit 1: MUX2_1-arc_MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261475 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/MUX2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIDADECONTROLE-arc_UNIDADECONTROLE " "Found design unit 1: UNIDADECONTROLE-arc_UNIDADECONTROLE" {  } { { "UNIDADECONTROLE.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/UNIDADECONTROLE.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261480 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNIDADECONTROLE " "Found entity 1: UNIDADECONTROLE" {  } { { "UNIDADECONTROLE.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/UNIDADECONTROLE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165261480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165261480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571165261580 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adress CPU.vhd(10) " "VHDL Signal Declaration warning at CPU.vhd(10): used implicit default value for signal \"adress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571165261581 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOut CPU.vhd(11) " "VHDL Signal Declaration warning at CPU.vhd(11): used implicit default value for signal \"dataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571165261581 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readEnable CPU.vhd(13) " "VHDL Signal Declaration warning at CPU.vhd(13): used implicit default value for signal \"readEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571165261581 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeEnable CPU.vhd(14) " "VHDL Signal Declaration warning at CPU.vhd(14): used implicit default value for signal \"writeEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571165261581 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sigWriteEnable CPU.vhd(51) " "VHDL Signal Declaration warning at CPU.vhd(51): used implicit default value for signal \"sigWriteEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571165261582 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UNIDADECONTROLE UNIDADECONTROLE:unidadecontrole " "Elaborating entity \"UNIDADECONTROLE\" for hierarchy \"UNIDADECONTROLE:unidadecontrole\"" {  } { { "CPU.vhd" "unidadecontrole" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261612 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OutMuxInCULA UNIDADECONTROLE.vhd(15) " "VHDL Signal Declaration warning at UNIDADECONTROLE.vhd(15): used implicit default value for signal \"OutMuxInCULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UNIDADECONTROLE.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/UNIDADECONTROLE.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571165261612 "|CPU|UNIDADECONTROLE:unidadecontrole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "CPU.vhd" "rom" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "CPU.vhd" "pc" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador " "Elaborating entity \"somador\" for hierarchy \"somador:somador\"" {  } { { "CPU.vhd" "somador" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:muxPC " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:muxPC\"" {  } { { "CPU.vhd" "muxPC" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "CPU.vhd" "ula" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:muxInCULA " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:muxInCULA\"" {  } { { "CPU.vhd" "muxInCULA" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco banco:banco " "Elaborating entity \"banco\" for hierarchy \"banco:banco\"" {  } { { "CPU.vhd" "banco" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165261672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[0\] GND " "Pin \"adress\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[1\] GND " "Pin \"adress\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[2\] GND " "Pin \"adress\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[3\] GND " "Pin \"adress\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[4\] GND " "Pin \"adress\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[5\] GND " "Pin \"adress\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[6\] GND " "Pin \"adress\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adress\[7\] GND " "Pin \"adress\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|adress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[0\] GND " "Pin \"dataOut\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[1\] GND " "Pin \"dataOut\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[2\] GND " "Pin \"dataOut\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[4\] GND " "Pin \"dataOut\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[5\] GND " "Pin \"dataOut\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[6\] GND " "Pin \"dataOut\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[7\] GND " "Pin \"dataOut\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|dataOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readEnable GND " "Pin \"readEnable\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|readEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeEnable GND " "Pin \"writeEnable\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571165262070 "|CPU|writeEnable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571165262070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571165262291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165262291 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[0\] " "No output dependent on input pin \"dataIn\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[1\] " "No output dependent on input pin \"dataIn\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[2\] " "No output dependent on input pin \"dataIn\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[3\] " "No output dependent on input pin \"dataIn\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[4\] " "No output dependent on input pin \"dataIn\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[5\] " "No output dependent on input pin \"dataIn\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[6\] " "No output dependent on input pin \"dataIn\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[7\] " "No output dependent on input pin \"dataIn\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/MarcoASMA/Desktop/LABs - Design de Computadores/Aula1/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571165262420 "|CPU|dataIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571165262420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571165262421 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571165262421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571165262421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571165262450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:47:42 2019 " "Processing ended: Tue Oct 15 15:47:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571165262450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571165262450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571165262450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165262450 ""}
