INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
