Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Tue Jul 21 15:55:51 2020
| Host             : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command          : report_power -file D:/uni/2019-2020/thesis/cogitantium/dtpu_configurations/only_integer64/30mhz/mxu_4x4/power_power_1.xml -name power_4
| Design           : pynqz2_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.466        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.338        |
| Device Static (W)        | 0.128        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 77.9         |
| Junction Temperature (C) | 32.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |    33245 |       --- |             --- |
|   LUT as Logic           |     0.006 |    11046 |     53200 |           20.76 |
|   CARRY4                 |    <0.001 |      568 |     13300 |            4.27 |
|   LUT as Distributed RAM |    <0.001 |      650 |     17400 |            3.74 |
|   Register               |    <0.001 |    15833 |    106400 |           14.88 |
|   LUT as Shift Register  |    <0.001 |      280 |     17400 |            1.61 |
|   F7/F8 Muxes            |    <0.001 |      113 |     53200 |            0.21 |
|   Others                 |     0.000 |     1024 |       --- |             --- |
| Signals                  |     0.012 |    28551 |       --- |             --- |
| Block RAM                |     0.004 |       81 |       140 |           57.86 |
| DSPs                     |     0.042 |      126 |       220 |           57.27 |
| I/O                      |    <0.001 |       10 |       125 |            8.00 |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| PS7                      |     1.258 |        1 |       --- |             --- |
| Static Power             |     0.128 |          |           |                 |
| Total                    |     1.466 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.090 |       0.079 |      0.011 | Unspecified | NA         |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccpint   |       1.000 |     0.669 |       0.648 |      0.020 | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+-------------------------+
| Ambient Temp (C)      | 25.0                    |
| ThetaJA (C/W)         | 4.8                     |
| Airflow (LFM)         | 250                     |
| Heat Sink             | medium (Medium Profile) |
| ThetaSA (C/W)         | 0.0                     |
| Board Selection       | medium (10"x10")        |
| # of Board Layers     | 8to11 (8 to 11 Layers)  |
| Board Temperature (C) | 25.0                    |
+-----------------------+-------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------+-----------------+
| Clock      | Domain                                       | Constraint (ns) |
+------------+----------------------------------------------+-----------------+
| clk_fpga_0 | pynqz2_i/processing_system7_0/inst/FCLK_CLK0 |            33.0 |
+------------+----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| pynqz2_wrapper             |     1.338 |
|   pynqz2_i                 |     1.337 |
|     axi_dma_csr_mem        |     0.001 |
|       U0                   |     0.001 |
|     axi_dma_infifo         |     0.001 |
|       U0                   |     0.001 |
|     axi_dma_outfifo        |     0.002 |
|       U0                   |     0.002 |
|     axi_dma_weight_mem     |     0.001 |
|       U0                   |     0.001 |
|     axi_smc                |     0.010 |
|       inst                 |     0.010 |
|     dtpu                   |     0.061 |
|       axis_accelerator_ada |     0.005 |
|       dtpu_core            |     0.056 |
|     processing_system7_0   |     1.258 |
|       inst                 |     1.258 |
|     ps7_0_axi_periph       |     0.002 |
|       s00_couplers         |     0.001 |
+----------------------------+-----------+


