library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity bin_to_bcd_4b is
	port (
		binary : in std_logic_vector(3 downto 0);
		Tens, Ones : out std_logic_vector(3 downto 0)
	);
end bin_to_bcd_4b;

architecture ckt of bin_to_bcd_4b is
begin
	bcd1 : process(binary)
		variable z : STD_logic_vector(11 downto 0);
	begin
		for i in 0 to 11 loop
			z(i) := '0';
		end loop;

		for i in 0 to 3 loop
			if z(7 downto 4) > 4 then
				z(7 downto 4) := z(7 downto 4) + 3;
			end if;
			if z(11 downto 8) > 4 then
				z(11 downto 8) := z(11 downto 8) + 3;
			end if;
			z(11 downto 1) := z(10 downto 0);
		end loop;
		
		Tens <= z(11 downto 8);
		Ones <= z(7 downto 4);
	end process bcd1;
end ckt;

