\hypertarget{group___r_c_c_ex___i2_c3___clock___source}{}\doxysection{RCCEx I2\+C3 Clock Source}
\label{group___r_c_c_ex___i2_c3___clock___source}\index{RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga32cf2e3b0c2d7988833577547ba5ad76}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga3d4bde7e23e661154eee079f3ef57c09}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga912a2daeca1cfceb763c47dfc50ef59c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga15d4072c90a04b2393e49f05dc3c8fd2}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd360ba20bbfe973cd1df73641ecaf50}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___i2_c3___clock___source_ga15d4072c90a04b2393e49f05dc3c8fd2}\label{group___r_c_c_ex___i2_c3___clock___source_ga15d4072c90a04b2393e49f05dc3c8fd2}} 
\index{RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}!RCC\_I2C3CLKSOURCE\_HSI@{RCC\_I2C3CLKSOURCE\_HSI}}
\index{RCC\_I2C3CLKSOURCE\_HSI@{RCC\_I2C3CLKSOURCE\_HSI}!RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C3CLKSOURCE\_HSI}{RCC\_I2C3CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd360ba20bbfe973cd1df73641ecaf50}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00469}{469}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c3___clock___source_ga32cf2e3b0c2d7988833577547ba5ad76}\label{group___r_c_c_ex___i2_c3___clock___source_ga32cf2e3b0c2d7988833577547ba5ad76}} 
\index{RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}!RCC\_I2C3CLKSOURCE\_PCLK1@{RCC\_I2C3CLKSOURCE\_PCLK1}}
\index{RCC\_I2C3CLKSOURCE\_PCLK1@{RCC\_I2C3CLKSOURCE\_PCLK1}!RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C3CLKSOURCE\_PCLK1}{RCC\_I2C3CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00467}{467}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c3___clock___source_ga3d4bde7e23e661154eee079f3ef57c09}\label{group___r_c_c_ex___i2_c3___clock___source_ga3d4bde7e23e661154eee079f3ef57c09}} 
\index{RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}!RCC\_I2C3CLKSOURCE\_SYSCLK@{RCC\_I2C3CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C3CLKSOURCE\_SYSCLK@{RCC\_I2C3CLKSOURCE\_SYSCLK}!RCCEx I2C3 Clock Source@{RCCEx I2C3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C3CLKSOURCE\_SYSCLK}{RCC\_I2C3CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga912a2daeca1cfceb763c47dfc50ef59c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

