// Seed: 1260556402
module module_0 (
    input tri0 id_0
);
  wor id_2 = 1, id_3, id_4, id_5, id_6, id_7 = 1, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri1 id_9
    , id_13,
    output uwire id_10,
    input tri0 id_11
);
  assign id_1 = 1'b0;
  xor (id_4, id_3, id_14, id_17, id_15, id_5, id_13, id_11, id_9, id_16);
  wire id_14;
  wand id_15;
  wire id_16;
  assign id_15 = 1;
  wire id_17;
  module_0(
      id_6
  );
  wire id_18;
endmodule
