

================================================================
== Vivado HLS Report for 'sigmoid_activation_L_1'
================================================================
* Date:           Sat Oct 26 22:26:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.215|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  201|  201|  201|  201|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- activ   |  200|  200|         8|          -|          -|    25|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     190|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      85|
|Register         |        -|      -|     140|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     140|     275|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mlp_mul_mul_18s_1dEe_U10  |mlp_mul_mul_18s_1dEe  |  i0 * i0  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_109_p2          |     +    |      0|  0|  15|           5|           1|
    |p_Val2_9_fu_165_p2     |     +    |      0|  0|  25|          18|          16|
    |p_Val2_2_fu_187_p2     |     -    |      0|  0|  33|          26|          26|
    |p_Val2_8_fu_128_p2     |     -    |      0|  0|  25|           1|          18|
    |p_Val2_s_17_fu_211_p2  |     -    |      0|  0|  25|          17|          18|
    |tmp_2_fu_139_p2        |   icmp   |      0|  0|  18|          18|          15|
    |tmp_fu_103_p2          |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |p_Val2_1_fu_133_p3     |  select  |      0|  0|  18|           1|          18|
    |p_Val2_3_fu_203_p3     |  select  |      0|  0|  18|           1|          17|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 190|          93|         134|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|         10|    1|         10|
    |ap_done            |   9|          2|    1|          2|
    |i_reg_92           |   9|          2|    5|         10|
    |result_V_address0  |  13|          3|    5|         15|
    |result_V_d0        |  13|          3|   18|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  85|         20|   30|         91|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   9|   0|    9|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_1_reg_226       |   5|   0|    5|          0|
    |i_reg_92          |   5|   0|    5|          0|
    |p_Val2_1_reg_253  |  18|   0|   18|          0|
    |p_Val2_3_reg_284  |  18|   0|   18|          0|
    |p_Val2_9_reg_279  |  14|   0|   18|          4|
    |p_Val2_s_reg_242  |  18|   0|   18|          0|
    |tmp_1_reg_248     |   1|   0|    1|          0|
    |tmp_2_reg_258     |   1|   0|    1|          0|
    |tmp_4_reg_274     |  31|   0|   31|          0|
    |tmp_6_reg_263     |  14|   0|   14|          0|
    |tmp_s_reg_231     |   5|   0|   64|         59|
    +------------------+----+----+-----+-----------+
    |Total             | 140|   0|  203|         63|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | sigmoid_activation_L.1 | return value |
|input_V_address0   | out |    5|  ap_memory |         input_V        |     array    |
|input_V_ce0        | out |    1|  ap_memory |         input_V        |     array    |
|input_V_q0         |  in |   18|  ap_memory |         input_V        |     array    |
|result_V_address0  | out |    5|  ap_memory |        result_V        |     array    |
|result_V_ce0       | out |    1|  ap_memory |        result_V        |     array    |
|result_V_we0       | out |    1|  ap_memory |        result_V        |     array    |
|result_V_d0        | out |   18|  ap_memory |        result_V        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "br label %0" [../src/mlp.cpp:124]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %ap_fixed_base.exit ], [ %i_1, %3 ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -7" [../src/mlp.cpp:124]   --->   Operation 12 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.10ns)   --->   "%i_1 = add i5 %i, 1" [../src/mlp.cpp:124]   --->   Operation 14 'add' 'i_1' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %_ifconv" [../src/mlp.cpp:124]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/mlp.cpp:126]   --->   Operation 16 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [25 x i18]* %input_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:126]   --->   Operation 17 'getelementptr' 'input_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.14ns)   --->   "%p_Val2_s = load i18* %input_V_addr, align 4" [../src/mlp.cpp:126]   --->   Operation 18 'load' 'p_Val2_s' <Predicate = (!tmp)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [../src/mlp.cpp:146]   --->   Operation 19 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 20 [1/2] (1.14ns)   --->   "%p_Val2_s = load i18* %input_V_addr, align 4" [../src/mlp.cpp:126]   --->   Operation 20 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_s, i32 17)" [../src/mlp.cpp:129]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.21>
ST_4 : Operation 22 [1/1] (1.36ns)   --->   "%p_Val2_8 = sub i18 0, %p_Val2_s" [../src/mlp.cpp:130]   --->   Operation 22 'sub' 'p_Val2_8' <Predicate = (tmp_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.56ns)   --->   "%p_Val2_1 = select i1 %tmp_1, i18 %p_Val2_8, i18 %p_Val2_s" [../src/mlp.cpp:129]   --->   Operation 23 'select' 'p_Val2_1' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (1.28ns)   --->   "%tmp_2 = icmp sgt i18 %p_Val2_1, 16384" [../src/mlp.cpp:134]   --->   Operation 24 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %p_Val2_1, i32 2, i32 15)" [../src/mlp.cpp:129]   --->   Operation 25 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %p_Val2_1 to i31" [../src/mlp.cpp:137]   --->   Operation 26 'sext' 'OP1_V_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_5 : Operation 27 [3/3] (3.04ns)   --->   "%tmp_4 = mul i31 %OP1_V_cast, %OP1_V_cast" [../src/mlp.cpp:137]   --->   Operation 27 'mul' 'tmp_4' <Predicate = (!tmp_2)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.04>
ST_6 : Operation 28 [2/3] (3.04ns)   --->   "%tmp_4 = mul i31 %OP1_V_cast, %OP1_V_cast" [../src/mlp.cpp:137]   --->   Operation 28 'mul' 'tmp_4' <Predicate = (!tmp_2)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.36>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %tmp_6, i4 0)" [../src/mlp.cpp:129]   --->   Operation 29 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 30 [1/3] (0.00ns)   --->   "%tmp_4 = mul i31 %OP1_V_cast, %OP1_V_cast" [../src/mlp.cpp:137]   --->   Operation 30 'mul' 'tmp_4' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 31 [1/1] (1.36ns)   --->   "%p_Val2_9 = add i18 %tmp_3, 32768" [../src/mlp.cpp:137]   --->   Operation 31 'add' 'p_Val2_9' <Predicate = (!tmp_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.16>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind" [../src/mlp.cpp:125]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_5 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %p_Val2_9, i8 0)" [../src/mlp.cpp:137]   --->   Operation 33 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_22_cast = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %tmp_4, i32 5, i32 30)" [../src/mlp.cpp:137]   --->   Operation 34 'partselect' 'tmp_22_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (1.45ns)   --->   "%p_Val2_2 = sub i26 %tmp_5, %tmp_22_cast" [../src/mlp.cpp:137]   --->   Operation 35 'sub' 'p_Val2_2' <Predicate = (!tmp_2)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %p_Val2_2, i32 8, i32 25)" [../src/mlp.cpp:137]   --->   Operation 36 'partselect' 'tmp_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.56ns)   --->   "%p_Val2_3 = select i1 %tmp_2, i18 65536, i18 %tmp_9" [../src/mlp.cpp:143]   --->   Operation 37 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %1" [../src/mlp.cpp:140]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%result_V_addr_1 = getelementptr [25 x i18]* %result_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:141]   --->   Operation 39 'getelementptr' 'result_V_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (1.14ns)   --->   "store i18 %p_Val2_3, i18* %result_V_addr_1, align 4" [../src/mlp.cpp:141]   --->   Operation 40 'store' <Predicate = (!tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "br label %3" [../src/mlp.cpp:141]   --->   Operation 41 'br' <Predicate = (!tmp_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 42 [1/1] (1.36ns)   --->   "%p_Val2_s_17 = sub i18 65536, %p_Val2_3" [../src/mlp.cpp:143]   --->   Operation 42 'sub' 'p_Val2_s_17' <Predicate = (tmp_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [25 x i18]* %result_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:143]   --->   Operation 43 'getelementptr' 'result_V_addr' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (1.14ns)   --->   "store i18 %p_Val2_s_17, i18* %result_V_addr, align 4" [../src/mlp.cpp:143]   --->   Operation 44 'store' <Predicate = (tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 45 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [../src/mlp.cpp:124]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10     (br               ) [ 0111111111]
i               (phi              ) [ 0010000000]
tmp             (icmp             ) [ 0011111111]
empty           (speclooptripcount) [ 0000000000]
i_1             (add              ) [ 0111111111]
StgValue_15     (br               ) [ 0000000000]
tmp_s           (zext             ) [ 0001111111]
input_V_addr    (getelementptr    ) [ 0001000000]
StgValue_19     (ret              ) [ 0000000000]
p_Val2_s        (load             ) [ 0000100000]
tmp_1           (bitselect        ) [ 0000111111]
p_Val2_8        (sub              ) [ 0000000000]
p_Val2_1        (select           ) [ 0000010000]
tmp_2           (icmp             ) [ 0000011110]
tmp_6           (partselect       ) [ 0000011100]
OP1_V_cast      (sext             ) [ 0000001100]
tmp_3           (bitconcatenate   ) [ 0000000000]
tmp_4           (mul              ) [ 0000000010]
p_Val2_9        (add              ) [ 0000000010]
StgValue_32     (specloopname     ) [ 0000000000]
tmp_5           (bitconcatenate   ) [ 0000000000]
tmp_22_cast     (partselect       ) [ 0000000000]
p_Val2_2        (sub              ) [ 0000000000]
tmp_9           (partselect       ) [ 0000000000]
p_Val2_3        (select           ) [ 0000000001]
StgValue_38     (br               ) [ 0000000000]
result_V_addr_1 (getelementptr    ) [ 0000000000]
StgValue_40     (store            ) [ 0000000000]
StgValue_41     (br               ) [ 0000000000]
p_Val2_s_17     (sub              ) [ 0000000000]
result_V_addr   (getelementptr    ) [ 0000000000]
StgValue_44     (store            ) [ 0000000000]
StgValue_45     (br               ) [ 0000000000]
StgValue_46     (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i18.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="input_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="result_V_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="18" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="6"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr_1/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/8 StgValue_44/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="result_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="18" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="7"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/9 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="1"/>
<pin id="94" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="18" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Val2_8_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="18" slack="1"/>
<pin id="131" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Val2_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="18" slack="0"/>
<pin id="136" dir="0" index="2" bw="18" slack="1"/>
<pin id="137" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="0"/>
<pin id="141" dir="0" index="1" bw="18" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="18" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="5" slack="0"/>
<pin id="150" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="OP1_V_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="18" slack="1"/>
<pin id="157" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="18" slack="0"/>
<pin id="160" dir="0" index="1" bw="14" slack="3"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Val2_9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_5_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="26" slack="0"/>
<pin id="173" dir="0" index="1" bw="18" slack="1"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_22_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="26" slack="0"/>
<pin id="180" dir="0" index="1" bw="31" slack="1"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="6" slack="0"/>
<pin id="183" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22_cast/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="26" slack="0"/>
<pin id="189" dir="0" index="1" bw="26" slack="0"/>
<pin id="190" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="26" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Val2_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="4"/>
<pin id="205" dir="0" index="1" bw="18" slack="0"/>
<pin id="206" dir="0" index="2" bw="18" slack="0"/>
<pin id="207" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Val2_s_17_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="18" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="1"/>
<pin id="214" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_17/9 "/>
</bind>
</comp>

<comp id="217" class="1007" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="18" slack="0"/>
<pin id="220" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_s_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="6"/>
<pin id="233" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="237" class="1005" name="input_V_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="1"/>
<pin id="239" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_Val2_s_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="18" slack="1"/>
<pin id="244" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_Val2_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="1"/>
<pin id="255" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_6_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="3"/>
<pin id="265" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="OP1_V_cast_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="1"/>
<pin id="270" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="1"/>
<pin id="276" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_Val2_9_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="1"/>
<pin id="281" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_Val2_3_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="1"/>
<pin id="286" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="96" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="96" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="96" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="65" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="133" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="171" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="178" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="193" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="211" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="221"><net_src comp="155" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="155" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="109" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="234"><net_src comp="115" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="240"><net_src comp="58" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="245"><net_src comp="65" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="251"><net_src comp="120" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="256"><net_src comp="133" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="261"><net_src comp="139" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="266"><net_src comp="145" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="271"><net_src comp="155" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="277"><net_src comp="217" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="282"><net_src comp="165" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="287"><net_src comp="203" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="211" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V | {8 9 }
 - Input state : 
	Port: sigmoid_activation_L.1 : input_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_15 : 2
		tmp_s : 1
		input_V_addr : 2
		p_Val2_s : 3
	State 3
		tmp_1 : 1
	State 4
		p_Val2_1 : 1
		tmp_2 : 2
		tmp_6 : 2
	State 5
		tmp_4 : 1
	State 6
	State 7
		p_Val2_9 : 1
	State 8
		p_Val2_2 : 1
		tmp_9 : 2
		p_Val2_3 : 3
		StgValue_40 : 4
	State 9
		StgValue_44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   p_Val2_8_fu_128  |    0    |    0    |    25   |
|    sub   |   p_Val2_2_fu_187  |    0    |    0    |    33   |
|          | p_Val2_s_17_fu_211 |    0    |    0    |    25   |
|----------|--------------------|---------|---------|---------|
|    add   |     i_1_fu_109     |    0    |    0    |    15   |
|          |   p_Val2_9_fu_165  |    0    |    0    |    25   |
|----------|--------------------|---------|---------|---------|
|  select  |   p_Val2_1_fu_133  |    0    |    0    |    18   |
|          |   p_Val2_3_fu_203  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|   icmp   |     tmp_fu_103     |    0    |    0    |    11   |
|          |    tmp_2_fu_139    |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_217     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_s_fu_115    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_1_fu_120    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_6_fu_145    |    0    |    0    |    0    |
|partselect| tmp_22_cast_fu_178 |    0    |    0    |    0    |
|          |    tmp_9_fu_193    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  OP1_V_cast_fu_155 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_158    |    0    |    0    |    0    |
|          |    tmp_5_fu_171    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   188   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| OP1_V_cast_reg_268 |   31   |
|     i_1_reg_226    |    5   |
|      i_reg_92      |    5   |
|input_V_addr_reg_237|    5   |
|  p_Val2_1_reg_253  |   18   |
|  p_Val2_3_reg_284  |   18   |
|  p_Val2_9_reg_279  |   18   |
|  p_Val2_s_reg_242  |   18   |
|    tmp_1_reg_248   |    1   |
|    tmp_2_reg_258   |    1   |
|    tmp_4_reg_274   |   31   |
|    tmp_6_reg_263   |   14   |
|    tmp_s_reg_231   |   64   |
+--------------------+--------+
|        Total       |   229  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_78 |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_217    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_217    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||   4.36  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   188  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   229  |   233  |
+-----------+--------+--------+--------+--------+
