
Sensor_Integration_CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b00  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08008c90  08008c90  00009c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d60  08008d60  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d60  08008d60  00009d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d68  08008d68  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d68  08008d68  00009d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d6c  08008d6c  00009d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08008d70  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a010  2**0
                  CONTENTS
 10 .bss          000135c4  20000010  20000010  0000a010  2**2
                  ALLOC
 11 ._user_heap_stack 00005404  200135d4  200135d4  0000a010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017b34  00000000  00000000  0000a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000345f  00000000  00000000  00021b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e8  00000000  00000000  00024fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ea  00000000  00000000  000265c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025cec  00000000  00000000  000276aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001811d  00000000  00000000  0004d396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f47d3  00000000  00000000  000654b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00159c86  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c94  00000000  00000000  00159ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ad  00000000  00000000  0015f960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c78 	.word	0x08008c78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08008c78 	.word	0x08008c78

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20013008 	.word	0x20013008

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b988 	b.w	800058c <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	468e      	mov	lr, r1
 800029c:	4604      	mov	r4, r0
 800029e:	4688      	mov	r8, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d962      	bls.n	8000370 <__udivmoddi4+0xdc>
 80002aa:	fab2 f682 	clz	r6, r2
 80002ae:	b14e      	cbz	r6, 80002c4 <__udivmoddi4+0x30>
 80002b0:	f1c6 0320 	rsb	r3, r6, #32
 80002b4:	fa01 f806 	lsl.w	r8, r1, r6
 80002b8:	fa20 f303 	lsr.w	r3, r0, r3
 80002bc:	40b7      	lsls	r7, r6
 80002be:	ea43 0808 	orr.w	r8, r3, r8
 80002c2:	40b4      	lsls	r4, r6
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f fc87 	uxth.w	ip, r7
 80002cc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002d0:	0c23      	lsrs	r3, r4, #16
 80002d2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002da:	fb01 f20c 	mul.w	r2, r1, ip
 80002de:	429a      	cmp	r2, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002e8:	f080 80ea 	bcs.w	80004c0 <__udivmoddi4+0x22c>
 80002ec:	429a      	cmp	r2, r3
 80002ee:	f240 80e7 	bls.w	80004c0 <__udivmoddi4+0x22c>
 80002f2:	3902      	subs	r1, #2
 80002f4:	443b      	add	r3, r7
 80002f6:	1a9a      	subs	r2, r3, r2
 80002f8:	b2a3      	uxth	r3, r4
 80002fa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb00 fc0c 	mul.w	ip, r0, ip
 800030a:	459c      	cmp	ip, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x8e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	f080 80d6 	bcs.w	80004c4 <__udivmoddi4+0x230>
 8000318:	459c      	cmp	ip, r3
 800031a:	f240 80d3 	bls.w	80004c4 <__udivmoddi4+0x230>
 800031e:	443b      	add	r3, r7
 8000320:	3802      	subs	r0, #2
 8000322:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000326:	eba3 030c 	sub.w	r3, r3, ip
 800032a:	2100      	movs	r1, #0
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa2>
 800032e:	40f3      	lsrs	r3, r6
 8000330:	2200      	movs	r2, #0
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xb6>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb0>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa2>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x14c>
 8000352:	4573      	cmp	r3, lr
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xc8>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 8105 	bhi.w	8000566 <__udivmoddi4+0x2d2>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000362:	2001      	movs	r0, #1
 8000364:	4690      	mov	r8, r2
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0e5      	beq.n	8000336 <__udivmoddi4+0xa2>
 800036a:	e9c5 4800 	strd	r4, r8, [r5]
 800036e:	e7e2      	b.n	8000336 <__udivmoddi4+0xa2>
 8000370:	2a00      	cmp	r2, #0
 8000372:	f000 8090 	beq.w	8000496 <__udivmoddi4+0x202>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	2e00      	cmp	r6, #0
 800037c:	f040 80a4 	bne.w	80004c8 <__udivmoddi4+0x234>
 8000380:	1a8a      	subs	r2, r1, r2
 8000382:	0c03      	lsrs	r3, r0, #16
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	b280      	uxth	r0, r0
 800038a:	b2bc      	uxth	r4, r7
 800038c:	2101      	movs	r1, #1
 800038e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000392:	fb0e 221c 	mls	r2, lr, ip, r2
 8000396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800039a:	fb04 f20c 	mul.w	r2, r4, ip
 800039e:	429a      	cmp	r2, r3
 80003a0:	d907      	bls.n	80003b2 <__udivmoddi4+0x11e>
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x11c>
 80003aa:	429a      	cmp	r2, r3
 80003ac:	f200 80e0 	bhi.w	8000570 <__udivmoddi4+0x2dc>
 80003b0:	46c4      	mov	ip, r8
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003b8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003c0:	fb02 f404 	mul.w	r4, r2, r4
 80003c4:	429c      	cmp	r4, r3
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0x144>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x142>
 80003d0:	429c      	cmp	r4, r3
 80003d2:	f200 80ca 	bhi.w	800056a <__udivmoddi4+0x2d6>
 80003d6:	4602      	mov	r2, r0
 80003d8:	1b1b      	subs	r3, r3, r4
 80003da:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x98>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa0e f401 	lsl.w	r4, lr, r1
 80003f0:	fa20 f306 	lsr.w	r3, r0, r6
 80003f4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003f8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003fc:	4323      	orrs	r3, r4
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	fa1f fc87 	uxth.w	ip, r7
 8000406:	fbbe f0f9 	udiv	r0, lr, r9
 800040a:	0c1c      	lsrs	r4, r3, #16
 800040c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000410:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000414:	fb00 fe0c 	mul.w	lr, r0, ip
 8000418:	45a6      	cmp	lr, r4
 800041a:	fa02 f201 	lsl.w	r2, r2, r1
 800041e:	d909      	bls.n	8000434 <__udivmoddi4+0x1a0>
 8000420:	193c      	adds	r4, r7, r4
 8000422:	f100 3aff 	add.w	sl, r0, #4294967295
 8000426:	f080 809c 	bcs.w	8000562 <__udivmoddi4+0x2ce>
 800042a:	45a6      	cmp	lr, r4
 800042c:	f240 8099 	bls.w	8000562 <__udivmoddi4+0x2ce>
 8000430:	3802      	subs	r0, #2
 8000432:	443c      	add	r4, r7
 8000434:	eba4 040e 	sub.w	r4, r4, lr
 8000438:	fa1f fe83 	uxth.w	lr, r3
 800043c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000440:	fb09 4413 	mls	r4, r9, r3, r4
 8000444:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000448:	fb03 fc0c 	mul.w	ip, r3, ip
 800044c:	45a4      	cmp	ip, r4
 800044e:	d908      	bls.n	8000462 <__udivmoddi4+0x1ce>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f103 3eff 	add.w	lr, r3, #4294967295
 8000456:	f080 8082 	bcs.w	800055e <__udivmoddi4+0x2ca>
 800045a:	45a4      	cmp	ip, r4
 800045c:	d97f      	bls.n	800055e <__udivmoddi4+0x2ca>
 800045e:	3b02      	subs	r3, #2
 8000460:	443c      	add	r4, r7
 8000462:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000466:	eba4 040c 	sub.w	r4, r4, ip
 800046a:	fba0 ec02 	umull	lr, ip, r0, r2
 800046e:	4564      	cmp	r4, ip
 8000470:	4673      	mov	r3, lr
 8000472:	46e1      	mov	r9, ip
 8000474:	d362      	bcc.n	800053c <__udivmoddi4+0x2a8>
 8000476:	d05f      	beq.n	8000538 <__udivmoddi4+0x2a4>
 8000478:	b15d      	cbz	r5, 8000492 <__udivmoddi4+0x1fe>
 800047a:	ebb8 0203 	subs.w	r2, r8, r3
 800047e:	eb64 0409 	sbc.w	r4, r4, r9
 8000482:	fa04 f606 	lsl.w	r6, r4, r6
 8000486:	fa22 f301 	lsr.w	r3, r2, r1
 800048a:	431e      	orrs	r6, r3
 800048c:	40cc      	lsrs	r4, r1
 800048e:	e9c5 6400 	strd	r6, r4, [r5]
 8000492:	2100      	movs	r1, #0
 8000494:	e74f      	b.n	8000336 <__udivmoddi4+0xa2>
 8000496:	fbb1 fcf2 	udiv	ip, r1, r2
 800049a:	0c01      	lsrs	r1, r0, #16
 800049c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004a0:	b280      	uxth	r0, r0
 80004a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004a6:	463b      	mov	r3, r7
 80004a8:	4638      	mov	r0, r7
 80004aa:	463c      	mov	r4, r7
 80004ac:	46b8      	mov	r8, r7
 80004ae:	46be      	mov	lr, r7
 80004b0:	2620      	movs	r6, #32
 80004b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004b6:	eba2 0208 	sub.w	r2, r2, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e766      	b.n	800038e <__udivmoddi4+0xfa>
 80004c0:	4601      	mov	r1, r0
 80004c2:	e718      	b.n	80002f6 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e72c      	b.n	8000322 <__udivmoddi4+0x8e>
 80004c8:	f1c6 0220 	rsb	r2, r6, #32
 80004cc:	fa2e f302 	lsr.w	r3, lr, r2
 80004d0:	40b7      	lsls	r7, r6
 80004d2:	40b1      	lsls	r1, r6
 80004d4:	fa20 f202 	lsr.w	r2, r0, r2
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	430a      	orrs	r2, r1
 80004de:	fbb3 f8fe 	udiv	r8, r3, lr
 80004e2:	b2bc      	uxth	r4, r7
 80004e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004e8:	0c11      	lsrs	r1, r2, #16
 80004ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ee:	fb08 f904 	mul.w	r9, r8, r4
 80004f2:	40b0      	lsls	r0, r6
 80004f4:	4589      	cmp	r9, r1
 80004f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004fa:	b280      	uxth	r0, r0
 80004fc:	d93e      	bls.n	800057c <__udivmoddi4+0x2e8>
 80004fe:	1879      	adds	r1, r7, r1
 8000500:	f108 3cff 	add.w	ip, r8, #4294967295
 8000504:	d201      	bcs.n	800050a <__udivmoddi4+0x276>
 8000506:	4589      	cmp	r9, r1
 8000508:	d81f      	bhi.n	800054a <__udivmoddi4+0x2b6>
 800050a:	eba1 0109 	sub.w	r1, r1, r9
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	b292      	uxth	r2, r2
 800051c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000520:	4542      	cmp	r2, r8
 8000522:	d229      	bcs.n	8000578 <__udivmoddi4+0x2e4>
 8000524:	18ba      	adds	r2, r7, r2
 8000526:	f109 31ff 	add.w	r1, r9, #4294967295
 800052a:	d2c4      	bcs.n	80004b6 <__udivmoddi4+0x222>
 800052c:	4542      	cmp	r2, r8
 800052e:	d2c2      	bcs.n	80004b6 <__udivmoddi4+0x222>
 8000530:	f1a9 0102 	sub.w	r1, r9, #2
 8000534:	443a      	add	r2, r7
 8000536:	e7be      	b.n	80004b6 <__udivmoddi4+0x222>
 8000538:	45f0      	cmp	r8, lr
 800053a:	d29d      	bcs.n	8000478 <__udivmoddi4+0x1e4>
 800053c:	ebbe 0302 	subs.w	r3, lr, r2
 8000540:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000544:	3801      	subs	r0, #1
 8000546:	46e1      	mov	r9, ip
 8000548:	e796      	b.n	8000478 <__udivmoddi4+0x1e4>
 800054a:	eba7 0909 	sub.w	r9, r7, r9
 800054e:	4449      	add	r1, r9
 8000550:	f1a8 0c02 	sub.w	ip, r8, #2
 8000554:	fbb1 f9fe 	udiv	r9, r1, lr
 8000558:	fb09 f804 	mul.w	r8, r9, r4
 800055c:	e7db      	b.n	8000516 <__udivmoddi4+0x282>
 800055e:	4673      	mov	r3, lr
 8000560:	e77f      	b.n	8000462 <__udivmoddi4+0x1ce>
 8000562:	4650      	mov	r0, sl
 8000564:	e766      	b.n	8000434 <__udivmoddi4+0x1a0>
 8000566:	4608      	mov	r0, r1
 8000568:	e6fd      	b.n	8000366 <__udivmoddi4+0xd2>
 800056a:	443b      	add	r3, r7
 800056c:	3a02      	subs	r2, #2
 800056e:	e733      	b.n	80003d8 <__udivmoddi4+0x144>
 8000570:	f1ac 0c02 	sub.w	ip, ip, #2
 8000574:	443b      	add	r3, r7
 8000576:	e71c      	b.n	80003b2 <__udivmoddi4+0x11e>
 8000578:	4649      	mov	r1, r9
 800057a:	e79c      	b.n	80004b6 <__udivmoddi4+0x222>
 800057c:	eba1 0109 	sub.w	r1, r1, r9
 8000580:	46c4      	mov	ip, r8
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	e7c4      	b.n	8000516 <__udivmoddi4+0x282>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <LED_Green_Toggle>:
void PrepareAndQueue_VehicleSpeed(uint16_t speed);
void PrepareAndQueue_BatteryStatus(float voltage, uint8_t soc, int16_t current, float temperature);
void PrepareAndQueue_DoorStatus(uint8_t doors, uint8_t belts);

/* LED Helpers */
void LED_Green_Toggle(void)  { HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_GREEN_PIN); }
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
 8000594:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000598:	4802      	ldr	r0, [pc, #8]	@ (80005a4 <LED_Green_Toggle+0x14>)
 800059a:	f003 f942 	bl	8003822 <HAL_GPIO_TogglePin>
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40020c00 	.word	0x40020c00

080005a8 <LED_Orange_Toggle>:
void LED_Orange_Toggle(void) { HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_ORANGE_PIN); }
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005b0:	4802      	ldr	r0, [pc, #8]	@ (80005bc <LED_Orange_Toggle+0x14>)
 80005b2:	f003 f936 	bl	8003822 <HAL_GPIO_TogglePin>
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40020c00 	.word	0x40020c00

080005c0 <LED_Blue_Toggle>:
void LED_Red_Toggle(void)    { HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_RED_PIN); }
void LED_Blue_Toggle(void)   { HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_BLUE_PIN); }
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005c8:	4802      	ldr	r0, [pc, #8]	@ (80005d4 <LED_Blue_Toggle+0x14>)
 80005ca:	f003 f92a 	bl	8003822 <HAL_GPIO_TogglePin>
 80005ce:	bf00      	nop
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	40020c00 	.word	0x40020c00

080005d8 <LED_Red_On>:
void LED_Red_On(void)        { HAL_GPIO_WritePin(LED_GPIO_PORT, LED_RED_PIN, GPIO_PIN_SET); }
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
 80005dc:	2201      	movs	r2, #1
 80005de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005e2:	4802      	ldr	r0, [pc, #8]	@ (80005ec <LED_Red_On+0x14>)
 80005e4:	f003 f904 	bl	80037f0 <HAL_GPIO_WritePin>
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	40020c00 	.word	0x40020c00

080005f0 <LED_Red_Off>:
void LED_Red_Off(void)       { HAL_GPIO_WritePin(LED_GPIO_PORT, LED_RED_PIN, GPIO_PIN_RESET); }
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	2200      	movs	r2, #0
 80005f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005fa:	4802      	ldr	r0, [pc, #8]	@ (8000604 <LED_Red_Off+0x14>)
 80005fc:	f003 f8f8 	bl	80037f0 <HAL_GPIO_WritePin>
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40020c00 	.word	0x40020c00

08000608 <main>:

/* Main ----------------------------------------------------------------------*/
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af02      	add	r7, sp, #8
  HAL_Init();
 800060e:	f001 f907 	bl	8001820 <HAL_Init>
  SystemClock_Config();
 8000612:	f000 fbc9 	bl	8000da8 <SystemClock_Config>

  MX_GPIO_Init();
 8000616:	f000 fd81 	bl	800111c <MX_GPIO_Init>
  MX_DMA_Init();
 800061a:	f000 fd5f 	bl	80010dc <MX_DMA_Init>
  MX_CAN2_Init();
 800061e:	f000 fc85 	bl	8000f2c <MX_CAN2_Init>
  MX_ADC1_Init();
 8000622:	f000 fc21 	bl	8000e68 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000626:	f000 fcd1 	bl	8000fcc <MX_TIM1_Init>
  MX_TIM3_Init();
 800062a:	f000 fd0d 	bl	8001048 <MX_TIM3_Init>

  /* Start PWM for motor control */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800062e:	2100      	movs	r1, #0
 8000630:	481c      	ldr	r0, [pc, #112]	@ (80006a4 <main+0x9c>)
 8000632:	f003 fe47 	bl	80042c4 <HAL_TIM_PWM_Start>

  /* Start ADC DMA */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUF_LEN);
 8000636:	2204      	movs	r2, #4
 8000638:	491b      	ldr	r1, [pc, #108]	@ (80006a8 <main+0xa0>)
 800063a:	481c      	ldr	r0, [pc, #112]	@ (80006ac <main+0xa4>)
 800063c:	f001 f976 	bl	800192c <HAL_ADC_Start_DMA>

  /* Create Mutex */
  VehicleDataMutex = xSemaphoreCreateMutex();
 8000640:	2001      	movs	r0, #1
 8000642:	f005 f813 	bl	800566c <xQueueCreateMutex>
 8000646:	4603      	mov	r3, r0
 8000648:	4a19      	ldr	r2, [pc, #100]	@ (80006b0 <main+0xa8>)
 800064a:	6013      	str	r3, [r2, #0]

  /* Create Queue */
  CANMessageQueue = xQueueCreate(CAN_QUEUE_SIZE, sizeof(CAN_QueueMessage_t));
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	2014      	movs	r0, #20
 8000652:	f004 ff7f 	bl	8005554 <xQueueGenericCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a16      	ldr	r2, [pc, #88]	@ (80006b4 <main+0xac>)
 800065a:	6013      	str	r3, [r2, #0]

  /* Create Tasks */
  xTaskCreate(Task_SensorRead, "SensorRead", STACK_SIZE, NULL, tskIDLE_PRIORITY + 3, &SensorReadTaskHandle);
 800065c:	4b16      	ldr	r3, [pc, #88]	@ (80006b8 <main+0xb0>)
 800065e:	9301      	str	r3, [sp, #4]
 8000660:	2303      	movs	r3, #3
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	2300      	movs	r3, #0
 8000666:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800066a:	4914      	ldr	r1, [pc, #80]	@ (80006bc <main+0xb4>)
 800066c:	4814      	ldr	r0, [pc, #80]	@ (80006c0 <main+0xb8>)
 800066e:	f005 fbd9 	bl	8005e24 <xTaskCreate>
  xTaskCreate(Task_CANTransmit, "CANTransmit", STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, &CANTransmitTaskHandle);
 8000672:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <main+0xbc>)
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	2302      	movs	r3, #2
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	2300      	movs	r3, #0
 800067c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000680:	4911      	ldr	r1, [pc, #68]	@ (80006c8 <main+0xc0>)
 8000682:	4812      	ldr	r0, [pc, #72]	@ (80006cc <main+0xc4>)
 8000684:	f005 fbce 	bl	8005e24 <xTaskCreate>
  xTaskCreate(Task_Monitor, "Monitor", STACK_SIZE / 2, NULL, tskIDLE_PRIORITY + 1, &MonitorTaskHandle);
 8000688:	4b11      	ldr	r3, [pc, #68]	@ (80006d0 <main+0xc8>)
 800068a:	9301      	str	r3, [sp, #4]
 800068c:	2301      	movs	r3, #1
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	2300      	movs	r3, #0
 8000692:	2280      	movs	r2, #128	@ 0x80
 8000694:	490f      	ldr	r1, [pc, #60]	@ (80006d4 <main+0xcc>)
 8000696:	4810      	ldr	r0, [pc, #64]	@ (80006d8 <main+0xd0>)
 8000698:	f005 fbc4 	bl	8005e24 <xTaskCreate>

  /* Start Scheduler */
  vTaskStartScheduler();
 800069c:	f005 fd82 	bl	80061a4 <vTaskStartScheduler>

  while (1) {}
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <main+0x98>
 80006a4:	200000fc 	.word	0x200000fc
 80006a8:	200001a4 	.word	0x200001a4
 80006ac:	2000002c 	.word	0x2000002c
 80006b0:	200001c4 	.word	0x200001c4
 80006b4:	200001c0 	.word	0x200001c0
 80006b8:	200001b4 	.word	0x200001b4
 80006bc:	08008c90 	.word	0x08008c90
 80006c0:	080006dd 	.word	0x080006dd
 80006c4:	200001b8 	.word	0x200001b8
 80006c8:	08008c9c 	.word	0x08008c9c
 80006cc:	08000791 	.word	0x08000791
 80006d0:	200001bc 	.word	0x200001bc
 80006d4:	08008ca8 	.word	0x08008ca8
 80006d8:	08000901 	.word	0x08000901

080006dc <Task_SensorRead>:
/* ---------------------------------------------------------------------------
 * TASK IMPLEMENTATIONS
 * --------------------------------------------------------------------------- */

void Task_SensorRead(void *argument)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    while(1)
    {
        LED_Green_Toggle();
 80006e4:	f7ff ff54 	bl	8000590 <LED_Green_Toggle>

        uint16_t rpm = Read_MotorRPM();
 80006e8:	f000 fa2a 	bl	8000b40 <Read_MotorRPM>
 80006ec:	4603      	mov	r3, r0
 80006ee:	83fb      	strh	r3, [r7, #30]
        uint16_t speed = Read_VehicleSpeed();
 80006f0:	f000 fa50 	bl	8000b94 <Read_VehicleSpeed>
 80006f4:	4603      	mov	r3, r0
 80006f6:	83bb      	strh	r3, [r7, #28]
        float voltage, temperature;
        uint8_t soc;
        int16_t current;

        Read_BatteryStatus(&voltage, &soc, &current, &temperature);
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	f107 020c 	add.w	r2, r7, #12
 8000700:	f107 010f 	add.w	r1, r7, #15
 8000704:	f107 0014 	add.w	r0, r7, #20
 8000708:	f000 f91c 	bl	8000944 <Read_BatteryStatus>

        uint8_t doors = Read_DoorStatus();
 800070c:	f000 fa5c 	bl	8000bc8 <Read_DoorStatus>
 8000710:	4603      	mov	r3, r0
 8000712:	76fb      	strb	r3, [r7, #27]
        uint8_t belts = Read_SeatbeltStatus();
 8000714:	f000 fa64 	bl	8000be0 <Read_SeatbeltStatus>
 8000718:	4603      	mov	r3, r0
 800071a:	76bb      	strb	r3, [r7, #26]

        Update_MotorSpeed_FromPot();
 800071c:	f000 fa6c 	bl	8000bf8 <Update_MotorSpeed_FromPot>

        if(xSemaphoreTake(VehicleDataMutex, pdMS_TO_TICKS(10)) == pdTRUE)
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <Task_SensorRead+0xa8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	210a      	movs	r1, #10
 8000726:	4618      	mov	r0, r3
 8000728:	f005 f96c 	bl	8005a04 <xQueueSemaphoreTake>
 800072c:	4603      	mov	r3, r0
 800072e:	2b01      	cmp	r3, #1
 8000730:	d124      	bne.n	800077c <Task_SensorRead+0xa0>
        {
            vehicle_data.rpm = rpm;
 8000732:	4a15      	ldr	r2, [pc, #84]	@ (8000788 <Task_SensorRead+0xac>)
 8000734:	8bfb      	ldrh	r3, [r7, #30]
 8000736:	8013      	strh	r3, [r2, #0]
            vehicle_data.vehicle_speed = speed;
 8000738:	4a13      	ldr	r2, [pc, #76]	@ (8000788 <Task_SensorRead+0xac>)
 800073a:	8bbb      	ldrh	r3, [r7, #28]
 800073c:	8053      	strh	r3, [r2, #2]
            vehicle_data.battery_voltage = voltage;
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	4a11      	ldr	r2, [pc, #68]	@ (8000788 <Task_SensorRead+0xac>)
 8000742:	6053      	str	r3, [r2, #4]
            vehicle_data.battery_soc = soc;
 8000744:	7bfa      	ldrb	r2, [r7, #15]
 8000746:	4b10      	ldr	r3, [pc, #64]	@ (8000788 <Task_SensorRead+0xac>)
 8000748:	721a      	strb	r2, [r3, #8]
            vehicle_data.battery_current = current;
 800074a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <Task_SensorRead+0xac>)
 8000750:	815a      	strh	r2, [r3, #10]
            vehicle_data.battery_temperature = temperature;
 8000752:	693b      	ldr	r3, [r7, #16]
 8000754:	4a0c      	ldr	r2, [pc, #48]	@ (8000788 <Task_SensorRead+0xac>)
 8000756:	60d3      	str	r3, [r2, #12]
            vehicle_data.door_status = doors;
 8000758:	4a0b      	ldr	r2, [pc, #44]	@ (8000788 <Task_SensorRead+0xac>)
 800075a:	7efb      	ldrb	r3, [r7, #27]
 800075c:	7413      	strb	r3, [r2, #16]
            vehicle_data.seatbelt_status = belts;
 800075e:	4a0a      	ldr	r2, [pc, #40]	@ (8000788 <Task_SensorRead+0xac>)
 8000760:	7ebb      	ldrb	r3, [r7, #26]
 8000762:	7453      	strb	r3, [r2, #17]
            xSemaphoreGive(VehicleDataMutex);
 8000764:	4b07      	ldr	r3, [pc, #28]	@ (8000784 <Task_SensorRead+0xa8>)
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	2300      	movs	r3, #0
 800076a:	2200      	movs	r2, #0
 800076c:	2100      	movs	r1, #0
 800076e:	f004 ff95 	bl	800569c <xQueueGenericSend>
            sensor_read_count++;
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <Task_SensorRead+0xb0>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3301      	adds	r3, #1
 8000778:	4a04      	ldr	r2, [pc, #16]	@ (800078c <Task_SensorRead+0xb0>)
 800077a:	6013      	str	r3, [r2, #0]
        }
        vTaskDelay(pdMS_TO_TICKS(50));
 800077c:	2032      	movs	r0, #50	@ 0x32
 800077e:	f005 fcdb 	bl	8006138 <vTaskDelay>
    {
 8000782:	e7af      	b.n	80006e4 <Task_SensorRead+0x8>
 8000784:	200001c4 	.word	0x200001c4
 8000788:	200001c8 	.word	0x200001c8
 800078c:	200001e4 	.word	0x200001e4

08000790 <Task_CANTransmit>:
    }
}

void Task_CANTransmit(void *argument)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b090      	sub	sp, #64	@ 0x40
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    uint8_t cycle_count = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    while(1)
    {
        LED_Orange_Toggle();
 800079e:	f7ff ff03 	bl	80005a8 <LED_Orange_Toggle>

        if(xSemaphoreTake(VehicleDataMutex, pdMS_TO_TICKS(10)) == pdTRUE)
 80007a2:	4b50      	ldr	r3, [pc, #320]	@ (80008e4 <Task_CANTransmit+0x154>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	210a      	movs	r1, #10
 80007a8:	4618      	mov	r0, r3
 80007aa:	f005 f92b 	bl	8005a04 <xQueueSemaphoreTake>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	f040 8088 	bne.w	80008c6 <Task_CANTransmit+0x136>
        {
            PrepareAndQueue_MotorSpeed(vehicle_data.rpm);
 80007b6:	4b4c      	ldr	r3, [pc, #304]	@ (80008e8 <Task_CANTransmit+0x158>)
 80007b8:	881b      	ldrh	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 fa68 	bl	8000c90 <PrepareAndQueue_MotorSpeed>
            PrepareAndQueue_VehicleSpeed(vehicle_data.vehicle_speed);
 80007c0:	4b49      	ldr	r3, [pc, #292]	@ (80008e8 <Task_CANTransmit+0x158>)
 80007c2:	885b      	ldrh	r3, [r3, #2]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 fa7c 	bl	8000cc2 <PrepareAndQueue_VehicleSpeed>
            PrepareAndQueue_BatteryStatus(vehicle_data.battery_voltage,
 80007ca:	4b47      	ldr	r3, [pc, #284]	@ (80008e8 <Task_CANTransmit+0x158>)
 80007cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80007d0:	4b45      	ldr	r3, [pc, #276]	@ (80008e8 <Task_CANTransmit+0x158>)
 80007d2:	7a1b      	ldrb	r3, [r3, #8]
 80007d4:	4a44      	ldr	r2, [pc, #272]	@ (80008e8 <Task_CANTransmit+0x158>)
 80007d6:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80007da:	4943      	ldr	r1, [pc, #268]	@ (80008e8 <Task_CANTransmit+0x158>)
 80007dc:	ed91 7a03 	vldr	s14, [r1, #12]
 80007e0:	eef0 0a47 	vmov.f32	s1, s14
 80007e4:	4611      	mov	r1, r2
 80007e6:	4618      	mov	r0, r3
 80007e8:	eeb0 0a67 	vmov.f32	s0, s15
 80007ec:	f000 fa82 	bl	8000cf4 <PrepareAndQueue_BatteryStatus>
                                         vehicle_data.battery_soc,
                                         vehicle_data.battery_current,
                                         vehicle_data.battery_temperature);

            if(cycle_count % 2 == 0) {
 80007f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007f4:	f003 0301 	and.w	r3, r3, #1
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d107      	bne.n	800080e <Task_CANTransmit+0x7e>
                PrepareAndQueue_DoorStatus(vehicle_data.door_status, vehicle_data.seatbelt_status);
 80007fe:	4b3a      	ldr	r3, [pc, #232]	@ (80008e8 <Task_CANTransmit+0x158>)
 8000800:	7c1b      	ldrb	r3, [r3, #16]
 8000802:	4a39      	ldr	r2, [pc, #228]	@ (80008e8 <Task_CANTransmit+0x158>)
 8000804:	7c52      	ldrb	r2, [r2, #17]
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f000 fab5 	bl	8000d78 <PrepareAndQueue_DoorStatus>
            }
            cycle_count++;
 800080e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000812:	3301      	adds	r3, #1
 8000814:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            xSemaphoreGive(VehicleDataMutex);
 8000818:	4b32      	ldr	r3, [pc, #200]	@ (80008e4 <Task_CANTransmit+0x154>)
 800081a:	6818      	ldr	r0, [r3, #0]
 800081c:	2300      	movs	r3, #0
 800081e:	2200      	movs	r2, #0
 8000820:	2100      	movs	r1, #0
 8000822:	f004 ff3b 	bl	800569c <xQueueGenericSend>
        }

        CAN_QueueMessage_t msg;
        while(xQueueReceive(CANMessageQueue, &msg, 0) == pdTRUE)
 8000826:	e04e      	b.n	80008c6 <Task_CANTransmit+0x136>
        {
            TxHeader.StdId = msg.msg_id;
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	623b      	str	r3, [r7, #32]
            TxHeader.ExtId = 0x00;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	@ 0x24
            TxHeader.RTR = CAN_RTR_DATA;
 8000830:	2300      	movs	r3, #0
 8000832:	62fb      	str	r3, [r7, #44]	@ 0x2c
            TxHeader.IDE = CAN_ID_STD;
 8000834:	2300      	movs	r3, #0
 8000836:	62bb      	str	r3, [r7, #40]	@ 0x28
            TxHeader.DLC = msg.dlc;
 8000838:	7e3b      	ldrb	r3, [r7, #24]
 800083a:	633b      	str	r3, [r7, #48]	@ 0x30
            TxHeader.TransmitGlobalTime = DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

            uint32_t timeout = HAL_GetTick() + 10;
 8000842:	f001 f823 	bl	800188c <HAL_GetTick>
 8000846:	4603      	mov	r3, r0
 8000848:	330a      	adds	r3, #10
 800084a:	63bb      	str	r3, [r7, #56]	@ 0x38
            while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan2) == 0) {
 800084c:	e015      	b.n	800087a <Task_CANTransmit+0xea>
                if(HAL_GetTick() > timeout) {
 800084e:	f001 f81d 	bl	800188c <HAL_GetTick>
 8000852:	4602      	mov	r2, r0
 8000854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000856:	4293      	cmp	r3, r2
 8000858:	d207      	bcs.n	800086a <Task_CANTransmit+0xda>
                    can_tx_errors++;
 800085a:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <Task_CANTransmit+0x15c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	3301      	adds	r3, #1
 8000860:	4a22      	ldr	r2, [pc, #136]	@ (80008ec <Task_CANTransmit+0x15c>)
 8000862:	6013      	str	r3, [r2, #0]
                    LED_Red_On();
 8000864:	f7ff feb8 	bl	80005d8 <LED_Red_On>
                    break;
 8000868:	e00d      	b.n	8000886 <Task_CANTransmit+0xf6>
                }
                taskYIELD();
 800086a:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <Task_CANTransmit+0x160>)
 800086c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	f3bf 8f4f 	dsb	sy
 8000876:	f3bf 8f6f 	isb	sy
            while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan2) == 0) {
 800087a:	481e      	ldr	r0, [pc, #120]	@ (80008f4 <Task_CANTransmit+0x164>)
 800087c:	f001 ff14 	bl	80026a8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d0e3      	beq.n	800084e <Task_CANTransmit+0xbe>
            }

            if(HAL_CAN_AddTxMessage(&hcan2, &TxHeader, msg.data, &TxMailbox) == HAL_OK) {
 8000886:	f107 001c 	add.w	r0, r7, #28
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	1d1a      	adds	r2, r3, #4
 8000890:	f107 0120 	add.w	r1, r7, #32
 8000894:	4603      	mov	r3, r0
 8000896:	4817      	ldr	r0, [pc, #92]	@ (80008f4 <Task_CANTransmit+0x164>)
 8000898:	f001 fe36 	bl	8002508 <HAL_CAN_AddTxMessage>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d107      	bne.n	80008b2 <Task_CANTransmit+0x122>
                can_tx_count++;
 80008a2:	4b15      	ldr	r3, [pc, #84]	@ (80008f8 <Task_CANTransmit+0x168>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	4a13      	ldr	r2, [pc, #76]	@ (80008f8 <Task_CANTransmit+0x168>)
 80008aa:	6013      	str	r3, [r2, #0]
                LED_Red_Off();
 80008ac:	f7ff fea0 	bl	80005f0 <LED_Red_Off>
 80008b0:	e006      	b.n	80008c0 <Task_CANTransmit+0x130>
            } else {
                can_tx_errors++;
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <Task_CANTransmit+0x15c>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	3301      	adds	r3, #1
 80008b8:	4a0c      	ldr	r2, [pc, #48]	@ (80008ec <Task_CANTransmit+0x15c>)
 80008ba:	6013      	str	r3, [r2, #0]
                LED_Red_On();
 80008bc:	f7ff fe8c 	bl	80005d8 <LED_Red_On>
            }
            vTaskDelay(pdMS_TO_TICKS(5));
 80008c0:	2005      	movs	r0, #5
 80008c2:	f005 fc39 	bl	8006138 <vTaskDelay>
        while(xQueueReceive(CANMessageQueue, &msg, 0) == pdTRUE)
 80008c6:	4b0d      	ldr	r3, [pc, #52]	@ (80008fc <Task_CANTransmit+0x16c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f107 010c 	add.w	r1, r7, #12
 80008ce:	2200      	movs	r2, #0
 80008d0:	4618      	mov	r0, r3
 80008d2:	f004 ffcd 	bl	8005870 <xQueueReceive>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d0a5      	beq.n	8000828 <Task_CANTransmit+0x98>
        }
        vTaskDelay(pdMS_TO_TICKS(100));
 80008dc:	2064      	movs	r0, #100	@ 0x64
 80008de:	f005 fc2b 	bl	8006138 <vTaskDelay>
    {
 80008e2:	e75c      	b.n	800079e <Task_CANTransmit+0xe>
 80008e4:	200001c4 	.word	0x200001c4
 80008e8:	200001c8 	.word	0x200001c8
 80008ec:	200001dc 	.word	0x200001dc
 80008f0:	e000ed04 	.word	0xe000ed04
 80008f4:	200000d4 	.word	0x200000d4
 80008f8:	200001e0 	.word	0x200001e0
 80008fc:	200001c0 	.word	0x200001c0

08000900 <Task_Monitor>:
    }
}

void Task_Monitor(void *argument)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
    while(1)
    {
        LED_Blue_Toggle();
 8000908:	f7ff fe5a 	bl	80005c0 <LED_Blue_Toggle>
        uint32_t error_code = HAL_CAN_GetError(&hcan2);
 800090c:	480c      	ldr	r0, [pc, #48]	@ (8000940 <Task_Monitor+0x40>)
 800090e:	f002 f939 	bl	8002b84 <HAL_CAN_GetError>
 8000912:	60f8      	str	r0, [r7, #12]

        if(error_code != HAL_CAN_ERROR_NONE) {
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d00a      	beq.n	8000930 <Task_Monitor+0x30>
            LED_Red_On();
 800091a:	f7ff fe5d 	bl	80005d8 <LED_Red_On>
            if(error_code & HAL_CAN_ERROR_BOF) HAL_CAN_ResetError(&hcan2);
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	f003 0304 	and.w	r3, r3, #4
 8000924:	2b00      	cmp	r3, #0
 8000926:	d005      	beq.n	8000934 <Task_Monitor+0x34>
 8000928:	4805      	ldr	r0, [pc, #20]	@ (8000940 <Task_Monitor+0x40>)
 800092a:	f002 f937 	bl	8002b9c <HAL_CAN_ResetError>
 800092e:	e001      	b.n	8000934 <Task_Monitor+0x34>
        } else {
            LED_Red_Off();
 8000930:	f7ff fe5e 	bl	80005f0 <LED_Red_Off>
        }
        vTaskDelay(pdMS_TO_TICKS(1000));
 8000934:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000938:	f005 fbfe 	bl	8006138 <vTaskDelay>
    {
 800093c:	e7e4      	b.n	8000908 <Task_Monitor+0x8>
 800093e:	bf00      	nop
 8000940:	200000d4 	.word	0x200000d4

08000944 <Read_BatteryStatus>:
/* ---------------------------------------------------------------------------
 * SENSOR HELPER FUNCTIONS
 * --------------------------------------------------------------------------- */

void Read_BatteryStatus(float *voltage, uint8_t *soc, int16_t *current, float *temperature)
{
 8000944:	b480      	push	{r7}
 8000946:	b08b      	sub	sp, #44	@ 0x2c
 8000948:	af00      	add	r7, sp, #0
 800094a:	6178      	str	r0, [r7, #20]
 800094c:	6139      	str	r1, [r7, #16]
 800094e:	60fa      	str	r2, [r7, #12]
 8000950:	60bb      	str	r3, [r7, #8]
    // --- 1. BATTERY VOLTAGE (PA0) ---
    float v_pin = (adc_buffer[0] * 3.3f) / 4095.0f;
 8000952:	4b6d      	ldr	r3, [pc, #436]	@ (8000b08 <Read_BatteryStatus+0x1c4>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	ee07 3a90 	vmov	s15, r3
 800095a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800095e:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8000b0c <Read_BatteryStatus+0x1c8>
 8000962:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000966:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8000b10 <Read_BatteryStatus+0x1cc>
 800096a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800096e:	edc7 7a08 	vstr	s15, [r7, #32]
    *voltage = v_pin * VOLTAGE_DIVIDER_RATIO;
 8000972:	edd7 7a08 	vldr	s15, [r7, #32]
 8000976:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800097a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	edc3 7a00 	vstr	s15, [r3]

    // --- 2. BATTERY CURRENT (PA1 - ACS712) ---
    // [FIX APPLIED HERE]
    float c_pin = (adc_buffer[1] * 3.3f) / 4095.0f;
 8000984:	4b60      	ldr	r3, [pc, #384]	@ (8000b08 <Read_BatteryStatus+0x1c4>)
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	ee07 3a90 	vmov	s15, r3
 800098c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000990:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8000b0c <Read_BatteryStatus+0x1c8>
 8000994:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000998:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8000b10 <Read_BatteryStatus+0x1cc>
 800099c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009a0:	edc7 7a07 	vstr	s15, [r7, #28]
    
    // Calculate raw current (Direct connection assumes no voltage divider on ACS712 output)
    float amps = (c_pin - ACS712_ZERO_POINT) / ACS712_SENSITIVITY;
 80009a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80009a8:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80009ac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80009b0:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8000b14 <Read_BatteryStatus+0x1d0>
 80009b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Deadband for noise rejection (+/- 0.4A)
    if(amps > -0.4f && amps < 0.4f) amps = 0.0f;
 80009bc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80009c0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8000b18 <Read_BatteryStatus+0x1d4>
 80009c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009cc:	dd0b      	ble.n	80009e6 <Read_BatteryStatus+0xa2>
 80009ce:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80009d2:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8000b1c <Read_BatteryStatus+0x1d8>
 80009d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009de:	d502      	bpl.n	80009e6 <Read_BatteryStatus+0xa2>
 80009e0:	f04f 0300 	mov.w	r3, #0
 80009e4:	627b      	str	r3, [r7, #36]	@ 0x24

    *current = (int16_t)(amps * 10.0f);
 80009e6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80009ea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80009ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009f6:	ee17 3a90 	vmov	r3, s15
 80009fa:	b21a      	sxth	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	801a      	strh	r2, [r3, #0]

    // --- 3. BATTERY TEMPERATURE (PA7 - Inverted NTC) ---
    float raw_val = (adc_buffer[2] * 330.0f) / 4095.0f; 
 8000a00:	4b41      	ldr	r3, [pc, #260]	@ (8000b08 <Read_BatteryStatus+0x1c4>)
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	ee07 3a90 	vmov	s15, r3
 8000a08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a0c:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8000b20 <Read_BatteryStatus+0x1dc>
 8000a10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a14:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8000b10 <Read_BatteryStatus+0x1cc>
 8000a18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a1c:	edc7 7a06 	vstr	s15, [r7, #24]
    *temperature = 25.0f + (49.0f - raw_val) * 2.0f;
 8000a20:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8000b24 <Read_BatteryStatus+0x1e0>
 8000a24:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a2c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a30:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000a34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	edc3 7a00 	vstr	s15, [r3]
    if (*temperature < 0.0f) *temperature = 0.0f;
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	edd3 7a00 	vldr	s15, [r3]
 8000a44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a4c:	d503      	bpl.n	8000a56 <Read_BatteryStatus+0x112>
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	f04f 0200 	mov.w	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
    if (*temperature > 120.0f) *temperature = 120.0f;
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	edd3 7a00 	vldr	s15, [r3]
 8000a5c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8000b28 <Read_BatteryStatus+0x1e4>
 8000a60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a68:	dd02      	ble.n	8000a70 <Read_BatteryStatus+0x12c>
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	4a2f      	ldr	r2, [pc, #188]	@ (8000b2c <Read_BatteryStatus+0x1e8>)
 8000a6e:	601a      	str	r2, [r3, #0]

    // --- 4. STATE OF CHARGE (SOC) ---
    battery_voltage_smoothed = (VOLT_ALPHA * (*voltage)) + ((1.0f - VOLT_ALPHA) * battery_voltage_smoothed);
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	edd3 7a00 	vldr	s15, [r3]
 8000a76:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8000b30 <Read_BatteryStatus+0x1ec>
 8000a7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000b34 <Read_BatteryStatus+0x1f0>)
 8000a80:	edd3 7a00 	vldr	s15, [r3]
 8000a84:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8000b38 <Read_BatteryStatus+0x1f4>
 8000a88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a90:	4b28      	ldr	r3, [pc, #160]	@ (8000b34 <Read_BatteryStatus+0x1f0>)
 8000a92:	edc3 7a00 	vstr	s15, [r3]
    
    if (battery_voltage_smoothed >= 9.0f) *soc = 100;
 8000a96:	4b27      	ldr	r3, [pc, #156]	@ (8000b34 <Read_BatteryStatus+0x1f0>)
 8000a98:	edd3 7a00 	vldr	s15, [r3]
 8000a9c:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8000aa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aa8:	db03      	blt.n	8000ab2 <Read_BatteryStatus+0x16e>
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	2264      	movs	r2, #100	@ 0x64
 8000aae:	701a      	strb	r2, [r3, #0]
    else if (battery_voltage_smoothed <= 6.0f) *soc = 0;
    else *soc = (uint8_t)((battery_voltage_smoothed - 6.0f) / 3.0f * 100.0f);
}
 8000ab0:	e024      	b.n	8000afc <Read_BatteryStatus+0x1b8>
    else if (battery_voltage_smoothed <= 6.0f) *soc = 0;
 8000ab2:	4b20      	ldr	r3, [pc, #128]	@ (8000b34 <Read_BatteryStatus+0x1f0>)
 8000ab4:	edd3 7a00 	vldr	s15, [r3]
 8000ab8:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8000abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ac4:	d803      	bhi.n	8000ace <Read_BatteryStatus+0x18a>
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
}
 8000acc:	e016      	b.n	8000afc <Read_BatteryStatus+0x1b8>
    else *soc = (uint8_t)((battery_voltage_smoothed - 6.0f) / 3.0f * 100.0f);
 8000ace:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <Read_BatteryStatus+0x1f0>)
 8000ad0:	edd3 7a00 	vldr	s15, [r3]
 8000ad4:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8000ad8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000adc:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000ae0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ae4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000b3c <Read_BatteryStatus+0x1f8>
 8000ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000af0:	edc7 7a01 	vstr	s15, [r7, #4]
 8000af4:	793b      	ldrb	r3, [r7, #4]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	701a      	strb	r2, [r3, #0]
}
 8000afc:	bf00      	nop
 8000afe:	372c      	adds	r7, #44	@ 0x2c
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	200001a4 	.word	0x200001a4
 8000b0c:	40533333 	.word	0x40533333
 8000b10:	457ff000 	.word	0x457ff000
 8000b14:	3d872b02 	.word	0x3d872b02
 8000b18:	becccccd 	.word	0xbecccccd
 8000b1c:	3ecccccd 	.word	0x3ecccccd
 8000b20:	43a50000 	.word	0x43a50000
 8000b24:	42440000 	.word	0x42440000
 8000b28:	42f00000 	.word	0x42f00000
 8000b2c:	42f00000 	.word	0x42f00000
 8000b30:	3dcccccd 	.word	0x3dcccccd
 8000b34:	2000019c 	.word	0x2000019c
 8000b38:	3f666666 	.word	0x3f666666
 8000b3c:	42c80000 	.word	0x42c80000

08000b40 <Read_MotorRPM>:

uint16_t Read_MotorRPM(void) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
    static uint32_t last_update = 0;
    if (HAL_GetTick() - last_update > 4000) {
 8000b44:	f000 fea2 	bl	800188c <HAL_GetTick>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <Read_MotorRPM+0x44>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	1ad3      	subs	r3, r2, r3
 8000b50:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000b54:	d911      	bls.n	8000b7a <Read_MotorRPM+0x3a>
        static uint32_t last_pulse_count = 0;
        if (speed_pulse_count == last_pulse_count) motor_rpm_calculated = 0;
 8000b56:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <Read_MotorRPM+0x48>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b8c <Read_MotorRPM+0x4c>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d102      	bne.n	8000b68 <Read_MotorRPM+0x28>
 8000b62:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <Read_MotorRPM+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
        last_pulse_count = speed_pulse_count;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <Read_MotorRPM+0x48>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	@ (8000b8c <Read_MotorRPM+0x4c>)
 8000b6e:	6013      	str	r3, [r2, #0]
        last_update = HAL_GetTick();
 8000b70:	f000 fe8c 	bl	800188c <HAL_GetTick>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4a03      	ldr	r2, [pc, #12]	@ (8000b84 <Read_MotorRPM+0x44>)
 8000b78:	6013      	str	r3, [r2, #0]
    }
    return (uint16_t)motor_rpm_calculated;
 8000b7a:	4b05      	ldr	r3, [pc, #20]	@ (8000b90 <Read_MotorRPM+0x50>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	b29b      	uxth	r3, r3
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	200001e8 	.word	0x200001e8
 8000b88:	2000018c 	.word	0x2000018c
 8000b8c:	200001ec 	.word	0x200001ec
 8000b90:	20000194 	.word	0x20000194

08000b94 <Read_VehicleSpeed>:

uint16_t Read_VehicleSpeed(void) {
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
    return (uint16_t)(motor_rpm_calculated / 60.0f);
 8000b98:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <Read_VehicleSpeed+0x2c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	ee07 3a90 	vmov	s15, r3
 8000ba0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ba4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000bc4 <Read_VehicleSpeed+0x30>
 8000ba8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bb0:	ee17 3a90 	vmov	r3, s15
 8000bb4:	b29b      	uxth	r3, r3
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	20000194 	.word	0x20000194
 8000bc4:	42700000 	.word	0x42700000

08000bc8 <Read_DoorStatus>:

uint8_t Read_DoorStatus(void) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
    return (uint8_t)HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8000bcc:	2102      	movs	r1, #2
 8000bce:	4803      	ldr	r0, [pc, #12]	@ (8000bdc <Read_DoorStatus+0x14>)
 8000bd0:	f002 fdf6 	bl	80037c0 <HAL_GPIO_ReadPin>
 8000bd4:	4603      	mov	r3, r0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40020800 	.word	0x40020800

08000be0 <Read_SeatbeltStatus>:

uint8_t Read_SeatbeltStatus(void) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
    return (uint8_t)HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8000be4:	2120      	movs	r1, #32
 8000be6:	4803      	ldr	r0, [pc, #12]	@ (8000bf4 <Read_SeatbeltStatus+0x14>)
 8000be8:	f002 fdea 	bl	80037c0 <HAL_GPIO_ReadPin>
 8000bec:	4603      	mov	r3, r0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40020800 	.word	0x40020800

08000bf8 <Update_MotorSpeed_FromPot>:

void Update_MotorSpeed_FromPot(void) {
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
    uint32_t pot_value = adc_buffer[3];
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <Update_MotorSpeed_FromPot+0x44>)
 8000c00:	68db      	ldr	r3, [r3, #12]
 8000c02:	607b      	str	r3, [r7, #4]
    motor_pwm_duty = (pot_value * 1000) / 4095;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c0a:	fb03 f202 	mul.w	r2, r3, r2
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <Update_MotorSpeed_FromPot+0x48>)
 8000c10:	fba3 1302 	umull	r1, r3, r3, r2
 8000c14:	1ad2      	subs	r2, r2, r3
 8000c16:	0852      	lsrs	r2, r2, #1
 8000c18:	4413      	add	r3, r2
 8000c1a:	0adb      	lsrs	r3, r3, #11
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <Update_MotorSpeed_FromPot+0x4c>)
 8000c20:	801a      	strh	r2, [r3, #0]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, motor_pwm_duty);
 8000c22:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <Update_MotorSpeed_FromPot+0x4c>)
 8000c24:	881b      	ldrh	r3, [r3, #0]
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	4b07      	ldr	r3, [pc, #28]	@ (8000c48 <Update_MotorSpeed_FromPot+0x50>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	200001a4 	.word	0x200001a4
 8000c40:	00100101 	.word	0x00100101
 8000c44:	200001a0 	.word	0x200001a0
 8000c48:	200000fc 	.word	0x200000fc

08000c4c <Queue_CANMessage>:

/* ---------------------------------------------------------------------------
 * CAN QUEUE HELPERS
 * --------------------------------------------------------------------------- */

void Queue_CANMessage(uint32_t msg_id, uint8_t *data, uint8_t dlc) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	4613      	mov	r3, r2
 8000c58:	71fb      	strb	r3, [r7, #7]
    CAN_QueueMessage_t msg;
    msg.msg_id = msg_id;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	613b      	str	r3, [r7, #16]
    msg.dlc = dlc;
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	773b      	strb	r3, [r7, #28]
    memcpy(msg.data, data, dlc);
 8000c62:	79fa      	ldrb	r2, [r7, #7]
 8000c64:	f107 0310 	add.w	r3, r7, #16
 8000c68:	3304      	adds	r3, #4
 8000c6a:	68b9      	ldr	r1, [r7, #8]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f007 fff5 	bl	8008c5c <memcpy>
    xQueueSend(CANMessageQueue, &msg, 0);
 8000c72:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <Queue_CANMessage+0x40>)
 8000c74:	6818      	ldr	r0, [r3, #0]
 8000c76:	f107 0110 	add.w	r1, r7, #16
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	f004 fd0d 	bl	800569c <xQueueGenericSend>
}
 8000c82:	bf00      	nop
 8000c84:	3720      	adds	r7, #32
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200001c0 	.word	0x200001c0

08000c90 <PrepareAndQueue_MotorSpeed>:

void PrepareAndQueue_MotorSpeed(uint16_t rpm) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2] = {(rpm >> 8) & 0xFF, rpm & 0xFF};
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	733b      	strb	r3, [r7, #12]
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	737b      	strb	r3, [r7, #13]
    Queue_CANMessage(0x100, data, 2);
 8000caa:	f107 030c 	add.w	r3, r7, #12
 8000cae:	2202      	movs	r2, #2
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000cb6:	f7ff ffc9 	bl	8000c4c <Queue_CANMessage>
}
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <PrepareAndQueue_VehicleSpeed>:

void PrepareAndQueue_VehicleSpeed(uint16_t speed) {
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b084      	sub	sp, #16
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	4603      	mov	r3, r0
 8000cca:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2] = {(speed >> 8) & 0xFF, speed & 0xFF};
 8000ccc:	88fb      	ldrh	r3, [r7, #6]
 8000cce:	0a1b      	lsrs	r3, r3, #8
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	733b      	strb	r3, [r7, #12]
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	737b      	strb	r3, [r7, #13]
    Queue_CANMessage(0x105, data, 2);
 8000cdc:	f107 030c 	add.w	r3, r7, #12
 8000ce0:	2202      	movs	r2, #2
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f240 1005 	movw	r0, #261	@ 0x105
 8000ce8:	f7ff ffb0 	bl	8000c4c <Queue_CANMessage>
}
 8000cec:	bf00      	nop
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <PrepareAndQueue_BatteryStatus>:

void PrepareAndQueue_BatteryStatus(float voltage, uint8_t soc, int16_t current, float temperature) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	ed87 0a03 	vstr	s0, [r7, #12]
 8000cfe:	4603      	mov	r3, r0
 8000d00:	460a      	mov	r2, r1
 8000d02:	edc7 0a01 	vstr	s1, [r7, #4]
 8000d06:	72fb      	strb	r3, [r7, #11]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	813b      	strh	r3, [r7, #8]
    uint8_t data[6];
    uint16_t voltage_mv = (uint16_t)(voltage * 100);
 8000d0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d10:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000d74 <PrepareAndQueue_BatteryStatus+0x80>
 8000d14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d1c:	ee17 3a90 	vmov	r3, s15
 8000d20:	82fb      	strh	r3, [r7, #22]
    data[0] = (voltage_mv >> 8) & 0xFF;
 8000d22:	8afb      	ldrh	r3, [r7, #22]
 8000d24:	0a1b      	lsrs	r3, r3, #8
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	743b      	strb	r3, [r7, #16]
    data[1] = voltage_mv & 0xFF;
 8000d2c:	8afb      	ldrh	r3, [r7, #22]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	747b      	strb	r3, [r7, #17]
    data[2] = soc;
 8000d32:	7afb      	ldrb	r3, [r7, #11]
 8000d34:	74bb      	strb	r3, [r7, #18]
    data[3] = (current >> 8) & 0xFF;
 8000d36:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000d3a:	121b      	asrs	r3, r3, #8
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	74fb      	strb	r3, [r7, #19]
    data[4] = current & 0xFF;
 8000d42:	893b      	ldrh	r3, [r7, #8]
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	753b      	strb	r3, [r7, #20]
    data[5] = (uint8_t)temperature;
 8000d48:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d50:	edc7 7a00 	vstr	s15, [r7]
 8000d54:	783b      	ldrb	r3, [r7, #0]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	757b      	strb	r3, [r7, #21]
    Queue_CANMessage(0x101, data, 6);
 8000d5a:	f107 0310 	add.w	r3, r7, #16
 8000d5e:	2206      	movs	r2, #6
 8000d60:	4619      	mov	r1, r3
 8000d62:	f240 1001 	movw	r0, #257	@ 0x101
 8000d66:	f7ff ff71 	bl	8000c4c <Queue_CANMessage>
}
 8000d6a:	bf00      	nop
 8000d6c:	3718      	adds	r7, #24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	42c80000 	.word	0x42c80000

08000d78 <PrepareAndQueue_DoorStatus>:

void PrepareAndQueue_DoorStatus(uint8_t doors, uint8_t belts) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	460a      	mov	r2, r1
 8000d82:	71fb      	strb	r3, [r7, #7]
 8000d84:	4613      	mov	r3, r2
 8000d86:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2] = {doors, belts};
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	733b      	strb	r3, [r7, #12]
 8000d8c:	79bb      	ldrb	r3, [r7, #6]
 8000d8e:	737b      	strb	r3, [r7, #13]
    Queue_CANMessage(0x102, data, 2);
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	2202      	movs	r2, #2
 8000d96:	4619      	mov	r1, r3
 8000d98:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8000d9c:	f7ff ff56 	bl	8000c4c <Queue_CANMessage>
}
 8000da0:	bf00      	nop
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <SystemClock_Config>:
/* ---------------------------------------------------------------------------
 * HARDWARE INIT
 * --------------------------------------------------------------------------- */

void SystemClock_Config(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b094      	sub	sp, #80	@ 0x50
 8000dac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dae:	f107 0320 	add.w	r3, r7, #32
 8000db2:	2230      	movs	r2, #48	@ 0x30
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f007 ff24 	bl	8008c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dbc:	f107 030c 	add.w	r3, r7, #12
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60bb      	str	r3, [r7, #8]
 8000dd0:	4b23      	ldr	r3, [pc, #140]	@ (8000e60 <SystemClock_Config+0xb8>)
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd4:	4a22      	ldr	r2, [pc, #136]	@ (8000e60 <SystemClock_Config+0xb8>)
 8000dd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dda:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ddc:	4b20      	ldr	r3, [pc, #128]	@ (8000e60 <SystemClock_Config+0xb8>)
 8000dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000de8:	2300      	movs	r3, #0
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	4b1d      	ldr	r3, [pc, #116]	@ (8000e64 <SystemClock_Config+0xbc>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a1c      	ldr	r2, [pc, #112]	@ (8000e64 <SystemClock_Config+0xbc>)
 8000df2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000df6:	6013      	str	r3, [r2, #0]
 8000df8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e64 <SystemClock_Config+0xbc>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e00:	607b      	str	r3, [r7, #4]
 8000e02:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e04:	2302      	movs	r3, #2
 8000e06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e0c:	2310      	movs	r3, #16
 8000e0e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e10:	2302      	movs	r3, #2
 8000e12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e14:	2300      	movs	r3, #0
 8000e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e18:	2308      	movs	r3, #8
 8000e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e1c:	23a8      	movs	r3, #168	@ 0xa8
 8000e1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e20:	2304      	movs	r3, #4
 8000e22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e24:	2304      	movs	r3, #4
 8000e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000e28:	f107 0320 	add.w	r3, r7, #32
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f002 fd13 	bl	8003858 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000e32:	230f      	movs	r3, #15
 8000e34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e36:	2302      	movs	r3, #2
 8000e38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e48:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8000e4a:	f107 030c 	add.w	r3, r7, #12
 8000e4e:	2102      	movs	r1, #2
 8000e50:	4618      	mov	r0, r3
 8000e52:	f002 ff79 	bl	8003d48 <HAL_RCC_ClockConfig>
}
 8000e56:	bf00      	nop
 8000e58:	3750      	adds	r7, #80	@ 0x50
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40007000 	.word	0x40007000

08000e68 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6e:	463b      	mov	r3, r7
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
  hadc1.Instance = ADC1;
 8000e7a:	4b29      	ldr	r3, [pc, #164]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000e7c:	4a29      	ldr	r2, [pc, #164]	@ (8000f24 <MX_ADC1_Init+0xbc>)
 8000e7e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e80:	4b27      	ldr	r3, [pc, #156]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e86:	4b26      	ldr	r3, [pc, #152]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000e8c:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e92:	4b23      	ldr	r3, [pc, #140]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e98:	4b21      	ldr	r3, [pc, #132]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f28 <MX_ADC1_Init+0xc0>)
 8000eaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eac:	4b1c      	ldr	r3, [pc, #112]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000eb4:	2204      	movs	r2, #4
 8000eb6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000eb8:	4b19      	ldr	r3, [pc, #100]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ec0:	4b17      	ldr	r3, [pc, #92]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	615a      	str	r2, [r3, #20]
  HAL_ADC_Init(&hadc1);
 8000ec6:	4816      	ldr	r0, [pc, #88]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000ec8:	f000 fcec 	bl	80018a4 <HAL_ADC_Init>

  sConfig.Channel = ADC_CHANNEL_0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000ed4:	2307      	movs	r3, #7
 8000ed6:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000ed8:	463b      	mov	r3, r7
 8000eda:	4619      	mov	r1, r3
 8000edc:	4810      	ldr	r0, [pc, #64]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000ede:	f000 fe53 	bl	8001b88 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_1;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000eea:	463b      	mov	r3, r7
 8000eec:	4619      	mov	r1, r3
 8000eee:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000ef0:	f000 fe4a 	bl	8001b88 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_7;
 8000ef4:	2307      	movs	r3, #7
 8000ef6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000efc:	463b      	mov	r3, r7
 8000efe:	4619      	mov	r1, r3
 8000f00:	4807      	ldr	r0, [pc, #28]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000f02:	f000 fe41 	bl	8001b88 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_3;
 8000f06:	2303      	movs	r3, #3
 8000f08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f0a:	2304      	movs	r3, #4
 8000f0c:	607b      	str	r3, [r7, #4]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000f0e:	463b      	mov	r3, r7
 8000f10:	4619      	mov	r1, r3
 8000f12:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <MX_ADC1_Init+0xb8>)
 8000f14:	f000 fe38 	bl	8001b88 <HAL_ADC_ConfigChannel>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	2000002c 	.word	0x2000002c
 8000f24:	40012000 	.word	0x40012000
 8000f28:	0f000001 	.word	0x0f000001

08000f2c <MX_CAN2_Init>:

static void MX_CAN2_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	@ 0x28
 8000f30:	af00      	add	r7, sp, #0
  hcan2.Instance = CAN2;
 8000f32:	4b24      	ldr	r3, [pc, #144]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f34:	4a24      	ldr	r2, [pc, #144]	@ (8000fc8 <MX_CAN2_Init+0x9c>)
 8000f36:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 6;
 8000f38:	4b22      	ldr	r3, [pc, #136]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f3a:	2206      	movs	r2, #6
 8000f3c:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000f3e:	4b21      	ldr	r3, [pc, #132]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f44:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f4c:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8000f50:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000f52:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f54:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000f58:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8000f60:	4b18      	ldr	r3, [pc, #96]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000f66:	4b17      	ldr	r3, [pc, #92]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8000f6c:	4b15      	ldr	r3, [pc, #84]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000f72:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	775a      	strb	r2, [r3, #29]
  HAL_CAN_Init(&hcan2);
 8000f7e:	4811      	ldr	r0, [pc, #68]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000f80:	f001 f8a2 	bl	80020c8 <HAL_CAN_Init>

  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterBank = 14;
 8000f84:	230e      	movs	r3, #14
 8000f86:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000f90:	2300      	movs	r3, #0
 8000f92:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000f94:	2300      	movs	r3, #0
 8000f96:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8000fa8:	230e      	movs	r3, #14
 8000faa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8000fac:	463b      	mov	r3, r7
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4804      	ldr	r0, [pc, #16]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000fb2:	f001 f985 	bl	80022c0 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan2);
 8000fb6:	4803      	ldr	r0, [pc, #12]	@ (8000fc4 <MX_CAN2_Init+0x98>)
 8000fb8:	f001 fa62 	bl	8002480 <HAL_CAN_Start>
}
 8000fbc:	bf00      	nop
 8000fbe:	3728      	adds	r7, #40	@ 0x28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	200000d4 	.word	0x200000d4
 8000fc8:	40006800 	.word	0x40006800

08000fcc <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fd2:	f107 0308 	add.w	r3, r7, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8000fe8:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <MX_TIM1_Init+0x74>)
 8000fea:	4a16      	ldr	r2, [pc, #88]	@ (8001044 <MX_TIM1_Init+0x78>)
 8000fec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8000fee:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <MX_TIM1_Init+0x74>)
 8000ff0:	2253      	movs	r2, #83	@ 0x53
 8000ff2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <MX_TIM1_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000ffa:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <MX_TIM1_Init+0x74>)
 8000ffc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001000:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <MX_TIM1_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	611a      	str	r2, [r3, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001008:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <MX_TIM1_Init+0x74>)
 800100a:	2280      	movs	r2, #128	@ 0x80
 800100c:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(&htim1);
 800100e:	480c      	ldr	r0, [pc, #48]	@ (8001040 <MX_TIM1_Init+0x74>)
 8001010:	f003 f898 	bl	8004144 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001014:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001018:	60bb      	str	r3, [r7, #8]
  HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	4619      	mov	r1, r3
 8001020:	4807      	ldr	r0, [pc, #28]	@ (8001040 <MX_TIM1_Init+0x74>)
 8001022:	f003 fd25 	bl	8004a70 <HAL_TIM_ConfigClockSource>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001026:	2300      	movs	r3, #0
 8001028:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800102e:	463b      	mov	r3, r7
 8001030:	4619      	mov	r1, r3
 8001032:	4803      	ldr	r0, [pc, #12]	@ (8001040 <MX_TIM1_Init+0x74>)
 8001034:	f004 f8dc 	bl	80051f0 <HAL_TIMEx_MasterConfigSynchronization>
}
 8001038:	bf00      	nop
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200000fc 	.word	0x200000fc
 8001044:	40010000 	.word	0x40010000

08001048 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800105c:	463b      	mov	r3, r7
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 800106a:	4a1b      	ldr	r2, [pc, #108]	@ (80010d8 <MX_TIM3_Init+0x90>)
 800106c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 800106e:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 8001070:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001074:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001076:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800107c:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 800107e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001082:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim3);
 800108a:	4812      	ldr	r0, [pc, #72]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 800108c:	f003 f85a 	bl	8004144 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001090:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001094:	613b      	str	r3, [r7, #16]
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	4619      	mov	r1, r3
 800109c:	480d      	ldr	r0, [pc, #52]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 800109e:	f003 fce7 	bl	8004a70 <HAL_TIM_ConfigClockSource>
  HAL_TIM_IC_Init(&htim3);
 80010a2:	480c      	ldr	r0, [pc, #48]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 80010a4:	f003 f9d6 	bl	8004454 <HAL_TIM_IC_Init>

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010a8:	2300      	movs	r3, #0
 80010aa:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010ac:	2301      	movs	r3, #1
 80010ae:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8;
 80010b4:	2308      	movs	r3, #8
 80010b6:	60fb      	str	r3, [r7, #12]
  HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1);
 80010b8:	463b      	mov	r3, r7
 80010ba:	2200      	movs	r2, #0
 80010bc:	4619      	mov	r1, r3
 80010be:	4805      	ldr	r0, [pc, #20]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 80010c0:	f003 fc3a 	bl	8004938 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80010c4:	2100      	movs	r1, #0
 80010c6:	4803      	ldr	r0, [pc, #12]	@ (80010d4 <MX_TIM3_Init+0x8c>)
 80010c8:	f003 fa1e 	bl	8004508 <HAL_TIM_IC_Start_IT>
}
 80010cc:	bf00      	nop
 80010ce:	3720      	adds	r7, #32
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000144 	.word	0x20000144
 80010d8:	40000400 	.word	0x40000400

080010dc <MX_DMA_Init>:

static void MX_DMA_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <MX_DMA_Init+0x3c>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001118 <MX_DMA_Init+0x3c>)
 80010ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f2:	4b09      	ldr	r3, [pc, #36]	@ (8001118 <MX_DMA_Init+0x3c>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	2038      	movs	r0, #56	@ 0x38
 8001104:	f001 fe26 	bl	8002d54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001108:	2038      	movs	r0, #56	@ 0x38
 800110a:	f001 fe3f 	bl	8002d8c <HAL_NVIC_EnableIRQ>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40023800 	.word	0x40023800

0800111c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	@ 0x28
 8001120:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 0314 	add.w	r3, r7, #20
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
 8001130:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	4b34      	ldr	r3, [pc, #208]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	4a33      	ldr	r2, [pc, #204]	@ (8001208 <MX_GPIO_Init+0xec>)
 800113c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001140:	6313      	str	r3, [r2, #48]	@ 0x30
 8001142:	4b31      	ldr	r3, [pc, #196]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	4b2d      	ldr	r3, [pc, #180]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a2c      	ldr	r2, [pc, #176]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b2a      	ldr	r3, [pc, #168]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	4b26      	ldr	r3, [pc, #152]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	4a25      	ldr	r2, [pc, #148]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6313      	str	r3, [r2, #48]	@ 0x30
 800117a:	4b23      	ldr	r3, [pc, #140]	@ (8001208 <MX_GPIO_Init+0xec>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <MX_GPIO_Init+0xec>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a1e      	ldr	r2, [pc, #120]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001190:	f043 0302 	orr.w	r3, r3, #2
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <MX_GPIO_Init+0xec>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	603b      	str	r3, [r7, #0]
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <MX_GPIO_Init+0xec>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a17      	ldr	r2, [pc, #92]	@ (8001208 <MX_GPIO_Init+0xec>)
 80011ac:	f043 0308 	orr.w	r3, r3, #8
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <MX_GPIO_Init+0xec>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80011c4:	4811      	ldr	r0, [pc, #68]	@ (800120c <MX_GPIO_Init+0xf0>)
 80011c6:	f002 fb13 	bl	80037f0 <HAL_GPIO_WritePin>

  /* Door & Seatbelt Inputs */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80011ca:	2322      	movs	r3, #34	@ 0x22
 80011cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	480c      	ldr	r0, [pc, #48]	@ (8001210 <MX_GPIO_Init+0xf4>)
 80011de:	f002 f953 	bl	8003488 <HAL_GPIO_Init>

  /* LED Outputs */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011e2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	4804      	ldr	r0, [pc, #16]	@ (800120c <MX_GPIO_Init+0xf0>)
 80011fc:	f002 f944 	bl	8003488 <HAL_GPIO_Init>
}
 8001200:	bf00      	nop
 8001202:	3728      	adds	r7, #40	@ 0x28
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40023800 	.word	0x40023800
 800120c:	40020c00 	.word	0x40020c00
 8001210:	40020800 	.word	0x40020800

08001214 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a29      	ldr	r2, [pc, #164]	@ (80012c8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d14b      	bne.n	80012be <HAL_TIM_IC_CaptureCallback+0xaa>
    {
        uint32_t current_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001226:	2100      	movs	r1, #0
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f003 fce9 	bl	8004c00 <HAL_TIM_ReadCapturedValue>
 800122e:	6178      	str	r0, [r7, #20]
        uint32_t diff = (uint16_t)(current_capture - last_capture_value);
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b25      	ldr	r3, [pc, #148]	@ (80012cc <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	b29b      	uxth	r3, r3
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	b29b      	uxth	r3, r3
 800123e:	613b      	str	r3, [r7, #16]
        last_capture_value = current_capture;
 8001240:	4a22      	ldr	r2, [pc, #136]	@ (80012cc <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	6013      	str	r3, [r2, #0]

        if (diff > 50) {
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	2b32      	cmp	r3, #50	@ 0x32
 800124a:	d933      	bls.n	80012b4 <HAL_TIM_IC_CaptureCallback+0xa0>
            float frequency_hz = 10000.0f / diff;
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	ee07 3a90 	vmov	s15, r3
 8001252:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001256:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80012d0 <HAL_TIM_IC_CaptureCallback+0xbc>
 800125a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800125e:	edc7 7a03 	vstr	s15, [r7, #12]
            uint32_t instant_rpm = (uint32_t)((frequency_hz * 60.0f) / WHEEL_MARKS);
 8001262:	edd7 7a03 	vldr	s15, [r7, #12]
 8001266:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80012d4 <HAL_TIM_IC_CaptureCallback+0xc0>
 800126a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001272:	ee17 3a90 	vmov	r3, s15
 8001276:	60bb      	str	r3, [r7, #8]
            
            // EMA Smoothing
            motor_rpm_smoothed = (RPM_ALPHA * instant_rpm) + ((1.0f - RPM_ALPHA) * motor_rpm_smoothed);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001282:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80012d8 <HAL_TIM_IC_CaptureCallback+0xc4>
 8001286:	ee27 7a87 	vmul.f32	s14, s15, s14
 800128a:	4b14      	ldr	r3, [pc, #80]	@ (80012dc <HAL_TIM_IC_CaptureCallback+0xc8>)
 800128c:	edd3 7a00 	vldr	s15, [r3]
 8001290:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80012e0 <HAL_TIM_IC_CaptureCallback+0xcc>
 8001294:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <HAL_TIM_IC_CaptureCallback+0xc8>)
 800129e:	edc3 7a00 	vstr	s15, [r3]
            motor_rpm_calculated = (uint32_t)motor_rpm_smoothed;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <HAL_TIM_IC_CaptureCallback+0xc8>)
 80012a4:	edd3 7a00 	vldr	s15, [r3]
 80012a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012ac:	ee17 2a90 	vmov	r2, s15
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80012b2:	601a      	str	r2, [r3, #0]
        }
        speed_pulse_count++;
 80012b4:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3301      	adds	r3, #1
 80012ba:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80012bc:	6013      	str	r3, [r2, #0]
    }
}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40000400 	.word	0x40000400
 80012cc:	20000190 	.word	0x20000190
 80012d0:	461c4000 	.word	0x461c4000
 80012d4:	42700000 	.word	0x42700000
 80012d8:	3e4ccccd 	.word	0x3e4ccccd
 80012dc:	20000198 	.word	0x20000198
 80012e0:	3f4ccccd 	.word	0x3f4ccccd
 80012e4:	20000194 	.word	0x20000194
 80012e8:	2000018c 	.word	0x2000018c

080012ec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) HAL_IncTick();
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012fc:	d101      	bne.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x16>
 80012fe:	f000 fab1 	bl	8001864 <HAL_IncTick>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <Error_Handler>:

void Error_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130e:	b672      	cpsid	i
}
 8001310:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001312:	bf00      	nop
 8001314:	e7fd      	b.n	8001312 <Error_Handler+0x8>
	...

08001318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	4b10      	ldr	r3, [pc, #64]	@ (8001364 <HAL_MspInit+0x4c>)
 8001324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001326:	4a0f      	ldr	r2, [pc, #60]	@ (8001364 <HAL_MspInit+0x4c>)
 8001328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800132c:	6453      	str	r3, [r2, #68]	@ 0x44
 800132e:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <HAL_MspInit+0x4c>)
 8001330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	603b      	str	r3, [r7, #0]
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <HAL_MspInit+0x4c>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001342:	4a08      	ldr	r2, [pc, #32]	@ (8001364 <HAL_MspInit+0x4c>)
 8001344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001348:	6413      	str	r3, [r2, #64]	@ 0x40
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HAL_MspInit+0x4c>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001352:	603b      	str	r3, [r7, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40023800 	.word	0x40023800

08001368 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08a      	sub	sp, #40	@ 0x28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a2f      	ldr	r2, [pc, #188]	@ (8001444 <HAL_ADC_MspInit+0xdc>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d158      	bne.n	800143c <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	4b2e      	ldr	r3, [pc, #184]	@ (8001448 <HAL_ADC_MspInit+0xe0>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	4a2d      	ldr	r2, [pc, #180]	@ (8001448 <HAL_ADC_MspInit+0xe0>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001398:	6453      	str	r3, [r2, #68]	@ 0x44
 800139a:	4b2b      	ldr	r3, [pc, #172]	@ (8001448 <HAL_ADC_MspInit+0xe0>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	4b27      	ldr	r3, [pc, #156]	@ (8001448 <HAL_ADC_MspInit+0xe0>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a26      	ldr	r2, [pc, #152]	@ (8001448 <HAL_ADC_MspInit+0xe0>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b24      	ldr	r3, [pc, #144]	@ (8001448 <HAL_ADC_MspInit+0xe0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = Batt_Volt_Pin|Batt_Curr_Pin|GPIO_PIN_7;
 80013c2:	2383      	movs	r3, #131	@ 0x83
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c6:	2303      	movs	r3, #3
 80013c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	4619      	mov	r1, r3
 80013d4:	481d      	ldr	r0, [pc, #116]	@ (800144c <HAL_ADC_MspInit+0xe4>)
 80013d6:	f002 f857 	bl	8003488 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 80013dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001454 <HAL_ADC_MspInit+0xec>)
 80013de:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 80013f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013f8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 80013fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001400:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001402:	4b13      	ldr	r3, [pc, #76]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 8001404:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001408:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800140a:	4b11      	ldr	r3, [pc, #68]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 800140c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001410:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 8001414:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001418:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800141a:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 800141c:	2200      	movs	r2, #0
 800141e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001420:	480b      	ldr	r0, [pc, #44]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 8001422:	f001 fcc1 	bl	8002da8 <HAL_DMA_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 800142c:	f7ff ff6d 	bl	800130a <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a07      	ldr	r2, [pc, #28]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 8001434:	639a      	str	r2, [r3, #56]	@ 0x38
 8001436:	4a06      	ldr	r2, [pc, #24]	@ (8001450 <HAL_ADC_MspInit+0xe8>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800143c:	bf00      	nop
 800143e:	3728      	adds	r7, #40	@ 0x28
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40012000 	.word	0x40012000
 8001448:	40023800 	.word	0x40023800
 800144c:	40020000 	.word	0x40020000
 8001450:	20000074 	.word	0x20000074
 8001454:	40026410 	.word	0x40026410

08001458 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08a      	sub	sp, #40	@ 0x28
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a2c      	ldr	r2, [pc, #176]	@ (8001528 <HAL_CAN_MspInit+0xd0>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d152      	bne.n	8001520 <HAL_CAN_MspInit+0xc8>
  {
    /* USER CODE BEGIN CAN2_MspInit 0 */

    /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	4b2b      	ldr	r3, [pc, #172]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	4a2a      	ldr	r2, [pc, #168]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 8001484:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001488:	6413      	str	r3, [r2, #64]	@ 0x40
 800148a:	4b28      	ldr	r3, [pc, #160]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	4b24      	ldr	r3, [pc, #144]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	4a23      	ldr	r2, [pc, #140]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 80014a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a6:	4b21      	ldr	r3, [pc, #132]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	4b1d      	ldr	r3, [pc, #116]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a1c      	ldr	r2, [pc, #112]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 80014bc:	f043 0302 	orr.w	r3, r3, #2
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b1a      	ldr	r3, [pc, #104]	@ (800152c <HAL_CAN_MspInit+0xd4>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80014ce:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80014d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d4:	2302      	movs	r3, #2
 80014d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014dc:	2303      	movs	r3, #3
 80014de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80014e0:	2309      	movs	r3, #9
 80014e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	4811      	ldr	r0, [pc, #68]	@ (8001530 <HAL_CAN_MspInit+0xd8>)
 80014ec:	f001 ffcc 	bl	8003488 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 80014f0:	2200      	movs	r2, #0
 80014f2:	2100      	movs	r1, #0
 80014f4:	203f      	movs	r0, #63	@ 0x3f
 80014f6:	f001 fc2d 	bl	8002d54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 80014fa:	203f      	movs	r0, #63	@ 0x3f
 80014fc:	f001 fc46 	bl	8002d8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001500:	2200      	movs	r2, #0
 8001502:	2100      	movs	r1, #0
 8001504:	2040      	movs	r0, #64	@ 0x40
 8001506:	f001 fc25 	bl	8002d54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800150a:	2040      	movs	r0, #64	@ 0x40
 800150c:	f001 fc3e 	bl	8002d8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8001510:	2200      	movs	r2, #0
 8001512:	2100      	movs	r1, #0
 8001514:	2041      	movs	r0, #65	@ 0x41
 8001516:	f001 fc1d 	bl	8002d54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800151a:	2041      	movs	r0, #65	@ 0x41
 800151c:	f001 fc36 	bl	8002d8c <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN2_MspInit 1 */

  }

}
 8001520:	bf00      	nop
 8001522:	3728      	adds	r7, #40	@ 0x28
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40006800 	.word	0x40006800
 800152c:	40023800 	.word	0x40023800
 8001530:	40020400 	.word	0x40020400

08001534 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a27      	ldr	r2, [pc, #156]	@ (80015f0 <HAL_TIM_Base_MspInit+0xbc>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d10e      	bne.n	8001574 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b26      	ldr	r3, [pc, #152]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	4a25      	ldr	r2, [pc, #148]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6453      	str	r3, [r2, #68]	@ 0x44
 8001566:	4b23      	ldr	r3, [pc, #140]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001572:	e038      	b.n	80015e6 <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM3)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a1f      	ldr	r2, [pc, #124]	@ (80015f8 <HAL_TIM_Base_MspInit+0xc4>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d133      	bne.n	80015e6 <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	4b1c      	ldr	r3, [pc, #112]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001586:	4a1b      	ldr	r2, [pc, #108]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001588:	f043 0302 	orr.w	r3, r3, #2
 800158c:	6413      	str	r3, [r2, #64]	@ 0x40
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015aa:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <HAL_TIM_Base_MspInit+0xc0>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IR_Sensor_Pin;
 80015b6:	2340      	movs	r3, #64	@ 0x40
 80015b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ba:	2302      	movs	r3, #2
 80015bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015c6:	2302      	movs	r3, #2
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IR_Sensor_GPIO_Port, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	480a      	ldr	r0, [pc, #40]	@ (80015fc <HAL_TIM_Base_MspInit+0xc8>)
 80015d2:	f001 ff59 	bl	8003488 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2100      	movs	r1, #0
 80015da:	201d      	movs	r0, #29
 80015dc:	f001 fbba 	bl	8002d54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80015e0:	201d      	movs	r0, #29
 80015e2:	f001 fbd3 	bl	8002d8c <HAL_NVIC_EnableIRQ>
}
 80015e6:	bf00      	nop
 80015e8:	3728      	adds	r7, #40	@ 0x28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40010000 	.word	0x40010000
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40000400 	.word	0x40000400
 80015fc:	40020000 	.word	0x40020000

08001600 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08e      	sub	sp, #56	@ 0x38
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001608:	2300      	movs	r3, #0
 800160a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800160c:	2300      	movs	r3, #0
 800160e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	4b34      	ldr	r3, [pc, #208]	@ (80016e8 <HAL_InitTick+0xe8>)
 8001616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001618:	4a33      	ldr	r2, [pc, #204]	@ (80016e8 <HAL_InitTick+0xe8>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001620:	4b31      	ldr	r3, [pc, #196]	@ (80016e8 <HAL_InitTick+0xe8>)
 8001622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800162c:	f107 0210 	add.w	r2, r7, #16
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f002 fd52 	bl	80040e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800163c:	6a3b      	ldr	r3, [r7, #32]
 800163e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001642:	2b00      	cmp	r3, #0
 8001644:	d103      	bne.n	800164e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001646:	f002 fd37 	bl	80040b8 <HAL_RCC_GetPCLK1Freq>
 800164a:	6378      	str	r0, [r7, #52]	@ 0x34
 800164c:	e004      	b.n	8001658 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800164e:	f002 fd33 	bl	80040b8 <HAL_RCC_GetPCLK1Freq>
 8001652:	4603      	mov	r3, r0
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800165a:	4a24      	ldr	r2, [pc, #144]	@ (80016ec <HAL_InitTick+0xec>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	0c9b      	lsrs	r3, r3, #18
 8001662:	3b01      	subs	r3, #1
 8001664:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001666:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <HAL_InitTick+0xf0>)
 8001668:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800166c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800166e:	4b20      	ldr	r3, [pc, #128]	@ (80016f0 <HAL_InitTick+0xf0>)
 8001670:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001674:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001676:	4a1e      	ldr	r2, [pc, #120]	@ (80016f0 <HAL_InitTick+0xf0>)
 8001678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800167a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800167c:	4b1c      	ldr	r3, [pc, #112]	@ (80016f0 <HAL_InitTick+0xf0>)
 800167e:	2200      	movs	r2, #0
 8001680:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001682:	4b1b      	ldr	r3, [pc, #108]	@ (80016f0 <HAL_InitTick+0xf0>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001688:	4b19      	ldr	r3, [pc, #100]	@ (80016f0 <HAL_InitTick+0xf0>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800168e:	4818      	ldr	r0, [pc, #96]	@ (80016f0 <HAL_InitTick+0xf0>)
 8001690:	f002 fd58 	bl	8004144 <HAL_TIM_Base_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800169a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d11b      	bne.n	80016da <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80016a2:	4813      	ldr	r0, [pc, #76]	@ (80016f0 <HAL_InitTick+0xf0>)
 80016a4:	f002 fd9e 	bl	80041e4 <HAL_TIM_Base_Start_IT>
 80016a8:	4603      	mov	r3, r0
 80016aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80016ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d111      	bne.n	80016da <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016b6:	201c      	movs	r0, #28
 80016b8:	f001 fb68 	bl	8002d8c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b0f      	cmp	r3, #15
 80016c0:	d808      	bhi.n	80016d4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80016c2:	2200      	movs	r2, #0
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	201c      	movs	r0, #28
 80016c8:	f001 fb44 	bl	8002d54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016cc:	4a09      	ldr	r2, [pc, #36]	@ (80016f4 <HAL_InitTick+0xf4>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6013      	str	r3, [r2, #0]
 80016d2:	e002      	b.n	80016da <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80016da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3738      	adds	r7, #56	@ 0x38
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800
 80016ec:	431bde83 	.word	0x431bde83
 80016f0:	200001f0 	.word	0x200001f0
 80016f4:	20000004 	.word	0x20000004

080016f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <NMI_Handler+0x4>

08001700 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <HardFault_Handler+0x4>

08001708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <MemManage_Handler+0x4>

08001710 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <BusFault_Handler+0x4>

08001718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <UsageFault_Handler+0x4>

08001720 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
	...

08001730 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001734:	4802      	ldr	r0, [pc, #8]	@ (8001740 <TIM2_IRQHandler+0x10>)
 8001736:	f003 f80f 	bl	8004758 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200001f0 	.word	0x200001f0

08001744 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001748:	4802      	ldr	r0, [pc, #8]	@ (8001754 <TIM3_IRQHandler+0x10>)
 800174a:	f003 f805 	bl	8004758 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20000144 	.word	0x20000144

08001758 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800175c:	4802      	ldr	r0, [pc, #8]	@ (8001768 <DMA2_Stream0_IRQHandler+0x10>)
 800175e:	f001 fc29 	bl	8002fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000074 	.word	0x20000074

0800176c <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001770:	4802      	ldr	r0, [pc, #8]	@ (800177c <CAN2_TX_IRQHandler+0x10>)
 8001772:	f000 ffce 	bl	8002712 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200000d4 	.word	0x200000d4

08001780 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001784:	4802      	ldr	r0, [pc, #8]	@ (8001790 <CAN2_RX0_IRQHandler+0x10>)
 8001786:	f000 ffc4 	bl	8002712 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200000d4 	.word	0x200000d4

08001794 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <CAN2_RX1_IRQHandler+0x10>)
 800179a:	f000 ffba 	bl	8002712 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200000d4 	.word	0x200000d4

080017a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ac:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <SystemInit+0x20>)
 80017ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017b2:	4a05      	ldr	r2, [pc, #20]	@ (80017c8 <SystemInit+0x20>)
 80017b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001804 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017d0:	f7ff ffea 	bl	80017a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017d4:	480c      	ldr	r0, [pc, #48]	@ (8001808 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017d6:	490d      	ldr	r1, [pc, #52]	@ (800180c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017dc:	e002      	b.n	80017e4 <LoopCopyDataInit>

080017de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e2:	3304      	adds	r3, #4

080017e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e8:	d3f9      	bcc.n	80017de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001818 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f0:	e001      	b.n	80017f6 <LoopFillZerobss>

080017f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f4:	3204      	adds	r2, #4

080017f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f8:	d3fb      	bcc.n	80017f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017fa:	f007 fa0b 	bl	8008c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017fe:	f7fe ff03 	bl	8000608 <main>
  bx  lr    
 8001802:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001804:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800180c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001810:	08008d70 	.word	0x08008d70
  ldr r2, =_sbss
 8001814:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001818:	200135d4 	.word	0x200135d4

0800181c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800181c:	e7fe      	b.n	800181c <ADC_IRQHandler>
	...

08001820 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001824:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <HAL_Init+0x40>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <HAL_Init+0x40>)
 800182a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800182e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001830:	4b0b      	ldr	r3, [pc, #44]	@ (8001860 <HAL_Init+0x40>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0a      	ldr	r2, [pc, #40]	@ (8001860 <HAL_Init+0x40>)
 8001836:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800183a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800183c:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <HAL_Init+0x40>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a07      	ldr	r2, [pc, #28]	@ (8001860 <HAL_Init+0x40>)
 8001842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001846:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001848:	2003      	movs	r0, #3
 800184a:	f001 fa78 	bl	8002d3e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800184e:	200f      	movs	r0, #15
 8001850:	f7ff fed6 	bl	8001600 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001854:	f7ff fd60 	bl	8001318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40023c00 	.word	0x40023c00

08001864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <HAL_IncTick+0x20>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <HAL_IncTick+0x24>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4413      	add	r3, r2
 8001874:	4a04      	ldr	r2, [pc, #16]	@ (8001888 <HAL_IncTick+0x24>)
 8001876:	6013      	str	r3, [r2, #0]
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	20000008 	.word	0x20000008
 8001888:	20000238 	.word	0x20000238

0800188c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return uwTick;
 8001890:	4b03      	ldr	r3, [pc, #12]	@ (80018a0 <HAL_GetTick+0x14>)
 8001892:	681b      	ldr	r3, [r3, #0]
}
 8001894:	4618      	mov	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	20000238 	.word	0x20000238

080018a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e033      	b.n	8001922 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff fd50 	bl	8001368 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018da:	f003 0310 	and.w	r3, r3, #16
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d118      	bne.n	8001914 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018ea:	f023 0302 	bic.w	r3, r3, #2
 80018ee:	f043 0202 	orr.w	r2, r3, #2
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 fa68 	bl	8001dcc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	f023 0303 	bic.w	r3, r3, #3
 800190a:	f043 0201 	orr.w	r2, r3, #1
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	641a      	str	r2, [r3, #64]	@ 0x40
 8001912:	e001      	b.n	8001918 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001920:	7bfb      	ldrb	r3, [r7, #15]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001938:	2300      	movs	r3, #0
 800193a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001942:	2b01      	cmp	r3, #1
 8001944:	d101      	bne.n	800194a <HAL_ADC_Start_DMA+0x1e>
 8001946:	2302      	movs	r3, #2
 8001948:	e0e9      	b.n	8001b1e <HAL_ADC_Start_DMA+0x1f2>
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2201      	movs	r2, #1
 800194e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b01      	cmp	r3, #1
 800195e:	d018      	beq.n	8001992 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f042 0201 	orr.w	r2, r2, #1
 800196e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001970:	4b6d      	ldr	r3, [pc, #436]	@ (8001b28 <HAL_ADC_Start_DMA+0x1fc>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a6d      	ldr	r2, [pc, #436]	@ (8001b2c <HAL_ADC_Start_DMA+0x200>)
 8001976:	fba2 2303 	umull	r2, r3, r2, r3
 800197a:	0c9a      	lsrs	r2, r3, #18
 800197c:	4613      	mov	r3, r2
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4413      	add	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001984:	e002      	b.n	800198c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	3b01      	subs	r3, #1
 800198a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1f9      	bne.n	8001986 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800199c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019a0:	d107      	bne.n	80019b2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019b0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b01      	cmp	r3, #1
 80019be:	f040 80a1 	bne.w	8001b04 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80019ca:	f023 0301 	bic.w	r3, r3, #1
 80019ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d007      	beq.n	80019f4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019ec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a00:	d106      	bne.n	8001a10 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	f023 0206 	bic.w	r2, r3, #6
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a0e:	e002      	b.n	8001a16 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2200      	movs	r2, #0
 8001a14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a1e:	4b44      	ldr	r3, [pc, #272]	@ (8001b30 <HAL_ADC_Start_DMA+0x204>)
 8001a20:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a26:	4a43      	ldr	r2, [pc, #268]	@ (8001b34 <HAL_ADC_Start_DMA+0x208>)
 8001a28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a2e:	4a42      	ldr	r2, [pc, #264]	@ (8001b38 <HAL_ADC_Start_DMA+0x20c>)
 8001a30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a36:	4a41      	ldr	r2, [pc, #260]	@ (8001b3c <HAL_ADC_Start_DMA+0x210>)
 8001a38:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a42:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001a52:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a62:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	334c      	adds	r3, #76	@ 0x4c
 8001a6e:	4619      	mov	r1, r3
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f001 fa46 	bl	8002f04 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 031f 	and.w	r3, r3, #31
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d12a      	bne.n	8001ada <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a2d      	ldr	r2, [pc, #180]	@ (8001b40 <HAL_ADC_Start_DMA+0x214>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d015      	beq.n	8001aba <HAL_ADC_Start_DMA+0x18e>
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a2c      	ldr	r2, [pc, #176]	@ (8001b44 <HAL_ADC_Start_DMA+0x218>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d105      	bne.n	8001aa4 <HAL_ADC_Start_DMA+0x178>
 8001a98:	4b25      	ldr	r3, [pc, #148]	@ (8001b30 <HAL_ADC_Start_DMA+0x204>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f003 031f 	and.w	r3, r3, #31
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00a      	beq.n	8001aba <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a27      	ldr	r2, [pc, #156]	@ (8001b48 <HAL_ADC_Start_DMA+0x21c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d136      	bne.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
 8001aae:	4b20      	ldr	r3, [pc, #128]	@ (8001b30 <HAL_ADC_Start_DMA+0x204>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f003 0310 	and.w	r3, r3, #16
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d130      	bne.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d129      	bne.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	689a      	ldr	r2, [r3, #8]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	e020      	b.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a18      	ldr	r2, [pc, #96]	@ (8001b40 <HAL_ADC_Start_DMA+0x214>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d11b      	bne.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d114      	bne.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	e00b      	b.n	8001b1c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b08:	f043 0210 	orr.w	r2, r3, #16
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b14:	f043 0201 	orr.w	r2, r3, #1
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000000 	.word	0x20000000
 8001b2c:	431bde83 	.word	0x431bde83
 8001b30:	40012300 	.word	0x40012300
 8001b34:	08001fc5 	.word	0x08001fc5
 8001b38:	0800207f 	.word	0x0800207f
 8001b3c:	0800209b 	.word	0x0800209b
 8001b40:	40012000 	.word	0x40012000
 8001b44:	40012100 	.word	0x40012100
 8001b48:	40012200 	.word	0x40012200

08001b4c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d101      	bne.n	8001ba4 <HAL_ADC_ConfigChannel+0x1c>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e105      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x228>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b09      	cmp	r3, #9
 8001bb2:	d925      	bls.n	8001c00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68d9      	ldr	r1, [r3, #12]
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3b1e      	subs	r3, #30
 8001bca:	2207      	movs	r2, #7
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43da      	mvns	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	400a      	ands	r2, r1
 8001bd8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68d9      	ldr	r1, [r3, #12]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	689a      	ldr	r2, [r3, #8]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	4618      	mov	r0, r3
 8001bec:	4603      	mov	r3, r0
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4403      	add	r3, r0
 8001bf2:	3b1e      	subs	r3, #30
 8001bf4:	409a      	lsls	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	e022      	b.n	8001c46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	6919      	ldr	r1, [r3, #16]
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	4613      	mov	r3, r2
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	4413      	add	r3, r2
 8001c14:	2207      	movs	r2, #7
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	43da      	mvns	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	400a      	ands	r2, r1
 8001c22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6919      	ldr	r1, [r3, #16]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	4618      	mov	r0, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4403      	add	r3, r0
 8001c3c:	409a      	lsls	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b06      	cmp	r3, #6
 8001c4c:	d824      	bhi.n	8001c98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3b05      	subs	r3, #5
 8001c60:	221f      	movs	r2, #31
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43da      	mvns	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	3b05      	subs	r3, #5
 8001c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c96:	e04c      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b0c      	cmp	r3, #12
 8001c9e:	d824      	bhi.n	8001cea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	3b23      	subs	r3, #35	@ 0x23
 8001cb2:	221f      	movs	r2, #31
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43da      	mvns	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	3b23      	subs	r3, #35	@ 0x23
 8001cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ce8:	e023      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3b41      	subs	r3, #65	@ 0x41
 8001cfc:	221f      	movs	r2, #31
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	400a      	ands	r2, r1
 8001d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	4618      	mov	r0, r3
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	3b41      	subs	r3, #65	@ 0x41
 8001d26:	fa00 f203 	lsl.w	r2, r0, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d32:	4b22      	ldr	r3, [pc, #136]	@ (8001dbc <HAL_ADC_ConfigChannel+0x234>)
 8001d34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a21      	ldr	r2, [pc, #132]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x238>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d109      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x1cc>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b12      	cmp	r3, #18
 8001d46:	d105      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x238>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d123      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x21e>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2b10      	cmp	r3, #16
 8001d64:	d003      	beq.n	8001d6e <HAL_ADC_ConfigChannel+0x1e6>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2b11      	cmp	r3, #17
 8001d6c:	d11b      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b10      	cmp	r3, #16
 8001d80:	d111      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x23c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a10      	ldr	r2, [pc, #64]	@ (8001dc8 <HAL_ADC_ConfigChannel+0x240>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	0c9a      	lsrs	r2, r3, #18
 8001d8e:	4613      	mov	r3, r2
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4413      	add	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001d98:	e002      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f9      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	40012300 	.word	0x40012300
 8001dc0:	40012000 	.word	0x40012000
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	431bde83 	.word	0x431bde83

08001dcc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dd4:	4b79      	ldr	r3, [pc, #484]	@ (8001fbc <ADC_Init+0x1f0>)
 8001dd6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	431a      	orrs	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	6859      	ldr	r1, [r3, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	021a      	lsls	r2, r3, #8
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001e24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6859      	ldr	r1, [r3, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	430a      	orrs	r2, r1
 8001e36:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6899      	ldr	r1, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	4a58      	ldr	r2, [pc, #352]	@ (8001fc0 <ADC_Init+0x1f4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d022      	beq.n	8001eaa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e72:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6899      	ldr	r1, [r3, #8]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6899      	ldr	r1, [r3, #8]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	e00f      	b.n	8001eca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001eb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ec8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0202 	bic.w	r2, r2, #2
 8001ed8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6899      	ldr	r1, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	7e1b      	ldrb	r3, [r3, #24]
 8001ee4:	005a      	lsls	r2, r3, #1
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d01b      	beq.n	8001f30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001f16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6859      	ldr	r1, [r3, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f22:	3b01      	subs	r3, #1
 8001f24:	035a      	lsls	r2, r3, #13
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	e007      	b.n	8001f40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	051a      	lsls	r2, r3, #20
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6899      	ldr	r1, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f82:	025a      	lsls	r2, r3, #9
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6899      	ldr	r1, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	029a      	lsls	r2, r3, #10
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	609a      	str	r2, [r3, #8]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	40012300 	.word	0x40012300
 8001fc0:	0f000001 	.word	0x0f000001

08001fc4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d13c      	bne.n	8002058 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d12b      	bne.n	8002050 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d127      	bne.n	8002050 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002006:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800200a:	2b00      	cmp	r3, #0
 800200c:	d006      	beq.n	800201c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002018:	2b00      	cmp	r3, #0
 800201a:	d119      	bne.n	8002050 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 0220 	bic.w	r2, r2, #32
 800202a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d105      	bne.n	8002050 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002048:	f043 0201 	orr.w	r2, r3, #1
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f7ff fd7b 	bl	8001b4c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002056:	e00e      	b.n	8002076 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	f003 0310 	and.w	r3, r3, #16
 8002060:	2b00      	cmp	r3, #0
 8002062:	d003      	beq.n	800206c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f7ff fd85 	bl	8001b74 <HAL_ADC_ErrorCallback>
}
 800206a:	e004      	b.n	8002076 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	4798      	blx	r3
}
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f7ff fd67 	bl	8001b60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002092:	bf00      	nop
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b084      	sub	sp, #16
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020a6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2240      	movs	r2, #64	@ 0x40
 80020ac:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f043 0204 	orr.w	r2, r3, #4
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f7ff fd5a 	bl	8001b74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020c0:	bf00      	nop
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e0ed      	b.n	80022b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d102      	bne.n	80020ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff f9b6 	bl	8001458 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020fc:	f7ff fbc6 	bl	800188c <HAL_GetTick>
 8002100:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002102:	e012      	b.n	800212a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002104:	f7ff fbc2 	bl	800188c <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b0a      	cmp	r3, #10
 8002110:	d90b      	bls.n	800212a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002116:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2205      	movs	r2, #5
 8002122:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e0c5      	b.n	80022b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0e5      	beq.n	8002104 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0202 	bic.w	r2, r2, #2
 8002146:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002148:	f7ff fba0 	bl	800188c <HAL_GetTick>
 800214c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800214e:	e012      	b.n	8002176 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002150:	f7ff fb9c 	bl	800188c <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b0a      	cmp	r3, #10
 800215c:	d90b      	bls.n	8002176 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002162:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2205      	movs	r2, #5
 800216e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e09f      	b.n	80022b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1e5      	bne.n	8002150 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	7e1b      	ldrb	r3, [r3, #24]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d108      	bne.n	800219e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e007      	b.n	80021ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	7e5b      	ldrb	r3, [r3, #25]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d108      	bne.n	80021c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	e007      	b.n	80021d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	7e9b      	ldrb	r3, [r3, #26]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d108      	bne.n	80021f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 0220 	orr.w	r2, r2, #32
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	e007      	b.n	8002202 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0220 	bic.w	r2, r2, #32
 8002200:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	7edb      	ldrb	r3, [r3, #27]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d108      	bne.n	800221c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0210 	bic.w	r2, r2, #16
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	e007      	b.n	800222c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0210 	orr.w	r2, r2, #16
 800222a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	7f1b      	ldrb	r3, [r3, #28]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d108      	bne.n	8002246 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 0208 	orr.w	r2, r2, #8
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	e007      	b.n	8002256 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 0208 	bic.w	r2, r2, #8
 8002254:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	7f5b      	ldrb	r3, [r3, #29]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d108      	bne.n	8002270 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 0204 	orr.w	r2, r2, #4
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	e007      	b.n	8002280 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0204 	bic.w	r2, r2, #4
 800227e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	ea42 0103 	orr.w	r1, r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	1e5a      	subs	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80022d8:	7cfb      	ldrb	r3, [r7, #19]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d003      	beq.n	80022e6 <HAL_CAN_ConfigFilter+0x26>
 80022de:	7cfb      	ldrb	r3, [r7, #19]
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	f040 80be 	bne.w	8002462 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80022e6:	4b65      	ldr	r3, [pc, #404]	@ (800247c <HAL_CAN_ConfigFilter+0x1bc>)
 80022e8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80022f0:	f043 0201 	orr.w	r2, r3, #1
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002300:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002314:	021b      	lsls	r3, r3, #8
 8002316:	431a      	orrs	r2, r3
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	f003 031f 	and.w	r3, r3, #31
 8002326:	2201      	movs	r2, #1
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43db      	mvns	r3, r3
 8002338:	401a      	ands	r2, r3
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d123      	bne.n	8002390 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	43db      	mvns	r3, r3
 8002352:	401a      	ands	r2, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002366:	683a      	ldr	r2, [r7, #0]
 8002368:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800236a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3248      	adds	r2, #72	@ 0x48
 8002370:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002384:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002386:	6979      	ldr	r1, [r7, #20]
 8002388:	3348      	adds	r3, #72	@ 0x48
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	440b      	add	r3, r1
 800238e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d122      	bne.n	80023de <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	431a      	orrs	r2, r3
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80023b8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	3248      	adds	r2, #72	@ 0x48
 80023be:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80023d2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80023d4:	6979      	ldr	r1, [r7, #20]
 80023d6:	3348      	adds	r3, #72	@ 0x48
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	440b      	add	r3, r1
 80023dc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	43db      	mvns	r3, r3
 80023f0:	401a      	ands	r2, r3
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80023f8:	e007      	b.n	800240a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	431a      	orrs	r2, r3
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d109      	bne.n	8002426 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	43db      	mvns	r3, r3
 800241c:	401a      	ands	r2, r3
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002424:	e007      	b.n	8002436 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	431a      	orrs	r2, r3
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d107      	bne.n	800244e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	431a      	orrs	r2, r3
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002454:	f023 0201 	bic.w	r2, r3, #1
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	e006      	b.n	8002470 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
  }
}
 8002470:	4618      	mov	r0, r3
 8002472:	371c      	adds	r7, #28
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40006400 	.word	0x40006400

08002480 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b01      	cmp	r3, #1
 8002492:	d12e      	bne.n	80024f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2202      	movs	r2, #2
 8002498:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80024ac:	f7ff f9ee 	bl	800188c <HAL_GetTick>
 80024b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80024b2:	e012      	b.n	80024da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024b4:	f7ff f9ea 	bl	800188c <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b0a      	cmp	r3, #10
 80024c0:	d90b      	bls.n	80024da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2205      	movs	r2, #5
 80024d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e012      	b.n	8002500 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1e5      	bne.n	80024b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80024ee:	2300      	movs	r3, #0
 80024f0:	e006      	b.n	8002500 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
  }
}
 8002500:	4618      	mov	r0, r3
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002508:	b480      	push	{r7}
 800250a:	b089      	sub	sp, #36	@ 0x24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	f893 3020 	ldrb.w	r3, [r3, #32]
 800251c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002526:	7ffb      	ldrb	r3, [r7, #31]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d003      	beq.n	8002534 <HAL_CAN_AddTxMessage+0x2c>
 800252c:	7ffb      	ldrb	r3, [r7, #31]
 800252e:	2b02      	cmp	r3, #2
 8002530:	f040 80ad 	bne.w	800268e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10a      	bne.n	8002554 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002544:	2b00      	cmp	r3, #0
 8002546:	d105      	bne.n	8002554 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 8095 	beq.w	800267e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	0e1b      	lsrs	r3, r3, #24
 8002558:	f003 0303 	and.w	r3, r3, #3
 800255c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800255e:	2201      	movs	r2, #1
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	409a      	lsls	r2, r3
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10d      	bne.n	800258c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800257a:	68f9      	ldr	r1, [r7, #12]
 800257c:	6809      	ldr	r1, [r1, #0]
 800257e:	431a      	orrs	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3318      	adds	r3, #24
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	440b      	add	r3, r1
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	e00f      	b.n	80025ac <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002596:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800259c:	68f9      	ldr	r1, [r7, #12]
 800259e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80025a0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	3318      	adds	r3, #24
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	440b      	add	r3, r1
 80025aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6819      	ldr	r1, [r3, #0]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3318      	adds	r3, #24
 80025b8:	011b      	lsls	r3, r3, #4
 80025ba:	440b      	add	r3, r1
 80025bc:	3304      	adds	r3, #4
 80025be:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	7d1b      	ldrb	r3, [r3, #20]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d111      	bne.n	80025ec <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	3318      	adds	r3, #24
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	4413      	add	r3, r2
 80025d4:	3304      	adds	r3, #4
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	6811      	ldr	r1, [r2, #0]
 80025dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3318      	adds	r3, #24
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	440b      	add	r3, r1
 80025e8:	3304      	adds	r3, #4
 80025ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3307      	adds	r3, #7
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	061a      	lsls	r2, r3, #24
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3306      	adds	r3, #6
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	041b      	lsls	r3, r3, #16
 80025fc:	431a      	orrs	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3305      	adds	r3, #5
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	021b      	lsls	r3, r3, #8
 8002606:	4313      	orrs	r3, r2
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	3204      	adds	r2, #4
 800260c:	7812      	ldrb	r2, [r2, #0]
 800260e:	4610      	mov	r0, r2
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	6811      	ldr	r1, [r2, #0]
 8002614:	ea43 0200 	orr.w	r2, r3, r0
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	440b      	add	r3, r1
 800261e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002622:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3303      	adds	r3, #3
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	061a      	lsls	r2, r3, #24
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3302      	adds	r3, #2
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	041b      	lsls	r3, r3, #16
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	3301      	adds	r3, #1
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	021b      	lsls	r3, r3, #8
 800263e:	4313      	orrs	r3, r2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	7812      	ldrb	r2, [r2, #0]
 8002644:	4610      	mov	r0, r2
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	6811      	ldr	r1, [r2, #0]
 800264a:	ea43 0200 	orr.w	r2, r3, r0
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	440b      	add	r3, r1
 8002654:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002658:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	3318      	adds	r3, #24
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	4413      	add	r3, r2
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	6811      	ldr	r1, [r2, #0]
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	3318      	adds	r3, #24
 8002674:	011b      	lsls	r3, r3, #4
 8002676:	440b      	add	r3, r1
 8002678:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	e00e      	b.n	800269c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002682:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e006      	b.n	800269c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002692:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
  }
}
 800269c:	4618      	mov	r0, r3
 800269e:	3724      	adds	r7, #36	@ 0x24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ba:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80026bc:	7afb      	ldrb	r3, [r7, #11]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d002      	beq.n	80026c8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80026c2:	7afb      	ldrb	r3, [r7, #11]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d11d      	bne.n	8002704 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d002      	beq.n	80026dc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	3301      	adds	r3, #1
 80026da:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d002      	beq.n	80026f0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	3301      	adds	r3, #1
 80026ee:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d002      	beq.n	8002704 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	3301      	adds	r3, #1
 8002702:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002704:	68fb      	ldr	r3, [r7, #12]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b08a      	sub	sp, #40	@ 0x28
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d07c      	beq.n	8002852 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d023      	beq.n	80027aa <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2201      	movs	r2, #1
 8002768:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f983 	bl	8002a80 <HAL_CAN_TxMailbox0CompleteCallback>
 800277a:	e016      	b.n	80027aa <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d004      	beq.n	8002790 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800278c:	627b      	str	r3, [r7, #36]	@ 0x24
 800278e:	e00c      	b.n	80027aa <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d004      	beq.n	80027a4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80027a2:	e002      	b.n	80027aa <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 f989 	bl	8002abc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d024      	beq.n	80027fe <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 f963 	bl	8002a94 <HAL_CAN_TxMailbox1CompleteCallback>
 80027ce:	e016      	b.n	80027fe <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d004      	beq.n	80027e4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80027e2:	e00c      	b.n	80027fe <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d004      	beq.n	80027f8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80027ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80027f6:	e002      	b.n	80027fe <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 f969 	bl	8002ad0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d024      	beq.n	8002852 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002810:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f943 	bl	8002aa8 <HAL_CAN_TxMailbox2CompleteCallback>
 8002822:	e016      	b.n	8002852 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d004      	beq.n	8002838 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800282e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002830:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002834:	627b      	str	r3, [r7, #36]	@ 0x24
 8002836:	e00c      	b.n	8002852 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d004      	beq.n	800284c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24
 800284a:	e002      	b.n	8002852 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f949 	bl	8002ae4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	f003 0308 	and.w	r3, r3, #8
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00c      	beq.n	8002876 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	f003 0310 	and.w	r3, r3, #16
 8002862:	2b00      	cmp	r3, #0
 8002864:	d007      	beq.n	8002876 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002868:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800286c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2210      	movs	r2, #16
 8002874:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002876:	6a3b      	ldr	r3, [r7, #32]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b00      	cmp	r3, #0
 800287e:	d00b      	beq.n	8002898 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d006      	beq.n	8002898 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2208      	movs	r2, #8
 8002890:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f93a 	bl	8002b0c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002898:	6a3b      	ldr	r3, [r7, #32]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	f003 0303 	and.w	r3, r3, #3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d002      	beq.n	80028b6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f921 	bl	8002af8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00c      	beq.n	80028da <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	f003 0310 	and.w	r3, r3, #16
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d007      	beq.n	80028da <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2210      	movs	r2, #16
 80028d8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	f003 0320 	and.w	r3, r3, #32
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00b      	beq.n	80028fc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	f003 0308 	and.w	r3, r3, #8
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d006      	beq.n	80028fc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2208      	movs	r2, #8
 80028f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f91c 	bl	8002b34 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80028fc:	6a3b      	ldr	r3, [r7, #32]
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d009      	beq.n	800291a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	f003 0303 	and.w	r3, r3, #3
 8002910:	2b00      	cmp	r3, #0
 8002912:	d002      	beq.n	800291a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 f903 	bl	8002b20 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00b      	beq.n	800293c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	f003 0310 	and.w	r3, r3, #16
 800292a:	2b00      	cmp	r3, #0
 800292c:	d006      	beq.n	800293c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2210      	movs	r2, #16
 8002934:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f906 	bl	8002b48 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00b      	beq.n	800295e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b00      	cmp	r3, #0
 800294e:	d006      	beq.n	800295e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2208      	movs	r2, #8
 8002956:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f8ff 	bl	8002b5c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800295e:	6a3b      	ldr	r3, [r7, #32]
 8002960:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d07b      	beq.n	8002a60 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	d072      	beq.n	8002a58 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002978:	2b00      	cmp	r3, #0
 800297a:	d008      	beq.n	800298e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80029a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a4:	f043 0302 	orr.w	r3, r3, #2
 80029a8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	f043 0304 	orr.w	r3, r3, #4
 80029c4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80029c6:	6a3b      	ldr	r3, [r7, #32]
 80029c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d043      	beq.n	8002a58 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d03e      	beq.n	8002a58 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029e0:	2b60      	cmp	r3, #96	@ 0x60
 80029e2:	d02b      	beq.n	8002a3c <HAL_CAN_IRQHandler+0x32a>
 80029e4:	2b60      	cmp	r3, #96	@ 0x60
 80029e6:	d82e      	bhi.n	8002a46 <HAL_CAN_IRQHandler+0x334>
 80029e8:	2b50      	cmp	r3, #80	@ 0x50
 80029ea:	d022      	beq.n	8002a32 <HAL_CAN_IRQHandler+0x320>
 80029ec:	2b50      	cmp	r3, #80	@ 0x50
 80029ee:	d82a      	bhi.n	8002a46 <HAL_CAN_IRQHandler+0x334>
 80029f0:	2b40      	cmp	r3, #64	@ 0x40
 80029f2:	d019      	beq.n	8002a28 <HAL_CAN_IRQHandler+0x316>
 80029f4:	2b40      	cmp	r3, #64	@ 0x40
 80029f6:	d826      	bhi.n	8002a46 <HAL_CAN_IRQHandler+0x334>
 80029f8:	2b30      	cmp	r3, #48	@ 0x30
 80029fa:	d010      	beq.n	8002a1e <HAL_CAN_IRQHandler+0x30c>
 80029fc:	2b30      	cmp	r3, #48	@ 0x30
 80029fe:	d822      	bhi.n	8002a46 <HAL_CAN_IRQHandler+0x334>
 8002a00:	2b10      	cmp	r3, #16
 8002a02:	d002      	beq.n	8002a0a <HAL_CAN_IRQHandler+0x2f8>
 8002a04:	2b20      	cmp	r3, #32
 8002a06:	d005      	beq.n	8002a14 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002a08:	e01d      	b.n	8002a46 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	f043 0308 	orr.w	r3, r3, #8
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a12:	e019      	b.n	8002a48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	f043 0310 	orr.w	r3, r3, #16
 8002a1a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a1c:	e014      	b.n	8002a48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a20:	f043 0320 	orr.w	r3, r3, #32
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a26:	e00f      	b.n	8002a48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a30:	e00a      	b.n	8002a48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a38:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a3a:	e005      	b.n	8002a48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a42:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a44:	e000      	b.n	8002a48 <HAL_CAN_IRQHandler+0x336>
            break;
 8002a46:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	699a      	ldr	r2, [r3, #24]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002a56:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d008      	beq.n	8002a78 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f87c 	bl	8002b70 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002a78:	bf00      	nop
 8002a7a:	3728      	adds	r7, #40	@ 0x28
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_CAN_ResetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bae:	73bb      	strb	r3, [r7, #14]

  if ((state == HAL_CAN_STATE_READY) ||
 8002bb0:	7bbb      	ldrb	r3, [r7, #14]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d002      	beq.n	8002bbc <HAL_CAN_ResetError+0x20>
 8002bb6:	7bbb      	ldrb	r3, [r7, #14]
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d103      	bne.n	8002bc4 <HAL_CAN_ResetError+0x28>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bc2:	e007      	b.n	8002bd4 <HAL_CAN_ResetError+0x38>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the status */
  return status;
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3714      	adds	r7, #20
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
	...

08002be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c00:	4013      	ands	r3, r2
 8002c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c16:	4a04      	ldr	r2, [pc, #16]	@ (8002c28 <__NVIC_SetPriorityGrouping+0x44>)
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	60d3      	str	r3, [r2, #12]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	e000ed00 	.word	0xe000ed00

08002c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c30:	4b04      	ldr	r3, [pc, #16]	@ (8002c44 <__NVIC_GetPriorityGrouping+0x18>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	0a1b      	lsrs	r3, r3, #8
 8002c36:	f003 0307 	and.w	r3, r3, #7
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	db0b      	blt.n	8002c72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	f003 021f 	and.w	r2, r3, #31
 8002c60:	4907      	ldr	r1, [pc, #28]	@ (8002c80 <__NVIC_EnableIRQ+0x38>)
 8002c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c66:	095b      	lsrs	r3, r3, #5
 8002c68:	2001      	movs	r0, #1
 8002c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	e000e100 	.word	0xe000e100

08002c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	6039      	str	r1, [r7, #0]
 8002c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	db0a      	blt.n	8002cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	490c      	ldr	r1, [pc, #48]	@ (8002cd0 <__NVIC_SetPriority+0x4c>)
 8002c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca2:	0112      	lsls	r2, r2, #4
 8002ca4:	b2d2      	uxtb	r2, r2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cac:	e00a      	b.n	8002cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	4908      	ldr	r1, [pc, #32]	@ (8002cd4 <__NVIC_SetPriority+0x50>)
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	3b04      	subs	r3, #4
 8002cbc:	0112      	lsls	r2, r2, #4
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	761a      	strb	r2, [r3, #24]
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	e000e100 	.word	0xe000e100
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b089      	sub	sp, #36	@ 0x24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 0307 	and.w	r3, r3, #7
 8002cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f1c3 0307 	rsb	r3, r3, #7
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf28      	it	cs
 8002cf6:	2304      	movcs	r3, #4
 8002cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	2b06      	cmp	r3, #6
 8002d00:	d902      	bls.n	8002d08 <NVIC_EncodePriority+0x30>
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3b03      	subs	r3, #3
 8002d06:	e000      	b.n	8002d0a <NVIC_EncodePriority+0x32>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43da      	mvns	r2, r3
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	401a      	ands	r2, r3
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d20:	f04f 31ff 	mov.w	r1, #4294967295
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	43d9      	mvns	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	4313      	orrs	r3, r2
         );
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3724      	adds	r7, #36	@ 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff ff4c 	bl	8002be4 <__NVIC_SetPriorityGrouping>
}
 8002d4c:	bf00      	nop
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d66:	f7ff ff61 	bl	8002c2c <__NVIC_GetPriorityGrouping>
 8002d6a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	68b9      	ldr	r1, [r7, #8]
 8002d70:	6978      	ldr	r0, [r7, #20]
 8002d72:	f7ff ffb1 	bl	8002cd8 <NVIC_EncodePriority>
 8002d76:	4602      	mov	r2, r0
 8002d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff ff80 	bl	8002c84 <__NVIC_SetPriority>
}
 8002d84:	bf00      	nop
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff ff54 	bl	8002c48 <__NVIC_EnableIRQ>
}
 8002da0:	bf00      	nop
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002db4:	f7fe fd6a 	bl	800188c <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e099      	b.n	8002ef8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0201 	bic.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de4:	e00f      	b.n	8002e06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002de6:	f7fe fd51 	bl	800188c <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b05      	cmp	r3, #5
 8002df2:	d908      	bls.n	8002e06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2220      	movs	r2, #32
 8002df8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e078      	b.n	8002ef8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e8      	bne.n	8002de6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e1c:	697a      	ldr	r2, [r7, #20]
 8002e1e:	4b38      	ldr	r3, [pc, #224]	@ (8002f00 <HAL_DMA_Init+0x158>)
 8002e20:	4013      	ands	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d107      	bne.n	8002e70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f023 0307 	bic.w	r3, r3, #7
 8002e86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	d117      	bne.n	8002eca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00e      	beq.n	8002eca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 fa6f 	bl	8003390 <DMA_CheckFifoParam>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d008      	beq.n	8002eca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2240      	movs	r2, #64	@ 0x40
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e016      	b.n	8002ef8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 fa26 	bl	8003324 <DMA_CalcBaseAndBitshift>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee0:	223f      	movs	r2, #63	@ 0x3f
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	f010803f 	.word	0xf010803f

08002f04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
 8002f10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d101      	bne.n	8002f2a <HAL_DMA_Start_IT+0x26>
 8002f26:	2302      	movs	r3, #2
 8002f28:	e040      	b.n	8002fac <HAL_DMA_Start_IT+0xa8>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d12f      	bne.n	8002f9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2202      	movs	r2, #2
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	68b9      	ldr	r1, [r7, #8]
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 f9b8 	bl	80032c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5c:	223f      	movs	r2, #63	@ 0x3f
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0216 	orr.w	r2, r2, #22
 8002f72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d007      	beq.n	8002f8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0208 	orr.w	r2, r2, #8
 8002f8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	e005      	b.n	8002faa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fc0:	4b8e      	ldr	r3, [pc, #568]	@ (80031fc <HAL_DMA_IRQHandler+0x248>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a8e      	ldr	r2, [pc, #568]	@ (8003200 <HAL_DMA_IRQHandler+0x24c>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	0a9b      	lsrs	r3, r3, #10
 8002fcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fde:	2208      	movs	r2, #8
 8002fe0:	409a      	lsls	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d01a      	beq.n	8003020 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d013      	beq.n	8003020 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 0204 	bic.w	r2, r2, #4
 8003006:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300c:	2208      	movs	r2, #8
 800300e:	409a      	lsls	r2, r3
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	f043 0201 	orr.w	r2, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003024:	2201      	movs	r2, #1
 8003026:	409a      	lsls	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4013      	ands	r3, r2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d012      	beq.n	8003056 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00b      	beq.n	8003056 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003042:	2201      	movs	r2, #1
 8003044:	409a      	lsls	r2, r3
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304e:	f043 0202 	orr.w	r2, r3, #2
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305a:	2204      	movs	r2, #4
 800305c:	409a      	lsls	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	4013      	ands	r3, r2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d012      	beq.n	800308c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00b      	beq.n	800308c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003078:	2204      	movs	r2, #4
 800307a:	409a      	lsls	r2, r3
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003084:	f043 0204 	orr.w	r2, r3, #4
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003090:	2210      	movs	r2, #16
 8003092:	409a      	lsls	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4013      	ands	r3, r2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d043      	beq.n	8003124 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d03c      	beq.n	8003124 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ae:	2210      	movs	r2, #16
 80030b0:	409a      	lsls	r2, r3
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d018      	beq.n	80030f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d108      	bne.n	80030e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d024      	beq.n	8003124 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	4798      	blx	r3
 80030e2:	e01f      	b.n	8003124 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d01b      	beq.n	8003124 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	4798      	blx	r3
 80030f4:	e016      	b.n	8003124 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0208 	bic.w	r2, r2, #8
 8003112:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003128:	2220      	movs	r2, #32
 800312a:	409a      	lsls	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4013      	ands	r3, r2
 8003130:	2b00      	cmp	r3, #0
 8003132:	f000 808f 	beq.w	8003254 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 8087 	beq.w	8003254 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314a:	2220      	movs	r2, #32
 800314c:	409a      	lsls	r2, r3
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b05      	cmp	r3, #5
 800315c:	d136      	bne.n	80031cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0216 	bic.w	r2, r2, #22
 800316c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800317c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	2b00      	cmp	r3, #0
 8003184:	d103      	bne.n	800318e <HAL_DMA_IRQHandler+0x1da>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800318a:	2b00      	cmp	r3, #0
 800318c:	d007      	beq.n	800319e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0208 	bic.w	r2, r2, #8
 800319c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a2:	223f      	movs	r2, #63	@ 0x3f
 80031a4:	409a      	lsls	r2, r3
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d07e      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	4798      	blx	r3
        }
        return;
 80031ca:	e079      	b.n	80032c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d01d      	beq.n	8003216 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d10d      	bne.n	8003204 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d031      	beq.n	8003254 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	4798      	blx	r3
 80031f8:	e02c      	b.n	8003254 <HAL_DMA_IRQHandler+0x2a0>
 80031fa:	bf00      	nop
 80031fc:	20000000 	.word	0x20000000
 8003200:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003208:	2b00      	cmp	r3, #0
 800320a:	d023      	beq.n	8003254 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4798      	blx	r3
 8003214:	e01e      	b.n	8003254 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10f      	bne.n	8003244 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0210 	bic.w	r2, r2, #16
 8003232:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003258:	2b00      	cmp	r3, #0
 800325a:	d032      	beq.n	80032c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d022      	beq.n	80032ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2205      	movs	r2, #5
 800326c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0201 	bic.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	3301      	adds	r3, #1
 8003284:	60bb      	str	r3, [r7, #8]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	429a      	cmp	r2, r3
 800328a:	d307      	bcc.n	800329c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f2      	bne.n	8003280 <HAL_DMA_IRQHandler+0x2cc>
 800329a:	e000      	b.n	800329e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800329c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d005      	beq.n	80032c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	4798      	blx	r3
 80032be:	e000      	b.n	80032c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032c0:	bf00      	nop
    }
  }
}
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b40      	cmp	r3, #64	@ 0x40
 80032f4:	d108      	bne.n	8003308 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003306:	e007      	b.n	8003318 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	60da      	str	r2, [r3, #12]
}
 8003318:	bf00      	nop
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	3b10      	subs	r3, #16
 8003334:	4a14      	ldr	r2, [pc, #80]	@ (8003388 <DMA_CalcBaseAndBitshift+0x64>)
 8003336:	fba2 2303 	umull	r2, r3, r2, r3
 800333a:	091b      	lsrs	r3, r3, #4
 800333c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800333e:	4a13      	ldr	r2, [pc, #76]	@ (800338c <DMA_CalcBaseAndBitshift+0x68>)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4413      	add	r3, r2
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	461a      	mov	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d909      	bls.n	8003366 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800335a:	f023 0303 	bic.w	r3, r3, #3
 800335e:	1d1a      	adds	r2, r3, #4
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	659a      	str	r2, [r3, #88]	@ 0x58
 8003364:	e007      	b.n	8003376 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800336e:	f023 0303 	bic.w	r3, r3, #3
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800337a:	4618      	mov	r0, r3
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	aaaaaaab 	.word	0xaaaaaaab
 800338c:	08008d34 	.word	0x08008d34

08003390 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003398:	2300      	movs	r3, #0
 800339a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d11f      	bne.n	80033ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b03      	cmp	r3, #3
 80033ae:	d856      	bhi.n	800345e <DMA_CheckFifoParam+0xce>
 80033b0:	a201      	add	r2, pc, #4	@ (adr r2, 80033b8 <DMA_CheckFifoParam+0x28>)
 80033b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b6:	bf00      	nop
 80033b8:	080033c9 	.word	0x080033c9
 80033bc:	080033db 	.word	0x080033db
 80033c0:	080033c9 	.word	0x080033c9
 80033c4:	0800345f 	.word	0x0800345f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d046      	beq.n	8003462 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d8:	e043      	b.n	8003462 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033e2:	d140      	bne.n	8003466 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e8:	e03d      	b.n	8003466 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033f2:	d121      	bne.n	8003438 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d837      	bhi.n	800346a <DMA_CheckFifoParam+0xda>
 80033fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <DMA_CheckFifoParam+0x70>)
 80033fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003400:	08003411 	.word	0x08003411
 8003404:	08003417 	.word	0x08003417
 8003408:	08003411 	.word	0x08003411
 800340c:	08003429 	.word	0x08003429
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	73fb      	strb	r3, [r7, #15]
      break;
 8003414:	e030      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d025      	beq.n	800346e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003426:	e022      	b.n	800346e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800342c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003430:	d11f      	bne.n	8003472 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003436:	e01c      	b.n	8003472 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d903      	bls.n	8003446 <DMA_CheckFifoParam+0xb6>
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	2b03      	cmp	r3, #3
 8003442:	d003      	beq.n	800344c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003444:	e018      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	73fb      	strb	r3, [r7, #15]
      break;
 800344a:	e015      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003450:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00e      	beq.n	8003476 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
      break;
 800345c:	e00b      	b.n	8003476 <DMA_CheckFifoParam+0xe6>
      break;
 800345e:	bf00      	nop
 8003460:	e00a      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      break;
 8003462:	bf00      	nop
 8003464:	e008      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      break;
 8003466:	bf00      	nop
 8003468:	e006      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      break;
 800346a:	bf00      	nop
 800346c:	e004      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      break;
 800346e:	bf00      	nop
 8003470:	e002      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      break;   
 8003472:	bf00      	nop
 8003474:	e000      	b.n	8003478 <DMA_CheckFifoParam+0xe8>
      break;
 8003476:	bf00      	nop
    }
  } 
  
  return status; 
 8003478:	7bfb      	ldrb	r3, [r7, #15]
}
 800347a:	4618      	mov	r0, r3
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop

08003488 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003488:	b480      	push	{r7}
 800348a:	b089      	sub	sp, #36	@ 0x24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003492:	2300      	movs	r3, #0
 8003494:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800349a:	2300      	movs	r3, #0
 800349c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	e16b      	b.n	800377c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034a4:	2201      	movs	r2, #1
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	429a      	cmp	r2, r3
 80034be:	f040 815a 	bne.w	8003776 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d005      	beq.n	80034da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d130      	bne.n	800353c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	2203      	movs	r2, #3
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4313      	orrs	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003510:	2201      	movs	r2, #1
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	091b      	lsrs	r3, r3, #4
 8003526:	f003 0201 	and.w	r2, r3, #1
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	4313      	orrs	r3, r2
 8003534:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 0303 	and.w	r3, r3, #3
 8003544:	2b03      	cmp	r3, #3
 8003546:	d017      	beq.n	8003578 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	2203      	movs	r2, #3
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	4013      	ands	r3, r2
 800355e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d123      	bne.n	80035cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	08da      	lsrs	r2, r3, #3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3208      	adds	r2, #8
 800358c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003590:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	220f      	movs	r2, #15
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f003 0307 	and.w	r3, r3, #7
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	08da      	lsrs	r2, r3, #3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3208      	adds	r2, #8
 80035c6:	69b9      	ldr	r1, [r7, #24]
 80035c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	2203      	movs	r2, #3
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 0203 	and.w	r2, r3, #3
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 80b4 	beq.w	8003776 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	4b60      	ldr	r3, [pc, #384]	@ (8003794 <HAL_GPIO_Init+0x30c>)
 8003614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003616:	4a5f      	ldr	r2, [pc, #380]	@ (8003794 <HAL_GPIO_Init+0x30c>)
 8003618:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800361c:	6453      	str	r3, [r2, #68]	@ 0x44
 800361e:	4b5d      	ldr	r3, [pc, #372]	@ (8003794 <HAL_GPIO_Init+0x30c>)
 8003620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003622:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800362a:	4a5b      	ldr	r2, [pc, #364]	@ (8003798 <HAL_GPIO_Init+0x310>)
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	089b      	lsrs	r3, r3, #2
 8003630:	3302      	adds	r3, #2
 8003632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003636:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	220f      	movs	r2, #15
 8003642:	fa02 f303 	lsl.w	r3, r2, r3
 8003646:	43db      	mvns	r3, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4013      	ands	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a52      	ldr	r2, [pc, #328]	@ (800379c <HAL_GPIO_Init+0x314>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d02b      	beq.n	80036ae <HAL_GPIO_Init+0x226>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a51      	ldr	r2, [pc, #324]	@ (80037a0 <HAL_GPIO_Init+0x318>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d025      	beq.n	80036aa <HAL_GPIO_Init+0x222>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a50      	ldr	r2, [pc, #320]	@ (80037a4 <HAL_GPIO_Init+0x31c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d01f      	beq.n	80036a6 <HAL_GPIO_Init+0x21e>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a4f      	ldr	r2, [pc, #316]	@ (80037a8 <HAL_GPIO_Init+0x320>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d019      	beq.n	80036a2 <HAL_GPIO_Init+0x21a>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a4e      	ldr	r2, [pc, #312]	@ (80037ac <HAL_GPIO_Init+0x324>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d013      	beq.n	800369e <HAL_GPIO_Init+0x216>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a4d      	ldr	r2, [pc, #308]	@ (80037b0 <HAL_GPIO_Init+0x328>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00d      	beq.n	800369a <HAL_GPIO_Init+0x212>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a4c      	ldr	r2, [pc, #304]	@ (80037b4 <HAL_GPIO_Init+0x32c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d007      	beq.n	8003696 <HAL_GPIO_Init+0x20e>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a4b      	ldr	r2, [pc, #300]	@ (80037b8 <HAL_GPIO_Init+0x330>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d101      	bne.n	8003692 <HAL_GPIO_Init+0x20a>
 800368e:	2307      	movs	r3, #7
 8003690:	e00e      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 8003692:	2308      	movs	r3, #8
 8003694:	e00c      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 8003696:	2306      	movs	r3, #6
 8003698:	e00a      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 800369a:	2305      	movs	r3, #5
 800369c:	e008      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 800369e:	2304      	movs	r3, #4
 80036a0:	e006      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 80036a2:	2303      	movs	r3, #3
 80036a4:	e004      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 80036a6:	2302      	movs	r3, #2
 80036a8:	e002      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <HAL_GPIO_Init+0x228>
 80036ae:	2300      	movs	r3, #0
 80036b0:	69fa      	ldr	r2, [r7, #28]
 80036b2:	f002 0203 	and.w	r2, r2, #3
 80036b6:	0092      	lsls	r2, r2, #2
 80036b8:	4093      	lsls	r3, r2
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	4313      	orrs	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036c0:	4935      	ldr	r1, [pc, #212]	@ (8003798 <HAL_GPIO_Init+0x310>)
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	089b      	lsrs	r3, r3, #2
 80036c6:	3302      	adds	r3, #2
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ce:	4b3b      	ldr	r3, [pc, #236]	@ (80037bc <HAL_GPIO_Init+0x334>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	43db      	mvns	r3, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4013      	ands	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036f2:	4a32      	ldr	r2, [pc, #200]	@ (80037bc <HAL_GPIO_Init+0x334>)
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036f8:	4b30      	ldr	r3, [pc, #192]	@ (80037bc <HAL_GPIO_Init+0x334>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	43db      	mvns	r3, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4013      	ands	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	4313      	orrs	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800371c:	4a27      	ldr	r2, [pc, #156]	@ (80037bc <HAL_GPIO_Init+0x334>)
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003722:	4b26      	ldr	r3, [pc, #152]	@ (80037bc <HAL_GPIO_Init+0x334>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	43db      	mvns	r3, r3
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4013      	ands	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003746:	4a1d      	ldr	r2, [pc, #116]	@ (80037bc <HAL_GPIO_Init+0x334>)
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800374c:	4b1b      	ldr	r3, [pc, #108]	@ (80037bc <HAL_GPIO_Init+0x334>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d003      	beq.n	8003770 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003770:	4a12      	ldr	r2, [pc, #72]	@ (80037bc <HAL_GPIO_Init+0x334>)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	3301      	adds	r3, #1
 800377a:	61fb      	str	r3, [r7, #28]
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	2b0f      	cmp	r3, #15
 8003780:	f67f ae90 	bls.w	80034a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003784:	bf00      	nop
 8003786:	bf00      	nop
 8003788:	3724      	adds	r7, #36	@ 0x24
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40023800 	.word	0x40023800
 8003798:	40013800 	.word	0x40013800
 800379c:	40020000 	.word	0x40020000
 80037a0:	40020400 	.word	0x40020400
 80037a4:	40020800 	.word	0x40020800
 80037a8:	40020c00 	.word	0x40020c00
 80037ac:	40021000 	.word	0x40021000
 80037b0:	40021400 	.word	0x40021400
 80037b4:	40021800 	.word	0x40021800
 80037b8:	40021c00 	.word	0x40021c00
 80037bc:	40013c00 	.word	0x40013c00

080037c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	460b      	mov	r3, r1
 80037ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	887b      	ldrh	r3, [r7, #2]
 80037d2:	4013      	ands	r3, r2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
 80037dc:	e001      	b.n	80037e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	460b      	mov	r3, r1
 80037fa:	807b      	strh	r3, [r7, #2]
 80037fc:	4613      	mov	r3, r2
 80037fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003800:	787b      	ldrb	r3, [r7, #1]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d003      	beq.n	800380e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003806:	887a      	ldrh	r2, [r7, #2]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800380c:	e003      	b.n	8003816 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800380e:	887b      	ldrh	r3, [r7, #2]
 8003810:	041a      	lsls	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	619a      	str	r2, [r3, #24]
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003822:	b480      	push	{r7}
 8003824:	b085      	sub	sp, #20
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	460b      	mov	r3, r1
 800382c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003834:	887a      	ldrh	r2, [r7, #2]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	4013      	ands	r3, r2
 800383a:	041a      	lsls	r2, r3, #16
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	43d9      	mvns	r1, r3
 8003840:	887b      	ldrh	r3, [r7, #2]
 8003842:	400b      	ands	r3, r1
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	619a      	str	r2, [r3, #24]
}
 800384a:	bf00      	nop
 800384c:	3714      	adds	r7, #20
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
	...

08003858 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d101      	bne.n	800386a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e267      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b00      	cmp	r3, #0
 8003874:	d075      	beq.n	8003962 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003876:	4b88      	ldr	r3, [pc, #544]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 030c 	and.w	r3, r3, #12
 800387e:	2b04      	cmp	r3, #4
 8003880:	d00c      	beq.n	800389c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003882:	4b85      	ldr	r3, [pc, #532]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800388a:	2b08      	cmp	r3, #8
 800388c:	d112      	bne.n	80038b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800388e:	4b82      	ldr	r3, [pc, #520]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003896:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800389a:	d10b      	bne.n	80038b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800389c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d05b      	beq.n	8003960 <HAL_RCC_OscConfig+0x108>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d157      	bne.n	8003960 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e242      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038bc:	d106      	bne.n	80038cc <HAL_RCC_OscConfig+0x74>
 80038be:	4b76      	ldr	r3, [pc, #472]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a75      	ldr	r2, [pc, #468]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	e01d      	b.n	8003908 <HAL_RCC_OscConfig+0xb0>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038d4:	d10c      	bne.n	80038f0 <HAL_RCC_OscConfig+0x98>
 80038d6:	4b70      	ldr	r3, [pc, #448]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a6f      	ldr	r2, [pc, #444]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038e0:	6013      	str	r3, [r2, #0]
 80038e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ec:	6013      	str	r3, [r2, #0]
 80038ee:	e00b      	b.n	8003908 <HAL_RCC_OscConfig+0xb0>
 80038f0:	4b69      	ldr	r3, [pc, #420]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a68      	ldr	r2, [pc, #416]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038fa:	6013      	str	r3, [r2, #0]
 80038fc:	4b66      	ldr	r3, [pc, #408]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a65      	ldr	r2, [pc, #404]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003902:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003906:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d013      	beq.n	8003938 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003910:	f7fd ffbc 	bl	800188c <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003918:	f7fd ffb8 	bl	800188c <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b64      	cmp	r3, #100	@ 0x64
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e207      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392a:	4b5b      	ldr	r3, [pc, #364]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d0f0      	beq.n	8003918 <HAL_RCC_OscConfig+0xc0>
 8003936:	e014      	b.n	8003962 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003938:	f7fd ffa8 	bl	800188c <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003940:	f7fd ffa4 	bl	800188c <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b64      	cmp	r3, #100	@ 0x64
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e1f3      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003952:	4b51      	ldr	r3, [pc, #324]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1f0      	bne.n	8003940 <HAL_RCC_OscConfig+0xe8>
 800395e:	e000      	b.n	8003962 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003960:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d063      	beq.n	8003a36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800396e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f003 030c 	and.w	r3, r3, #12
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00b      	beq.n	8003992 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800397a:	4b47      	ldr	r3, [pc, #284]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003982:	2b08      	cmp	r3, #8
 8003984:	d11c      	bne.n	80039c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003986:	4b44      	ldr	r3, [pc, #272]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d116      	bne.n	80039c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003992:	4b41      	ldr	r3, [pc, #260]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d005      	beq.n	80039aa <HAL_RCC_OscConfig+0x152>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d001      	beq.n	80039aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e1c7      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4937      	ldr	r1, [pc, #220]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039be:	e03a      	b.n	8003a36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d020      	beq.n	8003a0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c8:	4b34      	ldr	r3, [pc, #208]	@ (8003a9c <HAL_RCC_OscConfig+0x244>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ce:	f7fd ff5d 	bl	800188c <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039d6:	f7fd ff59 	bl	800188c <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e1a8      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0f0      	beq.n	80039d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f4:	4b28      	ldr	r3, [pc, #160]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	4925      	ldr	r1, [pc, #148]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	600b      	str	r3, [r1, #0]
 8003a08:	e015      	b.n	8003a36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a0a:	4b24      	ldr	r3, [pc, #144]	@ (8003a9c <HAL_RCC_OscConfig+0x244>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a10:	f7fd ff3c 	bl	800188c <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a18:	f7fd ff38 	bl	800188c <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e187      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1f0      	bne.n	8003a18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0308 	and.w	r3, r3, #8
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d036      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d016      	beq.n	8003a78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a4a:	4b15      	ldr	r3, [pc, #84]	@ (8003aa0 <HAL_RCC_OscConfig+0x248>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a50:	f7fd ff1c 	bl	800188c <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a58:	f7fd ff18 	bl	800188c <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e167      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0f0      	beq.n	8003a58 <HAL_RCC_OscConfig+0x200>
 8003a76:	e01b      	b.n	8003ab0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a78:	4b09      	ldr	r3, [pc, #36]	@ (8003aa0 <HAL_RCC_OscConfig+0x248>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a7e:	f7fd ff05 	bl	800188c <HAL_GetTick>
 8003a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a84:	e00e      	b.n	8003aa4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a86:	f7fd ff01 	bl	800188c <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d907      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e150      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	42470000 	.word	0x42470000
 8003aa0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa4:	4b88      	ldr	r3, [pc, #544]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003aa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1ea      	bne.n	8003a86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 8097 	beq.w	8003bec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac2:	4b81      	ldr	r3, [pc, #516]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10f      	bne.n	8003aee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60bb      	str	r3, [r7, #8]
 8003ad2:	4b7d      	ldr	r3, [pc, #500]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad6:	4a7c      	ldr	r2, [pc, #496]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ade:	4b7a      	ldr	r3, [pc, #488]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ae6:	60bb      	str	r3, [r7, #8]
 8003ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aea:	2301      	movs	r3, #1
 8003aec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aee:	4b77      	ldr	r3, [pc, #476]	@ (8003ccc <HAL_RCC_OscConfig+0x474>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d118      	bne.n	8003b2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003afa:	4b74      	ldr	r3, [pc, #464]	@ (8003ccc <HAL_RCC_OscConfig+0x474>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a73      	ldr	r2, [pc, #460]	@ (8003ccc <HAL_RCC_OscConfig+0x474>)
 8003b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b06:	f7fd fec1 	bl	800188c <HAL_GetTick>
 8003b0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0c:	e008      	b.n	8003b20 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0e:	f7fd febd 	bl	800188c <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e10c      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b20:	4b6a      	ldr	r3, [pc, #424]	@ (8003ccc <HAL_RCC_OscConfig+0x474>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0f0      	beq.n	8003b0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d106      	bne.n	8003b42 <HAL_RCC_OscConfig+0x2ea>
 8003b34:	4b64      	ldr	r3, [pc, #400]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b38:	4a63      	ldr	r2, [pc, #396]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b3a:	f043 0301 	orr.w	r3, r3, #1
 8003b3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b40:	e01c      	b.n	8003b7c <HAL_RCC_OscConfig+0x324>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2b05      	cmp	r3, #5
 8003b48:	d10c      	bne.n	8003b64 <HAL_RCC_OscConfig+0x30c>
 8003b4a:	4b5f      	ldr	r3, [pc, #380]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b4e:	4a5e      	ldr	r2, [pc, #376]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b50:	f043 0304 	orr.w	r3, r3, #4
 8003b54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b56:	4b5c      	ldr	r3, [pc, #368]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b5a:	4a5b      	ldr	r2, [pc, #364]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b62:	e00b      	b.n	8003b7c <HAL_RCC_OscConfig+0x324>
 8003b64:	4b58      	ldr	r3, [pc, #352]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b68:	4a57      	ldr	r2, [pc, #348]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b6a:	f023 0301 	bic.w	r3, r3, #1
 8003b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b70:	4b55      	ldr	r3, [pc, #340]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b74:	4a54      	ldr	r2, [pc, #336]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003b76:	f023 0304 	bic.w	r3, r3, #4
 8003b7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d015      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b84:	f7fd fe82 	bl	800188c <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8a:	e00a      	b.n	8003ba2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b8c:	f7fd fe7e 	bl	800188c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e0cb      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba2:	4b49      	ldr	r3, [pc, #292]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0ee      	beq.n	8003b8c <HAL_RCC_OscConfig+0x334>
 8003bae:	e014      	b.n	8003bda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb0:	f7fd fe6c 	bl	800188c <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb6:	e00a      	b.n	8003bce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb8:	f7fd fe68 	bl	800188c <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e0b5      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bce:	4b3e      	ldr	r3, [pc, #248]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1ee      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bda:	7dfb      	ldrb	r3, [r7, #23]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d105      	bne.n	8003bec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be0:	4b39      	ldr	r3, [pc, #228]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be4:	4a38      	ldr	r2, [pc, #224]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003be6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80a1 	beq.w	8003d38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bf6:	4b34      	ldr	r3, [pc, #208]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d05c      	beq.n	8003cbc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d141      	bne.n	8003c8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c0a:	4b31      	ldr	r3, [pc, #196]	@ (8003cd0 <HAL_RCC_OscConfig+0x478>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c10:	f7fd fe3c 	bl	800188c <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c18:	f7fd fe38 	bl	800188c <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e087      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2a:	4b27      	ldr	r3, [pc, #156]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69da      	ldr	r2, [r3, #28]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	019b      	lsls	r3, r3, #6
 8003c46:	431a      	orrs	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4c:	085b      	lsrs	r3, r3, #1
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	041b      	lsls	r3, r3, #16
 8003c52:	431a      	orrs	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c58:	061b      	lsls	r3, r3, #24
 8003c5a:	491b      	ldr	r1, [pc, #108]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c60:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd0 <HAL_RCC_OscConfig+0x478>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c66:	f7fd fe11 	bl	800188c <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c6e:	f7fd fe0d 	bl	800188c <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e05c      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c80:	4b11      	ldr	r3, [pc, #68]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0f0      	beq.n	8003c6e <HAL_RCC_OscConfig+0x416>
 8003c8c:	e054      	b.n	8003d38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c8e:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <HAL_RCC_OscConfig+0x478>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c94:	f7fd fdfa 	bl	800188c <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fd fdf6 	bl	800188c <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e045      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cae:	4b06      	ldr	r3, [pc, #24]	@ (8003cc8 <HAL_RCC_OscConfig+0x470>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x444>
 8003cba:	e03d      	b.n	8003d38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d107      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e038      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	40007000 	.word	0x40007000
 8003cd0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_RCC_OscConfig+0x4ec>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d028      	beq.n	8003d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d121      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d11a      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d04:	4013      	ands	r3, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d111      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1a:	085b      	lsrs	r3, r3, #1
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d107      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40023800 	.word	0x40023800

08003d48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0cc      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d5c:	4b68      	ldr	r3, [pc, #416]	@ (8003f00 <HAL_RCC_ClockConfig+0x1b8>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d90c      	bls.n	8003d84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6a:	4b65      	ldr	r3, [pc, #404]	@ (8003f00 <HAL_RCC_ClockConfig+0x1b8>)
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d72:	4b63      	ldr	r3, [pc, #396]	@ (8003f00 <HAL_RCC_ClockConfig+0x1b8>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0307 	and.w	r3, r3, #7
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d001      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e0b8      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d020      	beq.n	8003dd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0304 	and.w	r3, r3, #4
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d005      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d9c:	4b59      	ldr	r3, [pc, #356]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	4a58      	ldr	r2, [pc, #352]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003da6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003db4:	4b53      	ldr	r3, [pc, #332]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	4a52      	ldr	r2, [pc, #328]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dc0:	4b50      	ldr	r3, [pc, #320]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	494d      	ldr	r1, [pc, #308]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d044      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d107      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de6:	4b47      	ldr	r3, [pc, #284]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d119      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e07f      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d003      	beq.n	8003e06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e06:	4b3f      	ldr	r3, [pc, #252]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e06f      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e16:	4b3b      	ldr	r3, [pc, #236]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e067      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e26:	4b37      	ldr	r3, [pc, #220]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f023 0203 	bic.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4934      	ldr	r1, [pc, #208]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e38:	f7fd fd28 	bl	800188c <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e40:	f7fd fd24 	bl	800188c <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e04f      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	4b2b      	ldr	r3, [pc, #172]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 020c 	and.w	r2, r3, #12
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d1eb      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e68:	4b25      	ldr	r3, [pc, #148]	@ (8003f00 <HAL_RCC_ClockConfig+0x1b8>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d20c      	bcs.n	8003e90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b22      	ldr	r3, [pc, #136]	@ (8003f00 <HAL_RCC_ClockConfig+0x1b8>)
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e7e:	4b20      	ldr	r3, [pc, #128]	@ (8003f00 <HAL_RCC_ClockConfig+0x1b8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d001      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e032      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0304 	and.w	r3, r3, #4
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d008      	beq.n	8003eae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e9c:	4b19      	ldr	r3, [pc, #100]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	4916      	ldr	r1, [pc, #88]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d009      	beq.n	8003ece <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eba:	4b12      	ldr	r3, [pc, #72]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	490e      	ldr	r1, [pc, #56]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ece:	f000 f821 	bl	8003f14 <HAL_RCC_GetSysClockFreq>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	091b      	lsrs	r3, r3, #4
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	490a      	ldr	r1, [pc, #40]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003ee0:	5ccb      	ldrb	r3, [r1, r3]
 8003ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ee6:	4a09      	ldr	r2, [pc, #36]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ee8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003eea:	4b09      	ldr	r3, [pc, #36]	@ (8003f10 <HAL_RCC_ClockConfig+0x1c8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fd fb86 	bl	8001600 <HAL_InitTick>

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40023c00 	.word	0x40023c00
 8003f04:	40023800 	.word	0x40023800
 8003f08:	08008d1c 	.word	0x08008d1c
 8003f0c:	20000000 	.word	0x20000000
 8003f10:	20000004 	.word	0x20000004

08003f14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f18:	b090      	sub	sp, #64	@ 0x40
 8003f1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f20:	2300      	movs	r3, #0
 8003f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f24:	2300      	movs	r3, #0
 8003f26:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f2c:	4b59      	ldr	r3, [pc, #356]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 030c 	and.w	r3, r3, #12
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d00d      	beq.n	8003f54 <HAL_RCC_GetSysClockFreq+0x40>
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	f200 80a1 	bhi.w	8004080 <HAL_RCC_GetSysClockFreq+0x16c>
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <HAL_RCC_GetSysClockFreq+0x34>
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d003      	beq.n	8003f4e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f46:	e09b      	b.n	8004080 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f48:	4b53      	ldr	r3, [pc, #332]	@ (8004098 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003f4c:	e09b      	b.n	8004086 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f4e:	4b53      	ldr	r3, [pc, #332]	@ (800409c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f50:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f52:	e098      	b.n	8004086 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f54:	4b4f      	ldr	r3, [pc, #316]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f5c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f5e:	4b4d      	ldr	r3, [pc, #308]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d028      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	099b      	lsrs	r3, r3, #6
 8003f70:	2200      	movs	r2, #0
 8003f72:	623b      	str	r3, [r7, #32]
 8003f74:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	4b47      	ldr	r3, [pc, #284]	@ (800409c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f80:	fb03 f201 	mul.w	r2, r3, r1
 8003f84:	2300      	movs	r3, #0
 8003f86:	fb00 f303 	mul.w	r3, r0, r3
 8003f8a:	4413      	add	r3, r2
 8003f8c:	4a43      	ldr	r2, [pc, #268]	@ (800409c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f8e:	fba0 1202 	umull	r1, r2, r0, r2
 8003f92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f94:	460a      	mov	r2, r1
 8003f96:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f9a:	4413      	add	r3, r2
 8003f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	61bb      	str	r3, [r7, #24]
 8003fa4:	61fa      	str	r2, [r7, #28]
 8003fa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003faa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003fae:	f7fc f959 	bl	8000264 <__aeabi_uldivmod>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fba:	e053      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fbc:	4b35      	ldr	r3, [pc, #212]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	099b      	lsrs	r3, r3, #6
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	617a      	str	r2, [r7, #20]
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003fce:	f04f 0b00 	mov.w	fp, #0
 8003fd2:	4652      	mov	r2, sl
 8003fd4:	465b      	mov	r3, fp
 8003fd6:	f04f 0000 	mov.w	r0, #0
 8003fda:	f04f 0100 	mov.w	r1, #0
 8003fde:	0159      	lsls	r1, r3, #5
 8003fe0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fe4:	0150      	lsls	r0, r2, #5
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	ebb2 080a 	subs.w	r8, r2, sl
 8003fee:	eb63 090b 	sbc.w	r9, r3, fp
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	f04f 0300 	mov.w	r3, #0
 8003ffa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003ffe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004002:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004006:	ebb2 0408 	subs.w	r4, r2, r8
 800400a:	eb63 0509 	sbc.w	r5, r3, r9
 800400e:	f04f 0200 	mov.w	r2, #0
 8004012:	f04f 0300 	mov.w	r3, #0
 8004016:	00eb      	lsls	r3, r5, #3
 8004018:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800401c:	00e2      	lsls	r2, r4, #3
 800401e:	4614      	mov	r4, r2
 8004020:	461d      	mov	r5, r3
 8004022:	eb14 030a 	adds.w	r3, r4, sl
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	eb45 030b 	adc.w	r3, r5, fp
 800402c:	607b      	str	r3, [r7, #4]
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	f04f 0300 	mov.w	r3, #0
 8004036:	e9d7 4500 	ldrd	r4, r5, [r7]
 800403a:	4629      	mov	r1, r5
 800403c:	028b      	lsls	r3, r1, #10
 800403e:	4621      	mov	r1, r4
 8004040:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004044:	4621      	mov	r1, r4
 8004046:	028a      	lsls	r2, r1, #10
 8004048:	4610      	mov	r0, r2
 800404a:	4619      	mov	r1, r3
 800404c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800404e:	2200      	movs	r2, #0
 8004050:	60bb      	str	r3, [r7, #8]
 8004052:	60fa      	str	r2, [r7, #12]
 8004054:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004058:	f7fc f904 	bl	8000264 <__aeabi_uldivmod>
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	4613      	mov	r3, r2
 8004062:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004064:	4b0b      	ldr	r3, [pc, #44]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x180>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	0c1b      	lsrs	r3, r3, #16
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	3301      	adds	r3, #1
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004074:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004078:	fbb2 f3f3 	udiv	r3, r2, r3
 800407c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800407e:	e002      	b.n	8004086 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <HAL_RCC_GetSysClockFreq+0x184>)
 8004082:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004084:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004088:	4618      	mov	r0, r3
 800408a:	3740      	adds	r7, #64	@ 0x40
 800408c:	46bd      	mov	sp, r7
 800408e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004092:	bf00      	nop
 8004094:	40023800 	.word	0x40023800
 8004098:	00f42400 	.word	0x00f42400
 800409c:	017d7840 	.word	0x017d7840

080040a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040a4:	4b03      	ldr	r3, [pc, #12]	@ (80040b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040a6:	681b      	ldr	r3, [r3, #0]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	20000000 	.word	0x20000000

080040b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040bc:	f7ff fff0 	bl	80040a0 <HAL_RCC_GetHCLKFreq>
 80040c0:	4602      	mov	r2, r0
 80040c2:	4b05      	ldr	r3, [pc, #20]	@ (80040d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	0a9b      	lsrs	r3, r3, #10
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	4903      	ldr	r1, [pc, #12]	@ (80040dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80040ce:	5ccb      	ldrb	r3, [r1, r3]
 80040d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	40023800 	.word	0x40023800
 80040dc:	08008d2c 	.word	0x08008d2c

080040e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	220f      	movs	r2, #15
 80040ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040f0:	4b12      	ldr	r3, [pc, #72]	@ (800413c <HAL_RCC_GetClockConfig+0x5c>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f003 0203 	and.w	r2, r3, #3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80040fc:	4b0f      	ldr	r3, [pc, #60]	@ (800413c <HAL_RCC_GetClockConfig+0x5c>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004108:	4b0c      	ldr	r3, [pc, #48]	@ (800413c <HAL_RCC_GetClockConfig+0x5c>)
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004114:	4b09      	ldr	r3, [pc, #36]	@ (800413c <HAL_RCC_GetClockConfig+0x5c>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	08db      	lsrs	r3, r3, #3
 800411a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004122:	4b07      	ldr	r3, [pc, #28]	@ (8004140 <HAL_RCC_GetClockConfig+0x60>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0207 	and.w	r2, r3, #7
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	601a      	str	r2, [r3, #0]
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	40023c00 	.word	0x40023c00

08004144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e041      	b.n	80041da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d106      	bne.n	8004170 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f7fd f9e2 	bl	8001534 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3304      	adds	r3, #4
 8004180:	4619      	mov	r1, r3
 8004182:	4610      	mov	r0, r2
 8004184:	f000 fd9e 	bl	8004cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d001      	beq.n	80041fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e04e      	b.n	800429a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2202      	movs	r2, #2
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68da      	ldr	r2, [r3, #12]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f042 0201 	orr.w	r2, r2, #1
 8004212:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a23      	ldr	r2, [pc, #140]	@ (80042a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d022      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004226:	d01d      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a1f      	ldr	r2, [pc, #124]	@ (80042ac <HAL_TIM_Base_Start_IT+0xc8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d018      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a1e      	ldr	r2, [pc, #120]	@ (80042b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d013      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a1c      	ldr	r2, [pc, #112]	@ (80042b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d00e      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a1b      	ldr	r2, [pc, #108]	@ (80042b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d009      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a19      	ldr	r2, [pc, #100]	@ (80042bc <HAL_TIM_Base_Start_IT+0xd8>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d004      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x80>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a18      	ldr	r2, [pc, #96]	@ (80042c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d111      	bne.n	8004288 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2b06      	cmp	r3, #6
 8004274:	d010      	beq.n	8004298 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f042 0201 	orr.w	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004286:	e007      	b.n	8004298 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40010000 	.word	0x40010000
 80042ac:	40000400 	.word	0x40000400
 80042b0:	40000800 	.word	0x40000800
 80042b4:	40000c00 	.word	0x40000c00
 80042b8:	40010400 	.word	0x40010400
 80042bc:	40014000 	.word	0x40014000
 80042c0:	40001800 	.word	0x40001800

080042c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d109      	bne.n	80042e8 <HAL_TIM_PWM_Start+0x24>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b01      	cmp	r3, #1
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e022      	b.n	800432e <HAL_TIM_PWM_Start+0x6a>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d109      	bne.n	8004302 <HAL_TIM_PWM_Start+0x3e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	bf14      	ite	ne
 80042fa:	2301      	movne	r3, #1
 80042fc:	2300      	moveq	r3, #0
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	e015      	b.n	800432e <HAL_TIM_PWM_Start+0x6a>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d109      	bne.n	800431c <HAL_TIM_PWM_Start+0x58>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	bf14      	ite	ne
 8004314:	2301      	movne	r3, #1
 8004316:	2300      	moveq	r3, #0
 8004318:	b2db      	uxtb	r3, r3
 800431a:	e008      	b.n	800432e <HAL_TIM_PWM_Start+0x6a>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	bf14      	ite	ne
 8004328:	2301      	movne	r3, #1
 800432a:	2300      	moveq	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e07c      	b.n	8004430 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d104      	bne.n	8004346 <HAL_TIM_PWM_Start+0x82>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004344:	e013      	b.n	800436e <HAL_TIM_PWM_Start+0xaa>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d104      	bne.n	8004356 <HAL_TIM_PWM_Start+0x92>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004354:	e00b      	b.n	800436e <HAL_TIM_PWM_Start+0xaa>
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b08      	cmp	r3, #8
 800435a:	d104      	bne.n	8004366 <HAL_TIM_PWM_Start+0xa2>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004364:	e003      	b.n	800436e <HAL_TIM_PWM_Start+0xaa>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2202      	movs	r2, #2
 800436a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2201      	movs	r2, #1
 8004374:	6839      	ldr	r1, [r7, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f000 ff14 	bl	80051a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a2d      	ldr	r2, [pc, #180]	@ (8004438 <HAL_TIM_PWM_Start+0x174>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d004      	beq.n	8004390 <HAL_TIM_PWM_Start+0xcc>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2c      	ldr	r2, [pc, #176]	@ (800443c <HAL_TIM_PWM_Start+0x178>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d101      	bne.n	8004394 <HAL_TIM_PWM_Start+0xd0>
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_TIM_PWM_Start+0xd2>
 8004394:	2300      	movs	r3, #0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d007      	beq.n	80043aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a22      	ldr	r2, [pc, #136]	@ (8004438 <HAL_TIM_PWM_Start+0x174>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d022      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043bc:	d01d      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a1f      	ldr	r2, [pc, #124]	@ (8004440 <HAL_TIM_PWM_Start+0x17c>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d018      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1d      	ldr	r2, [pc, #116]	@ (8004444 <HAL_TIM_PWM_Start+0x180>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004448 <HAL_TIM_PWM_Start+0x184>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d00e      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a16      	ldr	r2, [pc, #88]	@ (800443c <HAL_TIM_PWM_Start+0x178>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d009      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a18      	ldr	r2, [pc, #96]	@ (800444c <HAL_TIM_PWM_Start+0x188>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d004      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a16      	ldr	r2, [pc, #88]	@ (8004450 <HAL_TIM_PWM_Start+0x18c>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d111      	bne.n	800441e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b06      	cmp	r3, #6
 800440a:	d010      	beq.n	800442e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0201 	orr.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441c:	e007      	b.n	800442e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0201 	orr.w	r2, r2, #1
 800442c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3710      	adds	r7, #16
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	40010000 	.word	0x40010000
 800443c:	40010400 	.word	0x40010400
 8004440:	40000400 	.word	0x40000400
 8004444:	40000800 	.word	0x40000800
 8004448:	40000c00 	.word	0x40000c00
 800444c:	40014000 	.word	0x40014000
 8004450:	40001800 	.word	0x40001800

08004454 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d101      	bne.n	8004466 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e041      	b.n	80044ea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d106      	bne.n	8004480 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f839 	bl	80044f2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2202      	movs	r2, #2
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3304      	adds	r3, #4
 8004490:	4619      	mov	r1, r3
 8004492:	4610      	mov	r0, r2
 8004494:	f000 fc16 	bl	8004cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b083      	sub	sp, #12
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
	...

08004508 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d104      	bne.n	8004526 <HAL_TIM_IC_Start_IT+0x1e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004522:	b2db      	uxtb	r3, r3
 8004524:	e013      	b.n	800454e <HAL_TIM_IC_Start_IT+0x46>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b04      	cmp	r3, #4
 800452a:	d104      	bne.n	8004536 <HAL_TIM_IC_Start_IT+0x2e>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004532:	b2db      	uxtb	r3, r3
 8004534:	e00b      	b.n	800454e <HAL_TIM_IC_Start_IT+0x46>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b08      	cmp	r3, #8
 800453a:	d104      	bne.n	8004546 <HAL_TIM_IC_Start_IT+0x3e>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004542:	b2db      	uxtb	r3, r3
 8004544:	e003      	b.n	800454e <HAL_TIM_IC_Start_IT+0x46>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800454c:	b2db      	uxtb	r3, r3
 800454e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d104      	bne.n	8004560 <HAL_TIM_IC_Start_IT+0x58>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800455c:	b2db      	uxtb	r3, r3
 800455e:	e013      	b.n	8004588 <HAL_TIM_IC_Start_IT+0x80>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2b04      	cmp	r3, #4
 8004564:	d104      	bne.n	8004570 <HAL_TIM_IC_Start_IT+0x68>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800456c:	b2db      	uxtb	r3, r3
 800456e:	e00b      	b.n	8004588 <HAL_TIM_IC_Start_IT+0x80>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b08      	cmp	r3, #8
 8004574:	d104      	bne.n	8004580 <HAL_TIM_IC_Start_IT+0x78>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800457c:	b2db      	uxtb	r3, r3
 800457e:	e003      	b.n	8004588 <HAL_TIM_IC_Start_IT+0x80>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004586:	b2db      	uxtb	r3, r3
 8004588:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800458a:	7bbb      	ldrb	r3, [r7, #14]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d102      	bne.n	8004596 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004590:	7b7b      	ldrb	r3, [r7, #13]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d001      	beq.n	800459a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e0cc      	b.n	8004734 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d104      	bne.n	80045aa <HAL_TIM_IC_Start_IT+0xa2>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045a8:	e013      	b.n	80045d2 <HAL_TIM_IC_Start_IT+0xca>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	d104      	bne.n	80045ba <HAL_TIM_IC_Start_IT+0xb2>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045b8:	e00b      	b.n	80045d2 <HAL_TIM_IC_Start_IT+0xca>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d104      	bne.n	80045ca <HAL_TIM_IC_Start_IT+0xc2>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045c8:	e003      	b.n	80045d2 <HAL_TIM_IC_Start_IT+0xca>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d104      	bne.n	80045e2 <HAL_TIM_IC_Start_IT+0xda>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2202      	movs	r2, #2
 80045dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045e0:	e013      	b.n	800460a <HAL_TIM_IC_Start_IT+0x102>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d104      	bne.n	80045f2 <HAL_TIM_IC_Start_IT+0xea>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045f0:	e00b      	b.n	800460a <HAL_TIM_IC_Start_IT+0x102>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d104      	bne.n	8004602 <HAL_TIM_IC_Start_IT+0xfa>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004600:	e003      	b.n	800460a <HAL_TIM_IC_Start_IT+0x102>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2202      	movs	r2, #2
 8004606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b0c      	cmp	r3, #12
 800460e:	d841      	bhi.n	8004694 <HAL_TIM_IC_Start_IT+0x18c>
 8004610:	a201      	add	r2, pc, #4	@ (adr r2, 8004618 <HAL_TIM_IC_Start_IT+0x110>)
 8004612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004616:	bf00      	nop
 8004618:	0800464d 	.word	0x0800464d
 800461c:	08004695 	.word	0x08004695
 8004620:	08004695 	.word	0x08004695
 8004624:	08004695 	.word	0x08004695
 8004628:	0800465f 	.word	0x0800465f
 800462c:	08004695 	.word	0x08004695
 8004630:	08004695 	.word	0x08004695
 8004634:	08004695 	.word	0x08004695
 8004638:	08004671 	.word	0x08004671
 800463c:	08004695 	.word	0x08004695
 8004640:	08004695 	.word	0x08004695
 8004644:	08004695 	.word	0x08004695
 8004648:	08004683 	.word	0x08004683
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f042 0202 	orr.w	r2, r2, #2
 800465a:	60da      	str	r2, [r3, #12]
      break;
 800465c:	e01d      	b.n	800469a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0204 	orr.w	r2, r2, #4
 800466c:	60da      	str	r2, [r3, #12]
      break;
 800466e:	e014      	b.n	800469a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68da      	ldr	r2, [r3, #12]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f042 0208 	orr.w	r2, r2, #8
 800467e:	60da      	str	r2, [r3, #12]
      break;
 8004680:	e00b      	b.n	800469a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0210 	orr.w	r2, r2, #16
 8004690:	60da      	str	r2, [r3, #12]
      break;
 8004692:	e002      	b.n	800469a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	73fb      	strb	r3, [r7, #15]
      break;
 8004698:	bf00      	nop
  }

  if (status == HAL_OK)
 800469a:	7bfb      	ldrb	r3, [r7, #15]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d148      	bne.n	8004732 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2201      	movs	r2, #1
 80046a6:	6839      	ldr	r1, [r7, #0]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 fd7b 	bl	80051a4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a22      	ldr	r2, [pc, #136]	@ (800473c <HAL_TIM_IC_Start_IT+0x234>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d022      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c0:	d01d      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004740 <HAL_TIM_IC_Start_IT+0x238>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d018      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004744 <HAL_TIM_IC_Start_IT+0x23c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d013      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a1b      	ldr	r2, [pc, #108]	@ (8004748 <HAL_TIM_IC_Start_IT+0x240>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d00e      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a19      	ldr	r2, [pc, #100]	@ (800474c <HAL_TIM_IC_Start_IT+0x244>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d009      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a18      	ldr	r2, [pc, #96]	@ (8004750 <HAL_TIM_IC_Start_IT+0x248>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d004      	beq.n	80046fe <HAL_TIM_IC_Start_IT+0x1f6>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a16      	ldr	r2, [pc, #88]	@ (8004754 <HAL_TIM_IC_Start_IT+0x24c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d111      	bne.n	8004722 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b06      	cmp	r3, #6
 800470e:	d010      	beq.n	8004732 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004720:	e007      	b.n	8004732 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0201 	orr.w	r2, r2, #1
 8004730:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004732:	7bfb      	ldrb	r3, [r7, #15]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40010000 	.word	0x40010000
 8004740:	40000400 	.word	0x40000400
 8004744:	40000800 	.word	0x40000800
 8004748:	40000c00 	.word	0x40000c00
 800474c:	40010400 	.word	0x40010400
 8004750:	40014000 	.word	0x40014000
 8004754:	40001800 	.word	0x40001800

08004758 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d020      	beq.n	80047bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d01b      	beq.n	80047bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f06f 0202 	mvn.w	r2, #2
 800478c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fc fd36 	bl	8001214 <HAL_TIM_IC_CaptureCallback>
 80047a8:	e005      	b.n	80047b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fa6c 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fa73 	bl	8004c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d020      	beq.n	8004808 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01b      	beq.n	8004808 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f06f 0204 	mvn.w	r2, #4
 80047d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7fc fd10 	bl	8001214 <HAL_TIM_IC_CaptureCallback>
 80047f4:	e005      	b.n	8004802 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fa46 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 fa4d 	bl	8004c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f003 0308 	and.w	r3, r3, #8
 800480e:	2b00      	cmp	r3, #0
 8004810:	d020      	beq.n	8004854 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01b      	beq.n	8004854 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f06f 0208 	mvn.w	r2, #8
 8004824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2204      	movs	r2, #4
 800482a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7fc fcea 	bl	8001214 <HAL_TIM_IC_CaptureCallback>
 8004840:	e005      	b.n	800484e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fa20 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 fa27 	bl	8004c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0310 	and.w	r3, r3, #16
 800485a:	2b00      	cmp	r3, #0
 800485c:	d020      	beq.n	80048a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01b      	beq.n	80048a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0210 	mvn.w	r2, #16
 8004870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2208      	movs	r2, #8
 8004876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fc fcc4 	bl	8001214 <HAL_TIM_IC_CaptureCallback>
 800488c:	e005      	b.n	800489a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f9fa 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 fa01 	bl	8004c9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00c      	beq.n	80048c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d007      	beq.n	80048c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0201 	mvn.w	r2, #1
 80048bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7fc fd14 	bl	80012ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00c      	beq.n	80048e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d007      	beq.n	80048e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80048e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fd0a 	bl	80052fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00c      	beq.n	800490c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d007      	beq.n	800490c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 f9d2 	bl	8004cb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00c      	beq.n	8004930 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f003 0320 	and.w	r3, r3, #32
 800491c:	2b00      	cmp	r3, #0
 800491e:	d007      	beq.n	8004930 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f06f 0220 	mvn.w	r2, #32
 8004928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 fcdc 	bl	80052e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004930:	bf00      	nop
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004944:	2300      	movs	r3, #0
 8004946:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800494e:	2b01      	cmp	r3, #1
 8004950:	d101      	bne.n	8004956 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004952:	2302      	movs	r3, #2
 8004954:	e088      	b.n	8004a68 <HAL_TIM_IC_ConfigChannel+0x130>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d11b      	bne.n	800499c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004974:	f000 fa52 	bl	8004e1c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	699a      	ldr	r2, [r3, #24]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f022 020c 	bic.w	r2, r2, #12
 8004986:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6999      	ldr	r1, [r3, #24]
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	689a      	ldr	r2, [r3, #8]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	619a      	str	r2, [r3, #24]
 800499a:	e060      	b.n	8004a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d11c      	bne.n	80049dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80049b2:	f000 fad6 	bl	8004f62 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699a      	ldr	r2, [r3, #24]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80049c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6999      	ldr	r1, [r3, #24]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	021a      	lsls	r2, r3, #8
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	619a      	str	r2, [r3, #24]
 80049da:	e040      	b.n	8004a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d11b      	bne.n	8004a1a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80049f2:	f000 fb23 	bl	800503c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69da      	ldr	r2, [r3, #28]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 020c 	bic.w	r2, r2, #12
 8004a04:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	69d9      	ldr	r1, [r3, #28]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	61da      	str	r2, [r3, #28]
 8004a18:	e021      	b.n	8004a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b0c      	cmp	r3, #12
 8004a1e:	d11c      	bne.n	8004a5a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004a30:	f000 fb40 	bl	80050b4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	69da      	ldr	r2, [r3, #28]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004a42:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	69d9      	ldr	r1, [r3, #28]
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	021a      	lsls	r2, r3, #8
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	61da      	str	r2, [r3, #28]
 8004a58:	e001      	b.n	8004a5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d101      	bne.n	8004a8c <HAL_TIM_ConfigClockSource+0x1c>
 8004a88:	2302      	movs	r3, #2
 8004a8a:	e0b4      	b.n	8004bf6 <HAL_TIM_ConfigClockSource+0x186>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2202      	movs	r2, #2
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004aaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ab2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ac4:	d03e      	beq.n	8004b44 <HAL_TIM_ConfigClockSource+0xd4>
 8004ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004aca:	f200 8087 	bhi.w	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad2:	f000 8086 	beq.w	8004be2 <HAL_TIM_ConfigClockSource+0x172>
 8004ad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ada:	d87f      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004adc:	2b70      	cmp	r3, #112	@ 0x70
 8004ade:	d01a      	beq.n	8004b16 <HAL_TIM_ConfigClockSource+0xa6>
 8004ae0:	2b70      	cmp	r3, #112	@ 0x70
 8004ae2:	d87b      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004ae4:	2b60      	cmp	r3, #96	@ 0x60
 8004ae6:	d050      	beq.n	8004b8a <HAL_TIM_ConfigClockSource+0x11a>
 8004ae8:	2b60      	cmp	r3, #96	@ 0x60
 8004aea:	d877      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004aec:	2b50      	cmp	r3, #80	@ 0x50
 8004aee:	d03c      	beq.n	8004b6a <HAL_TIM_ConfigClockSource+0xfa>
 8004af0:	2b50      	cmp	r3, #80	@ 0x50
 8004af2:	d873      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004af4:	2b40      	cmp	r3, #64	@ 0x40
 8004af6:	d058      	beq.n	8004baa <HAL_TIM_ConfigClockSource+0x13a>
 8004af8:	2b40      	cmp	r3, #64	@ 0x40
 8004afa:	d86f      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004afc:	2b30      	cmp	r3, #48	@ 0x30
 8004afe:	d064      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0x15a>
 8004b00:	2b30      	cmp	r3, #48	@ 0x30
 8004b02:	d86b      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004b04:	2b20      	cmp	r3, #32
 8004b06:	d060      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0x15a>
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	d867      	bhi.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d05c      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0x15a>
 8004b10:	2b10      	cmp	r3, #16
 8004b12:	d05a      	beq.n	8004bca <HAL_TIM_ConfigClockSource+0x15a>
 8004b14:	e062      	b.n	8004bdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b26:	f000 fb1d 	bl	8005164 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	609a      	str	r2, [r3, #8]
      break;
 8004b42:	e04f      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b54:	f000 fb06 	bl	8005164 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b66:	609a      	str	r2, [r3, #8]
      break;
 8004b68:	e03c      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b76:	461a      	mov	r2, r3
 8004b78:	f000 f9c4 	bl	8004f04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2150      	movs	r1, #80	@ 0x50
 8004b82:	4618      	mov	r0, r3
 8004b84:	f000 fad3 	bl	800512e <TIM_ITRx_SetConfig>
      break;
 8004b88:	e02c      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b96:	461a      	mov	r2, r3
 8004b98:	f000 fa20 	bl	8004fdc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2160      	movs	r1, #96	@ 0x60
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 fac3 	bl	800512e <TIM_ITRx_SetConfig>
      break;
 8004ba8:	e01c      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f000 f9a4 	bl	8004f04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2140      	movs	r1, #64	@ 0x40
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 fab3 	bl	800512e <TIM_ITRx_SetConfig>
      break;
 8004bc8:	e00c      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4610      	mov	r0, r2
 8004bd6:	f000 faaa 	bl	800512e <TIM_ITRx_SetConfig>
      break;
 8004bda:	e003      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	73fb      	strb	r3, [r7, #15]
      break;
 8004be0:	e000      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004be2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b0c      	cmp	r3, #12
 8004c12:	d831      	bhi.n	8004c78 <HAL_TIM_ReadCapturedValue+0x78>
 8004c14:	a201      	add	r2, pc, #4	@ (adr r2, 8004c1c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1a:	bf00      	nop
 8004c1c:	08004c51 	.word	0x08004c51
 8004c20:	08004c79 	.word	0x08004c79
 8004c24:	08004c79 	.word	0x08004c79
 8004c28:	08004c79 	.word	0x08004c79
 8004c2c:	08004c5b 	.word	0x08004c5b
 8004c30:	08004c79 	.word	0x08004c79
 8004c34:	08004c79 	.word	0x08004c79
 8004c38:	08004c79 	.word	0x08004c79
 8004c3c:	08004c65 	.word	0x08004c65
 8004c40:	08004c79 	.word	0x08004c79
 8004c44:	08004c79 	.word	0x08004c79
 8004c48:	08004c79 	.word	0x08004c79
 8004c4c:	08004c6f 	.word	0x08004c6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c56:	60fb      	str	r3, [r7, #12]

      break;
 8004c58:	e00f      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	60fb      	str	r3, [r7, #12]

      break;
 8004c62:	e00a      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c6a:	60fb      	str	r3, [r7, #12]

      break;
 8004c6c:	e005      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c74:	60fb      	str	r3, [r7, #12]

      break;
 8004c76:	e000      	b.n	8004c7a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004c78:	bf00      	nop
  }

  return tmpreg;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a46      	ldr	r2, [pc, #280]	@ (8004df0 <TIM_Base_SetConfig+0x12c>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d013      	beq.n	8004d04 <TIM_Base_SetConfig+0x40>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce2:	d00f      	beq.n	8004d04 <TIM_Base_SetConfig+0x40>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a43      	ldr	r2, [pc, #268]	@ (8004df4 <TIM_Base_SetConfig+0x130>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d00b      	beq.n	8004d04 <TIM_Base_SetConfig+0x40>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a42      	ldr	r2, [pc, #264]	@ (8004df8 <TIM_Base_SetConfig+0x134>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d007      	beq.n	8004d04 <TIM_Base_SetConfig+0x40>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a41      	ldr	r2, [pc, #260]	@ (8004dfc <TIM_Base_SetConfig+0x138>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d003      	beq.n	8004d04 <TIM_Base_SetConfig+0x40>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a40      	ldr	r2, [pc, #256]	@ (8004e00 <TIM_Base_SetConfig+0x13c>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d108      	bne.n	8004d16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a35      	ldr	r2, [pc, #212]	@ (8004df0 <TIM_Base_SetConfig+0x12c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d02b      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d24:	d027      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a32      	ldr	r2, [pc, #200]	@ (8004df4 <TIM_Base_SetConfig+0x130>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d023      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a31      	ldr	r2, [pc, #196]	@ (8004df8 <TIM_Base_SetConfig+0x134>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d01f      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a30      	ldr	r2, [pc, #192]	@ (8004dfc <TIM_Base_SetConfig+0x138>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d01b      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a2f      	ldr	r2, [pc, #188]	@ (8004e00 <TIM_Base_SetConfig+0x13c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d017      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a2e      	ldr	r2, [pc, #184]	@ (8004e04 <TIM_Base_SetConfig+0x140>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d013      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a2d      	ldr	r2, [pc, #180]	@ (8004e08 <TIM_Base_SetConfig+0x144>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00f      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a2c      	ldr	r2, [pc, #176]	@ (8004e0c <TIM_Base_SetConfig+0x148>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d00b      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a2b      	ldr	r2, [pc, #172]	@ (8004e10 <TIM_Base_SetConfig+0x14c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d007      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a2a      	ldr	r2, [pc, #168]	@ (8004e14 <TIM_Base_SetConfig+0x150>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d003      	beq.n	8004d76 <TIM_Base_SetConfig+0xb2>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a29      	ldr	r2, [pc, #164]	@ (8004e18 <TIM_Base_SetConfig+0x154>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d108      	bne.n	8004d88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a10      	ldr	r2, [pc, #64]	@ (8004df0 <TIM_Base_SetConfig+0x12c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d003      	beq.n	8004dbc <TIM_Base_SetConfig+0xf8>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a12      	ldr	r2, [pc, #72]	@ (8004e00 <TIM_Base_SetConfig+0x13c>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d103      	bne.n	8004dc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	691a      	ldr	r2, [r3, #16]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d105      	bne.n	8004de2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	f023 0201 	bic.w	r2, r3, #1
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	611a      	str	r2, [r3, #16]
  }
}
 8004de2:	bf00      	nop
 8004de4:	3714      	adds	r7, #20
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	40010000 	.word	0x40010000
 8004df4:	40000400 	.word	0x40000400
 8004df8:	40000800 	.word	0x40000800
 8004dfc:	40000c00 	.word	0x40000c00
 8004e00:	40010400 	.word	0x40010400
 8004e04:	40014000 	.word	0x40014000
 8004e08:	40014400 	.word	0x40014400
 8004e0c:	40014800 	.word	0x40014800
 8004e10:	40001800 	.word	0x40001800
 8004e14:	40001c00 	.word	0x40001c00
 8004e18:	40002000 	.word	0x40002000

08004e1c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
 8004e28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	f023 0201 	bic.w	r2, r3, #1
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4a28      	ldr	r2, [pc, #160]	@ (8004ee8 <TIM_TI1_SetConfig+0xcc>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d01b      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e50:	d017      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	4a25      	ldr	r2, [pc, #148]	@ (8004eec <TIM_TI1_SetConfig+0xd0>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d013      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4a24      	ldr	r2, [pc, #144]	@ (8004ef0 <TIM_TI1_SetConfig+0xd4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00f      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4a23      	ldr	r2, [pc, #140]	@ (8004ef4 <TIM_TI1_SetConfig+0xd8>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d00b      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4a22      	ldr	r2, [pc, #136]	@ (8004ef8 <TIM_TI1_SetConfig+0xdc>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d007      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	4a21      	ldr	r2, [pc, #132]	@ (8004efc <TIM_TI1_SetConfig+0xe0>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d003      	beq.n	8004e82 <TIM_TI1_SetConfig+0x66>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	4a20      	ldr	r2, [pc, #128]	@ (8004f00 <TIM_TI1_SetConfig+0xe4>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d101      	bne.n	8004e86 <TIM_TI1_SetConfig+0x6a>
 8004e82:	2301      	movs	r3, #1
 8004e84:	e000      	b.n	8004e88 <TIM_TI1_SetConfig+0x6c>
 8004e86:	2300      	movs	r3, #0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d008      	beq.n	8004e9e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f023 0303 	bic.w	r3, r3, #3
 8004e92:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	617b      	str	r3, [r7, #20]
 8004e9c:	e003      	b.n	8004ea6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004eac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	011b      	lsls	r3, r3, #4
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f023 030a 	bic.w	r3, r3, #10
 8004ec0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f003 030a 	and.w	r3, r3, #10
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	621a      	str	r2, [r3, #32]
}
 8004eda:	bf00      	nop
 8004edc:	371c      	adds	r7, #28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40010000 	.word	0x40010000
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40000800 	.word	0x40000800
 8004ef4:	40000c00 	.word	0x40000c00
 8004ef8:	40010400 	.word	0x40010400
 8004efc:	40014000 	.word	0x40014000
 8004f00:	40001800 	.word	0x40001800

08004f04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	f023 0201 	bic.w	r2, r3, #1
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f023 030a 	bic.w	r3, r3, #10
 8004f40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f42:	697a      	ldr	r2, [r7, #20]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	621a      	str	r2, [r3, #32]
}
 8004f56:	bf00      	nop
 8004f58:	371c      	adds	r7, #28
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr

08004f62 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f62:	b480      	push	{r7}
 8004f64:	b087      	sub	sp, #28
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
 8004f6a:	60b9      	str	r1, [r7, #8]
 8004f6c:	607a      	str	r2, [r7, #4]
 8004f6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	f023 0210 	bic.w	r2, r3, #16
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	021b      	lsls	r3, r3, #8
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	031b      	lsls	r3, r3, #12
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fb4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	621a      	str	r2, [r3, #32]
}
 8004fd0:	bf00      	nop
 8004fd2:	371c      	adds	r7, #28
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a1b      	ldr	r3, [r3, #32]
 8004fec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	f023 0210 	bic.w	r2, r3, #16
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005006:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	031b      	lsls	r3, r3, #12
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005018:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	4313      	orrs	r3, r2
 8005022:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	621a      	str	r2, [r3, #32]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f023 0303 	bic.w	r3, r3, #3
 8005068:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4313      	orrs	r3, r2
 8005070:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005078:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	011b      	lsls	r3, r3, #4
 800507e:	b2db      	uxtb	r3, r3
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	4313      	orrs	r3, r2
 8005084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800508c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	021b      	lsls	r3, r3, #8
 8005092:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	621a      	str	r2, [r3, #32]
}
 80050a8:	bf00      	nop
 80050aa:	371c      	adds	r7, #28
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
 80050c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a1b      	ldr	r3, [r3, #32]
 80050cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	69db      	ldr	r3, [r3, #28]
 80050d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050e0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	021b      	lsls	r3, r3, #8
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050f2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	031b      	lsls	r3, r3, #12
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005106:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	031b      	lsls	r3, r3, #12
 800510c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	621a      	str	r2, [r3, #32]
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800512e:	b480      	push	{r7}
 8005130:	b085      	sub	sp, #20
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
 8005136:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005144:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	4313      	orrs	r3, r2
 800514c:	f043 0307 	orr.w	r3, r3, #7
 8005150:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	609a      	str	r2, [r3, #8]
}
 8005158:	bf00      	nop
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800517e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	021a      	lsls	r2, r3, #8
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	431a      	orrs	r2, r3
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	4313      	orrs	r3, r2
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	4313      	orrs	r3, r2
 8005190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	609a      	str	r2, [r3, #8]
}
 8005198:	bf00      	nop
 800519a:	371c      	adds	r7, #28
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b087      	sub	sp, #28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f003 031f 	and.w	r3, r3, #31
 80051b6:	2201      	movs	r2, #1
 80051b8:	fa02 f303 	lsl.w	r3, r2, r3
 80051bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a1a      	ldr	r2, [r3, #32]
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	43db      	mvns	r3, r3
 80051c6:	401a      	ands	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6a1a      	ldr	r2, [r3, #32]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	f003 031f 	and.w	r3, r3, #31
 80051d6:	6879      	ldr	r1, [r7, #4]
 80051d8:	fa01 f303 	lsl.w	r3, r1, r3
 80051dc:	431a      	orrs	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	621a      	str	r2, [r3, #32]
}
 80051e2:	bf00      	nop
 80051e4:	371c      	adds	r7, #28
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
	...

080051f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005204:	2302      	movs	r3, #2
 8005206:	e05a      	b.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800522e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a21      	ldr	r2, [pc, #132]	@ (80052cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d022      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005254:	d01d      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a1d      	ldr	r2, [pc, #116]	@ (80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d018      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a1b      	ldr	r2, [pc, #108]	@ (80052d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d013      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a1a      	ldr	r2, [pc, #104]	@ (80052d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00e      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a18      	ldr	r2, [pc, #96]	@ (80052dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d009      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a17      	ldr	r2, [pc, #92]	@ (80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d004      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a15      	ldr	r2, [pc, #84]	@ (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d10c      	bne.n	80052ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005298:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3714      	adds	r7, #20
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	40010000 	.word	0x40010000
 80052d0:	40000400 	.word	0x40000400
 80052d4:	40000800 	.word	0x40000800
 80052d8:	40000c00 	.word	0x40000c00
 80052dc:	40010400 	.word	0x40010400
 80052e0:	40014000 	.word	0x40014000
 80052e4:	40001800 	.word	0x40001800

080052e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f103 0208 	add.w	r2, r3, #8
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f04f 32ff 	mov.w	r2, #4294967295
 8005328:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f103 0208 	add.w	r2, r3, #8
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f103 0208 	add.w	r2, r3, #8
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800536a:	b480      	push	{r7}
 800536c:	b085      	sub	sp, #20
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005380:	d103      	bne.n	800538a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	60fb      	str	r3, [r7, #12]
 8005388:	e00c      	b.n	80053a4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	3308      	adds	r3, #8
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	e002      	b.n	8005398 <vListInsert+0x2e>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d2f6      	bcs.n	8005392 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	1c5a      	adds	r2, r3, #1
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	601a      	str	r2, [r3, #0]
}
 80053d0:	bf00      	nop
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6892      	ldr	r2, [r2, #8]
 80053f2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	6852      	ldr	r2, [r2, #4]
 80053fc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	429a      	cmp	r2, r3
 8005406:	d103      	bne.n	8005410 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	1e5a      	subs	r2, r3, #1
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3714      	adds	r7, #20
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800543a:	2301      	movs	r3, #1
 800543c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <xQueueGenericReset+0x30>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d05d      	beq.n	8005522 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800546a:	2b00      	cmp	r3, #0
 800546c:	d059      	beq.n	8005522 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005476:	2100      	movs	r1, #0
 8005478:	fba3 2302 	umull	r2, r3, r3, r2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d000      	beq.n	8005482 <xQueueGenericReset+0x52>
 8005480:	2101      	movs	r1, #1
 8005482:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005484:	2b00      	cmp	r3, #0
 8005486:	d14c      	bne.n	8005522 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8005488:	f001 ff88 	bl	800739c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005494:	6939      	ldr	r1, [r7, #16]
 8005496:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005498:	fb01 f303 	mul.w	r3, r1, r3
 800549c:	441a      	add	r2, r3
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	2200      	movs	r2, #0
 80054a6:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b8:	3b01      	subs	r3, #1
 80054ba:	6939      	ldr	r1, [r7, #16]
 80054bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80054be:	fb01 f303 	mul.w	r3, r1, r3
 80054c2:	441a      	add	r2, r3
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	22ff      	movs	r2, #255	@ 0xff
 80054cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	22ff      	movs	r2, #255	@ 0xff
 80054d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d114      	bne.n	8005508 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d01a      	beq.n	800551c <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	3310      	adds	r3, #16
 80054ea:	4618      	mov	r0, r3
 80054ec:	f001 f970 	bl	80067d0 <xTaskRemoveFromEventList>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d012      	beq.n	800551c <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80054f6:	4b16      	ldr	r3, [pc, #88]	@ (8005550 <xQueueGenericReset+0x120>)
 80054f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	e009      	b.n	800551c <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	3310      	adds	r3, #16
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff feff 	bl	8005310 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	3324      	adds	r3, #36	@ 0x24
 8005516:	4618      	mov	r0, r3
 8005518:	f7ff fefa 	bl	8005310 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800551c:	f001 ff70 	bl	8007400 <vPortExitCritical>
 8005520:	e001      	b.n	8005526 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8005522:	2300      	movs	r3, #0
 8005524:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10b      	bne.n	8005544 <xQueueGenericReset+0x114>
        __asm volatile
 800552c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	60bb      	str	r3, [r7, #8]
    }
 800553e:	bf00      	nop
 8005540:	bf00      	nop
 8005542:	e7fd      	b.n	8005540 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8005544:	697b      	ldr	r3, [r7, #20]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	e000ed04 	.word	0xe000ed04

08005554 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005554:	b580      	push	{r7, lr}
 8005556:	b08a      	sub	sp, #40	@ 0x28
 8005558:	af02      	add	r7, sp, #8
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	4613      	mov	r3, r2
 8005560:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005562:	2300      	movs	r3, #0
 8005564:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d02e      	beq.n	80055ca <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800556c:	2100      	movs	r1, #0
 800556e:	68ba      	ldr	r2, [r7, #8]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	fba3 2302 	umull	r2, r3, r3, r2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d000      	beq.n	800557c <xQueueGenericCreate+0x28>
 800557a:	2101      	movs	r1, #1
 800557c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800557e:	2b00      	cmp	r3, #0
 8005580:	d123      	bne.n	80055ca <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800558a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800558e:	d81c      	bhi.n	80055ca <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	68ba      	ldr	r2, [r7, #8]
 8005594:	fb02 f303 	mul.w	r3, r2, r3
 8005598:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	3350      	adds	r3, #80	@ 0x50
 800559e:	4618      	mov	r0, r3
 80055a0:	f001 ffe4 	bl	800756c <pvPortMalloc>
 80055a4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01d      	beq.n	80055e8 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	3350      	adds	r3, #80	@ 0x50
 80055b4:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055b6:	79fa      	ldrb	r2, [r7, #7]
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	4613      	mov	r3, r2
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f815 	bl	80055f2 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80055c8:	e00e      	b.n	80055e8 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10b      	bne.n	80055e8 <xQueueGenericCreate+0x94>
        __asm volatile
 80055d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	613b      	str	r3, [r7, #16]
    }
 80055e2:	bf00      	nop
 80055e4:	bf00      	nop
 80055e6:	e7fd      	b.n	80055e4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80055e8:	69fb      	ldr	r3, [r7, #28]
    }
 80055ea:	4618      	mov	r0, r3
 80055ec:	3720      	adds	r7, #32
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b084      	sub	sp, #16
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	60f8      	str	r0, [r7, #12]
 80055fa:	60b9      	str	r1, [r7, #8]
 80055fc:	607a      	str	r2, [r7, #4]
 80055fe:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d103      	bne.n	800560e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	e002      	b.n	8005614 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005620:	2101      	movs	r1, #1
 8005622:	69b8      	ldr	r0, [r7, #24]
 8005624:	f7ff ff04 	bl	8005430 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	78fa      	ldrb	r2, [r7, #3]
 800562c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005630:	bf00      	nop
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00e      	beq.n	8005664 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005658:	2300      	movs	r3, #0
 800565a:	2200      	movs	r2, #0
 800565c:	2100      	movs	r1, #0
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f81c 	bl	800569c <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8005664:	bf00      	nop
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005676:	2301      	movs	r3, #1
 8005678:	617b      	str	r3, [r7, #20]
 800567a:	2300      	movs	r3, #0
 800567c:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800567e:	79fb      	ldrb	r3, [r7, #7]
 8005680:	461a      	mov	r2, r3
 8005682:	6939      	ldr	r1, [r7, #16]
 8005684:	6978      	ldr	r0, [r7, #20]
 8005686:	f7ff ff65 	bl	8005554 <xQueueGenericCreate>
 800568a:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f7ff ffd3 	bl	8005638 <prvInitialiseMutex>

        return xNewQueue;
 8005692:	68fb      	ldr	r3, [r7, #12]
    }
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08c      	sub	sp, #48	@ 0x30
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80056aa:	2300      	movs	r3, #0
 80056ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	62bb      	str	r3, [r7, #40]	@ 0x28

    configASSERT( pxQueue );
 80056b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10b      	bne.n	80056d0 <xQueueGenericSend+0x34>
        __asm volatile
 80056b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056bc:	f383 8811 	msr	BASEPRI, r3
 80056c0:	f3bf 8f6f 	isb	sy
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	623b      	str	r3, [r7, #32]
    }
 80056ca:	bf00      	nop
 80056cc:	bf00      	nop
 80056ce:	e7fd      	b.n	80056cc <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d103      	bne.n	80056de <xQueueGenericSend+0x42>
 80056d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <xQueueGenericSend+0x46>
 80056de:	2301      	movs	r3, #1
 80056e0:	e000      	b.n	80056e4 <xQueueGenericSend+0x48>
 80056e2:	2300      	movs	r3, #0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10b      	bne.n	8005700 <xQueueGenericSend+0x64>
        __asm volatile
 80056e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ec:	f383 8811 	msr	BASEPRI, r3
 80056f0:	f3bf 8f6f 	isb	sy
 80056f4:	f3bf 8f4f 	dsb	sy
 80056f8:	61fb      	str	r3, [r7, #28]
    }
 80056fa:	bf00      	nop
 80056fc:	bf00      	nop
 80056fe:	e7fd      	b.n	80056fc <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2b02      	cmp	r3, #2
 8005704:	d103      	bne.n	800570e <xQueueGenericSend+0x72>
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800570a:	2b01      	cmp	r3, #1
 800570c:	d101      	bne.n	8005712 <xQueueGenericSend+0x76>
 800570e:	2301      	movs	r3, #1
 8005710:	e000      	b.n	8005714 <xQueueGenericSend+0x78>
 8005712:	2300      	movs	r3, #0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d10b      	bne.n	8005730 <xQueueGenericSend+0x94>
        __asm volatile
 8005718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800571c:	f383 8811 	msr	BASEPRI, r3
 8005720:	f3bf 8f6f 	isb	sy
 8005724:	f3bf 8f4f 	dsb	sy
 8005728:	61bb      	str	r3, [r7, #24]
    }
 800572a:	bf00      	nop
 800572c:	bf00      	nop
 800572e:	e7fd      	b.n	800572c <xQueueGenericSend+0x90>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005730:	f001 fe34 	bl	800739c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800573c:	429a      	cmp	r2, r3
 800573e:	d302      	bcc.n	8005746 <xQueueGenericSend+0xaa>
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d129      	bne.n	800579a <xQueueGenericSend+0xfe>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	68b9      	ldr	r1, [r7, #8]
 800574a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800574c:	f000 fa5a 	bl	8005c04 <prvCopyDataToQueue>
 8005750:	6278      	str	r0, [r7, #36]	@ 0x24

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005756:	2b00      	cmp	r3, #0
 8005758:	d010      	beq.n	800577c <xQueueGenericSend+0xe0>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800575a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575c:	3324      	adds	r3, #36	@ 0x24
 800575e:	4618      	mov	r0, r3
 8005760:	f001 f836 	bl	80067d0 <xTaskRemoveFromEventList>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d013      	beq.n	8005792 <xQueueGenericSend+0xf6>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 800576a:	4b40      	ldr	r3, [pc, #256]	@ (800586c <xQueueGenericSend+0x1d0>)
 800576c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005770:	601a      	str	r2, [r3, #0]
 8005772:	f3bf 8f4f 	dsb	sy
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	e00a      	b.n	8005792 <xQueueGenericSend+0xf6>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800577c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <xQueueGenericSend+0xf6>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005782:	4b3a      	ldr	r3, [pc, #232]	@ (800586c <xQueueGenericSend+0x1d0>)
 8005784:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005788:	601a      	str	r2, [r3, #0]
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005792:	f001 fe35 	bl	8007400 <vPortExitCritical>
                return pdPASS;
 8005796:	2301      	movs	r3, #1
 8005798:	e063      	b.n	8005862 <xQueueGenericSend+0x1c6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d103      	bne.n	80057a8 <xQueueGenericSend+0x10c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80057a0:	f001 fe2e 	bl	8007400 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	e05c      	b.n	8005862 <xQueueGenericSend+0x1c6>
                }
                else if( xEntryTimeSet == pdFALSE )
 80057a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <xQueueGenericSend+0x120>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80057ae:	f107 0310 	add.w	r3, r7, #16
 80057b2:	4618      	mov	r0, r3
 80057b4:	f001 f8e6 	bl	8006984 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80057b8:	2301      	movs	r3, #1
 80057ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80057bc:	f001 fe20 	bl	8007400 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80057c0:	f000 fd4c 	bl	800625c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80057c4:	f001 fdea 	bl	800739c <vPortEnterCritical>
 80057c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057ce:	b25b      	sxtb	r3, r3
 80057d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d4:	d103      	bne.n	80057de <xQueueGenericSend+0x142>
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057e4:	b25b      	sxtb	r3, r3
 80057e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ea:	d103      	bne.n	80057f4 <xQueueGenericSend+0x158>
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057f4:	f001 fe04 	bl	8007400 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057f8:	1d3a      	adds	r2, r7, #4
 80057fa:	f107 0310 	add.w	r3, r7, #16
 80057fe:	4611      	mov	r1, r2
 8005800:	4618      	mov	r0, r3
 8005802:	f001 f8d5 	bl	80069b0 <xTaskCheckForTimeOut>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d124      	bne.n	8005856 <xQueueGenericSend+0x1ba>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800580c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800580e:	f000 faf1 	bl	8005df4 <prvIsQueueFull>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d018      	beq.n	800584a <xQueueGenericSend+0x1ae>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800581a:	3310      	adds	r3, #16
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	4611      	mov	r1, r2
 8005820:	4618      	mov	r0, r3
 8005822:	f000 ffaf 	bl	8006784 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005826:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005828:	f000 fa7c 	bl	8005d24 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800582c:	f000 fd24 	bl	8006278 <xTaskResumeAll>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	f47f af7c 	bne.w	8005730 <xQueueGenericSend+0x94>
                {
                    portYIELD_WITHIN_API();
 8005838:	4b0c      	ldr	r3, [pc, #48]	@ (800586c <xQueueGenericSend+0x1d0>)
 800583a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	f3bf 8f4f 	dsb	sy
 8005844:	f3bf 8f6f 	isb	sy
 8005848:	e772      	b.n	8005730 <xQueueGenericSend+0x94>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800584a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800584c:	f000 fa6a 	bl	8005d24 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005850:	f000 fd12 	bl	8006278 <xTaskResumeAll>
 8005854:	e76c      	b.n	8005730 <xQueueGenericSend+0x94>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005858:	f000 fa64 	bl	8005d24 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800585c:	f000 fd0c 	bl	8006278 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8005860:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8005862:	4618      	mov	r0, r3
 8005864:	3730      	adds	r7, #48	@ 0x30
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	e000ed04 	.word	0xe000ed04

08005870 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b08c      	sub	sp, #48	@ 0x30
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800587c:	2300      	movs	r3, #0
 800587e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005886:	2b00      	cmp	r3, #0
 8005888:	d10b      	bne.n	80058a2 <xQueueReceive+0x32>
        __asm volatile
 800588a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800588e:	f383 8811 	msr	BASEPRI, r3
 8005892:	f3bf 8f6f 	isb	sy
 8005896:	f3bf 8f4f 	dsb	sy
 800589a:	623b      	str	r3, [r7, #32]
    }
 800589c:	bf00      	nop
 800589e:	bf00      	nop
 80058a0:	e7fd      	b.n	800589e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d103      	bne.n	80058b0 <xQueueReceive+0x40>
 80058a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d101      	bne.n	80058b4 <xQueueReceive+0x44>
 80058b0:	2301      	movs	r3, #1
 80058b2:	e000      	b.n	80058b6 <xQueueReceive+0x46>
 80058b4:	2300      	movs	r3, #0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10b      	bne.n	80058d2 <xQueueReceive+0x62>
        __asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	61fb      	str	r3, [r7, #28]
    }
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	e7fd      	b.n	80058ce <xQueueReceive+0x5e>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80058d2:	f001 fd63 	bl	800739c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058da:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d01f      	beq.n	8005922 <xQueueReceive+0xb2>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058e6:	f000 f9f7 	bl	8005cd8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ec:	1e5a      	subs	r2, r3, #1
 80058ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f0:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00f      	beq.n	800591a <xQueueReceive+0xaa>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fc:	3310      	adds	r3, #16
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 ff66 	bl	80067d0 <xTaskRemoveFromEventList>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d007      	beq.n	800591a <xQueueReceive+0xaa>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800590a:	4b3d      	ldr	r3, [pc, #244]	@ (8005a00 <xQueueReceive+0x190>)
 800590c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005910:	601a      	str	r2, [r3, #0]
 8005912:	f3bf 8f4f 	dsb	sy
 8005916:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800591a:	f001 fd71 	bl	8007400 <vPortExitCritical>
                return pdPASS;
 800591e:	2301      	movs	r3, #1
 8005920:	e069      	b.n	80059f6 <xQueueReceive+0x186>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d103      	bne.n	8005930 <xQueueReceive+0xc0>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005928:	f001 fd6a 	bl	8007400 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800592c:	2300      	movs	r3, #0
 800592e:	e062      	b.n	80059f6 <xQueueReceive+0x186>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <xQueueReceive+0xd4>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005936:	f107 0314 	add.w	r3, r7, #20
 800593a:	4618      	mov	r0, r3
 800593c:	f001 f822 	bl	8006984 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005940:	2301      	movs	r3, #1
 8005942:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005944:	f001 fd5c 	bl	8007400 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005948:	f000 fc88 	bl	800625c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800594c:	f001 fd26 	bl	800739c <vPortEnterCritical>
 8005950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005952:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005956:	b25b      	sxtb	r3, r3
 8005958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595c:	d103      	bne.n	8005966 <xQueueReceive+0xf6>
 800595e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005968:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800596c:	b25b      	sxtb	r3, r3
 800596e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005972:	d103      	bne.n	800597c <xQueueReceive+0x10c>
 8005974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800597c:	f001 fd40 	bl	8007400 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005980:	1d3a      	adds	r2, r7, #4
 8005982:	f107 0314 	add.w	r3, r7, #20
 8005986:	4611      	mov	r1, r2
 8005988:	4618      	mov	r0, r3
 800598a:	f001 f811 	bl	80069b0 <xTaskCheckForTimeOut>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d123      	bne.n	80059dc <xQueueReceive+0x16c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005994:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005996:	f000 fa17 	bl	8005dc8 <prvIsQueueEmpty>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d017      	beq.n	80059d0 <xQueueReceive+0x160>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a2:	3324      	adds	r3, #36	@ 0x24
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	4611      	mov	r1, r2
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 feeb 	bl	8006784 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80059ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059b0:	f000 f9b8 	bl	8005d24 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80059b4:	f000 fc60 	bl	8006278 <xTaskResumeAll>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d189      	bne.n	80058d2 <xQueueReceive+0x62>
                {
                    portYIELD_WITHIN_API();
 80059be:	4b10      	ldr	r3, [pc, #64]	@ (8005a00 <xQueueReceive+0x190>)
 80059c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	f3bf 8f4f 	dsb	sy
 80059ca:	f3bf 8f6f 	isb	sy
 80059ce:	e780      	b.n	80058d2 <xQueueReceive+0x62>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80059d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059d2:	f000 f9a7 	bl	8005d24 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80059d6:	f000 fc4f 	bl	8006278 <xTaskResumeAll>
 80059da:	e77a      	b.n	80058d2 <xQueueReceive+0x62>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80059dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059de:	f000 f9a1 	bl	8005d24 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80059e2:	f000 fc49 	bl	8006278 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059e8:	f000 f9ee 	bl	8005dc8 <prvIsQueueEmpty>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f43f af6f 	beq.w	80058d2 <xQueueReceive+0x62>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80059f4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3730      	adds	r7, #48	@ 0x30
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	e000ed04 	.word	0xe000ed04

08005a04 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b08c      	sub	sp, #48	@ 0x30
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8005a16:	2300      	movs	r3, #0
 8005a18:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10b      	bne.n	8005a38 <xQueueSemaphoreTake+0x34>
        __asm volatile
 8005a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	61bb      	str	r3, [r7, #24]
    }
 8005a32:	bf00      	nop
 8005a34:	bf00      	nop
 8005a36:	e7fd      	b.n	8005a34 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00b      	beq.n	8005a58 <xQueueSemaphoreTake+0x54>
        __asm volatile
 8005a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	617b      	str	r3, [r7, #20]
    }
 8005a52:	bf00      	nop
 8005a54:	bf00      	nop
 8005a56:	e7fd      	b.n	8005a54 <xQueueSemaphoreTake+0x50>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005a58:	f001 fca0 	bl	800739c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a60:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d024      	beq.n	8005ab2 <xQueueSemaphoreTake+0xae>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005a68:	6a3b      	ldr	r3, [r7, #32]
 8005a6a:	1e5a      	subs	r2, r3, #1
 8005a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6e:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d104      	bne.n	8005a82 <xQueueSemaphoreTake+0x7e>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005a78:	f001 facc 	bl	8007014 <pvTaskIncrementMutexHeldCount>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a80:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00f      	beq.n	8005aaa <xQueueSemaphoreTake+0xa6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8c:	3310      	adds	r3, #16
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 fe9e 	bl	80067d0 <xTaskRemoveFromEventList>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d007      	beq.n	8005aaa <xQueueSemaphoreTake+0xa6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005a9a:	4b4d      	ldr	r3, [pc, #308]	@ (8005bd0 <xQueueSemaphoreTake+0x1cc>)
 8005a9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005aaa:	f001 fca9 	bl	8007400 <vPortExitCritical>
                return pdPASS;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e089      	b.n	8005bc6 <xQueueSemaphoreTake+0x1c2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d103      	bne.n	8005ac0 <xQueueSemaphoreTake+0xbc>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8005ab8:	f001 fca2 	bl	8007400 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8005abc:	2300      	movs	r3, #0
 8005abe:	e082      	b.n	8005bc6 <xQueueSemaphoreTake+0x1c2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d106      	bne.n	8005ad4 <xQueueSemaphoreTake+0xd0>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005ac6:	f107 030c 	add.w	r3, r7, #12
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 ff5a 	bl	8006984 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005ad4:	f001 fc94 	bl	8007400 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005ad8:	f000 fbc0 	bl	800625c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005adc:	f001 fc5e 	bl	800739c <vPortEnterCritical>
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ae6:	b25b      	sxtb	r3, r3
 8005ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aec:	d103      	bne.n	8005af6 <xQueueSemaphoreTake+0xf2>
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005afc:	b25b      	sxtb	r3, r3
 8005afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b02:	d103      	bne.n	8005b0c <xQueueSemaphoreTake+0x108>
 8005b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b0c:	f001 fc78 	bl	8007400 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b10:	463a      	mov	r2, r7
 8005b12:	f107 030c 	add.w	r3, r7, #12
 8005b16:	4611      	mov	r1, r2
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f000 ff49 	bl	80069b0 <xTaskCheckForTimeOut>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d132      	bne.n	8005b8a <xQueueSemaphoreTake+0x186>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b26:	f000 f94f 	bl	8005dc8 <prvIsQueueEmpty>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d026      	beq.n	8005b7e <xQueueSemaphoreTake+0x17a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d109      	bne.n	8005b4c <xQueueSemaphoreTake+0x148>
                    {
                        taskENTER_CRITICAL();
 8005b38:	f001 fc30 	bl	800739c <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f001 f85b 	bl	8006bfc <xTaskPriorityInherit>
 8005b46:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8005b48:	f001 fc5a 	bl	8007400 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4e:	3324      	adds	r3, #36	@ 0x24
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	4611      	mov	r1, r2
 8005b54:	4618      	mov	r0, r3
 8005b56:	f000 fe15 	bl	8006784 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8005b5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b5c:	f000 f8e2 	bl	8005d24 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005b60:	f000 fb8a 	bl	8006278 <xTaskResumeAll>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f47f af76 	bne.w	8005a58 <xQueueSemaphoreTake+0x54>
                {
                    portYIELD_WITHIN_API();
 8005b6c:	4b18      	ldr	r3, [pc, #96]	@ (8005bd0 <xQueueSemaphoreTake+0x1cc>)
 8005b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	e76c      	b.n	8005a58 <xQueueSemaphoreTake+0x54>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8005b7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b80:	f000 f8d0 	bl	8005d24 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005b84:	f000 fb78 	bl	8006278 <xTaskResumeAll>
 8005b88:	e766      	b.n	8005a58 <xQueueSemaphoreTake+0x54>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8005b8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b8c:	f000 f8ca 	bl	8005d24 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005b90:	f000 fb72 	bl	8006278 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b96:	f000 f917 	bl	8005dc8 <prvIsQueueEmpty>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f43f af5b 	beq.w	8005a58 <xQueueSemaphoreTake+0x54>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8005ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00d      	beq.n	8005bc4 <xQueueSemaphoreTake+0x1c0>
                    {
                        taskENTER_CRITICAL();
 8005ba8:	f001 fbf8 	bl	800739c <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005bac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005bae:	f000 f811 	bl	8005bd4 <prvGetDisinheritPriorityAfterTimeout>
 8005bb2:	61f8      	str	r0, [r7, #28]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	69f9      	ldr	r1, [r7, #28]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f001 f96a 	bl	8006e94 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8005bc0:	f001 fc1e 	bl	8007400 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8005bc4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3730      	adds	r7, #48	@ 0x30
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	e000ed04 	.word	0xe000ed04

08005bd4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8005bd4:	b480      	push	{r7}
 8005bd6:	b085      	sub	sp, #20
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d006      	beq.n	8005bf2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f1c3 0305 	rsb	r3, r3, #5
 8005bee:	60fb      	str	r3, [r7, #12]
 8005bf0:	e001      	b.n	8005bf6 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
    }
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8005c10:	2300      	movs	r3, #0
 8005c12:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c18:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10d      	bne.n	8005c3e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d14d      	bne.n	8005cc6 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f001 f886 	bl	8006d40 <xTaskPriorityDisinherit>
 8005c34:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	609a      	str	r2, [r3, #8]
 8005c3c:	e043      	b.n	8005cc6 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d119      	bne.n	8005c78 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6858      	ldr	r0, [r3, #4]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	f003 f804 	bl	8008c5c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5c:	441a      	add	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d32b      	bcc.n	8005cc6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	605a      	str	r2, [r3, #4]
 8005c76:	e026      	b.n	8005cc6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68d8      	ldr	r0, [r3, #12]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c80:	461a      	mov	r2, r3
 8005c82:	68b9      	ldr	r1, [r7, #8]
 8005c84:	f002 ffea 	bl	8008c5c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	68da      	ldr	r2, [r3, #12]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c90:	425b      	negs	r3, r3
 8005c92:	441a      	add	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	68da      	ldr	r2, [r3, #12]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d207      	bcs.n	8005cb4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689a      	ldr	r2, [r3, #8]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cac:	425b      	negs	r3, r3
 8005cae:	441a      	add	r2, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d105      	bne.n	8005cc6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d002      	beq.n	8005cc6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8005cce:	697b      	ldr	r3, [r7, #20]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3718      	adds	r7, #24
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d018      	beq.n	8005d1c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf2:	441a      	add	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d303      	bcc.n	8005d0c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68d9      	ldr	r1, [r3, #12]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d14:	461a      	mov	r2, r3
 8005d16:	6838      	ldr	r0, [r7, #0]
 8005d18:	f002 ffa0 	bl	8008c5c <memcpy>
    }
}
 8005d1c:	bf00      	nop
 8005d1e:	3708      	adds	r7, #8
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005d2c:	f001 fb36 	bl	800739c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d36:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d38:	e011      	b.n	8005d5e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d012      	beq.n	8005d68 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	3324      	adds	r3, #36	@ 0x24
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fd42 	bl	80067d0 <xTaskRemoveFromEventList>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005d52:	f000 fe95 	bl	8006a80 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	dce9      	bgt.n	8005d3a <prvUnlockQueue+0x16>
 8005d66:	e000      	b.n	8005d6a <prvUnlockQueue+0x46>
                    break;
 8005d68:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	22ff      	movs	r2, #255	@ 0xff
 8005d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8005d72:	f001 fb45 	bl	8007400 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005d76:	f001 fb11 	bl	800739c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d80:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d82:	e011      	b.n	8005da8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d012      	beq.n	8005db2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	3310      	adds	r3, #16
 8005d90:	4618      	mov	r0, r3
 8005d92:	f000 fd1d 	bl	80067d0 <xTaskRemoveFromEventList>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8005d9c:	f000 fe70 	bl	8006a80 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8005da0:	7bbb      	ldrb	r3, [r7, #14]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005da8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	dce9      	bgt.n	8005d84 <prvUnlockQueue+0x60>
 8005db0:	e000      	b.n	8005db4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005db2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	22ff      	movs	r2, #255	@ 0xff
 8005db8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8005dbc:	f001 fb20 	bl	8007400 <vPortExitCritical>
}
 8005dc0:	bf00      	nop
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005dd0:	f001 fae4 	bl	800739c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d102      	bne.n	8005de2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	e001      	b.n	8005de6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005de2:	2300      	movs	r3, #0
 8005de4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005de6:	f001 fb0b 	bl	8007400 <vPortExitCritical>

    return xReturn;
 8005dea:	68fb      	ldr	r3, [r7, #12]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005dfc:	f001 face 	bl	800739c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d102      	bne.n	8005e12 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	e001      	b.n	8005e16 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005e16:	f001 faf3 	bl	8007400 <vPortExitCritical>

    return xReturn;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b08c      	sub	sp, #48	@ 0x30
 8005e28:	af04      	add	r7, sp, #16
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	603b      	str	r3, [r7, #0]
 8005e30:	4613      	mov	r3, r2
 8005e32:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e34:	88fb      	ldrh	r3, [r7, #6]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f001 fb97 	bl	800756c <pvPortMalloc>
 8005e3e:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d013      	beq.n	8005e6e <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e46:	2058      	movs	r0, #88	@ 0x58
 8005e48:	f001 fb90 	bl	800756c <pvPortMalloc>
 8005e4c:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d008      	beq.n	8005e66 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005e54:	2258      	movs	r2, #88	@ 0x58
 8005e56:	2100      	movs	r1, #0
 8005e58:	69f8      	ldr	r0, [r7, #28]
 8005e5a:	f002 fed3 	bl	8008c04 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	697a      	ldr	r2, [r7, #20]
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e64:	e005      	b.n	8005e72 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005e66:	6978      	ldr	r0, [r7, #20]
 8005e68:	f001 fc3c 	bl	80076e4 <vPortFree>
 8005e6c:	e001      	b.n	8005e72 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d013      	beq.n	8005ea0 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e78:	88fa      	ldrh	r2, [r7, #6]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9303      	str	r3, [sp, #12]
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	9302      	str	r3, [sp, #8]
 8005e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	68b9      	ldr	r1, [r7, #8]
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f000 f80e 	bl	8005eb0 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8005e94:	69f8      	ldr	r0, [r7, #28]
 8005e96:	f000 f89b 	bl	8005fd0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	61bb      	str	r3, [r7, #24]
 8005e9e:	e002      	b.n	8005ea6 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea4:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8005ea6:	69bb      	ldr	r3, [r7, #24]
    }
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3720      	adds	r7, #32
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
 8005ebc:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	21a5      	movs	r1, #165	@ 0xa5
 8005eca:	f002 fe9b 	bl	8008c04 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4413      	add	r3, r2
 8005ede:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	f023 0307 	bic.w	r3, r3, #7
 8005ee6:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	f003 0307 	and.w	r3, r3, #7
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00b      	beq.n	8005f0a <prvInitialiseNewTask+0x5a>
        __asm volatile
 8005ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef6:	f383 8811 	msr	BASEPRI, r3
 8005efa:	f3bf 8f6f 	isb	sy
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	617b      	str	r3, [r7, #20]
    }
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop
 8005f08:	e7fd      	b.n	8005f06 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01e      	beq.n	8005f4e <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f10:	2300      	movs	r3, #0
 8005f12:	61fb      	str	r3, [r7, #28]
 8005f14:	e012      	b.n	8005f3c <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	7819      	ldrb	r1, [r3, #0]
 8005f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	4413      	add	r3, r2
 8005f24:	3334      	adds	r3, #52	@ 0x34
 8005f26:	460a      	mov	r2, r1
 8005f28:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	4413      	add	r3, r2
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d006      	beq.n	8005f44 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	61fb      	str	r3, [r7, #28]
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	2b09      	cmp	r3, #9
 8005f40:	d9e9      	bls.n	8005f16 <prvInitialiseNewTask+0x66>
 8005f42:	e000      	b.n	8005f46 <prvInitialiseNewTask+0x96>
            {
                break;
 8005f44:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f50:	2b04      	cmp	r3, #4
 8005f52:	d90b      	bls.n	8005f6c <prvInitialiseNewTask+0xbc>
        __asm volatile
 8005f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f58:	f383 8811 	msr	BASEPRI, r3
 8005f5c:	f3bf 8f6f 	isb	sy
 8005f60:	f3bf 8f4f 	dsb	sy
 8005f64:	613b      	str	r3, [r7, #16]
    }
 8005f66:	bf00      	nop
 8005f68:	bf00      	nop
 8005f6a:	e7fd      	b.n	8005f68 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d901      	bls.n	8005f76 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f72:	2304      	movs	r3, #4
 8005f74:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f80:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f84:	3304      	adds	r3, #4
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff f9e2 	bl	8005350 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8e:	3318      	adds	r3, #24
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7ff f9dd 	bl	8005350 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f9a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9e:	f1c3 0205 	rsb	r2, r3, #5
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa4:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005faa:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	68f9      	ldr	r1, [r7, #12]
 8005fb0:	69b8      	ldr	r0, [r7, #24]
 8005fb2:	f001 f8c3 	bl	800713c <pxPortInitialiseStack>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fba:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d002      	beq.n	8005fc8 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fc6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005fc8:	bf00      	nop
 8005fca:	3720      	adds	r7, #32
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005fd0:	b5b0      	push	{r4, r5, r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af02      	add	r7, sp, #8
 8005fd6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8005fd8:	f001 f9e0 	bl	800739c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005fdc:	4b4f      	ldr	r3, [pc, #316]	@ (800611c <prvAddNewTaskToReadyList+0x14c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	4a4e      	ldr	r2, [pc, #312]	@ (800611c <prvAddNewTaskToReadyList+0x14c>)
 8005fe4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8005fe6:	4b4e      	ldr	r3, [pc, #312]	@ (8006120 <prvAddNewTaskToReadyList+0x150>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d109      	bne.n	8006002 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005fee:	4a4c      	ldr	r2, [pc, #304]	@ (8006120 <prvAddNewTaskToReadyList+0x150>)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ff4:	4b49      	ldr	r3, [pc, #292]	@ (800611c <prvAddNewTaskToReadyList+0x14c>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d110      	bne.n	800601e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005ffc:	f000 fd64 	bl	8006ac8 <prvInitialiseTaskLists>
 8006000:	e00d      	b.n	800601e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8006002:	4b48      	ldr	r3, [pc, #288]	@ (8006124 <prvAddNewTaskToReadyList+0x154>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d109      	bne.n	800601e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800600a:	4b45      	ldr	r3, [pc, #276]	@ (8006120 <prvAddNewTaskToReadyList+0x150>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	429a      	cmp	r2, r3
 8006016:	d802      	bhi.n	800601e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006018:	4a41      	ldr	r2, [pc, #260]	@ (8006120 <prvAddNewTaskToReadyList+0x150>)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800601e:	4b42      	ldr	r3, [pc, #264]	@ (8006128 <prvAddNewTaskToReadyList+0x158>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	3301      	adds	r3, #1
 8006024:	4a40      	ldr	r2, [pc, #256]	@ (8006128 <prvAddNewTaskToReadyList+0x158>)
 8006026:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006028:	4b3f      	ldr	r3, [pc, #252]	@ (8006128 <prvAddNewTaskToReadyList+0x158>)
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d016      	beq.n	8006064 <prvAddNewTaskToReadyList+0x94>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4618      	mov	r0, r3
 800603a:	f002 fbcb 	bl	80087d4 <SEGGER_SYSVIEW_OnTaskCreate>
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800604e:	461d      	mov	r5, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	461c      	mov	r4, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800605a:	1ae3      	subs	r3, r4, r3
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	462b      	mov	r3, r5
 8006060:	f001 fc50 	bl	8007904 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4618      	mov	r0, r3
 8006068:	f002 fc38 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006070:	2201      	movs	r2, #1
 8006072:	409a      	lsls	r2, r3
 8006074:	4b2d      	ldr	r3, [pc, #180]	@ (800612c <prvAddNewTaskToReadyList+0x15c>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4313      	orrs	r3, r2
 800607a:	4a2c      	ldr	r2, [pc, #176]	@ (800612c <prvAddNewTaskToReadyList+0x15c>)
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006082:	492b      	ldr	r1, [pc, #172]	@ (8006130 <prvAddNewTaskToReadyList+0x160>)
 8006084:	4613      	mov	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	440b      	add	r3, r1
 800608e:	3304      	adds	r3, #4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	609a      	str	r2, [r3, #8]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	689a      	ldr	r2, [r3, #8]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	60da      	str	r2, [r3, #12]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	3204      	adds	r2, #4
 80060aa:	605a      	str	r2, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	1d1a      	adds	r2, r3, #4
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	609a      	str	r2, [r3, #8]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b8:	4613      	mov	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006130 <prvAddNewTaskToReadyList+0x160>)
 80060c2:	441a      	add	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	615a      	str	r2, [r3, #20]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060cc:	4918      	ldr	r1, [pc, #96]	@ (8006130 <prvAddNewTaskToReadyList+0x160>)
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	440b      	add	r3, r1
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	1c59      	adds	r1, r3, #1
 80060dc:	4814      	ldr	r0, [pc, #80]	@ (8006130 <prvAddNewTaskToReadyList+0x160>)
 80060de:	4613      	mov	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4403      	add	r3, r0
 80060e8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80060ea:	f001 f989 	bl	8007400 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80060ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006124 <prvAddNewTaskToReadyList+0x154>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00e      	beq.n	8006114 <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80060f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006120 <prvAddNewTaskToReadyList+0x150>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006100:	429a      	cmp	r2, r3
 8006102:	d207      	bcs.n	8006114 <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8006104:	4b0b      	ldr	r3, [pc, #44]	@ (8006134 <prvAddNewTaskToReadyList+0x164>)
 8006106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006114:	bf00      	nop
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bdb0      	pop	{r4, r5, r7, pc}
 800611c:	20000314 	.word	0x20000314
 8006120:	2000023c 	.word	0x2000023c
 8006124:	20000320 	.word	0x20000320
 8006128:	20000330 	.word	0x20000330
 800612c:	2000031c 	.word	0x2000031c
 8006130:	20000240 	.word	0x20000240
 8006134:	e000ed04 	.word	0xe000ed04

08006138 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8006140:	2300      	movs	r3, #0
 8006142:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d018      	beq.n	800617c <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800614a:	4b14      	ldr	r3, [pc, #80]	@ (800619c <vTaskDelay+0x64>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00b      	beq.n	800616a <vTaskDelay+0x32>
        __asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	60bb      	str	r3, [r7, #8]
    }
 8006164:	bf00      	nop
 8006166:	bf00      	nop
 8006168:	e7fd      	b.n	8006166 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 800616a:	f000 f877 	bl	800625c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800616e:	2100      	movs	r1, #0
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 ff63 	bl	800703c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8006176:	f000 f87f 	bl	8006278 <xTaskResumeAll>
 800617a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d107      	bne.n	8006192 <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 8006182:	4b07      	ldr	r3, [pc, #28]	@ (80061a0 <vTaskDelay+0x68>)
 8006184:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006188:	601a      	str	r2, [r3, #0]
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006192:	bf00      	nop
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	2000033c 	.word	0x2000033c
 80061a0:	e000ed04 	.word	0xe000ed04

080061a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b086      	sub	sp, #24
 80061a8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80061aa:	4b24      	ldr	r3, [pc, #144]	@ (800623c <vTaskStartScheduler+0x98>)
 80061ac:	9301      	str	r3, [sp, #4]
 80061ae:	2300      	movs	r3, #0
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	2300      	movs	r3, #0
 80061b4:	2282      	movs	r2, #130	@ 0x82
 80061b6:	4922      	ldr	r1, [pc, #136]	@ (8006240 <vTaskStartScheduler+0x9c>)
 80061b8:	4822      	ldr	r0, [pc, #136]	@ (8006244 <vTaskStartScheduler+0xa0>)
 80061ba:	f7ff fe33 	bl	8005e24 <xTaskCreate>
 80061be:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d124      	bne.n	8006210 <vTaskStartScheduler+0x6c>
        __asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	60bb      	str	r3, [r7, #8]
    }
 80061d8:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80061da:	4b1b      	ldr	r3, [pc, #108]	@ (8006248 <vTaskStartScheduler+0xa4>)
 80061dc:	f04f 32ff 	mov.w	r2, #4294967295
 80061e0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80061e2:	4b1a      	ldr	r3, [pc, #104]	@ (800624c <vTaskStartScheduler+0xa8>)
 80061e4:	2201      	movs	r2, #1
 80061e6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80061e8:	4b19      	ldr	r3, [pc, #100]	@ (8006250 <vTaskStartScheduler+0xac>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80061ee:	4b19      	ldr	r3, [pc, #100]	@ (8006254 <vTaskStartScheduler+0xb0>)
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	4b12      	ldr	r3, [pc, #72]	@ (800623c <vTaskStartScheduler+0x98>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d102      	bne.n	8006200 <vTaskStartScheduler+0x5c>
 80061fa:	f002 facf 	bl	800879c <SEGGER_SYSVIEW_OnIdle>
 80061fe:	e004      	b.n	800620a <vTaskStartScheduler+0x66>
 8006200:	4b14      	ldr	r3, [pc, #80]	@ (8006254 <vTaskStartScheduler+0xb0>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4618      	mov	r0, r3
 8006206:	f002 fb27 	bl	8008858 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800620a:	f001 f823 	bl	8007254 <xPortStartScheduler>
 800620e:	e00f      	b.n	8006230 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006216:	d10b      	bne.n	8006230 <vTaskStartScheduler+0x8c>
        __asm volatile
 8006218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621c:	f383 8811 	msr	BASEPRI, r3
 8006220:	f3bf 8f6f 	isb	sy
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	607b      	str	r3, [r7, #4]
    }
 800622a:	bf00      	nop
 800622c:	bf00      	nop
 800622e:	e7fd      	b.n	800622c <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006230:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <vTaskStartScheduler+0xb4>)
 8006232:	681b      	ldr	r3, [r3, #0]
}
 8006234:	bf00      	nop
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	20000338 	.word	0x20000338
 8006240:	08008cb0 	.word	0x08008cb0
 8006244:	08006a99 	.word	0x08006a99
 8006248:	20000334 	.word	0x20000334
 800624c:	20000320 	.word	0x20000320
 8006250:	20000318 	.word	0x20000318
 8006254:	2000023c 	.word	0x2000023c
 8006258:	08008d3c 	.word	0x08008d3c

0800625c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800625c:	b480      	push	{r7}
 800625e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8006260:	4b04      	ldr	r3, [pc, #16]	@ (8006274 <vTaskSuspendAll+0x18>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	3301      	adds	r3, #1
 8006266:	4a03      	ldr	r2, [pc, #12]	@ (8006274 <vTaskSuspendAll+0x18>)
 8006268:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800626a:	bf00      	nop
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr
 8006274:	2000033c 	.word	0x2000033c

08006278 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b088      	sub	sp, #32
 800627c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800627e:	2300      	movs	r3, #0
 8006280:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006282:	2300      	movs	r3, #0
 8006284:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8006286:	4b73      	ldr	r3, [pc, #460]	@ (8006454 <xTaskResumeAll+0x1dc>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d10b      	bne.n	80062a6 <xTaskResumeAll+0x2e>
        __asm volatile
 800628e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006292:	f383 8811 	msr	BASEPRI, r3
 8006296:	f3bf 8f6f 	isb	sy
 800629a:	f3bf 8f4f 	dsb	sy
 800629e:	607b      	str	r3, [r7, #4]
    }
 80062a0:	bf00      	nop
 80062a2:	bf00      	nop
 80062a4:	e7fd      	b.n	80062a2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80062a6:	f001 f879 	bl	800739c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80062aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006454 <xTaskResumeAll+0x1dc>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	3b01      	subs	r3, #1
 80062b0:	4a68      	ldr	r2, [pc, #416]	@ (8006454 <xTaskResumeAll+0x1dc>)
 80062b2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062b4:	4b67      	ldr	r3, [pc, #412]	@ (8006454 <xTaskResumeAll+0x1dc>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f040 80c4 	bne.w	8006446 <xTaskResumeAll+0x1ce>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062be:	4b66      	ldr	r3, [pc, #408]	@ (8006458 <xTaskResumeAll+0x1e0>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 80bf 	beq.w	8006446 <xTaskResumeAll+0x1ce>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062c8:	e08e      	b.n	80063e8 <xTaskResumeAll+0x170>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062ca:	4b64      	ldr	r3, [pc, #400]	@ (800645c <xTaskResumeAll+0x1e4>)
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d6:	613b      	str	r3, [r7, #16]
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	69fa      	ldr	r2, [r7, #28]
 80062de:	6a12      	ldr	r2, [r2, #32]
 80062e0:	609a      	str	r2, [r3, #8]
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	69fa      	ldr	r2, [r7, #28]
 80062e8:	69d2      	ldr	r2, [r2, #28]
 80062ea:	605a      	str	r2, [r3, #4]
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	3318      	adds	r3, #24
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d103      	bne.n	8006300 <xTaskResumeAll+0x88>
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	6a1a      	ldr	r2, [r3, #32]
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	605a      	str	r2, [r3, #4]
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	2200      	movs	r2, #0
 8006304:	629a      	str	r2, [r3, #40]	@ 0x28
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	1e5a      	subs	r2, r3, #1
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	60fb      	str	r3, [r7, #12]
 8006316:	69fb      	ldr	r3, [r7, #28]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	69fa      	ldr	r2, [r7, #28]
 800631c:	68d2      	ldr	r2, [r2, #12]
 800631e:	609a      	str	r2, [r3, #8]
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	69fa      	ldr	r2, [r7, #28]
 8006326:	6892      	ldr	r2, [r2, #8]
 8006328:	605a      	str	r2, [r3, #4]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	3304      	adds	r3, #4
 8006332:	429a      	cmp	r2, r3
 8006334:	d103      	bne.n	800633e <xTaskResumeAll+0xc6>
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	605a      	str	r2, [r3, #4]
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	2200      	movs	r2, #0
 8006342:	615a      	str	r2, [r3, #20]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	1e5a      	subs	r2, r3, #1
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	4618      	mov	r0, r3
 8006352:	f002 fac3 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635a:	2201      	movs	r2, #1
 800635c:	409a      	lsls	r2, r3
 800635e:	4b40      	ldr	r3, [pc, #256]	@ (8006460 <xTaskResumeAll+0x1e8>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4313      	orrs	r3, r2
 8006364:	4a3e      	ldr	r2, [pc, #248]	@ (8006460 <xTaskResumeAll+0x1e8>)
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800636c:	493d      	ldr	r1, [pc, #244]	@ (8006464 <xTaskResumeAll+0x1ec>)
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	440b      	add	r3, r1
 8006378:	3304      	adds	r3, #4
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	60bb      	str	r3, [r7, #8]
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	68ba      	ldr	r2, [r7, #8]
 8006382:	609a      	str	r2, [r3, #8]
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	60da      	str	r2, [r3, #12]
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	3204      	adds	r2, #4
 8006394:	605a      	str	r2, [r3, #4]
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	1d1a      	adds	r2, r3, #4
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	609a      	str	r2, [r3, #8]
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a2:	4613      	mov	r3, r2
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	4413      	add	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4a2e      	ldr	r2, [pc, #184]	@ (8006464 <xTaskResumeAll+0x1ec>)
 80063ac:	441a      	add	r2, r3
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	615a      	str	r2, [r3, #20]
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b6:	492b      	ldr	r1, [pc, #172]	@ (8006464 <xTaskResumeAll+0x1ec>)
 80063b8:	4613      	mov	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4413      	add	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	440b      	add	r3, r1
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	1c59      	adds	r1, r3, #1
 80063c6:	4827      	ldr	r0, [pc, #156]	@ (8006464 <xTaskResumeAll+0x1ec>)
 80063c8:	4613      	mov	r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	4413      	add	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4403      	add	r3, r0
 80063d2:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d8:	4b23      	ldr	r3, [pc, #140]	@ (8006468 <xTaskResumeAll+0x1f0>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063de:	429a      	cmp	r2, r3
 80063e0:	d302      	bcc.n	80063e8 <xTaskResumeAll+0x170>
                    {
                        xYieldPending = pdTRUE;
 80063e2:	4b22      	ldr	r3, [pc, #136]	@ (800646c <xTaskResumeAll+0x1f4>)
 80063e4:	2201      	movs	r2, #1
 80063e6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063e8:	4b1c      	ldr	r3, [pc, #112]	@ (800645c <xTaskResumeAll+0x1e4>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f47f af6c 	bne.w	80062ca <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d001      	beq.n	80063fc <xTaskResumeAll+0x184>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80063f8:	f000 fbe4 	bl	8006bc4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80063fc:	4b1c      	ldr	r3, [pc, #112]	@ (8006470 <xTaskResumeAll+0x1f8>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d010      	beq.n	800642a <xTaskResumeAll+0x1b2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8006408:	f000 f836 	bl	8006478 <xTaskIncrementTick>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d002      	beq.n	8006418 <xTaskResumeAll+0x1a0>
                            {
                                xYieldPending = pdTRUE;
 8006412:	4b16      	ldr	r3, [pc, #88]	@ (800646c <xTaskResumeAll+0x1f4>)
 8006414:	2201      	movs	r2, #1
 8006416:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	3b01      	subs	r3, #1
 800641c:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1f1      	bne.n	8006408 <xTaskResumeAll+0x190>

                        xPendedTicks = 0;
 8006424:	4b12      	ldr	r3, [pc, #72]	@ (8006470 <xTaskResumeAll+0x1f8>)
 8006426:	2200      	movs	r2, #0
 8006428:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800642a:	4b10      	ldr	r3, [pc, #64]	@ (800646c <xTaskResumeAll+0x1f4>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d009      	beq.n	8006446 <xTaskResumeAll+0x1ce>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8006432:	2301      	movs	r3, #1
 8006434:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006436:	4b0f      	ldr	r3, [pc, #60]	@ (8006474 <xTaskResumeAll+0x1fc>)
 8006438:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800643c:	601a      	str	r2, [r3, #0]
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006446:	f000 ffdb 	bl	8007400 <vPortExitCritical>

    return xAlreadyYielded;
 800644a:	69bb      	ldr	r3, [r7, #24]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3720      	adds	r7, #32
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	2000033c 	.word	0x2000033c
 8006458:	20000314 	.word	0x20000314
 800645c:	200002d4 	.word	0x200002d4
 8006460:	2000031c 	.word	0x2000031c
 8006464:	20000240 	.word	0x20000240
 8006468:	2000023c 	.word	0x2000023c
 800646c:	20000328 	.word	0x20000328
 8006470:	20000324 	.word	0x20000324
 8006474:	e000ed04 	.word	0xe000ed04

08006478 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b08a      	sub	sp, #40	@ 0x28
 800647c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800647e:	2300      	movs	r3, #0
 8006480:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006482:	4b80      	ldr	r3, [pc, #512]	@ (8006684 <xTaskIncrementTick+0x20c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	f040 80f1 	bne.w	800666e <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800648c:	4b7e      	ldr	r3, [pc, #504]	@ (8006688 <xTaskIncrementTick+0x210>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	3301      	adds	r3, #1
 8006492:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006494:	4a7c      	ldr	r2, [pc, #496]	@ (8006688 <xTaskIncrementTick+0x210>)
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800649a:	6a3b      	ldr	r3, [r7, #32]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d121      	bne.n	80064e4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80064a0:	4b7a      	ldr	r3, [pc, #488]	@ (800668c <xTaskIncrementTick+0x214>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00b      	beq.n	80064c2 <xTaskIncrementTick+0x4a>
        __asm volatile
 80064aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ae:	f383 8811 	msr	BASEPRI, r3
 80064b2:	f3bf 8f6f 	isb	sy
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	607b      	str	r3, [r7, #4]
    }
 80064bc:	bf00      	nop
 80064be:	bf00      	nop
 80064c0:	e7fd      	b.n	80064be <xTaskIncrementTick+0x46>
 80064c2:	4b72      	ldr	r3, [pc, #456]	@ (800668c <xTaskIncrementTick+0x214>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	61fb      	str	r3, [r7, #28]
 80064c8:	4b71      	ldr	r3, [pc, #452]	@ (8006690 <xTaskIncrementTick+0x218>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a6f      	ldr	r2, [pc, #444]	@ (800668c <xTaskIncrementTick+0x214>)
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	4a6f      	ldr	r2, [pc, #444]	@ (8006690 <xTaskIncrementTick+0x218>)
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	4b6f      	ldr	r3, [pc, #444]	@ (8006694 <xTaskIncrementTick+0x21c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3301      	adds	r3, #1
 80064dc:	4a6d      	ldr	r2, [pc, #436]	@ (8006694 <xTaskIncrementTick+0x21c>)
 80064de:	6013      	str	r3, [r2, #0]
 80064e0:	f000 fb70 	bl	8006bc4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80064e4:	4b6c      	ldr	r3, [pc, #432]	@ (8006698 <xTaskIncrementTick+0x220>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	6a3a      	ldr	r2, [r7, #32]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	f0c0 80aa 	bcc.w	8006644 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064f0:	4b66      	ldr	r3, [pc, #408]	@ (800668c <xTaskIncrementTick+0x214>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d104      	bne.n	8006504 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064fa:	4b67      	ldr	r3, [pc, #412]	@ (8006698 <xTaskIncrementTick+0x220>)
 80064fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006500:	601a      	str	r2, [r3, #0]
                    break;
 8006502:	e09f      	b.n	8006644 <xTaskIncrementTick+0x1cc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006504:	4b61      	ldr	r3, [pc, #388]	@ (800668c <xTaskIncrementTick+0x214>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006514:	6a3a      	ldr	r2, [r7, #32]
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	429a      	cmp	r2, r3
 800651a:	d203      	bcs.n	8006524 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800651c:	4a5e      	ldr	r2, [pc, #376]	@ (8006698 <xTaskIncrementTick+0x220>)
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8006522:	e08f      	b.n	8006644 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	613b      	str	r3, [r7, #16]
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	68d2      	ldr	r2, [r2, #12]
 8006532:	609a      	str	r2, [r3, #8]
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	69ba      	ldr	r2, [r7, #24]
 800653a:	6892      	ldr	r2, [r2, #8]
 800653c:	605a      	str	r2, [r3, #4]
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	3304      	adds	r3, #4
 8006546:	429a      	cmp	r2, r3
 8006548:	d103      	bne.n	8006552 <xTaskIncrementTick+0xda>
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	605a      	str	r2, [r3, #4]
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	2200      	movs	r2, #0
 8006556:	615a      	str	r2, [r3, #20]
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	1e5a      	subs	r2, r3, #1
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006566:	2b00      	cmp	r3, #0
 8006568:	d01e      	beq.n	80065a8 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	60fb      	str	r3, [r7, #12]
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	69db      	ldr	r3, [r3, #28]
 8006574:	69ba      	ldr	r2, [r7, #24]
 8006576:	6a12      	ldr	r2, [r2, #32]
 8006578:	609a      	str	r2, [r3, #8]
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	69ba      	ldr	r2, [r7, #24]
 8006580:	69d2      	ldr	r2, [r2, #28]
 8006582:	605a      	str	r2, [r3, #4]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	685a      	ldr	r2, [r3, #4]
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	3318      	adds	r3, #24
 800658c:	429a      	cmp	r2, r3
 800658e:	d103      	bne.n	8006598 <xTaskIncrementTick+0x120>
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	6a1a      	ldr	r2, [r3, #32]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	605a      	str	r2, [r3, #4]
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	2200      	movs	r2, #0
 800659c:	629a      	str	r2, [r3, #40]	@ 0x28
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	1e5a      	subs	r2, r3, #1
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f002 f996 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b4:	2201      	movs	r2, #1
 80065b6:	409a      	lsls	r2, r3
 80065b8:	4b38      	ldr	r3, [pc, #224]	@ (800669c <xTaskIncrementTick+0x224>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4313      	orrs	r3, r2
 80065be:	4a37      	ldr	r2, [pc, #220]	@ (800669c <xTaskIncrementTick+0x224>)
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c6:	4936      	ldr	r1, [pc, #216]	@ (80066a0 <xTaskIncrementTick+0x228>)
 80065c8:	4613      	mov	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	440b      	add	r3, r1
 80065d2:	3304      	adds	r3, #4
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	60bb      	str	r3, [r7, #8]
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	609a      	str	r2, [r3, #8]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	60da      	str	r2, [r3, #12]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	3204      	adds	r2, #4
 80065ee:	605a      	str	r2, [r3, #4]
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	1d1a      	adds	r2, r3, #4
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	609a      	str	r2, [r3, #8]
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065fc:	4613      	mov	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	4a26      	ldr	r2, [pc, #152]	@ (80066a0 <xTaskIncrementTick+0x228>)
 8006606:	441a      	add	r2, r3
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	615a      	str	r2, [r3, #20]
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006610:	4923      	ldr	r1, [pc, #140]	@ (80066a0 <xTaskIncrementTick+0x228>)
 8006612:	4613      	mov	r3, r2
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	4413      	add	r3, r2
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	440b      	add	r3, r1
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	1c59      	adds	r1, r3, #1
 8006620:	481f      	ldr	r0, [pc, #124]	@ (80066a0 <xTaskIncrementTick+0x228>)
 8006622:	4613      	mov	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4413      	add	r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4403      	add	r3, r0
 800662c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006632:	4b1c      	ldr	r3, [pc, #112]	@ (80066a4 <xTaskIncrementTick+0x22c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006638:	429a      	cmp	r2, r3
 800663a:	f67f af59 	bls.w	80064f0 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 800663e:	2301      	movs	r3, #1
 8006640:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006642:	e755      	b.n	80064f0 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006644:	4b17      	ldr	r3, [pc, #92]	@ (80066a4 <xTaskIncrementTick+0x22c>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800664a:	4915      	ldr	r1, [pc, #84]	@ (80066a0 <xTaskIncrementTick+0x228>)
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	440b      	add	r3, r1
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d901      	bls.n	8006660 <xTaskIncrementTick+0x1e8>
            {
                xSwitchRequired = pdTRUE;
 800665c:	2301      	movs	r3, #1
 800665e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8006660:	4b11      	ldr	r3, [pc, #68]	@ (80066a8 <xTaskIncrementTick+0x230>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d007      	beq.n	8006678 <xTaskIncrementTick+0x200>
            {
                xSwitchRequired = pdTRUE;
 8006668:	2301      	movs	r3, #1
 800666a:	627b      	str	r3, [r7, #36]	@ 0x24
 800666c:	e004      	b.n	8006678 <xTaskIncrementTick+0x200>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800666e:	4b0f      	ldr	r3, [pc, #60]	@ (80066ac <xTaskIncrementTick+0x234>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3301      	adds	r3, #1
 8006674:	4a0d      	ldr	r2, [pc, #52]	@ (80066ac <xTaskIncrementTick+0x234>)
 8006676:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8006678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800667a:	4618      	mov	r0, r3
 800667c:	3728      	adds	r7, #40	@ 0x28
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	2000033c 	.word	0x2000033c
 8006688:	20000318 	.word	0x20000318
 800668c:	200002cc 	.word	0x200002cc
 8006690:	200002d0 	.word	0x200002d0
 8006694:	2000032c 	.word	0x2000032c
 8006698:	20000334 	.word	0x20000334
 800669c:	2000031c 	.word	0x2000031c
 80066a0:	20000240 	.word	0x20000240
 80066a4:	2000023c 	.word	0x2000023c
 80066a8:	20000328 	.word	0x20000328
 80066ac:	20000324 	.word	0x20000324

080066b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80066b6:	4b2d      	ldr	r3, [pc, #180]	@ (800676c <vTaskSwitchContext+0xbc>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80066be:	4b2c      	ldr	r3, [pc, #176]	@ (8006770 <vTaskSwitchContext+0xc0>)
 80066c0:	2201      	movs	r2, #1
 80066c2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80066c4:	e04e      	b.n	8006764 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 80066c6:	4b2a      	ldr	r3, [pc, #168]	@ (8006770 <vTaskSwitchContext+0xc0>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066cc:	4b29      	ldr	r3, [pc, #164]	@ (8006774 <vTaskSwitchContext+0xc4>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	fab3 f383 	clz	r3, r3
 80066d8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80066da:	7afb      	ldrb	r3, [r7, #11]
 80066dc:	f1c3 031f 	rsb	r3, r3, #31
 80066e0:	617b      	str	r3, [r7, #20]
 80066e2:	4925      	ldr	r1, [pc, #148]	@ (8006778 <vTaskSwitchContext+0xc8>)
 80066e4:	697a      	ldr	r2, [r7, #20]
 80066e6:	4613      	mov	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	4413      	add	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	440b      	add	r3, r1
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10b      	bne.n	800670e <vTaskSwitchContext+0x5e>
        __asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	607b      	str	r3, [r7, #4]
    }
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <vTaskSwitchContext+0x5a>
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	4613      	mov	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4413      	add	r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	4a17      	ldr	r2, [pc, #92]	@ (8006778 <vTaskSwitchContext+0xc8>)
 800671a:	4413      	add	r3, r2
 800671c:	613b      	str	r3, [r7, #16]
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	605a      	str	r2, [r3, #4]
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	3308      	adds	r3, #8
 8006730:	429a      	cmp	r2, r3
 8006732:	d104      	bne.n	800673e <vTaskSwitchContext+0x8e>
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	605a      	str	r2, [r3, #4]
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	4a0d      	ldr	r2, [pc, #52]	@ (800677c <vTaskSwitchContext+0xcc>)
 8006746:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8006748:	4b0c      	ldr	r3, [pc, #48]	@ (800677c <vTaskSwitchContext+0xcc>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	4b0c      	ldr	r3, [pc, #48]	@ (8006780 <vTaskSwitchContext+0xd0>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	429a      	cmp	r2, r3
 8006752:	d102      	bne.n	800675a <vTaskSwitchContext+0xaa>
 8006754:	f002 f822 	bl	800879c <SEGGER_SYSVIEW_OnIdle>
}
 8006758:	e004      	b.n	8006764 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 800675a:	4b08      	ldr	r3, [pc, #32]	@ (800677c <vTaskSwitchContext+0xcc>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f002 f87a 	bl	8008858 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8006764:	bf00      	nop
 8006766:	3718      	adds	r7, #24
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	2000033c 	.word	0x2000033c
 8006770:	20000328 	.word	0x20000328
 8006774:	2000031c 	.word	0x2000031c
 8006778:	20000240 	.word	0x20000240
 800677c:	2000023c 	.word	0x2000023c
 8006780:	20000338 	.word	0x20000338

08006784 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10b      	bne.n	80067ac <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8006794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006798:	f383 8811 	msr	BASEPRI, r3
 800679c:	f3bf 8f6f 	isb	sy
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	60fb      	str	r3, [r7, #12]
    }
 80067a6:	bf00      	nop
 80067a8:	bf00      	nop
 80067aa:	e7fd      	b.n	80067a8 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067ac:	4b07      	ldr	r3, [pc, #28]	@ (80067cc <vTaskPlaceOnEventList+0x48>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	3318      	adds	r3, #24
 80067b2:	4619      	mov	r1, r3
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f7fe fdd8 	bl	800536a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80067ba:	2101      	movs	r1, #1
 80067bc:	6838      	ldr	r0, [r7, #0]
 80067be:	f000 fc3d 	bl	800703c <prvAddCurrentTaskToDelayedList>
}
 80067c2:	bf00      	nop
 80067c4:	3710      	adds	r7, #16
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	2000023c 	.word	0x2000023c

080067d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	@ 0x28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	68db      	ldr	r3, [r3, #12]
 80067de:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80067e0:	6a3b      	ldr	r3, [r7, #32]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10b      	bne.n	80067fe <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80067e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	60fb      	str	r3, [r7, #12]
    }
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	e7fd      	b.n	80067fa <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80067fe:	6a3b      	ldr	r3, [r7, #32]
 8006800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006802:	61fb      	str	r3, [r7, #28]
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	6a3a      	ldr	r2, [r7, #32]
 800680a:	6a12      	ldr	r2, [r2, #32]
 800680c:	609a      	str	r2, [r3, #8]
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	6a3a      	ldr	r2, [r7, #32]
 8006814:	69d2      	ldr	r2, [r2, #28]
 8006816:	605a      	str	r2, [r3, #4]
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	6a3b      	ldr	r3, [r7, #32]
 800681e:	3318      	adds	r3, #24
 8006820:	429a      	cmp	r2, r3
 8006822:	d103      	bne.n	800682c <xTaskRemoveFromEventList+0x5c>
 8006824:	6a3b      	ldr	r3, [r7, #32]
 8006826:	6a1a      	ldr	r2, [r3, #32]
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	605a      	str	r2, [r3, #4]
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	2200      	movs	r2, #0
 8006830:	629a      	str	r2, [r3, #40]	@ 0x28
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	1e5a      	subs	r2, r3, #1
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800683c:	4b4b      	ldr	r3, [pc, #300]	@ (800696c <xTaskRemoveFromEventList+0x19c>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d162      	bne.n	800690a <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8006844:	6a3b      	ldr	r3, [r7, #32]
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	6a3a      	ldr	r2, [r7, #32]
 8006850:	68d2      	ldr	r2, [r2, #12]
 8006852:	609a      	str	r2, [r3, #8]
 8006854:	6a3b      	ldr	r3, [r7, #32]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	6a3a      	ldr	r2, [r7, #32]
 800685a:	6892      	ldr	r2, [r2, #8]
 800685c:	605a      	str	r2, [r3, #4]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	685a      	ldr	r2, [r3, #4]
 8006862:	6a3b      	ldr	r3, [r7, #32]
 8006864:	3304      	adds	r3, #4
 8006866:	429a      	cmp	r2, r3
 8006868:	d103      	bne.n	8006872 <xTaskRemoveFromEventList+0xa2>
 800686a:	6a3b      	ldr	r3, [r7, #32]
 800686c:	68da      	ldr	r2, [r3, #12]
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	605a      	str	r2, [r3, #4]
 8006872:	6a3b      	ldr	r3, [r7, #32]
 8006874:	2200      	movs	r2, #0
 8006876:	615a      	str	r2, [r3, #20]
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	1e5a      	subs	r2, r3, #1
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	4618      	mov	r0, r3
 8006886:	f002 f829 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 800688a:	6a3b      	ldr	r3, [r7, #32]
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	2201      	movs	r2, #1
 8006890:	409a      	lsls	r2, r3
 8006892:	4b37      	ldr	r3, [pc, #220]	@ (8006970 <xTaskRemoveFromEventList+0x1a0>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4313      	orrs	r3, r2
 8006898:	4a35      	ldr	r2, [pc, #212]	@ (8006970 <xTaskRemoveFromEventList+0x1a0>)
 800689a:	6013      	str	r3, [r2, #0]
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a0:	4934      	ldr	r1, [pc, #208]	@ (8006974 <xTaskRemoveFromEventList+0x1a4>)
 80068a2:	4613      	mov	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	440b      	add	r3, r1
 80068ac:	3304      	adds	r3, #4
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	613b      	str	r3, [r7, #16]
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	609a      	str	r2, [r3, #8]
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	689a      	ldr	r2, [r3, #8]
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	60da      	str	r2, [r3, #12]
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	6a3a      	ldr	r2, [r7, #32]
 80068c6:	3204      	adds	r2, #4
 80068c8:	605a      	str	r2, [r3, #4]
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	1d1a      	adds	r2, r3, #4
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	609a      	str	r2, [r3, #8]
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d6:	4613      	mov	r3, r2
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	4413      	add	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4a25      	ldr	r2, [pc, #148]	@ (8006974 <xTaskRemoveFromEventList+0x1a4>)
 80068e0:	441a      	add	r2, r3
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	615a      	str	r2, [r3, #20]
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ea:	4922      	ldr	r1, [pc, #136]	@ (8006974 <xTaskRemoveFromEventList+0x1a4>)
 80068ec:	4613      	mov	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	4413      	add	r3, r2
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	440b      	add	r3, r1
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	1c59      	adds	r1, r3, #1
 80068fa:	481e      	ldr	r0, [pc, #120]	@ (8006974 <xTaskRemoveFromEventList+0x1a4>)
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4403      	add	r3, r0
 8006906:	6019      	str	r1, [r3, #0]
 8006908:	e01b      	b.n	8006942 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800690a:	4b1b      	ldr	r3, [pc, #108]	@ (8006978 <xTaskRemoveFromEventList+0x1a8>)
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	61bb      	str	r3, [r7, #24]
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	61da      	str	r2, [r3, #28]
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	689a      	ldr	r2, [r3, #8]
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	621a      	str	r2, [r3, #32]
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	6a3a      	ldr	r2, [r7, #32]
 8006924:	3218      	adds	r2, #24
 8006926:	605a      	str	r2, [r3, #4]
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	f103 0218 	add.w	r2, r3, #24
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	609a      	str	r2, [r3, #8]
 8006932:	6a3b      	ldr	r3, [r7, #32]
 8006934:	4a10      	ldr	r2, [pc, #64]	@ (8006978 <xTaskRemoveFromEventList+0x1a8>)
 8006936:	629a      	str	r2, [r3, #40]	@ 0x28
 8006938:	4b0f      	ldr	r3, [pc, #60]	@ (8006978 <xTaskRemoveFromEventList+0x1a8>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3301      	adds	r3, #1
 800693e:	4a0e      	ldr	r2, [pc, #56]	@ (8006978 <xTaskRemoveFromEventList+0x1a8>)
 8006940:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006946:	4b0d      	ldr	r3, [pc, #52]	@ (800697c <xTaskRemoveFromEventList+0x1ac>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694c:	429a      	cmp	r2, r3
 800694e:	d905      	bls.n	800695c <xTaskRemoveFromEventList+0x18c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8006950:	2301      	movs	r3, #1
 8006952:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8006954:	4b0a      	ldr	r3, [pc, #40]	@ (8006980 <xTaskRemoveFromEventList+0x1b0>)
 8006956:	2201      	movs	r2, #1
 8006958:	601a      	str	r2, [r3, #0]
 800695a:	e001      	b.n	8006960 <xTaskRemoveFromEventList+0x190>
    }
    else
    {
        xReturn = pdFALSE;
 800695c:	2300      	movs	r3, #0
 800695e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006962:	4618      	mov	r0, r3
 8006964:	3728      	adds	r7, #40	@ 0x28
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	2000033c 	.word	0x2000033c
 8006970:	2000031c 	.word	0x2000031c
 8006974:	20000240 	.word	0x20000240
 8006978:	200002d4 	.word	0x200002d4
 800697c:	2000023c 	.word	0x2000023c
 8006980:	20000328 	.word	0x20000328

08006984 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800698c:	4b06      	ldr	r3, [pc, #24]	@ (80069a8 <vTaskInternalSetTimeOutState+0x24>)
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006994:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <vTaskInternalSetTimeOutState+0x28>)
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	605a      	str	r2, [r3, #4]
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	2000032c 	.word	0x2000032c
 80069ac:	20000318 	.word	0x20000318

080069b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10b      	bne.n	80069d8 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	613b      	str	r3, [r7, #16]
    }
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10b      	bne.n	80069f6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	60fb      	str	r3, [r7, #12]
    }
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80069f6:	f000 fcd1 	bl	800739c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80069fa:	4b1f      	ldr	r3, [pc, #124]	@ (8006a78 <xTaskCheckForTimeOut+0xc8>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	69ba      	ldr	r2, [r7, #24]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a12:	d102      	bne.n	8006a1a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006a14:	2300      	movs	r3, #0
 8006a16:	61fb      	str	r3, [r7, #28]
 8006a18:	e026      	b.n	8006a68 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	4b17      	ldr	r3, [pc, #92]	@ (8006a7c <xTaskCheckForTimeOut+0xcc>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d00a      	beq.n	8006a3c <xTaskCheckForTimeOut+0x8c>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d305      	bcc.n	8006a3c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006a30:	2301      	movs	r3, #1
 8006a32:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	2200      	movs	r2, #0
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	e015      	b.n	8006a68 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d20b      	bcs.n	8006a5e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	1ad2      	subs	r2, r2, r3
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f7ff ff96 	bl	8006984 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	61fb      	str	r3, [r7, #28]
 8006a5c:	e004      	b.n	8006a68 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	2200      	movs	r2, #0
 8006a62:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006a64:	2301      	movs	r3, #1
 8006a66:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006a68:	f000 fcca 	bl	8007400 <vPortExitCritical>

    return xReturn;
 8006a6c:	69fb      	ldr	r3, [r7, #28]
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3720      	adds	r7, #32
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	20000318 	.word	0x20000318
 8006a7c:	2000032c 	.word	0x2000032c

08006a80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006a80:	b480      	push	{r7}
 8006a82:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8006a84:	4b03      	ldr	r3, [pc, #12]	@ (8006a94 <vTaskMissedYield+0x14>)
 8006a86:	2201      	movs	r2, #1
 8006a88:	601a      	str	r2, [r3, #0]
}
 8006a8a:	bf00      	nop
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	20000328 	.word	0x20000328

08006a98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b082      	sub	sp, #8
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006aa0:	f000 f852 	bl	8006b48 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006aa4:	4b06      	ldr	r3, [pc, #24]	@ (8006ac0 <prvIdleTask+0x28>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d9f9      	bls.n	8006aa0 <prvIdleTask+0x8>
            {
                taskYIELD();
 8006aac:	4b05      	ldr	r3, [pc, #20]	@ (8006ac4 <prvIdleTask+0x2c>)
 8006aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ab2:	601a      	str	r2, [r3, #0]
 8006ab4:	f3bf 8f4f 	dsb	sy
 8006ab8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006abc:	e7f0      	b.n	8006aa0 <prvIdleTask+0x8>
 8006abe:	bf00      	nop
 8006ac0:	20000240 	.word	0x20000240
 8006ac4:	e000ed04 	.word	0xe000ed04

08006ac8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ace:	2300      	movs	r3, #0
 8006ad0:	607b      	str	r3, [r7, #4]
 8006ad2:	e00c      	b.n	8006aee <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	4413      	add	r3, r2
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	4a12      	ldr	r2, [pc, #72]	@ (8006b28 <prvInitialiseTaskLists+0x60>)
 8006ae0:	4413      	add	r3, r2
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7fe fc14 	bl	8005310 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	3301      	adds	r3, #1
 8006aec:	607b      	str	r3, [r7, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d9ef      	bls.n	8006ad4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006af4:	480d      	ldr	r0, [pc, #52]	@ (8006b2c <prvInitialiseTaskLists+0x64>)
 8006af6:	f7fe fc0b 	bl	8005310 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006afa:	480d      	ldr	r0, [pc, #52]	@ (8006b30 <prvInitialiseTaskLists+0x68>)
 8006afc:	f7fe fc08 	bl	8005310 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006b00:	480c      	ldr	r0, [pc, #48]	@ (8006b34 <prvInitialiseTaskLists+0x6c>)
 8006b02:	f7fe fc05 	bl	8005310 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006b06:	480c      	ldr	r0, [pc, #48]	@ (8006b38 <prvInitialiseTaskLists+0x70>)
 8006b08:	f7fe fc02 	bl	8005310 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8006b0c:	480b      	ldr	r0, [pc, #44]	@ (8006b3c <prvInitialiseTaskLists+0x74>)
 8006b0e:	f7fe fbff 	bl	8005310 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006b12:	4b0b      	ldr	r3, [pc, #44]	@ (8006b40 <prvInitialiseTaskLists+0x78>)
 8006b14:	4a05      	ldr	r2, [pc, #20]	@ (8006b2c <prvInitialiseTaskLists+0x64>)
 8006b16:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006b18:	4b0a      	ldr	r3, [pc, #40]	@ (8006b44 <prvInitialiseTaskLists+0x7c>)
 8006b1a:	4a05      	ldr	r2, [pc, #20]	@ (8006b30 <prvInitialiseTaskLists+0x68>)
 8006b1c:	601a      	str	r2, [r3, #0]
}
 8006b1e:	bf00      	nop
 8006b20:	3708      	adds	r7, #8
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	20000240 	.word	0x20000240
 8006b2c:	200002a4 	.word	0x200002a4
 8006b30:	200002b8 	.word	0x200002b8
 8006b34:	200002d4 	.word	0x200002d4
 8006b38:	200002e8 	.word	0x200002e8
 8006b3c:	20000300 	.word	0x20000300
 8006b40:	200002cc 	.word	0x200002cc
 8006b44:	200002d0 	.word	0x200002d0

08006b48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b4e:	e019      	b.n	8006b84 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8006b50:	f000 fc24 	bl	800739c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b54:	4b10      	ldr	r3, [pc, #64]	@ (8006b98 <prvCheckTasksWaitingTermination+0x50>)
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3304      	adds	r3, #4
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7fe fc3b 	bl	80053dc <uxListRemove>
                --uxCurrentNumberOfTasks;
 8006b66:	4b0d      	ldr	r3, [pc, #52]	@ (8006b9c <prvCheckTasksWaitingTermination+0x54>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8006b9c <prvCheckTasksWaitingTermination+0x54>)
 8006b6e:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8006b70:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba0 <prvCheckTasksWaitingTermination+0x58>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	4a0a      	ldr	r2, [pc, #40]	@ (8006ba0 <prvCheckTasksWaitingTermination+0x58>)
 8006b78:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8006b7a:	f000 fc41 	bl	8007400 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f810 	bl	8006ba4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b84:	4b06      	ldr	r3, [pc, #24]	@ (8006ba0 <prvCheckTasksWaitingTermination+0x58>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1e1      	bne.n	8006b50 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006b8c:	bf00      	nop
 8006b8e:	bf00      	nop
 8006b90:	3708      	adds	r7, #8
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	200002e8 	.word	0x200002e8
 8006b9c:	20000314 	.word	0x20000314
 8006ba0:	200002fc 	.word	0x200002fc

08006ba4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b082      	sub	sp, #8
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f000 fd97 	bl	80076e4 <vPortFree>
            vPortFree( pxTCB );
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 fd94 	bl	80076e4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006bbc:	bf00      	nop
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8006bf4 <prvResetNextTaskUnblockTime+0x30>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d104      	bne.n	8006bdc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006bd2:	4b09      	ldr	r3, [pc, #36]	@ (8006bf8 <prvResetNextTaskUnblockTime+0x34>)
 8006bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006bda:	e005      	b.n	8006be8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006bdc:	4b05      	ldr	r3, [pc, #20]	@ (8006bf4 <prvResetNextTaskUnblockTime+0x30>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a04      	ldr	r2, [pc, #16]	@ (8006bf8 <prvResetNextTaskUnblockTime+0x34>)
 8006be6:	6013      	str	r3, [r2, #0]
}
 8006be8:	bf00      	nop
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	200002cc 	.word	0x200002cc
 8006bf8:	20000334 	.word	0x20000334

08006bfc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f000 808b 	beq.w	8006d2a <xTaskPriorityInherit+0x12e>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c18:	4b46      	ldr	r3, [pc, #280]	@ (8006d34 <xTaskPriorityInherit+0x138>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d27a      	bcs.n	8006d18 <xTaskPriorityInherit+0x11c>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	db06      	blt.n	8006c38 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c2a:	4b42      	ldr	r3, [pc, #264]	@ (8006d34 <xTaskPriorityInherit+0x138>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c30:	f1c3 0205 	rsb	r2, r3, #5
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	6959      	ldr	r1, [r3, #20]
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	4a3b      	ldr	r2, [pc, #236]	@ (8006d38 <xTaskPriorityInherit+0x13c>)
 8006c4a:	4413      	add	r3, r2
 8006c4c:	4299      	cmp	r1, r3
 8006c4e:	d15b      	bne.n	8006d08 <xTaskPriorityInherit+0x10c>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	3304      	adds	r3, #4
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7fe fbc1 	bl	80053dc <uxListRemove>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10a      	bne.n	8006c76 <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c64:	2201      	movs	r2, #1
 8006c66:	fa02 f303 	lsl.w	r3, r2, r3
 8006c6a:	43da      	mvns	r2, r3
 8006c6c:	4b33      	ldr	r3, [pc, #204]	@ (8006d3c <xTaskPriorityInherit+0x140>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4013      	ands	r3, r2
 8006c72:	4a32      	ldr	r2, [pc, #200]	@ (8006d3c <xTaskPriorityInherit+0x140>)
 8006c74:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c76:	4b2f      	ldr	r3, [pc, #188]	@ (8006d34 <xTaskPriorityInherit+0x138>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f001 fe2a 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	409a      	lsls	r2, r3
 8006c90:	4b2a      	ldr	r3, [pc, #168]	@ (8006d3c <xTaskPriorityInherit+0x140>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	4a29      	ldr	r2, [pc, #164]	@ (8006d3c <xTaskPriorityInherit+0x140>)
 8006c98:	6013      	str	r3, [r2, #0]
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c9e:	4926      	ldr	r1, [pc, #152]	@ (8006d38 <xTaskPriorityInherit+0x13c>)
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	4413      	add	r3, r2
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	440b      	add	r3, r1
 8006caa:	3304      	adds	r3, #4
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	609a      	str	r2, [r3, #8]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	689a      	ldr	r2, [r3, #8]
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	60da      	str	r2, [r3, #12]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	3204      	adds	r2, #4
 8006cc6:	605a      	str	r2, [r3, #4]
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	1d1a      	adds	r2, r3, #4
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	609a      	str	r2, [r3, #8]
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	4413      	add	r3, r2
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4a16      	ldr	r2, [pc, #88]	@ (8006d38 <xTaskPriorityInherit+0x13c>)
 8006cde:	441a      	add	r2, r3
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	615a      	str	r2, [r3, #20]
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce8:	4913      	ldr	r1, [pc, #76]	@ (8006d38 <xTaskPriorityInherit+0x13c>)
 8006cea:	4613      	mov	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	4413      	add	r3, r2
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	440b      	add	r3, r1
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	1c59      	adds	r1, r3, #1
 8006cf8:	480f      	ldr	r0, [pc, #60]	@ (8006d38 <xTaskPriorityInherit+0x13c>)
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4403      	add	r3, r0
 8006d04:	6019      	str	r1, [r3, #0]
 8006d06:	e004      	b.n	8006d12 <xTaskPriorityInherit+0x116>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d08:	4b0a      	ldr	r3, [pc, #40]	@ (8006d34 <xTaskPriorityInherit+0x138>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8006d12:	2301      	movs	r3, #1
 8006d14:	617b      	str	r3, [r7, #20]
 8006d16:	e008      	b.n	8006d2a <xTaskPriorityInherit+0x12e>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d1c:	4b05      	ldr	r3, [pc, #20]	@ (8006d34 <xTaskPriorityInherit+0x138>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d201      	bcs.n	8006d2a <xTaskPriorityInherit+0x12e>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8006d26:	2301      	movs	r3, #1
 8006d28:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006d2a:	697b      	ldr	r3, [r7, #20]
    }
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3718      	adds	r7, #24
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	2000023c 	.word	0x2000023c
 8006d38:	20000240 	.word	0x20000240
 8006d3c:	2000031c 	.word	0x2000031c

08006d40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b088      	sub	sp, #32
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 8092 	beq.w	8006e7c <xTaskPriorityDisinherit+0x13c>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006d58:	4b4b      	ldr	r3, [pc, #300]	@ (8006e88 <xTaskPriorityDisinherit+0x148>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	69ba      	ldr	r2, [r7, #24]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d00b      	beq.n	8006d7a <xTaskPriorityDisinherit+0x3a>
        __asm volatile
 8006d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	613b      	str	r3, [r7, #16]
    }
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop
 8006d78:	e7fd      	b.n	8006d76 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10b      	bne.n	8006d9a <xTaskPriorityDisinherit+0x5a>
        __asm volatile
 8006d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d86:	f383 8811 	msr	BASEPRI, r3
 8006d8a:	f3bf 8f6f 	isb	sy
 8006d8e:	f3bf 8f4f 	dsb	sy
 8006d92:	60fb      	str	r3, [r7, #12]
    }
 8006d94:	bf00      	nop
 8006d96:	bf00      	nop
 8006d98:	e7fd      	b.n	8006d96 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d9e:	1e5a      	subs	r2, r3, #1
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d065      	beq.n	8006e7c <xTaskPriorityDisinherit+0x13c>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d161      	bne.n	8006e7c <xTaskPriorityDisinherit+0x13c>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	3304      	adds	r3, #4
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7fe fb0d 	bl	80053dc <uxListRemove>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d10a      	bne.n	8006dde <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dcc:	2201      	movs	r2, #1
 8006dce:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd2:	43da      	mvns	r2, r3
 8006dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8006e8c <xTaskPriorityDisinherit+0x14c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4013      	ands	r3, r2
 8006dda:	4a2c      	ldr	r2, [pc, #176]	@ (8006e8c <xTaskPriorityDisinherit+0x14c>)
 8006ddc:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dea:	f1c3 0205 	rsb	r2, r3, #5
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	4618      	mov	r0, r3
 8006df6:	f001 fd71 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfe:	2201      	movs	r2, #1
 8006e00:	409a      	lsls	r2, r3
 8006e02:	4b22      	ldr	r3, [pc, #136]	@ (8006e8c <xTaskPriorityDisinherit+0x14c>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	4a20      	ldr	r2, [pc, #128]	@ (8006e8c <xTaskPriorityDisinherit+0x14c>)
 8006e0a:	6013      	str	r3, [r2, #0]
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e10:	491f      	ldr	r1, [pc, #124]	@ (8006e90 <xTaskPriorityDisinherit+0x150>)
 8006e12:	4613      	mov	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	4413      	add	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	440b      	add	r3, r1
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	617b      	str	r3, [r7, #20]
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	609a      	str	r2, [r3, #8]
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	60da      	str	r2, [r3, #12]
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	69ba      	ldr	r2, [r7, #24]
 8006e36:	3204      	adds	r2, #4
 8006e38:	605a      	str	r2, [r3, #4]
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	1d1a      	adds	r2, r3, #4
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	609a      	str	r2, [r3, #8]
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e46:	4613      	mov	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4a10      	ldr	r2, [pc, #64]	@ (8006e90 <xTaskPriorityDisinherit+0x150>)
 8006e50:	441a      	add	r2, r3
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	615a      	str	r2, [r3, #20]
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e5a:	490d      	ldr	r1, [pc, #52]	@ (8006e90 <xTaskPriorityDisinherit+0x150>)
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	1c59      	adds	r1, r3, #1
 8006e6a:	4809      	ldr	r0, [pc, #36]	@ (8006e90 <xTaskPriorityDisinherit+0x150>)
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	4413      	add	r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4403      	add	r3, r0
 8006e76:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006e7c:	69fb      	ldr	r3, [r7, #28]
    }
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	2000023c 	.word	0x2000023c
 8006e8c:	2000031c 	.word	0x2000031c
 8006e90:	20000240 	.word	0x20000240

08006e94 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b08a      	sub	sp, #40	@ 0x28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f000 80a8 	beq.w	8006ffe <vTaskPriorityDisinheritAfterTimeout+0x16a>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d10b      	bne.n	8006ece <vTaskPriorityDisinheritAfterTimeout+0x3a>
        __asm volatile
 8006eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eba:	f383 8811 	msr	BASEPRI, r3
 8006ebe:	f3bf 8f6f 	isb	sy
 8006ec2:	f3bf 8f4f 	dsb	sy
 8006ec6:	613b      	str	r3, [r7, #16]
    }
 8006ec8:	bf00      	nop
 8006eca:	bf00      	nop
 8006ecc:	e7fd      	b.n	8006eca <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d902      	bls.n	8006ede <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8006edc:	e002      	b.n	8006ee4 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8006ede:	6a3b      	ldr	r3, [r7, #32]
 8006ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee2:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8006ee4:	6a3b      	ldr	r3, [r7, #32]
 8006ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eea:	429a      	cmp	r2, r3
 8006eec:	f000 8087 	beq.w	8006ffe <vTaskPriorityDisinheritAfterTimeout+0x16a>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006ef0:	6a3b      	ldr	r3, [r7, #32]
 8006ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ef4:	69fa      	ldr	r2, [r7, #28]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	f040 8081 	bne.w	8006ffe <vTaskPriorityDisinheritAfterTimeout+0x16a>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8006efc:	4b42      	ldr	r3, [pc, #264]	@ (8007008 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6a3a      	ldr	r2, [r7, #32]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d10b      	bne.n	8006f1e <vTaskPriorityDisinheritAfterTimeout+0x8a>
        __asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	60fb      	str	r3, [r7, #12]
    }
 8006f18:	bf00      	nop
 8006f1a:	bf00      	nop
 8006f1c:	e7fd      	b.n	8006f1a <vTaskPriorityDisinheritAfterTimeout+0x86>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f22:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8006f24:	6a3b      	ldr	r3, [r7, #32]
 8006f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f28:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	db04      	blt.n	8006f3c <vTaskPriorityDisinheritAfterTimeout+0xa8>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f34:	f1c3 0205 	rsb	r2, r3, #5
 8006f38:	6a3b      	ldr	r3, [r7, #32]
 8006f3a:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	6959      	ldr	r1, [r3, #20]
 8006f40:	69ba      	ldr	r2, [r7, #24]
 8006f42:	4613      	mov	r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4413      	add	r3, r2
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	4a30      	ldr	r2, [pc, #192]	@ (800700c <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8006f4c:	4413      	add	r3, r2
 8006f4e:	4299      	cmp	r1, r3
 8006f50:	d155      	bne.n	8006ffe <vTaskPriorityDisinheritAfterTimeout+0x16a>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f52:	6a3b      	ldr	r3, [r7, #32]
 8006f54:	3304      	adds	r3, #4
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7fe fa40 	bl	80053dc <uxListRemove>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10a      	bne.n	8006f78 <vTaskPriorityDisinheritAfterTimeout+0xe4>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f66:	2201      	movs	r2, #1
 8006f68:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6c:	43da      	mvns	r2, r3
 8006f6e:	4b28      	ldr	r3, [pc, #160]	@ (8007010 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4013      	ands	r3, r2
 8006f74:	4a26      	ldr	r2, [pc, #152]	@ (8007010 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8006f76:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8006f78:	6a3b      	ldr	r3, [r7, #32]
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f001 fcae 	bl	80088dc <SEGGER_SYSVIEW_OnTaskStartReady>
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f84:	2201      	movs	r2, #1
 8006f86:	409a      	lsls	r2, r3
 8006f88:	4b21      	ldr	r3, [pc, #132]	@ (8007010 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	4a20      	ldr	r2, [pc, #128]	@ (8007010 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8006f90:	6013      	str	r3, [r2, #0]
 8006f92:	6a3b      	ldr	r3, [r7, #32]
 8006f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f96:	491d      	ldr	r1, [pc, #116]	@ (800700c <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8006f98:	4613      	mov	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4413      	add	r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	440b      	add	r3, r1
 8006fa2:	3304      	adds	r3, #4
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	617b      	str	r3, [r7, #20]
 8006fa8:	6a3b      	ldr	r3, [r7, #32]
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	609a      	str	r2, [r3, #8]
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	689a      	ldr	r2, [r3, #8]
 8006fb2:	6a3b      	ldr	r3, [r7, #32]
 8006fb4:	60da      	str	r2, [r3, #12]
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	6a3a      	ldr	r2, [r7, #32]
 8006fbc:	3204      	adds	r2, #4
 8006fbe:	605a      	str	r2, [r3, #4]
 8006fc0:	6a3b      	ldr	r3, [r7, #32]
 8006fc2:	1d1a      	adds	r2, r3, #4
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	609a      	str	r2, [r3, #8]
 8006fc8:	6a3b      	ldr	r3, [r7, #32]
 8006fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fcc:	4613      	mov	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	4413      	add	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800700c <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8006fd6:	441a      	add	r2, r3
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	615a      	str	r2, [r3, #20]
 8006fdc:	6a3b      	ldr	r3, [r7, #32]
 8006fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe0:	490a      	ldr	r1, [pc, #40]	@ (800700c <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	4413      	add	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	440b      	add	r3, r1
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	1c59      	adds	r1, r3, #1
 8006ff0:	4806      	ldr	r0, [pc, #24]	@ (800700c <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4403      	add	r3, r0
 8006ffc:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006ffe:	bf00      	nop
 8007000:	3728      	adds	r7, #40	@ 0x28
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	2000023c 	.word	0x2000023c
 800700c:	20000240 	.word	0x20000240
 8007010:	2000031c 	.word	0x2000031c

08007014 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8007014:	b480      	push	{r7}
 8007016:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8007018:	4b07      	ldr	r3, [pc, #28]	@ (8007038 <pvTaskIncrementMutexHeldCount+0x24>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d004      	beq.n	800702a <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8007020:	4b05      	ldr	r3, [pc, #20]	@ (8007038 <pvTaskIncrementMutexHeldCount+0x24>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007026:	3201      	adds	r2, #1
 8007028:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 800702a:	4b03      	ldr	r3, [pc, #12]	@ (8007038 <pvTaskIncrementMutexHeldCount+0x24>)
 800702c:	681b      	ldr	r3, [r3, #0]
    }
 800702e:	4618      	mov	r0, r3
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr
 8007038:	2000023c 	.word	0x2000023c

0800703c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b086      	sub	sp, #24
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007046:	4b36      	ldr	r3, [pc, #216]	@ (8007120 <prvAddCurrentTaskToDelayedList+0xe4>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800704c:	4b35      	ldr	r3, [pc, #212]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3304      	adds	r3, #4
 8007052:	4618      	mov	r0, r3
 8007054:	f7fe f9c2 	bl	80053dc <uxListRemove>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10b      	bne.n	8007076 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800705e:	4b31      	ldr	r3, [pc, #196]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007064:	2201      	movs	r2, #1
 8007066:	fa02 f303 	lsl.w	r3, r2, r3
 800706a:	43da      	mvns	r2, r3
 800706c:	4b2e      	ldr	r3, [pc, #184]	@ (8007128 <prvAddCurrentTaskToDelayedList+0xec>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4013      	ands	r3, r2
 8007072:	4a2d      	ldr	r2, [pc, #180]	@ (8007128 <prvAddCurrentTaskToDelayedList+0xec>)
 8007074:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707c:	d124      	bne.n	80070c8 <prvAddCurrentTaskToDelayedList+0x8c>
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d021      	beq.n	80070c8 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007084:	4b29      	ldr	r3, [pc, #164]	@ (800712c <prvAddCurrentTaskToDelayedList+0xf0>)
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	613b      	str	r3, [r7, #16]
 800708a:	4b26      	ldr	r3, [pc, #152]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	693a      	ldr	r2, [r7, #16]
 8007090:	609a      	str	r2, [r3, #8]
 8007092:	4b24      	ldr	r3, [pc, #144]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	6892      	ldr	r2, [r2, #8]
 800709a:	60da      	str	r2, [r3, #12]
 800709c:	4b21      	ldr	r3, [pc, #132]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	3204      	adds	r2, #4
 80070a6:	605a      	str	r2, [r3, #4]
 80070a8:	4b1e      	ldr	r3, [pc, #120]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	1d1a      	adds	r2, r3, #4
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	609a      	str	r2, [r3, #8]
 80070b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a1d      	ldr	r2, [pc, #116]	@ (800712c <prvAddCurrentTaskToDelayedList+0xf0>)
 80070b8:	615a      	str	r2, [r3, #20]
 80070ba:	4b1c      	ldr	r3, [pc, #112]	@ (800712c <prvAddCurrentTaskToDelayedList+0xf0>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3301      	adds	r3, #1
 80070c0:	4a1a      	ldr	r2, [pc, #104]	@ (800712c <prvAddCurrentTaskToDelayedList+0xf0>)
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80070c6:	e026      	b.n	8007116 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4413      	add	r3, r2
 80070ce:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80070d0:	4b14      	ldr	r3, [pc, #80]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d209      	bcs.n	80070f4 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070e0:	4b13      	ldr	r3, [pc, #76]	@ (8007130 <prvAddCurrentTaskToDelayedList+0xf4>)
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3304      	adds	r3, #4
 80070ea:	4619      	mov	r1, r3
 80070ec:	4610      	mov	r0, r2
 80070ee:	f7fe f93c 	bl	800536a <vListInsert>
}
 80070f2:	e010      	b.n	8007116 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070f4:	4b0f      	ldr	r3, [pc, #60]	@ (8007134 <prvAddCurrentTaskToDelayedList+0xf8>)
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007124 <prvAddCurrentTaskToDelayedList+0xe8>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3304      	adds	r3, #4
 80070fe:	4619      	mov	r1, r3
 8007100:	4610      	mov	r0, r2
 8007102:	f7fe f932 	bl	800536a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007106:	4b0c      	ldr	r3, [pc, #48]	@ (8007138 <prvAddCurrentTaskToDelayedList+0xfc>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	429a      	cmp	r2, r3
 800710e:	d202      	bcs.n	8007116 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8007110:	4a09      	ldr	r2, [pc, #36]	@ (8007138 <prvAddCurrentTaskToDelayedList+0xfc>)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6013      	str	r3, [r2, #0]
}
 8007116:	bf00      	nop
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	20000318 	.word	0x20000318
 8007124:	2000023c 	.word	0x2000023c
 8007128:	2000031c 	.word	0x2000031c
 800712c:	20000300 	.word	0x20000300
 8007130:	200002d0 	.word	0x200002d0
 8007134:	200002cc 	.word	0x200002cc
 8007138:	20000334 	.word	0x20000334

0800713c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	3b04      	subs	r3, #4
 800714c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007154:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	3b04      	subs	r3, #4
 800715a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	f023 0201 	bic.w	r2, r3, #1
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	3b04      	subs	r3, #4
 800716a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800716c:	4a0c      	ldr	r2, [pc, #48]	@ (80071a0 <pxPortInitialiseStack+0x64>)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	3b14      	subs	r3, #20
 8007176:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	3b04      	subs	r3, #4
 8007182:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f06f 0202 	mvn.w	r2, #2
 800718a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	3b20      	subs	r3, #32
 8007190:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007192:	68fb      	ldr	r3, [r7, #12]
}
 8007194:	4618      	mov	r0, r3
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr
 80071a0:	080071a5 	.word	0x080071a5

080071a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80071aa:	2300      	movs	r3, #0
 80071ac:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80071ae:	4b13      	ldr	r3, [pc, #76]	@ (80071fc <prvTaskExitError+0x58>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b6:	d00b      	beq.n	80071d0 <prvTaskExitError+0x2c>
        __asm volatile
 80071b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071bc:	f383 8811 	msr	BASEPRI, r3
 80071c0:	f3bf 8f6f 	isb	sy
 80071c4:	f3bf 8f4f 	dsb	sy
 80071c8:	60fb      	str	r3, [r7, #12]
    }
 80071ca:	bf00      	nop
 80071cc:	bf00      	nop
 80071ce:	e7fd      	b.n	80071cc <prvTaskExitError+0x28>
        __asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	60bb      	str	r3, [r7, #8]
    }
 80071e2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80071e4:	bf00      	nop
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d0fc      	beq.n	80071e6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80071ec:	bf00      	nop
 80071ee:	bf00      	nop
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	2000000c 	.word	0x2000000c

08007200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007200:	4b07      	ldr	r3, [pc, #28]	@ (8007220 <pxCurrentTCBConst2>)
 8007202:	6819      	ldr	r1, [r3, #0]
 8007204:	6808      	ldr	r0, [r1, #0]
 8007206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800720a:	f380 8809 	msr	PSP, r0
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f04f 0000 	mov.w	r0, #0
 8007216:	f380 8811 	msr	BASEPRI, r0
 800721a:	4770      	bx	lr
 800721c:	f3af 8000 	nop.w

08007220 <pxCurrentTCBConst2>:
 8007220:	2000023c 	.word	0x2000023c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007224:	bf00      	nop
 8007226:	bf00      	nop

08007228 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007228:	4808      	ldr	r0, [pc, #32]	@ (800724c <prvPortStartFirstTask+0x24>)
 800722a:	6800      	ldr	r0, [r0, #0]
 800722c:	6800      	ldr	r0, [r0, #0]
 800722e:	f380 8808 	msr	MSP, r0
 8007232:	f04f 0000 	mov.w	r0, #0
 8007236:	f380 8814 	msr	CONTROL, r0
 800723a:	b662      	cpsie	i
 800723c:	b661      	cpsie	f
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	df00      	svc	0
 8007248:	bf00      	nop
 800724a:	0000      	.short	0x0000
 800724c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007250:	bf00      	nop
 8007252:	bf00      	nop

08007254 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800725a:	4b47      	ldr	r3, [pc, #284]	@ (8007378 <xPortStartScheduler+0x124>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a47      	ldr	r2, [pc, #284]	@ (800737c <xPortStartScheduler+0x128>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d10b      	bne.n	800727c <xPortStartScheduler+0x28>
        __asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	60fb      	str	r3, [r7, #12]
    }
 8007276:	bf00      	nop
 8007278:	bf00      	nop
 800727a:	e7fd      	b.n	8007278 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800727c:	4b3e      	ldr	r3, [pc, #248]	@ (8007378 <xPortStartScheduler+0x124>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a3f      	ldr	r2, [pc, #252]	@ (8007380 <xPortStartScheduler+0x12c>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d10b      	bne.n	800729e <xPortStartScheduler+0x4a>
        __asm volatile
 8007286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728a:	f383 8811 	msr	BASEPRI, r3
 800728e:	f3bf 8f6f 	isb	sy
 8007292:	f3bf 8f4f 	dsb	sy
 8007296:	613b      	str	r3, [r7, #16]
    }
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	e7fd      	b.n	800729a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800729e:	4b39      	ldr	r3, [pc, #228]	@ (8007384 <xPortStartScheduler+0x130>)
 80072a0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	22ff      	movs	r2, #255	@ 0xff
 80072ae:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80072b8:	78fb      	ldrb	r3, [r7, #3]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	4b31      	ldr	r3, [pc, #196]	@ (8007388 <xPortStartScheduler+0x134>)
 80072c4:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80072c6:	4b31      	ldr	r3, [pc, #196]	@ (800738c <xPortStartScheduler+0x138>)
 80072c8:	2207      	movs	r2, #7
 80072ca:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072cc:	e009      	b.n	80072e2 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 80072ce:	4b2f      	ldr	r3, [pc, #188]	@ (800738c <xPortStartScheduler+0x138>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3b01      	subs	r3, #1
 80072d4:	4a2d      	ldr	r2, [pc, #180]	@ (800738c <xPortStartScheduler+0x138>)
 80072d6:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80072d8:	78fb      	ldrb	r3, [r7, #3]
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	005b      	lsls	r3, r3, #1
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072e2:	78fb      	ldrb	r3, [r7, #3]
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ea:	2b80      	cmp	r3, #128	@ 0x80
 80072ec:	d0ef      	beq.n	80072ce <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80072ee:	4b27      	ldr	r3, [pc, #156]	@ (800738c <xPortStartScheduler+0x138>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f1c3 0307 	rsb	r3, r3, #7
 80072f6:	2b04      	cmp	r3, #4
 80072f8:	d00b      	beq.n	8007312 <xPortStartScheduler+0xbe>
        __asm volatile
 80072fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fe:	f383 8811 	msr	BASEPRI, r3
 8007302:	f3bf 8f6f 	isb	sy
 8007306:	f3bf 8f4f 	dsb	sy
 800730a:	60bb      	str	r3, [r7, #8]
    }
 800730c:	bf00      	nop
 800730e:	bf00      	nop
 8007310:	e7fd      	b.n	800730e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007312:	4b1e      	ldr	r3, [pc, #120]	@ (800738c <xPortStartScheduler+0x138>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	021b      	lsls	r3, r3, #8
 8007318:	4a1c      	ldr	r2, [pc, #112]	@ (800738c <xPortStartScheduler+0x138>)
 800731a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800731c:	4b1b      	ldr	r3, [pc, #108]	@ (800738c <xPortStartScheduler+0x138>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007324:	4a19      	ldr	r2, [pc, #100]	@ (800738c <xPortStartScheduler+0x138>)
 8007326:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	b2da      	uxtb	r2, r3
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007330:	4b17      	ldr	r3, [pc, #92]	@ (8007390 <xPortStartScheduler+0x13c>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a16      	ldr	r2, [pc, #88]	@ (8007390 <xPortStartScheduler+0x13c>)
 8007336:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800733a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800733c:	4b14      	ldr	r3, [pc, #80]	@ (8007390 <xPortStartScheduler+0x13c>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a13      	ldr	r2, [pc, #76]	@ (8007390 <xPortStartScheduler+0x13c>)
 8007342:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007346:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007348:	f000 f8e0 	bl	800750c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800734c:	4b11      	ldr	r3, [pc, #68]	@ (8007394 <xPortStartScheduler+0x140>)
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007352:	f000 f8ff 	bl	8007554 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007356:	4b10      	ldr	r3, [pc, #64]	@ (8007398 <xPortStartScheduler+0x144>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a0f      	ldr	r2, [pc, #60]	@ (8007398 <xPortStartScheduler+0x144>)
 800735c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007360:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007362:	f7ff ff61 	bl	8007228 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007366:	f7ff f9a3 	bl	80066b0 <vTaskSwitchContext>
    prvTaskExitError();
 800736a:	f7ff ff1b 	bl	80071a4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3718      	adds	r7, #24
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	e000ed00 	.word	0xe000ed00
 800737c:	410fc271 	.word	0x410fc271
 8007380:	410fc270 	.word	0x410fc270
 8007384:	e000e400 	.word	0xe000e400
 8007388:	20000340 	.word	0x20000340
 800738c:	20000344 	.word	0x20000344
 8007390:	e000ed20 	.word	0xe000ed20
 8007394:	2000000c 	.word	0x2000000c
 8007398:	e000ef34 	.word	0xe000ef34

0800739c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
        __asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	607b      	str	r3, [r7, #4]
    }
 80073b4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80073b6:	4b10      	ldr	r3, [pc, #64]	@ (80073f8 <vPortEnterCritical+0x5c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3301      	adds	r3, #1
 80073bc:	4a0e      	ldr	r2, [pc, #56]	@ (80073f8 <vPortEnterCritical+0x5c>)
 80073be:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80073c0:	4b0d      	ldr	r3, [pc, #52]	@ (80073f8 <vPortEnterCritical+0x5c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d110      	bne.n	80073ea <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80073c8:	4b0c      	ldr	r3, [pc, #48]	@ (80073fc <vPortEnterCritical+0x60>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00b      	beq.n	80073ea <vPortEnterCritical+0x4e>
        __asm volatile
 80073d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	603b      	str	r3, [r7, #0]
    }
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
 80073e8:	e7fd      	b.n	80073e6 <vPortEnterCritical+0x4a>
    }
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	2000000c 	.word	0x2000000c
 80073fc:	e000ed04 	.word	0xe000ed04

08007400 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8007406:	4b12      	ldr	r3, [pc, #72]	@ (8007450 <vPortExitCritical+0x50>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d10b      	bne.n	8007426 <vPortExitCritical+0x26>
        __asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	607b      	str	r3, [r7, #4]
    }
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8007426:	4b0a      	ldr	r3, [pc, #40]	@ (8007450 <vPortExitCritical+0x50>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	3b01      	subs	r3, #1
 800742c:	4a08      	ldr	r2, [pc, #32]	@ (8007450 <vPortExitCritical+0x50>)
 800742e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007430:	4b07      	ldr	r3, [pc, #28]	@ (8007450 <vPortExitCritical+0x50>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d105      	bne.n	8007444 <vPortExitCritical+0x44>
 8007438:	2300      	movs	r3, #0
 800743a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8007442:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr
 8007450:	2000000c 	.word	0x2000000c
	...

08007460 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007460:	f3ef 8009 	mrs	r0, PSP
 8007464:	f3bf 8f6f 	isb	sy
 8007468:	4b15      	ldr	r3, [pc, #84]	@ (80074c0 <pxCurrentTCBConst>)
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	f01e 0f10 	tst.w	lr, #16
 8007470:	bf08      	it	eq
 8007472:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007476:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800747a:	6010      	str	r0, [r2, #0]
 800747c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007480:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007484:	f380 8811 	msr	BASEPRI, r0
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	f3bf 8f6f 	isb	sy
 8007490:	f7ff f90e 	bl	80066b0 <vTaskSwitchContext>
 8007494:	f04f 0000 	mov.w	r0, #0
 8007498:	f380 8811 	msr	BASEPRI, r0
 800749c:	bc09      	pop	{r0, r3}
 800749e:	6819      	ldr	r1, [r3, #0]
 80074a0:	6808      	ldr	r0, [r1, #0]
 80074a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a6:	f01e 0f10 	tst.w	lr, #16
 80074aa:	bf08      	it	eq
 80074ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80074b0:	f380 8809 	msr	PSP, r0
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	f3af 8000 	nop.w

080074c0 <pxCurrentTCBConst>:
 80074c0:	2000023c 	.word	0x2000023c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop

080074c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
        __asm volatile
 80074ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d2:	f383 8811 	msr	BASEPRI, r3
 80074d6:	f3bf 8f6f 	isb	sy
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	607b      	str	r3, [r7, #4]
    }
 80074e0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80074e2:	f7fe ffc9 	bl	8006478 <xTaskIncrementTick>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d003      	beq.n	80074f4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80074ec:	4b06      	ldr	r3, [pc, #24]	@ (8007508 <SysTick_Handler+0x40>)
 80074ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074f2:	601a      	str	r2, [r3, #0]
 80074f4:	2300      	movs	r3, #0
 80074f6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	f383 8811 	msr	BASEPRI, r3
    }
 80074fe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8007500:	bf00      	nop
 8007502:	3708      	adds	r7, #8
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	e000ed04 	.word	0xe000ed04

0800750c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800750c:	b480      	push	{r7}
 800750e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007510:	4b0b      	ldr	r3, [pc, #44]	@ (8007540 <vPortSetupTimerInterrupt+0x34>)
 8007512:	2200      	movs	r2, #0
 8007514:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007516:	4b0b      	ldr	r3, [pc, #44]	@ (8007544 <vPortSetupTimerInterrupt+0x38>)
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800751c:	4b0a      	ldr	r3, [pc, #40]	@ (8007548 <vPortSetupTimerInterrupt+0x3c>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a0a      	ldr	r2, [pc, #40]	@ (800754c <vPortSetupTimerInterrupt+0x40>)
 8007522:	fba2 2303 	umull	r2, r3, r2, r3
 8007526:	099b      	lsrs	r3, r3, #6
 8007528:	4a09      	ldr	r2, [pc, #36]	@ (8007550 <vPortSetupTimerInterrupt+0x44>)
 800752a:	3b01      	subs	r3, #1
 800752c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800752e:	4b04      	ldr	r3, [pc, #16]	@ (8007540 <vPortSetupTimerInterrupt+0x34>)
 8007530:	2207      	movs	r2, #7
 8007532:	601a      	str	r2, [r3, #0]
}
 8007534:	bf00      	nop
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	e000e010 	.word	0xe000e010
 8007544:	e000e018 	.word	0xe000e018
 8007548:	20000000 	.word	0x20000000
 800754c:	10624dd3 	.word	0x10624dd3
 8007550:	e000e014 	.word	0xe000e014

08007554 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007554:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007564 <vPortEnableVFP+0x10>
 8007558:	6801      	ldr	r1, [r0, #0]
 800755a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800755e:	6001      	str	r1, [r0, #0]
 8007560:	4770      	bx	lr
 8007562:	0000      	.short	0x0000
 8007564:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8007568:	bf00      	nop
 800756a:	bf00      	nop

0800756c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08a      	sub	sp, #40	@ 0x28
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8007574:	2300      	movs	r3, #0
 8007576:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8007578:	f7fe fe70 	bl	800625c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800757c:	4b54      	ldr	r3, [pc, #336]	@ (80076d0 <pvPortMalloc+0x164>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d101      	bne.n	8007588 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8007584:	f000 f908 	bl	8007798 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d012      	beq.n	80075b4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800758e:	2208      	movs	r2, #8
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	3308      	adds	r3, #8
 800759a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800759c:	69bb      	ldr	r3, [r7, #24]
 800759e:	43db      	mvns	r3, r3
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d804      	bhi.n	80075b0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	4413      	add	r3, r2
 80075ac:	607b      	str	r3, [r7, #4]
 80075ae:	e001      	b.n	80075b4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80075b0:	2300      	movs	r3, #0
 80075b2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	db71      	blt.n	800769e <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d06e      	beq.n	800769e <pvPortMalloc+0x132>
 80075c0:	4b44      	ldr	r3, [pc, #272]	@ (80076d4 <pvPortMalloc+0x168>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d869      	bhi.n	800769e <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80075ca:	4b43      	ldr	r3, [pc, #268]	@ (80076d8 <pvPortMalloc+0x16c>)
 80075cc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80075ce:	4b42      	ldr	r3, [pc, #264]	@ (80076d8 <pvPortMalloc+0x16c>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075d4:	e004      	b.n	80075e0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80075da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d903      	bls.n	80075f2 <pvPortMalloc+0x86>
 80075ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f1      	bne.n	80075d6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80075f2:	4b37      	ldr	r3, [pc, #220]	@ (80076d0 <pvPortMalloc+0x164>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d050      	beq.n	800769e <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80075fc:	6a3b      	ldr	r3, [r7, #32]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2208      	movs	r2, #8
 8007602:	4413      	add	r3, r2
 8007604:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800760e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	1ad2      	subs	r2, r2, r3
 8007616:	2308      	movs	r3, #8
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	429a      	cmp	r2, r3
 800761c:	d920      	bls.n	8007660 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800761e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4413      	add	r3, r2
 8007624:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f003 0307 	and.w	r3, r3, #7
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00b      	beq.n	8007648 <pvPortMalloc+0xdc>
        __asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	613b      	str	r3, [r7, #16]
    }
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764a:	685a      	ldr	r2, [r3, #4]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	1ad2      	subs	r2, r2, r3
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800765a:	6978      	ldr	r0, [r7, #20]
 800765c:	f000 f8f8 	bl	8007850 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007660:	4b1c      	ldr	r3, [pc, #112]	@ (80076d4 <pvPortMalloc+0x168>)
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	4a1a      	ldr	r2, [pc, #104]	@ (80076d4 <pvPortMalloc+0x168>)
 800766c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800766e:	4b19      	ldr	r3, [pc, #100]	@ (80076d4 <pvPortMalloc+0x168>)
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	4b1a      	ldr	r3, [pc, #104]	@ (80076dc <pvPortMalloc+0x170>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d203      	bcs.n	8007682 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800767a:	4b16      	ldr	r3, [pc, #88]	@ (80076d4 <pvPortMalloc+0x168>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a17      	ldr	r2, [pc, #92]	@ (80076dc <pvPortMalloc+0x170>)
 8007680:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8007682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800768a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768c:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8007694:	4b12      	ldr	r3, [pc, #72]	@ (80076e0 <pvPortMalloc+0x174>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	3301      	adds	r3, #1
 800769a:	4a11      	ldr	r2, [pc, #68]	@ (80076e0 <pvPortMalloc+0x174>)
 800769c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800769e:	f7fe fdeb 	bl	8006278 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	f003 0307 	and.w	r3, r3, #7
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00b      	beq.n	80076c4 <pvPortMalloc+0x158>
        __asm volatile
 80076ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	60fb      	str	r3, [r7, #12]
    }
 80076be:	bf00      	nop
 80076c0:	bf00      	nop
 80076c2:	e7fd      	b.n	80076c0 <pvPortMalloc+0x154>
    return pvReturn;
 80076c4:	69fb      	ldr	r3, [r7, #28]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3728      	adds	r7, #40	@ 0x28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	20012f50 	.word	0x20012f50
 80076d4:	20012f54 	.word	0x20012f54
 80076d8:	20012f48 	.word	0x20012f48
 80076dc:	20012f58 	.word	0x20012f58
 80076e0:	20012f5c 	.word	0x20012f5c

080076e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d047      	beq.n	8007786 <vPortFree+0xa2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80076f6:	2308      	movs	r3, #8
 80076f8:	425b      	negs	r3, r3
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	4413      	add	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	db0b      	blt.n	8007724 <vPortFree+0x40>
        __asm volatile
 800770c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007710:	f383 8811 	msr	BASEPRI, r3
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	f3bf 8f4f 	dsb	sy
 800771c:	60fb      	str	r3, [r7, #12]
    }
 800771e:	bf00      	nop
 8007720:	bf00      	nop
 8007722:	e7fd      	b.n	8007720 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00b      	beq.n	8007744 <vPortFree+0x60>
        __asm volatile
 800772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	60bb      	str	r3, [r7, #8]
    }
 800773e:	bf00      	nop
 8007740:	bf00      	nop
 8007742:	e7fd      	b.n	8007740 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	2b00      	cmp	r3, #0
 800774a:	da1c      	bge.n	8007786 <vPortFree+0xa2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d118      	bne.n	8007786 <vPortFree+0xa2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8007760:	f7fe fd7c 	bl	800625c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	4b09      	ldr	r3, [pc, #36]	@ (8007790 <vPortFree+0xac>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4413      	add	r3, r2
 800776e:	4a08      	ldr	r2, [pc, #32]	@ (8007790 <vPortFree+0xac>)
 8007770:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007772:	6938      	ldr	r0, [r7, #16]
 8007774:	f000 f86c 	bl	8007850 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8007778:	4b06      	ldr	r3, [pc, #24]	@ (8007794 <vPortFree+0xb0>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	3301      	adds	r3, #1
 800777e:	4a05      	ldr	r2, [pc, #20]	@ (8007794 <vPortFree+0xb0>)
 8007780:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007782:	f7fe fd79 	bl	8006278 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007786:	bf00      	nop
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	20012f54 	.word	0x20012f54
 8007794:	20012f60 	.word	0x20012f60

08007798 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800779e:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 80077a2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80077a4:	4b25      	ldr	r3, [pc, #148]	@ (800783c <prvHeapInit+0xa4>)
 80077a6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f003 0307 	and.w	r3, r3, #7
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d00c      	beq.n	80077cc <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	3307      	adds	r3, #7
 80077b6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f023 0307 	bic.w	r3, r3, #7
 80077be:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	4a1d      	ldr	r2, [pc, #116]	@ (800783c <prvHeapInit+0xa4>)
 80077c8:	4413      	add	r3, r2
 80077ca:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80077d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007840 <prvHeapInit+0xa8>)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80077d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007840 <prvHeapInit+0xa8>)
 80077d8:	2200      	movs	r2, #0
 80077da:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	4413      	add	r3, r2
 80077e2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80077e4:	2208      	movs	r2, #8
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	1a9b      	subs	r3, r3, r2
 80077ea:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0307 	bic.w	r3, r3, #7
 80077f2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4a13      	ldr	r2, [pc, #76]	@ (8007844 <prvHeapInit+0xac>)
 80077f8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80077fa:	4b12      	ldr	r3, [pc, #72]	@ (8007844 <prvHeapInit+0xac>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2200      	movs	r2, #0
 8007800:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8007802:	4b10      	ldr	r3, [pc, #64]	@ (8007844 <prvHeapInit+0xac>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	2200      	movs	r2, #0
 8007808:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	1ad2      	subs	r2, r2, r3
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007818:	4b0a      	ldr	r3, [pc, #40]	@ (8007844 <prvHeapInit+0xac>)
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	4a08      	ldr	r2, [pc, #32]	@ (8007848 <prvHeapInit+0xb0>)
 8007826:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	4a07      	ldr	r2, [pc, #28]	@ (800784c <prvHeapInit+0xb4>)
 800782e:	6013      	str	r3, [r2, #0]
}
 8007830:	bf00      	nop
 8007832:	3714      	adds	r7, #20
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr
 800783c:	20000348 	.word	0x20000348
 8007840:	20012f48 	.word	0x20012f48
 8007844:	20012f50 	.word	0x20012f50
 8007848:	20012f58 	.word	0x20012f58
 800784c:	20012f54 	.word	0x20012f54

08007850 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007858:	4b28      	ldr	r3, [pc, #160]	@ (80078fc <prvInsertBlockIntoFreeList+0xac>)
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	e002      	b.n	8007864 <prvInsertBlockIntoFreeList+0x14>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	60fb      	str	r3, [r7, #12]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	429a      	cmp	r2, r3
 800786c:	d8f7      	bhi.n	800785e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	4413      	add	r3, r2
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	429a      	cmp	r2, r3
 800787e:	d108      	bne.n	8007892 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	441a      	add	r2, r3
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	441a      	add	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d118      	bne.n	80078d8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	4b15      	ldr	r3, [pc, #84]	@ (8007900 <prvInsertBlockIntoFreeList+0xb0>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d00d      	beq.n	80078ce <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	441a      	add	r2, r3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	601a      	str	r2, [r3, #0]
 80078cc:	e008      	b.n	80078e0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80078ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007900 <prvInsertBlockIntoFreeList+0xb0>)
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	601a      	str	r2, [r3, #0]
 80078d6:	e003      	b.n	80078e0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d002      	beq.n	80078ee <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80078ee:	bf00      	nop
 80078f0:	3714      	adds	r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	20012f48 	.word	0x20012f48
 8007900:	20012f50 	.word	0x20012f50

08007904 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af02      	add	r7, sp, #8
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
 8007910:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007912:	2205      	movs	r2, #5
 8007914:	492b      	ldr	r1, [pc, #172]	@ (80079c4 <SYSVIEW_AddTask+0xc0>)
 8007916:	68b8      	ldr	r0, [r7, #8]
 8007918:	f001 f964 	bl	8008be4 <memcmp>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d04b      	beq.n	80079ba <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8007922:	4b29      	ldr	r3, [pc, #164]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2b07      	cmp	r3, #7
 8007928:	d903      	bls.n	8007932 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800792a:	4828      	ldr	r0, [pc, #160]	@ (80079cc <SYSVIEW_AddTask+0xc8>)
 800792c:	f001 f8fe 	bl	8008b2c <SEGGER_SYSVIEW_Warn>
    return;
 8007930:	e044      	b.n	80079bc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8007932:	4b25      	ldr	r3, [pc, #148]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	4926      	ldr	r1, [pc, #152]	@ (80079d0 <SYSVIEW_AddTask+0xcc>)
 8007938:	4613      	mov	r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	4413      	add	r3, r2
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	440b      	add	r3, r1
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8007946:	4b20      	ldr	r3, [pc, #128]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	4921      	ldr	r1, [pc, #132]	@ (80079d0 <SYSVIEW_AddTask+0xcc>)
 800794c:	4613      	mov	r3, r2
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	4413      	add	r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	440b      	add	r3, r1
 8007956:	3304      	adds	r3, #4
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800795c:	4b1a      	ldr	r3, [pc, #104]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	491b      	ldr	r1, [pc, #108]	@ (80079d0 <SYSVIEW_AddTask+0xcc>)
 8007962:	4613      	mov	r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	4413      	add	r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	440b      	add	r3, r1
 800796c:	3308      	adds	r3, #8
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007972:	4b15      	ldr	r3, [pc, #84]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	4916      	ldr	r1, [pc, #88]	@ (80079d0 <SYSVIEW_AddTask+0xcc>)
 8007978:	4613      	mov	r3, r2
 800797a:	009b      	lsls	r3, r3, #2
 800797c:	4413      	add	r3, r2
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	440b      	add	r3, r1
 8007982:	330c      	adds	r3, #12
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007988:	4b0f      	ldr	r3, [pc, #60]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	4910      	ldr	r1, [pc, #64]	@ (80079d0 <SYSVIEW_AddTask+0xcc>)
 800798e:	4613      	mov	r3, r2
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	4413      	add	r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	440b      	add	r3, r1
 8007998:	3310      	adds	r3, #16
 800799a:	69ba      	ldr	r2, [r7, #24]
 800799c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800799e:	4b0a      	ldr	r3, [pc, #40]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	3301      	adds	r3, #1
 80079a4:	4a08      	ldr	r2, [pc, #32]	@ (80079c8 <SYSVIEW_AddTask+0xc4>)
 80079a6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	68b9      	ldr	r1, [r7, #8]
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f000 f80e 	bl	80079d4 <SYSVIEW_SendTaskInfo>
 80079b8:	e000      	b.n	80079bc <SYSVIEW_AddTask+0xb8>
    return;
 80079ba:	bf00      	nop

}
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	08008cb8 	.word	0x08008cb8
 80079c8:	20013004 	.word	0x20013004
 80079cc:	08008cc0 	.word	0x08008cc0
 80079d0:	20012f64 	.word	0x20012f64

080079d4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b08a      	sub	sp, #40	@ 0x28
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80079e2:	f107 0314 	add.w	r3, r7, #20
 80079e6:	2214      	movs	r2, #20
 80079e8:	2100      	movs	r1, #0
 80079ea:	4618      	mov	r0, r3
 80079ec:	f001 f90a 	bl	8008c04 <memset>
  TaskInfo.TaskID     = TaskID;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8007a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007a04:	f107 0314 	add.w	r3, r7, #20
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f000 fd9d 	bl	8008548 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007a0e:	bf00      	nop
 8007a10:	3728      	adds	r7, #40	@ 0x28
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
	...

08007a18 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8007a1e:	4b26      	ldr	r3, [pc, #152]	@ (8007ab8 <_DoInit+0xa0>)
 8007a20:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8007a22:	22a8      	movs	r2, #168	@ 0xa8
 8007a24:	2100      	movs	r1, #0
 8007a26:	6838      	ldr	r0, [r7, #0]
 8007a28:	f001 f8ec 	bl	8008c04 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2203      	movs	r2, #3
 8007a30:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	2203      	movs	r2, #3
 8007a36:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	4a20      	ldr	r2, [pc, #128]	@ (8007abc <_DoInit+0xa4>)
 8007a3c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	4a1f      	ldr	r2, [pc, #124]	@ (8007ac0 <_DoInit+0xa8>)
 8007a42:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007a4a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	2200      	movs	r2, #0
 8007a56:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	4a16      	ldr	r2, [pc, #88]	@ (8007abc <_DoInit+0xa4>)
 8007a62:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	4a17      	ldr	r2, [pc, #92]	@ (8007ac4 <_DoInit+0xac>)
 8007a68:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	2210      	movs	r2, #16
 8007a6e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	2200      	movs	r2, #0
 8007a74:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8007a82:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8007a86:	2300      	movs	r3, #0
 8007a88:	607b      	str	r3, [r7, #4]
 8007a8a:	e00c      	b.n	8007aa6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f1c3 030f 	rsb	r3, r3, #15
 8007a92:	4a0d      	ldr	r2, [pc, #52]	@ (8007ac8 <_DoInit+0xb0>)
 8007a94:	5cd1      	ldrb	r1, [r2, r3]
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	460a      	mov	r2, r1
 8007a9e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	607b      	str	r3, [r7, #4]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2b0f      	cmp	r3, #15
 8007aaa:	d9ef      	bls.n	8007a8c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8007aac:	f3bf 8f5f 	dmb	sy
}
 8007ab0:	bf00      	nop
 8007ab2:	3708      	adds	r7, #8
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	20013008 	.word	0x20013008
 8007abc:	08008d10 	.word	0x08008d10
 8007ac0:	200130b0 	.word	0x200130b0
 8007ac4:	200134b0 	.word	0x200134b0
 8007ac8:	08008d40 	.word	0x08008d40

08007acc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08c      	sub	sp, #48	@ 0x30
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8007ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8007bd4 <SEGGER_RTT_ReadNoLock+0x108>)
 8007ada:	623b      	str	r3, [r7, #32]
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b53      	cmp	r3, #83	@ 0x53
 8007ae4:	d001      	beq.n	8007aea <SEGGER_RTT_ReadNoLock+0x1e>
 8007ae6:	f7ff ff97 	bl	8007a18 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	4613      	mov	r3, r2
 8007aee:	005b      	lsls	r3, r3, #1
 8007af0:	4413      	add	r3, r2
 8007af2:	00db      	lsls	r3, r3, #3
 8007af4:	3360      	adds	r3, #96	@ 0x60
 8007af6:	4a37      	ldr	r2, [pc, #220]	@ (8007bd4 <SEGGER_RTT_ReadNoLock+0x108>)
 8007af8:	4413      	add	r3, r2
 8007afa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8007b10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d92b      	bls.n	8007b70 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	689a      	ldr	r2, [r3, #8]
 8007b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4293      	cmp	r3, r2
 8007b28:	bf28      	it	cs
 8007b2a:	4613      	movcs	r3, r2
 8007b2c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b34:	4413      	add	r3, r2
 8007b36:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	6939      	ldr	r1, [r7, #16]
 8007b3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007b3e:	f001 f88d 	bl	8008c5c <memcpy>
    NumBytesRead += NumBytesRem;
 8007b42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	4413      	add	r3, r2
 8007b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8007b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	4413      	add	r3, r2
 8007b50:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	1ad3      	subs	r3, r2, r3
 8007b58:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8007b5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	4413      	add	r3, r2
 8007b60:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d101      	bne.n	8007b70 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8007b70:	69ba      	ldr	r2, [r7, #24]
 8007b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	bf28      	it	cs
 8007b80:	4613      	movcs	r3, r2
 8007b82:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d019      	beq.n	8007bbe <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007b8a:	69fb      	ldr	r3, [r7, #28]
 8007b8c:	685a      	ldr	r2, [r3, #4]
 8007b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b90:	4413      	add	r3, r2
 8007b92:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	6939      	ldr	r1, [r7, #16]
 8007b98:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007b9a:	f001 f85f 	bl	8008c5c <memcpy>
    NumBytesRead += NumBytesRem;
 8007b9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	4413      	add	r3, r2
 8007ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8007ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	4413      	add	r3, r2
 8007bac:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8007bb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	4413      	add	r3, r2
 8007bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8007bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d002      	beq.n	8007bca <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bc8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8007bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3730      	adds	r7, #48	@ 0x30
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	20013008 	.word	0x20013008

08007bd8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	1c5a      	adds	r2, r3, #1
 8007bec:	60fa      	str	r2, [r7, #12]
 8007bee:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2b80      	cmp	r3, #128	@ 0x80
 8007bf4:	d90a      	bls.n	8007c0c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8007bf6:	2380      	movs	r3, #128	@ 0x80
 8007bf8:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8007bfa:	e007      	b.n	8007c0c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	1c53      	adds	r3, r2, #1
 8007c00:	60bb      	str	r3, [r7, #8]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	1c59      	adds	r1, r3, #1
 8007c06:	60f9      	str	r1, [r7, #12]
 8007c08:	7812      	ldrb	r2, [r2, #0]
 8007c0a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	1e5a      	subs	r2, r3, #1
 8007c10:	607a      	str	r2, [r7, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d003      	beq.n	8007c1e <_EncodeStr+0x46>
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1ee      	bne.n	8007bfc <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8007c1e:	68ba      	ldr	r2, [r7, #8]
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	b2da      	uxtb	r2, r3
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	371c      	adds	r7, #28
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	3307      	adds	r3, #7
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b082      	sub	sp, #8
 8007c54:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007c56:	4b34      	ldr	r3, [pc, #208]	@ (8007d28 <_HandleIncomingPacket+0xd8>)
 8007c58:	7e1b      	ldrb	r3, [r3, #24]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	1cfb      	adds	r3, r7, #3
 8007c5e:	2201      	movs	r2, #1
 8007c60:	4619      	mov	r1, r3
 8007c62:	f7ff ff33 	bl	8007acc <SEGGER_RTT_ReadNoLock>
 8007c66:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d057      	beq.n	8007d1e <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8007c6e:	78fb      	ldrb	r3, [r7, #3]
 8007c70:	2b80      	cmp	r3, #128	@ 0x80
 8007c72:	d031      	beq.n	8007cd8 <_HandleIncomingPacket+0x88>
 8007c74:	2b80      	cmp	r3, #128	@ 0x80
 8007c76:	dc40      	bgt.n	8007cfa <_HandleIncomingPacket+0xaa>
 8007c78:	2b07      	cmp	r3, #7
 8007c7a:	dc15      	bgt.n	8007ca8 <_HandleIncomingPacket+0x58>
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	dd3c      	ble.n	8007cfa <_HandleIncomingPacket+0xaa>
 8007c80:	3b01      	subs	r3, #1
 8007c82:	2b06      	cmp	r3, #6
 8007c84:	d839      	bhi.n	8007cfa <_HandleIncomingPacket+0xaa>
 8007c86:	a201      	add	r2, pc, #4	@ (adr r2, 8007c8c <_HandleIncomingPacket+0x3c>)
 8007c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8c:	08007caf 	.word	0x08007caf
 8007c90:	08007cb5 	.word	0x08007cb5
 8007c94:	08007cbb 	.word	0x08007cbb
 8007c98:	08007cc1 	.word	0x08007cc1
 8007c9c:	08007cc7 	.word	0x08007cc7
 8007ca0:	08007ccd 	.word	0x08007ccd
 8007ca4:	08007cd3 	.word	0x08007cd3
 8007ca8:	2b7f      	cmp	r3, #127	@ 0x7f
 8007caa:	d033      	beq.n	8007d14 <_HandleIncomingPacket+0xc4>
 8007cac:	e025      	b.n	8007cfa <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8007cae:	f000 fad1 	bl	8008254 <SEGGER_SYSVIEW_Start>
      break;
 8007cb2:	e034      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8007cb4:	f000 fb88 	bl	80083c8 <SEGGER_SYSVIEW_Stop>
      break;
 8007cb8:	e031      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8007cba:	f000 fd3d 	bl	8008738 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007cbe:	e02e      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8007cc0:	f000 fd26 	bl	8008710 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8007cc4:	e02b      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8007cc6:	f000 fba5 	bl	8008414 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8007cca:	e028      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8007ccc:	f000 fef0 	bl	8008ab0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007cd0:	e025      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8007cd2:	f000 fecf 	bl	8008a74 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8007cd6:	e022      	b.n	8007d1e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007cd8:	4b13      	ldr	r3, [pc, #76]	@ (8007d28 <_HandleIncomingPacket+0xd8>)
 8007cda:	7e1b      	ldrb	r3, [r3, #24]
 8007cdc:	4618      	mov	r0, r3
 8007cde:	1cfb      	adds	r3, r7, #3
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	f7ff fef2 	bl	8007acc <SEGGER_RTT_ReadNoLock>
 8007ce8:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d013      	beq.n	8007d18 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007cf0:	78fb      	ldrb	r3, [r7, #3]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 fe34 	bl	8008960 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8007cf8:	e00e      	b.n	8007d18 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8007cfa:	78fb      	ldrb	r3, [r7, #3]
 8007cfc:	b25b      	sxtb	r3, r3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	da0c      	bge.n	8007d1c <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007d02:	4b09      	ldr	r3, [pc, #36]	@ (8007d28 <_HandleIncomingPacket+0xd8>)
 8007d04:	7e1b      	ldrb	r3, [r3, #24]
 8007d06:	4618      	mov	r0, r3
 8007d08:	1cfb      	adds	r3, r7, #3
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	f7ff fedd 	bl	8007acc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8007d12:	e003      	b.n	8007d1c <_HandleIncomingPacket+0xcc>
      break;
 8007d14:	bf00      	nop
 8007d16:	e002      	b.n	8007d1e <_HandleIncomingPacket+0xce>
      break;
 8007d18:	bf00      	nop
 8007d1a:	e000      	b.n	8007d1e <_HandleIncomingPacket+0xce>
      break;
 8007d1c:	bf00      	nop
    }
  }
}
 8007d1e:	bf00      	nop
 8007d20:	3708      	adds	r7, #8
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	200134c0 	.word	0x200134c0

08007d2c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b08c      	sub	sp, #48	@ 0x30
 8007d30:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8007d32:	2301      	movs	r3, #1
 8007d34:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8007d36:	1d3b      	adds	r3, r7, #4
 8007d38:	3301      	adds	r3, #1
 8007d3a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d40:	4b31      	ldr	r3, [pc, #196]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d46:	e00b      	b.n	8007d60 <_TrySendOverflowPacket+0x34>
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	b2da      	uxtb	r2, r3
 8007d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d4e:	1c59      	adds	r1, r3, #1
 8007d50:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8007d52:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007d56:	b2d2      	uxtb	r2, r2
 8007d58:	701a      	strb	r2, [r3, #0]
 8007d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5c:	09db      	lsrs	r3, r3, #7
 8007d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d62:	2b7f      	cmp	r3, #127	@ 0x7f
 8007d64:	d8f0      	bhi.n	8007d48 <_TrySendOverflowPacket+0x1c>
 8007d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d68:	1c5a      	adds	r2, r3, #1
 8007d6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d6e:	b2d2      	uxtb	r2, r2
 8007d70:	701a      	strb	r2, [r3, #0]
 8007d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d74:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007d76:	4b25      	ldr	r3, [pc, #148]	@ (8007e0c <_TrySendOverflowPacket+0xe0>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8007d7c:	4b22      	ldr	r3, [pc, #136]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	69ba      	ldr	r2, [r7, #24]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	623b      	str	r3, [r7, #32]
 8007d8e:	e00b      	b.n	8007da8 <_TrySendOverflowPacket+0x7c>
 8007d90:	6a3b      	ldr	r3, [r7, #32]
 8007d92:	b2da      	uxtb	r2, r3
 8007d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d96:	1c59      	adds	r1, r3, #1
 8007d98:	6279      	str	r1, [r7, #36]	@ 0x24
 8007d9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007d9e:	b2d2      	uxtb	r2, r2
 8007da0:	701a      	strb	r2, [r3, #0]
 8007da2:	6a3b      	ldr	r3, [r7, #32]
 8007da4:	09db      	lsrs	r3, r3, #7
 8007da6:	623b      	str	r3, [r7, #32]
 8007da8:	6a3b      	ldr	r3, [r7, #32]
 8007daa:	2b7f      	cmp	r3, #127	@ 0x7f
 8007dac:	d8f0      	bhi.n	8007d90 <_TrySendOverflowPacket+0x64>
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	1c5a      	adds	r2, r3, #1
 8007db2:	627a      	str	r2, [r7, #36]	@ 0x24
 8007db4:	6a3a      	ldr	r2, [r7, #32]
 8007db6:	b2d2      	uxtb	r2, r2
 8007db8:	701a      	strb	r2, [r3, #0]
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbc:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8007dbe:	4b12      	ldr	r3, [pc, #72]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007dc0:	785b      	ldrb	r3, [r3, #1]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	1d3b      	adds	r3, r7, #4
 8007dc6:	69fa      	ldr	r2, [r7, #28]
 8007dc8:	1ad3      	subs	r3, r2, r3
 8007dca:	461a      	mov	r2, r3
 8007dcc:	1d3b      	adds	r3, r7, #4
 8007dce:	4619      	mov	r1, r3
 8007dd0:	f7f8 f9fe 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d009      	beq.n	8007df2 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007dde:	4a0a      	ldr	r2, [pc, #40]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8007de4:	4b08      	ldr	r3, [pc, #32]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	3b01      	subs	r3, #1
 8007dea:	b2da      	uxtb	r2, r3
 8007dec:	4b06      	ldr	r3, [pc, #24]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007dee:	701a      	strb	r2, [r3, #0]
 8007df0:	e004      	b.n	8007dfc <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8007df2:	4b05      	ldr	r3, [pc, #20]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007df4:	695b      	ldr	r3, [r3, #20]
 8007df6:	3301      	adds	r3, #1
 8007df8:	4a03      	ldr	r2, [pc, #12]	@ (8007e08 <_TrySendOverflowPacket+0xdc>)
 8007dfa:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8007dfc:	693b      	ldr	r3, [r7, #16]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3730      	adds	r7, #48	@ 0x30
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	200134c0 	.word	0x200134c0
 8007e0c:	e0001004 	.word	0xe0001004

08007e10 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b08a      	sub	sp, #40	@ 0x28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007e1c:	4b98      	ldr	r3, [pc, #608]	@ (8008080 <_SendPacket+0x270>)
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d010      	beq.n	8007e46 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007e24:	4b96      	ldr	r3, [pc, #600]	@ (8008080 <_SendPacket+0x270>)
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f000 812d 	beq.w	8008088 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8007e2e:	4b94      	ldr	r3, [pc, #592]	@ (8008080 <_SendPacket+0x270>)
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d109      	bne.n	8007e4a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8007e36:	f7ff ff79 	bl	8007d2c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007e3a:	4b91      	ldr	r3, [pc, #580]	@ (8008080 <_SendPacket+0x270>)
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	f040 8124 	bne.w	800808c <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8007e44:	e001      	b.n	8007e4a <_SendPacket+0x3a>
    goto Send;
 8007e46:	bf00      	nop
 8007e48:	e000      	b.n	8007e4c <_SendPacket+0x3c>
Send:
 8007e4a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b1f      	cmp	r3, #31
 8007e50:	d809      	bhi.n	8007e66 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8007e52:	4b8b      	ldr	r3, [pc, #556]	@ (8008080 <_SendPacket+0x270>)
 8007e54:	69da      	ldr	r2, [r3, #28]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	fa22 f303 	lsr.w	r3, r2, r3
 8007e5c:	f003 0301 	and.w	r3, r3, #1
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f040 8115 	bne.w	8008090 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2b17      	cmp	r3, #23
 8007e6a:	d807      	bhi.n	8007e7c <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	60fb      	str	r3, [r7, #12]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	b2da      	uxtb	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	701a      	strb	r2, [r3, #0]
 8007e7a:	e0c4      	b.n	8008006 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	1ad3      	subs	r3, r2, r3
 8007e82:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e88:	d912      	bls.n	8007eb0 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	09da      	lsrs	r2, r3, #7
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	3b01      	subs	r3, #1
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	b2d2      	uxtb	r2, r2
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	3a01      	subs	r2, #1
 8007ea2:	60fa      	str	r2, [r7, #12]
 8007ea4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	701a      	strb	r2, [r3, #0]
 8007eae:	e006      	b.n	8007ebe <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	60fb      	str	r3, [r7, #12]
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	b2da      	uxtb	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b7e      	cmp	r3, #126	@ 0x7e
 8007ec2:	d807      	bhi.n	8007ed4 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	60fb      	str	r3, [r7, #12]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	701a      	strb	r2, [r3, #0]
 8007ed2:	e098      	b.n	8008006 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007eda:	d212      	bcs.n	8007f02 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	09da      	lsrs	r2, r3, #7
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]
 8007ee6:	b2d2      	uxtb	r2, r2
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	3a01      	subs	r2, #1
 8007ef4:	60fa      	str	r2, [r7, #12]
 8007ef6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007efa:	b2da      	uxtb	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	701a      	strb	r2, [r3, #0]
 8007f00:	e081      	b.n	8008006 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f08:	d21d      	bcs.n	8007f46 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	0b9a      	lsrs	r2, r3, #14
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	3b01      	subs	r3, #1
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	09db      	lsrs	r3, r3, #7
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	3a01      	subs	r2, #1
 8007f24:	60fa      	str	r2, [r7, #12]
 8007f26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f2a:	b2da      	uxtb	r2, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	3a01      	subs	r2, #1
 8007f38:	60fa      	str	r2, [r7, #12]
 8007f3a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f3e:	b2da      	uxtb	r2, r3
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	701a      	strb	r2, [r3, #0]
 8007f44:	e05f      	b.n	8008006 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f4c:	d228      	bcs.n	8007fa0 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	0d5a      	lsrs	r2, r3, #21
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	3b01      	subs	r3, #1
 8007f56:	60fb      	str	r3, [r7, #12]
 8007f58:	b2d2      	uxtb	r2, r2
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	0b9b      	lsrs	r3, r3, #14
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	3a01      	subs	r2, #1
 8007f68:	60fa      	str	r2, [r7, #12]
 8007f6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f6e:	b2da      	uxtb	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	09db      	lsrs	r3, r3, #7
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	3a01      	subs	r2, #1
 8007f7e:	60fa      	str	r2, [r7, #12]
 8007f80:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	3a01      	subs	r2, #1
 8007f92:	60fa      	str	r2, [r7, #12]
 8007f94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	701a      	strb	r2, [r3, #0]
 8007f9e:	e032      	b.n	8008006 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	0f1a      	lsrs	r2, r3, #28
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	60fb      	str	r3, [r7, #12]
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	0d5b      	lsrs	r3, r3, #21
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	3a01      	subs	r2, #1
 8007fba:	60fa      	str	r2, [r7, #12]
 8007fbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fc0:	b2da      	uxtb	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	0b9b      	lsrs	r3, r3, #14
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	3a01      	subs	r2, #1
 8007fd0:	60fa      	str	r2, [r7, #12]
 8007fd2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fd6:	b2da      	uxtb	r2, r3
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	09db      	lsrs	r3, r3, #7
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	3a01      	subs	r2, #1
 8007fe6:	60fa      	str	r2, [r7, #12]
 8007fe8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	3a01      	subs	r2, #1
 8007ffa:	60fa      	str	r2, [r7, #12]
 8007ffc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008000:	b2da      	uxtb	r2, r3
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008006:	4b1f      	ldr	r3, [pc, #124]	@ (8008084 <_SendPacket+0x274>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800800c:	4b1c      	ldr	r3, [pc, #112]	@ (8008080 <_SendPacket+0x270>)
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	69ba      	ldr	r2, [r7, #24]
 8008012:	1ad3      	subs	r3, r2, r3
 8008014:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	627b      	str	r3, [r7, #36]	@ 0x24
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	623b      	str	r3, [r7, #32]
 800801e:	e00b      	b.n	8008038 <_SendPacket+0x228>
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	b2da      	uxtb	r2, r3
 8008024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008026:	1c59      	adds	r1, r3, #1
 8008028:	6279      	str	r1, [r7, #36]	@ 0x24
 800802a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800802e:	b2d2      	uxtb	r2, r2
 8008030:	701a      	strb	r2, [r3, #0]
 8008032:	6a3b      	ldr	r3, [r7, #32]
 8008034:	09db      	lsrs	r3, r3, #7
 8008036:	623b      	str	r3, [r7, #32]
 8008038:	6a3b      	ldr	r3, [r7, #32]
 800803a:	2b7f      	cmp	r3, #127	@ 0x7f
 800803c:	d8f0      	bhi.n	8008020 <_SendPacket+0x210>
 800803e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008040:	1c5a      	adds	r2, r3, #1
 8008042:	627a      	str	r2, [r7, #36]	@ 0x24
 8008044:	6a3a      	ldr	r2, [r7, #32]
 8008046:	b2d2      	uxtb	r2, r2
 8008048:	701a      	strb	r2, [r3, #0]
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800804e:	4b0c      	ldr	r3, [pc, #48]	@ (8008080 <_SendPacket+0x270>)
 8008050:	785b      	ldrb	r3, [r3, #1]
 8008052:	4618      	mov	r0, r3
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	461a      	mov	r2, r3
 800805c:	68f9      	ldr	r1, [r7, #12]
 800805e:	f7f8 f8b7 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8008062:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d003      	beq.n	8008072 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800806a:	4a05      	ldr	r2, [pc, #20]	@ (8008080 <_SendPacket+0x270>)
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	60d3      	str	r3, [r2, #12]
 8008070:	e00f      	b.n	8008092 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8008072:	4b03      	ldr	r3, [pc, #12]	@ (8008080 <_SendPacket+0x270>)
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	3301      	adds	r3, #1
 8008078:	b2da      	uxtb	r2, r3
 800807a:	4b01      	ldr	r3, [pc, #4]	@ (8008080 <_SendPacket+0x270>)
 800807c:	701a      	strb	r2, [r3, #0]
 800807e:	e008      	b.n	8008092 <_SendPacket+0x282>
 8008080:	200134c0 	.word	0x200134c0
 8008084:	e0001004 	.word	0xe0001004
    goto SendDone;
 8008088:	bf00      	nop
 800808a:	e002      	b.n	8008092 <_SendPacket+0x282>
      goto SendDone;
 800808c:	bf00      	nop
 800808e:	e000      	b.n	8008092 <_SendPacket+0x282>
      goto SendDone;
 8008090:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8008092:	4b14      	ldr	r3, [pc, #80]	@ (80080e4 <_SendPacket+0x2d4>)
 8008094:	7e1b      	ldrb	r3, [r3, #24]
 8008096:	4619      	mov	r1, r3
 8008098:	4a13      	ldr	r2, [pc, #76]	@ (80080e8 <_SendPacket+0x2d8>)
 800809a:	460b      	mov	r3, r1
 800809c:	005b      	lsls	r3, r3, #1
 800809e:	440b      	add	r3, r1
 80080a0:	00db      	lsls	r3, r3, #3
 80080a2:	4413      	add	r3, r2
 80080a4:	336c      	adds	r3, #108	@ 0x6c
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	4b0e      	ldr	r3, [pc, #56]	@ (80080e4 <_SendPacket+0x2d4>)
 80080aa:	7e1b      	ldrb	r3, [r3, #24]
 80080ac:	4618      	mov	r0, r3
 80080ae:	490e      	ldr	r1, [pc, #56]	@ (80080e8 <_SendPacket+0x2d8>)
 80080b0:	4603      	mov	r3, r0
 80080b2:	005b      	lsls	r3, r3, #1
 80080b4:	4403      	add	r3, r0
 80080b6:	00db      	lsls	r3, r3, #3
 80080b8:	440b      	add	r3, r1
 80080ba:	3370      	adds	r3, #112	@ 0x70
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d00b      	beq.n	80080da <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80080c2:	4b08      	ldr	r3, [pc, #32]	@ (80080e4 <_SendPacket+0x2d4>)
 80080c4:	789b      	ldrb	r3, [r3, #2]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d107      	bne.n	80080da <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80080ca:	4b06      	ldr	r3, [pc, #24]	@ (80080e4 <_SendPacket+0x2d4>)
 80080cc:	2201      	movs	r2, #1
 80080ce:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80080d0:	f7ff fdbe 	bl	8007c50 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80080d4:	4b03      	ldr	r3, [pc, #12]	@ (80080e4 <_SendPacket+0x2d4>)
 80080d6:	2200      	movs	r2, #0
 80080d8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80080da:	bf00      	nop
 80080dc:	3728      	adds	r7, #40	@ 0x28
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	200134c0 	.word	0x200134c0
 80080e8:	20013008 	.word	0x20013008

080080ec <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80080f4:	f3ef 8311 	mrs	r3, BASEPRI
 80080f8:	f04f 0120 	mov.w	r1, #32
 80080fc:	f381 8811 	msr	BASEPRI, r1
 8008100:	60fb      	str	r3, [r7, #12]
 8008102:	4808      	ldr	r0, [pc, #32]	@ (8008124 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8008104:	f7ff fd98 	bl	8007c38 <_PreparePacket>
 8008108:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	68b9      	ldr	r1, [r7, #8]
 800810e:	68b8      	ldr	r0, [r7, #8]
 8008110:	f7ff fe7e 	bl	8007e10 <_SendPacket>
  RECORD_END();
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f383 8811 	msr	BASEPRI, r3
}
 800811a:	bf00      	nop
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	200134f0 	.word	0x200134f0

08008128 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8008128:	b580      	push	{r7, lr}
 800812a:	b088      	sub	sp, #32
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008132:	f3ef 8311 	mrs	r3, BASEPRI
 8008136:	f04f 0120 	mov.w	r1, #32
 800813a:	f381 8811 	msr	BASEPRI, r1
 800813e:	617b      	str	r3, [r7, #20]
 8008140:	4816      	ldr	r0, [pc, #88]	@ (800819c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8008142:	f7ff fd79 	bl	8007c38 <_PreparePacket>
 8008146:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	61fb      	str	r3, [r7, #28]
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	61bb      	str	r3, [r7, #24]
 8008154:	e00b      	b.n	800816e <SEGGER_SYSVIEW_RecordU32+0x46>
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	b2da      	uxtb	r2, r3
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	1c59      	adds	r1, r3, #1
 800815e:	61f9      	str	r1, [r7, #28]
 8008160:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008164:	b2d2      	uxtb	r2, r2
 8008166:	701a      	strb	r2, [r3, #0]
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	09db      	lsrs	r3, r3, #7
 800816c:	61bb      	str	r3, [r7, #24]
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	2b7f      	cmp	r3, #127	@ 0x7f
 8008172:	d8f0      	bhi.n	8008156 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	1c5a      	adds	r2, r3, #1
 8008178:	61fa      	str	r2, [r7, #28]
 800817a:	69ba      	ldr	r2, [r7, #24]
 800817c:	b2d2      	uxtb	r2, r2
 800817e:	701a      	strb	r2, [r3, #0]
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	68f9      	ldr	r1, [r7, #12]
 8008188:	6938      	ldr	r0, [r7, #16]
 800818a:	f7ff fe41 	bl	8007e10 <_SendPacket>
  RECORD_END();
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	f383 8811 	msr	BASEPRI, r3
}
 8008194:	bf00      	nop
 8008196:	3720      	adds	r7, #32
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	200134f0 	.word	0x200134f0

080081a0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b08c      	sub	sp, #48	@ 0x30
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80081ac:	f3ef 8311 	mrs	r3, BASEPRI
 80081b0:	f04f 0120 	mov.w	r1, #32
 80081b4:	f381 8811 	msr	BASEPRI, r1
 80081b8:	61fb      	str	r3, [r7, #28]
 80081ba:	4825      	ldr	r0, [pc, #148]	@ (8008250 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80081bc:	f7ff fd3c 	bl	8007c38 <_PreparePacket>
 80081c0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081ce:	e00b      	b.n	80081e8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80081d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d2:	b2da      	uxtb	r2, r3
 80081d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d6:	1c59      	adds	r1, r3, #1
 80081d8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80081da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80081de:	b2d2      	uxtb	r2, r2
 80081e0:	701a      	strb	r2, [r3, #0]
 80081e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e4:	09db      	lsrs	r3, r3, #7
 80081e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80081ec:	d8f0      	bhi.n	80081d0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80081ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f0:	1c5a      	adds	r2, r3, #1
 80081f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081f6:	b2d2      	uxtb	r2, r2
 80081f8:	701a      	strb	r2, [r3, #0]
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	627b      	str	r3, [r7, #36]	@ 0x24
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	623b      	str	r3, [r7, #32]
 8008206:	e00b      	b.n	8008220 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8008208:	6a3b      	ldr	r3, [r7, #32]
 800820a:	b2da      	uxtb	r2, r3
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	1c59      	adds	r1, r3, #1
 8008210:	6279      	str	r1, [r7, #36]	@ 0x24
 8008212:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008216:	b2d2      	uxtb	r2, r2
 8008218:	701a      	strb	r2, [r3, #0]
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	09db      	lsrs	r3, r3, #7
 800821e:	623b      	str	r3, [r7, #32]
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	2b7f      	cmp	r3, #127	@ 0x7f
 8008224:	d8f0      	bhi.n	8008208 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	627a      	str	r2, [r7, #36]	@ 0x24
 800822c:	6a3a      	ldr	r2, [r7, #32]
 800822e:	b2d2      	uxtb	r2, r2
 8008230:	701a      	strb	r2, [r3, #0]
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008236:	68fa      	ldr	r2, [r7, #12]
 8008238:	6979      	ldr	r1, [r7, #20]
 800823a:	69b8      	ldr	r0, [r7, #24]
 800823c:	f7ff fde8 	bl	8007e10 <_SendPacket>
  RECORD_END();
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	f383 8811 	msr	BASEPRI, r3
}
 8008246:	bf00      	nop
 8008248:	3730      	adds	r7, #48	@ 0x30
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	200134f0 	.word	0x200134f0

08008254 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8008254:	b580      	push	{r7, lr}
 8008256:	b08c      	sub	sp, #48	@ 0x30
 8008258:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800825a:	4b58      	ldr	r3, [pc, #352]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 800825c:	2201      	movs	r2, #1
 800825e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8008260:	f3ef 8311 	mrs	r3, BASEPRI
 8008264:	f04f 0120 	mov.w	r1, #32
 8008268:	f381 8811 	msr	BASEPRI, r1
 800826c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800826e:	4b53      	ldr	r3, [pc, #332]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 8008270:	785b      	ldrb	r3, [r3, #1]
 8008272:	220a      	movs	r2, #10
 8008274:	4952      	ldr	r1, [pc, #328]	@ (80083c0 <SEGGER_SYSVIEW_Start+0x16c>)
 8008276:	4618      	mov	r0, r3
 8008278:	f7f7 ffaa 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8008282:	200a      	movs	r0, #10
 8008284:	f7ff ff32 	bl	80080ec <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8008288:	f3ef 8311 	mrs	r3, BASEPRI
 800828c:	f04f 0120 	mov.w	r1, #32
 8008290:	f381 8811 	msr	BASEPRI, r1
 8008294:	60bb      	str	r3, [r7, #8]
 8008296:	484b      	ldr	r0, [pc, #300]	@ (80083c4 <SEGGER_SYSVIEW_Start+0x170>)
 8008298:	f7ff fcce 	bl	8007c38 <_PreparePacket>
 800829c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082a6:	4b45      	ldr	r3, [pc, #276]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80082ac:	e00b      	b.n	80082c6 <SEGGER_SYSVIEW_Start+0x72>
 80082ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b0:	b2da      	uxtb	r2, r3
 80082b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b4:	1c59      	adds	r1, r3, #1
 80082b6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80082b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80082bc:	b2d2      	uxtb	r2, r2
 80082be:	701a      	strb	r2, [r3, #0]
 80082c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c2:	09db      	lsrs	r3, r3, #7
 80082c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80082c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80082ca:	d8f0      	bhi.n	80082ae <SEGGER_SYSVIEW_Start+0x5a>
 80082cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ce:	1c5a      	adds	r2, r3, #1
 80082d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082d4:	b2d2      	uxtb	r2, r2
 80082d6:	701a      	strb	r2, [r3, #0]
 80082d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082da:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	627b      	str	r3, [r7, #36]	@ 0x24
 80082e0:	4b36      	ldr	r3, [pc, #216]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	623b      	str	r3, [r7, #32]
 80082e6:	e00b      	b.n	8008300 <SEGGER_SYSVIEW_Start+0xac>
 80082e8:	6a3b      	ldr	r3, [r7, #32]
 80082ea:	b2da      	uxtb	r2, r3
 80082ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ee:	1c59      	adds	r1, r3, #1
 80082f0:	6279      	str	r1, [r7, #36]	@ 0x24
 80082f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80082f6:	b2d2      	uxtb	r2, r2
 80082f8:	701a      	strb	r2, [r3, #0]
 80082fa:	6a3b      	ldr	r3, [r7, #32]
 80082fc:	09db      	lsrs	r3, r3, #7
 80082fe:	623b      	str	r3, [r7, #32]
 8008300:	6a3b      	ldr	r3, [r7, #32]
 8008302:	2b7f      	cmp	r3, #127	@ 0x7f
 8008304:	d8f0      	bhi.n	80082e8 <SEGGER_SYSVIEW_Start+0x94>
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	1c5a      	adds	r2, r3, #1
 800830a:	627a      	str	r2, [r7, #36]	@ 0x24
 800830c:	6a3a      	ldr	r2, [r7, #32]
 800830e:	b2d2      	uxtb	r2, r2
 8008310:	701a      	strb	r2, [r3, #0]
 8008312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008314:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	61fb      	str	r3, [r7, #28]
 800831a:	4b28      	ldr	r3, [pc, #160]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	61bb      	str	r3, [r7, #24]
 8008320:	e00b      	b.n	800833a <SEGGER_SYSVIEW_Start+0xe6>
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	b2da      	uxtb	r2, r3
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	1c59      	adds	r1, r3, #1
 800832a:	61f9      	str	r1, [r7, #28]
 800832c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008330:	b2d2      	uxtb	r2, r2
 8008332:	701a      	strb	r2, [r3, #0]
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	09db      	lsrs	r3, r3, #7
 8008338:	61bb      	str	r3, [r7, #24]
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	2b7f      	cmp	r3, #127	@ 0x7f
 800833e:	d8f0      	bhi.n	8008322 <SEGGER_SYSVIEW_Start+0xce>
 8008340:	69fb      	ldr	r3, [r7, #28]
 8008342:	1c5a      	adds	r2, r3, #1
 8008344:	61fa      	str	r2, [r7, #28]
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	b2d2      	uxtb	r2, r2
 800834a:	701a      	strb	r2, [r3, #0]
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	617b      	str	r3, [r7, #20]
 8008354:	2300      	movs	r3, #0
 8008356:	613b      	str	r3, [r7, #16]
 8008358:	e00b      	b.n	8008372 <SEGGER_SYSVIEW_Start+0x11e>
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	b2da      	uxtb	r2, r3
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	1c59      	adds	r1, r3, #1
 8008362:	6179      	str	r1, [r7, #20]
 8008364:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008368:	b2d2      	uxtb	r2, r2
 800836a:	701a      	strb	r2, [r3, #0]
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	09db      	lsrs	r3, r3, #7
 8008370:	613b      	str	r3, [r7, #16]
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	2b7f      	cmp	r3, #127	@ 0x7f
 8008376:	d8f0      	bhi.n	800835a <SEGGER_SYSVIEW_Start+0x106>
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	1c5a      	adds	r2, r3, #1
 800837c:	617a      	str	r2, [r7, #20]
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	b2d2      	uxtb	r2, r2
 8008382:	701a      	strb	r2, [r3, #0]
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8008388:	2218      	movs	r2, #24
 800838a:	6839      	ldr	r1, [r7, #0]
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f7ff fd3f 	bl	8007e10 <_SendPacket>
      RECORD_END();
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8008398:	4b08      	ldr	r3, [pc, #32]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 800839a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800839c:	2b00      	cmp	r3, #0
 800839e:	d002      	beq.n	80083a6 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80083a0:	4b06      	ldr	r3, [pc, #24]	@ (80083bc <SEGGER_SYSVIEW_Start+0x168>)
 80083a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80083a6:	f000 f9c7 	bl	8008738 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80083aa:	f000 f9b1 	bl	8008710 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80083ae:	f000 fb7f 	bl	8008ab0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80083b2:	bf00      	nop
 80083b4:	3730      	adds	r7, #48	@ 0x30
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	200134c0 	.word	0x200134c0
 80083c0:	08008d54 	.word	0x08008d54
 80083c4:	200134f0 	.word	0x200134f0

080083c8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80083ce:	f3ef 8311 	mrs	r3, BASEPRI
 80083d2:	f04f 0120 	mov.w	r1, #32
 80083d6:	f381 8811 	msr	BASEPRI, r1
 80083da:	607b      	str	r3, [r7, #4]
 80083dc:	480b      	ldr	r0, [pc, #44]	@ (800840c <SEGGER_SYSVIEW_Stop+0x44>)
 80083de:	f7ff fc2b 	bl	8007c38 <_PreparePacket>
 80083e2:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80083e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008410 <SEGGER_SYSVIEW_Stop+0x48>)
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d007      	beq.n	80083fc <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80083ec:	220b      	movs	r2, #11
 80083ee:	6839      	ldr	r1, [r7, #0]
 80083f0:	6838      	ldr	r0, [r7, #0]
 80083f2:	f7ff fd0d 	bl	8007e10 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80083f6:	4b06      	ldr	r3, [pc, #24]	@ (8008410 <SEGGER_SYSVIEW_Stop+0x48>)
 80083f8:	2200      	movs	r2, #0
 80083fa:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f383 8811 	msr	BASEPRI, r3
}
 8008402:	bf00      	nop
 8008404:	3708      	adds	r7, #8
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	200134f0 	.word	0x200134f0
 8008410:	200134c0 	.word	0x200134c0

08008414 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8008414:	b580      	push	{r7, lr}
 8008416:	b08c      	sub	sp, #48	@ 0x30
 8008418:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800841a:	f3ef 8311 	mrs	r3, BASEPRI
 800841e:	f04f 0120 	mov.w	r1, #32
 8008422:	f381 8811 	msr	BASEPRI, r1
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	4845      	ldr	r0, [pc, #276]	@ (8008540 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800842a:	f7ff fc05 	bl	8007c38 <_PreparePacket>
 800842e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008438:	4b42      	ldr	r3, [pc, #264]	@ (8008544 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800843e:	e00b      	b.n	8008458 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8008440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008442:	b2da      	uxtb	r2, r3
 8008444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008446:	1c59      	adds	r1, r3, #1
 8008448:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800844a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800844e:	b2d2      	uxtb	r2, r2
 8008450:	701a      	strb	r2, [r3, #0]
 8008452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008454:	09db      	lsrs	r3, r3, #7
 8008456:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845a:	2b7f      	cmp	r3, #127	@ 0x7f
 800845c:	d8f0      	bhi.n	8008440 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800845e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008466:	b2d2      	uxtb	r2, r2
 8008468:	701a      	strb	r2, [r3, #0]
 800846a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800846c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	627b      	str	r3, [r7, #36]	@ 0x24
 8008472:	4b34      	ldr	r3, [pc, #208]	@ (8008544 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	623b      	str	r3, [r7, #32]
 8008478:	e00b      	b.n	8008492 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	b2da      	uxtb	r2, r3
 800847e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008480:	1c59      	adds	r1, r3, #1
 8008482:	6279      	str	r1, [r7, #36]	@ 0x24
 8008484:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008488:	b2d2      	uxtb	r2, r2
 800848a:	701a      	strb	r2, [r3, #0]
 800848c:	6a3b      	ldr	r3, [r7, #32]
 800848e:	09db      	lsrs	r3, r3, #7
 8008490:	623b      	str	r3, [r7, #32]
 8008492:	6a3b      	ldr	r3, [r7, #32]
 8008494:	2b7f      	cmp	r3, #127	@ 0x7f
 8008496:	d8f0      	bhi.n	800847a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8008498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849a:	1c5a      	adds	r2, r3, #1
 800849c:	627a      	str	r2, [r7, #36]	@ 0x24
 800849e:	6a3a      	ldr	r2, [r7, #32]
 80084a0:	b2d2      	uxtb	r2, r2
 80084a2:	701a      	strb	r2, [r3, #0]
 80084a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	61fb      	str	r3, [r7, #28]
 80084ac:	4b25      	ldr	r3, [pc, #148]	@ (8008544 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	61bb      	str	r3, [r7, #24]
 80084b2:	e00b      	b.n	80084cc <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	1c59      	adds	r1, r3, #1
 80084bc:	61f9      	str	r1, [r7, #28]
 80084be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80084c2:	b2d2      	uxtb	r2, r2
 80084c4:	701a      	strb	r2, [r3, #0]
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	09db      	lsrs	r3, r3, #7
 80084ca:	61bb      	str	r3, [r7, #24]
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80084d0:	d8f0      	bhi.n	80084b4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80084d2:	69fb      	ldr	r3, [r7, #28]
 80084d4:	1c5a      	adds	r2, r3, #1
 80084d6:	61fa      	str	r2, [r7, #28]
 80084d8:	69ba      	ldr	r2, [r7, #24]
 80084da:	b2d2      	uxtb	r2, r2
 80084dc:	701a      	strb	r2, [r3, #0]
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	617b      	str	r3, [r7, #20]
 80084e6:	2300      	movs	r3, #0
 80084e8:	613b      	str	r3, [r7, #16]
 80084ea:	e00b      	b.n	8008504 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	b2da      	uxtb	r2, r3
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	1c59      	adds	r1, r3, #1
 80084f4:	6179      	str	r1, [r7, #20]
 80084f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80084fa:	b2d2      	uxtb	r2, r2
 80084fc:	701a      	strb	r2, [r3, #0]
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	09db      	lsrs	r3, r3, #7
 8008502:	613b      	str	r3, [r7, #16]
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	2b7f      	cmp	r3, #127	@ 0x7f
 8008508:	d8f0      	bhi.n	80084ec <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	1c5a      	adds	r2, r3, #1
 800850e:	617a      	str	r2, [r7, #20]
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	b2d2      	uxtb	r2, r2
 8008514:	701a      	strb	r2, [r3, #0]
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800851a:	2218      	movs	r2, #24
 800851c:	6879      	ldr	r1, [r7, #4]
 800851e:	68b8      	ldr	r0, [r7, #8]
 8008520:	f7ff fc76 	bl	8007e10 <_SendPacket>
  RECORD_END();
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800852a:	4b06      	ldr	r3, [pc, #24]	@ (8008544 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800852c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800852e:	2b00      	cmp	r3, #0
 8008530:	d002      	beq.n	8008538 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8008532:	4b04      	ldr	r3, [pc, #16]	@ (8008544 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008536:	4798      	blx	r3
  }
}
 8008538:	bf00      	nop
 800853a:	3730      	adds	r7, #48	@ 0x30
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	200134f0 	.word	0x200134f0
 8008544:	200134c0 	.word	0x200134c0

08008548 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8008548:	b580      	push	{r7, lr}
 800854a:	b092      	sub	sp, #72	@ 0x48
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8008550:	f3ef 8311 	mrs	r3, BASEPRI
 8008554:	f04f 0120 	mov.w	r1, #32
 8008558:	f381 8811 	msr	BASEPRI, r1
 800855c:	617b      	str	r3, [r7, #20]
 800855e:	486a      	ldr	r0, [pc, #424]	@ (8008708 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8008560:	f7ff fb6a 	bl	8007c38 <_PreparePacket>
 8008564:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	647b      	str	r3, [r7, #68]	@ 0x44
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	4b66      	ldr	r3, [pc, #408]	@ (800870c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	1ad3      	subs	r3, r2, r3
 8008578:	643b      	str	r3, [r7, #64]	@ 0x40
 800857a:	e00b      	b.n	8008594 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800857c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800857e:	b2da      	uxtb	r2, r3
 8008580:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008582:	1c59      	adds	r1, r3, #1
 8008584:	6479      	str	r1, [r7, #68]	@ 0x44
 8008586:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800858a:	b2d2      	uxtb	r2, r2
 800858c:	701a      	strb	r2, [r3, #0]
 800858e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008590:	09db      	lsrs	r3, r3, #7
 8008592:	643b      	str	r3, [r7, #64]	@ 0x40
 8008594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008596:	2b7f      	cmp	r3, #127	@ 0x7f
 8008598:	d8f0      	bhi.n	800857c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800859a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800859c:	1c5a      	adds	r2, r3, #1
 800859e:	647a      	str	r2, [r7, #68]	@ 0x44
 80085a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085a2:	b2d2      	uxtb	r2, r2
 80085a4:	701a      	strb	r2, [r3, #0]
 80085a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085a8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085b4:	e00b      	b.n	80085ce <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80085b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b8:	b2da      	uxtb	r2, r3
 80085ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085bc:	1c59      	adds	r1, r3, #1
 80085be:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80085c0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80085c4:	b2d2      	uxtb	r2, r2
 80085c6:	701a      	strb	r2, [r3, #0]
 80085c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ca:	09db      	lsrs	r3, r3, #7
 80085cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80085d2:	d8f0      	bhi.n	80085b6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80085d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085d6:	1c5a      	adds	r2, r3, #1
 80085d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80085da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085dc:	b2d2      	uxtb	r2, r2
 80085de:	701a      	strb	r2, [r3, #0]
 80085e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085e2:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	2220      	movs	r2, #32
 80085ea:	4619      	mov	r1, r3
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f7ff faf3 	bl	8007bd8 <_EncodeStr>
 80085f2:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80085f4:	2209      	movs	r2, #9
 80085f6:	68f9      	ldr	r1, [r7, #12]
 80085f8:	6938      	ldr	r0, [r7, #16]
 80085fa:	f7ff fc09 	bl	8007e10 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	637b      	str	r3, [r7, #52]	@ 0x34
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	4b40      	ldr	r3, [pc, #256]	@ (800870c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800860c:	691b      	ldr	r3, [r3, #16]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	633b      	str	r3, [r7, #48]	@ 0x30
 8008612:	e00b      	b.n	800862c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	b2da      	uxtb	r2, r3
 8008618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800861a:	1c59      	adds	r1, r3, #1
 800861c:	6379      	str	r1, [r7, #52]	@ 0x34
 800861e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008622:	b2d2      	uxtb	r2, r2
 8008624:	701a      	strb	r2, [r3, #0]
 8008626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008628:	09db      	lsrs	r3, r3, #7
 800862a:	633b      	str	r3, [r7, #48]	@ 0x30
 800862c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008630:	d8f0      	bhi.n	8008614 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8008632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008634:	1c5a      	adds	r2, r3, #1
 8008636:	637a      	str	r2, [r7, #52]	@ 0x34
 8008638:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800863a:	b2d2      	uxtb	r2, r2
 800863c:	701a      	strb	r2, [r3, #0]
 800863e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008640:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800864c:	e00b      	b.n	8008666 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800864e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008650:	b2da      	uxtb	r2, r3
 8008652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008654:	1c59      	adds	r1, r3, #1
 8008656:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8008658:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800865c:	b2d2      	uxtb	r2, r2
 800865e:	701a      	strb	r2, [r3, #0]
 8008660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008662:	09db      	lsrs	r3, r3, #7
 8008664:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008668:	2b7f      	cmp	r3, #127	@ 0x7f
 800866a:	d8f0      	bhi.n	800864e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800866c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800866e:	1c5a      	adds	r2, r3, #1
 8008670:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008672:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008674:	b2d2      	uxtb	r2, r2
 8008676:	701a      	strb	r2, [r3, #0]
 8008678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800867a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	623b      	str	r3, [r7, #32]
 8008686:	e00b      	b.n	80086a0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8008688:	6a3b      	ldr	r3, [r7, #32]
 800868a:	b2da      	uxtb	r2, r3
 800868c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868e:	1c59      	adds	r1, r3, #1
 8008690:	6279      	str	r1, [r7, #36]	@ 0x24
 8008692:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008696:	b2d2      	uxtb	r2, r2
 8008698:	701a      	strb	r2, [r3, #0]
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	09db      	lsrs	r3, r3, #7
 800869e:	623b      	str	r3, [r7, #32]
 80086a0:	6a3b      	ldr	r3, [r7, #32]
 80086a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80086a4:	d8f0      	bhi.n	8008688 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80086a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a8:	1c5a      	adds	r2, r3, #1
 80086aa:	627a      	str	r2, [r7, #36]	@ 0x24
 80086ac:	6a3a      	ldr	r2, [r7, #32]
 80086ae:	b2d2      	uxtb	r2, r2
 80086b0:	701a      	strb	r2, [r3, #0]
 80086b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	61fb      	str	r3, [r7, #28]
 80086ba:	2300      	movs	r3, #0
 80086bc:	61bb      	str	r3, [r7, #24]
 80086be:	e00b      	b.n	80086d8 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	b2da      	uxtb	r2, r3
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	1c59      	adds	r1, r3, #1
 80086c8:	61f9      	str	r1, [r7, #28]
 80086ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80086ce:	b2d2      	uxtb	r2, r2
 80086d0:	701a      	strb	r2, [r3, #0]
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	09db      	lsrs	r3, r3, #7
 80086d6:	61bb      	str	r3, [r7, #24]
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	2b7f      	cmp	r3, #127	@ 0x7f
 80086dc:	d8f0      	bhi.n	80086c0 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	1c5a      	adds	r2, r3, #1
 80086e2:	61fa      	str	r2, [r7, #28]
 80086e4:	69ba      	ldr	r2, [r7, #24]
 80086e6:	b2d2      	uxtb	r2, r2
 80086e8:	701a      	strb	r2, [r3, #0]
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80086ee:	2215      	movs	r2, #21
 80086f0:	68f9      	ldr	r1, [r7, #12]
 80086f2:	6938      	ldr	r0, [r7, #16]
 80086f4:	f7ff fb8c 	bl	8007e10 <_SendPacket>
  RECORD_END();
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	f383 8811 	msr	BASEPRI, r3
}
 80086fe:	bf00      	nop
 8008700:	3748      	adds	r7, #72	@ 0x48
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	200134f0 	.word	0x200134f0
 800870c:	200134c0 	.word	0x200134c0

08008710 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8008710:	b580      	push	{r7, lr}
 8008712:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8008714:	4b07      	ldr	r3, [pc, #28]	@ (8008734 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d008      	beq.n	800872e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800871c:	4b05      	ldr	r3, [pc, #20]	@ (8008734 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d003      	beq.n	800872e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8008726:	4b03      	ldr	r3, [pc, #12]	@ (8008734 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008728:	6a1b      	ldr	r3, [r3, #32]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	4798      	blx	r3
  }
}
 800872e:	bf00      	nop
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	200134c0 	.word	0x200134c0

08008738 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8008738:	b590      	push	{r4, r7, lr}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800873e:	4b15      	ldr	r3, [pc, #84]	@ (8008794 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008740:	6a1b      	ldr	r3, [r3, #32]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d01a      	beq.n	800877c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8008746:	4b13      	ldr	r3, [pc, #76]	@ (8008794 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d015      	beq.n	800877c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8008750:	4b10      	ldr	r3, [pc, #64]	@ (8008794 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008752:	6a1b      	ldr	r3, [r3, #32]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4798      	blx	r3
 8008758:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800875c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800875e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008762:	f04f 0200 	mov.w	r2, #0
 8008766:	f04f 0300 	mov.w	r3, #0
 800876a:	000a      	movs	r2, r1
 800876c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800876e:	4613      	mov	r3, r2
 8008770:	461a      	mov	r2, r3
 8008772:	4621      	mov	r1, r4
 8008774:	200d      	movs	r0, #13
 8008776:	f7ff fd13 	bl	80081a0 <SEGGER_SYSVIEW_RecordU32x2>
 800877a:	e006      	b.n	800878a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800877c:	4b06      	ldr	r3, [pc, #24]	@ (8008798 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4619      	mov	r1, r3
 8008782:	200c      	movs	r0, #12
 8008784:	f7ff fcd0 	bl	8008128 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8008788:	bf00      	nop
 800878a:	bf00      	nop
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	bd90      	pop	{r4, r7, pc}
 8008792:	bf00      	nop
 8008794:	200134c0 	.word	0x200134c0
 8008798:	e0001004 	.word	0xe0001004

0800879c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80087a2:	f3ef 8311 	mrs	r3, BASEPRI
 80087a6:	f04f 0120 	mov.w	r1, #32
 80087aa:	f381 8811 	msr	BASEPRI, r1
 80087ae:	607b      	str	r3, [r7, #4]
 80087b0:	4807      	ldr	r0, [pc, #28]	@ (80087d0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80087b2:	f7ff fa41 	bl	8007c38 <_PreparePacket>
 80087b6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80087b8:	2211      	movs	r2, #17
 80087ba:	6839      	ldr	r1, [r7, #0]
 80087bc:	6838      	ldr	r0, [r7, #0]
 80087be:	f7ff fb27 	bl	8007e10 <_SendPacket>
  RECORD_END();
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f383 8811 	msr	BASEPRI, r3
}
 80087c8:	bf00      	nop
 80087ca:	3708      	adds	r7, #8
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}
 80087d0:	200134f0 	.word	0x200134f0

080087d4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80087dc:	f3ef 8311 	mrs	r3, BASEPRI
 80087e0:	f04f 0120 	mov.w	r1, #32
 80087e4:	f381 8811 	msr	BASEPRI, r1
 80087e8:	617b      	str	r3, [r7, #20]
 80087ea:	4819      	ldr	r0, [pc, #100]	@ (8008850 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80087ec:	f7ff fa24 	bl	8007c38 <_PreparePacket>
 80087f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80087f6:	4b17      	ldr	r3, [pc, #92]	@ (8008854 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80087f8:	691b      	ldr	r3, [r3, #16]
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	1ad3      	subs	r3, r2, r3
 80087fe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	61fb      	str	r3, [r7, #28]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	61bb      	str	r3, [r7, #24]
 8008808:	e00b      	b.n	8008822 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	b2da      	uxtb	r2, r3
 800880e:	69fb      	ldr	r3, [r7, #28]
 8008810:	1c59      	adds	r1, r3, #1
 8008812:	61f9      	str	r1, [r7, #28]
 8008814:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008818:	b2d2      	uxtb	r2, r2
 800881a:	701a      	strb	r2, [r3, #0]
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	09db      	lsrs	r3, r3, #7
 8008820:	61bb      	str	r3, [r7, #24]
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	2b7f      	cmp	r3, #127	@ 0x7f
 8008826:	d8f0      	bhi.n	800880a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	1c5a      	adds	r2, r3, #1
 800882c:	61fa      	str	r2, [r7, #28]
 800882e:	69ba      	ldr	r2, [r7, #24]
 8008830:	b2d2      	uxtb	r2, r2
 8008832:	701a      	strb	r2, [r3, #0]
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008838:	2208      	movs	r2, #8
 800883a:	68f9      	ldr	r1, [r7, #12]
 800883c:	6938      	ldr	r0, [r7, #16]
 800883e:	f7ff fae7 	bl	8007e10 <_SendPacket>
  RECORD_END();
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f383 8811 	msr	BASEPRI, r3
}
 8008848:	bf00      	nop
 800884a:	3720      	adds	r7, #32
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	200134f0 	.word	0x200134f0
 8008854:	200134c0 	.word	0x200134c0

08008858 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8008858:	b580      	push	{r7, lr}
 800885a:	b088      	sub	sp, #32
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008860:	f3ef 8311 	mrs	r3, BASEPRI
 8008864:	f04f 0120 	mov.w	r1, #32
 8008868:	f381 8811 	msr	BASEPRI, r1
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	4819      	ldr	r0, [pc, #100]	@ (80088d4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8008870:	f7ff f9e2 	bl	8007c38 <_PreparePacket>
 8008874:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800887a:	4b17      	ldr	r3, [pc, #92]	@ (80088d8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	61fb      	str	r3, [r7, #28]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	61bb      	str	r3, [r7, #24]
 800888c:	e00b      	b.n	80088a6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	b2da      	uxtb	r2, r3
 8008892:	69fb      	ldr	r3, [r7, #28]
 8008894:	1c59      	adds	r1, r3, #1
 8008896:	61f9      	str	r1, [r7, #28]
 8008898:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800889c:	b2d2      	uxtb	r2, r2
 800889e:	701a      	strb	r2, [r3, #0]
 80088a0:	69bb      	ldr	r3, [r7, #24]
 80088a2:	09db      	lsrs	r3, r3, #7
 80088a4:	61bb      	str	r3, [r7, #24]
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80088aa:	d8f0      	bhi.n	800888e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	61fa      	str	r2, [r7, #28]
 80088b2:	69ba      	ldr	r2, [r7, #24]
 80088b4:	b2d2      	uxtb	r2, r2
 80088b6:	701a      	strb	r2, [r3, #0]
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80088bc:	2204      	movs	r2, #4
 80088be:	68f9      	ldr	r1, [r7, #12]
 80088c0:	6938      	ldr	r0, [r7, #16]
 80088c2:	f7ff faa5 	bl	8007e10 <_SendPacket>
  RECORD_END();
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	f383 8811 	msr	BASEPRI, r3
}
 80088cc:	bf00      	nop
 80088ce:	3720      	adds	r7, #32
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	200134f0 	.word	0x200134f0
 80088d8:	200134c0 	.word	0x200134c0

080088dc <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80088dc:	b580      	push	{r7, lr}
 80088de:	b088      	sub	sp, #32
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80088e4:	f3ef 8311 	mrs	r3, BASEPRI
 80088e8:	f04f 0120 	mov.w	r1, #32
 80088ec:	f381 8811 	msr	BASEPRI, r1
 80088f0:	617b      	str	r3, [r7, #20]
 80088f2:	4819      	ldr	r0, [pc, #100]	@ (8008958 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80088f4:	f7ff f9a0 	bl	8007c38 <_PreparePacket>
 80088f8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80088fe:	4b17      	ldr	r3, [pc, #92]	@ (800895c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8008900:	691b      	ldr	r3, [r3, #16]
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	61fb      	str	r3, [r7, #28]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	61bb      	str	r3, [r7, #24]
 8008910:	e00b      	b.n	800892a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	b2da      	uxtb	r2, r3
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	1c59      	adds	r1, r3, #1
 800891a:	61f9      	str	r1, [r7, #28]
 800891c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008920:	b2d2      	uxtb	r2, r2
 8008922:	701a      	strb	r2, [r3, #0]
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	09db      	lsrs	r3, r3, #7
 8008928:	61bb      	str	r3, [r7, #24]
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	2b7f      	cmp	r3, #127	@ 0x7f
 800892e:	d8f0      	bhi.n	8008912 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	1c5a      	adds	r2, r3, #1
 8008934:	61fa      	str	r2, [r7, #28]
 8008936:	69ba      	ldr	r2, [r7, #24]
 8008938:	b2d2      	uxtb	r2, r2
 800893a:	701a      	strb	r2, [r3, #0]
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8008940:	2206      	movs	r2, #6
 8008942:	68f9      	ldr	r1, [r7, #12]
 8008944:	6938      	ldr	r0, [r7, #16]
 8008946:	f7ff fa63 	bl	8007e10 <_SendPacket>
  RECORD_END();
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	f383 8811 	msr	BASEPRI, r3
}
 8008950:	bf00      	nop
 8008952:	3720      	adds	r7, #32
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}
 8008958:	200134f0 	.word	0x200134f0
 800895c:	200134c0 	.word	0x200134c0

08008960 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8008960:	b580      	push	{r7, lr}
 8008962:	b08c      	sub	sp, #48	@ 0x30
 8008964:	af00      	add	r7, sp, #0
 8008966:	4603      	mov	r3, r0
 8008968:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800896a:	4b40      	ldr	r3, [pc, #256]	@ (8008a6c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d077      	beq.n	8008a62 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8008972:	4b3e      	ldr	r3, [pc, #248]	@ (8008a6c <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8008978:	2300      	movs	r3, #0
 800897a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800897c:	e008      	b.n	8008990 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800897e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8008984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008986:	2b00      	cmp	r3, #0
 8008988:	d007      	beq.n	800899a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800898a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898c:	3301      	adds	r3, #1
 800898e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008990:	79fb      	ldrb	r3, [r7, #7]
 8008992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008994:	429a      	cmp	r2, r3
 8008996:	d3f2      	bcc.n	800897e <SEGGER_SYSVIEW_SendModule+0x1e>
 8008998:	e000      	b.n	800899c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800899a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800899c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d055      	beq.n	8008a4e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80089a2:	f3ef 8311 	mrs	r3, BASEPRI
 80089a6:	f04f 0120 	mov.w	r1, #32
 80089aa:	f381 8811 	msr	BASEPRI, r1
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	482f      	ldr	r0, [pc, #188]	@ (8008a70 <SEGGER_SYSVIEW_SendModule+0x110>)
 80089b2:	f7ff f941 	bl	8007c38 <_PreparePacket>
 80089b6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	627b      	str	r3, [r7, #36]	@ 0x24
 80089c0:	79fb      	ldrb	r3, [r7, #7]
 80089c2:	623b      	str	r3, [r7, #32]
 80089c4:	e00b      	b.n	80089de <SEGGER_SYSVIEW_SendModule+0x7e>
 80089c6:	6a3b      	ldr	r3, [r7, #32]
 80089c8:	b2da      	uxtb	r2, r3
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	1c59      	adds	r1, r3, #1
 80089ce:	6279      	str	r1, [r7, #36]	@ 0x24
 80089d0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80089d4:	b2d2      	uxtb	r2, r2
 80089d6:	701a      	strb	r2, [r3, #0]
 80089d8:	6a3b      	ldr	r3, [r7, #32]
 80089da:	09db      	lsrs	r3, r3, #7
 80089dc:	623b      	str	r3, [r7, #32]
 80089de:	6a3b      	ldr	r3, [r7, #32]
 80089e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80089e2:	d8f0      	bhi.n	80089c6 <SEGGER_SYSVIEW_SendModule+0x66>
 80089e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e6:	1c5a      	adds	r2, r3, #1
 80089e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80089ea:	6a3a      	ldr	r2, [r7, #32]
 80089ec:	b2d2      	uxtb	r2, r2
 80089ee:	701a      	strb	r2, [r3, #0]
 80089f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	61fb      	str	r3, [r7, #28]
 80089f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	61bb      	str	r3, [r7, #24]
 80089fe:	e00b      	b.n	8008a18 <SEGGER_SYSVIEW_SendModule+0xb8>
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	1c59      	adds	r1, r3, #1
 8008a08:	61f9      	str	r1, [r7, #28]
 8008a0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008a0e:	b2d2      	uxtb	r2, r2
 8008a10:	701a      	strb	r2, [r3, #0]
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	09db      	lsrs	r3, r3, #7
 8008a16:	61bb      	str	r3, [r7, #24]
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a1c:	d8f0      	bhi.n	8008a00 <SEGGER_SYSVIEW_SendModule+0xa0>
 8008a1e:	69fb      	ldr	r3, [r7, #28]
 8008a20:	1c5a      	adds	r2, r3, #1
 8008a22:	61fa      	str	r2, [r7, #28]
 8008a24:	69ba      	ldr	r2, [r7, #24]
 8008a26:	b2d2      	uxtb	r2, r2
 8008a28:	701a      	strb	r2, [r3, #0]
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2280      	movs	r2, #128	@ 0x80
 8008a34:	4619      	mov	r1, r3
 8008a36:	68f8      	ldr	r0, [r7, #12]
 8008a38:	f7ff f8ce 	bl	8007bd8 <_EncodeStr>
 8008a3c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8008a3e:	2216      	movs	r2, #22
 8008a40:	68f9      	ldr	r1, [r7, #12]
 8008a42:	6938      	ldr	r0, [r7, #16]
 8008a44:	f7ff f9e4 	bl	8007e10 <_SendPacket>
      RECORD_END();
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8008a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d006      	beq.n	8008a62 <SEGGER_SYSVIEW_SendModule+0x102>
 8008a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a56:	68db      	ldr	r3, [r3, #12]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d002      	beq.n	8008a62 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8008a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	4798      	blx	r3
    }
  }
}
 8008a62:	bf00      	nop
 8008a64:	3730      	adds	r7, #48	@ 0x30
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	200134e8 	.word	0x200134e8
 8008a70:	200134f0 	.word	0x200134f0

08008a74 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b082      	sub	sp, #8
 8008a78:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8008a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8008aac <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00f      	beq.n	8008aa2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8008a82:	4b0a      	ldr	r3, [pc, #40]	@ (8008aac <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1f2      	bne.n	8008a88 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8008aa2:	bf00      	nop
 8008aa4:	3708      	adds	r7, #8
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	200134e8 	.word	0x200134e8

08008ab0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8008ab6:	f3ef 8311 	mrs	r3, BASEPRI
 8008aba:	f04f 0120 	mov.w	r1, #32
 8008abe:	f381 8811 	msr	BASEPRI, r1
 8008ac2:	60fb      	str	r3, [r7, #12]
 8008ac4:	4817      	ldr	r0, [pc, #92]	@ (8008b24 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8008ac6:	f7ff f8b7 	bl	8007c38 <_PreparePacket>
 8008aca:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	617b      	str	r3, [r7, #20]
 8008ad4:	4b14      	ldr	r3, [pc, #80]	@ (8008b28 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	613b      	str	r3, [r7, #16]
 8008ada:	e00b      	b.n	8008af4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	b2da      	uxtb	r2, r3
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	1c59      	adds	r1, r3, #1
 8008ae4:	6179      	str	r1, [r7, #20]
 8008ae6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008aea:	b2d2      	uxtb	r2, r2
 8008aec:	701a      	strb	r2, [r3, #0]
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	09db      	lsrs	r3, r3, #7
 8008af2:	613b      	str	r3, [r7, #16]
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008af8:	d8f0      	bhi.n	8008adc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	617a      	str	r2, [r7, #20]
 8008b00:	693a      	ldr	r2, [r7, #16]
 8008b02:	b2d2      	uxtb	r2, r2
 8008b04:	701a      	strb	r2, [r3, #0]
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8008b0a:	221b      	movs	r2, #27
 8008b0c:	6879      	ldr	r1, [r7, #4]
 8008b0e:	68b8      	ldr	r0, [r7, #8]
 8008b10:	f7ff f97e 	bl	8007e10 <_SendPacket>
  RECORD_END();
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f383 8811 	msr	BASEPRI, r3
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	200134f0 	.word	0x200134f0
 8008b28:	200134ec 	.word	0x200134ec

08008b2c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b08a      	sub	sp, #40	@ 0x28
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008b34:	f3ef 8311 	mrs	r3, BASEPRI
 8008b38:	f04f 0120 	mov.w	r1, #32
 8008b3c:	f381 8811 	msr	BASEPRI, r1
 8008b40:	617b      	str	r3, [r7, #20]
 8008b42:	4827      	ldr	r0, [pc, #156]	@ (8008be0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8008b44:	f7ff f878 	bl	8007c38 <_PreparePacket>
 8008b48:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008b4a:	2280      	movs	r2, #128	@ 0x80
 8008b4c:	6879      	ldr	r1, [r7, #4]
 8008b4e:	6938      	ldr	r0, [r7, #16]
 8008b50:	f7ff f842 	bl	8007bd8 <_EncodeStr>
 8008b54:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	623b      	str	r3, [r7, #32]
 8008b5e:	e00b      	b.n	8008b78 <SEGGER_SYSVIEW_Warn+0x4c>
 8008b60:	6a3b      	ldr	r3, [r7, #32]
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b66:	1c59      	adds	r1, r3, #1
 8008b68:	6279      	str	r1, [r7, #36]	@ 0x24
 8008b6a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008b6e:	b2d2      	uxtb	r2, r2
 8008b70:	701a      	strb	r2, [r3, #0]
 8008b72:	6a3b      	ldr	r3, [r7, #32]
 8008b74:	09db      	lsrs	r3, r3, #7
 8008b76:	623b      	str	r3, [r7, #32]
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b7c:	d8f0      	bhi.n	8008b60 <SEGGER_SYSVIEW_Warn+0x34>
 8008b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b80:	1c5a      	adds	r2, r3, #1
 8008b82:	627a      	str	r2, [r7, #36]	@ 0x24
 8008b84:	6a3a      	ldr	r2, [r7, #32]
 8008b86:	b2d2      	uxtb	r2, r2
 8008b88:	701a      	strb	r2, [r3, #0]
 8008b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	61fb      	str	r3, [r7, #28]
 8008b92:	2300      	movs	r3, #0
 8008b94:	61bb      	str	r3, [r7, #24]
 8008b96:	e00b      	b.n	8008bb0 <SEGGER_SYSVIEW_Warn+0x84>
 8008b98:	69bb      	ldr	r3, [r7, #24]
 8008b9a:	b2da      	uxtb	r2, r3
 8008b9c:	69fb      	ldr	r3, [r7, #28]
 8008b9e:	1c59      	adds	r1, r3, #1
 8008ba0:	61f9      	str	r1, [r7, #28]
 8008ba2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008ba6:	b2d2      	uxtb	r2, r2
 8008ba8:	701a      	strb	r2, [r3, #0]
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	09db      	lsrs	r3, r3, #7
 8008bae:	61bb      	str	r3, [r7, #24]
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8008bb4:	d8f0      	bhi.n	8008b98 <SEGGER_SYSVIEW_Warn+0x6c>
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	1c5a      	adds	r2, r3, #1
 8008bba:	61fa      	str	r2, [r7, #28]
 8008bbc:	69ba      	ldr	r2, [r7, #24]
 8008bbe:	b2d2      	uxtb	r2, r2
 8008bc0:	701a      	strb	r2, [r3, #0]
 8008bc2:	69fb      	ldr	r3, [r7, #28]
 8008bc4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8008bc6:	221a      	movs	r2, #26
 8008bc8:	68f9      	ldr	r1, [r7, #12]
 8008bca:	6938      	ldr	r0, [r7, #16]
 8008bcc:	f7ff f920 	bl	8007e10 <_SendPacket>
  RECORD_END();
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f383 8811 	msr	BASEPRI, r3
}
 8008bd6:	bf00      	nop
 8008bd8:	3728      	adds	r7, #40	@ 0x28
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop
 8008be0:	200134f0 	.word	0x200134f0

08008be4 <memcmp>:
 8008be4:	b510      	push	{r4, lr}
 8008be6:	3901      	subs	r1, #1
 8008be8:	4402      	add	r2, r0
 8008bea:	4290      	cmp	r0, r2
 8008bec:	d101      	bne.n	8008bf2 <memcmp+0xe>
 8008bee:	2000      	movs	r0, #0
 8008bf0:	e005      	b.n	8008bfe <memcmp+0x1a>
 8008bf2:	7803      	ldrb	r3, [r0, #0]
 8008bf4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008bf8:	42a3      	cmp	r3, r4
 8008bfa:	d001      	beq.n	8008c00 <memcmp+0x1c>
 8008bfc:	1b18      	subs	r0, r3, r4
 8008bfe:	bd10      	pop	{r4, pc}
 8008c00:	3001      	adds	r0, #1
 8008c02:	e7f2      	b.n	8008bea <memcmp+0x6>

08008c04 <memset>:
 8008c04:	4402      	add	r2, r0
 8008c06:	4603      	mov	r3, r0
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d100      	bne.n	8008c0e <memset+0xa>
 8008c0c:	4770      	bx	lr
 8008c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8008c12:	e7f9      	b.n	8008c08 <memset+0x4>

08008c14 <__libc_init_array>:
 8008c14:	b570      	push	{r4, r5, r6, lr}
 8008c16:	4d0d      	ldr	r5, [pc, #52]	@ (8008c4c <__libc_init_array+0x38>)
 8008c18:	4c0d      	ldr	r4, [pc, #52]	@ (8008c50 <__libc_init_array+0x3c>)
 8008c1a:	1b64      	subs	r4, r4, r5
 8008c1c:	10a4      	asrs	r4, r4, #2
 8008c1e:	2600      	movs	r6, #0
 8008c20:	42a6      	cmp	r6, r4
 8008c22:	d109      	bne.n	8008c38 <__libc_init_array+0x24>
 8008c24:	4d0b      	ldr	r5, [pc, #44]	@ (8008c54 <__libc_init_array+0x40>)
 8008c26:	4c0c      	ldr	r4, [pc, #48]	@ (8008c58 <__libc_init_array+0x44>)
 8008c28:	f000 f826 	bl	8008c78 <_init>
 8008c2c:	1b64      	subs	r4, r4, r5
 8008c2e:	10a4      	asrs	r4, r4, #2
 8008c30:	2600      	movs	r6, #0
 8008c32:	42a6      	cmp	r6, r4
 8008c34:	d105      	bne.n	8008c42 <__libc_init_array+0x2e>
 8008c36:	bd70      	pop	{r4, r5, r6, pc}
 8008c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c3c:	4798      	blx	r3
 8008c3e:	3601      	adds	r6, #1
 8008c40:	e7ee      	b.n	8008c20 <__libc_init_array+0xc>
 8008c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c46:	4798      	blx	r3
 8008c48:	3601      	adds	r6, #1
 8008c4a:	e7f2      	b.n	8008c32 <__libc_init_array+0x1e>
 8008c4c:	08008d68 	.word	0x08008d68
 8008c50:	08008d68 	.word	0x08008d68
 8008c54:	08008d68 	.word	0x08008d68
 8008c58:	08008d6c 	.word	0x08008d6c

08008c5c <memcpy>:
 8008c5c:	440a      	add	r2, r1
 8008c5e:	4291      	cmp	r1, r2
 8008c60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c64:	d100      	bne.n	8008c68 <memcpy+0xc>
 8008c66:	4770      	bx	lr
 8008c68:	b510      	push	{r4, lr}
 8008c6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c72:	4291      	cmp	r1, r2
 8008c74:	d1f9      	bne.n	8008c6a <memcpy+0xe>
 8008c76:	bd10      	pop	{r4, pc}

08008c78 <_init>:
 8008c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7a:	bf00      	nop
 8008c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7e:	bc08      	pop	{r3}
 8008c80:	469e      	mov	lr, r3
 8008c82:	4770      	bx	lr

08008c84 <_fini>:
 8008c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c86:	bf00      	nop
 8008c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c8a:	bc08      	pop	{r3}
 8008c8c:	469e      	mov	lr, r3
 8008c8e:	4770      	bx	lr
