`timescale 1ns / 1ps



module tb;
 
 
integer i = 0;
 
reg clk = 0,sys_rst = 0;
reg [15:0] din = 0;
wire [15:0] dout;
 
 
top dut(clk, sys_rst, din, dout);
  initial
    begin
  dut.inst_mem[0]=32'b00001000000000010000000000000101;
  dut.inst_mem[1]=32'b00001000010000010000000000000110;
  dut.inst_mem[2]=32'b00001000100000010000000000000000;
  dut.inst_mem[3]=32'b00001000110000010000000000000110;
  dut.inst_mem[4]=32'b00010000100001000000000000000000;
  dut.inst_mem[5]=32'b00011000110001110000000000000001;
  dut.inst_mem[6]=32'b11000000000000000000000000000100;
  dut.inst_mem[7]=32'b00001001010001000000000000000000;
  dut.inst_mem[8]=32'b11011000000000000000000000000000;
    end
 
always #10 clk = ~clk;
 
initial begin
  $dumpvars(0,tb);
  $dumpfile("dump.vcd");
 
sys_rst = 1'b1;
repeat(5) @(posedge clk);
sys_rst = 1'b0;
#1200;

  $display("OP:sum Rdst:%0d ",dut.GPR[5] );  
$finish;
end
 
endmodule
